Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Apr 24 17:57:57 2024
| Host         : UbuntuVM running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.175        0.000                      0                15622        0.033        0.000                      0                15622        1.000        0.000                       0                  5136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
adc_clk_i[1]                    {0.000 4.000}        8.000           125.000         
  clk_adc_internal_clks_pll     {0.000 4.000}        8.000           125.000         
  clk_dac_1x_internal_clks_pll  {0.000 4.000}        8.000           125.000         
  clk_dac_2p_internal_clks_pll  {-0.500 1.500}       4.000           250.000         
    dac_clk                     {-0.500 1.500}       4.000           250.000         
  clk_dac_2x_internal_clks_pll  {0.000 2.000}        4.000           250.000         
  clkfbout_internal_clks_pll    {0.000 4.000}        8.000           125.000         
clk_fpga_0                      {0.000 4.000}        8.000           125.000         
clk_fpga_1                      {0.000 2.000}        4.000           250.000         
clk_fpga_2                      {0.000 10.000}       20.000          50.000          
clk_fpga_3                      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_i[1]                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_adc_internal_clks_pll           0.599        0.000                      0                13959        0.033        0.000                      0                13959        2.750        0.000                       0                  4314  
  clk_dac_1x_internal_clks_pll        0.433        0.000                      0                   45        0.209        0.000                      0                   45        3.500        0.000                       0                    47  
  clk_dac_2p_internal_clks_pll                                                                                                                                                    1.845        0.000                       0                     3  
  clk_dac_2x_internal_clks_pll                                                                                                                                                    1.845        0.000                       0                     3  
  clkfbout_internal_clks_pll                                                                                                                                                      5.845        0.000                       0                     3  
clk_fpga_3                            0.178        0.000                      0                 1571        0.075        0.000                      0                 1571        1.000        0.000                       0                   765  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_adc_internal_clks_pll     clk_dac_1x_internal_clks_pll        3.370        0.000                      0                   28        0.135        0.000                      0                   28  
clk_dac_1x_internal_clks_pll  dac_clk                             2.163        0.000                      0                   16        0.104        0.000                      0                   16  
clk_dac_2x_internal_clks_pll  dac_clk                             0.175        0.000                      0                    1        0.188        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_adc_internal_clks_pll  clk_adc_internal_clks_pll        1.944        0.000                      0                    2        2.272        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_i[1]
  To Clock:  adc_clk_i[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_i[1]
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_adc_internal_clks_pll
  To Clock:  clk_adc_internal_clks_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 i_lock/error_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/i_lock_pid/d_mult_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.478ns (14.155%)  route 2.899ns (85.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.253ns = ( 5.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.727ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.662    -2.727    i_lock/clk_adc
    SLICE_X30Y30         FDSE                                         r  i_lock/error_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDSE (Prop_fdse_C_Q)         0.478    -2.249 r  i_lock/error_reg_reg[3]/Q
                         net (fo=14, routed)          2.899     0.650    i_lock/i_lock_pid/A[3]
    DSP48_X0Y14          DSP48E1                                      r  i_lock/i_lock_pid/d_mult_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.592     5.747    i_lock/i_lock_pid/clk_adc
    DSP48_X0Y14          DSP48E1                                      r  i_lock/i_lock_pid/d_mult_reg/CLK
                         clock pessimism             -0.530     5.217    
                         clock uncertainty           -0.069     5.148    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.899     1.249    i_lock/i_lock_pid/d_mult_reg
  -------------------------------------------------------------------
                         required time                          1.249    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/sys_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 1.626ns (22.546%)  route 5.586ns (77.454%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.721ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.668    -2.721    ps/axi_slave_gp0/clk_adc
    SLICE_X7Y29          FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456    -2.265 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=112, routed)         1.019    -1.246    ps/axi_slave_gp0/rd_do
    SLICE_X2Y39          LUT3 (Prop_lut3_I2_O)        0.118    -1.128 r  ps/axi_slave_gp0/adc_raddr[2]_i_1/O
                         net (fo=348, routed)         2.073     0.946    ps/axi_slave_gp0/rd_araddr_reg[4]_0
    SLICE_X14Y23         LUT2 (Prop_lut2_I0_O)        0.354     1.300 r  ps/axi_slave_gp0/sys_rdata[19]_i_11/O
                         net (fo=2, routed)           1.189     2.489    i_scope/sys_rdata[3]_i_6_0
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.326     2.815 r  i_scope/sys_rdata[3]_i_13/O
                         net (fo=1, routed)           0.649     3.464    ps/axi_slave_gp0/sys_rdata[3]_i_2_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.588 f  ps/axi_slave_gp0/sys_rdata[3]_i_6/O
                         net (fo=1, routed)           0.490     4.078    ps/axi_slave_gp0/sys_rdata[3]_i_6_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.202 f  ps/axi_slave_gp0/sys_rdata[3]_i_2/O
                         net (fo=1, routed)           0.165     4.367    ps/axi_slave_gp0/sys_rdata[3]_i_2_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.491 r  ps/axi_slave_gp0/sys_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     4.491    i_scope/sys_rdata_reg[31]_1[3]
    SLICE_X24Y15         FDRE                                         r  i_scope/sys_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.489     5.645    i_scope/clk_adc
    SLICE_X24Y15         FDRE                                         r  i_scope/sys_rdata_reg[3]/C
                         clock pessimism             -0.530     5.115    
                         clock uncertainty           -0.069     5.045    
    SLICE_X24Y15         FDRE (Setup_fdre_C_D)        0.077     5.122    i_scope/sys_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          5.122    
                         arrival time                          -4.491    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 i_lock/demodIn1/i_LP_filter_Demod2/mem_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/demodIn1/out_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.433ns (21.578%)  route 5.208ns (78.422%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.655ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.734    -2.655    i_lock/demodIn1/i_LP_filter_Demod2/clk_adc
    SLICE_X37Y26         FDRE                                         r  i_lock/demodIn1/i_LP_filter_Demod2/mem_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456    -2.199 r  i_lock/demodIn1/i_LP_filter_Demod2/mem_reg[22]/Q
                         net (fo=77, routed)          1.110    -1.089    i_lock/demodIn1/i_LP_filter_Demod2/mem[22]
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.154    -0.935 r  i_lock/demodIn1/i_LP_filter_Demod2/mem0_carry__0_i_30__0/O
                         net (fo=4, routed)           0.669    -0.266    i_lock/demodIn1/i_LP_filter_Demod2/demod_lp2__0[16]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.327     0.061 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_32/O
                         net (fo=3, routed)           0.698     0.759    i_lock/demodIn1/i_LP_filter_Demod2/demod_sel[16]
    SLICE_X32Y27         LUT5 (Prop_lut5_I4_O)        0.124     0.883 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_22/O
                         net (fo=2, routed)           0.859     1.742    i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_22_n_0
    SLICE_X30Y27         LUT3 (Prop_lut3_I0_O)        0.124     1.866 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_10/O
                         net (fo=3, routed)           0.695     2.561    i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_10_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     2.685 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_3/O
                         net (fo=1, routed)           0.500     3.186    i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_3_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I0_O)        0.124     3.310 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_1/O
                         net (fo=13, routed)          0.676     3.986    i_lock/demodIn1/sat_demod_ampl/possat__0
    SLICE_X32Y29         FDSE                                         r  i_lock/demodIn1/out_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.489     5.645    i_lock/demodIn1/clk_adc
    SLICE_X32Y29         FDSE                                         r  i_lock/demodIn1/out_reg[11]/C
                         clock pessimism             -0.430     5.215    
                         clock uncertainty           -0.069     5.146    
    SLICE_X32Y29         FDSE (Setup_fdse_C_S)       -0.524     4.622    i_lock/demodIn1/out_reg[11]
  -------------------------------------------------------------------
                         required time                          4.622    
                         arrival time                          -3.986    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 i_lock/demodIn1/i_LP_filter_Demod2/mem_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/demodIn1/out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.433ns (21.578%)  route 5.208ns (78.422%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.655ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.734    -2.655    i_lock/demodIn1/i_LP_filter_Demod2/clk_adc
    SLICE_X37Y26         FDRE                                         r  i_lock/demodIn1/i_LP_filter_Demod2/mem_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456    -2.199 r  i_lock/demodIn1/i_LP_filter_Demod2/mem_reg[22]/Q
                         net (fo=77, routed)          1.110    -1.089    i_lock/demodIn1/i_LP_filter_Demod2/mem[22]
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.154    -0.935 r  i_lock/demodIn1/i_LP_filter_Demod2/mem0_carry__0_i_30__0/O
                         net (fo=4, routed)           0.669    -0.266    i_lock/demodIn1/i_LP_filter_Demod2/demod_lp2__0[16]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.327     0.061 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_32/O
                         net (fo=3, routed)           0.698     0.759    i_lock/demodIn1/i_LP_filter_Demod2/demod_sel[16]
    SLICE_X32Y27         LUT5 (Prop_lut5_I4_O)        0.124     0.883 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_22/O
                         net (fo=2, routed)           0.859     1.742    i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_22_n_0
    SLICE_X30Y27         LUT3 (Prop_lut3_I0_O)        0.124     1.866 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_10/O
                         net (fo=3, routed)           0.695     2.561    i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_10_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     2.685 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_3/O
                         net (fo=1, routed)           0.500     3.186    i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_3_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I0_O)        0.124     3.310 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_1/O
                         net (fo=13, routed)          0.676     3.986    i_lock/demodIn1/sat_demod_ampl/possat__0
    SLICE_X32Y29         FDSE                                         r  i_lock/demodIn1/out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.489     5.645    i_lock/demodIn1/clk_adc
    SLICE_X32Y29         FDSE                                         r  i_lock/demodIn1/out_reg[2]/C
                         clock pessimism             -0.430     5.215    
                         clock uncertainty           -0.069     5.146    
    SLICE_X32Y29         FDSE (Setup_fdse_C_S)       -0.524     4.622    i_lock/demodIn1/out_reg[2]
  -------------------------------------------------------------------
                         required time                          4.622    
                         arrival time                          -3.986    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 i_lock/demodIn1/i_LP_filter_Demod2/mem_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/demodIn1/out_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.433ns (21.578%)  route 5.208ns (78.422%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.655ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.734    -2.655    i_lock/demodIn1/i_LP_filter_Demod2/clk_adc
    SLICE_X37Y26         FDRE                                         r  i_lock/demodIn1/i_LP_filter_Demod2/mem_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456    -2.199 r  i_lock/demodIn1/i_LP_filter_Demod2/mem_reg[22]/Q
                         net (fo=77, routed)          1.110    -1.089    i_lock/demodIn1/i_LP_filter_Demod2/mem[22]
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.154    -0.935 r  i_lock/demodIn1/i_LP_filter_Demod2/mem0_carry__0_i_30__0/O
                         net (fo=4, routed)           0.669    -0.266    i_lock/demodIn1/i_LP_filter_Demod2/demod_lp2__0[16]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.327     0.061 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_32/O
                         net (fo=3, routed)           0.698     0.759    i_lock/demodIn1/i_LP_filter_Demod2/demod_sel[16]
    SLICE_X32Y27         LUT5 (Prop_lut5_I4_O)        0.124     0.883 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_22/O
                         net (fo=2, routed)           0.859     1.742    i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_22_n_0
    SLICE_X30Y27         LUT3 (Prop_lut3_I0_O)        0.124     1.866 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_10/O
                         net (fo=3, routed)           0.695     2.561    i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_10_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     2.685 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_3/O
                         net (fo=1, routed)           0.500     3.186    i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_3_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I0_O)        0.124     3.310 r  i_lock/demodIn1/i_LP_filter_Demod2/out[12]_i_1/O
                         net (fo=13, routed)          0.676     3.986    i_lock/demodIn1/sat_demod_ampl/possat__0
    SLICE_X32Y29         FDSE                                         r  i_lock/demodIn1/out_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.489     5.645    i_lock/demodIn1/clk_adc
    SLICE_X32Y29         FDSE                                         r  i_lock/demodIn1/out_reg[8]/C
                         clock pessimism             -0.430     5.215    
                         clock uncertainty           -0.069     5.146    
    SLICE_X32Y29         FDSE (Setup_fdse_C_S)       -0.524     4.622    i_lock/demodIn1/out_reg[8]
  -------------------------------------------------------------------
                         required time                          4.622    
                         arrival time                          -3.986    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/r3_sum/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/r3_sum/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 5.724ns (82.845%)  route 1.185ns (17.155%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.258ns = ( 5.742 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.629ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.760    -2.629    i_scope/i_dfilt1_chb/clk_adc
    DSP48_X0Y7           DSP48E1                                      r  i_scope/i_dfilt1_chb/r3_sum/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.577 r  i_scope/i_dfilt1_chb/r3_sum/PCOUT[47]
                         net (fo=1, routed)           0.002     1.579    i_scope/i_dfilt1_chb/r3_sum_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518     3.097 r  i_scope/i_dfilt1_chb/r3_sum__0/P[47]
                         net (fo=10, routed)          1.183     4.280    i_scope/i_dfilt1_chb/A[29]
    DSP48_X0Y7           DSP48E1                                      r  i_scope/i_dfilt1_chb/r3_sum/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.587     5.742    i_scope/i_dfilt1_chb/clk_adc
    DSP48_X0Y7           DSP48E1                                      r  i_scope/i_dfilt1_chb/r3_sum/CLK
                         clock pessimism             -0.372     5.371    
                         clock uncertainty           -0.069     5.301    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362     4.939    i_scope/i_dfilt1_chb/r3_sum
  -------------------------------------------------------------------
                         required time                          4.939    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/r3_sum/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/r3_sum/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 5.724ns (82.845%)  route 1.185ns (17.155%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.258ns = ( 5.742 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.629ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.760    -2.629    i_scope/i_dfilt1_chb/clk_adc
    DSP48_X0Y7           DSP48E1                                      r  i_scope/i_dfilt1_chb/r3_sum/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.577 r  i_scope/i_dfilt1_chb/r3_sum/PCOUT[47]
                         net (fo=1, routed)           0.002     1.579    i_scope/i_dfilt1_chb/r3_sum_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[47])
                                                      1.518     3.097 r  i_scope/i_dfilt1_chb/r3_sum__0/P[47]
                         net (fo=10, routed)          1.183     4.280    i_scope/i_dfilt1_chb/A[29]
    DSP48_X0Y7           DSP48E1                                      r  i_scope/i_dfilt1_chb/r3_sum/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.587     5.742    i_scope/i_dfilt1_chb/clk_adc
    DSP48_X0Y7           DSP48E1                                      r  i_scope/i_dfilt1_chb/r3_sum/CLK
                         clock pessimism             -0.372     5.371    
                         clock uncertainty           -0.069     5.301    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362     4.939    i_scope/i_dfilt1_chb/r3_sum
  -------------------------------------------------------------------
                         required time                          4.939    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_cha/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/pp_mult/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 5.217ns (78.775%)  route 1.406ns (21.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 5.737 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.753    -2.636    i_scope/i_dfilt1_cha/clk_adc
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     1.373 r  i_scope/i_dfilt1_cha/pp_mult/P[16]
                         net (fo=1, routed)           0.797     2.170    i_scope/i_dfilt1_cha/p_0_in[0]
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.124     2.294 r  i_scope/i_dfilt1_cha/pp_mult_i_20/O
                         net (fo=1, routed)           0.000     2.294    i_scope/i_dfilt1_cha/pp_mult_i_20_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.807 r  i_scope/i_dfilt1_cha/pp_mult_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.807    i_scope/i_dfilt1_cha/pp_mult_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  i_scope/i_dfilt1_cha/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.924    i_scope/i_dfilt1_cha/pp_mult_i_4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  i_scope/i_dfilt1_cha/pp_mult_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.041    i_scope/i_dfilt1_cha/pp_mult_i_3_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.378 r  i_scope/i_dfilt1_cha/pp_mult_i_2/O[1]
                         net (fo=2, routed)           0.609     3.986    i_scope/i_dfilt1_cha/r4_sum[13]
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/pp_mult/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.582     5.737    i_scope/i_dfilt1_cha/clk_adc
    DSP48_X0Y10          DSP48E1                                      r  i_scope/i_dfilt1_cha/pp_mult/CLK
                         clock pessimism             -0.374     5.364    
                         clock uncertainty           -0.069     5.294    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.632     4.662    i_scope/i_dfilt1_cha/pp_mult
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -3.986    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/pp_mult/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 5.217ns (78.775%)  route 1.406ns (21.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.247ns = ( 5.753 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.617ns
    Clock Pessimism Removal (CPR):    -0.371ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.772    -2.617    i_scope/i_dfilt1_chb/clk_adc
    DSP48_X0Y0           DSP48E1                                      r  i_scope/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     1.392 r  i_scope/i_dfilt1_chb/pp_mult/P[16]
                         net (fo=1, routed)           0.797     2.189    i_scope/i_dfilt1_chb/p_0_in[0]
    SLICE_X10Y1          LUT2 (Prop_lut2_I1_O)        0.124     2.313 r  i_scope/i_dfilt1_chb/pp_mult_i_19/O
                         net (fo=1, routed)           0.000     2.313    i_scope/i_dfilt1_chb/pp_mult_i_19_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.826 r  i_scope/i_dfilt1_chb/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.826    i_scope/i_dfilt1_chb/pp_mult_i_4_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.943 r  i_scope/i_dfilt1_chb/pp_mult_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.943    i_scope/i_dfilt1_chb/pp_mult_i_3_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.060 r  i_scope/i_dfilt1_chb/pp_mult_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.060    i_scope/i_dfilt1_chb/pp_mult_i_2_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.397 r  i_scope/i_dfilt1_chb/pp_mult_i_1/O[1]
                         net (fo=2, routed)           0.609     4.005    i_scope/i_dfilt1_chb/r4_sum[13]
    DSP48_X0Y0           DSP48E1                                      r  i_scope/i_dfilt1_chb/pp_mult/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.598     5.753    i_scope/i_dfilt1_chb/clk_adc
    DSP48_X0Y0           DSP48E1                                      r  i_scope/i_dfilt1_chb/pp_mult/CLK
                         clock pessimism             -0.371     5.383    
                         clock uncertainty           -0.069     5.313    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.632     4.681    i_scope/i_dfilt1_chb/pp_mult
  -------------------------------------------------------------------
                         required time                          4.681    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 i_scope/i_dfilt1_chb/r3_sum/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/r3_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 5.724ns (80.895%)  route 1.352ns (19.105%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.337ns = ( 5.663 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.629ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.760    -2.629    i_scope/i_dfilt1_chb/clk_adc
    DSP48_X0Y7           DSP48E1                                      r  i_scope/i_dfilt1_chb/r3_sum/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.577 r  i_scope/i_dfilt1_chb/r3_sum/PCOUT[47]
                         net (fo=1, routed)           0.002     1.579    i_scope/i_dfilt1_chb/r3_sum_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518     3.097 r  i_scope/i_dfilt1_chb/r3_sum__0/P[41]
                         net (fo=3, routed)           1.350     4.446    i_scope/i_dfilt1_chb/A[23]
    SLICE_X10Y4          FDRE                                         r  i_scope/i_dfilt1_chb/r3_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.507     5.663    i_scope/i_dfilt1_chb/clk_adc
    SLICE_X10Y4          FDRE                                         r  i_scope/i_dfilt1_chb/r3_reg_reg[16]/C
                         clock pessimism             -0.430     5.233    
                         clock uncertainty           -0.069     5.164    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)       -0.034     5.130    i_scope/i_dfilt1_chb/r3_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          5.130    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                  0.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.562    -0.308    i_scope/clk_adc
    SLICE_X7Y14          FDRE                                         r  i_scope/axi_a_dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  i_scope/axi_a_dat_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.060    i_scope/i_wr0/fifo_reg_0[11]
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.874    -0.185    i_scope/i_wr0/clk_adc
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.063    -0.248    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155    -0.093    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.564    -0.306    i_scope/clk_adc
    SLICE_X7Y11          FDRE                                         r  i_scope/axi_a_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.165 r  i_scope/axi_a_dat_reg[6]/Q
                         net (fo=1, routed)           0.106    -0.059    i_scope/i_wr0/fifo_reg_0[6]
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.874    -0.185    i_scope/i_wr0/clk_adc
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.063    -0.248    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.155    -0.093    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_scope/adc_wp_cur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_wp_trig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.554    -0.316    i_scope/clk_adc
    SLICE_X23Y17         FDRE                                         r  i_scope/adc_wp_cur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.175 r  i_scope/adc_wp_cur_reg[7]/Q
                         net (fo=2, routed)           0.233     0.058    i_scope/adc_wp_cur[7]
    SLICE_X18Y16         FDRE                                         r  i_scope/adc_wp_trig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.824    -0.235    i_scope/clk_adc
    SLICE_X18Y16         FDRE                                         r  i_scope/adc_wp_trig_reg[7]/C
                         clock pessimism              0.184    -0.051    
    SLICE_X18Y16         FDRE (Hold_fdre_C_D)         0.075     0.024    i_scope/adc_wp_trig_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_scope/axi_b_dat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr1/fifo_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.558    -0.312    i_scope/clk_adc
    SLICE_X7Y19          FDRE                                         r  i_scope/axi_b_dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.171 r  i_scope/axi_b_dat_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.064    i_scope/i_wr1/fifo_reg_1[11]
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/i_wr1/fifo_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.869    -0.190    i_scope/i_wr1/clk_adc
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/i_wr1/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.063    -0.253    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155    -0.098    i_scope/i_wr1/fifo_reg
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_scope/axi_b_dat_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr1/fifo_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.560    -0.310    i_scope/clk_adc
    SLICE_X7Y17          FDRE                                         r  i_scope/axi_b_dat_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.169 r  i_scope/axi_b_dat_reg[10]/Q
                         net (fo=1, routed)           0.106    -0.063    i_scope/i_wr1/fifo_reg_1[10]
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/i_wr1/fifo_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.869    -0.190    i_scope/i_wr1/clk_adc
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/i_wr1/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.063    -0.253    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.155    -0.098    i_scope/i_wr1/fifo_reg
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_scope/axi_b_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr1/fifo_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.560    -0.310    i_scope/clk_adc
    SLICE_X7Y17          FDRE                                         r  i_scope/axi_b_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.169 r  i_scope/axi_b_dat_reg[12]/Q
                         net (fo=1, routed)           0.106    -0.063    i_scope/i_wr1/fifo_reg_1[12]
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/i_wr1/fifo_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.869    -0.190    i_scope/i_wr1/clk_adc
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/i_wr1/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.063    -0.253    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.155    -0.098    i_scope/i_wr1/fifo_reg
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_scope/axi_a_dat_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr0/fifo_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.564    -0.306    i_scope/clk_adc
    SLICE_X7Y10          FDRE                                         r  i_scope/axi_a_dat_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.165 r  i_scope/axi_a_dat_reg[36]/Q
                         net (fo=1, routed)           0.108    -0.058    i_scope/i_wr0/fifo_reg_0[32]
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.874    -0.185    i_scope/i_wr0/clk_adc
    RAMB36_X0Y2          RAMB36E1                                     r  i_scope/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.063    -0.248    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155    -0.093    i_scope/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_scope/axi_b_dat_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr1/fifo_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.561    -0.309    i_scope/clk_adc
    SLICE_X7Y16          FDRE                                         r  i_scope/axi_b_dat_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.168 r  i_scope/axi_b_dat_reg[34]/Q
                         net (fo=1, routed)           0.106    -0.062    i_scope/i_wr1/fifo_reg_1[30]
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/i_wr1/fifo_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.869    -0.190    i_scope/i_wr1/clk_adc
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/i_wr1/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.063    -0.253    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.155    -0.098    i_scope/i_wr1/fifo_reg
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_scope/axi_b_dat_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr1/fifo_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.561    -0.309    i_scope/clk_adc
    SLICE_X7Y16          FDRE                                         r  i_scope/axi_b_dat_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.168 r  i_scope/axi_b_dat_reg[36]/Q
                         net (fo=1, routed)           0.106    -0.062    i_scope/i_wr1/fifo_reg_1[32]
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/i_wr1/fifo_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.869    -0.190    i_scope/i_wr1/clk_adc
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/i_wr1/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.063    -0.253    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155    -0.098    i_scope/i_wr1/fifo_reg
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_scope/axi_b_dat_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr1/fifo_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.561    -0.309    i_scope/clk_adc
    SLICE_X7Y16          FDRE                                         r  i_scope/axi_b_dat_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.168 r  i_scope/axi_b_dat_reg[38]/Q
                         net (fo=1, routed)           0.106    -0.062    i_scope/i_wr1/fifo_reg_1[34]
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/i_wr1/fifo_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.869    -0.190    i_scope/i_wr1/clk_adc
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/i_wr1/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.063    -0.253    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.155    -0.098    i_scope/i_wr1/fifo_reg
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_adc_internal_clks_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y12     i_lock/i_lock_pid/f_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y11     i_lock/mean_var_error/data1_M2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y14     i_lock/mean_var_error/data1_M2_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y15     i_lock/mean_var_error/data2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y16     i_lock/i_gen_ramp/i_mult_ramp_B/pdt_int_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X1Y8      i_lock/i_lock_pid/l_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X1Y17     i_lock/i_lock_pid/p_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X1Y9      i_lock/i_lock_pid/i_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X0Y14     i_lock/i_lock_pid/d_mult_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y13    i_scope/adc_a_buf_reg_0_9/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y1      ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y1      ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y1      ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y1      ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y1      ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y1      ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y1      ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y1      ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y3      ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y3      ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y3      ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y3      ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y3      ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y3      ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y3      ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y3      ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y3      ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y3      ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y4      ps/axi_master[0]/axi_awfifo_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y4      ps/axi_master[0]/axi_awfifo_reg_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_dac_1x_internal_clks_pll
  To Clock:  clk_dac_1x_internal_clks_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/D2
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_internal_clks_pll fall@4.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.419ns (17.791%)  route 1.936ns (82.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.715ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.674    -2.715    dac_clk_1x
    SLICE_X27Y48         FDRE                                         r  dac_dat_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.296 r  dac_dat_a_reg[1]/Q
                         net (fo=1, routed)           1.936    -0.360    dac_dat_a[1]
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
                         clock pessimism             -0.544     1.151    
                         clock uncertainty           -0.069     1.082    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -1.009     0.073    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_internal_clks_pll fall@4.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.456ns (18.730%)  route 1.979ns (81.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 1.694 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.979    -0.199    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.538     1.694    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism             -0.544     1.149    
                         clock uncertainty           -0.069     1.080    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     0.282    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/R
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_internal_clks_pll fall@4.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.456ns (18.832%)  route 1.965ns (81.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.965    -0.212    dac_rst
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         f  oddr_dac_dat[9]/C
                         clock pessimism             -0.544     1.151    
                         clock uncertainty           -0.069     1.082    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     0.284    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/R
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_internal_clks_pll fall@4.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.456ns (18.892%)  route 1.958ns (81.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.958    -0.220    dac_rst
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         f  oddr_dac_dat[8]/C
                         clock pessimism             -0.544     1.151    
                         clock uncertainty           -0.069     1.082    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     0.284    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_internal_clks_pll fall@4.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.456ns (19.058%)  route 1.937ns (80.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 1.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.937    -0.241    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.535     1.691    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         f  oddr_dac_dat[11]/C
                         clock pessimism             -0.544     1.146    
                         clock uncertainty           -0.069     1.077    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     0.279    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_internal_clks_pll fall@4.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 1.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.931    -0.247    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.535     1.691    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism             -0.544     1.146    
                         clock uncertainty           -0.069     1.077    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     0.279    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/R
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_internal_clks_pll fall@4.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.456ns (19.127%)  route 1.928ns (80.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 1.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.928    -0.250    dac_rst
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.535     1.691    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         f  oddr_dac_dat[5]/C
                         clock pessimism             -0.544     1.146    
                         clock uncertainty           -0.069     1.077    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     0.279    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_internal_clks_pll fall@4.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.456ns (19.158%)  route 1.924ns (80.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 1.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.924    -0.254    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.535     1.691    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         f  oddr_dac_dat[10]/C
                         clock pessimism             -0.544     1.146    
                         clock uncertainty           -0.069     1.077    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     0.279    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_internal_clks_pll fall@4.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.456ns (19.178%)  route 1.922ns (80.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.922    -0.256    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism             -0.544     1.151    
                         clock uncertainty           -0.069     1.082    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     0.284    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_internal_clks_pll fall@4.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.456ns (19.245%)  route 1.913ns (80.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 1.700 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.913    -0.264    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.544     1.700    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         f  oddr_dac_sel/C
                         clock pessimism             -0.544     1.155    
                         clock uncertainty           -0.069     1.086    
    OLOGIC_X0Y57         ODDR (Setup_oddr_C_R)       -0.798     0.288    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.141ns (14.941%)  route 0.803ns (85.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.803     0.666    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.851    -0.208    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/C
                         clock pessimism              0.189    -0.019    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     0.457    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.141ns (14.930%)  route 0.803ns (85.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.803     0.667    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.851    -0.208    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/C
                         clock pessimism              0.189    -0.019    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     0.457    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.141ns (14.703%)  route 0.818ns (85.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.818     0.682    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.853    -0.206    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/C
                         clock pessimism              0.189    -0.017    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     0.459    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.141ns (14.639%)  route 0.822ns (85.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.822     0.686    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.853    -0.206    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/C
                         clock pessimism              0.189    -0.017    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     0.459    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.629%)  route 0.823ns (85.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.823     0.686    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.849    -0.210    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/C
                         clock pessimism              0.189    -0.021    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     0.455    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/R
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.141ns (14.353%)  route 0.841ns (85.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.841     0.705    dac_rst
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.851    -0.208    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/C
                         clock pessimism              0.189    -0.019    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_R)         0.476     0.457    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/R
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.141ns (14.237%)  route 0.849ns (85.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.849     0.713    dac_rst
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.851    -0.208    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/C
                         clock pessimism              0.189    -0.019    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_R)         0.476     0.457    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.141ns (14.211%)  route 0.851ns (85.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.851     0.715    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.847    -0.212    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/C
                         clock pessimism              0.189    -0.023    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     0.453    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/R
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.141ns (14.105%)  route 0.859ns (85.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.859     0.722    dac_rst
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.851    -0.208    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/C
                         clock pessimism              0.189    -0.019    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_R)         0.476     0.457    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.141ns (14.132%)  route 0.857ns (85.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y48         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.857     0.720    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.847    -0.212    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/C
                         clock pessimism              0.189    -0.023    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_R)         0.476     0.453    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dac_1x_internal_clks_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   pll/inst/clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y58    dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y58    dac_dat_a_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    dac_dat_a_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    dac_dat_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    dac_dat_a_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y58    dac_dat_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y58    dac_dat_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y58    dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y58    dac_dat_a_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X27Y48    dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X27Y48    dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y58    dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y58    dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    dac_dat_a_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X27Y48    dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X27Y48    dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y62    dac_dat_a_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_dac_2p_internal_clks_pll
  To Clock:  clk_dac_2p_internal_clks_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dac_2p_internal_clks_pll
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   pll/inst/clkout4_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_dac_2x_internal_clks_pll
  To Clock:  clk_dac_2x_internal_clks_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dac_2x_internal_clks_pll
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   pll/inst/clkout3_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_internal_clks_pll
  To Clock:  clkfbout_internal_clks_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_internal_clks_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.421ns (51.052%)  route 2.321ns (48.948%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.669     2.977    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.478     3.455 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          0.857     4.312    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y58          LUT5 (Prop_lut5_I3_O)        0.323     4.635 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.327     4.961    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.326     5.287 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.694     5.981    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.105 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.105    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.618 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.618    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.974 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.444     7.418    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X7Y62          LUT3 (Prop_lut3_I0_O)        0.301     7.719 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     7.719    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X7Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.492     7.684    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.265     7.949    
                         clock uncertainty           -0.083     7.866    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.031     7.897    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 2.510ns (53.434%)  route 2.187ns (46.566%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.685 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.669     2.977    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.478     3.455 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          0.857     4.312    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y58          LUT5 (Prop_lut5_I3_O)        0.323     4.635 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.327     4.961    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.326     5.287 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.694     5.981    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.105 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.105    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.618 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.618    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.058 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.310     7.368    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X8Y62          LUT3 (Prop_lut3_I0_O)        0.306     7.674 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     7.674    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X8Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.493     7.685    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.077     7.909    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 2.503ns (53.317%)  route 2.192ns (46.683%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.685 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.669     2.977    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.478     3.455 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          0.857     4.312    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y58          LUT5 (Prop_lut5_I3_O)        0.323     4.635 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.327     4.961    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.326     5.287 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.694     5.981    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.105 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.105    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.618 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.618    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.050 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.314     7.365    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.307     7.672 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     7.672    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X6Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.493     7.685    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.265     7.950    
                         clock uncertainty           -0.083     7.867    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.081     7.948    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 2.166ns (46.831%)  route 2.459ns (53.169%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.685 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.669     2.977    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.478     3.455 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          0.857     4.312    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y58          LUT5 (Prop_lut5_I3_O)        0.323     4.635 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.327     4.961    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.326     5.287 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.694     5.981    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.105 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.105    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.713 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.582     7.295    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.307     7.602 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     7.602    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X6Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.493     7.685    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.265     7.950    
                         clock uncertainty           -0.083     7.867    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.077     7.944    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 2.393ns (52.272%)  route 2.185ns (47.728%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.669     2.977    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.478     3.455 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          0.857     4.312    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y58          LUT5 (Prop_lut5_I3_O)        0.323     4.635 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.327     4.961    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.326     5.287 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.694     5.981    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.105 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.105    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.618 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.618    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.941 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.308     7.249    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X7Y60          LUT3 (Prop_lut3_I0_O)        0.306     7.555 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     7.555    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X7Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.494     7.686    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.265     7.951    
                         clock uncertainty           -0.083     7.868    
    SLICE_X7Y60          FDRE (Setup_fdre_C_D)        0.029     7.897    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 2.386ns (52.249%)  route 2.181ns (47.751%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.669     2.977    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.478     3.455 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          0.857     4.312    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y58          LUT5 (Prop_lut5_I3_O)        0.323     4.635 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.327     4.961    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.326     5.287 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.694     5.981    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.105 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.105    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.618 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.618    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.933 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.303     7.237    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X7Y60          LUT3 (Prop_lut3_I0_O)        0.307     7.544 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     7.544    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X7Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.494     7.686    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.265     7.951    
                         clock uncertainty           -0.083     7.868    
    SLICE_X7Y60          FDRE (Setup_fdre_C_D)        0.031     7.899    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.899    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 2.395ns (52.306%)  route 2.184ns (47.694%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.685 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.669     2.977    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.478     3.455 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          0.857     4.312    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y58          LUT5 (Prop_lut5_I3_O)        0.323     4.635 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.327     4.961    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.326     5.287 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.694     5.981    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.105 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.105    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.618 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.618    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.735 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.735    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.954 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.307     7.261    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X8Y62          LUT3 (Prop_lut3_I0_O)        0.295     7.556 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     7.556    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X8Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.493     7.685    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.081     7.913    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.913    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[2]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.890ns (23.813%)  route 2.848ns (76.187%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.668     2.976    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     3.494 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=15, routed)          0.627     4.121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X7Y59          LUT2 (Prop_lut2_I0_O)        0.124     4.245 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.508     4.753    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.124     4.877 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.765     5.642    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awaddr[2]
    SLICE_X8Y65          LUT3 (Prop_lut3_I2_O)        0.124     5.766 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_8/O
                         net (fo=25, routed)          0.947     6.714    ps/system_i/xadc/inst/AXI_XADC_CORE_I/status_reg_reg[7]_0[0]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[2])
                                                     -0.699     7.114    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 2.304ns (51.333%)  route 2.184ns (48.667%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.669     2.977    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.478     3.455 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          0.857     4.312    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y58          LUT5 (Prop_lut5_I3_O)        0.323     4.635 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.327     4.961    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.326     5.287 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.694     5.981    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.105 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.105    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.618 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.618    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.857 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.307     7.164    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X7Y60          LUT3 (Prop_lut3_I0_O)        0.301     7.465 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     7.465    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X7Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.494     7.686    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.265     7.951    
                         clock uncertainty           -0.083     7.868    
    SLICE_X7Y60          FDRE (Setup_fdre_C_D)        0.032     7.900    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 2.096ns (46.803%)  route 2.382ns (53.197%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.669     2.977    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.478     3.455 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          0.857     4.312    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X9Y58          LUT5 (Prop_lut5_I3_O)        0.323     4.635 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.327     4.961    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I1_O)        0.326     5.287 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.694     5.981    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.105 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.105    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     6.649 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.505     7.154    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X7Y60          LUT3 (Prop_lut3_I0_O)        0.301     7.455 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     7.455    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X7Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.494     7.686    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.265     7.951    
                         clock uncertainty           -0.083     7.868    
    SLICE_X7Y60          FDRE (Setup_fdre_C_D)        0.031     7.899    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.899    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  0.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.413%)  route 0.233ns (64.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.586     0.927    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.233     1.288    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[29]
    SLICE_X2Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.019     1.213    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.116     1.205    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X4Y52          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y52          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X4Y52          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.564     0.905    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y54         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/Q
                         net (fo=1, routed)           0.144     1.190    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X12Y54         SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.833     1.203    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y54         SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.285     0.918    
    SLICE_X12Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.101    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.621%)  route 0.168ns (54.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.564     0.905    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y56          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/Q
                         net (fo=1, routed)           0.168     1.214    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X8Y54          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.833     1.203    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y54          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.263     0.940    
    SLICE_X8Y54          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.158     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y51          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y51          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X4Y51          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.564     0.905    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y56          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/Q
                         net (fo=1, routed)           0.113     1.159    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X8Y55          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.833     1.203    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y55          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.263     0.940    
    SLICE_X8Y55          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.057    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.586     0.927    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y48          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X3Y48          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.854     1.224    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y48          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.297     0.927    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.078     1.005    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.561     0.902    ps/system_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y54         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.067     1.110    ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_asr
    SLICE_X16Y54         LUT3 (Prop_lut3_I1_O)        0.045     1.155 r  ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.155    ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int0__0
    SLICE_X16Y54         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.830     1.200    ps/system_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y54         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.285     0.915    
    SLICE_X16Y54         FDRE (Hold_fdre_C_D)         0.120     1.035    ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.586     0.927    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y48          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X3Y48          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.854     1.224    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y48          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.297     0.927    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.076     1.003    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.586     0.927    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y48          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X3Y48          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.854     1.224    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y48          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.297     0.927    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.075     1.002    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         5.000       4.000      SLICE_X6Y62    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X9Y62    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y64    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y67    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y67    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y64    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y64    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y64    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y54   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y54   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y55    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y55    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y55    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_adc_internal_clks_pll
  To Clock:  clk_dac_1x_internal_clks_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid/pld_sum_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.456ns (11.119%)  route 3.645ns (88.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.284ns = ( 5.716 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.720ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.669    -2.720    i_lock/i_lock_pid/clk_adc
    SLICE_X19Y36         FDRE                                         r  i_lock/i_lock_pid/pld_sum_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.264 r  i_lock/i_lock_pid/pld_sum_reg[18]/Q
                         net (fo=28, routed)          3.645     1.381    i_lock_pid/pld_sum[18]
    SLICE_X36Y62         FDRE                                         r  dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.561     5.716    dac_clk_1x
    SLICE_X36Y62         FDRE                                         r  dac_dat_b_reg[13]/C
                         clock pessimism             -0.714     5.002    
                         clock uncertainty           -0.189     4.813    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)       -0.061     4.752    dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                          4.752    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid/i_offs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.580ns (15.194%)  route 3.237ns (84.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.284ns = ( 5.716 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.715ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.674    -2.715    i_lock/i_lock_pid/clk_adc
    SLICE_X29Y45         FDRE                                         r  i_lock/i_lock_pid/i_offs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -2.259 f  i_lock/i_lock_pid/i_offs_reg[13]/Q
                         net (fo=54, routed)          1.462    -0.797    i_lock/i_lock_pid/i_offs_reg[14]_0[3]
    SLICE_X19Y44         LUT3 (Prop_lut3_I1_O)        0.124    -0.673 r  i_lock/i_lock_pid/dac_dat_a[3]_i_1/O
                         net (fo=1, routed)           1.776     1.102    i_lock_n_176
    SLICE_X36Y62         FDRE                                         r  dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.561     5.716    dac_clk_1x
    SLICE_X36Y62         FDRE                                         r  dac_dat_a_reg[3]/C
                         clock pessimism             -0.714     5.002    
                         clock uncertainty           -0.189     4.813    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)       -0.081     4.732    dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid/i_offs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.580ns (16.319%)  route 2.974ns (83.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.291ns = ( 5.709 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.715ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.674    -2.715    i_lock/i_lock_pid/clk_adc
    SLICE_X29Y45         FDRE                                         r  i_lock/i_lock_pid/i_offs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -2.259 f  i_lock/i_lock_pid/i_offs_reg[13]/Q
                         net (fo=54, routed)          1.325    -0.934    i_lock/i_lock_pid/i_offs_reg[14]_0[3]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.124    -0.810 r  i_lock/i_lock_pid/dac_dat_a[12]_i_1/O
                         net (fo=1, routed)           1.649     0.839    i_lock_n_167
    SLICE_X36Y69         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.554     5.709    dac_clk_1x
    SLICE_X36Y69         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism             -0.714     4.995    
                         clock uncertainty           -0.189     4.806    
    SLICE_X36Y69         FDRE (Setup_fdre_C_D)       -0.067     4.739    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                          4.739    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid/i_offs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.580ns (17.014%)  route 2.829ns (82.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 5.720 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.715ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.674    -2.715    i_lock/i_lock_pid/clk_adc
    SLICE_X29Y45         FDRE                                         r  i_lock/i_lock_pid/i_offs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -2.259 f  i_lock/i_lock_pid/i_offs_reg[13]/Q
                         net (fo=54, routed)          1.384    -0.875    i_lock/i_lock_pid/i_offs_reg[14]_0[3]
    SLICE_X22Y44         LUT3 (Prop_lut3_I1_O)        0.124    -0.751 r  i_lock/i_lock_pid/dac_dat_a[7]_i_1/O
                         net (fo=1, routed)           1.445     0.694    i_lock_n_172
    SLICE_X40Y58         FDRE                                         r  dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.565     5.720    dac_clk_1x
    SLICE_X40Y58         FDRE                                         r  dac_dat_a_reg[7]/C
                         clock pessimism             -0.714     5.006    
                         clock uncertainty           -0.189     4.817    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)       -0.061     4.756    dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                          4.756    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid/i_offs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.456ns (13.611%)  route 2.894ns (86.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.291ns = ( 5.709 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.715ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.674    -2.715    i_lock/i_lock_pid/clk_adc
    SLICE_X29Y45         FDRE                                         r  i_lock/i_lock_pid/i_offs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -2.259 r  i_lock/i_lock_pid/i_offs_reg[14]/Q
                         net (fo=66, routed)          2.894     0.635    i_lock_pid/i_offs[14]
    SLICE_X36Y69         FDRE                                         r  dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.554     5.709    dac_clk_1x
    SLICE_X36Y69         FDRE                                         r  dac_dat_a_reg[13]/C
                         clock pessimism             -0.714     4.995    
                         clock uncertainty           -0.189     4.806    
    SLICE_X36Y69         FDRE (Setup_fdre_C_D)       -0.081     4.725    dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                          4.725    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid/pld_sum_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.580ns (17.155%)  route 2.801ns (82.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.352ns = ( 5.648 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.720ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.669    -2.720    i_lock/i_lock_pid/clk_adc
    SLICE_X19Y36         FDRE                                         r  i_lock/i_lock_pid/pld_sum_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.264 r  i_lock/i_lock_pid/pld_sum_reg[18]/Q
                         net (fo=28, routed)          2.801     0.537    i_lock/i_lock_pid/pld_sum_reg[18]_1[0]
    SLICE_X26Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.661 r  i_lock/i_lock_pid/dac_dat_b[3]_i_1/O
                         net (fo=1, routed)           0.000     0.661    i_lock_n_210
    SLICE_X26Y33         FDRE                                         r  dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.492     5.648    dac_clk_1x
    SLICE_X26Y33         FDRE                                         r  dac_dat_b_reg[3]/C
                         clock pessimism             -0.714     4.934    
                         clock uncertainty           -0.189     4.744    
    SLICE_X26Y33         FDRE (Setup_fdre_C_D)        0.031     4.775    dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid/i_offs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.580ns (17.551%)  route 2.725ns (82.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.356ns = ( 5.644 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.715ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.674    -2.715    i_lock/i_lock_pid/clk_adc
    SLICE_X29Y45         FDRE                                         r  i_lock/i_lock_pid/i_offs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -2.259 f  i_lock/i_lock_pid/i_offs_reg[13]/Q
                         net (fo=54, routed)          1.527    -0.731    i_lock/i_lock_pid/i_offs_reg[14]_0[3]
    SLICE_X19Y44         LUT3 (Prop_lut3_I1_O)        0.124    -0.607 r  i_lock/i_lock_pid/dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           1.197     0.590    i_lock_n_168
    SLICE_X32Y58         FDRE                                         r  dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.489     5.644    dac_clk_1x
    SLICE_X32Y58         FDRE                                         r  dac_dat_a_reg[11]/C
                         clock pessimism             -0.714     4.930    
                         clock uncertainty           -0.189     4.741    
    SLICE_X32Y58         FDRE (Setup_fdre_C_D)       -0.031     4.710    dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                          4.710    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid/i_offs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.580ns (17.498%)  route 2.735ns (82.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 5.720 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.715ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.674    -2.715    i_lock/i_lock_pid/clk_adc
    SLICE_X29Y44         FDRE                                         r  i_lock/i_lock_pid/i_offs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456    -2.259 f  i_lock/i_lock_pid/i_offs_reg[10]/Q
                         net (fo=5, routed)           1.284    -0.975    i_lock/i_lock_pid/i_offs[10]
    SLICE_X22Y44         LUT3 (Prop_lut3_I0_O)        0.124    -0.851 r  i_lock/i_lock_pid/dac_dat_a[10]_i_1/O
                         net (fo=1, routed)           1.451     0.600    i_lock_n_169
    SLICE_X40Y58         FDRE                                         r  dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.565     5.720    dac_clk_1x
    SLICE_X40Y58         FDRE                                         r  dac_dat_a_reg[10]/C
                         clock pessimism             -0.714     5.006    
                         clock uncertainty           -0.189     4.817    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)       -0.067     4.750    dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                          4.750    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid/i_offs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.580ns (17.708%)  route 2.695ns (82.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.715ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.674    -2.715    i_lock/i_lock_pid/clk_adc
    SLICE_X29Y45         FDRE                                         r  i_lock/i_lock_pid/i_offs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -2.259 f  i_lock/i_lock_pid/i_offs_reg[13]/Q
                         net (fo=54, routed)          1.540    -0.719    i_lock/i_lock_pid/i_offs_reg[14]_0[3]
    SLICE_X22Y44         LUT3 (Prop_lut3_I1_O)        0.124    -0.595 r  i_lock/i_lock_pid/dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           1.156     0.561    i_lock_n_170
    SLICE_X32Y54         FDRE                                         r  dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.490     5.645    dac_clk_1x
    SLICE_X32Y54         FDRE                                         r  dac_dat_a_reg[9]/C
                         clock pessimism             -0.714     4.931    
                         clock uncertainty           -0.189     4.742    
    SLICE_X32Y54         FDRE (Setup_fdre_C_D)       -0.031     4.711    dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                          4.711    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid/i_offs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.580ns (17.507%)  route 2.733ns (82.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 5.721 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.715ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.674    -2.715    i_lock/i_lock_pid/clk_adc
    SLICE_X29Y45         FDRE                                         r  i_lock/i_lock_pid/i_offs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -2.259 f  i_lock/i_lock_pid/i_offs_reg[13]/Q
                         net (fo=54, routed)          1.278    -0.981    i_lock/i_lock_pid/i_offs_reg[14]_0[3]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.124    -0.857 r  i_lock/i_lock_pid/dac_dat_a[8]_i_1/O
                         net (fo=1, routed)           1.455     0.598    i_lock_n_171
    SLICE_X40Y54         FDRE                                         r  dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.566     5.721    dac_clk_1x
    SLICE_X40Y54         FDRE                                         r  dac_dat_a_reg[8]/C
                         clock pessimism             -0.714     5.007    
                         clock uncertainty           -0.189     4.818    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)       -0.067     4.751    dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  4.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 i_lock/i_lock_pid/i_offs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.185ns (24.616%)  route 0.567ns (75.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.562    -0.308    i_lock/i_lock_pid/clk_adc
    SLICE_X29Y42         FDRE                                         r  i_lock/i_lock_pid/i_offs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.167 f  i_lock/i_lock_pid/i_offs_reg[1]/Q
                         net (fo=7, routed)           0.567     0.399    i_lock/i_lock_pid/i_offs_reg[14]_0[0]
    SLICE_X27Y48         LUT3 (Prop_lut3_I0_O)        0.044     0.443 r  i_lock/i_lock_pid/dac_dat_a[1]_i_1/O
                         net (fo=1, routed)           0.000     0.443    i_lock_n_178
    SLICE_X27Y48         FDRE                                         r  dac_dat_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.832    -0.227    dac_clk_1x
    SLICE_X27Y48         FDRE                                         r  dac_dat_a_reg[1]/C
                         clock pessimism              0.239     0.012    
                         clock uncertainty            0.189     0.202    
    SLICE_X27Y48         FDRE (Hold_fdre_C_D)         0.107     0.309    dac_dat_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_lock/i_lock_pid/pld_sum_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.913%)  route 0.592ns (76.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.558    -0.312    i_lock/i_lock_pid/clk_adc
    SLICE_X19Y33         FDRE                                         r  i_lock/i_lock_pid/pld_sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.171 f  i_lock/i_lock_pid/pld_sum_reg[6]/Q
                         net (fo=2, routed)           0.592     0.420    i_lock/i_lock_pid/pld_sum[6]
    SLICE_X28Y33         LUT5 (Prop_lut5_I0_O)        0.045     0.465 r  i_lock/i_lock_pid/dac_dat_b[4]_i_1/O
                         net (fo=1, routed)           0.000     0.465    i_lock_n_209
    SLICE_X28Y33         FDRE                                         r  dac_dat_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.824    -0.235    dac_clk_1x
    SLICE_X28Y33         FDRE                                         r  dac_dat_b_reg[4]/C
                         clock pessimism              0.239     0.004    
                         clock uncertainty            0.189     0.194    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.121     0.315    dac_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_lock/i_lock_pid/pld_sum_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.637%)  route 0.569ns (75.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.559    -0.311    i_lock/i_lock_pid/clk_adc
    SLICE_X19Y34         FDRE                                         r  i_lock/i_lock_pid/pld_sum_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.170 f  i_lock/i_lock_pid/pld_sum_reg[9]/Q
                         net (fo=2, routed)           0.569     0.399    i_lock/i_lock_pid/pld_sum[9]
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.444 r  i_lock/i_lock_pid/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     0.444    i_lock_n_206
    SLICE_X26Y34         FDRE                                         r  dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.825    -0.234    dac_clk_1x
    SLICE_X26Y34         FDRE                                         r  dac_dat_b_reg[7]/C
                         clock pessimism              0.239     0.005    
                         clock uncertainty            0.189     0.195    
    SLICE_X26Y34         FDRE (Hold_fdre_C_D)         0.092     0.287    dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_lock/i_lock_pid/pld_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.395%)  route 0.576ns (75.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.557    -0.313    i_lock/i_lock_pid/clk_adc
    SLICE_X19Y32         FDRE                                         r  i_lock/i_lock_pid/pld_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.172 f  i_lock/i_lock_pid/pld_sum_reg[3]/Q
                         net (fo=2, routed)           0.576     0.404    i_lock/i_lock_pid/pld_sum[3]
    SLICE_X26Y33         LUT5 (Prop_lut5_I0_O)        0.045     0.449 r  i_lock/i_lock_pid/dac_dat_b[1]_i_1/O
                         net (fo=1, routed)           0.000     0.449    i_lock_n_212
    SLICE_X26Y33         FDRE                                         r  dac_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.824    -0.235    dac_clk_1x
    SLICE_X26Y33         FDRE                                         r  dac_dat_b_reg[1]/C
                         clock pessimism              0.239     0.004    
                         clock uncertainty            0.189     0.194    
    SLICE_X26Y33         FDRE (Hold_fdre_C_D)         0.091     0.285    dac_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_lock/i_lock_pid/pld_sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.348%)  route 0.611ns (76.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.558    -0.312    i_lock/i_lock_pid/clk_adc
    SLICE_X19Y33         FDRE                                         r  i_lock/i_lock_pid/pld_sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.171 f  i_lock/i_lock_pid/pld_sum_reg[7]/Q
                         net (fo=2, routed)           0.611     0.439    i_lock/i_lock_pid/pld_sum[7]
    SLICE_X28Y33         LUT5 (Prop_lut5_I0_O)        0.045     0.484 r  i_lock/i_lock_pid/dac_dat_b[5]_i_1/O
                         net (fo=1, routed)           0.000     0.484    i_lock_n_208
    SLICE_X28Y33         FDRE                                         r  dac_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.824    -0.235    dac_clk_1x
    SLICE_X28Y33         FDRE                                         r  dac_dat_b_reg[5]/C
                         clock pessimism              0.239     0.004    
                         clock uncertainty            0.189     0.194    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.121     0.315    dac_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_lock/i_lock_pid/pld_sum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.906%)  route 0.592ns (76.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.559    -0.311    i_lock/i_lock_pid/clk_adc
    SLICE_X19Y34         FDRE                                         r  i_lock/i_lock_pid/pld_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.170 f  i_lock/i_lock_pid/pld_sum_reg[11]/Q
                         net (fo=2, routed)           0.592     0.422    i_lock/i_lock_pid/pld_sum[11]
    SLICE_X26Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.467 r  i_lock/i_lock_pid/dac_dat_b[9]_i_1/O
                         net (fo=1, routed)           0.000     0.467    i_lock_n_204
    SLICE_X26Y34         FDRE                                         r  dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.825    -0.234    dac_clk_1x
    SLICE_X26Y34         FDRE                                         r  dac_dat_b_reg[9]/C
                         clock pessimism              0.239     0.005    
                         clock uncertainty            0.189     0.195    
    SLICE_X26Y34         FDRE (Hold_fdre_C_D)         0.092     0.287    dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i_lock/i_lock_pid/pld_sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.610%)  route 0.637ns (77.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.557    -0.313    i_lock/i_lock_pid/clk_adc
    SLICE_X19Y32         FDRE                                         r  i_lock/i_lock_pid/pld_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.172 f  i_lock/i_lock_pid/pld_sum_reg[2]/Q
                         net (fo=2, routed)           0.637     0.464    i_lock/i_lock_pid/pld_sum[2]
    SLICE_X28Y33         LUT5 (Prop_lut5_I0_O)        0.045     0.509 r  i_lock/i_lock_pid/dac_dat_b[0]_i_1/O
                         net (fo=1, routed)           0.000     0.509    i_lock_n_213
    SLICE_X28Y33         FDRE                                         r  dac_dat_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.824    -0.235    dac_clk_1x
    SLICE_X28Y33         FDRE                                         r  dac_dat_b_reg[0]/C
                         clock pessimism              0.239     0.004    
                         clock uncertainty            0.189     0.194    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.120     0.314    dac_dat_b_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_lock/i_lock_pid/pld_sum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.415%)  route 0.608ns (76.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.559    -0.311    i_lock/i_lock_pid/clk_adc
    SLICE_X19Y36         FDRE                                         r  i_lock/i_lock_pid/pld_sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.170 f  i_lock/i_lock_pid/pld_sum_reg[17]/Q
                         net (fo=26, routed)          0.608     0.438    i_lock/i_lock_pid/pld_sum[17]
    SLICE_X26Y33         LUT5 (Prop_lut5_I2_O)        0.045     0.483 r  i_lock/i_lock_pid/dac_dat_b[3]_i_1/O
                         net (fo=1, routed)           0.000     0.483    i_lock_n_210
    SLICE_X26Y33         FDRE                                         r  dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.824    -0.235    dac_clk_1x
    SLICE_X26Y33         FDRE                                         r  dac_dat_b_reg[3]/C
                         clock pessimism              0.239     0.004    
                         clock uncertainty            0.189     0.194    
    SLICE_X26Y33         FDRE (Hold_fdre_C_D)         0.092     0.286    dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.286    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_lock/i_lock_pid/pld_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.559    -0.311    i_lock/i_lock_pid/clk_adc
    SLICE_X19Y35         FDRE                                         r  i_lock/i_lock_pid/pld_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.170 f  i_lock/i_lock_pid/pld_sum_reg[15]/Q
                         net (fo=26, routed)          0.609     0.439    i_lock/i_lock_pid/pld_sum[15]
    SLICE_X26Y34         LUT5 (Prop_lut5_I1_O)        0.045     0.484 r  i_lock/i_lock_pid/dac_dat_b[6]_i_1/O
                         net (fo=1, routed)           0.000     0.484    i_lock_n_207
    SLICE_X26Y34         FDRE                                         r  dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.825    -0.234    dac_clk_1x
    SLICE_X26Y34         FDRE                                         r  dac_dat_b_reg[6]/C
                         clock pessimism              0.239     0.005    
                         clock uncertainty            0.189     0.195    
    SLICE_X26Y34         FDRE (Hold_fdre_C_D)         0.091     0.286    dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.286    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 i_lock/i_lock_pid/pld_sum_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_internal_clks_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.297%)  route 0.612ns (76.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.559    -0.311    i_lock/i_lock_pid/clk_adc
    SLICE_X19Y36         FDRE                                         r  i_lock/i_lock_pid/pld_sum_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.170 f  i_lock/i_lock_pid/pld_sum_reg[16]/Q
                         net (fo=26, routed)          0.612     0.442    i_lock/i_lock_pid/pld_sum[16]
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.487 r  i_lock/i_lock_pid/dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000     0.487    i_lock_n_202
    SLICE_X25Y35         FDRE                                         r  dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.823    -0.236    dac_clk_1x
    SLICE_X25Y35         FDRE                                         r  dac_dat_b_reg[11]/C
                         clock pessimism              0.239     0.003    
                         clock uncertainty            0.189     0.193    
    SLICE_X25Y35         FDRE (Hold_fdre_C_D)         0.092     0.285    dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_dac_1x_internal_clks_pll
  To Clock:  dac_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 oddr_dac_dat[0]/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@3.500ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 4.667 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.629ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.759    -2.629    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472    -2.157 r  oddr_dac_dat[0]/Q
                         net (fo=1, routed)           0.001    -2.156    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257     1.100 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.100    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.440 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     5.621    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -2.030 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -0.435    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.344 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     1.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     1.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     4.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     3.953    
                         clock uncertainty           -0.189     3.764    
                         output delay                -0.500     3.264    
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 oddr_dac_dat[1]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@7.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 8.667 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.629ns = ( 1.371 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -2.244 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.389 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.759     1.371    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     1.843 r  oddr_dac_dat[1]/Q
                         net (fo=1, routed)           0.001     1.844    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247     5.091 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.091    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 r  
    U18                                               0.000     7.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.440 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     9.621    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650     1.970 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594     3.565    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.656 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     5.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     5.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     8.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     7.953    
                         clock uncertainty           -0.189     7.764    
                         output delay                -0.500     7.264    
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 oddr_dac_dat[3]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@7.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 8.667 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.633ns = ( 1.367 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -2.244 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.389 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.755     1.367    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     1.839 r  oddr_dac_dat[3]/Q
                         net (fo=1, routed)           0.001     1.840    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222     5.061 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.061    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 r  
    U18                                               0.000     7.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.440 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     9.621    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650     1.970 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594     3.565    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.656 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     5.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     5.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     8.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     7.953    
                         clock uncertainty           -0.189     7.764    
                         output delay                -0.500     7.264    
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 oddr_dac_dat[2]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@7.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 8.667 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.633ns = ( 1.367 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -2.244 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.389 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.755     1.367    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     1.839 r  oddr_dac_dat[2]/Q
                         net (fo=1, routed)           0.001     1.840    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220     5.060 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.060    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 r  
    U18                                               0.000     7.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.440 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     9.621    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650     1.970 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594     3.565    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.656 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     5.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     5.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     8.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     7.953    
                         clock uncertainty           -0.189     7.764    
                         output delay                -0.500     7.264    
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 oddr_dac_dat[5]/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@3.500ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 4.667 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.637ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.751    -2.637    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472    -2.165 r  oddr_dac_dat[5]/Q
                         net (fo=1, routed)           0.001    -2.164    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202     1.037 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.037    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.440 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     5.621    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -2.030 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -0.435    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.344 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     1.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     1.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     4.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     3.953    
                         clock uncertainty           -0.189     3.764    
                         output delay                -0.500     3.264    
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 oddr_dac_dat[13]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@7.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 8.667 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.625ns = ( 1.375 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -2.244 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.389 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.763     1.375    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     1.847 r  oddr_dac_dat[13]/Q
                         net (fo=1, routed)           0.001     1.848    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188     5.035 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.035    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 r  
    U18                                               0.000     7.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.440 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     9.621    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650     1.970 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594     3.565    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.656 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     5.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     5.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     8.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     7.953    
                         clock uncertainty           -0.189     7.764    
                         output delay                -0.500     7.264    
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 oddr_dac_rst/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@7.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 8.667 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.625ns = ( 1.375 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -2.244 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.389 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.763     1.375    dac_clk_1x
    OLOGIC_X0Y58         ODDR                                         f  oddr_dac_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     1.847 r  oddr_dac_rst/Q
                         net (fo=1, routed)           0.001     1.848    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188     5.035 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.035    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 r  
    U18                                               0.000     7.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.440 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     9.621    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650     1.970 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594     3.565    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.656 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     5.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     5.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     8.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     7.953    
                         clock uncertainty           -0.189     7.764    
                         output delay                -0.500     7.264    
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 oddr_dac_dat[4]/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@3.500ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 4.667 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.637ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.751    -2.637    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472    -2.165 r  oddr_dac_dat[4]/Q
                         net (fo=1, routed)           0.001    -2.164    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199     1.034 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.034    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.440 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     5.621    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -2.030 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -0.435    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.344 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     1.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     1.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     4.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     3.953    
                         clock uncertainty           -0.189     3.764    
                         output delay                -0.500     3.264    
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 oddr_dac_dat[12]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@7.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 8.667 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.625ns = ( 1.375 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -2.244 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.389 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.763     1.375    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     1.847 r  oddr_dac_dat[12]/Q
                         net (fo=1, routed)           0.001     1.848    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186     5.033 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.033    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 r  
    U18                                               0.000     7.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.440 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     9.621    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650     1.970 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594     3.565    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.656 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     5.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     5.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     8.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     7.953    
                         clock uncertainty           -0.189     7.764    
                         output delay                -0.500     7.264    
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 oddr_dac_sel/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@3.500ns - clk_dac_1x_internal_clks_pll rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 4.667 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.625ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.763    -2.625    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472    -2.153 r  oddr_dac_sel/Q
                         net (fo=1, routed)           0.001    -2.152    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185     1.033 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.033    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.440 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     5.621    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -2.030 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -0.435    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.344 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     1.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     1.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     4.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     3.953    
                         clock uncertainty           -0.189     3.764    
                         output delay                -0.500     3.264    
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  2.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 oddr_dac_dat[7]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.401ns  (logic 3.400ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.539     1.695    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         f  oddr_dac_dat[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.411     2.106 r  oddr_dac_dat[7]/Q
                         net (fo=1, routed)           0.001     2.107    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         2.989     5.095 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.095    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -0.889 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.095    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 oddr_dac_dat[11]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.406ns  (logic 3.405ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 1.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.535     1.691    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         f  oddr_dac_dat[11]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.411     2.102 r  oddr_dac_dat[11]/Q
                         net (fo=1, routed)           0.001     2.103    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         2.994     5.096 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.096    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -0.889 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.096    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 oddr_dac_dat[10]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.406ns  (logic 3.405ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 1.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.535     1.691    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         f  oddr_dac_dat[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.411     2.102 r  oddr_dac_dat[10]/Q
                         net (fo=1, routed)           0.001     2.103    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         2.994     5.097 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.097    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -0.889 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.097    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 oddr_dac_dat[6]/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@7.500ns - clk_dac_1x_internal_clks_pll rise@8.000ns)
  Data Path Delay:        3.402ns  (logic 3.401ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 8.588 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.305ns = ( 5.695 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.539     5.695    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.411     6.106 r  oddr_dac_dat[6]/Q
                         net (fo=1, routed)           0.001     6.107    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         2.990     9.097 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.097    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 r  
    U18                                               0.000     7.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     8.483 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     9.789    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533     1.256 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754     3.010    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.111 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     4.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     5.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     8.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     9.302    
                         clock uncertainty            0.189     9.492    
                         output delay                -0.500     8.992    
  -------------------------------------------------------------------
                         required time                         -8.992    
                         arrival time                           9.097    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 oddr_dac_dat[9]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.404ns  (logic 3.403ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         f  oddr_dac_dat[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.411     2.107 r  oddr_dac_dat[9]/Q
                         net (fo=1, routed)           0.001     2.108    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         2.992     5.100 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.100    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -0.889 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.100    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 oddr_dac_dat[8]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.407ns  (logic 3.406ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         f  oddr_dac_dat[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.411     2.107 r  oddr_dac_dat[8]/Q
                         net (fo=1, routed)           0.001     2.108    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         2.995     5.103 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.103    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -0.889 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.103    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 oddr_dac_sel/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.413ns  (logic 3.412ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.300ns = ( 1.700 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.544     1.700    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         f  oddr_dac_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.411     2.111 r  oddr_dac_sel/Q
                         net (fo=1, routed)           0.001     2.112    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.001     5.112 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.112    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -0.889 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.112    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 oddr_dac_dat[12]/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@7.500ns - clk_dac_1x_internal_clks_pll rise@8.000ns)
  Data Path Delay:        3.414ns  (logic 3.413ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 8.588 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.300ns = ( 5.700 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.544     5.700    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.411     6.111 r  oddr_dac_dat[12]/Q
                         net (fo=1, routed)           0.001     6.112    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.002     9.113 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.113    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 r  
    U18                                               0.000     7.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     8.483 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     9.789    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533     1.256 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754     3.010    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.111 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     4.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     5.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     8.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     9.302    
                         clock uncertainty            0.189     9.492    
                         output delay                -0.500     8.992    
  -------------------------------------------------------------------
                         required time                         -8.992    
                         arrival time                           9.113    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 oddr_dac_rst/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.415ns  (logic 3.414ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.300ns = ( 1.700 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.544     1.700    dac_clk_1x
    OLOGIC_X0Y58         ODDR                                         f  oddr_dac_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.411     2.111 r  oddr_dac_rst/Q
                         net (fo=1, routed)           0.001     2.112    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.003     5.115 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.115    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -0.889 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.115    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 oddr_dac_dat[13]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_internal_clks_pll fall@4.000ns)
  Data Path Delay:        3.416ns  (logic 3.415ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.300ns = ( 1.700 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_internal_clks_pll fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_internal_clks_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.544     1.700    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.411     2.111 r  oddr_dac_dat[13]/Q
                         net (fo=1, routed)           0.001     2.112    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.004     5.115 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.115    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -0.889 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.115    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_dac_2x_internal_clks_pll
  To Clock:  dac_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 oddr_dac_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_2x_internal_clks_pll  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            1.500ns  (dac_clk rise@3.500ns - clk_dac_2x_internal_clks_pll fall@2.000ns)
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 4.667 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.630ns = ( -0.630 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_2x_internal_clks_pll fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     2.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     2.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     4.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -4.244 f  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -2.490    pll/inst/clk_dac_2x_internal_clks_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.389 f  pll/inst/clkout3_buf/O
                         net (fo=1, routed)           1.758    -0.630    dac_clk_2x
    OLOGIC_X0Y84         ODDR                                         f  oddr_dac_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472    -0.158 r  oddr_dac_wrt/Q
                         net (fo=1, routed)           0.001    -0.157    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     3.094 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.094    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.440 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     5.621    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -2.030 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -0.435    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.344 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     1.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     1.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     4.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     3.953    
                         clock uncertainty           -0.183     3.770    
                         output delay                -0.500     3.270    
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 oddr_dac_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_2x_internal_clks_pll  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_2x_internal_clks_pll rise@4.000ns)
  Data Path Delay:        3.479ns  (logic 3.478ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_2x_internal_clks_pll rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_2x_internal_clks_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.156 r  pll/inst/clkout3_buf/O
                         net (fo=1, routed)           1.539     1.695    dac_clk_2x
    OLOGIC_X0Y84         ODDR                                         r  oddr_dac_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.411     2.106 r  oddr_dac_wrt/Q
                         net (fo=1, routed)           0.001     2.107    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.067     5.174 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.174    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 r  
    U18                                               0.000     3.500 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 r  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_internal_clks_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -0.889 r  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.183     5.485    
                         output delay                -0.500     4.985    
  -------------------------------------------------------------------
                         required time                         -4.985    
                         arrival time                           5.174    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_adc_internal_clks_pll
  To Clock:  clk_adc_internal_clks_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/sys_ack_reg/CLR
                            (recovery check against rising-edge clock clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 0.580ns (10.847%)  route 4.767ns (89.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.338ns = ( 5.662 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.755    -2.634    adc_clk
    SLICE_X41Y48         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  adc_rstn_reg/Q
                         net (fo=410, routed)         1.904    -0.274    i_scope/i_dfilt1_cha/i_mult_bb/rstn
    SLICE_X38Y4          LUT1 (Prop_lut1_I0_O)        0.124    -0.150 f  i_scope/i_dfilt1_cha/i_mult_bb/pp_mult_i_1/O
                         net (fo=1364, routed)        2.863     2.713    i_lock/RSTC
    SLICE_X11Y41         FDCE                                         f  i_lock/sys_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.506     5.662    i_lock/clk_adc
    SLICE_X11Y41         FDCE                                         r  i_lock/sys_ack_reg/C
                         clock pessimism             -0.530     5.132    
                         clock uncertainty           -0.069     5.062    
    SLICE_X11Y41         FDCE (Recov_fdce_C_CLR)     -0.405     4.657    i_lock/sys_ack_reg
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock_monitor/sys_ack_reg/CLR
                            (recovery check against rising-edge clock clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_internal_clks_pll rise@8.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 0.580ns (10.847%)  route 4.767ns (89.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.338ns = ( 5.662 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.755    -2.634    adc_clk
    SLICE_X41Y48         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  adc_rstn_reg/Q
                         net (fo=410, routed)         1.904    -0.274    i_scope/i_dfilt1_cha/i_mult_bb/rstn
    SLICE_X38Y4          LUT1 (Prop_lut1_I0_O)        0.124    -0.150 f  i_scope/i_dfilt1_cha/i_mult_bb/pp_mult_i_1/O
                         net (fo=1364, routed)        2.863     2.713    i_lock_monitor/RSTC
    SLICE_X11Y41         FDCE                                         f  i_lock_monitor/sys_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        1.506     5.662    i_lock_monitor/clk_adc
    SLICE_X11Y41         FDCE                                         r  i_lock_monitor/sys_ack_reg/C
                         clock pessimism             -0.530     5.132    
                         clock uncertainty           -0.069     5.062    
    SLICE_X11Y41         FDCE (Recov_fdce_C_CLR)     -0.405     4.657    i_lock_monitor/sys_ack_reg
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                  1.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/sys_ack_reg/CLR
                            (removal check against rising-edge clock clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.186ns (7.699%)  route 2.230ns (92.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.593    -0.277    adc_clk
    SLICE_X41Y48         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  adc_rstn_reg/Q
                         net (fo=410, routed)         0.795     0.658    i_scope/i_dfilt1_cha/i_mult_bb/rstn
    SLICE_X38Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.703 f  i_scope/i_dfilt1_cha/i_mult_bb/pp_mult_i_1/O
                         net (fo=1364, routed)        1.435     2.139    i_lock/RSTC
    SLICE_X11Y41         FDCE                                         f  i_lock/sys_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.833    -0.226    i_lock/clk_adc
    SLICE_X11Y41         FDCE                                         r  i_lock/sys_ack_reg/C
                         clock pessimism              0.184    -0.042    
    SLICE_X11Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.134    i_lock/sys_ack_reg
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock_monitor/sys_ack_reg/CLR
                            (removal check against rising-edge clock clk_adc_internal_clks_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_internal_clks_pll rise@0.000ns - clk_adc_internal_clks_pll rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.186ns (7.699%)  route 2.230ns (92.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.593    -0.277    adc_clk
    SLICE_X41Y48         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  adc_rstn_reg/Q
                         net (fo=410, routed)         0.795     0.658    i_scope/i_dfilt1_cha/i_mult_bb/rstn
    SLICE_X38Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.703 f  i_scope/i_dfilt1_cha/i_mult_bb/pp_mult_i_1/O
                         net (fo=1364, routed)        1.435     2.139    i_lock_monitor/RSTC
    SLICE_X11Y41         FDCE                                         f  i_lock_monitor/sys_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_internal_clks_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_internal_clks_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_internal_clks_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4321, routed)        0.833    -0.226    i_lock_monitor/clk_adc
    SLICE_X11Y41         FDCE                                         r  i_lock_monitor/sys_ack_reg/C
                         clock pessimism              0.184    -0.042    
    SLICE_X11Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.134    i_lock_monitor/sys_ack_reg
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  2.272    





