<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestModule_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestModule_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestModule_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sevenInputCircuit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sevenInputCircuit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sevenInputCircuit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sevenInputCircuit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sevenInputCircuit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sevenInputCircuit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sevenInputCircuit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sevenInputCircuit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sevenInputCircuit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sevenInputCircuit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sevenInputCircuit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sevenInputCircuit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sevenInputCircuit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sevenInputCircuit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sevenInputCircuit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sevenInputCircuit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sevenInputCircuit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sevenInputCircuit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sevenInputCircuit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sevenInputCircuit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sevenInputCircuit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sevenInputCircuit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sevenInputCircuit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sevenInputCircuit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sevenInputCircuit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sevenInputCircuit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sevenInputCircuit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sevenInputCircuit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sevenInputCircuit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sevenInputCircuit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sevenInputCircuit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sevenInputCircuit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sevenInputCircuit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sevenInputCircuit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sevenInputCircuit_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="seveninputcircuit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="seveninputcircuit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="seveninputcircuit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1457289319" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1457289319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457387095" xil_pn:in_ck="7716708132820293330" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1457387095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TestModule.v"/>
      <outfile xil_pn:name="sevenInputCircuit.v"/>
    </transform>
    <transform xil_pn:end_ts="1457289319" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3057292335581365795" xil_pn:start_ts="1457289319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457289319" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1041012016461014879" xil_pn:start_ts="1457289319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457289319" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5004659902430709734" xil_pn:start_ts="1457289319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457387095" xil_pn:in_ck="7716708132820293330" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1457387095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TestModule.v"/>
      <outfile xil_pn:name="sevenInputCircuit.v"/>
    </transform>
    <transform xil_pn:end_ts="1457387099" xil_pn:in_ck="7716708132820293330" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="734067744941886107" xil_pn:start_ts="1457387095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestModule_beh.prj"/>
      <outfile xil_pn:name="TestModule_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1457387099" xil_pn:in_ck="8910661018282384597" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-452453448080972770" xil_pn:start_ts="1457387099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestModule_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1457384153" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1457384153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457384153" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8377564506341024733" xil_pn:start_ts="1457384153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457384153" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5004659902430709734" xil_pn:start_ts="1457384153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457384153" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1457384153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457384153" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5169665782733569445" xil_pn:start_ts="1457384153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457384153" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1457384153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457384153" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3313528410728140752" xil_pn:start_ts="1457384153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457384465" xil_pn:in_ck="4185790377718384680" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1008342915815394457" xil_pn:start_ts="1457384456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sevenInputCircuit.lso"/>
      <outfile xil_pn:name="sevenInputCircuit.ngc"/>
      <outfile xil_pn:name="sevenInputCircuit.ngr"/>
      <outfile xil_pn:name="sevenInputCircuit.prj"/>
      <outfile xil_pn:name="sevenInputCircuit.stx"/>
      <outfile xil_pn:name="sevenInputCircuit.syr"/>
      <outfile xil_pn:name="sevenInputCircuit.xst"/>
      <outfile xil_pn:name="sevenInputCircuit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1457385779" xil_pn:in_ck="3684067487413660469" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2956087077318267770" xil_pn:start_ts="1457385779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457386717" xil_pn:in_ck="-715412336052970465" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-800306985375494647" xil_pn:start_ts="1457386711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sevenInputCircuit.bld"/>
      <outfile xil_pn:name="sevenInputCircuit.ngd"/>
      <outfile xil_pn:name="sevenInputCircuit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1457386728" xil_pn:in_ck="-715412336052970464" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1457386717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sevenInputCircuit.pcf"/>
      <outfile xil_pn:name="sevenInputCircuit_map.map"/>
      <outfile xil_pn:name="sevenInputCircuit_map.mrp"/>
      <outfile xil_pn:name="sevenInputCircuit_map.ncd"/>
      <outfile xil_pn:name="sevenInputCircuit_map.ngm"/>
      <outfile xil_pn:name="sevenInputCircuit_map.xrpt"/>
      <outfile xil_pn:name="sevenInputCircuit_summary.xml"/>
      <outfile xil_pn:name="sevenInputCircuit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1457386749" xil_pn:in_ck="-1412800064584729799" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1457386728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sevenInputCircuit.ncd"/>
      <outfile xil_pn:name="sevenInputCircuit.pad"/>
      <outfile xil_pn:name="sevenInputCircuit.par"/>
      <outfile xil_pn:name="sevenInputCircuit.ptwx"/>
      <outfile xil_pn:name="sevenInputCircuit.unroutes"/>
      <outfile xil_pn:name="sevenInputCircuit.xpi"/>
      <outfile xil_pn:name="sevenInputCircuit_pad.csv"/>
      <outfile xil_pn:name="sevenInputCircuit_pad.txt"/>
      <outfile xil_pn:name="sevenInputCircuit_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1457386815" xil_pn:in_ck="1979935129061662023" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1457386793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sevenInputCircuit.ut"/>
      <outfile xil_pn:name="seveninputcircuit.bgn"/>
      <outfile xil_pn:name="seveninputcircuit.bit"/>
      <outfile xil_pn:name="seveninputcircuit.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1457386749" xil_pn:in_ck="-715412336052970596" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1457386744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sevenInputCircuit.twr"/>
      <outfile xil_pn:name="sevenInputCircuit.twx"/>
    </transform>
  </transforms>

</generated_project>
