# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst -DSIM_VERILATOR --top-module co_sim_ram_true_dp_out_reg_512x16_block -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/synthesis/ram_true_dp_out_reg_512x16_block_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v"
S  12206736 32538238  1718340692   374923749  1710417630           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator_bin"
S      4942 34276043  1718340692   497206869  1710417630           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_std.sv"
S       631 34313782  1718340905   748475302  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v"
S       384 34314151  1718340905   792696000  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v"
S       274 34314142  1718340905   699056739  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v"
S       511 34314162  1718340905   860397331  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v"
S       501 34314158  1718340905   838874767  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v"
S     13696 34314156  1718340905   827730056  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v"
S      9217 34314139  1718340905   679667685  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v"
S       314 34314157  1718340905   832986869  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v"
S     16357 34314163  1718340905   865843274  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v"
S      9231 34314143  1718340905   704609678  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v"
S       933 34314138  1718340905   674512282  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v"
S      2547 34314160  1718340905   849232506  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v"
S       814 34313903  1718340905   649825629  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v"
S      1597 34314144  1718340905   715549056  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v"
S     18510 34314055  1718340905   709828777  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v"
S       370 34312592  1718340905   664202314  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v"
S       429 34313780  1718340905   737529779  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v"
S       484 34313781  1718340905   742727087  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v"
S       547 34314155  1718340905   821811707  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v"
S       594 34314159  1718340905   843800532  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v"
S       663 34314150  1718340905   787389740  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v"
S       313 34314161  1718340905   854943008  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v"
S       948 34313783  1718340905   754163175  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v"
S      1123 34314140  1718340905   684362136  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v"
S       437 34314149  1718340905   781595429  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v"
S       848 34313785  1718340905   810489599  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v"
S      1566 34314148  1718340905   775665346  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v"
S      5695 34314054  1718340905   693771710  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v"
S      2301 34314152  1718340905   798507911  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v"
S      6695 34314145  1718340905   725847849  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v"
S       575 34314141  1718340905   689070555  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v"
S       658 34314137  1718340905   659391368  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v"
S      1376 34314147  1718340905   769879137  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v"
S      1376 34314153  1718340905   804608685  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v"
S       362 34314154  1718340905   816130818  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v"
S       381 34312593  1718340905   669103495  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v"
S       475 34313778  1718340905   720663951  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v"
S      2844 34314146  1718340905   763928102  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v"
S     38279 34313779  1718340905   731791341  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v"
S     20151 34314136  1718340905   654415038  1718339766           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v"
S     51902 34314001  1718340904   747849956  1718339764           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v"
S      5903 34313992  1718340904   682542504  1718339764           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v"
S     65228 34314184  1718340906   292749701  1718339960           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v"
S       588 11848770  1718108273   111754396  1718108273   111754396 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v"
S      2936 11848772  1718108273   116851415  1718108273   116851415 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v"
S     90922  5914910  1718372537    69946645  1718372537    69946645 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/synthesis/ram_true_dp_out_reg_512x16_block_post_synth.v"
T      6859  5915849  1718372537   426441883  1718372537   426441883 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block.cpp"
T      3614  5915848  1718372537   422733029  1718372537   422733029 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block.h"
T      2207  5915860  1718372537   495270783  1718372537   495270783 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block.mk"
T      7818  5915847  1718372537   418981713  1718372537   418981713 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block__ConstPool_0.cpp"
T      2168  5915695  1718372537   410462748  1718372537   410462748 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block__Syms.cpp"
T      1876  5915846  1718372537   414724744  1718372537   414724744 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block__Syms.h"
T       398  5913588  1718372537   478675368  1718372537   478675368 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block__TraceDecls__0__Slow.cpp"
T    112251  5915857  1718372537   484326648  1718372537   484326648 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block__Trace__0.cpp"
T    286778  5913587  1718372537   475409588  1718372537   475409588 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block__Trace__0__Slow.cpp"
T     24393  5915851  1718372537   433945914  1718372537   433945914 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block___024root.h"
T    447344  5915856  1718372537   463427331  1718372537   463427331 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block___024root__DepSet_h0bb2ff22__0.cpp"
T     86843  5915854  1718372537   447900488  1718372537   447900488 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block___024root__DepSet_h0bb2ff22__0__Slow.cpp"
T     20373  5915855  1718372537   452845533  1718372537   452845533 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block___024root__DepSet_h29f2a492__0.cpp"
T     28662  5915853  1718372537   442444764  1718372537   442444764 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block___024root__DepSet_h29f2a492__0__Slow.cpp"
T      1130  5915852  1718372537   437811491  1718372537   437811491 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block___024root__Slow.cpp"
T      1106  5915858  1718372537   487972923  1718372537   487972923 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block__main.cpp"
T       864  5915850  1718372537   430113581  1718372537   430113581 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block__pch.h"
T      9014  5915861  1718372537   498707534  1718372537   498707534 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block__ver.d"
T         0        0  1718372537   552754100  1718372537   552754100 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block__verFiles.dat"
T      2234  5915859  1718372537   491696025  1718372537   491696025 "obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block_classes.mk"
