#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  1 00:32:21 2024
# Process ID: 149942
# Current directory: /home/binh/work/pulpino-binh/fpga/ips
# Command line: vivado
# Log file: /home/binh/work/pulpino-binh/fpga/ips/vivado.log
# Journal file: /home/binh/work/pulpino-binh/fpga/ips/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip'.
open_bd_design {/home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_emu
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_jtag_emu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_1
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_2
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_3
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_4
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_pulp_control
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from BD file </home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets axi_protocol_converter_1_M_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells axi_protocol_converter_1]
delete_bd_objs [get_bd_intf_nets axi_protocol_converter_0_M_AXI] [get_bd_intf_nets axi_crossbar_0_M00_AXI] [get_bd_cells axi_protocol_converter_0]
delete_bd_objs [get_bd_intf_nets axi_crossbar_0_M03_AXI] [get_bd_intf_nets axi_protocol_converter_4_M_AXI] [get_bd_cells axi_protocol_converter_4]
delete_bd_objs [get_bd_intf_nets axi_crossbar_0_M01_AXI] [get_bd_intf_nets axi_crossbar_0_M02_AXI] [get_bd_intf_nets axi_crossbar_0_M04_AXI] [get_bd_cells axi_crossbar_0]
delete_bd_objs [get_bd_intf_nets axi_protocol_converter_3_M_AXI] [get_bd_cells axi_protocol_converter_3]
delete_bd_objs [get_bd_intf_nets axi_protocol_converter_2_M_AXI] [get_bd_cells axi_protocol_converter_2]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/clking_axi} intc_ip {Auto} master_apm {0}}  [get_bd_intf_ports clking_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_emu/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_emu/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_jtag_emu/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_jtag_emu/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_pulp_control/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_pulp_control/S_AXI]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_intf_nets axi_smc_M04_AXI] [get_bd_intf_nets axi_smc_M03_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_smc_M02_AXI] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/clking_axi} intc_ip {Auto} master_apm {0}}  [get_bd_intf_ports clking_axi]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_emu/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_emu/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_jtag_emu/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_jtag_emu/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_pulp_control/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_pulp_control/S_AXI]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_ports ps7_rst_n] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_ports ps7_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: The device(s) attached to /M00_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /M00_AXI to prevent futher clock DRC violations.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6926.707 ; gain = 71.441 ; free physical = 2218 ; free virtual = 38963
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: The device(s) attached to /M00_AXI do not share a common clock source with this smartconnect instance.   Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /M00_AXI to prevent futher clock DRC violations.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  1 00:37:57 2024...
