{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668434880707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668434880707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 15:08:00 2022 " "Processing started: Mon Nov 14 15:08:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668434880707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434880707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab22 -c Lab22 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab22 -c Lab22" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434880707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668434881113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668434881113 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system2.qsys " "Elaborating Platform Designer system entity \"system2.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668434888033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:10 Progress: Loading quartus/system2.qsys " "2022.11.14.15:08:10 Progress: Loading quartus/system2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434890850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:11 Progress: Reading input file " "2022.11.14.15:08:11 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434891334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:11 Progress: Adding ClockDivider_0 \[ClockDivider 1.0\] " "2022.11.14.15:08:11 Progress: Adding ClockDivider_0 \[ClockDivider 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434891400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:11 Progress: Parameterizing module ClockDivider_0 " "2022.11.14.15:08:11 Progress: Parameterizing module ClockDivider_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434891851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:11 Progress: Adding DaisyPort_0 \[DaisyPort 1.0\] " "2022.11.14.15:08:11 Progress: Adding DaisyPort_0 \[DaisyPort 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434891853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:12 Progress: Parameterizing module DaisyPort_0 " "2022.11.14.15:08:12 Progress: Parameterizing module DaisyPort_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434892031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:12 Progress: Adding clk_0 \[clock_source 21.1\] " "2022.11.14.15:08:12 Progress: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434892031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:12 Progress: Parameterizing module clk_0 " "2022.11.14.15:08:12 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434892082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:12 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 21.1\] " "2022.11.14.15:08:12 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434892082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:12 Progress: Parameterizing module jtag_uart_0 " "2022.11.14.15:08:12 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434892105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:12 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 21.1\] " "2022.11.14.15:08:12 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434892106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:12 Progress: Parameterizing module nios2_gen2_0 " "2022.11.14.15:08:12 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434892229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:12 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\] " "2022.11.14.15:08:12 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434892232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:12 Progress: Parameterizing module onchip_memory2_0 " "2022.11.14.15:08:12 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434892244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:12 Progress: Building connections " "2022.11.14.15:08:12 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434892245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:12 Progress: Parameterizing connections " "2022.11.14.15:08:12 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434892264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:12 Progress: Validating " "2022.11.14.15:08:12 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434892265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.14.15:08:12 Progress: Done reading input file " "2022.11.14.15:08:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434892886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434893726 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System2.DaisyPort_0: DaisyPort_0.conduit_end must be exported, or connected to a matching conduit. " "System2.DaisyPort_0: DaisyPort_0.conduit_end must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434893728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System2: Generating system2 \"system2\" for QUARTUS_SYNTH " "System2: Generating system2 \"system2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434894235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ClockDivider_0: \"system2\" instantiated ClockDivider \"ClockDivider_0\" " "ClockDivider_0: \"system2\" instantiated ClockDivider \"ClockDivider_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434898068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DaisyPort_0: \"system2\" instantiated DaisyPort \"DaisyPort_0\" " "DaisyPort_0: \"system2\" instantiated DaisyPort \"DaisyPort_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434898070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'system2_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'system2_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434898077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system2_jtag_uart_0 --dir=C:/Users/osour/AppData/Local/Temp/alt9310_6384967340086149277.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9310_6384967340086149277.dir/0004_jtag_uart_0_gen//system2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system2_jtag_uart_0 --dir=C:/Users/osour/AppData/Local/Temp/alt9310_6384967340086149277.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9310_6384967340086149277.dir/0004_jtag_uart_0_gen//system2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434898077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'system2_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'system2_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434898302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"system2\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"system2\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434898314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"system2\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"system2\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434898806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'system2_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'system2_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434898812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system2_onchip_memory2_0 --dir=C:/Users/osour/AppData/Local/Temp/alt9310_6384967340086149277.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9310_6384967340086149277.dir/0005_onchip_memory2_0_gen//system2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system2_onchip_memory2_0 --dir=C:/Users/osour/AppData/Local/Temp/alt9310_6384967340086149277.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9310_6384967340086149277.dir/0005_onchip_memory2_0_gen//system2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434898812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'system2_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'system2_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434899000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"system2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"system2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434899010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434901279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434901544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434901821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434902103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system2\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434903533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system2\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system2\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434903542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system2\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434903549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system2_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'system2_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434903566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=system2_nios2_gen2_0_cpu --dir=C:/Users/osour/AppData/Local/Temp/alt9310_6384967340086149277.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9310_6384967340086149277.dir/0008_cpu_gen//system2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=system2_nios2_gen2_0_cpu --dir=C:/Users/osour/AppData/Local/Temp/alt9310_6384967340086149277.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9310_6384967340086149277.dir/0008_cpu_gen//system2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434903566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.14 15:08:23 (*) Starting Nios II generation " "Cpu: # 2022.11.14 15:08:23 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.14 15:08:23 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.11.14 15:08:23 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.14 15:08:23 (*)   Creating all objects for CPU " "Cpu: # 2022.11.14 15:08:23 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.14 15:08:24 (*)   Generating RTL from CPU objects " "Cpu: # 2022.11.14 15:08:24 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.14 15:08:24 (*)   Creating plain-text RTL " "Cpu: # 2022.11.14 15:08:24 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.14 15:08:24 (*) Done Nios II generation " "Cpu: # 2022.11.14 15:08:24 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system2_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'system2_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DaisyPort_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"DaisyPort_0_avalon_slave_0_burst_adapter\" " "DaisyPort_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"DaisyPort_0_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DaisyPort_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"DaisyPort_0_avalon_slave_0_rsp_width_adapter\" " "DaisyPort_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"DaisyPort_0_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434905740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434906214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434906218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434906223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System2: Done \"system2\" with 33 modules, 55 files " "System2: Done \"system2\" with 33 modules, 55 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434906224 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system2.qsys " "Finished elaborating Platform Designer system entity \"system2.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668434907120 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator DE0_Nano_SoC_top_level.vhd(26) " "VHDL syntax error at DE0_Nano_SoC_top_level.vhd(26) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/osour/desktop/embsys/lab2.2/hw/hdl/de0_nano_soc_top_level.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/osour/desktop/embsys/lab2.2/hw/hdl/de0_nano_soc_top_level.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockdiv_avalon_interface-behaviour " "Found design unit 1: clockdiv_avalon_interface-behaviour" {  } { { "clockdiv_avalon_interface.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/clockdiv_avalon_interface.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907547 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockdiv_avalon_interface " "Found entity 1: clockdiv_avalon_interface" {  } { { "clockdiv_avalon_interface.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/clockdiv_avalon_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "daisyport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file daisyport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DaisyPort-behaviour " "Found design unit 1: DaisyPort-behaviour" {  } { { "DaisyPort.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/DaisyPort.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907549 ""} { "Info" "ISGN_ENTITY_NAME" "1 DaisyPort " "Found entity 1: DaisyPort" {  } { { "DaisyPort.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/DaisyPort.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/daisyport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/system2/submodules/daisyport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DaisyPort-behaviour " "Found design unit 1: DaisyPort-behaviour" {  } { { "db/ip/system2/submodules/daisyport.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/daisyport.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907550 ""} { "Info" "ISGN_ENTITY_NAME" "1 DaisyPort " "Found entity 1: DaisyPort" {  } { { "db/ip/system2/submodules/daisyport.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/daisyport.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system2/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system2/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system2/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/system2/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/system2/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system2/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system2/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system2/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907561 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system2/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/system2/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907566 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907566 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907566 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907566 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/system2/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668434907570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/system2/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/system2/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system2/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system2/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system2/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system2/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system2/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/system2/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system2/submodules/altera_reset_controller.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system2/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/system2/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668434907591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/system2/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/clockdiv_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/system2/submodules/clockdiv_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockdiv_avalon_interface-behaviour " "Found design unit 1: clockdiv_avalon_interface-behaviour" {  } { { "db/ip/system2/submodules/clockdiv_avalon_interface.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/clockdiv_avalon_interface.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907595 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockdiv_avalon_interface " "Found entity 1: clockdiv_avalon_interface" {  } { { "db/ip/system2/submodules/clockdiv_avalon_interface.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/clockdiv_avalon_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_irq_mapper " "Found entity 1: system2_irq_mapper" {  } { { "db/ip/system2/submodules/system2_irq_mapper.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system2/submodules/system2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_jtag_uart_0_sim_scfifo_w " "Found entity 1: system2_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/system2/submodules/system2_jtag_uart_0.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907599 ""} { "Info" "ISGN_ENTITY_NAME" "2 system2_jtag_uart_0_scfifo_w " "Found entity 2: system2_jtag_uart_0_scfifo_w" {  } { { "db/ip/system2/submodules/system2_jtag_uart_0.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907599 ""} { "Info" "ISGN_ENTITY_NAME" "3 system2_jtag_uart_0_sim_scfifo_r " "Found entity 3: system2_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/system2/submodules/system2_jtag_uart_0.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907599 ""} { "Info" "ISGN_ENTITY_NAME" "4 system2_jtag_uart_0_scfifo_r " "Found entity 4: system2_jtag_uart_0_scfifo_r" {  } { { "db/ip/system2/submodules/system2_jtag_uart_0.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907599 ""} { "Info" "ISGN_ENTITY_NAME" "5 system2_jtag_uart_0 " "Found entity 5: system2_jtag_uart_0" {  } { { "db/ip/system2/submodules/system2_jtag_uart_0.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0 " "Found entity 1: system2_mm_interconnect_0" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system2_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: system2_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_cmd_demux " "Found entity 1: system2_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system2_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_cmd_mux " "Found entity 1: system2_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_cmd_mux_002 " "Found entity 1: system2_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668434907643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668434907643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_router_default_decode " "Found entity 1: system2_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907644 ""} { "Info" "ISGN_ENTITY_NAME" "2 system2_mm_interconnect_0_router " "Found entity 2: system2_mm_interconnect_0_router" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668434907645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668434907645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_router_001_default_decode " "Found entity 1: system2_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907646 ""} { "Info" "ISGN_ENTITY_NAME" "2 system2_mm_interconnect_0_router_001 " "Found entity 2: system2_mm_interconnect_0_router_001" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668434907647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668434907647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_router_002_default_decode " "Found entity 1: system2_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907648 ""} { "Info" "ISGN_ENTITY_NAME" "2 system2_mm_interconnect_0_router_002 " "Found entity 2: system2_mm_interconnect_0_router_002" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668434907650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668434907650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_router_003_default_decode " "Found entity 1: system2_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907650 ""} { "Info" "ISGN_ENTITY_NAME" "2 system2_mm_interconnect_0_router_003 " "Found entity 2: system2_mm_interconnect_0_router_003" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system2_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system2_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668434907651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system2_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system2_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668434907652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_router_004_default_decode " "Found entity 1: system2_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907652 ""} { "Info" "ISGN_ENTITY_NAME" "2 system2_mm_interconnect_0_router_004 " "Found entity 2: system2_mm_interconnect_0_router_004" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_rsp_demux " "Found entity 1: system2_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_rsp_mux " "Found entity 1: system2_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system2_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_nios2_gen2_0 " "Found entity 1: system2_nios2_gen2_0" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: system2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "2 system2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: system2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "3 system2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: system2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "4 system2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: system2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "5 system2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: system2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "6 system2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: system2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "7 system2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: system2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "8 system2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: system2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "9 system2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: system2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 1196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "10 system2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: system2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "11 system2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: system2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 1350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "12 system2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: system2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 1393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "13 system2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: system2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 1440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "14 system2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: system2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 1926 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "15 system2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: system2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "16 system2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: system2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 2019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "17 system2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: system2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "18 system2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: system2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 2129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "19 system2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: system2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 2194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "20 system2_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: system2_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 2375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""} { "Info" "ISGN_ENTITY_NAME" "21 system2_nios2_gen2_0_cpu " "Found entity 21: system2_nios2_gen2_0_cpu" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v" 2847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: system2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: system2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: system2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_nios2_gen2_0_cpu_test_bench " "Found entity 1: system2_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/system2/submodules/system2_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/submodules/system2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_onchip_memory2_0 " "Found entity 1: system2_onchip_memory2_0" {  } { { "db/ip/system2/submodules/system2_onchip_memory2_0.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2/system2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2/system2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2 " "Found entity 1: system2" {  } { { "db/ip/system2/system2.v" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/system2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434907689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907689 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/output_files/Lab22.map.smsg " "Generated suppressed messages file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/output_files/Lab22.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907770 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668434907856 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 14 15:08:27 2022 " "Processing ended: Mon Nov 14 15:08:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668434907856 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668434907856 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668434907856 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434907856 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434908522 ""}
