
---------- Begin Simulation Statistics ----------
final_tick                                14205963000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78383                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898124                       # Number of bytes of host memory used
host_op_rate                                    78437                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   127.58                       # Real time elapsed on the host
host_tick_rate                              111349939                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000003                       # Number of instructions simulated
sim_ops                                      10007008                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014206                       # Number of seconds simulated
sim_ticks                                 14205963000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.981894                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4102849                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4103592                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               914                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4104787                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             180                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              177                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4110495                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2369                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  10994088                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 10994625                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               714                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2384681                       # Number of branches committed
system.cpu.commit.bw_lim_events                 47900                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         4702674                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000033                       # Number of instructions committed
system.cpu.commit.committedOps               10007038                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     27790721                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.360086                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.056962                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24161154     86.94%     86.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1184152      4.26%     91.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        15087      0.05%     91.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1147260      4.13%     95.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1211352      4.36%     99.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21640      0.08%     99.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1108      0.00%     99.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1068      0.00%     99.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        47900      0.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     27790721                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2159                       # Number of function calls committed.
system.cpu.commit.int_insts                   7629238                       # Number of committed integer instructions.
system.cpu.commit.loads                        161706                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7375693     73.71%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             634      0.01%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             25      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          161706      1.62%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2468913     24.67%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10007038                       # Class of committed instruction
system.cpu.commit.refs                        2630619                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       405                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000003                       # Number of Instructions Simulated
system.cpu.committedOps                      10007008                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.841192                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.841192                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              25493782                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   205                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              3736326                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               15448871                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   537528                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1056966                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  37395                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   737                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1253295                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     4110495                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     65533                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      28265429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   426                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       16911683                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   75190                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.144675                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              75942                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            4105221                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.595232                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           28378966                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.596241                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.445063                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24190593     85.24%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3044      0.01%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    25834      0.09%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1118      0.00%     85.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4093331     14.42%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5047      0.02%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6335      0.02%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3231      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    50433      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             28378966                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued          824                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified          877                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull           49                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          1748                       # number of prefetches that crossed the page
system.cpu.idleCycles                           32961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  790                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3594999                       # Number of branches executed
system.cpu.iew.exec_nop                            52                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.522707                       # Inst execution rate
system.cpu.iew.exec_refs                      3841895                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    3678997                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  552413                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                163660                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 44                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               331                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3680044                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14856354                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                162898                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               855                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              14851114                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 39074                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  37395                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 39098                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        179444                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3761                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1954                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1211122                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          487                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            303                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  15864025                       # num instructions consuming a value
system.cpu.iew.wb_count                      13713795                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.341804                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5422386                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.482677                       # insts written-back per cycle
system.cpu.iew.wb_sent                       14850474                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11832568                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7578756                       # number of integer regfile writes
system.cpu.ipc                               0.351965                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.351965                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11008930     74.12%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  637      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  27      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               163038      1.10%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3679247     24.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               14851973                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       22454                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001512                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     472      2.10%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      2.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21577     96.09%     98.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   400      1.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               14873693                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           58104031                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13713237                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          19704223                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14856258                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  14851973                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  44                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4849257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               168                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5694085                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28378966                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.523344                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.171633                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22496650     79.27%     79.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2178488      7.68%     86.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               31631      0.11%     87.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2157041      7.60%     94.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1463377      5.16%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               28701      0.10%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               20139      0.07%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2259      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 680      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28378966                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.522737                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    727                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1499                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          558                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1349                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2490                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2612                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               163660                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3680044                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                35980691                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                         28411927                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  592073                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12520059                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8462                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   980863                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    176                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              37070601                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14860364                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            18584396                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1830210                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               24920287                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  37395                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              24932281                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  6064272                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         11846795                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           6144                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                109                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   7769451                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             47                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              988                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     41975797                       # The number of ROB reads
system.cpu.rob.rob_writes                    30007718                       # The number of ROB writes
system.cpu.timesIdled                             330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      619                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     128                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2220473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4569677                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4078817                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          130                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6532318                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            130                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                552                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2216562                       # Transaction distribution
system.membus.trans_dist::CleanEvict              405                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2723                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2723                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           552                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2345929                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4569446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4569446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    142069568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               142069568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2349204                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2349204    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2349204                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13439615000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              94.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17422250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               695                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4564243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          419                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2740                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2740                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           547                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          148                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      2345931                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      2345931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7045427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7046940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    150435968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              150497792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2217104                       # Total snoops (count)
system.tol2bus.snoopTraffic                 141860416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4670605                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005296                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4670474    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    131      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4670605                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6529364107                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             46.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1177299995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            820500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher           91                       # number of demand (read+write) hits
system.l2.demand_hits::total                      160                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  35                       # number of overall hits
system.l2.overall_hits::.cpu.data                  34                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher           91                       # number of overall hits
system.l2.overall_hits::total                     160                       # number of overall hits
system.l2.demand_misses::.cpu.inst                421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2854                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3275                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               421                       # number of overall misses
system.l2.overall_misses::.cpu.data              2854                       # number of overall misses
system.l2.overall_misses::total                  3275                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33664999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    229080498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        262745497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33664999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    229080498                       # number of overall miss cycles
system.l2.overall_miss_latency::total       262745497                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              456                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2888                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher           91                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3435                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             456                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2888                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher           91                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3435                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.923246                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.988227                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.953421                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.923246                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.988227                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.953421                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79964.368171                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80266.467414                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80227.632672                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79964.368171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80266.467414                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80227.632672                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2216569                       # number of writebacks
system.l2.writebacks::total                   2216569                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3275                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3275                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29454999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    200540498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    229995497                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29454999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    200540498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    229995497                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.923246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.988227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.953421                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.923246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.988227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.953421                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69964.368171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70266.467414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70227.632672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69964.368171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70266.467414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70227.632672                       # average overall mshr miss latency
system.l2.replacements                        2217104                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2347674                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2347674                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2347674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2347674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          419                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              419                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          419                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          419                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2723                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    216634000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     216634000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79557.106133                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79557.106133                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    189404000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    189404000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69557.106133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69557.106133                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher           91                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33664999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33664999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher           91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.923246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.769653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79964.368171                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79964.368171                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29454999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29454999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.923246                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.769653                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69964.368171                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69964.368171                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12446498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12446498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.885135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.885135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95011.435115                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95011.435115                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11136498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11136498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.885135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85011.435115                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85011.435115                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      2345929                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         2345929                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      2345931                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       2345931                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      2345929                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      2345929                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 269368881627                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 269368881627                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 114823.970217                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 114823.970217                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 128016.309893                       # Cycle average of tags in use
system.l2.tags.total_refs                     2351644                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2348178                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.001476                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   127919.977350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.303399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        83.029145                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.975952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976687                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1        14528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2       114915                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39928762                       # Number of tag accesses
system.l2.tags.data_accesses                 39928762                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          26944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         182656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             209600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    141859968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       141859968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2216562                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2216562                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1896668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          12857699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14754368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1896668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1896668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     9985945198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           9985945198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     9985945198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1896668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         12857699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          10000699565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2216562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000014232500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           31                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           32                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7037                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2251649                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3275                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2216562                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3275                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2216562                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            138585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            138558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            138381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            138475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            138575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            138552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            138491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            138544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            138557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            138556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           138521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           138496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           138496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           138502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           138619                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      46.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32570500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                93976750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9945.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28695.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3506                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2872                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2076166                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3275                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2216562                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  21328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  35023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  46201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  55996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  65944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  74928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  92558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 115193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 119552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 115739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 126111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 125302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 139911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 122449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 127599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 125334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 114603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 102960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  77106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  72117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  58993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  59578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  38968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  31465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  26096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  26550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  15587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  14724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  19757                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       140747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean   1009.368583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   994.518872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   101.474594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          607      0.43%      0.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          447      0.32%      0.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          478      0.34%      1.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          388      0.28%      1.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          388      0.28%      1.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          445      0.32%      1.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          377      0.27%      2.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          774      0.55%      2.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       136843     97.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       140747                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           32                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.343750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    575.842979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            31     96.88%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      3.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            32                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           31                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean   56311.387097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     79.570182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev  218250.375557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-16383           29     93.55%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::802816-819199            1      3.23%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::933888-950271            1      3.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            31                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 209600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               141856768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  209600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            141859968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        14.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      9985.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   9985.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        78.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   78.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14205951500                       # Total gap between requests
system.mem_ctrls.avgGap                       6399.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       182656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    141856768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1896668.321605511708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 12857699.263330476359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9985719940.281415939331                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2216562                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12043500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     81933250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 751300758250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28606.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28708.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    338948.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            502327560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            266989635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12637800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5785592220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1121103360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4987865370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1254782400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13931298345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        980.665538                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3012968750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    474240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10718754250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            502613160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            267141435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10745700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5784584760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1121103360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4990355130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1252685760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        13929229305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        980.519892                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3009162500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    474240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10722560500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        64921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            64921                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        64921                       # number of overall hits
system.cpu.icache.overall_hits::total           64921                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          612                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            612                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          612                       # number of overall misses
system.cpu.icache.overall_misses::total           612                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44007000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44007000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44007000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44007000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        65533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        65533                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        65533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        65533                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009339                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009339                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009339                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009339                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71906.862745                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71906.862745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71906.862745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71906.862745                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                26                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          419                       # number of writebacks
system.cpu.icache.writebacks::total               419                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          456                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          456                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher           91                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          547                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34816000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34816000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34816000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      1637871                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36453871                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006958                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006958                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006958                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008347                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76350.877193                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76350.877193                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76350.877193                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 17998.582418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66643.274223                       # average overall mshr miss latency
system.cpu.icache.replacements                    419                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        64921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           64921                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          612                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           612                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44007000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44007000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        65533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        65533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009339                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009339                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71906.862745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71906.862745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34816000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34816000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76350.877193                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76350.877193                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher           91                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total           91                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      1637871                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      1637871                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 17998.582418                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 17998.582418                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.954806                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65468                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               547                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            119.685558                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    77.629925                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    50.324881                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.606484                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.393163                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            131613                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           131613                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       259537                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           259537                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       259542                       # number of overall hits
system.cpu.dcache.overall_hits::total          259542                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2368421                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2368421                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2368424                       # number of overall misses
system.cpu.dcache.overall_misses::total       2368424                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 311820978810                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 311820978810                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 311820978810                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 311820978810                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2627958                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2627958                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2627966                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2627966                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.901240                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.901240                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.901238                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.901238                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 131657.749534                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 131657.749534                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 131657.582768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 131657.582768                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10346013                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            280575                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.874322                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2347680                       # number of writebacks
system.cpu.dcache.writebacks::total           2347680                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19602                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19602                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19602                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19602                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2348819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2348819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2348822                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2348822                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 308205116310                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 308205116310                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 308205379310                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 308205379310                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.893781                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.893781                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.893779                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.893779                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 131217.056874                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 131217.056874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 131217.001250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 131217.001250                       # average overall mshr miss latency
system.cpu.dcache.replacements                2347795                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       158668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          158668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29143500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29143500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73041.353383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73041.353383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86423.611111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86423.611111                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1474778496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1474778496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122964                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122964                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.179687                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.179687                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66747.159810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66747.159810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19347                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19347                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    221537496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    221537496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80617.720524                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80617.720524                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       263000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       263000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data      2345927                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      2345927                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 310317056814                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 310317056814                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      2345927                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      2345927                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 132279.076380                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 132279.076380                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      2345927                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      2345927                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 307971133814                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 307971133814                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 131279.078085                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 131279.078085                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       350500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       350500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       350500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       350500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       349500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       349500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       349500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       349500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.447122                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2608404                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2348819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.110517                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.447122                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7604839                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7604839                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14205963000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  14205963000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
