{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699605712479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699605712479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 16:41:52 2023 " "Processing started: Fri Nov 10 16:41:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699605712479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699605712479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FS4 -c FS4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FS4 -c FS4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699605712480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1699605712876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FS " "Found entity 1: FS" {  } { { "FS.bdf" "" { Schematic "C:/ntu-scld-2023-fall-quartus-lab/Lab1_b12902110/Lab1_2/FS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699605712917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699605712917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fs4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FS4 " "Found entity 1: FS4" {  } { { "FS4.bdf" "" { Schematic "C:/ntu-scld-2023-fall-quartus-lab/Lab1_b12902110/Lab1_2/FS4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699605712918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699605712918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FS4 " "Elaborating entity \"FS4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699605712937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FS FS:qw " "Elaborating entity \"FS\" for hierarchy \"FS:qw\"" {  } { { "FS4.bdf" "qw" { Schematic "C:/ntu-scld-2023-fall-quartus-lab/Lab1_b12902110/Lab1_2/FS4.bdf" { { 152 608 704 248 "qw" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699605712941 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/or_3.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/or_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_3 " "Found entity 1: or_3" {  } { { "or_3.bdf" "" { Schematic "c:/ntu-scld-2023-fall-quartus-lab/lab1_b12902110/lab1_2/ntuee_logicdesign_lib/elements/or_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699605712951 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699605712951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_3 FS:qw\|or_3:inst5 " "Elaborating entity \"or_3\" for hierarchy \"FS:qw\|or_3:inst5\"" {  } { { "FS.bdf" "inst5" { Schematic "C:/ntu-scld-2023-fall-quartus-lab/Lab1_b12902110/Lab1_2/FS.bdf" { { 392 824 920 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699605712952 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/and_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/and_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.bdf" "" { Schematic "c:/ntu-scld-2023-fall-quartus-lab/lab1_b12902110/lab1_2/ntuee_logicdesign_lib/elements/and_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699605712960 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699605712960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 FS:qw\|and_2:inst2 " "Elaborating entity \"and_2\" for hierarchy \"FS:qw\|and_2:inst2\"" {  } { { "FS.bdf" "inst2" { Schematic "C:/ntu-scld-2023-fall-quartus-lab/Lab1_b12902110/Lab1_2/FS.bdf" { { 264 640 736 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699605712962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/nand_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/nand_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nand_2 " "Found entity 1: nand_2" {  } { { "nand_2.bdf" "" { Schematic "c:/ntu-scld-2023-fall-quartus-lab/lab1_b12902110/lab1_2/ntuee_logicdesign_lib/elements/nand_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699605712971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699605712971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_2 FS:qw\|nand_2:inst_nand " "Elaborating entity \"nand_2\" for hierarchy \"FS:qw\|nand_2:inst_nand\"" {  } { { "FS.bdf" "inst_nand" { Schematic "C:/ntu-scld-2023-fall-quartus-lab/Lab1_b12902110/Lab1_2/FS.bdf" { { 248 472 568 344 "inst_nand" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699605712972 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/xor_3.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/xor_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xor_3 " "Found entity 1: xor_3" {  } { { "xor_3.bdf" "" { Schematic "c:/ntu-scld-2023-fall-quartus-lab/lab1_b12902110/lab1_2/ntuee_logicdesign_lib/elements/xor_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699605712982 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699605712982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_3 FS:qw\|xor_3:inst " "Elaborating entity \"xor_3\" for hierarchy \"FS:qw\|xor_3:inst\"" {  } { { "FS.bdf" "inst" { Schematic "C:/ntu-scld-2023-fall-quartus-lab/Lab1_b12902110/Lab1_2/FS.bdf" { { 128 672 768 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699605712984 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/gnd_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/gnd_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 gnd_1 " "Found entity 1: gnd_1" {  } { { "gnd_1.bdf" "" { Schematic "c:/ntu-scld-2023-fall-quartus-lab/lab1_b12902110/lab1_2/ntuee_logicdesign_lib/elements/gnd_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699605712992 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699605712992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gnd_1 gnd_1:inst_gnd " "Elaborating entity \"gnd_1\" for hierarchy \"gnd_1:inst_gnd\"" {  } { { "FS4.bdf" "inst_gnd" { Schematic "C:/ntu-scld-2023-fall-quartus-lab/Lab1_b12902110/Lab1_2/FS4.bdf" { { 216 720 792 264 "inst_gnd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699605712993 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699605713761 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699605713953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699605713953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699605713994 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699605713994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699605713994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699605713994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699605714008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 16:41:54 2023 " "Processing ended: Fri Nov 10 16:41:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699605714008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699605714008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699605714008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699605714008 ""}
