$date
	Thu Aug 24 21:11:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ifc_gcd $end
$var wire 4 ! a_data [3:0] $end
$var wire 1 " a_en $end
$var wire 1 # a_rdy $end
$var wire 4 $ b_data [3:0] $end
$var wire 1 % b_en $end
$var wire 1 & b_rdy $end
$var wire 1 ' clk_i $end
$var wire 1 ( rst_ni $end
$var wire 1 ) y_en $end
$var wire 1 * y_rdy $end
$var wire 1 + y_empty $end
$var wire 4 , y_data [3:0] $end
$var wire 1 - valid $end
$var wire 4 . result [3:0] $end
$var wire 1 / busy $end
$var wire 1 0 b_empty $end
$var wire 4 1 b [3:0] $end
$var wire 1 2 a_empty $end
$var wire 4 3 a [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 3
x2
bx 1
x0
x/
bx .
x-
bx ,
x+
x*
z)
z(
0'
x&
z%
bz $
x#
z"
bz !
$end
#5000
1(
1'
#6000
b0 .
0/
0-
b0 ,
0*
1+
b0 1
1&
10
b0 3
1#
12
0(
#7000
1(
#10000
0'
#15000
1'
#15001
