-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pynq_filters_laplacian is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_in_data_stream_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    img_in_data_stream_V_V_empty_n : IN STD_LOGIC;
    img_in_data_stream_V_V_read : OUT STD_LOGIC;
    img_out_data_stream_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    img_out_data_stream_V_V_full_n : IN STD_LOGIC;
    img_out_data_stream_V_V_write : OUT STD_LOGIC );
end;


architecture behav of pynq_filters_laplacian is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_23 : BOOLEAN;
    signal coef_v_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal coef_v_ce0 : STD_LOGIC;
    signal coef_v_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_1_fu_167_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_1_reg_641 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_52 : BOOLEAN;
    signal tmp_31_fu_189_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_31_reg_646 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond1_fu_161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_reg_651 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_reg_657 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_reg_664 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_1_fu_231_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal c_1_reg_718 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_93 : BOOLEAN;
    signal exitcond_fu_225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_728 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pynq_filters_Filter2D_fu_108_ap_start : STD_LOGIC;
    signal grp_pynq_filters_Filter2D_fu_108_ap_done : STD_LOGIC;
    signal grp_pynq_filters_Filter2D_fu_108_ap_idle : STD_LOGIC;
    signal grp_pynq_filters_Filter2D_fu_108_ap_ready : STD_LOGIC;
    signal grp_pynq_filters_Filter2D_fu_108_p_src_data_stream_V_V_read : STD_LOGIC;
    signal grp_pynq_filters_Filter2D_fu_108_p_dst_data_stream_V_V_din : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pynq_filters_Filter2D_fu_108_p_dst_data_stream_V_V_write : STD_LOGIC;
    signal r_reg_84 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_129 : BOOLEAN;
    signal c_reg_96 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_141 : BOOLEAN;
    signal ap_reg_grp_pynq_filters_Filter2D_fu_108_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_150 : BOOLEAN;
    signal tmp_35_cast_fu_246_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal Sv_val_2_V_2_1_fu_36 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_24_fu_531_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_3_fu_40 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_23_fu_516_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_5_fu_44 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_22_fu_492_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_7_fu_48 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_21_fu_460_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_9_fu_52 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_8_fu_444_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_13_fu_56 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_6_fu_428_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_14_fu_60 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_4_fu_404_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_15_fu_64 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_2_fu_396_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_16_fu_68 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_fu_373_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_177_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl_cast_fu_185_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_cast_fu_173_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sel_tmp8_fu_207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_cast_fu_237_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_32_fu_241_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_fu_251_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp3_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_fu_355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Sv_val_2_V_0_cast_fu_263_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal newSel_fu_381_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal newSel1_fu_388_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal newSel3_fu_412_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal newSel4_fu_420_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal newSel6_fu_436_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal Sv_val_2_V_2_20_fu_452_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal newSel8_fu_468_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal newSel9_fu_476_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal newSel2_fu_484_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal newSel5_fu_500_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal newSel7_fu_508_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal newSel10_fu_524_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);

    component pynq_filters_Filter2D IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_src_data_stream_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
        p_src_data_stream_V_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_V_V_read : OUT STD_LOGIC;
        p_dst_data_stream_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_dst_data_stream_V_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_V_V_write : OUT STD_LOGIC;
        p_kernel_val_0_V_0_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_kernel_val_0_V_1_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_kernel_val_0_V_2_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_kernel_val_1_V_0_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_kernel_val_1_V_1_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_kernel_val_1_V_2_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_kernel_val_2_V_0_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_kernel_val_2_V_1_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_kernel_val_2_V_2_read : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component pynq_filters_laplacian_coef_v IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    coef_v_U : component pynq_filters_laplacian_coef_v
    generic map (
        DataWidth => 11,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => coef_v_address0,
        ce0 => coef_v_ce0,
        q0 => coef_v_q0);

    grp_pynq_filters_Filter2D_fu_108 : component pynq_filters_Filter2D
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pynq_filters_Filter2D_fu_108_ap_start,
        ap_done => grp_pynq_filters_Filter2D_fu_108_ap_done,
        ap_idle => grp_pynq_filters_Filter2D_fu_108_ap_idle,
        ap_ready => grp_pynq_filters_Filter2D_fu_108_ap_ready,
        p_src_data_stream_V_V_dout => img_in_data_stream_V_V_dout,
        p_src_data_stream_V_V_empty_n => img_in_data_stream_V_V_empty_n,
        p_src_data_stream_V_V_read => grp_pynq_filters_Filter2D_fu_108_p_src_data_stream_V_V_read,
        p_dst_data_stream_V_V_din => grp_pynq_filters_Filter2D_fu_108_p_dst_data_stream_V_V_din,
        p_dst_data_stream_V_V_full_n => img_out_data_stream_V_V_full_n,
        p_dst_data_stream_V_V_write => grp_pynq_filters_Filter2D_fu_108_p_dst_data_stream_V_V_write,
        p_kernel_val_0_V_0_read => Sv_val_2_V_2_1_fu_36,
        p_kernel_val_0_V_1_read => Sv_val_2_V_2_3_fu_40,
        p_kernel_val_0_V_2_read => Sv_val_2_V_2_5_fu_44,
        p_kernel_val_1_V_0_read => Sv_val_2_V_2_7_fu_48,
        p_kernel_val_1_V_1_read => Sv_val_2_V_2_9_fu_52,
        p_kernel_val_1_V_2_read => Sv_val_2_V_2_13_fu_56,
        p_kernel_val_2_V_0_read => Sv_val_2_V_2_14_fu_60,
        p_kernel_val_2_V_1_read => Sv_val_2_V_2_15_fu_64,
        p_kernel_val_2_V_2_read => Sv_val_2_V_2_16_fu_68);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_logic_0 = grp_pynq_filters_Filter2D_fu_108_ap_done)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_pynq_filters_Filter2D_fu_108_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_pynq_filters_Filter2D_fu_108_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((exitcond1_fu_161_p2 = ap_const_lv1_0)))) then 
                    ap_reg_grp_pynq_filters_Filter2D_fu_108_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_pynq_filters_Filter2D_fu_108_ap_ready)) then 
                    ap_reg_grp_pynq_filters_Filter2D_fu_108_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_reg_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
                c_reg_96 <= c_1_reg_718;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_161_p2 = ap_const_lv1_0))) then 
                c_reg_96 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    r_reg_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = exitcond_fu_225_p2)))) then 
                r_reg_84 <= r_1_reg_641;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_129))) then 
                r_reg_84 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                Sv_val_2_V_2_13_fu_56 <= Sv_val_2_V_2_6_fu_428_p3;
                Sv_val_2_V_2_14_fu_60 <= Sv_val_2_V_2_4_fu_404_p3;
                Sv_val_2_V_2_15_fu_64 <= Sv_val_2_V_2_2_fu_396_p3;
                Sv_val_2_V_2_16_fu_68 <= Sv_val_2_V_2_fu_373_p3;
                Sv_val_2_V_2_1_fu_36 <= Sv_val_2_V_2_24_fu_531_p3;
                Sv_val_2_V_2_3_fu_40 <= Sv_val_2_V_2_23_fu_516_p3;
                Sv_val_2_V_2_5_fu_44 <= Sv_val_2_V_2_22_fu_492_p3;
                Sv_val_2_V_2_7_fu_48 <= Sv_val_2_V_2_21_fu_460_p3;
                Sv_val_2_V_2_9_fu_52 <= Sv_val_2_V_2_8_fu_444_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                c_1_reg_718 <= c_1_fu_231_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                r_1_reg_641 <= r_1_fu_167_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_161_p2 = ap_const_lv1_0))) then
                sel_tmp11_reg_664 <= sel_tmp11_fu_219_p2;
                sel_tmp2_reg_657 <= sel_tmp2_fu_201_p2;
                sel_tmp_reg_651 <= sel_tmp_fu_195_p2;
                tmp_31_reg_646 <= tmp_31_fu_189_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond_fu_225_p2))) then
                tmp_5_reg_728 <= tmp_5_fu_257_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, exitcond1_fu_161_p2, exitcond_fu_225_p2, grp_pynq_filters_Filter2D_fu_108_ap_done, ap_sig_129)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_129)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((exitcond1_fu_161_p2 = ap_const_lv1_0)) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                end if;
            when ap_ST_st3_fsm_2 => 
                if ((ap_const_lv1_0 = exitcond_fu_225_p2)) then
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st5_fsm_4 => 
                if (not((ap_const_logic_0 = grp_pynq_filters_Filter2D_fu_108_ap_done))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
        Sv_val_2_V_0_cast_fu_263_p1 <= std_logic_vector(resize(signed(coef_v_q0),12));

    Sv_val_2_V_2_20_fu_452_p3 <= 
        Sv_val_2_V_0_cast_fu_263_p1 when (sel_tmp14_fu_322_p2(0) = '1') else 
        Sv_val_2_V_2_7_fu_48;
    Sv_val_2_V_2_21_fu_460_p3 <= 
        Sv_val_2_V_2_7_fu_48 when (sel_tmp15_fu_327_p2(0) = '1') else 
        Sv_val_2_V_2_20_fu_452_p3;
    Sv_val_2_V_2_22_fu_492_p3 <= 
        newSel2_fu_484_p3 when (or_cond6_fu_367_p2(0) = '1') else 
        Sv_val_2_V_2_5_fu_44;
    Sv_val_2_V_2_23_fu_516_p3 <= 
        Sv_val_2_V_2_3_fu_40 when (or_cond4_fu_355_p2(0) = '1') else 
        newSel7_fu_508_p3;
    Sv_val_2_V_2_24_fu_531_p3 <= 
        Sv_val_2_V_2_1_fu_36 when (or_cond_fu_332_p2(0) = '1') else 
        newSel10_fu_524_p3;
    Sv_val_2_V_2_2_fu_396_p3 <= 
        newSel1_fu_388_p3 when (or_cond4_fu_355_p2(0) = '1') else 
        Sv_val_2_V_2_15_fu_64;
    Sv_val_2_V_2_4_fu_404_p3 <= 
        Sv_val_2_V_0_cast_fu_263_p1 when (sel_tmp15_fu_327_p2(0) = '1') else 
        Sv_val_2_V_2_14_fu_60;
    Sv_val_2_V_2_6_fu_428_p3 <= 
        Sv_val_2_V_2_13_fu_56 when (or_cond4_fu_355_p2(0) = '1') else 
        newSel4_fu_420_p3;
    Sv_val_2_V_2_8_fu_444_p3 <= 
        Sv_val_2_V_2_9_fu_52 when (or_cond4_fu_355_p2(0) = '1') else 
        newSel6_fu_436_p3;
    Sv_val_2_V_2_fu_373_p3 <= 
        Sv_val_2_V_2_16_fu_68 when (or_cond6_fu_367_p2(0) = '1') else 
        Sv_val_2_V_0_cast_fu_263_p1;

    ap_done_assign_proc : process(ap_done_reg, grp_pynq_filters_Filter2D_fu_108_ap_done, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_logic_0 = grp_pynq_filters_Filter2D_fu_108_ap_done))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_pynq_filters_Filter2D_fu_108_ap_done, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_logic_0 = grp_pynq_filters_Filter2D_fu_108_ap_done)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_129_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_129 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_sig_141_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_141 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_150_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_150 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_23_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_23 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_52_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_52 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_93_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_93 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_23)
    begin
        if (ap_sig_23) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_52)
    begin
        if (ap_sig_52) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_93)
    begin
        if (ap_sig_93) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_141)
    begin
        if (ap_sig_141) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_150)
    begin
        if (ap_sig_150) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;

    c_1_fu_231_p2 <= std_logic_vector(unsigned(c_reg_96) + unsigned(ap_const_lv2_1));
    coef_v_address0 <= tmp_35_cast_fu_246_p1(4 - 1 downto 0);

    coef_v_ce0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            coef_v_ce0 <= ap_const_logic_1;
        else 
            coef_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_161_p2 <= "1" when (r_reg_84 = ap_const_lv2_3) else "0";
    exitcond_fu_225_p2 <= "1" when (c_reg_96 = ap_const_lv2_3) else "0";
    grp_pynq_filters_Filter2D_fu_108_ap_start <= ap_reg_grp_pynq_filters_Filter2D_fu_108_ap_start;

    img_in_data_stream_V_V_read_assign_proc : process(grp_pynq_filters_Filter2D_fu_108_p_src_data_stream_V_V_read, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            img_in_data_stream_V_V_read <= grp_pynq_filters_Filter2D_fu_108_p_src_data_stream_V_V_read;
        else 
            img_in_data_stream_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    img_out_data_stream_V_V_din <= grp_pynq_filters_Filter2D_fu_108_p_dst_data_stream_V_V_din;

    img_out_data_stream_V_V_write_assign_proc : process(grp_pynq_filters_Filter2D_fu_108_p_dst_data_stream_V_V_write, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            img_out_data_stream_V_V_write <= grp_pynq_filters_Filter2D_fu_108_p_dst_data_stream_V_V_write;
        else 
            img_out_data_stream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    newSel10_fu_524_p3 <= 
        Sv_val_2_V_0_cast_fu_263_p1 when (tmp_5_reg_728(0) = '1') else 
        Sv_val_2_V_2_1_fu_36;
    newSel1_fu_388_p3 <= 
        Sv_val_2_V_2_15_fu_64 when (or_cond_fu_332_p2(0) = '1') else 
        newSel_fu_381_p3;
    newSel2_fu_484_p3 <= 
        Sv_val_2_V_2_5_fu_44 when (or_cond4_fu_355_p2(0) = '1') else 
        newSel9_fu_476_p3;
    newSel3_fu_412_p3 <= 
        Sv_val_2_V_2_13_fu_56 when (sel_tmp7_fu_306_p2(0) = '1') else 
        Sv_val_2_V_0_cast_fu_263_p1;
    newSel4_fu_420_p3 <= 
        newSel3_fu_412_p3 when (or_cond2_fu_343_p2(0) = '1') else 
        Sv_val_2_V_2_13_fu_56;
    newSel5_fu_500_p3 <= 
        Sv_val_2_V_0_cast_fu_263_p1 when (sel_tmp1_fu_296_p2(0) = '1') else 
        Sv_val_2_V_2_3_fu_40;
    newSel6_fu_436_p3 <= 
        Sv_val_2_V_0_cast_fu_263_p1 when (sel_tmp7_fu_306_p2(0) = '1') else 
        Sv_val_2_V_2_9_fu_52;
    newSel7_fu_508_p3 <= 
        Sv_val_2_V_2_3_fu_40 when (or_cond2_fu_343_p2(0) = '1') else 
        newSel5_fu_500_p3;
    newSel8_fu_468_p3 <= 
        Sv_val_2_V_2_5_fu_44 when (sel_tmp1_fu_296_p2(0) = '1') else 
        Sv_val_2_V_0_cast_fu_263_p1;
    newSel9_fu_476_p3 <= 
        Sv_val_2_V_2_5_fu_44 when (or_cond2_fu_343_p2(0) = '1') else 
        newSel8_fu_468_p3;
    newSel_fu_381_p3 <= 
        Sv_val_2_V_2_15_fu_64 when (tmp_5_reg_728(0) = '1') else 
        Sv_val_2_V_0_cast_fu_263_p1;
    or_cond1_fu_338_p2 <= (tmp_5_reg_728 or sel_tmp12_fu_311_p2);
    or_cond2_fu_343_p2 <= (sel_tmp7_fu_306_p2 or sel_tmp4_fu_301_p2);
    or_cond3_fu_349_p2 <= (sel_tmp1_fu_296_p2 or sel_tmp6_fu_285_p2);
    or_cond4_fu_355_p2 <= (or_cond_fu_332_p2 or or_cond1_fu_338_p2);
    or_cond5_fu_361_p2 <= (or_cond2_fu_343_p2 or or_cond3_fu_349_p2);
    or_cond6_fu_367_p2 <= (or_cond4_fu_355_p2 or or_cond5_fu_361_p2);
    or_cond_fu_332_p2 <= (sel_tmp15_fu_327_p2 or sel_tmp14_fu_322_p2);
    p_shl_cast_fu_185_p1 <= std_logic_vector(resize(unsigned(tmp_s_fu_177_p3),5));
    r_1_fu_167_p2 <= std_logic_vector(unsigned(r_reg_84) + unsigned(ap_const_lv2_1));
    sel_tmp10_fu_213_p2 <= "0" when (r_reg_84 = ap_const_lv2_1) else "1";
    sel_tmp11_fu_219_p2 <= (sel_tmp8_fu_207_p2 and sel_tmp10_fu_213_p2);
    sel_tmp12_fu_311_p2 <= (sel_tmp11_reg_664 and sel_tmp9_fu_290_p2);
    sel_tmp13_fu_316_p2 <= "1" when (c_reg_96 = ap_const_lv2_0) else "0";
    sel_tmp14_fu_322_p2 <= (sel_tmp2_reg_657 and sel_tmp13_fu_316_p2);
    sel_tmp15_fu_327_p2 <= (sel_tmp11_reg_664 and sel_tmp13_fu_316_p2);
    sel_tmp1_fu_296_p2 <= (sel_tmp_reg_651 and sel_tmp9_fu_290_p2);
    sel_tmp2_fu_201_p2 <= "1" when (r_reg_84 = ap_const_lv2_1) else "0";
    sel_tmp3_fu_267_p2 <= "0" when (c_reg_96 = ap_const_lv2_0) else "1";
    sel_tmp4_fu_301_p2 <= (tmp1_fu_279_p2 and sel_tmp2_reg_657);
    sel_tmp5_fu_273_p2 <= "0" when (c_reg_96 = ap_const_lv2_1) else "1";
    sel_tmp6_fu_285_p2 <= (tmp1_fu_279_p2 and sel_tmp_reg_651);
    sel_tmp7_fu_306_p2 <= (sel_tmp2_reg_657 and sel_tmp9_fu_290_p2);
    sel_tmp8_fu_207_p2 <= "0" when (r_reg_84 = ap_const_lv2_0) else "1";
    sel_tmp9_fu_290_p2 <= "1" when (c_reg_96 = ap_const_lv2_1) else "0";
    sel_tmp_fu_195_p2 <= "1" when (r_reg_84 = ap_const_lv2_0) else "0";
    tmp1_fu_279_p2 <= (sel_tmp3_fu_267_p2 and sel_tmp5_fu_273_p2);
    tmp_31_fu_189_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_185_p1) - unsigned(tmp_cast_fu_173_p1));
    tmp_32_fu_241_p2 <= std_logic_vector(unsigned(tmp_31_reg_646) + unsigned(tmp_3_cast_fu_237_p1));
        tmp_35_cast_fu_246_p1 <= std_logic_vector(resize(signed(tmp_32_fu_241_p2),64));

    tmp_3_cast_fu_237_p1 <= std_logic_vector(resize(unsigned(c_reg_96),5));
    tmp_4_fu_251_p2 <= (r_reg_84 or c_reg_96);
    tmp_5_fu_257_p2 <= "1" when (tmp_4_fu_251_p2 = ap_const_lv2_0) else "0";
    tmp_cast_fu_173_p1 <= std_logic_vector(resize(unsigned(r_reg_84),5));
    tmp_s_fu_177_p3 <= (r_reg_84 & ap_const_lv2_0);
end behav;
