$date
	Sun Oct 19 15:51:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ENC4to2_tb $end
$var wire 1 ! z $end
$var wire 2 " y [1:0] $end
$var reg 4 # w [3:0] $end
$scope module ENC4to2_ins $end
$var wire 4 $ w [3:0] $end
$var reg 2 % y [1:0] $end
$var reg 1 ! z $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
bx %
b0 $
b0 #
bx "
0!
$end
#10
b0 "
b0 %
1!
b1 #
b1 $
b1 &
#20
b1 "
b1 %
b10 #
b10 $
b10 &
#30
b11 #
b11 $
b11 &
#40
b10 "
b10 %
b100 #
b100 $
b100 &
#50
b101 #
b101 $
b101 &
#60
b110 #
b110 $
b110 &
#70
b111 #
b111 $
b111 &
#80
b11 "
b11 %
b1000 #
b1000 $
b1000 &
#90
b1001 #
b1001 $
b1001 &
#100
b1010 #
b1010 $
b1010 &
#110
b1011 #
b1011 $
b1011 &
#120
b1100 #
b1100 $
b1100 &
#130
b1101 #
b1101 $
b1101 &
#140
b1110 #
b1110 $
b1110 &
#150
b1111 #
b1111 $
b1111 &
#160
b10000 &
