// Seed: 676100984
module module_0;
  assign id_1 = 1;
  always if (-1) id_2 <= -1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input wand id_2,
    output uwire id_3,
    input supply1 id_4
);
  wire id_6;
  wire id_7, id_8, id_9;
  initial disable id_10[1];
  wire id_11;
  wire id_12, id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input wor id_2,
    input tri0 id_3,
    output tri id_4
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_6, id_7;
endmodule
