# ChÆ°Æ¡ng 1: Transistor & Logic Gates â€” Tá»« Electron Ä‘áº¿n TÃ­nh toÃ¡n

> **Má»¥c tiÃªu chÆ°Æ¡ng:** Hiá»ƒu cÃ¡ch má»™t linh kiá»‡n váº­t lÃ½ nhá» bÃ© (transistor) táº¡o ra ná»n táº£ng cho Má»ŒI phÃ©p tÃ­nh trong mÃ¡y tÃ­nh â€” tá»« phÃ©p cá»™ng Ä‘Æ¡n giáº£n Ä‘áº¿n viá»‡c render hÃ ng triá»‡u polygon trong Unity.

---

## 1. Táº¡i sao pháº£i báº¯t Ä‘áº§u tá»« Ä‘Ã¢y?

Khi báº¡n viáº¿t dÃ²ng code C# nÃ y trong Unity:

```csharp
float3 newPosition = currentPosition + velocity * deltaTime;
```

BÃªn dÆ°á»›i má»i abstraction layer, phÃ©p cá»™ng vÃ  nhÃ¢n Ä‘Ã³ **thá»±c sá»± xáº£y ra** bÃªn trong cÃ¡c máº¡ch transistor váº­t lÃ½. KhÃ´ng cÃ³ phÃ©p mÃ u â€” chá»‰ cÃ³ electron cháº¡y qua cÃ¡c cÃ´ng táº¯c bÃ¡n dáº«n, theo quy luáº­t váº­t lÃ½.

Hiá»ƒu Ä‘iá»u nÃ y giÃºp báº¡n tráº£ lá»i cÃ¢u há»i: **"Táº¡i sao cÃ¡ch tÃ´i tá»• chá»©c dá»¯ liá»‡u láº¡i áº£nh hÆ°á»Ÿng Ä‘áº¿n tá»‘c Ä‘á»™?"** â€” bá»Ÿi vÃ¬ má»i thá»© cuá»‘i cÃ¹ng Ä‘á»u quay vá» cÃ¡ch pháº§n cá»©ng xá»­ lÃ½ tÃ­n hiá»‡u Ä‘iá»‡n.

---

## 2. Cháº¥t bÃ¡n dáº«n â€” Váº­t liá»‡u ná»n táº£ng

### 2.1. Ba loáº¡i váº­t liá»‡u dáº«n Ä‘iá»‡n

| Loáº¡i | Äáº·c Ä‘iá»ƒm | VÃ­ dá»¥ |
| :--- | :--- | :--- |
| **Dáº«n Ä‘iá»‡n (Conductor)** | Electron di chuyá»ƒn tá»± do | Äá»“ng (Cu), NhÃ´m (Al), VÃ ng (Au) |
| **CÃ¡ch Ä‘iá»‡n (Insulator)** | Electron bá»‹ giá»¯ cháº·t, khÃ´ng di chuyá»ƒn | Cao su, Thá»§y tinh, Nhá»±a |
| **BÃ¡n dáº«n (Semiconductor)** | **CÃ³ thá»ƒ báº­t/táº¯t** kháº£ nÄƒng dáº«n Ä‘iá»‡n | Silicon (Si), Germanium (Ge) |

### 2.2. Silicon â€” "Äáº¥t" cá»§a ngÃ nh cÃ´ng nghiá»‡p chip

Silicon (Si) lÃ  nguyÃªn tá»‘ phá»• biáº¿n thá»© 2 trÃªn vá» TrÃ¡i Äáº¥t (sau Oxy). á» tráº¡ng thÃ¡i nguyÃªn cháº¥t, nÃ³ **gáº§n nhÆ° khÃ´ng dáº«n Ä‘iá»‡n**. NhÆ°ng khi ta "pha táº¡p" (doping) thÃªm cÃ¡c nguyÃªn tá»‘ khÃ¡c, nÃ³ trá»Ÿ thÃ nh váº­t liá»‡u ká»³ diá»‡u:

```
Silicon nguyÃªn cháº¥t (4 electron lá»›p ngoÃ i):

    Si --- Si --- Si --- Si
    |      |      |      |
    Si --- Si --- Si --- Si      â† LiÃªn káº¿t cá»™ng hÃ³a trá»‹ bá»n vá»¯ng
    |      |      |      |         KhÃ´ng cÃ³ electron tá»± do â†’ KHÃ”NG dáº«n Ä‘iá»‡n
    Si --- Si --- Si --- Si


Pha táº¡p loáº¡i N (thÃªm Phosphorus - 5 electron):

    Si --- Si --- Si --- Si
    |      |      |      |
    Si --- [P]â€¢â”€â”€ Si --- Si      â† Phosphorus cÃ³ 5 electron, 4 liÃªn káº¿t vá»›i Si
    |      |      |      |         Thá»«a 1 electron tá»± do (â€¢) â†’ DáºªN ÄIá»†N (mang Ä‘iá»‡n Ã¢m)
    Si --- Si --- Si --- Si


Pha táº¡p loáº¡i P (thÃªm Boron - 3 electron):

    Si --- Si --- Si --- Si
    |      |      |      |
    Si --- [B]â—‹â”€â”€ Si --- Si      â† Boron cÃ³ 3 electron, thiáº¿u 1 liÃªn káº¿t
    |      |      |      |         Táº¡o "lá»— trá»‘ng" (â—‹) â†’ DáºªN ÄIá»†N (mang Ä‘iá»‡n dÆ°Æ¡ng)
    Si --- Si --- Si --- Si
```

> **Äiá»ƒm máº¥u chá»‘t:** Báº±ng cÃ¡ch káº¿t há»£p vÃ¹ng N vÃ  vÃ¹ng P, ta táº¡o ra "cá»­a" cho phÃ©p hoáº·c cháº·n dÃ²ng electron Ä‘i qua. ÄÃ³ chÃ­nh lÃ  nguyÃªn lÃ½ cá»§a transistor.

---

## 3. MOSFET â€” Transistor hiá»‡n Ä‘áº¡i

### 3.1. Cáº¥u táº¡o MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor)

MOSFET lÃ  loáº¡i transistor phá»• biáº¿n nháº¥t, chiáº¿m **99%** transistor trong CPU/GPU hiá»‡n Ä‘áº¡i.

```
                         Gate (Cá»•ng Ä‘iá»u khiá»ƒn)
                           â”‚
                     â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”
                     â”‚  Metal    â”‚
                     â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
                     â”‚  Oxide    â”‚   â† SiOâ‚‚ (Lá»›p cÃ¡ch Ä‘iá»‡n siÃªu má»ng, ~1-2nm)
                     â”‚  (SiOâ‚‚)  â”‚
   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
   â”‚    Source (N)    â”‚  Channel  â”‚    Drain (N)    â”‚
   â”‚  (VÃ¹ng N-type)  â”‚  (P-type) â”‚  (VÃ¹ng N-type)  â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                      Substrate (P-type Ná»n Silicon)
                           â”‚
                         Body (Ná»‘i Ä‘áº¥t)
```

### 3.2. Hoáº¡t Ä‘á»™ng â€” NhÆ° má»™t vÃ²i nÆ°á»›c Ä‘iá»‡n tá»­

HÃ£y tÆ°á»Ÿng tÆ°á»£ng MOSFET nhÆ° **vÃ²i nÆ°á»›c**:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     MOSFET = VÃ’I NÆ¯á»šC                            â”‚
â”‚                                                                  â”‚
â”‚    Source (Bá»ƒ nÆ°á»›c)                Drain (Cá»‘c nÆ°á»›c)              â”‚
â”‚        â”Œâ”€â”€â”€â”           Tay váº·n         â”Œâ”€â”€â”€â”                    â”‚
â”‚        â”‚///â”‚          (= Gate)          â”‚   â”‚                    â”‚
â”‚        â”‚///â”‚            â”‚               â”‚   â”‚                    â”‚
â”‚        â”‚///â”‚      â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”         â”‚   â”‚                    â”‚
â”‚        â”‚///â”‚â”€â”€â”€â”€â”€â”€â”‚   Valve   â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚   â”‚                    â”‚
â”‚        â”‚///â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚   â”‚                    â”‚
â”‚        â””â”€â”€â”€â”˜                            â””â”€â”€â”€â”˜                    â”‚
â”‚                                                                  â”‚
â”‚   Gate = 0V (Táº¯t):  Valve ÄÃ“NG â†’ NÆ°á»›c KHÃ”NG cháº£y â†’ Bit "0"     â”‚
â”‚   Gate > Vth (Báº­t): Valve Má»   â†’ NÆ°á»›c CHáº¢Y qua   â†’ Bit "1"    â”‚
â”‚                                                                  â”‚
â”‚   Vth (Threshold Voltage) â‰ˆ 0.3V - 0.7V tÃ¹y cÃ´ng nghá»‡          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 3.3. Hai tráº¡ng thÃ¡i â€” Ná»n táº£ng cá»§a nhá»‹ phÃ¢n

**Tráº¡ng thÃ¡i OFF (Logic 0):** Gate = 0V
```
    Gate = 0V
      â”‚
   â”€â”€â”€â”´â”€â”€â”€
   â”‚Oxideâ”‚
   â”€â”€â”€â”€â”€â”€â”€
   N â”‚ P â–ˆâ–ˆâ–ˆâ–ˆâ–ˆ N      â† VÃ¹ng P cháº·n electron
   â”€â”€â”˜         â””â”€â”€       KhÃ´ng cÃ³ dÃ²ng Ä‘iá»‡n Source â†’ Drain
                         OUTPUT = 0 (LOW)
```

**Tráº¡ng thÃ¡i ON (Logic 1):** Gate = Vdd (vÃ­ dá»¥ 3.3V hoáº·c 1.0V)
```
    Gate = Vdd
      â”‚
   â”€â”€â”€â”´â”€â”€â”€
   â”‚Oxideâ”‚         Äiá»‡n trÆ°á»ng "kÃ©o" electron lÃªn táº¡o kÃªnh dáº«n
   â”€â”€â”€â”€â”€â”€â”€
   N â”‚ n-channel â”‚ N   â† KÃªnh N hÃ¬nh thÃ nh giá»¯a Source vÃ  Drain
   â”€â”€â”˜            â””â”€â”€     Electron di chuyá»ƒn tá»± do
                          OUTPUT = 1 (HIGH)
```

### 3.4. KÃ­ch thÆ°á»›c thá»±c táº¿ â€” Sá»± thu nhá» kinh ngáº¡c

| NÄƒm | CÃ´ng nghá»‡ | KÃ­ch thÆ°á»›c Gate | Transistors/Chip | VÃ­ dá»¥ |
| :--- | :--- | :--- | :--- | :--- |
| 1971 | Intel 4004 | 10 Î¼m | 2,300 | MÃ¡y tÃ­nh bá» tÃºi |
| 1993 | Pentium | 800 nm | 3.1 triá»‡u | PC Ä‘áº§u tiÃªn phá»• biáº¿n |
| 2013 | Haswell | 22 nm | 1.4 tá»· | Desktop gaming |
| 2020 | Apple M1 | 5 nm | 16 tá»· | MacBook |
| 2024 | Apple M4 | 3 nm | 28 tá»· | iPad Pro |
| 2025 | TSMC N2 | **2 nm** | 50+ tá»· | Next-gen chips |

> **Äá»ƒ so sÃ¡nh trá»±c quan:** 1 sá»£i tÃ³c con ngÆ°á»i dÃ y khoáº£ng **80,000 nm**. Transistor 3nm cÃ³ nghÄ©a lÃ  báº¡n cÃ³ thá»ƒ xáº¿p **~26,000 transistor** trÃªn bá» rá»™ng má»™t sá»£i tÃ³c.

---

## 4. Tá»« Transistor â†’ Logic Gates (Cá»•ng Logic)

### 4.1. Ã tÆ°á»Ÿng cá»‘t lÃµi

Má»™t transistor Ä‘Æ¡n láº» chá»‰ lÃ  cÃ´ng táº¯c ON/OFF. NhÆ°ng khi **káº¿t há»£p nhiá»u transistor**, ta táº¡o ra cÃ¡c **máº¡ch logic** â€” ná»n táº£ng cá»§a má»i phÃ©p tÃ­nh.

CÃ³ hai há» transistor bá»• sung cho nhau:
- **NMOS (N-channel):** Dáº«n Ä‘iá»‡n khi Gate = 1 (kÃ©o xuá»‘ng GND = logic 0)
- **PMOS (P-channel):** Dáº«n Ä‘iá»‡n khi Gate = 0 (kÃ©o lÃªn Vdd = logic 1)

Káº¿t há»£p cáº£ hai â†’ **CMOS (Complementary MOS):** Máº¡ch tiÃªu thá»¥ Ä‘iá»‡n cá»±c tháº¥p, chá»‰ tá»‘n nÄƒng lÆ°á»£ng khi chuyá»ƒn tráº¡ng thÃ¡i.

---

### 4.2. Cá»•ng NOT (Inverter) â€” Cá»•ng Ä‘Æ¡n giáº£n nháº¥t

**Chá»©c nÄƒng:** Äáº£o ngÆ°á»£c tÃ­n hiá»‡u. Input 0 â†’ Output 1. Input 1 â†’ Output 0.

```
        Vdd (Nguá»“n dÆ°Æ¡ng)
         â”‚
    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
    â”‚  PMOS   â”‚â”€â”€â”€ Gate = Input A
    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
         â”‚
         â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Output (Y = NOT A)
         â”‚
    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
    â”‚  NMOS   â”‚â”€â”€â”€ Gate = Input A
    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
         â”‚
        GND (Äáº¥t)


Khi A = 0:                          Khi A = 1:
  PMOS ON (dáº«n Vdd)                   PMOS OFF
  NMOS OFF                            NMOS ON (dáº«n GND)
  Output = Vdd = 1                    Output = GND = 0

Báº£ng chÃ¢n lÃ½:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ A (In)â”‚ Y (Out)â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   0   â”‚   1    â”‚
â”‚   1   â”‚   0    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

> **2 transistor** â†’ 1 phÃ©p tÃ­nh logic Ä‘áº§u tiÃªn!

---

### 4.3. Cá»•ng NAND â€” "Cá»•ng Váº¡n nÄƒng" (Universal Gate)

**Chá»©c nÄƒng:** Output = 0 **chá»‰ khi** cáº£ A VÃ€ B Ä‘á»u báº±ng 1. Má»i trÆ°á»ng há»£p khÃ¡c = 1.

```
        Vdd                    Vdd
         â”‚                      â”‚
    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”            â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
    â”‚  PMOS   â”‚â”€ A         â”‚  PMOS   â”‚â”€ B       (Máº¯c SONG SONG)
    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜            â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
         â”‚                      â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚
                    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Output (Y = NOT(A AND B))
                    â”‚
               â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
               â”‚  NMOS   â”‚â”€â”€â”€ A
               â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                      (Máº¯c Ná»I TIáº¾P)
               â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
               â”‚  NMOS   â”‚â”€â”€â”€ B
               â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                    â”‚
                   GND


Báº£ng chÃ¢n lÃ½:
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ A â”‚ B â”‚ NAND(A,B) â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 0 â”‚ 0 â”‚     1     â”‚     â† NMOS cáº£ hai OFF â†’ Output kÃ©o lÃªn Vdd
â”‚ 0 â”‚ 1 â”‚     1     â”‚     â† NMOS A OFF â†’ Ä‘Æ°á»ng xuá»‘ng GND bá»‹ cháº·n
â”‚ 1 â”‚ 0 â”‚     1     â”‚     â† NMOS B OFF â†’ Ä‘Æ°á»ng xuá»‘ng GND bá»‹ cháº·n
â”‚ 1 â”‚ 1 â”‚     0     â”‚     â† Cáº£ hai NMOS ON â†’ Output ná»‘i xuá»‘ng GND
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Tá»•ng: 4 transistors
```

**Táº¡i sao NAND lÃ  "Universal"?** VÃ¬ má»i cá»•ng logic khÃ¡c Ä‘á»u cÃ³ thá»ƒ xÃ¢y tá»« NAND:

```
NOT A        =  NAND(A, A)           â† Ná»‘i cáº£ 2 input thÃ nh 1

A AND B      =  NOT(NAND(A, B))      â† NAND rá»“i Ä‘áº£o
             =  NAND(NAND(A,B), NAND(A,B))

A OR B       =  NAND(NOT A, NOT B)
             =  NAND(NAND(A,A), NAND(B,B))

â†’ Chá»‰ cáº§n biáº¿t NAND, ta xÃ¢y Ä‘Æ°á»£c Má»ŒI THá»¨.
  ÄÃ¢y lÃ  lÃ½ do bá»™ nhá»› Flash (SSD) gá»i lÃ  "NAND Flash".
```

---

### 4.4. Cá»•ng AND, OR, XOR â€” Bá»™ cÃ´ng cá»¥ Ä‘áº§y Ä‘á»§

```
  â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
  â•‘                 CÃC Cá»”NG LOGIC CÆ  Báº¢N                        â•‘
  â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
  â•‘                                                               â•‘
  â•‘  AND (VÃ€) â”€â”€ 6 transistors                                   â•‘
  â•‘  "Cáº£ hai pháº£i Ä‘Ãºng"                                           â•‘
  â•‘  â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                        â•‘
  â•‘  â”‚ A â”‚ B â”‚ A AND B  â”‚      áº¨n dá»¥: KhÃ³a cá»­a cáº§n Cáº¢ HAI chÃ¬a  â•‘
  â•‘  â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤      â†’ ChÃ¬a A VÃ€ ChÃ¬a B má»›i má»Ÿ Ä‘Æ°á»£c   â•‘
  â•‘  â”‚ 0 â”‚ 0 â”‚    0     â”‚                                        â•‘
  â•‘  â”‚ 0 â”‚ 1 â”‚    0     â”‚                                        â•‘
  â•‘  â”‚ 1 â”‚ 0 â”‚    0     â”‚                                        â•‘
  â•‘  â”‚ 1 â”‚ 1 â”‚    1     â”‚  â† Chá»‰ trÆ°á»ng há»£p nÃ y ra 1             â•‘
  â•‘  â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                        â•‘
  â•‘                                                               â•‘
  â•‘  OR (HOáº¶C) â”€â”€ 6 transistors                                  â•‘
  â•‘  "Ãt nháº¥t má»™t Ä‘Ãºng"                                           â•‘
  â•‘  â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                        â•‘
  â•‘  â”‚ A â”‚ B â”‚ A OR B   â”‚      áº¨n dá»¥: 2 cÃ´ng táº¯c Ä‘Ã¨n song song   â•‘
  â•‘  â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤      â†’ Báº¥t ká»³ ai báº­t cÅ©ng sÃ¡ng Ä‘Ã¨n     â•‘
  â•‘  â”‚ 0 â”‚ 0 â”‚    0     â”‚  â† Chá»‰ trÆ°á»ng há»£p nÃ y ra 0             â•‘
  â•‘  â”‚ 0 â”‚ 1 â”‚    1     â”‚                                        â•‘
  â•‘  â”‚ 1 â”‚ 0 â”‚    1     â”‚                                        â•‘
  â•‘  â”‚ 1 â”‚ 1 â”‚    1     â”‚                                        â•‘
  â•‘  â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                        â•‘
  â•‘                                                               â•‘
  â•‘  XOR (HOáº¶C LOáº I TRá»ª) â”€â”€ 8-12 transistors                    â•‘
  â•‘  "KhÃ¡c nhau má»›i Ä‘Ãºng"                                        â•‘
  â•‘  â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                        â•‘
  â•‘  â”‚ A â”‚ B â”‚ A XOR B  â”‚      áº¨n dá»¥: 2 cÃ´ng táº¯c cáº§u thang       â•‘
  â•‘  â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤      â†’ ÄÃ¨n Ä‘á»•i tráº¡ng thÃ¡i má»—i khi     â•‘
  â•‘  â”‚ 0 â”‚ 0 â”‚    0     â”‚        Báº¤T Ká»² AI báº­t/táº¯t               â•‘
  â•‘  â”‚ 0 â”‚ 1 â”‚    1     â”‚                                        â•‘
  â•‘  â”‚ 1 â”‚ 0 â”‚    1     â”‚                                        â•‘
  â•‘  â”‚ 1 â”‚ 1 â”‚    0     â”‚                                        â•‘
  â•‘  â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                        â•‘
  â•‘                                                               â•‘
  â•‘  XOR ráº¥t Ä‘áº·c biá»‡t vÃ¬: A XOR B = Bit tá»•ng cá»§a phÃ©p cá»™ng!     â•‘
  â•‘  ÄÃ¢y lÃ  ná»n táº£ng xÃ¢y dá»±ng máº¡ch Cá»˜NG (Adder).                 â•‘
  â•‘                                                               â•‘
  â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

## 5. XÃ¢y dá»±ng máº¡ch TÃ­nh toÃ¡n â€” Tá»« Gates Ä‘áº¿n ALU

### 5.1. Half Adder â€” Bá»™ cá»™ng ná»­a (Cá»™ng 2 bit)

**BÃ i toÃ¡n:** Cá»™ng 2 bit (A + B), cho ra káº¿t quáº£ **Sum** (tá»•ng) vÃ  **Carry** (nhá»›).

```
VÃ­ dá»¥ thá»±c táº¿ (cá»™ng nhá»‹ phÃ¢n):
   0 + 0 = 00  (Sum=0, Carry=0)
   0 + 1 = 01  (Sum=1, Carry=0)
   1 + 0 = 01  (Sum=1, Carry=0)
   1 + 1 = 10  (Sum=0, Carry=1)    â† "10" nhá»‹ phÃ¢n = 2 tháº­p phÃ¢n

Nháº­n xÃ©t:
   Sum  = A XOR B   (Giá»‘ng nhau â†’ 0, KhÃ¡c nhau â†’ 1)
   Carry = A AND B   (Cáº£ hai = 1 â†’ Nhá»› 1)


SÆ¡ Ä‘á»“ máº¡ch:
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   A â”€â”€â”€â”€â”€â”¤         â”‚
          â”‚   XOR   â”œâ”€â”€â”€â”€â”€â”€â”€â”€ Sum (Bit tá»•ng)
   B â”€â”€â”¬â”€â”€â”¤         â”‚
       â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
       â””â”€â”€â”¤         â”‚
          â”‚   AND   â”œâ”€â”€â”€â”€â”€â”€â”€â”€ Carry (Bit nhá»›)
   A â”€â”€â”€â”€â”€â”¤         â”‚
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Tá»•ng: 1 XOR + 1 AND â‰ˆ 14-18 transistors
```

### 5.2. Full Adder â€” Bá»™ cá»™ng Ä‘áº§y Ä‘á»§ (Cá»™ng 2 bit + Carry trÆ°á»›c)

**BÃ i toÃ¡n:** Cá»™ng A + B + Cin (bit nhá»› tá»« phÃ©p cá»™ng trÆ°á»›c Ä‘Ã³).

```
VÃ­ dá»¥:  Cá»™ng 5 + 3 á»Ÿ dáº¡ng nhá»‹ phÃ¢n (4-bit)

         Carry: 1 1
                0 1 0 1    (5)
              + 0 0 1 1    (3)
              â”€â”€â”€â”€â”€â”€â”€â”€â”€
                1 0 0 0    (8)

Tá»« pháº£i sang trÃ¡i:
  Bit 0: 1+1+0   = 10 â†’ Sum=0, Carry=1        (Full Adder #0)
  Bit 1: 0+1+1   = 10 â†’ Sum=0, Carry=1        (Full Adder #1)
  Bit 2: 1+0+1   = 10 â†’ Sum=0, Carry=1        (Full Adder #2)
  Bit 3: 0+0+1   = 01 â†’ Sum=1, Carry=0        (Full Adder #3)
  Káº¿t quáº£: 1000 = 8 âœ“


SÆ¡ Ä‘á»“ Full Adder (= 2 Half Adders + 1 OR):
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   A â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ Half Adder 1 â”œâ”€â”€â”€ S1 â”€â”€â”€â”€â”
   B â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤              â”œâ”€â”€â”€ C1 â”€â”€â” â”‚
              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚ â”‚
                                       â”‚ â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                                       â”‚ â””â”€â”€â”¤ Half Adder 2 â”œâ”€â”€â”€ Sum (Káº¿t quáº£)
   Cin (Carry in) â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”€â”€â”€â”€â”¤              â”œâ”€â”€â”€ C2
                                            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
                                                              â”‚
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”                                       â”‚
   C1 â”€â”€â”€â”€â”€â”€â”€â”€â”¤  OR   â”œâ”€â”€â”€â”€ Cout (Carry out tá»›i bit tiáº¿p)    â”‚
   C2 â”€â”€â”€â”€â”€â”€â”€â”€â”¤       â”‚                                       â”‚
              â””â”€â”€â”€â”€â”€â”€â”€â”˜â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Tá»•ng: ~40 transistors cho 1 Full Adder
```

### 5.3. Ripple Carry Adder â€” Cá»™ng sá»‘ nhiá»u bit

Äá»ƒ cá»™ng hai sá»‘ 32-bit, ta ná»‘i **32 Full Adders** láº¡i:

```
32-bit Ripple Carry Adder:

   A[0] B[0]     A[1] B[1]     A[2] B[2]          A[31] B[31]
     â”‚   â”‚         â”‚   â”‚         â”‚   â”‚               â”‚    â”‚
   â”Œâ”€â–¼â”€â”€â”€â–¼â”€â”     â”Œâ”€â–¼â”€â”€â”€â–¼â”€â”     â”Œâ”€â–¼â”€â”€â”€â–¼â”€â”          â”Œâ”€â–¼â”€â”€â”€â”€â–¼â”€â”
   â”‚  FA   â”‚     â”‚  FA   â”‚     â”‚  FA   â”‚   Â·Â·Â·Â·   â”‚   FA   â”‚
   â”‚  #0   â”‚     â”‚  #1   â”‚     â”‚  #2   â”‚          â”‚  #31   â”‚
   â””â”€â”€â”¬â”€â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”€â”¬â”€â”˜          â””â”€â”€â”¬â”€â”€â”¬â”€â”€â”˜
      â”‚  â””â”€Coutâ”€â”€â–ºCinâ”˜  â””â”€Coutâ”€â”€â–ºCinâ”˜               â”‚  â””â”€ Overflow?
    Sum[0]       Sum[1]       Sum[2]              Sum[31]

   Carry "gá»£n sÃ³ng" (ripple) tá»« pháº£i sang trÃ¡i.
   Tá»•ng: 32 Ã— 40 = ~1,280 transistors cho phÃ©p cá»™ng 32-bit.

   âš  NhÆ°á»£c Ä‘iá»ƒm: Bit cao nháº¥t pháº£i Äá»¢I carry tá»« bit tháº¥p nháº¥t.
     â†’ Giáº£i phÃ¡p: Carry-Lookahead Adder (tÃ­nh carry song song, nhanh hÆ¡n).
```

#### > Code to Hardware: ADD
Khi báº¡n viáº¿t `c = a + b;` trong C#:
1.  **Compiler:** Dá»‹ch sang Assembly `ADD R1, R2` (cá»™ng giÃ¡ trá»‹ R2 vÃ o R1).
2.  **Hardware:**
    *   `R1` vÃ  `R2` Ä‘Æ°a tÃ­n hiá»‡u Ä‘iá»‡n vÃ o 32 cáº·p input `A` vÃ  `B`.
    *   TÃ­n hiá»‡u lan truyá»n qua 1,280 transistors trong Ripple Carry Adder.
    *   Sau ~1 clock cycle, káº¿t quáº£ xuáº¥t hiá»‡n á»Ÿ output `Sum` vÃ  Ä‘Æ°á»£c ghi láº¡i vÃ o `R1`.

---

### 5.4. Subtractor â€” Máº¡ch trá»« (TÃ¡i sá»­ dá»¥ng Adder!)

**Insight quan trá»ng:** CPU KHÃ”NG CÃ“ máº¡ch trá»« riÃªng! NÃ³ DÃ™NG Láº I máº¡ch cá»™ng.

```
CÃ¡ch tÃ­nh A - B báº±ng máº¡ch cá»™ng:

  Trong há»‡ nhá»‹ phÃ¢n cÃ³ dáº¥u (Two's Complement):
    -B = NOT(B) + 1    (Ä‘áº£o táº¥t cáº£ bits rá»“i cá»™ng 1)

  Váº­y:
    A - B = A + (-B) = A + NOT(B) + 1
                             â†‘         â†‘
                          XOR gates   Cin = 1


VÃ­ dá»¥: 5 - 3 = ?

    A    =  0101  (5)
    B    =  0011  (3)
    NOT B =  1100
    +1   â†’ Cin=1

    Thá»±c hiá»‡n: 0101 + 1100 + 1 = 10010
    Bá» bit trÃ n â†’ 0010 = 2 âœ“


Máº¡ch Subtractor = Adder + XOR gates:

   A[0] B[0]     A[1] B[1]     A[2] B[2]          A[31] B[31]
     â”‚   â”‚         â”‚   â”‚         â”‚   â”‚               â”‚    â”‚
     â”‚  â”Œâ–¼â”        â”‚  â”Œâ–¼â”        â”‚  â”Œâ–¼â”              â”‚   â”Œâ–¼â”
     â”‚  â”‚Xâ”‚â†SUB    â”‚  â”‚Xâ”‚â†SUB    â”‚  â”‚Xâ”‚â†SUB          â”‚   â”‚Xâ”‚â†SUB
     â”‚  â”‚Oâ”‚        â”‚  â”‚Oâ”‚        â”‚  â”‚Oâ”‚              â”‚   â”‚Oâ”‚
     â”‚  â”‚Râ”‚        â”‚  â”‚Râ”‚        â”‚  â”‚Râ”‚              â”‚   â”‚Râ”‚
     â”‚  â””â”¬â”˜        â”‚  â””â”¬â”˜        â”‚  â””â”¬â”˜              â”‚   â””â”¬â”˜
   â”Œâ”€â–¼â”€â”€â”€â–¼â”€â”     â”Œâ”€â–¼â”€â”€â”€â–¼â”€â”     â”Œâ”€â–¼â”€â”€â”€â–¼â”€â”          â”Œâ”€â–¼â”€â”€â”€â”€â–¼â”€â”
   â”‚  FA   â”‚     â”‚  FA   â”‚     â”‚  FA   â”‚   Â·Â·Â·Â·   â”‚   FA   â”‚
   â”‚  #0   â”‚     â”‚  #1   â”‚     â”‚  #2   â”‚          â”‚  #31   â”‚
   â””â”€â”€â”¬â”€â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”€â”¬â”€â”˜          â””â”€â”€â”¬â”€â”€â”¬â”€â”€â”˜
      â”‚  â””â”€Coutâ”€â”€â–ºCinâ”˜  â””â”€Coutâ”€â”€â–ºCinâ”˜               â”‚
    R[0]          R[1]          R[2]               R[31]
         â–²
         â”‚
   Cin = SUB signal (0 = cá»™ng, 1 = trá»«)

   Khi SUB = 0: XOR gates pass B through (B XOR 0 = B), Cin = 0 â†’ A + B
   Khi SUB = 1: XOR gates flip B (B XOR 1 = NOT B), Cin = 1 â†’ A + NOT(B) + 1 = A - B

   â†’ CÃ™NG 1 Máº CH Váº¬T LÃ lÃ m Ä‘Æ°á»£c Cáº¢ cá»™ng VÃ€ trá»«!
   â†’ Tiáº¿t kiá»‡m transistor + diá»‡n tÃ­ch chip â†’ ÄÃ¢y lÃ  thiáº¿t káº¿ thá»±c táº¿ trong CPU
```

#### > Code to Hardware: SUB
Khi báº¡n viáº¿t `health -= damage;`:
1.  **Assembly:** `SUB EAX, EBX` (x86) hoáº·c `SUB R0, R1, R2` (ARM).
2.  **Hardware:**
    *   ALU nháº­n tÃ­n hiá»‡u `SUB` (Opcode).
    *   TÃ­n hiá»‡u nÃ y kÃ­ch hoáº¡t cÃ¡c cá»•ng **XOR** á»Ÿ Ä‘áº§u vÃ o B Ä‘á»ƒ Ä‘áº£o bit (`NOT B`).
    *   Äá»“ng thá»i kÃ­ch hoáº¡t `Cin = 1` vÃ o Full Adder Ä‘áº§u tiÃªn.
    *   Máº¡ch cá»™ng cháº¡y bÃ¬nh thÆ°á»ng â†’ Ra káº¿t quáº£ phÃ©p trá»«!

> **Káº¿t ná»‘i Unity:** Khi Burst compile `a - b`, CPU thá»±c thi lá»‡nh `SUB` â€” nhÆ°ng bÃªn trong ALU, nÃ³ chá»‰ lÃ  `ADD` vá»›i B Ä‘Æ°á»£c Ä‘áº£o + Cin=1. CÃ¹ng máº¡ch cá»™ng á»Ÿ trÃªn.

---

### 5.5. Multiplexer (MUX) â€” Bá»™ chá»n tÃ­n hiá»‡u

**MUX lÃ  "cá»•ng chá»n"** â€” quyáº¿t Ä‘á»‹nh output láº¥y tá»« input nÃ o, dá»±a trÃªn tÃ­n hiá»‡u select.

```
MUX 2:1 (chá»n 1 trong 2 inputs):

   I0 â”€â”€â”€â”
         â”‚    â”Œâ”€â”€â”€â”€â”€â”
         â”œâ”€â”€â”€â”€â”¤ MUX â”œâ”€â”€â”€â”€ Y (Output)
         â”‚    â”‚ 2:1 â”‚
   I1 â”€â”€â”€â”˜    â””â”€â”€â”¬â”€â”€â”˜
                 â”‚
   S â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ (Select)

   Báº£ng chÃ¢n lÃ½:
   â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚ S â”‚ I0â”‚ I1â”‚ Y      â”‚
   â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¤
   â”‚ 0 â”‚ * â”‚ * â”‚ Y = I0 â”‚   â† S=0: chá»n input I0
   â”‚ 1 â”‚ * â”‚ * â”‚ Y = I1 â”‚   â† S=1: chá»n input I1
   â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜

   CÃ´ng thá»©c: Y = (NOT S AND I0) OR (S AND I1)
   â†’ XÃ¢y tá»«: 1 NOT + 2 AND + 1 OR = ~12 transistors


MUX 4:1 (chá»n 1 trong 4 â€” dÃ¹ng 2 bit select):

   I0 â”€â”€â”
   I1 â”€â”€â”¤    â”Œâ”€â”€â”€â”€â”€â”
         â”œâ”€â”€â”€â”€â”¤ MUX â”œâ”€â”€â”€â”€ Y
   I2 â”€â”€â”¤    â”‚ 4:1 â”‚
   I3 â”€â”€â”˜    â””â”€â”€â”¬â”€â”€â”˜
                â”‚
   S[1:0] â”€â”€â”€â”€â”€â”€â”˜

   S = 00 â†’ Y = I0
   S = 01 â†’ Y = I1
   S = 10 â†’ Y = I2
   S = 11 â†’ Y = I3


Táº I SAO MUX QUAN TRá»ŒNG CHO ALU?

   ALU cháº¡y Táº¤T Cáº¢ máº¡ch tÃ­nh toÃ¡n CÃ™NG LÃšC (adder, AND, OR, shift, ...)
   MUX á»Ÿ output CHá»ŒN káº¿t quáº£ Ä‘Ãºng dá»±a trÃªn Opcode.

   VÃ­ dá»¥: ALU nháº­n Opcode = ADD
   â†’ Adder, AND unit, OR unit, Shifter... táº¥t cáº£ Ä‘á»u tÃ­nh
   â†’ MUX chá»n output tá»« Adder, bá» qua pháº§n cÃ²n láº¡i
   â†’ Hiá»‡u quáº£ hÆ¡n lÃ  routing tÃ­n hiá»‡u tÃ¹y theo lá»‡nh!

   Opcode 2-bit â†’ MUX 4:1 â†’ chá»n 1 trong 4 phÃ©p tÃ­nh
   Opcode 3-bit â†’ MUX 8:1 â†’ chá»n 1 trong 8 phÃ©p tÃ­nh
```

#### > Code to Hardware: Conditional Move
Khi báº¡n dÃ¹ng `math.select(a, b, condition)` trong Burst:
1.  **Assembly:** `CMOVNE EAX, EBX` (Conditional Move - x86) hoáº·c `CSEL W0, W1, W2, NE` (ARM).
2.  **Hardware:**
    *   Thay vÃ¬ dÃ¹ng `JUMP` (nháº£y dÃ²ng lá»‡nh), CPU dÃ¹ng MUX Ä‘á»ƒ chá»n giÃ¡ trá»‹.
    *   Náº¿u `condition` Ä‘Ãºng, MUX chá»n `b`. Sai chá»n `a`.
    *   **KhÃ´ng cÃ³ Branch Prediction penalty!**

---

### 5.6. Shifter â€” Máº¡ch dá»‹ch bit

**Shifter dá»‹ch táº¥t cáº£ bits sang trÃ¡i hoáº·c pháº£i.** Dá»‹ch trÃ¡i 1 bit = nhÃ¢n 2, dá»‹ch pháº£i 1 bit = chia 2.

```
Shift Left Logical (SHL) â€” VÃ­ dá»¥: 00001010 << 2

   TrÆ°á»›c:   0 0 0 0 1 0 1 0   = 10
   Dá»‹ch â†2: 0 0 1 0 1 0 0 0   = 40
                         â†‘ â†‘
                     Äiá»n 0 vÃ o

   10 << 2 = 10 Ã— 4 = 40 âœ“  (Má»—i dá»‹ch trÃ¡i = Ã—2)


Shift Right Logical (SHR) â€” VÃ­ dá»¥: 00101000 >> 2

   TrÆ°á»›c:   0 0 1 0 1 0 0 0   = 40
   Dá»‹ch â†’2: 0 0 0 0 1 0 1 0   = 10
             â†‘ â†‘
         Äiá»n 0 vÃ o

   40 >> 2 = 40 Ã· 4 = 10 âœ“  (Má»—i dá»‹ch pháº£i = Ã·2)


Barrel Shifter â€” Dá»‹ch N bit trong 1 clock cycle:

   Máº¡ch tá»• há»£p dÃ¹ng MUXes nhiá»u táº§ng:

   Táº§ng 0: MUX quyáº¿t Ä‘á»‹nh dá»‹ch 0 hay 1 bit   (dá»±a trÃªn shift[0])
   Táº§ng 1: MUX quyáº¿t Ä‘á»‹nh dá»‹ch 0 hay 2 bits  (dá»±a trÃªn shift[1])
   Táº§ng 2: MUX quyáº¿t Ä‘á»‹nh dá»‹ch 0 hay 4 bits  (dá»±a trÃªn shift[2])
   Táº§ng 3: MUX quyáº¿t Ä‘á»‹nh dá»‹ch 0 hay 8 bits  (dá»±a trÃªn shift[3])
   Táº§ng 4: MUX quyáº¿t Ä‘á»‹nh dá»‹ch 0 hay 16 bits (dá»±a trÃªn shift[4])

   â†’ 5 táº§ng MUX = dá»‹ch báº¥t ká»³ 0-31 bit cho sá»‘ 32-bit!
   â†’ Tá»•ng: ~32 MUXes Ã— 5 táº§ng Ã— 12 transistors = ~1,920 transistors


   Input:    [b31][b30][b29]...[b1][b0]
                â”‚    â”‚    â”‚        â”‚   â”‚
             â”Œâ”€â”€â–¼â”€â”€â”€â”€â–¼â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â–¼â”€â”€â”
             â”‚  Táº§ng 0: Shift 0 or 1?     â”‚ â† shift[0]
             â””â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”˜
             â”Œâ”€â”€â–¼â”€â”€â”€â”€â–¼â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â–¼â”€â”€â”
             â”‚  Táº§ng 1: Shift 0 or 2?     â”‚ â† shift[1]
             â””â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”˜
             â”Œâ”€â”€â–¼â”€â”€â”€â”€â–¼â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â–¼â”€â”€â”
             â”‚  Táº§ng 2: Shift 0 or 4?     â”‚ â† shift[2]
             â””â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”˜
                â”‚    â”‚    â”‚        â”‚   â”‚
             ... (táº§ng 3, 4)
                â”‚    â”‚    â”‚        â”‚   â”‚
             [r31][r30][r29]...[r1][r0]  = Result
```

#### > Code to Hardware: SHL / SHR
1.  **C#:** `int x = a << 2;` (hoáº·c `a * 4`)
2.  **Assembly (x86):** `SHL EAX, 2`
3.  **Hardware:**
    *   TÃ­n hiá»‡u Ä‘iá»‡n cháº¡y qua táº§ng MUX sá»‘ 1 (dá»‹ch 2 bit).
    *   Bá» qua cÃ¡c táº§ng MUX khÃ¡c.
    *   Káº¿t quáº£ cÃ³ ngay trong 1 cycle. Nhanh hÆ¡n máº¡ch nhÃ¢n (`IMUL`) nhiá»u (máº¥t 3-4 cycles).

> **Káº¿t ná»‘i Unity:** Trong Burst-compiled code, `x << n` hoáº·c `x >> n` = 1 lá»‡nh Assembly (`SHL`/`SHR`). Bitwises operations trong Lab 1 (BitFlags) â€” má»—i shift cháº¡y qua chÃ­nh máº¡ch Barrel Shifter nÃ y. Shift nhanh hÆ¡n multiply (`x * 4` = `x << 2`), Ä‘Ã¢y lÃ  lÃ½ do compilers tá»± convert `x * 2^n` thÃ nh shift!

---

### 5.7. Multiplier â€” Máº¡ch nhÃ¢n (Shift-and-Add)

**NhÃ¢n chá»‰ lÃ  cá»™ng láº·p láº¡i** â€” nhÆ°ng thÃ´ng minh hÆ¡n: shift-and-add.

```
NhÃ¢n nhá»‹ phÃ¢n giá»‘ng nhÃ¢n tháº­p phÃ¢n trÃªn giáº¥y:

   VÃ­ dá»¥: 0101 Ã— 0011 (5 Ã— 3):

         0 1 0 1    (A = 5)
       Ã— 0 0 1 1    (B = 3)
       â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
         0 1 0 1    â† A Ã— B[0] = A Ã— 1 = A          (khÃ´ng shift)
       0 1 0 1 0    â† A Ã— B[1] = A Ã— 1 = A << 1     (shift trÃ¡i 1)
     0 0 0 0 0 0    â† A Ã— B[2] = A Ã— 0 = 0           (skip)
   0 0 0 0 0 0 0    â† A Ã— B[3] = A Ã— 0 = 0           (skip)
   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
     0 0 0 1 1 1 1  = 15 âœ“

   Quy táº¯c:
   - Náº¿u bit B[i] = 1: Cá»™ng A Ä‘Ã£ shift trÃ¡i i bit
   - Náº¿u bit B[i] = 0: Bá» qua (cá»™ng 0)
   - Tá»•ng táº¥t cáº£ partial products = káº¿t quáº£


Máº¡ch Multiplier 4-bit:

   A[3:0]    B[3:0]
     â”‚          â”‚
     â”‚    â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”
     â”‚    â”‚ B[0]=1?   â”‚ â†’ Partial Product 0 = A[3:0] AND B[0]
     â”‚    â”‚ B[1]=1?   â”‚ â†’ Partial Product 1 = (A[3:0] AND B[1]) << 1
     â”‚    â”‚ B[2]=1?   â”‚ â†’ Partial Product 2 = (A[3:0] AND B[2]) << 2
     â”‚    â”‚ B[3]=1?   â”‚ â†’ Partial Product 3 = (A[3:0] AND B[3]) << 3
     â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     â”‚         â”‚
     â”‚    â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”
     â”‚    â”‚  Adder  â”‚  â† Cá»™ng táº¥t cáº£ partial products
     â”‚    â”‚  Tree   â”‚    (Wallace Tree hoáº·c Dadda Tree)
     â”‚    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
     â”‚         â”‚
          Result[7:0]  â† Káº¿t quáº£ 8-bit (4-bit Ã— 4-bit = tá»‘i Ä‘a 8-bit)


   â— "B[i] AND A" = 4 AND gates (má»—i bit) â†’ quyáº¿t Ä‘á»‹nh cá»™ng A hay 0
   â— Partial products cá»™ng báº±ng Adder tree
   â— Káº¿t quáº£: width gáº¥p Ä‘Ã´i (4-bit Ã— 4-bit = 8-bit, 32Ã—32 = 64-bit)
   â— Transistor count: Multiplier 32-bit = ~30,000-50,000 transistors
     (Äáº®T hÆ¡n nhiá»u so vá»›i Adder ~1,300!)


Wallace Tree â€” Cá»™ng nhanh partial products:

   Thay vÃ¬ cá»™ng tuáº§n tá»± (P0+P1, rá»“i +P2, rá»“i +P3...):
   â†’ Wallace Tree cá»™ng SONG SONG báº±ng cÃ¡ch dÃ¹ng Full Adders liÃªn táº§ng

   Táº§ng 1: NhÃ³m 3 partial products â†’ FA â†’ giáº£m xuá»‘ng 2 dÃ²ng
   Táº§ng 2: NhÃ³m tiáº¿p â†’ giáº£m tiáº¿p
   ...
   Táº§ng cuá»‘i: 1 phÃ©p cá»™ng cuá»‘i cÃ¹ng

   â†’ Thay vÃ¬ O(N) táº§ng cá»™ng tuáº§n tá»± â†’ O(log N) táº§ng!
   â†’ Multiplier 32-bit hoÃ n thÃ nh trong ~3-4 clock cycles thay vÃ¬ ~32
```

#### > Code to Hardware: MUL / IMUL
1.  **C#:** `float3 c = a * b;`
2.  **Assembly (Burst AVX):** `VMULPS YMM0, YMM1, YMM2`
3.  **Hardware:**
    *   Lá»‡nh nÃ y kÃ­ch hoáº¡t **8 bá»™ nhÃ¢n FPU** cháº¡y song song (vÃ¬ YMM lÃ  256-bit chá»©a 8 floats).
    *   Má»—i bá»™ nhÃ¢n tiÃªu tá»‘n khoáº£ng 3-5 clock cycles (latency) nhÆ°ng cÃ³ thá»ƒ pipelined (throughput 0.5-1 cycle).

> **Káº¿t ná»‘i Unity:** Má»—i `float3 result = a * b` trong Burst Job = 3 phÃ©p nhÃ¢n float. Má»—i phÃ©p nhÃ¢n cháº¡y qua FPU Multiplier (~50,000 transistors). SIMD AVX2: `VMULPS ymm0, ymm1, ymm2` = 8 phÃ©p nhÃ¢n song song â€” 8 multiplier units cháº¡y cÃ¹ng lÃºc!

---

### 5.8. Comparator â€” Máº¡ch so sÃ¡nh

**So sÃ¡nh A vÃ  B** â†’ xuáº¥t ra flags: A==B? A>B? A<B?

```
So sÃ¡nh 1 bit (A vs B):

   A == B:  NOT(A XOR B)     â† XOR = khÃ¡c nhau â†’ NOT â†’ giá»‘ng nhau!
   A > B:   A AND (NOT B)    â† A=1 vÃ  B=0 â†’ A lá»›n hÆ¡n
   A < B:   (NOT A) AND B    â† A=0 vÃ  B=1 â†’ A nhá» hÆ¡n


So sÃ¡nh nhiá»u bit â€” Tá»« bit cao nháº¥t xuá»‘ng:

   VÃ­ dá»¥: A = 0110 (6), B = 0100 (4)

   Bit 3: A[3]=0, B[3]=0 â†’ Báº±ng â†’ XÃ©t bit tiáº¿p
   Bit 2: A[2]=1, B[2]=1 â†’ Báº±ng â†’ XÃ©t bit tiáº¿p
   Bit 1: A[1]=1, B[1]=0 â†’ A > B â†’ Dá»ªNG! Káº¿t quáº£: A > B âœ“


Máº¡ch Comparator 4-bit (cascade):

   A[3] B[3]     A[2] B[2]     A[1] B[1]     A[0] B[0]
     â”‚   â”‚         â”‚   â”‚         â”‚   â”‚         â”‚   â”‚
   â”Œâ”€â–¼â”€â”€â”€â–¼â”€â”     â”Œâ”€â–¼â”€â”€â”€â–¼â”€â”     â”Œâ”€â–¼â”€â”€â”€â–¼â”€â”     â”Œâ”€â–¼â”€â”€â”€â–¼â”€â”
   â”‚ 1-bit â”‚     â”‚ 1-bit â”‚     â”‚ 1-bit â”‚     â”‚ 1-bit â”‚
   â”‚ Comp  â”‚     â”‚ Comp  â”‚     â”‚ Comp  â”‚     â”‚ Comp  â”‚
   â”‚ #3    â”‚     â”‚ #2    â”‚     â”‚ #1    â”‚     â”‚ #0    â”‚
   â””â”€â”€â”€â”¬â”€â”€â”€â”˜     â””â”€â”€â”€â”¬â”€â”€â”€â”˜     â””â”€â”€â”€â”¬â”€â”€â”€â”˜     â””â”€â”€â”€â”¬â”€â”€â”€â”˜
       â”‚ EQ,GT,LT    â”‚             â”‚             â”‚
       â””â”€â”€priorityâ”€â”€â–ºâ””â”€â”€priorityâ”€â”€â–ºâ””â”€â”€priorityâ”€â”€â–ºâ””â”€â”€â–º Flags
                                                       â”‚
                                                  Zero (A==B)
                                                  Negative (A<B)
                                                  Carry (A>B)

   Output â†’ CPU Flags Register:
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚  Z (Zero)    = 1 náº¿u A == B                     â”‚
   â”‚  N (Negative)= 1 náº¿u A < B (káº¿t quáº£ A-B < 0)   â”‚
   â”‚  C (Carry)   = 1 náº¿u A > B (overflow khi trá»«)   â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

   CPU dÃ¹ng flags nÃ y cho "branch instructions":
     CMP R1, R2     â†’ Subtractor: R1 - R2, ghi flags
     JE  label      â†’ Nháº£y náº¿u Z=1 (Jump if Equal)
     JG  label      â†’ Nháº£y náº¿u Z=0 AND N=0 (Jump if Greater)
     JL  label      â†’ Nháº£y náº¿u N=1 (Jump if Less)
```

#### > Code to Hardware: CMP + JUMP
1.  **C#:** `if (health <= 0) Die();`
2.  **Assembly:**
    ```asm
    CMP  EAX, 0      ; So sÃ¡nh EAX (health) vá»›i 0 -> Máº¡ch Comparator cháº¡y
    JLE  Label_Die   ; Jump if Less or Equal (Kiá»ƒm tra Flag Z=1 hoáº·c N=1)
    ```
3.  **Hardware:**
    *   `CMP` thá»±c cháº¥t lÃ  phÃ©p trá»« `health - 0` mÃ  **bá» qua káº¿t quáº£**, chá»‰ giá»¯ láº¡i Flags.
    *   Náº¿u `health=0`, káº¿t quáº£ trá»« = 0 â†’ Flag Z báº­t lÃªn 1.
    *   Lá»‡nh `JLE` chá»‰ nhÃ¬n vÃ o Flag Z vÃ  N Ä‘á»ƒ quyáº¿t Ä‘á»‹nh náº¡p lá»‡nh tiáº¿p theo tá»« Ä‘Ã¢u.

> **Káº¿t ná»‘i Unity:** Má»—i `if (health <= 0)` trong C# â†’ Burst/IL2CPP compile thÃ nh `CMP` + `JLE`. `CMP` = máº¡ch Subtractor (tÃ­nh `health - 0`) + ghi flags. `JLE` = kiá»ƒm tra flags Z hoáº·c N. Branch prediction (Chapter 3) dá»± Ä‘oÃ¡n káº¿t quáº£ flags TRÆ¯á»šC KHI comparator hoÃ n thÃ nh!

---

### 5.9. ALU (Arithmetic Logic Unit) â€” Bá»™ nÃ£o hoÃ n chá»‰nh

BÃ¢y giá» ta tháº¥y ALU = **ghÃ©p Táº¤T Cáº¢ máº¡ch trÃªn báº±ng MUX**:

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚               ALU (32-bit)                    â”‚
                    â”‚                                              â”‚
   A (32-bit) â”€â”€â”€â”€â”€â–ºâ”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                            â”‚
                    â”‚  â”‚   Adder     â”‚â”€â”€â”€ Káº¿t quáº£ náº¿u ADD         â”‚
   B (32-bit) â”€â”€â”€â”€â”€â–ºâ”‚  â”‚ (1,280 tr.) â”‚                            â”‚
                    â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                            â”‚
                    â”‚  â”‚ Subtractor  â”‚â”€â”€â”€ Káº¿t quáº£ náº¿u SUB         â”‚
                    â”‚  â”‚ (=Adder+XOR)â”‚  (dÃ¹ng láº¡i Adder!)         â”‚
                    â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                            â”‚
                    â”‚  â”‚  Multiplier â”‚â”€â”€â”€ Káº¿t quáº£ náº¿u MUL         â”‚
                    â”‚  â”‚(30,000 tr.) â”‚                  â”‚         â”‚
                    â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                  â”‚         â”‚
                    â”‚  â”‚  AND (32Ã—)  â”‚â”€â”€â”€ Káº¿t quáº£ náº¿u ANDâ”‚         â”‚
                    â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                  â”‚  â”Œâ”€â”€â”€â”€â”€â”â”‚
                    â”‚  â”‚  OR  (32Ã—)  â”‚â”€â”€â”€ Káº¿t quáº£ náº¿u ORâ”‚  â”‚ MUX â”‚â”‚â”€â”€â–º Result
                    â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                  â”‚  â”‚ 8:1 â”‚â”‚
                    â”‚  â”‚  XOR (32Ã—)  â”‚â”€â”€â”€ Káº¿t quáº£ náº¿u XORâ”‚ â”‚     â”‚â”‚
                    â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                  â”‚  â””â”€â”€â”¬â”€â”€â”˜â”‚
                    â”‚  â”‚  Shifter    â”‚â”€â”€â”€ Káº¿t quáº£ náº¿u SHLâ”‚    â”‚   â”‚
                    â”‚  â”‚ (1,920 tr.) â”‚                  â”‚    â”‚   â”‚
                    â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                  â”‚    â”‚   â”‚
                    â”‚  â”‚ Comparator  â”‚â”€â”€â”€ Flags â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚ FLAGâ”‚   â”‚
                    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                       REG â”‚
                    â”‚                                              â”‚
   Opcode (3-bit) â”€â”€â–ºâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Select line cho MUX â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚                                              â”‚
                    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
                    â”‚  â”‚ Opcode Map:                             â”‚ â”‚
                    â”‚  â”‚   000 = ADD    100 = AND                â”‚ â”‚
                    â”‚  â”‚   001 = SUB    101 = OR                 â”‚ â”‚
                    â”‚  â”‚   010 = MUL    110 = XOR                â”‚ â”‚
                    â”‚  â”‚   011 = SHL/R  111 = CMP                â”‚ â”‚
                    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
                    â”‚                                              â”‚
                    â”‚  Tá»•ng: ~50,000-80,000 transistors             â”‚
                    â”‚  CPU hiá»‡n Ä‘áº¡i: 4-8 ALU + FPU per core       â”‚
                    â”‚  GPU: 128 ALU per SM Ã— 46 SM = 5,888 ALU!   â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**VÃ­ dá»¥ cá»¥ thá»ƒ â€” Lá»‡nh `ADD R1, R2`:**
```
BÆ°á»›c 1: CPU Ä‘á»c lá»‡nh "ADD" â†’ Giáº£i mÃ£ Opcode = 0010
BÆ°á»›c 2: Láº¥y giÃ¡ trá»‹ R1 (= 5 = 00000101) vÃ  R2 (= 3 = 00000011) tá»« Registers
BÆ°á»›c 3: ALU nháº­n A=R1, B=R2, Opcode=ADD
BÆ°á»›c 4: MUX chá»n output tá»« Adder
BÆ°á»›c 5: Adder tÃ­nh: 00000101 + 00000011 = 00001000 (= 8)
BÆ°á»›c 6: Káº¿t quáº£ 8 ghi láº¡i vÃ o R1

â†’ Táº¥t cáº£ diá»…n ra trong 1 clock cycle (~0.2 nanosecond á»Ÿ 5GHz)
â†’ Chá»‰ lÃ  electron cháº¡y qua ~1,300 transistors trong Adder
```

---

## 6. Káº¿t ná»‘i tá»›i Unity â€” Táº¡i sao Ä‘iá»u nÃ y quan trá»ng?

### 6.1. PhÃ©p tÃ­nh trong Shader chÃ­nh lÃ  ALU Ä‘ang cháº¡y

```csharp
// Vertex Shader (cháº¡y trÃªn GPU):
float4 clipPos = mul(UNITY_MATRIX_MVP, vertexPos);
```

PhÃ©p nhÃ¢n ma tráº­n `mul()` nÃ y = **16 phÃ©p nhÃ¢n + 12 phÃ©p cá»™ng** `float`.
Má»—i phÃ©p tÃ­nh `float` sá»­ dá»¥ng má»™t **FPU (Floating Point Unit)** â€” phiÃªn báº£n ALU cho sá»‘ thá»±c.

Vá»›i 10,000 vertices â†’ GPU thá»±c hiá»‡n **280,000 phÃ©p tÃ­nh** chá»‰ cho bÆ°á»›c MVP transform.
Má»—i phÃ©p tÃ­nh = hÃ ng nghÃ¬n transistor Ä‘Ã³ng/má»Ÿ trong FPU.

### 6.2. Táº¡i sao NAND quan trá»ng cho Game Developer?

```
SSD trong mÃ¡y báº¡n = hÃ ng tá»· NAND Gates xáº¿p chá»“ng lÃªn nhau (3D NAND).
  â†’ Load texture, load scene, streaming assets = Ä‘á»c tá»« NAND Flash.
  â†’ SSD nhanh hÆ¡n HDD vÃ¬ NAND truy cáº­p tá»©c thá»i (khÃ´ng quay Ä‘Ä©a).

RAM trong mÃ¡y báº¡n = hÃ ng tá»· transistors Ä‘Æ¡n (DRAM).
  â†’ Má»—i pixel trong RenderTexture = dá»¯ liá»‡u náº±m trÃªn DRAM.
  â†’ GC allocation trong C# = cáº¥p phÃ¡t thÃªm vÃ¹ng DRAM má»›i.
```

### 6.3. Táº¡i sao kÃ­ch thÆ°á»›c transistor áº£nh hÆ°á»Ÿng Ä‘áº¿n game?

| Transistor nhá» hÆ¡n â†’ | LÃ½ do | Há»‡ quáº£ cho Game |
| :--- | :--- | :--- |
| Nhiá»u transistor hÆ¡n/chip | Nhiá»u ALU hÆ¡n, nhiá»u cores hÆ¡n | Cháº¡y Ä‘Æ°á»£c nhiá»u logic & render phá»©c táº¡p hÆ¡n |
| TiÃªu thá»¥ Ã­t Ä‘iá»‡n hÆ¡n | Ãt nhiá»‡t â†’ clock speed cao hÆ¡n | FPS cao hÆ¡n á»Ÿ cÃ¹ng TDP |
| Tá»‘c Ä‘á»™ Ä‘Ã³ng/má»Ÿ nhanh hÆ¡n | Khoáº£ng cÃ¡ch electron di chuyá»ƒn ngáº¯n hÆ¡n | Má»—i clock cycle nhanh hÆ¡n |

> **Káº¿t luáº­n Chapter 1:** Má»—i dÃ²ng code báº¡n viáº¿t â€” tá»« `if (health <= 0)` Ä‘áº¿n `Shader.SetFloat()` â€” cuá»‘i cÃ¹ng Ä‘á»u biáº¿n thÃ nh tÃ­n hiá»‡u Ä‘iá»‡n cháº¡y qua hÃ ng tá»· transistor. Hiá»ƒu Ä‘iá»u nÃ y khÃ´ng chá»‰ lÃ  kiáº¿n thá»©c lÃ½ thuyáº¿t, mÃ  lÃ  ná»n táº£ng Ä‘á»ƒ báº¡n hiá»ƒu táº¡i sao **cÃ¡ch tá»• chá»©c dá»¯ liá»‡u** (DOD) vÃ  **cÃ¡ch viáº¿t shader** (branchless) láº¡i áº£nh hÆ°á»Ÿng trá»±c tiáº¿p Ä‘áº¿n hiá»‡u nÄƒng.

---

## 7. Máº£nh ghÃ©p cÃ²n thiáº¿u â€” Káº» Ä‘Ã£ quÃªn mÃ¬nh lÃ  ai

ChÃºng ta Ä‘Ã£ xÃ¢y dá»±ng Ä‘Æ°á»£c ALU â€” má»™t cá»— mÃ¡y tÃ­nh toÃ¡n siÃªu viá»‡t tá»« hÃ ng nghÃ¬n cá»•ng logic.
- NÃ³ cÃ³ thá»ƒ tÃ­nh `5000 + 3000` trong nhÃ¡y máº¯t.
- NÃ³ cÃ³ thá»ƒ so sÃ¡nh `health <= 0` cá»±c nhanh.

**NHÆ¯NG... cÃ³ má»™t váº¥n Ä‘á» cháº¿t ngÆ°á»i:**
Ngay khi dÃ²ng Ä‘iá»‡n Ä‘i qua, cá»•ng logic tráº£ vá» káº¿t quáº£, vÃ  sau Ä‘Ã³... **nÃ³ quÃªn sáº¡ch**.
- Input táº¯t â†’ Output táº¯t.
- KhÃ´ng cÃ³ cÃ¡ch nÃ o Ä‘á»ƒ lÆ°u sá»‘ "8000" láº¡i Ä‘á»ƒ dÃ¹ng cho phÃ©p tÃ­nh sau.

Má»™t CPU mÃ  khÃ´ng cÃ³ bá»™ nhá»› (Memory) thÃ¬ chá»‰ lÃ  má»™t chiáº¿c mÃ¡y tÃ­nh bá» tÃºi khÃ´ng cÃ³ nÃºt "M+" â€” vÃ´ dá»¥ng vá»›i cÃ¡c chÆ°Æ¡ng trÃ¬nh phá»©c táº¡p.

Äá»ƒ biáº¿n chiáº¿c mÃ¡y tÃ­nh nÃ y thÃ nh má»™t **Computer** thá»±c thá»¥, ta cáº§n má»™t loáº¡i máº¡ch Ä‘iá»‡n má»›i: Má»™t loáº¡i máº¡ch cÃ³ thá»ƒ **tá»± duy trÃ¬ dÃ²ng Ä‘iá»‡n** cá»§a chÃ­nh nÃ³.

ğŸ‘‰ **Má»i bÆ°á»›c sang Chapter 2: NÆ¡i ta há»c cÃ¡ch "báº«y" electron Ä‘á»ƒ táº¡o ra KÃ½ á»©c.**

---

> **ChÆ°Æ¡ng tiáº¿p theo:** [Chapter 2 â€” Memory & Storage: Tá»« Flip-flop Ä‘áº¿n RAM]() â€” CÃ¡ch transistor táº¡o ra bá»™ nhá»›, vÃ  táº¡i sao Memory Hierarchy lÃ  chÃ¬a khÃ³a cá»§a hiá»‡u nÄƒng DOTS.

---
*Chapter 1 â€” NghiÃªn cá»©u cho Unity High-Performance Agent*
