SystemVerilog code to generate the pattern 1,1,1,2,2,2,3,3,3,...

The end the of the gereated pattern can be provided by setting tr.maxm. The default value of maxm = 5.

The simulation results are logged at the end of the program after simulating on Synopsys VCS.
