v 20110115 2
T 2500 1600 9 14 1 1 0 4 1
XC6SLX9
T 300 5800 8 10 0 0 0 0 1
description=Spartan-6 LX9 FPGA
T 300 5600 8 10 0 0 0 0 1
footprint=LQFP144_20
T 4400 3300 8 10 1 1 0 6 1
refdes=U?
T 300 6200 8 10 0 0 0 0 1
numslots=0
B 500 500 4000 2700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 6000 8 10 0 0 0 0 1
device=XC6SLX9
T 2500 1400 9 10 1 1 0 4 1
I/O BANK 2
P 4800 2400 4500 2400 1 0 0
{
T 4600 2450 5 8 1 1 0 0 1
pinnumber=51
T 4600 2550 5 8 0 1 0 2 1
pinseq=51
T 4450 2400 9 8 1 1 0 7 1
pinlabel=(GCLK31) L31P
T 4450 2400 5 8 0 1 0 8 1
pintype=io
}
P 200 2400 500 2400 1 0 0
{
T 405 2445 5 8 1 1 0 6 1
pinnumber=67
T 400 2550 5 8 0 1 0 8 1
pinseq=67
T 555 2395 9 8 1 1 0 1 1
pinlabel=L2P (CMPCLK)
T 550 2400 5 8 0 1 0 2 1
pintype=io
}
P 200 2200 500 2200 1 0 0
{
T 405 2245 5 8 1 1 0 6 1
pinnumber=66
T 400 2350 5 8 0 1 0 8 1
pinseq=66
T 555 2195 9 8 1 1 0 1 1
pinlabel=L2N (CMPMOSI)
T 550 2200 5 8 0 1 0 2 1
pintype=io
}
P 200 1900 500 1900 1 0 0
{
T 405 1945 5 8 1 1 0 6 1
pinnumber=62
T 400 2050 5 8 0 1 0 8 1
pinseq=62
T 555 1895 9 8 1 1 0 1 1
pinlabel=L12P
T 550 1900 5 8 0 1 0 2 1
pintype=io
}
P 200 1700 500 1700 1 0 0
{
T 405 1745 5 8 1 1 0 6 1
pinnumber=61
T 400 1850 5 8 0 1 0 8 1
pinseq=61
T 555 1695 9 8 1 1 0 1 1
pinlabel=L12N
T 550 1700 5 8 0 1 0 2 1
pintype=io
}
P 200 1400 500 1400 1 0 0
{
T 405 1445 5 8 1 1 0 6 1
pinnumber=58
T 400 1550 5 8 0 1 0 8 1
pinseq=58
T 555 1395 9 8 1 1 0 1 1
pinlabel=L14P
T 550 1400 5 8 0 1 0 2 1
pintype=io
}
P 200 1200 500 1200 1 0 0
{
T 405 1245 5 8 1 1 0 6 1
pinnumber=57
T 400 1350 5 8 0 1 0 8 1
pinseq=57
T 555 1195 9 8 1 1 0 1 1
pinlabel=L14N
T 550 1200 5 8 0 1 0 2 1
pintype=io
}
P 200 900 500 900 1 0 0
{
T 405 945 5 8 1 1 0 6 1
pinnumber=56
T 400 1050 5 8 0 1 0 8 1
pinseq=56
T 555 895 9 8 1 1 0 1 1
pinlabel=L30P (GCLK1)
T 550 900 5 8 0 1 0 2 1
pintype=io
}
P 200 700 500 700 1 0 0
{
T 405 745 5 8 1 1 0 6 1
pinnumber=55
T 400 850 5 8 0 1 0 8 1
pinseq=55
T 555 695 9 8 1 1 0 1 1
pinlabel=L30N (GCLK0)
T 550 700 5 8 0 1 0 2 1
pintype=io
}
P 4800 2200 4500 2200 1 0 0
{
T 4600 2250 5 8 1 1 0 0 1
pinnumber=50
T 4600 2350 5 8 0 1 0 2 1
pinseq=50
T 4450 2200 9 8 1 1 0 7 1
pinlabel=(GCLK30) L31N
T 4450 2200 5 8 0 1 0 8 1
pintype=io
}
P 4800 1700 4500 1700 1 0 0
{
T 4600 1750 5 8 1 1 0 0 1
pinnumber=45
T 4600 1850 5 8 0 1 0 2 1
pinseq=45
T 4450 1700 9 8 1 1 0 7 1
pinlabel=L49N
T 4450 1700 5 8 0 1 0 8 1
pintype=io
}
P 4800 1900 4500 1900 1 0 0
{
T 4600 1950 5 8 1 1 0 0 1
pinnumber=46
T 4600 2050 5 8 0 1 0 2 1
pinseq=46
T 4450 1900 9 8 1 1 0 7 1
pinlabel=L49P
T 4450 1900 5 8 0 1 0 8 1
pintype=io
}
P 4800 1200 4500 1200 1 0 0
{
T 4600 1250 5 8 1 1 0 0 1
pinnumber=43
T 4600 1350 5 8 0 1 0 2 1
pinseq=43
T 4450 1200 9 8 1 1 0 7 1
pinlabel=L62N
T 4450 1200 5 8 0 1 0 8 1
pintype=io
}
P 4800 1400 4500 1400 1 0 0
{
T 4600 1450 5 8 1 1 0 0 1
pinnumber=44
T 4600 1550 5 8 0 1 0 2 1
pinseq=44
T 4450 1400 9 8 1 1 0 7 1
pinlabel=L62P
T 4450 1400 5 8 0 1 0 8 1
pintype=io
}
P 4800 700 4500 700 1 0 0
{
T 4600 750 5 8 1 1 0 0 1
pinnumber=40
T 4600 850 5 8 0 1 0 2 1
pinseq=40
T 4450 700 9 8 1 1 0 7 1
pinlabel=L64N
T 4450 700 5 8 0 1 0 8 1
pintype=io
}
P 4800 900 4500 900 1 0 0
{
T 4600 950 5 8 1 1 0 0 1
pinnumber=41
T 4600 1050 5 8 0 1 0 2 1
pinseq=41
T 4450 900 9 8 1 1 0 7 1
pinlabel=L64P
T 4450 900 5 8 0 1 0 8 1
pintype=io
}
P 4800 3000 4500 3000 1 0 0
{
T 4600 3050 5 8 1 1 0 0 1
pinnumber=47
T 4600 3150 5 8 0 1 0 2 1
pinseq=47
T 4450 3000 9 8 1 1 0 7 1
pinlabel=VREF
T 4450 3000 5 8 0 1 0 8 1
pintype=pwr
}
