#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct 22 03:57:16 2020
# Process ID: 14580
# Current directory: E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24248 E:\Code\Vivado\Lab 3\Parameterized Ping Pong Counter\Parameterized Ping Pong Counter.xpr
# Log file: E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/vivado.log
# Journal file: E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1029.535 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab3_Team3_Parameterized_Ping_Pong_Counter_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab3_Team3_Parameterized_Ping_Pong_Counter_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parameterized_Ping_Pong_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.srcs/sources_1/new/Lab3_Team3_Parameterized_Ping_Pong_Counter_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab3_Team3_Parameterized_Ping_Pong_Counter_t
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.535 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.sim/sim_1/behav/xsim'
"xelab -wto 82bf5d855dba4ddba450fdffd549ab31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab3_Team3_Parameterized_Ping_Pong_Counter_t_behav xil_defaultlib.Lab3_Team3_Parameterized_Ping_Pong_Counter_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 82bf5d855dba4ddba450fdffd549ab31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab3_Team3_Parameterized_Ping_Pong_Counter_t_behav xil_defaultlib.Lab3_Team3_Parameterized_Ping_Pong_Counter_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Parameterized_Ping_Pong_Counter
Compiling module xil_defaultlib.Lab3_Team3_Parameterized_Ping_Po...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab3_Team3_Parameterized_Ping_Pong_Counter_t_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/Code/Vivado/Lab -notrace
couldn't read file "E:/Code/Vivado/Lab": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 22 04:03:35 2020...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1029.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab3_Team3_Parameterized_Ping_Pong_Counter_t_behav -key {Behavioral:sim_1:Functional:Lab3_Team3_Parameterized_Ping_Pong_Counter_t} -tclbatch {Lab3_Team3_Parameterized_Ping_Pong_Counter_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Lab3_Team3_Parameterized_Ping_Pong_Counter_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 58 ns : File "E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.srcs/sources_1/new/Lab3_Team3_Parameterized_Ping_Pong_Counter_t.v" Line 58
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.535 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab3_Team3_Parameterized_Ping_Pong_Counter_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1029.535 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab3_Team3_Parameterized_Ping_Pong_Counter_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab3_Team3_Parameterized_Ping_Pong_Counter_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parameterized_Ping_Pong_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.srcs/sources_1/new/Lab3_Team3_Parameterized_Ping_Pong_Counter_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab3_Team3_Parameterized_Ping_Pong_Counter_t
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.sim/sim_1/behav/xsim'
"xelab -wto 82bf5d855dba4ddba450fdffd549ab31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab3_Team3_Parameterized_Ping_Pong_Counter_t_behav xil_defaultlib.Lab3_Team3_Parameterized_Ping_Pong_Counter_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 82bf5d855dba4ddba450fdffd549ab31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab3_Team3_Parameterized_Ping_Pong_Counter_t_behav xil_defaultlib.Lab3_Team3_Parameterized_Ping_Pong_Counter_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Parameterized_Ping_Pong_Counter
Compiling module xil_defaultlib.Lab3_Team3_Parameterized_Ping_Po...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab3_Team3_Parameterized_Ping_Pong_Counter_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 73 ns : File "E:/Code/Vivado/Lab 3/Parameterized Ping Pong Counter/Parameterized Ping Pong Counter.srcs/sources_1/new/Lab3_Team3_Parameterized_Ping_Pong_Counter_t.v" Line 62
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1093.547 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {E:/Code/Vivado/Lab 3/FPGA/FPGA.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Oct 22 05:02:40 2020] Launched synth_1...
Run output will be captured here: E:/Code/Vivado/Lab 3/FPGA/FPGA.runs/synth_1/runme.log
[Thu Oct 22 05:02:41 2020] Launched impl_1...
Run output will be captured here: E:/Code/Vivado/Lab 3/FPGA/FPGA.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1093.547 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711457A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2204.258 ; gain = 1110.711
set_property PROGRAM.FILE {E:/Code/Vivado/Lab 3/FPGA/FPGA.runs/impl_1/Parameterized_Ping_Pong_Counter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Code/Vivado/Lab 3/FPGA/FPGA.runs/impl_1/Parameterized_Ping_Pong_Counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711457A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 22 18:09:32 2020...
