Qflow placement logfile created on 01 يناير, 2025 +01 18:05:30
Running vlog2Cel to generate input files for graywolf
vlog2Cel  -l  /usr/local/share/qflow/tech/osu050/osu050_stdcells.lef -u 100 -o /home/mounir/Desktop/proc_9/layout/processor_9_bits.cel /home/mounir/Desktop/proc_9/synthesis/processor_9_bits.rtlnopwr.v
No processor_9_bits.cel1 file found for project. . . no partial blockages to apply to layout.
No processor_9_bits.cel2 file found for project. . . continuing without pin placement hints
Running GrayWolf placement
graywolf  processor_9_bits

twflow version:2.1 date:Mon May 25 21:15:08 EDT 1992
Authors: Bill Swartz, Carl Sechen
         Yale University

syntax version:v1.1 date:Mon May 25 21:11:10 EDT 1992
TimberWolf System Syntax Checker
Authors: Carl Sechen, Kai-Win Lee, Bill Swartz,
         Dahe Chen, and Jimmy Lam
         Yale University

No syntax errors were found

syntax terminated normally with no errors and 0 warning[s]


----------------------------
Total stdcells     :32
Total cell width   :3.79e+04
Total cell height  :9.60e+04
Total cell area    :1.14e+08
Total core area    :1.14e+08
Average cell height:3.00e+03


nocut - replacement for Mincut version:v1.0 date:Mon May 25 21:09:40 EDT 1992
TimberWolf System Floorplan Setup Program
Authors: Carl Sechen, Bill Swartz,
         Yale University

Splitting processor_9_bits.cel into processor_9_bits.scel and processor_9_bits.mcel...
	done!


nocut - replacement for Mincut terminated normally with no errors and 0 warning[s]


TimberWolfMC version:v2.2 date:Mon May 25 21:18:34 EDT 1992
Authors: Carl Sechen, Bill Swartz, Kai-Win Lee
         Dahe Chen, and Jimmy Lam
         Yale University

config version:v1.0 date:Mon May 25 20:57:18 EDT 1992
Row configuration program
    Yale University


config switches:
	Graphics mode on
	config will inherit window



config terminated normally with no errors and 0 warning[s]


TimberWolfMC terminated normally with no errors and 0 warning[s]



TimberWolfSC switches:
	Graphics mode on
	TimberWolfSC will inherit window

TimberWolfSC version:v6.0 date:Mon May 25 21:19:07 EDT 1992
Row-Based Placement and Global Routing Program
Authors: Carl Sechen, Kai-Win Lee, and Bill Swartz,
         Yale University
  0 
  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 
151 152 153 154 155 156 157 158 
 block left edge is at -239
 the longest block length is 13680
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:12720
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   19
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 13680
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:12720
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   18
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 13680
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:12720
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   19
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 13680
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:12720
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   18
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 13680
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:12720
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   19
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 13680
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:12720
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   20
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 13680
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:12720
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   16
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -239
 the longest block length is 13680
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:1   Its length is:12720
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   20
 removing redundant feed-through pins
 the connectivity of all the nets is verified


***********************************************
*ACTUAL* FINAL NUMBER OF ROUTING TRACKS: 16
***********************************************


TimberWolfSC terminated normally with no errors and 0 warning[s]


twflow terminated normally with no errors and 0 warning[s]

Running getantennacell to determine cell to use for antenna anchors.
getantennacell.tcl processor_9_bits  /usr/local/share/qflow/tech/osu050/osu050_stdcells.lef 
Running getfillcell to determine cell to use for fill.
getfillcell.tcl processor_9_bits  /usr/local/share/qflow/tech/osu050/osu050_stdcells.lef FILL
Using cell FILL for fill
Running place2def to translate graywolf output to DEF format.
place2def.tcl processor_9_bits FILL 
Running place2def.tcl
DEF database: 100 units per micron
Limits: xbot = -885.0 ybot = -795.0 xtop = 12481 ytop = 9495.0
Core values: 120 150 12840 9150
Offsets: 120 150
3 routing layers
35 horizontal tracks from -600.0 to 9900.0 step 300 (M1, M3, ...)
57 vertical tracks from -720.0 to 12960.0 step 240 (M2, M4, ...)
Summary: Total components = 32
  Fill cells  = 0
  Other cells = 32
Done with place2def.tcl
Running addspacers to generate power stripes and align cell right edge
addspacers -stripe 8 225 PG -stripe 8.0 225.0 PG -p vdd -g gnd -f FILL -O -stripe 8.0 225.0 PG  -l  /usr/local/share/qflow/tech/osu050/osu050_stdcells.lef -o processor_9_bits_filled.def processor_9_bits
Warning:  Stretching requested, but not applicable.
Stripe pitch requested = 225, stripe pitch used = 225.6
Stripe width requested = 8, stripe width used = 9.6
Will not generate over-cell power stripes due to lack of route layers
Generating comb structures instead.
Initial core layout: (120 150) to (12840 9150) (scale um * 100)
Stripe pitch reduced from 225 to 225.6 to fit in layout
Running arrangepins to adjust pin positions for optimal routing.
arrangepins.tcl  processor_9_bits
Reading info file processor_9_bits.info. . .
Reading DEF file processor_9_bits.def. . .
Warning: pin DataIn has no bounding box.
Recalculating pin positions
Writing DEF file processor_9_bits_mod.def. . .
Done with arrangepins.tcl
DEF2Verilog -v /home/mounir/Desktop/proc_9/synthesis/processor_9_bits.rtlnopwr.v -o /home/mounir/Desktop/proc_9/synthesis/processor_9_bits_anno.v
-p vdd -g gnd  -l  /usr/local/share/qflow/tech/osu050/osu050_stdcells.lef processor_9_bits.def

Generating RTL verilog and SPICE netlist file in directory
   /home/mounir/Desktop/proc_9/synthesis
Files:
   Verilog: /home/mounir/Desktop/proc_9/synthesis/processor_9_bits.rtl.v
   Verilog: /home/mounir/Desktop/proc_9/synthesis/processor_9_bits.rtlnopwr.v
   Verilog: /home/mounir/Desktop/proc_9/synthesis/processor_9_bits.rtlbb.v
   Spice:   /home/mounir/Desktop/proc_9/synthesis/processor_9_bits.spc

Running vlog2Verilog.
vlog2Verilog -c -v vdd -g gnd -o processor_9_bits.rtl.v processor_9_bits_anno.v
vlog2Verilog -c -p -v vdd -g gnd -o processor_9_bits.rtlnopwr.v processor_9_bits_anno.v
vlog2Verilog -c -b -p -n -v vdd -g gnd -o processor_9_bits.rtlbb.v processor_9_bits_anno.v
Running vlog2Spice.
vlog2Spice -i -l  /usr/local/share/qflow/tech/osu050/osu050_stdcells.sp -o processor_9_bits.spc processor_9_bits.rtl.v
Placement script ended on 01 يناير, 2025 +01 18:05:32
