$date
	Tue Nov 19 19:27:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module microc_tb $end
$var wire 1 ! zero $end
$var wire 6 " Opcode [5:0] $end
$var parameter 4 # S0 $end
$var parameter 4 $ S1 $end
$var parameter 4 % S10 $end
$var parameter 4 & S2 $end
$var parameter 4 ' S3 $end
$var parameter 4 ( S4 $end
$var parameter 4 ) S5 $end
$var parameter 4 * S6 $end
$var parameter 4 + S7 $end
$var parameter 4 , S8 $end
$var parameter 4 - S9 $end
$var reg 3 . Op [2:0] $end
$var reg 1 / clk $end
$var reg 4 0 nextstate [3:0] $end
$var reg 1 1 reset $end
$var reg 1 2 s_inc $end
$var reg 1 3 s_inm $end
$var reg 4 4 state [3:0] $end
$var reg 1 5 we3 $end
$var reg 1 6 wez $end
$scope module microc2 $end
$var wire 3 7 Op [2:0] $end
$var wire 1 / clk $end
$var wire 1 1 reset $end
$var wire 1 2 s_inc $end
$var wire 1 3 s_inm $end
$var wire 1 5 we3 $end
$var wire 1 6 wez $end
$var wire 1 8 zero $end
$var wire 1 ! z $end
$var wire 8 9 salida_alu [7:0] $end
$var wire 8 : WD3 [7:0] $end
$var wire 4 ; WA3 [3:0] $end
$var wire 8 < RD2 [7:0] $end
$var wire 8 = RD1 [7:0] $end
$var wire 4 > RA2 [3:0] $end
$var wire 4 ? RA1 [3:0] $end
$var wire 10 @ PC_nuevo [9:0] $end
$var wire 10 A PC_incrementado [9:0] $end
$var wire 10 B PC_actual [9:0] $end
$var wire 6 C Opcode [5:0] $end
$var wire 16 D Instruccion [15:0] $end
$var wire 8 E Inmediato [7:0] $end
$var wire 10 F Dir_salto [9:0] $end
$scope module alu_inst $end
$var wire 3 G Op [2:0] $end
$var wire 8 H B [7:0] $end
$var wire 8 I A [7:0] $end
$var reg 8 J S [7:0] $end
$var reg 1 8 zero $end
$upscope $end
$scope module banco_registros $end
$var wire 4 K RA1 [3:0] $end
$var wire 4 L RA2 [3:0] $end
$var wire 4 M WA3 [3:0] $end
$var wire 1 / clk $end
$var wire 1 5 we3 $end
$var wire 8 N WD3 [7:0] $end
$var wire 8 O RD2 [7:0] $end
$var wire 8 P RD1 [7:0] $end
$upscope $end
$scope module memoria_programa $end
$var wire 16 Q Data [15:0] $end
$var wire 1 / clk $end
$var wire 10 R Address [9:0] $end
$upscope $end
$scope module mux_alu $end
$var wire 8 S D0 [7:0] $end
$var wire 8 T D1 [7:0] $end
$var wire 1 3 s $end
$var wire 8 U Y [7:0] $end
$var parameter 32 V WIDTH $end
$upscope $end
$scope module mux_pc $end
$var wire 10 W D0 [9:0] $end
$var wire 1 2 s $end
$var wire 10 X Y [9:0] $end
$var wire 10 Y D1 [9:0] $end
$var parameter 32 Z WIDTH $end
$upscope $end
$scope module registro_pc $end
$var wire 10 [ D [9:0] $end
$var wire 1 / clk $end
$var wire 1 1 reset $end
$var parameter 32 \ WIDTH $end
$var reg 10 ] Q [9:0] $end
$upscope $end
$scope module registro_zero $end
$var wire 1 6 carga $end
$var wire 1 / clk $end
$var wire 1 8 d $end
$var wire 1 1 reset $end
$var reg 1 ! q $end
$upscope $end
$scope module sum_pc $end
$var wire 10 ^ A [9:0] $end
$var wire 10 _ B [9:0] $end
$var wire 10 ` Y [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 \
b1010 Z
b1000 V
b1001 -
b1000 ,
b111 +
b110 *
b101 )
b100 (
b11 '
b10 &
b1010 %
b1 $
b0 #
$end
#0
$dumpvars
b1 `
b1 _
b0 ^
b0 ]
b101 [
b1 Y
b101 X
b101 W
b0 U
b101 T
b0 S
b0 R
b100000000000101 Q
b0 P
b0 O
b0 N
b101 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b101 F
b101 E
b100000000000101 D
b10000 C
b0 B
b1 A
b101 @
b0 ?
b0 >
b0 =
b0 <
b101 ;
b0 :
b0 9
18
b0 7
06
05
b0 4
03
02
11
bx 0
0/
b0 .
b10000 "
0!
$end
#1000
1/
#2000
b1 4
b101 :
b101 N
b101 U
b1 @
b1 X
b1 [
b1 0
15
13
12
0/
01
#3000
b0 :
b0 N
b0 U
b10 @
b10 X
b10 [
b0 E
b0 T
b0 ;
b0 M
b0 F
b0 W
b0 "
b0 C
b10 A
b10 Y
b10 `
b0 D
b0 Q
b1 B
b1 R
b1 ]
b1 ^
1/
#4000
b10 4
b10 0
0/
#5000
b11 @
b11 X
b11 [
b11 A
b11 Y
b11 `
b10 B
b10 R
b10 ]
b10 ^
1/
#6000
b11 4
b11 0
16
b100 .
b100 7
b100 G
03
0/
#7000
b100 @
b100 X
b100 [
b100 A
b100 Y
b100 `
b11 B
b11 R
b11 ]
b11 ^
1!
1/
#8000
b100 4
b100 0
b11 .
b11 7
b11 G
0/
#9000
b101 @
b101 X
b101 [
b101 A
b101 Y
b101 `
b100 B
b100 R
b100 ]
b100 ^
1/
#10000
b1001 4
b0 @
b0 X
b0 [
b1001 0
06
05
02
0/
#11000
b101 @
b101 X
b101 [
b101 E
b101 T
b101 ;
b101 M
b101 F
b101 W
b10000 "
b10000 C
b1 A
b1 Y
b1 `
b100000000000101 D
b100000000000101 Q
b0 B
b0 R
b0 ]
b0 ^
1/
#12000
b1010 4
b1 @
b1 X
b1 [
b1010 0
16
b10 .
b10 7
b10 G
15
12
0/
#13000
b10 @
b10 X
b10 [
b0 E
b0 T
b0 ;
b0 M
b0 F
b0 W
b0 "
b0 C
b10 A
b10 Y
b10 `
b0 D
b0 Q
b1 B
b1 R
b1 ]
b1 ^
1/
#14000
b11 .
b11 7
b11 G
0/
#15000
b11 @
b11 X
b11 [
b11 A
b11 Y
b11 `
b10 B
b10 R
b10 ]
b10 ^
1/
#16000
0/
#17000
b100 @
b100 X
b100 [
b100 A
b100 Y
b100 `
b11 B
b11 R
b11 ]
b11 ^
1/
#18000
0/
#19000
b101 @
b101 X
b101 [
b101 A
b101 Y
b101 `
b100 B
b100 R
b100 ]
b100 ^
1/
#20000
0/
#21000
b110 @
b110 X
b110 [
b10 E
b10 T
b10 ;
b10 M
b10 F
b10 W
b100 "
b100 C
b110 A
b110 Y
b110 `
b1000000000010 D
b1000000000010 Q
b101 B
b101 R
b101 ]
b101 ^
1/
#22000
0/
#23000
b111 @
b111 X
b111 [
b100001 E
b100001 T
b1 ;
b1 M
b10 >
b10 L
b100001 F
b100001 W
b111 A
b111 Y
b111 `
b1000000100001 D
b1000000100001 Q
b110 B
b110 R
b110 ]
b110 ^
1/
#24000
0/
#25000
b1000 @
b1000 X
b1000 [
b1000011 E
b1000011 T
b11 ;
b11 M
b100 >
b100 L
b1000011 F
b1000011 W
b1000 A
b1000 Y
b1000 `
b1000001000011 D
b1000001000011 Q
b111 B
b111 R
b111 ]
b111 ^
1/
#26000
0/
#27000
b1001 @
b1001 X
b1001 [
b10100 E
b10100 T
b100 ;
b100 M
b1 >
b1 L
b10100 F
b10100 W
b1001 A
b1001 Y
b1001 `
b1000000010100 D
b1000000010100 Q
b1000 B
b1000 R
b1000 ]
b1000 ^
1/
#28000
0/
#29000
b1010 @
b1010 X
b1010 [
b110010 E
b110010 T
b10 ;
b10 M
b11 >
b11 L
b10 ?
b10 K
b1000110010 F
b1000110010 W
b101000 "
b101000 C
b1010 A
b1010 Y
b1010 `
b1010001000110010 D
b1010001000110010 Q
b1001 B
b1001 R
b1001 ]
b1001 ^
1/
#30000
0/
#31000
b1011 @
b1011 X
b1011 [
b1000001 E
b1000001 T
b1 ;
b1 M
b100 >
b100 L
b1 ?
b1 K
b101000001 F
b101000001 W
b101100 "
b101100 C
b1011 A
b1011 Y
b1011 `
b1011000101000001 D
b1011000101000001 Q
b1010 B
b1010 R
b1010 ]
b1010 ^
1/
#32000
0/
#33000
b1100 @
b1100 X
b1100 [
b1001 E
b1001 T
b1001 ;
b1001 M
b0 >
b0 L
b1000 ?
b1000 K
b1001 F
b1001 W
b10010 "
b10010 C
b1100 A
b1100 Y
b1100 `
b100100000001001 D
b100100000001001 Q
b1011 B
b1011 R
b1011 ]
b1011 ^
1/
#34000
0/
#35000
b1101 @
b1101 X
b1101 [
b1100 E
b1100 T
b1100 ;
b1100 M
b0 ?
b0 K
b1100 F
b1100 W
b10000 "
b10000 C
b1101 A
b1101 Y
b1101 `
b100000000001100 D
b100000000001100 Q
b1100 B
b1100 R
b1100 ]
b1100 ^
1/
#36000
0/
#37000
b1110 @
b1110 X
b1110 [
b0 E
b0 T
b0 ;
b0 M
b0 F
b0 W
b0 "
b0 C
b1110 A
b1110 Y
b1110 `
b0 D
b0 Q
b1101 B
b1101 R
b1101 ]
b1101 ^
1/
#38000
0/
#39000
b1111 @
b1111 X
b1111 [
b1111 A
b1111 Y
b1111 `
b1110 B
b1110 R
b1110 ]
b1110 ^
1/
#40000
0/
#41000
b10000 @
b10000 X
b10000 [
b10000 A
b10000 Y
b10000 `
b1111 B
b1111 R
b1111 ]
b1111 ^
1/
#42000
0/
