INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.srcs/sources_1/imports/lab2_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
