<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" title="Bustelo_Radiant" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="EJ1">
    <Options/>
    <Implementation title="EJ1" dir="EJ1" description="EJ1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="QControl"/>
        <Source name="source/EJ1/QControl.v" type="Verilog" type_short="Verilog">
            <Options top_module="QControl"/>
        </Source>
        <Source name="source/EJ1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="source/EJ1/EJ1.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/EJ1/EJ1.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="Bustelo_Radiant1.sty"/>
</RadiantProject>
