#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov  6 11:07:16 2024
# Process ID: 14576
# Current directory: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4076 D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\SOC_AES_ECB_2_version2.xpr
# Log file: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/vivado.log
# Journal file: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/SOC_AES_ECB_2_version2.xpr
INFO: [Project 1-313] Project file moved from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_2_version2_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/SOC_AES_ECB_2_version2.srcs/sources_1/bd/AES_ECB/AES_ECB.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- inpg.fr:user:AES_ECB_2_version2:1.0 - AES_ECB_2_version2_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <AES_ECB> from BD file <D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/SOC_AES_ECB_2_version2.srcs/sources_1/bd/AES_ECB/AES_ECB.bd>
ipx::edit_ip_in_project -upgrade true -name AES_ECB_2_version2_v1_0_project -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/SOC_AES_ECB_2_version2.tmp/AES_ECB_2_version2_v1_0_project d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_2_version2_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/esisar/soc/soc_git/soc_aes_project/soc_project_core2/soc_aes_ecb_2_edited/soc_aes_ecb_2_version2.tmp/aes_ecb_2_version2_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_2_version2_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_2_version2_1.0/hdl/AES_ECB_2_version2_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_cipher_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_key_expand_128.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_rcon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_sbox.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_2_version2_1.0/hdl/AES_ECB_2_version2_v1_0.v:]
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 11:11:57 2024...
