// Seed: 3331123427
module module_0 (
    input wand id_0,
    input uwire id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    input wor id_6,
    input wand id_7,
    input tri id_8,
    output tri0 id_9,
    output uwire id_10,
    output tri1 id_11,
    input tri id_12
    , id_28,
    input uwire id_13,
    output uwire id_14,
    output tri id_15,
    output tri0 id_16,
    input wand id_17,
    output wire id_18,
    input tri0 id_19,
    input tri id_20,
    output wor id_21,
    input wire id_22,
    input wor id_23,
    input wand id_24,
    input wire id_25,
    input wire id_26
);
endmodule
module module_1 #(
    parameter id_5 = 32'd32
) (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    output wand id_4,
    input uwire _id_5,
    output supply0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    output wire id_10,
    output wire id_11,
    input tri0 id_12,
    output wire id_13,
    output wire id_14,
    input wand id_15,
    output tri0 id_16
);
  logic [-1 : 1] id_18;
  ;
  logic [id_5 : 1] id_19;
  ;
  module_0 modCall_1 (
      id_3,
      id_15,
      id_3,
      id_14,
      id_8,
      id_13,
      id_3,
      id_7,
      id_1,
      id_10,
      id_4,
      id_16,
      id_15,
      id_12,
      id_10,
      id_11,
      id_9,
      id_1,
      id_11,
      id_3,
      id_1,
      id_10,
      id_3,
      id_12,
      id_7,
      id_7,
      id_15
  );
  assign modCall_1.id_9 = 0;
endmodule
