INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/psl/build_xcvu37p-fsvh2892-2-e-es1/output'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/bb/proj/fpga/xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'pci_user_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-3920] Component Definition 'ibm.com:CAPI:capi_bsp:1.00 (capi_bsp_v1_0)': Supported families of subcore 'xilinx.com:ip:pcie4c_uscale_plus:1.0' do not include parts or families which the parent core supports: 'kintexuplus:ALL:Production'.
WARNING: [IP_Flow 19-3920] Component Definition 'ibm.com:CAPI:capi_bsp:1.00 (capi_bsp_v1_0)': Supported families of subcore 'xilinx.com:ip:pcie4c_uscale_plus:1.0' do not include parts or families which the parent core supports: 'kintexuplus:ALL:Production'.
WARNING: [IP_Flow 19-3920] Component Definition 'ibm.com:CAPI:capi_bsp:1.00 (capi_bsp_v1_0)': Supported families of subcore 'xilinx.com:ip:pcie4c_uscale_plus:1.0' do not include parts or families which the parent core supports: 'kintexuplus:ALL:Production'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/psl/build_xcvu37p-fsvh2892-2-e-es1/output'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/AD9H7/build/capi_bsp_gen'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'capi_bsp_wrap'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'capi_bsp_wrap'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'capi_bsp_wrap'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'capi_bsp_wrap'...
INFO: [xilinx.com:ip:sem_ultra:3.1-333] sem_ultra_0: c_board 
INFO: [xilinx.com:ip:sem_ultra:3.1-333] sem_ultra_0: c_board 
generate_target: Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 3225.949 ; gain = 34.656 ; free physical = 92334 ; free virtual = 135022
INFO: [filemgmt 56-106] Converting IP 'capi_bsp_wrap' into core container format.
INFO: [filemgmt 56-101] Creating core container '/afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/AD9H7/build/ip/capi_bsp_wrap.xcix' for IP 'capi_bsp_wrap'
