****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Mon Feb 24 21:03:05 2025
****************************************


  Startpoint: B[1] (input port clocked by clk)
  Endpoint: O[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  B[1] (in)                                              0.000      0.000 r
  U172/X (SAEDRVT14_ND2_CDC_4)                           0.060      0.060 f
  U193/X (SAEDRVT14_AOI21_0P75)                          0.024      0.084 r
  intadd_1_U7/S (SAEDRVT14_ADDF_V1_0P5)                  0.060      0.144 f
  intadd_2_U6/S (SAEDRVT14_ADDF_V1_0P5)                  0.061      0.205 r
  intadd_3_U5/S (SAEDRVT14_ADDF_V1_0P5)                  0.059      0.264 f
  intadd_4_U4/S (SAEDRVT14_ADDF_V1_0P5)                  0.061      0.325 r
  intadd_0_U8/S (SAEDRVT14_ADDF_V1_0P5)                  0.059      0.384 f
  intadd_5_U2/CO (SAEDRVT14_ADDF_V1_0P5)                 0.050      0.435 f
  U220/X (SAEDRVT14_AN2_MM_0P5)                          0.026      0.461 f
  intadd_0_U6/CO (SAEDRVT14_ADDF_V1_0P5)                 0.040      0.501 f
  intadd_0_U5/CO (SAEDRVT14_ADDF_V1_0P5)                 0.042      0.543 f
  intadd_0_U4/CO (SAEDRVT14_ADDF_V1_0P5)                 0.042      0.585 f
  intadd_0_U3/CO (SAEDRVT14_ADDF_V1_0P5)                 0.042      0.627 f
  intadd_0_U2/CO (SAEDRVT14_ADDF_V1_0P5)                 0.042      0.669 f
  U224/X (SAEDRVT14_NR2_1)                               0.022      0.691 r
  U186/X (SAEDRVT14_AOI21_0P5)                           0.019      0.710 f
  U232/X (SAEDRVT14_EN2_0P5)                             0.025      0.734 r
  O[14] (out)                                            0.004      0.738 r
  data arrival time                                                 0.738

  clock clk (rise edge)                                  1.065      1.065
  clock network delay (ideal)                            0.000      1.065
  clock reconvergence pessimism                          0.000      1.065
  output external delay                                  0.000      1.065
  data required time                                                1.065
  ------------------------------------------------------------------------------
  data required time                                                1.065
  data arrival time                                                -0.738
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.327


1
