From peskin@sanguo.elen.utah.edu  Mon Mar 15 13:42:25 1999
Received: from sanguo.elen.utah.edu (sanguo.elen.utah.edu [128.110.18.227]) by yuan.elen.utah.edu with ESMTP (8.7.1/8.7.1) id NAA26559 for <atacs-bugs@ming.elen.utah.edu>; Mon, 15 Mar 1999 13:42:25 -0700 (MST)
Received: (from peskin@localhost)
	by sanguo.elen.utah.edu (8.8.7/8.8.7) id NAA17193
	for atacs-bugs@ming.elen.utah.edu; Mon, 15 Mar 1999 13:42:29 -0700
Date: Mon, 15 Mar 1999 13:42:29 -0700
From: Eric Peskin <peskin@sanguo.elen.utah.edu>
Message-Id: <199903152042.NAA17193@sanguo.elen.utah.edu>
To: atacs-bugs@ming.elen.utah.edu
Subject: splitfull.csp deadlocks.

SYSTEM: linux (Linux sanguo 2.0.34 #12 Tue Aug 4 16:37:01 MDT 1998 i686 unknown)
WHO:    peskin               
WHERE:  /.automount/shang/root/home/shang/peskin/examples/csp                 
WHEN:   Mon Mar 15 13:42:10 MST 1999                
WHAT:   -rwx------ 1 peskin 101 10192564 Mar 14 09:41 /home/shang/peskin/atacs/atacs               
HOW:    atacs -ya splitfull.csp            
OUTPUT:                       
ATACS VERSION 4.1
Logging session in:  atacs.log
Compiling splitfull.csp ... 
Storing process leftenv to leftenv.er
Storing process rightenv to rightenv.er
Storing process AB to AB.er
Storing process C to C.er
Storing process L to L.er
Storing process H to H.er
Storing process Ain to Ain.er
Storing process RLHout to RLHout.er
Storing process splitfull to splitfull.er
Storing process splitfull to splitfull.er
Loading timed event-rule structure from:  splitfull.er
WARNING:  Duplicate rules ignored.
Initializing 3 cycles ... done
Checking liveness ... live
Checking connectivity ... strongly connected
Checking safety ... safe
Finding reduced state graph ... ERROR: Deadlock!
Storing error trace state graph to:  splitfull.grf
Executing command:  parg splitfull.grf &
Storing error trace in VHDL to:  trace.vhd
                              
STATUS:  0       
              
FILE: splitfull.csp:
module splitfull;

input RLin;
input RHin;
input Aout;
output RLout;
output RHout;
output Ain;
output CL;
output CH;
output A;
output L;
output B;
output H;
output x;

process leftenv;
    *[[ skip -> RLin+; [Ain+]; RLin-; [Ain-]
     |  skip -> RHin+; [Ain+]; RHin-; [Ain-]
     ]]
endprocess

process rightenv;
    *[[ RLout+ -> Aout+; [RLout-]; Aout-
     |  RHout+ -> Aout+; [RHout-]; Aout-
     ]]
endprocess

process AB;
    *[[ RLin+ -> A+; [CL+ & Aout+]; A-; [RLout- & CL-]
     |  RHin+ -> x+; (A+ || B+); [CH+ & Aout+]; x-; (A- || B-); [RHout- & CH-]
     ]]
endprocess

process C;
    *[[ Ain+ & L+ -> CL+; [Ain- & L-]; CL-
     | Ain+ & L+ & H+ -> CH+; [Ain- & H- & L-]; CH-
     ]]
endprocess

process L;
    *[[ A+ -> L+; [A-]; L-
     |  A+ -> L+; [A-]; L-
     ]]
endprocess

process H;
    *[ [B+]; H+; [B-]; H- ]
endprocess

process Ain;
    *[[L+ -> Ain+; [RLin- & CL+]; Ain-
     | L+ & H+ -> Ain+; [RHin- & CH+] ; Ain-
     ]]
endprocess

process RLHout;
    *[[A+ -> RLout+; [A-]; RLout-; [Aout-]
     | A+ & B+ -> RHout+; [A- & B-]; RHout-; [Aout-]
     ]]
endprocess

endmodule

              
              
FILE: ./splitfull.csp:
module splitfull;

input RLin;
input RHin;
input Aout;
output RLout;
output RHout;
output Ain;
output CL;
output CH;
output A;
output L;
output B;
output H;
output x;

process leftenv;
    *[[ skip -> RLin+; [Ain+]; RLin-; [Ain-]
     |  skip -> RHin+; [Ain+]; RHin-; [Ain-]
     ]]
endprocess

process rightenv;
    *[[ RLout+ -> Aout+; [RLout-]; Aout-
     |  RHout+ -> Aout+; [RHout-]; Aout-
     ]]
endprocess

process AB;
    *[[ RLin+ -> A+; [CL+ & Aout+]; A-; [RLout- & CL-]
     |  RHin+ -> x+; (A+ || B+); [CH+ & Aout+]; x-; (A- || B-); [RHout- & CH-]
     ]]
endprocess

process C;
    *[[ Ain+ & L+ -> CL+; [Ain- & L-]; CL-
     | Ain+ & L+ & H+ -> CH+; [Ain- & H- & L-]; CH-
     ]]
endprocess

process L;
    *[[ A+ -> L+; [A-]; L-
     |  A+ -> L+; [A-]; L-
     ]]
endprocess

process H;
    *[ [B+]; H+; [B-]; H- ]
endprocess

process Ain;
    *[[L+ -> Ain+; [RLin- & CL+]; Ain-
     | L+ & H+ -> Ain+; [RHin- & CH+] ; Ain-
     ]]
endprocess

process RLHout;
    *[[A+ -> RLout+; [A-]; RLout-; [Aout-]
     | A+ & B+ -> RHout+; [A- & B-]; RHout-; [Aout-]
     ]]
endprocess

endmodule

              
              
FILE: ./splitfull.rsg:
SG:
STATEVECTOR:INP Aout INP RLin INP RHin L H RLout RHout Ain B x CH CL A 
STATES:
0RR0000000000
0100000000000
0010000000000
              
              
FILE: ./splitfull.er:
.e 35
.i 8
.r 129
.n 0
.d 4
.c 36
.s 0000000000000
reset
# 
# INPUT EVENTS:
# 
Aout+/1 Aout-/1
Aout+/2 Aout-/2
RLin+/1 RLin-/1
RHin+/1 RHin-/1
# 
# OUTPUT EVENTS:
# 
L+/1 L-/1
L+/2 L-/2
H+/1 H-/1
RLout+/1 RLout-/1
RHout+/1 RHout-/1
Ain+/1 Ain-/1
Ain+/2 Ain-/2
B+/1 B-/1
x+/1 x-/1
CH+/1 CH-/1
CL+/1 CL-/1
A+/1 A-/1
A+/2 A-/2
# 
# DUMMY EVENTS:
# 
# 
# RULES:
# 
A+/1 RLout+/1 0 0 inf
RLout+/1 RLout-/1 0 0 inf
A-/1 RLout-/1 0 0 inf
A+/2 RHout+/1 0 0 inf
B+/1 RHout+/1 0 0 inf
RHout+/1 RHout-/1 0 0 inf
B-/1 RHout-/1 0 0 inf
A-/2 RHout-/1 0 0 inf
reset RHout+/1 0 0 inf
reset RLout+/1 0 0 inf
H+/1 H-/1 0 0 inf
B-/1 H-/1 0 0 inf
B+/1 H+/1 0 0 inf
reset H+/1 0 0 inf
Ain+/1 CL+/1 0 0 inf
L+/1 CL+/1 0 0 inf
Ain-/1 CL-/1 0 0 inf
L-/1 CL-/1 0 0 inf
CL+/1 CL-/1 0 0 inf
L+/2 CH+/1 0 0 inf
Ain+/2 CH+/1 0 0 inf
H+/1 CH+/1 0 0 inf
H-/1 CH-/1 0 0 inf
Ain-/2 CH-/1 0 0 inf
L-/2 CH-/1 0 0 inf
CH+/1 CH-/1 0 0 inf
reset CH+/1 0 0 inf
reset CL+/1 0 0 inf
RLout+/1 Aout+/1 0 0 inf
RLout-/1 Aout-/1 0 0 inf
Aout+/1 Aout-/1 0 0 inf
RHout+/1 Aout+/2 0 0 inf
RHout-/1 Aout-/2 0 0 inf
Aout+/2 Aout-/2 0 0 inf
reset Aout+/2 0 0 inf
reset Aout+/1 0 0 inf
RLin+/1 RLin-/1 0 0 inf
Ain+/1 RLin-/1 0 0 inf
RHin+/1 RHin-/1 0 0 inf
Ain+/2 RHin-/1 0 0 inf
reset RHin+/1 0 0 inf
reset RLin+/1 0 0 inf
reset RHin+/1 0 0 inf
reset RLin+/1 0 0 inf
reset RHin+/1 0 0 inf
reset RLin+/1 0 0 inf
reset RHin+/1 0 0 inf
reset RLin+/1 0 0 inf
reset A+/1 0 0 inf
reset x+/1 0 0 inf
A+/2 x-/1 0 0 inf
B+/1 x-/1 0 0 inf
Aout+/2 x-/1 0 0 inf
CH+/1 x-/1 0 0 inf
x+/1 A+/2 0 0 inf
x+/1 B+/1 0 0 inf
x-/1 B-/1 0 0 inf
x-/1 A-/2 0 0 inf
RHin+/1 x+/1 0 0 inf
CL+/1 A-/1 0 0 inf
Aout+/1 A-/1 0 0 inf
A+/1 A-/1 0 0 inf
RLin+/1 A+/1 0 0 inf
reset L+/1 0 0 inf
reset L+/2 0 0 inf
L+/2 L-/2 0 0 inf
A-/2 L-/2 0 0 inf
A+/2 L+/2 0 0 inf
L+/1 L-/1 0 0 inf
A-/1 L-/1 0 0 inf
A+/1 L+/1 0 0 inf
reset Ain+/1 0 0 inf
reset Ain+/2 0 0 inf
Ain+/2 Ain-/2 0 0 inf
CH+/1 Ain-/2 0 0 inf
RHin-/1 Ain-/2 0 0 inf
H+/1 Ain+/2 0 0 inf
L+/2 Ain+/2 0 0 inf
Ain+/1 Ain-/1 0 0 inf
CL+/1 Ain-/1 0 0 inf
RLin-/1 Ain-/1 0 0 inf
L+/1 Ain+/1 0 0 inf
# 
# INITIAL RULES:
# 
RLout-/1 RHout+/1 1 0 inf
RLout-/1 RLout+/1 1 0 inf
Aout-/1 RHout+/1 1 0 inf
Aout-/1 RLout+/1 1 0 inf
RHout-/1 RHout+/1 1 0 inf
RHout-/1 RLout+/1 1 0 inf
Aout-/2 RHout+/1 1 0 inf
Aout-/2 RLout+/1 1 0 inf
H-/1 H+/1 1 0 inf
CL-/1 CH+/1 1 0 inf
CL-/1 CL+/1 1 0 inf
CH-/1 CH+/1 1 0 inf
CH-/1 CL+/1 1 0 inf
Aout-/1 Aout+/2 1 0 inf
Aout-/1 Aout+/1 1 0 inf
Aout-/2 Aout+/2 1 0 inf
Aout-/2 Aout+/1 1 0 inf
RLin-/1 RHin+/1 1 0 inf
RLin-/1 RLin+/1 1 0 inf
Ain-/1 RHin+/1 1 0 inf
Ain-/1 RLin+/1 1 0 inf
RHin-/1 RHin+/1 1 0 inf
RHin-/1 RLin+/1 1 0 inf
Ain-/2 RHin+/1 1 0 inf
Ain-/2 RLin+/1 1 0 inf
RHout-/1 A+/1 1 0 inf
RHout-/1 x+/1 1 0 inf
CH-/1 A+/1 1 0 inf
CH-/1 x+/1 1 0 inf
B-/1 A+/1 1 0 inf
B-/1 x+/1 1 0 inf
A-/2 A+/1 1 0 inf
A-/2 x+/1 1 0 inf
RLout-/1 A+/1 1 0 inf
RLout-/1 x+/1 1 0 inf
CL-/1 A+/1 1 0 inf
CL-/1 x+/1 1 0 inf
A-/1 A+/1 1 0 inf
A-/1 x+/1 1 0 inf
L-/2 L+/1 1 0 inf
L-/2 L+/2 1 0 inf
L-/1 L+/1 1 0 inf
L-/1 L+/2 1 0 inf
Ain-/2 Ain+/1 1 0 inf
Ain-/2 Ain+/2 1 0 inf
Ain-/1 Ain+/1 1 0 inf
Ain-/1 Ain+/2 1 0 inf
# 
# RULES:
# 
# 
# INITIAL RULES:
# 
# 
# MERGERS:
# 
L+/1 L+/2 
Aout+/1 Aout+/2 
Ain+/1 Ain+/2 
A+/1 A+/2 
# 
# CONFLICTS:
# 
RLout-/1 RHout-/1
RLout-/1 RHout+/1
RLout+/1 RHout-/1
RLout+/1 RHout+/1
CL+/1 CH+/1
CL+/1 CH-/1
CL-/1 CH+/1
CL-/1 CH-/1
Aout+/1 Aout+/2
Aout+/1 Aout-/2
Aout-/1 Aout+/2
Aout-/1 Aout-/2
RLin-/1 RHin-/1
RLin-/1 RHin+/1
RLin+/1 RHin-/1
RLin+/1 RHin+/1
A+/1 x-/1
A+/1 A+/2
A+/1 B+/1
A+/1 x+/1
A+/1 B-/1
A+/1 A-/2
A-/1 x-/1
A-/1 A+/2
A-/1 B+/1
A-/1 x+/1
A-/1 B-/1
A-/1 A-/2
L-/1 L-/2
L-/1 L+/2
L+/1 L-/2
L+/1 L+/2
Ain-/1 Ain-/2
Ain-/1 Ain+/2
Ain+/1 Ain-/2
Ain+/1 Ain+/2
# 
# LOOPING CONFLICTS:
# 
              
              
FILE: ./splitfull.grf:
N F S0 0:0RR0000000000
N F S2 2:0010000000000
N F S1 1:0100000000000
N E T0 RLin+/1:2
E P S0 0 T0 0
E P T0 0 S1 0
N E T1 RHin+/1:2147483647
E P S0 0 T1 0
E P T1 0 S2 0
ZZZZZ              
