<?xml version="1.0" encoding="UTF-8"?>
<avr-tools-device-file xmlns:NumHelper="NumHelper"
                       xmlns:xalan="http://xml.apache.org/xalan"
                       xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
                       schema-version="4.5"
                       xsi:noNamespaceSchemaLocation="schema/atdf.xsd">
   <variants>
      <variant ordercode="ATtiny1626"
               package="VQFN20"
               pinout="QFN20"
               speedmax="20000000"
               tempmax="125"
               tempmin="-40"
               vccmax="5.5"
               vccmin="1.8"/>
   </variants>
   <devices>
      <device architecture="AVR8X" family="tinyAVR 2" name="ATtiny1626">
         <address-spaces>
            <address-space endianness="little"
                           id="data"
                           name="data"
                           size="0x10000"
                           start="0x0000">
               <memory-segment exec="0"
                               name="IO"
                               rw="RW"
                               size="0x1100"
                               start="0x00"
                               type="io"/>
               <memory-segment exec="0"
                               name="SIGNATURES"
                               pagesize="0x40"
                               rw="R"
                               size="0x03"
                               start="0x1100"
                               type="signatures"/>
               <memory-segment exec="0"
                               name="PROD_SIGNATURES"
                               pagesize="0x40"
                               rw="R"
                               size="0x3D"
                               start="0x1103"
                               type="signatures"/>
               <memory-segment exec="0"
                               name="FUSES"
                               pagesize="0x20"
                               rw="RW"
                               size="0x0A"
                               start="0x1280"
                               type="fuses"/>
               <memory-segment exec="0"
                               name="LOCKBITS"
                               pagesize="0x20"
                               rw="RW"
                               size="0x01"
                               start="0x128A"
                               type="lockbits"/>
               <memory-segment exec="0"
                               name="USER_SIGNATURES"
                               pagesize="0x20"
                               rw="RW"
                               size="0x20"
                               start="0x1300"
                               type="user_signatures"/>
               <memory-segment exec="0"
                               name="EEPROM"
                               pagesize="0x20"
                               rw="RW"
                               size="0x100"
                               start="0x1400"
                               type="eeprom"/>
               <memory-segment exec="0"
                               name="INTERNAL_SRAM"
                               rw="RW"
                               size="0x800"
                               start="0x3800"
                               type="ram"/>
               <memory-segment exec="0"
                               name="MAPPED_PROGMEM"
                               pagesize="0x40"
                               rw="RW"
                               size="0x4000"
                               start="0x8000"
                               type="other"/>
            </address-space>
            <address-space endianness="little"
                           id="prog"
                           name="prog"
                           size="0x4000"
                           start="0x0000">
               <memory-segment exec="1"
                               name="PROGMEM"
                               pagesize="0x40"
                               rw="RW"
                               size="0x4000"
                               start="0x00"
                               type="flash"/>
            </address-space>
         </address-spaces>
         <peripherals>
            <module id="cmp_control_avr_v3" name="AC">
               <instance name="AC0">
                  <register-group address-space="data"
                                  name="AC0"
                                  name-in-module="AC"
                                  offset="0x0680"/>
                  <signals>
                     <signal function="AC0" group="N" index="0" pad="PA6"/>
                     <signal function="AC0" group="N" index="1" pad="PB4"/>
                     <signal function="AC0" group="N" index="2" pad="PB0"/>
                     <signal function="AC0" group="OUT" index="0" pad="PA5"/>
                     <signal function="AC0" group="P" index="0" pad="PA7"/>
                     <signal function="AC0" group="P" index="1" pad="PB5"/>
                     <signal function="AC0" group="P" index="2" pad="PB1"/>
                  </signals>
               </instance>
            </module>
            <module id="adc_12b_diff_ctrl_v2" name="ADC">
               <instance name="ADC0">
                  <register-group address-space="data"
                                  name="ADC0"
                                  name-in-module="ADC"
                                  offset="0x0600"/>
                  <signals>
                     <signal function="AIN0" group="AIN" index="1" pad="PA1"/>
                     <signal function="AIN0" group="AIN" index="2" pad="PA2"/>
                     <signal function="AIN0" group="AIN" index="3" pad="PA3"/>
                     <signal function="AIN0" group="AIN" index="4" pad="PA4"/>
                     <signal function="AIN0" group="AIN" index="5" pad="PA5"/>
                     <signal function="AIN0" group="AIN" index="6" pad="PA6"/>
                     <signal function="AIN0" group="AIN" index="7" pad="PA7"/>
                     <signal function="AIN0" group="AIN" index="8" pad="PB5"/>
                     <signal function="AIN0" group="AIN" index="9" pad="PB4"/>
                     <signal function="AIN0" group="AIN" index="10" pad="PB1"/>
                     <signal function="AIN0" group="AIN" index="11" pad="PB0"/>
                     <signal function="AIN0" group="AIN" index="12" pad="PC0"/>
                     <signal function="AIN0" group="AIN" index="13" pad="PC1"/>
                     <signal function="AIN0" group="AIN" index="14" pad="PC2"/>
                     <signal function="AIN0" group="AIN" index="15" pad="PC3"/>
                  </signals>
               </instance>
            </module>
            <module id="bor_lvd_ctrl_avr_v1" name="BOD">
               <instance name="BOD">
                  <register-group address-space="data"
                                  name="BOD"
                                  name-in-module="BOD"
                                  offset="0x0080"/>
               </instance>
            </module>
            <module id="cla_ccl_v1" name="CCL">
               <instance name="CCL">
                  <register-group address-space="data"
                                  name="CCL"
                                  name-in-module="CCL"
                                  offset="0x01C0"/>
                  <signals>
                     <signal function="CCL_IN" group="LUT0_IN" index="0" pad="PA0"/>
                     <signal function="CCL_IN" group="LUT0_IN" index="1" pad="PA1"/>
                     <signal function="CCL_IN" group="LUT0_IN" index="2" pad="PA2"/>
                     <signal function="CCL_IN" group="LUT1_IN" index="0" pad="PC3"/>
                     <signal function="CCL_IN" group="LUT2_IN" index="0" pad="PB0"/>
                     <signal function="CCL_IN" group="LUT2_IN" index="1" pad="PB1"/>
                     <signal function="CCL_IN" group="LUT2_IN" index="2" pad="PB2"/>
                     <signal function="CCL_IN" group="LUT3_IN" index="0" pad="PC0"/>
                     <signal function="CCL_IN" group="LUT3_IN" index="1" pad="PC1"/>
                     <signal function="CCL_IN" group="LUT3_IN" index="2" pad="PC2"/>
                     <signal field="PORTMUX.CCLROUTEA.LUT0"
                             function="CCL"
                             group="LUT0_OUT"
                             index="0"
                             pad="PA4"/>
                     <signal field="PORTMUX.CCLROUTEA.LUT0"
                             function="CCL_ALT"
                             group="LUT0_OUT"
                             index="0"
                             pad="PB4"/>
                     <signal field="PORTMUX.CCLROUTEA.LUT1"
                             function="CCL"
                             group="LUT1_OUT"
                             index="0"
                             pad="PA7"/>
                     <signal field="PORTMUX.CCLROUTEA.LUT1"
                             function="CCL_ALT"
                             group="LUT1_OUT"
                             index="0"
                             pad="PC1"/>
                     <signal field="PORTMUX.CCLROUTEA.LUT2"
                             function="CCL"
                             group="LUT2_OUT"
                             index="0"
                             pad="PB3"/>
                     <signal field="PORTMUX.CCLROUTEA.LUT3"
                             function="CCL_ALT"
                             group="LUT3_OUT"
                             index="0"
                             pad="PA5"/>
                  </signals>
               </instance>
            </module>
            <module id="avrtiny2" name="CLKCTRL">
               <instance name="CLKCTRL">
                  <register-group address-space="data"
                                  name="CLKCTRL"
                                  name-in-module="CLKCTRL"
                                  offset="0x0060"/>
                  <signals>
                     <signal function="CLKCTRL" group="CLKI" pad="PA3"/>
                     <signal function="CLKCTRL" group="CLKO" pad="PB5"/>
                     <signal function="CLKCTRL" group="TOSC1" pad="PB3"/>
                     <signal function="CLKCTRL" group="TOSC2" pad="PB2"/>
                  </signals>
               </instance>
            </module>
            <module id="cpu_avr_v2" name="CPU">
               <instance name="CPU">
                  <register-group address-space="data"
                                  name="CPU"
                                  name-in-module="CPU"
                                  offset="0x0030"/>
                  <signals>
                     <signal function="OTHER" group="BREAK" pad="PA1"/>
                  </signals>
                  <parameters>
                     <param name="CORE_VERSION" value="V4"/>
                  </parameters>
               </instance>
            </module>
            <module id="int_8bit_v3" name="CPUINT">
               <instance name="CPUINT">
                  <register-group address-space="data"
                                  name="CPUINT"
                                  name-in-module="CPUINT"
                                  offset="0x0110"/>
               </instance>
            </module>
            <module id="math_pdi_crc_avr_v1" name="CRCSCAN">
               <instance name="CRCSCAN">
                  <register-group address-space="data"
                                  name="CRCSCAN"
                                  name-in-module="CRCSCAN"
                                  offset="0x0120"/>
               </instance>
            </module>
            <module id="ev_ctrl_v1" name="EVSYS">
               <instance name="EVSYS">
                  <register-group address-space="data"
                                  name="EVSYS"
                                  name-in-module="EVSYS"
                                  offset="0x0180"/>
                  <signals>
                     <signal field="PORTMUX.EVSYSROUTEA.EVOUTA"
                             function="EVSYS"
                             group="EVOUT"
                             index="0"
                             pad="PA2"/>
                     <signal field="PORTMUX.EVSYSROUTEA.EVOUTA"
                             function="EVSYS_ALT"
                             group="EVOUT"
                             index="0"
                             pad="PA7"/>
                     <signal field="PORTMUX.EVSYSROUTEA.EVOUTB"
                             function="EVSYS"
                             group="EVOUT"
                             index="1"
                             pad="PB2"/>
                     <signal field="PORTMUX.EVSYSROUTEA.EVOUTC"
                             function="EVSYS"
                             group="EVOUT"
                             index="2"
                             pad="PC2"/>
                  </signals>
               </instance>
            </module>
            <module id="avrtiny2" name="FUSE">
               <instance name="FUSE">
                  <register-group address-space="data"
                                  name="FUSE"
                                  name-in-module="FUSE"
                                  offset="0x1280"/>
               </instance>
            </module>
            <module id="avrtiny2" name="GPIO">
               <instance name="GPIO">
                  <register-group address-space="data"
                                  name="GPIO"
                                  name-in-module="GPIO"
                                  offset="0x001C"/>
               </instance>
            </module>
            <module id="avrtiny2" name="LOCKBIT">
               <instance name="LOCKBIT">
                  <register-group address-space="data"
                                  name="LOCKBIT"
                                  name-in-module="LOCKBIT"
                                  offset="0x128A"/>
               </instance>
            </module>
            <module id="nvm_ctrl_avr_v2" name="NVMCTRL">
               <instance name="NVMCTRL">
                  <register-group address-space="data"
                                  name="NVMCTRL"
                                  name-in-module="NVMCTRL"
                                  offset="0x1000"/>
               </instance>
            </module>
            <module id="gpio_ports_avr_v1" name="PORT">
               <instance name="PORTA">
                  <register-group address-space="data"
                                  name="PORTA"
                                  name-in-module="PORT"
                                  offset="0x0400"/>
                  <signals>
                     <signal function="IOPORT" group="PIN" index="0" pad="PA0"/>
                     <signal function="IOPORT" group="PIN" index="1" pad="PA1"/>
                     <signal function="IOPORT" group="PIN" index="2" pad="PA2"/>
                     <signal function="IOPORT" group="PIN" index="3" pad="PA3"/>
                     <signal function="IOPORT" group="PIN" index="4" pad="PA4"/>
                     <signal function="IOPORT" group="PIN" index="5" pad="PA5"/>
                     <signal function="IOPORT" group="PIN" index="6" pad="PA6"/>
                     <signal function="IOPORT" group="PIN" index="7" pad="PA7"/>
                  </signals>
               </instance>
               <instance name="PORTB">
                  <register-group address-space="data"
                                  name="PORTB"
                                  name-in-module="PORT"
                                  offset="0x0420"/>
                  <signals>
                     <signal function="IOPORT" group="PIN" index="0" pad="PB0"/>
                     <signal function="IOPORT" group="PIN" index="1" pad="PB1"/>
                     <signal function="IOPORT" group="PIN" index="2" pad="PB2"/>
                     <signal function="IOPORT" group="PIN" index="3" pad="PB3"/>
                     <signal function="IOPORT" group="PIN" index="4" pad="PB4"/>
                     <signal function="IOPORT" group="PIN" index="5" pad="PB5"/>
                  </signals>
               </instance>
               <instance name="PORTC">
                  <register-group address-space="data"
                                  name="PORTC"
                                  name-in-module="PORT"
                                  offset="0x0440"/>
                  <signals>
                     <signal function="IOPORT" group="PIN" index="0" pad="PC0"/>
                     <signal function="IOPORT" group="PIN" index="1" pad="PC1"/>
                     <signal function="IOPORT" group="PIN" index="2" pad="PC2"/>
                     <signal function="IOPORT" group="PIN" index="3" pad="PC3"/>
                  </signals>
               </instance>
            </module>
            <module id="avrtiny2" name="PORTMUX">
               <instance name="PORTMUX">
                  <register-group address-space="data"
                                  name="PORTMUX"
                                  name-in-module="PORTMUX"
                                  offset="0x05E0"/>
               </instance>
            </module>
            <module id="rst_integration_avr_v1" name="RSTCTRL">
               <instance name="RSTCTRL">
                  <register-group address-space="data"
                                  name="RSTCTRL"
                                  name-in-module="RSTCTRL"
                                  offset="0x0040"/>
                  <signals>
                     <signal function="OTHER" group="RESET" pad="PA0"/>
                     <signal function="OTHER" group="RESET_ALT" pad="PB4"/>
                  </signals>
               </instance>
            </module>
            <module id="tmr_16b_rtc_v1" name="RTC">
               <instance name="RTC">
                  <register-group address-space="data"
                                  name="RTC"
                                  name-in-module="RTC"
                                  offset="0x0140"/>
               </instance>
            </module>
            <module id="avrtiny2" name="SIGROW">
               <instance name="SIGROW">
                  <register-group address-space="data"
                                  name="SIGROW"
                                  name-in-module="SIGROW"
                                  offset="0x1100"/>
               </instance>
            </module>
            <module id="clk_sleep_ctrl_avr_v1" name="SLPCTRL">
               <instance name="SLPCTRL">
                  <register-group address-space="data"
                                  name="SLPCTRL"
                                  name-in-module="SLPCTRL"
                                  offset="0x0050"/>
               </instance>
            </module>
            <module id="spi_8bit_v2" name="SPI">
               <instance name="SPI0">
                  <register-group address-space="data"
                                  name="SPI0"
                                  name-in-module="SPI"
                                  offset="0x08C0"/>
                  <signals>
                     <signal field="PORTMUX.SPIROUTEA.SPI0"
                             function="SPI"
                             group="MISO"
                             pad="PA2"/>
                     <signal field="PORTMUX.SPIROUTEA.SPI0"
                             function="SPI"
                             group="MOSI"
                             pad="PA1"/>
                     <signal field="PORTMUX.SPIROUTEA.SPI0"
                             function="SPI"
                             group="SCK"
                             pad="PA3"/>
                     <signal field="PORTMUX.SPIROUTEA.SPI0"
                             function="SPI"
                             group="SS"
                             pad="PA4"/>
                     <signal field="PORTMUX.SPIROUTEA.SPI0"
                             function="SPI_ALT"
                             group="MISO"
                             pad="PC1"/>
                     <signal field="PORTMUX.SPIROUTEA.SPI0"
                             function="SPI_ALT"
                             group="MOSI"
                             pad="PC2"/>
                     <signal field="PORTMUX.SPIROUTEA.SPI0"
                             function="SPI_ALT"
                             group="SCK"
                             pad="PC0"/>
                     <signal field="PORTMUX.SPIROUTEA.SPI0"
                             function="SPI_ALT"
                             group="SS"
                             pad="PC3"/>
                  </signals>
               </instance>
            </module>
            <module id="avrtiny2" name="SYSCFG">
               <instance name="SYSCFG">
                  <register-group address-space="data"
                                  name="SYSCFG"
                                  name-in-module="SYSCFG"
                                  offset="0x0F00"/>
                  <signals>
                     <signal function="PDI" group="UPDI" pad="PA0"/>
                  </signals>
               </instance>
            </module>
            <module id="tmr_16b_pwm_v1" name="TCA">
               <instance name="TCA0">
                  <register-group address-space="data"
                                  name="TCA0"
                                  name-in-module="TCA"
                                  offset="0x0A00"/>
                  <signals>
                     <signal field="PORTMUX.TCAROUTEA.TCA0"
                             function="TCA"
                             group="WO"
                             index="0"
                             pad="PB0"/>
                     <signal field="PORTMUX.TCAROUTEA.TCA0"
                             function="TCA"
                             group="WO"
                             index="1"
                             pad="PB1"/>
                     <signal field="PORTMUX.TCAROUTEA.TCA0"
                             function="TCA"
                             group="WO"
                             index="2"
                             pad="PB2"/>
                     <signal field="PORTMUX.TCAROUTEA.TCA0"
                             function="TCA"
                             group="WO"
                             index="3"
                             pad="PA3"/>
                     <signal field="PORTMUX.TCAROUTEA.TCA0"
                             function="TCA"
                             group="WO"
                             index="4"
                             pad="PA4"/>
                     <signal field="PORTMUX.TCAROUTEA.TCA0"
                             function="TCA"
                             group="WO"
                             index="5"
                             pad="PA5"/>
                     <signal field="PORTMUX.TCAROUTEA.TCA0"
                             function="TCA_ALT"
                             group="WO"
                             index="0"
                             pad="PB3"/>
                     <signal field="PORTMUX.TCAROUTEA.TCA0"
                             function="TCA_ALT"
                             group="WO"
                             index="1"
                             pad="PB4"/>
                     <signal field="PORTMUX.TCAROUTEA.TCA0"
                             function="TCA_ALT"
                             group="WO"
                             index="2"
                             pad="PB5"/>
                     <signal field="PORTMUX.TCAROUTEA.TCA0"
                             function="TCA_ALT"
                             group="WO"
                             index="3"
                             pad="PC3"/>
                  </signals>
               </instance>
            </module>
            <module id="tmr_16b_capture_v1" name="TCB">
               <instance name="TCB0">
                  <register-group address-space="data"
                                  name="TCB0"
                                  name-in-module="TCB"
                                  offset="0x0A80"/>
                  <signals>
                     <signal field="PORTMUX.TCBROUTEA.TCB0"
                             function="TCB0"
                             group="WO"
                             index="0"
                             pad="PA5"/>
                     <signal field="PORTMUX.TCBROUTEA.TCB0"
                             function="TCB0_ALT"
                             group="WO"
                             index="0"
                             pad="PC0"/>
                  </signals>
               </instance>
               <instance name="TCB1">
                  <register-group address-space="data"
                                  name="TCB1"
                                  name-in-module="TCB"
                                  offset="0x0A90"/>
                  <signals>
                     <signal field="PORTMUX.TCBROUTEA.TCB1"
                             function="TCB1"
                             group="WO"
                             index="0"
                             pad="PA3"/>
                  </signals>
               </instance>
            </module>
            <module id="i2c_8bit_avr_v1" name="TWI">
               <instance name="TWI0">
                  <register-group address-space="data"
                                  name="TWI0"
                                  name-in-module="TWI"
                                  offset="0x08A0"/>
                  <signals>
                     <signal function="I2C" group="SCL" pad="PB0"/>
                     <signal function="I2C" group="SDA" pad="PB1"/>
                  </signals>
               </instance>
            </module>
            <module id="uart_autobd_v4" name="USART">
               <instance name="USART0">
                  <register-group address-space="data"
                                  name="USART0"
                                  name-in-module="USART"
                                  offset="0x0800"/>
                  <signals>
                     <signal field="PORTMUX.USARTROUTEA.USART0"
                             function="USART0"
                             group="RXD"
                             pad="PB3"/>
                     <signal field="PORTMUX.USARTROUTEA.USART0"
                             function="USART0"
                             group="TXD"
                             pad="PB2"/>
                     <signal field="PORTMUX.USARTROUTEA.USART0"
                             function="USART0"
                             group="XCK"
                             pad="PB1"/>
                     <signal field="PORTMUX.USARTROUTEA.USART0"
                             function="USART0"
                             group="XDIR"
                             pad="PB0"/>
                     <signal field="PORTMUX.USARTROUTEA.USART0"
                             function="USART0_ALT"
                             group="RXD"
                             pad="PA2"/>
                     <signal field="PORTMUX.USARTROUTEA.USART0"
                             function="USART0_ALT"
                             group="TXD"
                             pad="PA1"/>
                     <signal field="PORTMUX.USARTROUTEA.USART0"
                             function="USART0_ALT"
                             group="XCK"
                             pad="PA3"/>
                     <signal field="PORTMUX.USARTROUTEA.USART0"
                             function="USART0_ALT"
                             group="XDIR"
                             pad="PA7"/>
                  </signals>
               </instance>
               <instance name="USART1">
                  <register-group address-space="data"
                                  name="USART1"
                                  name-in-module="USART"
                                  offset="0x0820"/>
                  <signals>
                     <signal field="PORTMUX.USARTROUTEA.USART1"
                             function="USART1"
                             group="RXD"
                             pad="PA2"/>
                     <signal field="PORTMUX.USARTROUTEA.USART1"
                             function="USART1"
                             group="TXD"
                             pad="PA1"/>
                     <signal field="PORTMUX.USARTROUTEA.USART1"
                             function="USART1"
                             group="XCK"
                             pad="PA3"/>
                     <signal field="PORTMUX.USARTROUTEA.USART1"
                             function="USART1"
                             group="XDIR"
                             pad="PA4"/>
                     <signal field="PORTMUX.USARTROUTEA.USART1"
                             function="USART1_ALT"
                             group="RXD"
                             pad="PC1"/>
                     <signal field="PORTMUX.USARTROUTEA.USART1"
                             function="USART1_ALT"
                             group="TXD"
                             pad="PC2"/>
                     <signal field="PORTMUX.USARTROUTEA.USART1"
                             function="USART1_ALT"
                             group="XCK"
                             pad="PC0"/>
                     <signal field="PORTMUX.USARTROUTEA.USART1"
                             function="USART1_ALT"
                             group="XDIR"
                             pad="PC3"/>
                  </signals>
               </instance>
            </module>
            <module id="avrtiny2" name="USERROW">
               <instance name="USERROW">
                  <register-group address-space="data"
                                  name="USERROW"
                                  name-in-module="USERROW"
                                  offset="0x1300"/>
               </instance>
            </module>
            <module id="gpio_ports_avr_v1" name="VPORT">
               <instance name="VPORTA">
                  <register-group address-space="data"
                                  name="VPORTA"
                                  name-in-module="VPORT"
                                  offset="0x0000"/>
               </instance>
               <instance name="VPORTB">
                  <register-group address-space="data"
                                  name="VPORTB"
                                  name-in-module="VPORT"
                                  offset="0x0004"/>
               </instance>
               <instance name="VPORTC">
                  <register-group address-space="data"
                                  name="VPORTC"
                                  name-in-module="VPORT"
                                  offset="0x0008"/>
               </instance>
            </module>
            <module id="avrtiny2" name="VREF">
               <instance name="VREF">
                  <register-group address-space="data"
                                  name="VREF"
                                  name-in-module="VREF"
                                  offset="0x00A0"/>
               </instance>
            </module>
            <module id="wdt_windowed_avr_v1" name="WDT">
               <instance name="WDT">
                  <register-group address-space="data"
                                  name="WDT"
                                  name-in-module="WDT"
                                  offset="0x0100"/>
               </instance>
            </module>
         </peripherals>
         <interrupts>
            <interrupt index="1" module-instance="CRCSCAN" name="NMI"/>
            <interrupt index="2" module-instance="BOD" name="VLM"/>
            <interrupt index="3" module-instance="RTC" name="CNT"/>
            <interrupt index="4" module-instance="RTC" name="PIT"/>
            <interrupt index="5" module-instance="CCL" name="CCL"/>
            <interrupt index="6" module-instance="PORTA" name="PORT"/>
            <interrupt index="7" module-instance="PORTB" name="PORT"/>
            <interrupt index="8" module-instance="TCA0" name="LUNF"/>
            <interrupt index="8" module-instance="TCA0" name="OVF"/>
            <interrupt index="9" module-instance="TCA0" name="HUNF"/>
            <interrupt index="10" module-instance="TCA0" name="CMP0"/>
            <interrupt index="10" module-instance="TCA0" name="LCMP0"/>
            <interrupt index="11" module-instance="TCA0" name="CMP1"/>
            <interrupt index="11" module-instance="TCA0" name="LCMP1"/>
            <interrupt index="12" module-instance="TCA0" name="CMP2"/>
            <interrupt index="12" module-instance="TCA0" name="LCMP2"/>
            <interrupt index="13" module-instance="TCB0" name="INT"/>
            <interrupt index="14" module-instance="TWI0" name="TWIS"/>
            <interrupt index="15" module-instance="TWI0" name="TWIM"/>
            <interrupt index="16" module-instance="SPI0" name="INT"/>
            <interrupt index="17" module-instance="USART0" name="RXC"/>
            <interrupt index="18" module-instance="USART0" name="DRE"/>
            <interrupt index="19" module-instance="USART0" name="TXC"/>
            <interrupt index="20" module-instance="AC0" name="AC"/>
            <interrupt index="21" module-instance="ADC0" name="ERROR"/>
            <interrupt index="22" module-instance="ADC0" name="RESRDY"/>
            <interrupt index="23" module-instance="ADC0" name="SAMPRDY"/>
            <interrupt index="24" module-instance="PORTC" name="PORT"/>
            <interrupt index="25" module-instance="TCB1" name="INT"/>
            <interrupt index="26" module-instance="USART1" name="RXC"/>
            <interrupt index="27" module-instance="USART1" name="DRE"/>
            <interrupt index="28" module-instance="USART1" name="TXC"/>
            <interrupt index="29" module-instance="NVMCTRL" name="EE"/>
         </interrupts>
         <interfaces>
            <interface name="UPDI" type="updi"/>
         </interfaces>
         <property-groups>
            <property-group name="OCD_FEATURES">
               <property name="BREAK_PIN" value="PA1"/>
               <property name="BREAK_PIN_ALT" value="PC4"/>
            </property-group>
            <property-group name="PROGRAMMING_INFO">
               <property name="FUSE_ENABLED_VALUE" value="1"/>
            </property-group>
            <property-group name="UPDI_INTERFACE">
               <property name="HV_IMPLEMENTATION" value="0"/>
               <property name="PROGMEM_OFFSET" value="0x00008000"/>
            </property-group>
            <property-group name="SIGNATURES">
               <property name="SIGNATURE0" value="0x1E"/>
               <property name="SIGNATURE1" value="0x94"/>
               <property name="SIGNATURE2" value="0x29"/>
            </property-group>
         </property-groups>
      </device>
   </devices>
   <modules>
      <module caption="Analog Comparator" id="cmp_control_avr_v3" name="AC">
         <register-group caption="Analog Comparator" name="AC" size="0x8">
            <register caption="Control A"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Enable" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Hysteresis Mode"
                         mask="0x06"
                         name="HYSMODE"
                         rw="RW"
                         values="AC_HYSMODE"/>
               <bitfield caption="Low Power Mode"
                         mask="0x08"
                         name="LPMODE"
                         rw="RW"
                         values="AC_LPMODE"/>
               <bitfield caption="Interrupt Mode"
                         mask="0x30"
                         name="INTMODE"
                         rw="RW"
                         values="AC_INTMODE"/>
               <bitfield caption="Output Buffer Enable" mask="0x40" name="OUTEN" rw="RW"/>
               <bitfield caption="Run in Standby Mode"
                         mask="0x80"
                         name="RUNSTDBY"
                         rw="RW"/>
            </register>
            <register caption="Mux Control A"
                      initval="0x00"
                      name="MUXCTRLA"
                      offset="0x2"
                      rw="RW"
                      size="1">
               <bitfield caption="Negative Input MUX Selection"
                         mask="0x03"
                         name="MUXNEG"
                         rw="RW"
                         values="AC_MUXNEG"/>
               <bitfield caption="Positive Input MUX Selection"
                         mask="0x18"
                         name="MUXPOS"
                         rw="RW"
                         values="AC_MUXPOS"/>
               <bitfield caption="Invert AC Output" mask="0x80" name="INVERT" rw="RW"/>
            </register>
            <register caption="Referance scale control"
                      initval="0xFF"
                      name="DACREF"
                      offset="0x4"
                      rw="RW"
                      size="1">
               <bitfield caption="DACREF Data Value" mask="0xFF" name="DACREF" rw="RW"/>
            </register>
            <register caption="Interrupt Control"
                      initval="0x00"
                      name="INTCTRL"
                      offset="0x6"
                      rw="RW"
                      size="1">
               <bitfield caption="Analog Comparator 0 Interrupt Enable"
                         mask="0x01"
                         name="CMP"
                         rw="RW"/>
            </register>
            <register caption="Status"
                      initval="0x00"
                      name="STATUS"
                      offset="0x7"
                      rw="RW"
                      size="1">
               <bitfield caption="Analog Comparator Interrupt Flag"
                         mask="0x01"
                         name="CMP"
                         rw="RW"/>
               <bitfield caption="Analog Comparator State"
                         mask="0x10"
                         name="STATE"
                         rw="R"/>
            </register>
         </register-group>
         <value-group caption="Hysteresis Mode select" name="AC_HYSMODE">
            <value caption="No hysteresis" name="OFF" value="0x00"/>
            <value caption="10mV hysteresis" name="10mV" value="0x01"/>
            <value caption="25mV hysteresis" name="25mV" value="0x02"/>
            <value caption="50mV hysteresis" name="50mV" value="0x03"/>
         </value-group>
         <value-group caption="Interrupt Mode select" name="AC_INTMODE">
            <value caption="Both Edge" name="BOTHEDGE" value="0x00"/>
            <value caption="Negative Edge" name="NEGEDGE" value="0x02"/>
            <value caption="Positive Edge" name="POSEDGE" value="0x03"/>
         </value-group>
         <value-group caption="Low Power Mode select" name="AC_LPMODE">
            <value caption="Low power mode disabled" name="DIS" value="0x0"/>
            <value caption="Low power mode enabled" name="EN" value="0x1"/>
         </value-group>
         <value-group caption="Negative Input MUX Selection" name="AC_MUXNEG">
            <value caption="Negative Pin 0" name="AINN0" value="0x00"/>
            <value caption="Negative Pin 1" name="AINN1" value="0x01"/>
            <value caption="Negative Pin 2" name="AINN2" value="0x02"/>
            <value caption="DAC Voltage Reference" name="DACREF" value="0x03"/>
         </value-group>
         <value-group caption="Positive Input MUX Selection" name="AC_MUXPOS">
            <value caption="Positive Pin 0" name="AINP0" value="0x00"/>
            <value caption="Positive Pin 1" name="AINP1" value="0x01"/>
            <value caption="Positive Pin 2" name="AINP2" value="0x02"/>
         </value-group>
      </module>
      <module caption="Analog to Digital Converter"
              id="adc_12b_diff_ctrl_v2"
              name="ADC">
         <register-group caption="Analog to Digital Converter" name="ADC" size="0x40">
            <register caption="Control A"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x00"
                      rw="RW"
                      size="1">
               <bitfield caption="ADC Enable" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="ADC Low latency mode"
                         mask="0x20"
                         name="LOWLAT"
                         rw="RW"/>
               <bitfield caption="Run standby mode" mask="0x80" name="RUNSTDBY" rw="RW"/>
            </register>
            <register caption="Control B"
                      initval="0x00"
                      name="CTRLB"
                      offset="0x01"
                      rw="RW"
                      size="1">
               <bitfield caption="Prescaler Value"
                         mask="0x0F"
                         name="PRESC"
                         rw="RW"
                         values="ADC_PRESC"/>
            </register>
            <register caption="Control C"
                      initval="0x00"
                      name="CTRLC"
                      offset="0x02"
                      rw="RW"
                      size="1">
               <bitfield caption="Reference select"
                         mask="0x07"
                         name="REFSEL"
                         rw="RW"
                         values="ADC_REFSEL"/>
               <bitfield caption="Reference Selection"
                         mask="0xF8"
                         name="TIMEBASE"
                         rw="RW"/>
            </register>
            <register caption="Control D"
                      initval="0x00"
                      name="CTRLD"
                      offset="0x03"
                      rw="RW"
                      size="1">
               <bitfield caption="Window Comparator Mode"
                         mask="0x07"
                         name="WINCM"
                         rw="RW"
                         values="ADC_WINCM"/>
               <bitfield caption="Window Mode Source"
                         mask="0x08"
                         name="WINSRC"
                         rw="RW"
                         values="ADC_WINSRC"/>
            </register>
            <register caption="Interrupt Control"
                      initval="0x00"
                      name="INTCTRL"
                      offset="0x04"
                      rw="RW"
                      size="1">
               <bitfield caption="Result Ready Interrupt Enable"
                         mask="0x01"
                         name="RESRDY"
                         rw="RW"/>
               <bitfield caption="Sample Ready Interrupt Enable"
                         mask="0x02"
                         name="SAMPRDY"
                         rw="RW"/>
               <bitfield caption="Window Comparator Interrupt Enable"
                         mask="0x04"
                         name="WCMP"
                         rw="RW"/>
               <bitfield caption="Result Overwritten Interrupt Enable"
                         mask="0x08"
                         name="RESOVR"
                         rw="RW"/>
               <bitfield caption="Sample Overwritten Interrupt Enable"
                         mask="0x10"
                         name="SAMPOVR"
                         rw="RW"/>
               <bitfield caption="Trigger Overrun Interrupt Enable"
                         mask="0x20"
                         name="TRIGOVR"
                         rw="RW"/>
            </register>
            <register caption="Interrupt Flags"
                      initval="0x00"
                      name="INTFLAGS"
                      offset="0x05"
                      rw="RW"
                      size="1">
               <bitfield caption="Result Ready Interrupt Flag"
                         mask="0x01"
                         name="RESRDY"
                         rw="RW"/>
               <bitfield caption="Sample Ready Interrupt Flag"
                         mask="0x02"
                         name="SAMPRDY"
                         rw="RW"/>
               <bitfield caption="Window Comparator Interrupt Flag"
                         mask="0x04"
                         name="WCMP"
                         rw="RW"/>
               <bitfield caption="Result Overwritten Interrupt Flag"
                         mask="0x08"
                         name="RESOVR"
                         rw="RW"/>
               <bitfield caption="Sample Overwritten Interrupt Flag"
                         mask="0x10"
                         name="SAMPOVR"
                         rw="RW"/>
               <bitfield caption="Trigger Overrun Interrupt Flag"
                         mask="0x20"
                         name="TRIGOVR"
                         rw="RW"/>
            </register>
            <register caption="Status register"
                      initval="0x00"
                      name="STATUS"
                      offset="0x06"
                      rw="R"
                      size="1">
               <bitfield caption="ADC Busy" mask="0x01" name="ADCBUSY" rw="R"/>
            </register>
            <register caption="Debug Control"
                      initval="0x00"
                      name="DBGCTRL"
                      offset="0x07"
                      rw="RW"
                      size="1">
               <bitfield caption="Debug run" mask="0x01" name="DBGRUN" rw="RW"/>
            </register>
            <register caption="Control E"
                      initval="0x00"
                      name="CTRLE"
                      offset="0x08"
                      rw="RW"
                      size="1">
               <bitfield caption="Sampling time" mask="0xFF" name="SAMPDUR" rw="RW"/>
            </register>
            <register caption="Control F"
                      initval="0x00"
                      name="CTRLF"
                      offset="0x09"
                      rw="RW"
                      size="1">
               <bitfield caption="Sample numbers"
                         mask="0x0F"
                         name="SAMPNUM"
                         rw="RW"
                         values="ADC_SAMPNUM"/>
               <bitfield caption="Left adjust" mask="0x10" name="LEFTADJ" rw="RW"/>
               <bitfield caption="Free running mode" mask="0x20" name="FREERUN" rw="RW"/>
            </register>
            <register caption="Command register"
                      initval="0x00"
                      name="COMMAND"
                      offset="0x0A"
                      rw="RW"
                      size="1">
               <bitfield caption="Start command"
                         mask="0x07"
                         name="START"
                         rw="RW"
                         values="ADC_START"/>
               <bitfield caption="Mode"
                         mask="0x70"
                         name="MODE"
                         rw="RW"
                         values="ADC_MODE"/>
               <bitfield caption="Differential mode" mask="0x80" name="DIFF" rw="RW"/>
            </register>
            <register caption="PGA Control"
                      initval="0x00"
                      name="PGACTRL"
                      offset="0x0B"
                      rw="RW"
                      size="1">
               <bitfield caption="PGA Enable" mask="0x01" name="PGAEN" rw="RW"/>
               <bitfield caption="ADC PGA Sample Duration"
                         mask="0x06"
                         name="ADCPGASAMPDUR"
                         rw="RW"
                         values="ADC_ADCPGASAMPDUR"/>
               <bitfield caption="PGA BIAS Select"
                         mask="0x18"
                         name="PGABIASSEL"
                         rw="RW"
                         values="ADC_PGABIASSEL"/>
               <bitfield caption="Gain"
                         mask="0xE0"
                         name="GAIN"
                         rw="RW"
                         values="ADC_GAIN"/>
            </register>
            <register caption="Positive mux input"
                      initval="0x00"
                      name="MUXPOS"
                      offset="0x0C"
                      rw="RW"
                      size="1">
               <bitfield caption="Analog Channel Selection Bits"
                         mask="0x3F"
                         name="MUXPOS"
                         rw="RW"
                         values="ADC_MUXPOS"/>
               <bitfield caption="VIA"
                         mask="0xC0"
                         name="VIA"
                         rw="RW"
                         values="ADC_VIA"/>
            </register>
            <register caption="Negative mux input"
                      initval="0x00"
                      name="MUXNEG"
                      offset="0x0D"
                      rw="RW"
                      size="1">
               <bitfield caption="Analog Channel Selection Bits"
                         mask="0x3F"
                         name="MUXNEG"
                         rw="RW"
                         values="ADC_MUXNEG"/>
               <bitfield caption="VIA"
                         mask="0xC0"
                         name="VIA"
                         rw="RW"
                         values="ADC_VIA"/>
            </register>
            <register caption="Result"
                      name="RESULT"
                      offset="0x10"
                      rw="R"
                      size="4"/>
            <register caption="Sample"
                      name="SAMPLE"
                      offset="0x14"
                      rw="R"
                      size="2"/>
            <register caption="Temporary Data 0"
                      initval="0x00"
                      name="TEMP0"
                      offset="0x18"
                      rw="RW"
                      size="1">
               <bitfield caption="Temporary" mask="0xFF" name="TEMP" rw="RW"/>
            </register>
            <register caption="Temporary Data 1"
                      initval="0x00"
                      name="TEMP1"
                      offset="0x19"
                      rw="RW"
                      size="1">
               <bitfield caption="Temporary" mask="0xFF" name="TEMP" rw="RW"/>
            </register>
            <register caption="Temporary Data 2"
                      name="TEMP2"
                      offset="0x1A"
                      rw="RW"
                      size="1">
               <bitfield caption="Temporary" mask="0xFF" name="TEMP" rw="RW"/>
            </register>
            <register caption="Window Low Threshold"
                      name="WINLT"
                      offset="0x1C"
                      rw="RW"
                      size="2"/>
            <register caption="Window High Threshold"
                      name="WINHT"
                      offset="0x1E"
                      rw="RW"
                      size="2"/>
         </register-group>
         <value-group caption="Mode select" name="ADC_MODE">
            <value caption="Single Conversion 8-bit" name="SINGLE_8BIT" value="0x00"/>
            <value caption="Single Conversion 12-bit" name="SINGLE_12BIT" value="0x01"/>
            <value caption="Series Accumulation" name="SERIES" value="0x02"/>
            <value caption="Series Accumulation with Scaling"
                   name="SERIES_SCALING"
                   value="0x03"/>
            <value caption="Burst Accumulation" name="BURST" value="0x04"/>
            <value caption="Burst Accumulation with Scaling"
                   name="BURST_SCALING"
                   value="0x05"/>
         </value-group>
         <value-group caption="Start command select" name="ADC_START">
            <value caption="Stop an ongoing conversion" name="STOP" value="0x00"/>
            <value caption="Start immediately" name="IMMEDIATE" value="0x01"/>
            <value caption="Start on MUXPOS write" name="MUXPOS_WRITE" value="0x02"/>
            <value caption="Start on MUXNEG write" name="MUXNEG_WRITE" value="0x03"/>
            <value caption="Start on event" name="EVENT_TRIGGER" value="0x04"/>
         </value-group>
         <value-group caption="Prescaler Value select" name="ADC_PRESC">
            <value caption="System clock divided by 2" name="DIV2" value="0x00"/>
            <value caption="System clock divided by 4" name="DIV4" value="0x01"/>
            <value caption="System clock divided by 6" name="DIV6" value="0x02"/>
            <value caption="System clock divided by 8" name="DIV8" value="0x03"/>
            <value caption="System clock divided by 10" name="DIV10" value="0x04"/>
            <value caption="System clock divided by 12" name="DIV12" value="0x05"/>
            <value caption="System clock divided by 14" name="DIV14" value="0x06"/>
            <value caption="System clock divided by 16" name="DIV16" value="0x07"/>
            <value caption="System clock divided by 20" name="DIV20" value="0x08"/>
            <value caption="System clock divided by 24" name="DIV24" value="0x09"/>
            <value caption="System clock divided by 28" name="DIV28" value="0x0A"/>
            <value caption="System clock divided by 32" name="DIV32" value="0x0B"/>
            <value caption="System clock divided by 40" name="DIV40" value="0x0C"/>
            <value caption="System clock divided by 48" name="DIV48" value="0x0D"/>
            <value caption="System clock divided by 56" name="DIV56" value="0x0E"/>
            <value caption="System clock divided by 64" name="DIV64" value="0x0F"/>
         </value-group>
         <value-group caption="Reference select" name="ADC_REFSEL">
            <value caption="VDD" name="VDD" value="0x00"/>
            <value caption="External Reference" name="VREFA" value="0x02"/>
            <value caption="Internal 1.024V Reference" name="1024MV" value="0x04"/>
            <value caption="Internal 2.048V Reference" name="2048MV" value="0x05"/>
            <value caption="Internal 2.5V Reference" name="2500MV" value="0x06"/>
            <value caption="Internal 4.096V Reference" name="4096MV" value="0x07"/>
         </value-group>
         <value-group caption="Window Comparator Mode select" name="ADC_WINCM">
            <value caption="No Window Comparison" name="NONE" value="0x00"/>
            <value caption="Below Window" name="BELOW" value="0x01"/>
            <value caption="Above Window" name="ABOVE" value="0x02"/>
            <value caption="Inside Window" name="INSIDE" value="0x03"/>
            <value caption="Outside Window" name="OUTSIDE" value="0x04"/>
         </value-group>
         <value-group caption="Window Mode Source select" name="ADC_WINSRC">
            <value caption="Result register" name="RESULT" value="0x00"/>
            <value caption="Sample register" name="SAMPLE" value="0x01"/>
         </value-group>
         <value-group caption="Sample numbers select" name="ADC_SAMPNUM">
            <value caption="No accumulation" name="NONE" value="0x0"/>
            <value caption="2 samples accumulation" name="ACC2" value="0x1"/>
            <value caption="4 samples accumulation" name="ACC4" value="0x2"/>
            <value caption="8 samples accumulation" name="ACC8" value="0x3"/>
            <value caption="16 samples accumulation" name="ACC16" value="0x4"/>
            <value caption="32 samples accumulation" name="ACC32" value="0x5"/>
            <value caption="64 samples accumulation" name="ACC64" value="0x6"/>
            <value caption="128 samples accumulation" name="ACC128" value="0x7"/>
            <value caption="256 samples accumulation" name="ACC256" value="0x8"/>
            <value caption="512 samples accumulation" name="ACC512" value="0x9"/>
            <value caption="1024 samples accumulation" name="ACC1024" value="0xA"/>
         </value-group>
         <value-group caption="Analog Channel Selection Bits" name="ADC_MUXNEG">
            <value caption="ADC input pin 1" name="AIN1" value="0x01"/>
            <value caption="ADC input pin 2" name="AIN2" value="0x02"/>
            <value caption="ADC input pin 3" name="AIN3" value="0x03"/>
            <value caption="ADC input pin 4" name="AIN4" value="0x04"/>
            <value caption="ADC input pin 5" name="AIN5" value="0x05"/>
            <value caption="ADC input pin 6" name="AIN6" value="0x06"/>
            <value caption="ADC input pin 7" name="AIN7" value="0x07"/>
            <value caption="Ground" name="GND" value="0x30"/>
            <value caption="VDD/10" name="VDDDIV10" value="0x31"/>
            <value caption="DACREF from AC0" name="DACREF0" value="0x33"/>
         </value-group>
         <value-group caption="VIA select" name="ADC_VIA">
            <value caption="Via ADC" name="ADC" value="0x00"/>
            <value caption="Via PGA" name="PGA" value="0x01"/>
         </value-group>
         <value-group caption="Analog Channel Selection Bits" name="ADC_MUXPOS">
            <value caption="ADC input pin 1" name="AIN1" value="0x01"/>
            <value caption="ADC input pin 2" name="AIN2" value="0x02"/>
            <value caption="ADC input pin 3" name="AIN3" value="0x03"/>
            <value caption="ADC input pin 4" name="AIN4" value="0x04"/>
            <value caption="ADC input pin 5" name="AIN5" value="0x05"/>
            <value caption="ADC input pin 6" name="AIN6" value="0x06"/>
            <value caption="ADC input pin 7" name="AIN7" value="0x07"/>
            <value caption="ADC input pin 8" name="AIN8" value="0x08"/>
            <value caption="ADC input pin 9" name="AIN9" value="0x09"/>
            <value caption="ADC input pin 10" name="AIN10" value="0x0A"/>
            <value caption="ADC input pin 11" name="AIN11" value="0x0B"/>
            <value caption="ADC input pin 12" name="AIN12" value="0x0C"/>
            <value caption="ADC input pin 13" name="AIN13" value="0x0D"/>
            <value caption="ADC input pin 14" name="AIN14" value="0x0E"/>
            <value caption="ADC input pin 15" name="AIN15" value="0x0F"/>
            <value caption="Ground" name="GND" value="0x30"/>
            <value caption="VDD/10" name="VDDDIV10" value="0x31"/>
            <value caption="Temperature sensor" name="TEMPSENSE" value="0x32"/>
            <value caption="DACREF from AC0" name="DACREF0" value="0x33"/>
         </value-group>
         <value-group caption="ADC PGA Sample Duration select" name="ADC_ADCPGASAMPDUR">
            <value caption="6 ADC cycles" name="6CLK" value="0x0"/>
            <value caption="15 ADC cycles" name="15CLK" value="0x1"/>
            <value caption="20 ADC cycles" name="20CLK" value="0x2"/>
         </value-group>
         <value-group caption="Gain select" name="ADC_GAIN">
            <value caption="1X Gain" name="1X" value="0x0"/>
            <value caption="2X Gain" name="2X" value="0x1"/>
            <value caption="4X Gain" name="4X" value="0x2"/>
            <value caption="8X Gain" name="8X" value="0x3"/>
            <value caption="16X Gain" name="16X" value="0x4"/>
         </value-group>
         <value-group caption="PGA BIAS Select" name="ADC_PGABIASSEL">
            <value caption="1x BIAS current" name="1X" value="0x0"/>
            <value caption="3/4x BIAS current" name="3_4X" value="0x1"/>
            <value caption="1/2x BIAS current" name="1_2X" value="0x2"/>
            <value caption="1/4x BIAS current" name="1_4X" value="0x3"/>
         </value-group>
      </module>
      <module caption="Bod interface" id="bor_lvd_ctrl_avr_v1" name="BOD">
         <register-group caption="Bod interface" name="BOD" size="0x10">
            <register caption="Control A"
                      initval="0x05"
                      name="CTRLA"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Operation in sleep mode"
                         mask="0x03"
                         name="SLEEP"
                         rw="RW"
                         values="BOD_SLEEP"/>
               <bitfield caption="Operation in active mode"
                         mask="0x0C"
                         name="ACTIVE"
                         rw="R"
                         values="BOD_ACTIVE"/>
               <bitfield caption="Sample frequency"
                         mask="0x10"
                         name="SAMPFREQ"
                         rw="R"
                         values="BOD_SAMPFREQ"/>
            </register>
            <register caption="Control B"
                      initval="0x00"
                      name="CTRLB"
                      offset="0x1"
                      rw="RW"
                      size="1">
               <bitfield caption="Bod level"
                         mask="0x07"
                         name="LVL"
                         rw="R"
                         values="BOD_LVL"/>
            </register>
            <register caption="Voltage level monitor Control"
                      initval="0x00"
                      name="VLMCTRLA"
                      offset="0x8"
                      rw="RW"
                      size="1">
               <bitfield caption="voltage level monitor level"
                         mask="0x03"
                         name="VLMLVL"
                         rw="RW"
                         values="BOD_VLMLVL"/>
            </register>
            <register caption="Voltage level monitor interrupt Control"
                      initval="0x00"
                      name="INTCTRL"
                      offset="0x9"
                      rw="RW"
                      size="1">
               <bitfield caption="voltage level monitor interrrupt enable"
                         mask="0x01"
                         name="VLMIE"
                         rw="RW"/>
               <bitfield caption="Configuration"
                         mask="0x06"
                         name="VLMCFG"
                         rw="RW"
                         values="BOD_VLMCFG"/>
            </register>
            <register caption="Voltage level monitor interrupt Flags"
                      initval="0x00"
                      name="INTFLAGS"
                      offset="0xA"
                      rw="RW"
                      size="1">
               <bitfield caption="Voltage level monitor interrupt flag"
                         mask="0x01"
                         name="VLMIF"
                         rw="RW"/>
            </register>
            <register caption="Voltage level monitor status"
                      initval="0x00"
                      name="STATUS"
                      offset="0xB"
                      rw="RW"
                      size="1">
               <bitfield caption="Voltage level monitor status"
                         mask="0x01"
                         name="VLMS"
                         rw="R"/>
            </register>
         </register-group>
         <value-group caption="Operation in active mode select" name="BOD_ACTIVE">
            <value caption="Disabled" name="DIS" value="0x00"/>
            <value caption="Enabled" name="ENABLED" value="0x01"/>
            <value caption="Sampled" name="SAMPLED" value="0x02"/>
            <value caption="Enabled with wake-up halted until BOD is ready"
                   name="ENWAKE"
                   value="0x03"/>
         </value-group>
         <value-group caption="Sample frequency select" name="BOD_SAMPFREQ">
            <value caption="1kHz sampling frequency" name="1KHZ" value="0x0"/>
            <value caption="125Hz sampling frequency" name="125HZ" value="0x1"/>
         </value-group>
         <value-group caption="Operation in sleep mode select" name="BOD_SLEEP">
            <value caption="Disabled" name="DIS" value="0x00"/>
            <value caption="Enabled" name="ENABLED" value="0x01"/>
            <value caption="Sampled" name="SAMPLED" value="0x02"/>
         </value-group>
         <value-group caption="Bod level select" name="BOD_LVL">
            <value caption="1.8 V" name="BODLEVEL0" value="0x00"/>
            <value caption="2.6 V" name="BODLEVEL2" value="0x02"/>
            <value caption="4.2 V" name="BODLEVEL7" value="0x07"/>
         </value-group>
         <value-group caption="Configuration select" name="BOD_VLMCFG">
            <value caption="Interrupt when supply goes below VLM level"
                   name="BELOW"
                   value="0x00"/>
            <value caption="Interrupt when supply goes above VLM level"
                   name="ABOVE"
                   value="0x01"/>
            <value caption="Interrupt when supply crosses VLM level"
                   name="CROSS"
                   value="0x02"/>
         </value-group>
         <value-group caption="voltage level monitor level select" name="BOD_VLMLVL">
            <value caption="VLM threshold 5% above BOD level"
                   name="5ABOVE"
                   value="0x0"/>
            <value caption="VLM threshold 15% above BOD level"
                   name="15ABOVE"
                   value="0x1"/>
            <value caption="VLM threshold 25% above BOD level"
                   name="25ABOVE"
                   value="0x2"/>
         </value-group>
      </module>
      <module caption="Configurable Custom Logic" id="cla_ccl_v1" name="CCL">
         <register-group caption="Configurable Custom Logic" name="CCL" size="0x40">
            <register caption="Control Register A"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Enable" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Run in Standby" mask="0x40" name="RUNSTDBY" rw="RW"/>
            </register>
            <register caption="Sequential Control 0"
                      initval="0x00"
                      name="SEQCTRL0"
                      offset="0x01"
                      rw="RW"
                      size="1">
               <bitfield caption="Sequential Selection"
                         mask="0x07"
                         name="SEQSEL"
                         rw="RW"
                         values="CCL_SEQSEL"/>
            </register>
            <register caption="Sequential Control 1"
                      initval="0x00"
                      name="SEQCTRL1"
                      offset="0x02"
                      rw="RW"
                      size="1">
               <bitfield caption="Sequential Selection"
                         mask="0x07"
                         name="SEQSEL"
                         rw="RW"
                         values="CCL_SEQSEL"/>
            </register>
            <register caption="Interrupt Control 0"
                      initval="0x00"
                      name="INTCTRL0"
                      offset="0x5"
                      rw="RW"
                      size="1">
               <bitfield caption="Interrupt Mode for LUT0"
                         mask="0x03"
                         name="INTMODE0"
                         rw="RW"
                         values="CCL_INTMODE0"/>
               <bitfield caption="Interrupt Mode for LUT1"
                         mask="0x0C"
                         name="INTMODE1"
                         rw="RW"
                         values="CCL_INTMODE1"/>
               <bitfield caption="Interrupt Mode for LUT2"
                         mask="0x30"
                         name="INTMODE2"
                         rw="RW"
                         values="CCL_INTMODE2"/>
               <bitfield caption="Interrupt Mode for LUT3"
                         mask="0xC0"
                         name="INTMODE3"
                         rw="RW"
                         values="CCL_INTMODE3"/>
            </register>
            <register caption="Interrupt Flags"
                      initval="0x00"
                      name="INTFLAGS"
                      offset="0x7"
                      rw="RW"
                      size="1">
               <bitfield caption="Interrupt Flag" mask="0x0F" name="INT" rw="RW"/>
            </register>
            <register caption="LUT 0 Control A"
                      initval="0x00"
                      name="LUT0CTRLA"
                      offset="0x08"
                      rw="RW"
                      size="1">
               <bitfield caption="LUT Enable" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Clock Source Selection"
                         mask="0x0E"
                         name="CLKSRC"
                         rw="RW"
                         values="CCL_CLKSRC"/>
               <bitfield caption="Filter Selection"
                         mask="0x30"
                         name="FILTSEL"
                         rw="RW"
                         values="CCL_FILTSEL"/>
               <bitfield caption="Output Enable" mask="0x40" name="OUTEN" rw="RW"/>
               <bitfield caption="Edge Detection Enable"
                         mask="0x80"
                         name="EDGEDET"
                         rw="RW"
                         values="CCL_EDGEDET"/>
            </register>
            <register caption="LUT 0 Control B"
                      initval="0x00"
                      name="LUT0CTRLB"
                      offset="0x09"
                      rw="RW"
                      size="1">
               <bitfield caption="LUT Input 0 Source Selection"
                         mask="0x0F"
                         name="INSEL0"
                         rw="RW"
                         values="CCL_INSEL0"/>
               <bitfield caption="LUT Input 1 Source Selection"
                         mask="0xF0"
                         name="INSEL1"
                         rw="RW"
                         values="CCL_INSEL1"/>
            </register>
            <register caption="LUT 0 Control C"
                      initval="0x00"
                      name="LUT0CTRLC"
                      offset="0x0A"
                      rw="RW"
                      size="1">
               <bitfield caption="LUT Input 2 Source Selection"
                         mask="0x0F"
                         name="INSEL2"
                         rw="RW"
                         values="CCL_INSEL2"/>
            </register>
            <register caption="Truth 0"
                      initval="0x00"
                      name="TRUTH0"
                      offset="0x0B"
                      rw="RW"
                      size="1">
               <bitfield caption="Truth Table" mask="0xFF" name="TRUTH" rw="RW"/>
            </register>
            <register caption="LUT 1 Control A"
                      initval="0x00"
                      name="LUT1CTRLA"
                      offset="0x0C"
                      rw="RW"
                      size="1">
               <bitfield caption="LUT Enable" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Clock Source Selection"
                         mask="0x0E"
                         name="CLKSRC"
                         rw="RW"
                         values="CCL_CLKSRC"/>
               <bitfield caption="Filter Selection"
                         mask="0x30"
                         name="FILTSEL"
                         rw="RW"
                         values="CCL_FILTSEL"/>
               <bitfield caption="Output Enable" mask="0x40" name="OUTEN" rw="RW"/>
               <bitfield caption="Edge Detection Enable"
                         mask="0x80"
                         name="EDGEDET"
                         rw="RW"
                         values="CCL_EDGEDET"/>
            </register>
            <register caption="LUT 1 Control B"
                      initval="0x00"
                      name="LUT1CTRLB"
                      offset="0x0D"
                      rw="RW"
                      size="1">
               <bitfield caption="LUT Input 0 Source Selection"
                         mask="0x0F"
                         name="INSEL0"
                         rw="RW"
                         values="CCL_INSEL0"/>
               <bitfield caption="LUT Input 1 Source Selection"
                         mask="0xF0"
                         name="INSEL1"
                         rw="RW"
                         values="CCL_INSEL1"/>
            </register>
            <register caption="LUT 1 Control C"
                      initval="0x00"
                      name="LUT1CTRLC"
                      offset="0x0E"
                      rw="RW"
                      size="1">
               <bitfield caption="LUT Input 2 Source Selection"
                         mask="0x0F"
                         name="INSEL2"
                         rw="RW"
                         values="CCL_INSEL2"/>
            </register>
            <register caption="Truth 1"
                      initval="0x00"
                      name="TRUTH1"
                      offset="0x0F"
                      rw="RW"
                      size="1">
               <bitfield caption="Truth Table" mask="0xFF" name="TRUTH" rw="RW"/>
            </register>
            <register caption="LUT 2 Control A"
                      initval="0x00"
                      name="LUT2CTRLA"
                      offset="0x10"
                      rw="RW"
                      size="1">
               <bitfield caption="LUT Enable" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Clock Source Selection"
                         mask="0x0E"
                         name="CLKSRC"
                         rw="RW"
                         values="CCL_CLKSRC"/>
               <bitfield caption="Filter Selection"
                         mask="0x30"
                         name="FILTSEL"
                         rw="RW"
                         values="CCL_FILTSEL"/>
               <bitfield caption="Output Enable" mask="0x40" name="OUTEN" rw="RW"/>
               <bitfield caption="Edge Detection Enable"
                         mask="0x80"
                         name="EDGEDET"
                         rw="RW"
                         values="CCL_EDGEDET"/>
            </register>
            <register caption="LUT 2 Control B"
                      initval="0x00"
                      name="LUT2CTRLB"
                      offset="0x11"
                      rw="RW"
                      size="1">
               <bitfield caption="LUT Input 0 Source Selection"
                         mask="0x0F"
                         name="INSEL0"
                         rw="RW"
                         values="CCL_INSEL0"/>
               <bitfield caption="LUT Input 1 Source Selection"
                         mask="0xF0"
                         name="INSEL1"
                         rw="RW"
                         values="CCL_INSEL1"/>
            </register>
            <register caption="LUT 2 Control C"
                      initval="0x00"
                      name="LUT2CTRLC"
                      offset="0x12"
                      rw="RW"
                      size="1">
               <bitfield caption="LUT Input 2 Source Selection"
                         mask="0x0F"
                         name="INSEL2"
                         rw="RW"
                         values="CCL_INSEL2"/>
            </register>
            <register caption="Truth 2"
                      initval="0x00"
                      name="TRUTH2"
                      offset="0x13"
                      rw="RW"
                      size="1">
               <bitfield caption="Truth Table" mask="0xFF" name="TRUTH" rw="RW"/>
            </register>
            <register caption="LUT 3 Control A"
                      initval="0x00"
                      name="LUT3CTRLA"
                      offset="0x14"
                      rw="RW"
                      size="1">
               <bitfield caption="LUT Enable" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Clock Source Selection"
                         mask="0x0E"
                         name="CLKSRC"
                         rw="RW"
                         values="CCL_CLKSRC"/>
               <bitfield caption="Filter Selection"
                         mask="0x30"
                         name="FILTSEL"
                         rw="RW"
                         values="CCL_FILTSEL"/>
               <bitfield caption="Output Enable" mask="0x40" name="OUTEN" rw="RW"/>
               <bitfield caption="Edge Detection Enable"
                         mask="0x80"
                         name="EDGEDET"
                         rw="RW"
                         values="CCL_EDGEDET"/>
            </register>
            <register caption="LUT 3 Control B"
                      initval="0x00"
                      name="LUT3CTRLB"
                      offset="0x15"
                      rw="RW"
                      size="1">
               <bitfield caption="LUT Input 0 Source Selection"
                         mask="0x0F"
                         name="INSEL0"
                         rw="RW"
                         values="CCL_INSEL0"/>
               <bitfield caption="LUT Input 1 Source Selection"
                         mask="0xF0"
                         name="INSEL1"
                         rw="RW"
                         values="CCL_INSEL1"/>
            </register>
            <register caption="LUT 3 Control C"
                      initval="0x00"
                      name="LUT3CTRLC"
                      offset="0x16"
                      rw="RW"
                      size="1">
               <bitfield caption="LUT Input 2 Source Selection"
                         mask="0x0F"
                         name="INSEL2"
                         rw="RW"
                         values="CCL_INSEL2"/>
            </register>
            <register caption="Truth 3"
                      initval="0x00"
                      name="TRUTH3"
                      offset="0x17"
                      rw="RW"
                      size="1">
               <bitfield caption="Truth Table" mask="0xFF" name="TRUTH" rw="RW"/>
            </register>
         </register-group>
         <value-group caption="Interrupt Mode for LUT0 select" name="CCL_INTMODE0">
            <value caption="Interrupt disabled" name="INTDISABLE" value="0x0"/>
            <value caption="Sense rising edge" name="RISING" value="0x1"/>
            <value caption="Sense falling edge" name="FALLING" value="0x2"/>
            <value caption="Sense both edges" name="BOTH" value="0x3"/>
         </value-group>
         <value-group caption="Interrupt Mode for LUT1 select" name="CCL_INTMODE1">
            <value caption="Interrupt disabled" name="INTDISABLE" value="0x0"/>
            <value caption="Sense rising edge" name="RISING" value="0x1"/>
            <value caption="Sense falling edge" name="FALLING" value="0x2"/>
            <value caption="Sense both edges" name="BOTH" value="0x3"/>
         </value-group>
         <value-group caption="Interrupt Mode for LUT2 select" name="CCL_INTMODE2">
            <value caption="Interrupt disabled" name="INTDISABLE" value="0x0"/>
            <value caption="Sense rising edge" name="RISING" value="0x1"/>
            <value caption="Sense falling edge" name="FALLING" value="0x2"/>
            <value caption="Sense both edges" name="BOTH" value="0x3"/>
         </value-group>
         <value-group caption="Interrupt Mode for LUT3 select" name="CCL_INTMODE3">
            <value caption="Interrupt disabled" name="INTDISABLE" value="0x0"/>
            <value caption="Sense rising edge" name="RISING" value="0x1"/>
            <value caption="Sense falling edge" name="FALLING" value="0x2"/>
            <value caption="Sense both edges" name="BOTH" value="0x3"/>
         </value-group>
         <value-group caption="Clock Source Selection" name="CCL_CLKSRC">
            <value caption="CLK_PER is clocking the LUT" name="CLKPER" value="0x0"/>
            <value caption="IN[2] is clocking the LUT" name="IN2" value="0x1"/>
            <value caption="20MHz oscillator before prescaler is clocking the LUT"
                   name="OSC20M"
                   value="0x4"/>
            <value caption="32kHz oscillator is clocking the LUT"
                   name="OSCULP32K"
                   value="0x5"/>
            <value caption="32kHz oscillator after DIV32 is clocking the LUT"
                   name="OSCULP1K"
                   value="0x6"/>
         </value-group>
         <value-group caption="Edge Detection Enable select" name="CCL_EDGEDET">
            <value caption="Edge detector is disabled" name="DIS" value="0x0"/>
            <value caption="Edge detector is enabled" name="EN" value="0x1"/>
         </value-group>
         <value-group caption="Filter Selection" name="CCL_FILTSEL">
            <value caption="Filter disabled" name="DISABLE" value="0x0"/>
            <value caption="Synchronizer enabled" name="SYNCH" value="0x1"/>
            <value caption="Filter enabled" name="FILTER" value="0x2"/>
         </value-group>
         <value-group caption="LUT Input 0 Source Selection" name="CCL_INSEL0">
            <value caption="Masked input" name="MASK" value="0x00"/>
            <value caption="Feedback input source" name="FEEDBACK" value="0x01"/>
            <value caption="Linked LUT input source" name="LINK" value="0x02"/>
            <value caption="Event input source A" name="EVENTA" value="0x03"/>
            <value caption="Event input source B" name="EVENTB" value="0x04"/>
            <value caption="IO pin LUTn-IN0 input source" name="IO" value="0x05"/>
            <value caption="AC0 OUT input source" name="AC0" value="0x06"/>
            <value caption="USART0 TXD input source" name="USART0" value="0x08"/>
            <value caption="SPI0 MOSI input source" name="SPI0" value="0x09"/>
            <value caption="TCA0 WO0 input source" name="TCA0" value="0x0A"/>
            <value caption="TCB0 WO input source" name="TCB0" value="0x0C"/>
         </value-group>
         <value-group caption="LUT Input 1 Source Selection" name="CCL_INSEL1">
            <value caption="Masked input" name="MASK" value="0x00"/>
            <value caption="Feedback input source" name="FEEDBACK" value="0x01"/>
            <value caption="Linked LUT input source" name="LINK" value="0x02"/>
            <value caption="Event input source A" name="EVENTA" value="0x03"/>
            <value caption="Event input source B" name="EVENTB" value="0x04"/>
            <value caption="IO pin LUTn-IN1 input source" name="IO" value="0x05"/>
            <value caption="AC0 OUT input source" name="AC0" value="0x06"/>
            <value caption="USART1 TXD input source" name="USART1" value="0x08"/>
            <value caption="SPI0 MOSI input source" name="SPI0" value="0x09"/>
            <value caption="TCA0 WO1 input source" name="TCA0" value="0x0A"/>
            <value caption="TCB1 WO input source" name="TCB1" value="0x0C"/>
         </value-group>
         <value-group caption="LUT Input 2 Source Selection" name="CCL_INSEL2">
            <value caption="Masked input" name="MASK" value="0x00"/>
            <value caption="Feedback input source" name="FEEDBACK" value="0x01"/>
            <value caption="Linked LUT input source" name="LINK" value="0x02"/>
            <value caption="Event input source A" name="EVENTA" value="0x03"/>
            <value caption="Event input source B" name="EVENTB" value="0x04"/>
            <value caption="IO pin LUTn-IN2 input source" name="IO" value="0x05"/>
            <value caption="AC0 OUT input source" name="AC0" value="0x06"/>
            <value caption="SPI0 SCK input source" name="SPI0" value="0x09"/>
            <value caption="TCA0 WO2 input source" name="TCA0" value="0x0A"/>
         </value-group>
         <value-group caption="Sequential Selection" name="CCL_SEQSEL">
            <value caption="Sequential logic disabled" name="DISABLE" value="0x00"/>
            <value caption="D FlipFlop" name="DFF" value="0x01"/>
            <value caption="JK FlipFlop" name="JK" value="0x02"/>
            <value caption="D Latch" name="LATCH" value="0x03"/>
            <value caption="RS Latch" name="RS" value="0x04"/>
         </value-group>
      </module>
      <module caption="Clock controller" id="avrtiny2" name="CLKCTRL">
         <register-group caption="Clock controller" name="CLKCTRL" size="0x20">
            <register caption="MCLK Control A"
                      initval="0x00"
                      name="MCLKCTRLA"
                      offset="0x00"
                      rw="RW"
                      size="1">
               <bitfield caption="Clock"
                         mask="0x03"
                         name="CLKSEL"
                         rw="RW"
                         values="CLKCTRL_CLKSEL"/>
               <bitfield caption="System clock out" mask="0x80" name="CLKOUT" rw="RW"/>
            </register>
            <register caption="MCLK Control B"
                      initval="0x11"
                      name="MCLKCTRLB"
                      offset="0x01"
                      rw="RW"
                      size="1">
               <bitfield caption="Prescaler enable" mask="0x01" name="PEN" rw="RW"/>
               <bitfield caption="Prescaler division"
                         mask="0x1E"
                         name="PDIV"
                         rw="RW"
                         values="CLKCTRL_PDIV"/>
            </register>
            <register caption="MCLK Lock"
                      name="MCLKLOCK"
                      offset="0x02"
                      rw="RW"
                      size="1">
               <bitfield caption="lock ebable" mask="0x01" name="LOCKEN" rw="RW"/>
            </register>
            <register caption="MCLK Status"
                      name="MCLKSTATUS"
                      offset="0x03"
                      rw="R"
                      size="1">
               <bitfield caption="System Oscillator changing"
                         mask="0x01"
                         name="SOSC"
                         rw="R"/>
               <bitfield caption="20MHz oscillator status"
                         mask="0x10"
                         name="OSC20MS"
                         rw="R"/>
               <bitfield caption="32KHz oscillator status"
                         mask="0x20"
                         name="OSC32KS"
                         rw="R"/>
               <bitfield caption="32.768 kHz Crystal Oscillator status"
                         mask="0x40"
                         name="XOSC32KS"
                         rw="R"/>
               <bitfield caption="External Clock status" mask="0x80" name="EXTS" rw="R"/>
            </register>
            <register caption="OSC20M Control A"
                      name="OSC20MCTRLA"
                      offset="0x10"
                      rw="RW"
                      size="1">
               <bitfield caption="Run standby" mask="0x02" name="RUNSTDBY" rw="RW"/>
            </register>
            <register caption="OSC20M Calibration A"
                      initval="0x00"
                      name="OSC20MCALIBA"
                      offset="0x11"
                      rw="RW"
                      size="1">
               <bitfield caption="Calibration" mask="0x7F" name="CAL20M" rw="RW"/>
            </register>
            <register caption="OSC20M Calibration B"
                      initval="0x00"
                      name="OSC20MCALIBB"
                      offset="0x12"
                      rw="RW"
                      size="1">
               <bitfield caption="Oscillator temperature coefficient"
                         mask="0x0F"
                         name="TEMPCAL20M"
                         rw="RW"/>
               <bitfield caption="Lock" mask="0x80" name="LOCK" rw="RW"/>
            </register>
            <register caption="OSC32K Control A"
                      initval="0x00"
                      name="OSC32KCTRLA"
                      offset="0x18"
                      rw="RW"
                      size="1">
               <bitfield caption="Run standby" mask="0x02" name="RUNSTDBY" rw="RW"/>
            </register>
            <register caption="XOSC32K Control A"
                      initval="0x00"
                      name="XOSC32KCTRLA"
                      offset="0x1C"
                      rw="RW"
                      size="1">
               <bitfield caption="Enable" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Run standby" mask="0x02" name="RUNSTDBY" rw="RW"/>
               <bitfield caption="Select" mask="0x04" name="SEL" rw="RW"/>
               <bitfield caption="Crystal startup time"
                         mask="0x30"
                         name="CSUT"
                         rw="RW"
                         values="CLKCTRL_CSUT"/>
            </register>
         </register-group>
         <value-group caption="Clock select" name="CLKCTRL_CLKSEL">
            <value caption="20MHz oscillator" name="OSC20M" value="0x00"/>
            <value caption="32KHz oscillator" name="OSCULP32K" value="0x01"/>
            <value caption="32.768kHz crystal oscillator" name="XOSC32K" value="0x02"/>
            <value caption="External clock" name="EXTCLK" value="0x03"/>
         </value-group>
         <value-group caption="Prescaler division select" name="CLKCTRL_PDIV">
            <value caption="2X" name="2X" value="0x00"/>
            <value caption="4X" name="4X" value="0x01"/>
            <value caption="8X" name="8X" value="0x02"/>
            <value caption="16X" name="16X" value="0x03"/>
            <value caption="32X" name="32X" value="0x04"/>
            <value caption="64X" name="64X" value="0x05"/>
            <value caption="6X" name="6X" value="0x08"/>
            <value caption="10X" name="10X" value="0x09"/>
            <value caption="12X" name="12X" value="0x0A"/>
            <value caption="24X" name="24X" value="0x0B"/>
            <value caption="48X" name="48X" value="0x0C"/>
         </value-group>
         <value-group caption="Crystal startup time select" name="CLKCTRL_CSUT">
            <value caption="1k cycles" name="1K" value="0x00"/>
            <value caption="16k cycles" name="16K" value="0x01"/>
            <value caption="32k cycles" name="32K" value="0x02"/>
            <value caption="64k cycles" name="64K" value="0x03"/>
         </value-group>
      </module>
      <module caption="CPU" id="cpu_avr_v2" name="CPU">
         <register-group caption="CPU" name="CPU" size="0x10">
            <register caption="Configuration Change Protection"
                      initval="0x00"
                      name="CCP"
                      offset="0x4"
                      rw="RW"
                      size="1">
               <bitfield caption="CCP signature"
                         mask="0xFF"
                         name="CCP"
                         rw="RW"
                         values="CPU_CCP"/>
            </register>
            <register caption="Stack Pointer"
                      name="SP"
                      offset="0xD"
                      rw="RW"
                      size="2"/>
            <register caption="Status Register"
                      initval="0x00"
                      name="SREG"
                      offset="0xF"
                      rw="RW"
                      size="1">
               <bitfield caption="Carry Flag" mask="0x01" name="C" rw="RW"/>
               <bitfield caption="Zero Flag" mask="0x02" name="Z" rw="RW"/>
               <bitfield caption="Negative Flag" mask="0x04" name="N" rw="RW"/>
               <bitfield caption="Two's Complement Overflow Flag"
                         mask="0x08"
                         name="V"
                         rw="RW"/>
               <bitfield caption="N Exclusive Or V Flag" mask="0x10" name="S" rw="RW"/>
               <bitfield caption="Half Carry Flag" mask="0x20" name="H" rw="RW"/>
               <bitfield caption="Transfer Bit" mask="0x40" name="T" rw="RW"/>
               <bitfield caption="Global Interrupt Enable Flag"
                         mask="0x80"
                         name="I"
                         rw="RW"/>
            </register>
         </register-group>
         <value-group caption="CCP signature select" name="CPU_CCP">
            <value caption="SPM Instruction Protection" name="SPM" value="0x9D"/>
            <value caption="IO Register Protection" name="IOREG" value="0xD8"/>
         </value-group>
      </module>
      <module caption="Interrupt Controller" id="int_8bit_v3" name="CPUINT">
         <register-group caption="Interrupt Controller" name="CPUINT" size="0x4">
            <register caption="Control A"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Round-robin Scheduling Enable"
                         mask="0x01"
                         name="LVL0RR"
                         rw="RW"/>
               <bitfield caption="Compact Vector Table" mask="0x20" name="CVT" rw="RW"/>
               <bitfield caption="Interrupt Vector Select"
                         mask="0x40"
                         name="IVSEL"
                         rw="RW"/>
            </register>
            <register caption="Status"
                      initval="0x00"
                      name="STATUS"
                      offset="0x1"
                      rw="RW"
                      size="1">
               <bitfield caption="Level 0 Interrupt Executing"
                         mask="0x01"
                         name="LVL0EX"
                         rw="R"/>
               <bitfield caption="Level 1 Interrupt Executing"
                         mask="0x02"
                         name="LVL1EX"
                         rw="R"/>
               <bitfield caption="Non-maskable Interrupt Executing"
                         mask="0x80"
                         name="NMIEX"
                         rw="R"/>
            </register>
            <register caption="Interrupt Level 0 Priority"
                      initval="0x00"
                      name="LVL0PRI"
                      offset="0x2"
                      rw="RW"
                      size="1">
               <bitfield caption="Interrupt Level Priority"
                         mask="0xFF"
                         name="LVL0PRI"
                         rw="RW"/>
            </register>
            <register caption="Interrupt Level 1 Priority Vector"
                      initval="0x00"
                      name="LVL1VEC"
                      offset="0x3"
                      rw="RW"
                      size="1">
               <bitfield caption="Interrupt Vector with High Priority"
                         mask="0xFF"
                         name="LVL1VEC"
                         rw="RW"/>
            </register>
         </register-group>
      </module>
      <module caption="CRCSCAN" id="math_pdi_crc_avr_v1" name="CRCSCAN">
         <register-group caption="CRCSCAN" name="CRCSCAN" size="0x4">
            <register caption="Control A"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Enable CRC scan" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Enable NMI Trigger" mask="0x02" name="NMIEN" rw="RW"/>
               <bitfield caption="Reset CRC scan" mask="0x80" name="RESET" rw="RW"/>
            </register>
            <register caption="Control B"
                      initval="0x00"
                      name="CTRLB"
                      offset="0x1"
                      rw="RW"
                      size="1">
               <bitfield caption="CRC Source"
                         mask="0x03"
                         name="SRC"
                         rw="RW"
                         values="CRCSCAN_SRC"/>
               <bitfield caption="CRC Flash Access Mode"
                         mask="0x30"
                         name="MODE"
                         rw="RW"
                         values="CRCSCAN_MODE"/>
            </register>
            <register caption="Status"
                      initval="0x02"
                      name="STATUS"
                      offset="0x2"
                      rw="R"
                      size="1">
               <bitfield caption="CRC Busy" mask="0x01" name="BUSY" rw="R"/>
               <bitfield caption="CRC Ok" mask="0x02" name="OK" rw="R"/>
            </register>
         </register-group>
         <value-group caption="CRC Flash Access Mode select" name="CRCSCAN_MODE">
            <value caption="Priority to flash" name="PRIORITY" value="0x0"/>
         </value-group>
         <value-group caption="CRC Source select" name="CRCSCAN_SRC">
            <value caption="CRC on entire flash" name="FLASH" value="0x0"/>
            <value caption="CRC on boot and appl section of flash"
                   name="APPLICATION"
                   value="0x1"/>
            <value caption="CRC on boot section of flash" name="BOOT" value="0x2"/>
         </value-group>
      </module>
      <module caption="Event System" id="ev_ctrl_v1" name="EVSYS">
         <register-group caption="Event System" name="EVSYS" size="0x40">
            <register caption="Software Event A"
                      initval="0x00"
                      name="SWEVENTA"
                      offset="0x00"
                      rw="RW"
                      size="1">
               <bitfield caption="Software event on channel"
                         mask="0xFF"
                         name="SWEVENTA"
                         rw="W"
                         values="EVSYS_SWEVENTA"/>
            </register>
            <register caption="Multiplexer Channel 0"
                      initval="0x00"
                      name="CHANNEL0"
                      offset="0x10"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel 0 generator select"
                         mask="0xFF"
                         name="CHANNEL0"
                         rw="RW"
                         values="EVSYS_CHANNEL0"/>
            </register>
            <register caption="Multiplexer Channel 1"
                      initval="0x00"
                      name="CHANNEL1"
                      offset="0x11"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel 1 generator select"
                         mask="0xFF"
                         name="CHANNEL1"
                         rw="RW"
                         values="EVSYS_CHANNEL1"/>
            </register>
            <register caption="Multiplexer Channel 2"
                      initval="0x00"
                      name="CHANNEL2"
                      offset="0x12"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel 2 generator select"
                         mask="0xFF"
                         name="CHANNEL2"
                         rw="RW"
                         values="EVSYS_CHANNEL2"/>
            </register>
            <register caption="Multiplexer Channel 3"
                      initval="0x00"
                      name="CHANNEL3"
                      offset="0x13"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel 3 generator select"
                         mask="0xFF"
                         name="CHANNEL3"
                         rw="RW"
                         values="EVSYS_CHANNEL3"/>
            </register>
            <register caption="Multiplexer Channel 4"
                      initval="0x00"
                      name="CHANNEL4"
                      offset="0x14"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel 4 generator select"
                         mask="0xFF"
                         name="CHANNEL4"
                         rw="RW"
                         values="EVSYS_CHANNEL4"/>
            </register>
            <register caption="Multiplexer Channel 5"
                      initval="0x00"
                      name="CHANNEL5"
                      offset="0x15"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel 5 generator select"
                         mask="0xFF"
                         name="CHANNEL5"
                         rw="RW"
                         values="EVSYS_CHANNEL5"/>
            </register>
            <register caption="User CCL LUT0 Event A"
                      initval="0x00"
                      name="USERCCLLUT0A"
                      offset="0x20"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User CCL LUT0 Event B"
                      initval="0x00"
                      name="USERCCLLUT0B"
                      offset="0x21"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User CCL LUT1 Event A"
                      initval="0x00"
                      name="USERCCLLUT1A"
                      offset="0x22"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User CCL LUT1 Event B"
                      initval="0x00"
                      name="USERCCLLUT1B"
                      offset="0x23"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User CCL LUT2 Event A"
                      initval="0x00"
                      name="USERCCLLUT2A"
                      offset="0x24"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User CCL LUT2 Event B"
                      initval="0x00"
                      name="USERCCLLUT2B"
                      offset="0x25"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User CCL LUT3 Event A"
                      initval="0x00"
                      name="USERCCLLUT3A"
                      offset="0x26"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User CCL LUT3 Event B"
                      initval="0x00"
                      name="USERCCLLUT3B"
                      offset="0x27"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User ADC0"
                      initval="0x00"
                      name="USERADC0START"
                      offset="0x28"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User EVOUT Port A"
                      initval="0x00"
                      name="USEREVSYSEVOUTA"
                      offset="0x29"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User EVOUT Port B"
                      initval="0x00"
                      name="USEREVSYSEVOUTB"
                      offset="0x2A"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User EVOUT Port C"
                      initval="0x00"
                      name="USEREVSYSEVOUTC"
                      offset="0x2B"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User USART0"
                      initval="0x00"
                      name="USERUSART0IRDA"
                      offset="0x2C"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User USART1"
                      initval="0x00"
                      name="USERUSART1IRDA"
                      offset="0x2D"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User TCA0 count event"
                      initval="0x00"
                      name="USERTCA0CNTA"
                      offset="0x2E"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User TCA0 Restart event"
                      initval="0x00"
                      name="USERTCA0CNTB"
                      offset="0x2F"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User TCB0 Event in A"
                      initval="0x00"
                      name="USERTCB0CAPT"
                      offset="0x30"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User TCB0 Event in B"
                      initval="0x00"
                      name="USERTCB0COUNT"
                      offset="0x31"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User TCB1 Event in A"
                      initval="0x00"
                      name="USERTCB1CAPT"
                      offset="0x32"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
            <register caption="User TCB1 Event in B"
                      initval="0x00"
                      name="USERTCB1COUNT"
                      offset="0x33"
                      rw="RW"
                      size="1">
               <bitfield caption="Channel selector"
                         mask="0xFF"
                         name="USER"
                         rw="RW"
                         values="EVSYS_USER"/>
            </register>
         </register-group>
         <value-group caption="Channel 0 generator select" name="EVSYS_CHANNEL0">
            <value caption="Off" name="OFF" value="0x0"/>
            <value caption="Unified Program and Debug Interface"
                   name="UPDI"
                   value="0x1"/>
            <value caption="Real Time Counter overflow" name="RTC_OVF" value="0x6"/>
            <value caption="Real Time Counter compare" name="RTC_CMP" value="0x7"/>
            <value caption="Periodic Interrupt Timer output 0"
                   name="RTC_PIT_DIV8192"
                   value="0x8"/>
            <value caption="Periodic Interrupt Timer output 1"
                   name="RTC_PIT_DIV4096"
                   value="0x9"/>
            <value caption="Periodic Interrupt Timer output 2"
                   name="RTC_PIT_DIV2048"
                   value="0xA"/>
            <value caption="Periodic Interrupt Timer output 3"
                   name="RTC_PIT_DIV1024"
                   value="0xB"/>
            <value caption="Configurable Custom Logic LUT0"
                   name="CCL_LUT0"
                   value="0x10"/>
            <value caption="Configurable Custom Logic LUT1"
                   name="CCL_LUT1"
                   value="0x11"/>
            <value caption="Configurable Custom Logic LUT2"
                   name="CCL_LUT2"
                   value="0x12"/>
            <value caption="Configurable Custom Logic LUT3"
                   name="CCL_LUT3"
                   value="0x13"/>
            <value caption="Analog Comparator 0 out" name="AC0_OUT" value="0x20"/>
            <value caption="ADC 0 Result ready event" name="ADC0_RES" value="0x24"/>
            <value caption="ADC 0 Sample ready event" name="ADC0_SAMP" value="0x25"/>
            <value caption="ADC 0 Window compare match event"
                   name="ADC0_WCMP"
                   value="0x26"/>
            <value caption="Port A Pin 0" name="PORTA_PIN0" value="0x40"/>
            <value caption="Port A Pin 1" name="PORTA_PIN1" value="0x41"/>
            <value caption="Port A Pin 2" name="PORTA_PIN2" value="0x42"/>
            <value caption="Port A Pin 3" name="PORTA_PIN3" value="0x43"/>
            <value caption="Port A Pin 4" name="PORTA_PIN4" value="0x44"/>
            <value caption="Port A Pin 5" name="PORTA_PIN5" value="0x45"/>
            <value caption="Port A Pin 6" name="PORTA_PIN6" value="0x46"/>
            <value caption="Port A Pin 7" name="PORTA_PIN7" value="0x47"/>
            <value caption="Port B Pin 0" name="PORTB_PIN0" value="0x48"/>
            <value caption="Port B Pin 1" name="PORTB_PIN1" value="0x49"/>
            <value caption="Port B Pin 2" name="PORTB_PIN2" value="0x4A"/>
            <value caption="Port B Pin 3" name="PORTB_PIN3" value="0x4B"/>
            <value caption="Port B Pin 4" name="PORTB_PIN4" value="0x4C"/>
            <value caption="Port B Pin 5" name="PORTB_PIN5" value="0x4D"/>
            <value caption="USART 0 XCK" name="USART0_XCK" value="0x60"/>
            <value caption="USART 1 XCK" name="USART1_XCK" value="0x61"/>
            <value caption="SPI 0 Sclock" name="SPI0_SCK" value="0x68"/>
            <value caption="Timer/Counter A0 overflow / low byte underflow"
                   name="TCA0_OVF_LUNF"
                   value="0x80"/>
            <value caption="Timer/Counter A0 high byte underflow"
                   name="TCA0_HUNF"
                   value="0x81"/>
            <value caption="Timer/Counter A0 compare 0 / low byte timer compare 0"
                   name="TCA0_CMP0_LCMP0"
                   value="0x84"/>
            <value caption="Timer/Counter A0 compare 1 / low byte timer compare 1"
                   name="TCA0_CMP1_LCMP1"
                   value="0x85"/>
            <value caption="Timer/Counter A0 compare 2 / low byte timer compare 2"
                   name="TCA0_CMP2_LCMP2"
                   value="0x86"/>
            <value caption="Timer/Counter B0 capture" name="TCB0_CAPT" value="0xA0"/>
            <value caption="Timer/Counter B0 overflow" name="TCB0_OVF" value="0xA1"/>
            <value caption="Timer/Counter B1 capture" name="TCB1_CAPT" value="0xA2"/>
            <value caption="Timer/Counter B1 overflow" name="TCB1_OVF" value="0xA3"/>
         </value-group>
         <value-group caption="Channel 1 generator select" name="EVSYS_CHANNEL1">
            <value caption="Off" name="OFF" value="0x0"/>
            <value caption="Unified Program and Debug Interface"
                   name="UPDI"
                   value="0x1"/>
            <value caption="Real Time Counter overflow" name="RTC_OVF" value="0x6"/>
            <value caption="Real Time Counter compare" name="RTC_CMP" value="0x7"/>
            <value caption="Periodic Interrupt Timer output 0"
                   name="RTC_PIT_DIV512"
                   value="0x8"/>
            <value caption="Periodic Interrupt Timer output 1"
                   name="RTC_PIT_DIV256"
                   value="0x9"/>
            <value caption="Periodic Interrupt Timer output 2"
                   name="RTC_PIT_DIV128"
                   value="0xA"/>
            <value caption="Periodic Interrupt Timer output 3"
                   name="RTC_PIT_DIV64"
                   value="0xB"/>
            <value caption="Configurable Custom Logic LUT0"
                   name="CCL_LUT0"
                   value="0x10"/>
            <value caption="Configurable Custom Logic LUT1"
                   name="CCL_LUT1"
                   value="0x11"/>
            <value caption="Configurable Custom Logic LUT2"
                   name="CCL_LUT2"
                   value="0x12"/>
            <value caption="Configurable Custom Logic LUT3"
                   name="CCL_LUT3"
                   value="0x13"/>
            <value caption="Analog Comparator 0 out" name="AC0_OUT" value="0x20"/>
            <value caption="ADC 0 Result ready event" name="ADC0_RES" value="0x24"/>
            <value caption="ADC 0 Sample ready event" name="ADC0_SAMP" value="0x25"/>
            <value caption="ADC 0 Window compare match event"
                   name="ADC0_WCMP"
                   value="0x26"/>
            <value caption="Port A Pin 0" name="PORTA_PIN0" value="0x40"/>
            <value caption="Port A Pin 1" name="PORTA_PIN1" value="0x41"/>
            <value caption="Port A Pin 2" name="PORTA_PIN2" value="0x42"/>
            <value caption="Port A Pin 3" name="PORTA_PIN3" value="0x43"/>
            <value caption="Port A Pin 4" name="PORTA_PIN4" value="0x44"/>
            <value caption="Port A Pin 5" name="PORTA_PIN5" value="0x45"/>
            <value caption="Port A Pin 6" name="PORTA_PIN6" value="0x46"/>
            <value caption="Port A Pin 7" name="PORTA_PIN7" value="0x47"/>
            <value caption="Port B Pin 0" name="PORTB_PIN0" value="0x48"/>
            <value caption="Port B Pin 1" name="PORTB_PIN1" value="0x49"/>
            <value caption="Port B Pin 2" name="PORTB_PIN2" value="0x4A"/>
            <value caption="Port B Pin 3" name="PORTB_PIN3" value="0x4B"/>
            <value caption="Port B Pin 4" name="PORTB_PIN4" value="0x4C"/>
            <value caption="Port B Pin 5" name="PORTB_PIN5" value="0x4D"/>
            <value caption="USART 0 XCK" name="USART0_XCK" value="0x60"/>
            <value caption="USART 1 XCK" name="USART1_XCK" value="0x61"/>
            <value caption="SPI 0 Sclock" name="SPI0_SCK" value="0x68"/>
            <value caption="Timer/Counter A0 overflow / low byte underflow"
                   name="TCA0_OVF_LUNF"
                   value="0x80"/>
            <value caption="Timer/Counter A0 high byte underflow"
                   name="TCA0_HUNF"
                   value="0x81"/>
            <value caption="Timer/Counter A0 compare 0 / low byte timer compare 0"
                   name="TCA0_CMP0_LCMP0"
                   value="0x84"/>
            <value caption="Timer/Counter A0 compare 1 / low byte timer compare 1"
                   name="TCA0_CMP1_LCMP1"
                   value="0x85"/>
            <value caption="Timer/Counter A0 compare 2 / low byte timer compare 2"
                   name="TCA0_CMP2_LCMP2"
                   value="0x86"/>
            <value caption="Timer/Counter B0 capture" name="TCB0_CAPT" value="0xA0"/>
            <value caption="Timer/Counter B0 overflow" name="TCB0_OVF" value="0xA1"/>
            <value caption="Timer/Counter B1 capture" name="TCB1_CAPT" value="0xA2"/>
            <value caption="Timer/Counter B1 overflow" name="TCB1_OVF" value="0xA3"/>
         </value-group>
         <value-group caption="Channel 2 generator select" name="EVSYS_CHANNEL2">
            <value caption="Off" name="OFF" value="0x0"/>
            <value caption="Unified Program and Debug Interface"
                   name="UPDI"
                   value="0x1"/>
            <value caption="Real Time Counter overflow" name="RTC_OVF" value="0x6"/>
            <value caption="Real Time Counter compare" name="RTC_CMP" value="0x7"/>
            <value caption="Periodic Interrupt Timer output 0"
                   name="RTC_PIT_DIV8192"
                   value="0x8"/>
            <value caption="Periodic Interrupt Timer output 1"
                   name="RTC_PIT_DIV4096"
                   value="0x9"/>
            <value caption="Periodic Interrupt Timer output 2"
                   name="RTC_PIT_DIV2048"
                   value="0xA"/>
            <value caption="Periodic Interrupt Timer output 3"
                   name="RTC_PIT_DIV1024"
                   value="0xB"/>
            <value caption="Configurable Custom Logic LUT0"
                   name="CCL_LUT0"
                   value="0x10"/>
            <value caption="Configurable Custom Logic LUT1"
                   name="CCL_LUT1"
                   value="0x11"/>
            <value caption="Configurable Custom Logic LUT2"
                   name="CCL_LUT2"
                   value="0x12"/>
            <value caption="Configurable Custom Logic LUT3"
                   name="CCL_LUT3"
                   value="0x13"/>
            <value caption="Analog Comparator 0 out" name="AC0_OUT" value="0x20"/>
            <value caption="ADC 0 Result ready event" name="ADC0_RES" value="0x24"/>
            <value caption="ADC 0 Sample ready event" name="ADC0_SAMP" value="0x25"/>
            <value caption="ADC 0 Window compare match event"
                   name="ADC0_WCMP"
                   value="0x26"/>
            <value caption="Port C Pin 0" name="PORTC_PIN0" value="0x40"/>
            <value caption="Port C Pin 1" name="PORTC_PIN1" value="0x41"/>
            <value caption="Port C Pin 2" name="PORTC_PIN2" value="0x42"/>
            <value caption="Port C Pin 3" name="PORTC_PIN3" value="0x43"/>
            <value caption="Port A Pin 0" name="PORTA_PIN0" value="0x48"/>
            <value caption="Port A Pin 1" name="PORTA_PIN1" value="0x49"/>
            <value caption="Port A Pin 2" name="PORTA_PIN2" value="0x4A"/>
            <value caption="Port A Pin 3" name="PORTA_PIN3" value="0x4B"/>
            <value caption="Port A Pin 4" name="PORTA_PIN4" value="0x4C"/>
            <value caption="Port A Pin 5" name="PORTA_PIN5" value="0x4D"/>
            <value caption="Port A Pin 6" name="PORTA_PIN6" value="0x4E"/>
            <value caption="Port A Pin 7" name="PORTA_PIN7" value="0x4F"/>
            <value caption="USART 0 XCK" name="USART0_XCK" value="0x60"/>
            <value caption="USART 1 XCK" name="USART1_XCK" value="0x61"/>
            <value caption="SPI 0 Sclock" name="SPI0_SCK" value="0x68"/>
            <value caption="Timer/Counter A0 overflow / low byte underflow"
                   name="TCA0_OVF_LUNF"
                   value="0x80"/>
            <value caption="Timer/Counter A0 high byte underflow"
                   name="TCA0_HUNF"
                   value="0x81"/>
            <value caption="Timer/Counter A0 compare 0 / low byte timer compare 0"
                   name="TCA0_CMP0_LCMP0"
                   value="0x84"/>
            <value caption="Timer/Counter A0 compare 1 / low byte timer compare 1"
                   name="TCA0_CMP1_LCMP1"
                   value="0x85"/>
            <value caption="Timer/Counter A0 compare 2 / low byte timer compare 2"
                   name="TCA0_CMP2_LCMP2"
                   value="0x86"/>
            <value caption="Timer/Counter B0 capture" name="TCB0_CAPT" value="0xA0"/>
            <value caption="Timer/Counter B0 overflow" name="TCB0_OVF" value="0xA1"/>
            <value caption="Timer/Counter B1 capture" name="TCB1_CAPT" value="0xA2"/>
            <value caption="Timer/Counter B1 overflow" name="TCB1_OVF" value="0xA3"/>
         </value-group>
         <value-group caption="Channel 3 generator select" name="EVSYS_CHANNEL3">
            <value caption="Off" name="OFF" value="0x0"/>
            <value caption="Unified Program and Debug Interface"
                   name="UPDI"
                   value="0x1"/>
            <value caption="Real Time Counter overflow" name="RTC_OVF" value="0x6"/>
            <value caption="Real Time Counter compare" name="RTC_CMP" value="0x7"/>
            <value caption="Periodic Interrupt Timer output 0"
                   name="RTC_PIT_DIV512"
                   value="0x8"/>
            <value caption="Periodic Interrupt Timer output 1"
                   name="RTC_PIT_DIV256"
                   value="0x9"/>
            <value caption="Periodic Interrupt Timer output 2"
                   name="RTC_PIT_DIV128"
                   value="0xA"/>
            <value caption="Periodic Interrupt Timer output 3"
                   name="RTC_PIT_DIV64"
                   value="0xB"/>
            <value caption="Configurable Custom Logic LUT0"
                   name="CCL_LUT0"
                   value="0x10"/>
            <value caption="Configurable Custom Logic LUT1"
                   name="CCL_LUT1"
                   value="0x11"/>
            <value caption="Configurable Custom Logic LUT2"
                   name="CCL_LUT2"
                   value="0x12"/>
            <value caption="Configurable Custom Logic LUT3"
                   name="CCL_LUT3"
                   value="0x13"/>
            <value caption="Analog Comparator 0 out" name="AC0_OUT" value="0x20"/>
            <value caption="ADC 0 Result ready event" name="ADC0_RES" value="0x24"/>
            <value caption="ADC 0 Sample ready event" name="ADC0_SAMP" value="0x25"/>
            <value caption="ADC 0 Window compare match event"
                   name="ADC0_WCMP"
                   value="0x26"/>
            <value caption="Port C Pin 0" name="PORTC_PIN0" value="0x40"/>
            <value caption="Port C Pin 1" name="PORTC_PIN1" value="0x41"/>
            <value caption="Port C Pin 2" name="PORTC_PIN2" value="0x42"/>
            <value caption="Port C Pin 3" name="PORTC_PIN3" value="0x43"/>
            <value caption="Port A Pin 0" name="PORTA_PIN0" value="0x48"/>
            <value caption="Port A Pin 1" name="PORTA_PIN1" value="0x49"/>
            <value caption="Port A Pin 2" name="PORTA_PIN2" value="0x4A"/>
            <value caption="Port A Pin 3" name="PORTA_PIN3" value="0x4B"/>
            <value caption="Port A Pin 4" name="PORTA_PIN4" value="0x4C"/>
            <value caption="Port A Pin 5" name="PORTA_PIN5" value="0x4D"/>
            <value caption="Port A Pin 6" name="PORTA_PIN6" value="0x4E"/>
            <value caption="Port A Pin 7" name="PORTA_PIN7" value="0x4F"/>
            <value caption="USART 0 XCK" name="USART0_XCK" value="0x60"/>
            <value caption="USART 1 XCK" name="USART1_XCK" value="0x61"/>
            <value caption="SPI 0 Sclock" name="SPI0_SCK" value="0x68"/>
            <value caption="Timer/Counter A0 overflow / low byte underflow"
                   name="TCA0_OVF_LUNF"
                   value="0x80"/>
            <value caption="Timer/Counter A0 high byte underflow"
                   name="TCA0_HUNF"
                   value="0x81"/>
            <value caption="Timer/Counter A0 compare 0 / low byte timer compare 0"
                   name="TCA0_CMP0_LCMP0"
                   value="0x84"/>
            <value caption="Timer/Counter A0 compare 1 / low byte timer compare 1"
                   name="TCA0_CMP1_LCMP1"
                   value="0x85"/>
            <value caption="Timer/Counter A0 compare 2 / low byte timer compare 2"
                   name="TCA0_CMP2_LCMP2"
                   value="0x86"/>
            <value caption="Timer/Counter B0 capture" name="TCB0_CAPT" value="0xA0"/>
            <value caption="Timer/Counter B0 overflow" name="TCB0_OVF" value="0xA1"/>
            <value caption="Timer/Counter B1 capture" name="TCB1_CAPT" value="0xA2"/>
            <value caption="Timer/Counter B1 overflow" name="TCB1_OVF" value="0xA3"/>
         </value-group>
         <value-group caption="Channel 4 generator select" name="EVSYS_CHANNEL4">
            <value caption="Off" name="OFF" value="0x0"/>
            <value caption="Unified Program and Debug Interface"
                   name="UPDI"
                   value="0x1"/>
            <value caption="Real Time Counter overflow" name="RTC_OVF" value="0x6"/>
            <value caption="Real Time Counter compare" name="RTC_CMP" value="0x7"/>
            <value caption="Periodic Interrupt Timer output 0"
                   name="RTC_PIT_DIV8192"
                   value="0x8"/>
            <value caption="Periodic Interrupt Timer output 1"
                   name="RTC_PIT_DIV4096"
                   value="0x9"/>
            <value caption="Periodic Interrupt Timer output 2"
                   name="RTC_PIT_DIV2048"
                   value="0xA"/>
            <value caption="Periodic Interrupt Timer output 3"
                   name="RTC_PIT_DIV1024"
                   value="0xB"/>
            <value caption="Configurable Custom Logic LUT0"
                   name="CCL_LUT0"
                   value="0x10"/>
            <value caption="Configurable Custom Logic LUT1"
                   name="CCL_LUT1"
                   value="0x11"/>
            <value caption="Configurable Custom Logic LUT2"
                   name="CCL_LUT2"
                   value="0x12"/>
            <value caption="Configurable Custom Logic LUT3"
                   name="CCL_LUT3"
                   value="0x13"/>
            <value caption="Analog Comparator 0 out" name="AC0_OUT" value="0x20"/>
            <value caption="ADC 0 Result ready event" name="ADC0_RES" value="0x24"/>
            <value caption="ADC 0 Sample ready event" name="ADC0_SAMP" value="0x25"/>
            <value caption="ADC 0 Window compare match event"
                   name="ADC0_WCMP"
                   value="0x26"/>
            <value caption="Port B Pin 0" name="PORTB_PIN0" value="0x40"/>
            <value caption="Port B Pin 1" name="PORTB_PIN1" value="0x41"/>
            <value caption="Port B Pin 2" name="PORTB_PIN2" value="0x42"/>
            <value caption="Port B Pin 3" name="PORTB_PIN3" value="0x43"/>
            <value caption="Port B Pin 4" name="PORTB_PIN4" value="0x44"/>
            <value caption="Port B Pin 5" name="PORTB_PIN5" value="0x45"/>
            <value caption="Port C Pin 0" name="PORTC_PIN0" value="0x48"/>
            <value caption="Port C Pin 1" name="PORTC_PIN1" value="0x49"/>
            <value caption="Port C Pin 2" name="PORTC_PIN2" value="0x4A"/>
            <value caption="Port C Pin 3" name="PORTC_PIN3" value="0x4B"/>
            <value caption="USART 0 XCK" name="USART0_XCK" value="0x60"/>
            <value caption="USART 1 XCK" name="USART1_XCK" value="0x61"/>
            <value caption="SPI 0 Sclock" name="SPI0_SCK" value="0x68"/>
            <value caption="Timer/Counter A0 overflow / low byte underflow"
                   name="TCA0_OVF_LUNF"
                   value="0x80"/>
            <value caption="Timer/Counter A0 high byte underflow"
                   name="TCA0_HUNF"
                   value="0x81"/>
            <value caption="Timer/Counter A0 compare 0 / low byte timer compare 0"
                   name="TCA0_CMP0_LCMP0"
                   value="0x84"/>
            <value caption="Timer/Counter A0 compare 1 / low byte timer compare 1"
                   name="TCA0_CMP1_LCMP1"
                   value="0x85"/>
            <value caption="Timer/Counter A0 compare 2 / low byte timer compare 2"
                   name="TCA0_CMP2_LCMP2"
                   value="0x86"/>
            <value caption="Timer/Counter B0 capture" name="TCB0_CAPT" value="0xA0"/>
            <value caption="Timer/Counter B0 overflow" name="TCB0_OVF" value="0xA1"/>
            <value caption="Timer/Counter B1 capture" name="TCB1_CAPT" value="0xA2"/>
            <value caption="Timer/Counter B1 overflow" name="TCB1_OVF" value="0xA3"/>
         </value-group>
         <value-group caption="Channel 5 generator select" name="EVSYS_CHANNEL5">
            <value caption="Off" name="OFF" value="0x0"/>
            <value caption="Unified Program and Debug Interface"
                   name="UPDI"
                   value="0x1"/>
            <value caption="Real Time Counter overflow" name="RTC_OVF" value="0x6"/>
            <value caption="Real Time Counter compare" name="RTC_CMP" value="0x7"/>
            <value caption="Periodic Interrupt Timer output 0"
                   name="RTC_PIT_DIV512"
                   value="0x8"/>
            <value caption="Periodic Interrupt Timer output 1"
                   name="RTC_PIT_DIV256"
                   value="0x9"/>
            <value caption="Periodic Interrupt Timer output 2"
                   name="RTC_PIT_DIV128"
                   value="0xA"/>
            <value caption="Periodic Interrupt Timer output 3"
                   name="RTC_PIT_DIV64"
                   value="0xB"/>
            <value caption="Configurable Custom Logic LUT0"
                   name="CCL_LUT0"
                   value="0x10"/>
            <value caption="Configurable Custom Logic LUT1"
                   name="CCL_LUT1"
                   value="0x11"/>
            <value caption="Configurable Custom Logic LUT2"
                   name="CCL_LUT2"
                   value="0x12"/>
            <value caption="Configurable Custom Logic LUT3"
                   name="CCL_LUT3"
                   value="0x13"/>
            <value caption="Analog Comparator 0 out" name="AC0_OUT" value="0x20"/>
            <value caption="ADC 0 Result ready event" name="ADC0_RES" value="0x24"/>
            <value caption="ADC 0 Sample ready event" name="ADC0_SAMP" value="0x25"/>
            <value caption="ADC 0 Window compare match event"
                   name="ADC0_WCMP"
                   value="0x26"/>
            <value caption="Port B Pin 0" name="PORTB_PIN0" value="0x40"/>
            <value caption="Port B Pin 1" name="PORTB_PIN1" value="0x41"/>
            <value caption="Port B Pin 2" name="PORTB_PIN2" value="0x42"/>
            <value caption="Port B Pin 3" name="PORTB_PIN3" value="0x43"/>
            <value caption="Port B Pin 4" name="PORTB_PIN4" value="0x44"/>
            <value caption="Port B Pin 5" name="PORTB_PIN5" value="0x45"/>
            <value caption="Port C Pin 0" name="PORTC_PIN0" value="0x48"/>
            <value caption="Port C Pin 1" name="PORTC_PIN1" value="0x49"/>
            <value caption="Port C Pin 2" name="PORTC_PIN2" value="0x4A"/>
            <value caption="Port C Pin 3" name="PORTC_PIN3" value="0x4B"/>
            <value caption="USART 0 XCK" name="USART0_XCK" value="0x60"/>
            <value caption="USART 1 XCK" name="USART1_XCK" value="0x61"/>
            <value caption="SPI 0 Sclock" name="SPI0_SCK" value="0x68"/>
            <value caption="Timer/Counter A0 overflow / low byte underflow"
                   name="TCA0_OVF_LUNF"
                   value="0x80"/>
            <value caption="Timer/Counter A0 high byte underflow"
                   name="TCA0_HUNF"
                   value="0x81"/>
            <value caption="Timer/Counter A0 compare 0 / low byte timer compare 0"
                   name="TCA0_CMP0_LCMP0"
                   value="0x84"/>
            <value caption="Timer/Counter A0 compare 1 / low byte timer compare 1"
                   name="TCA0_CMP1_LCMP1"
                   value="0x85"/>
            <value caption="Timer/Counter A0 compare 2 / low byte timer compare 2"
                   name="TCA0_CMP2_LCMP2"
                   value="0x86"/>
            <value caption="Timer/Counter B0 capture" name="TCB0_CAPT" value="0xA0"/>
            <value caption="Timer/Counter B0 overflow" name="TCB0_OVF" value="0xA1"/>
            <value caption="Timer/Counter B1 capture" name="TCB1_CAPT" value="0xA2"/>
            <value caption="Timer/Counter B1 overflow" name="TCB1_OVF" value="0xA3"/>
         </value-group>
         <value-group caption="Software event on channel select" name="EVSYS_SWEVENTA">
            <value caption="Software event on channel 0" name="CH0" value="0x01"/>
            <value caption="Software event on channel 1" name="CH1" value="0x02"/>
            <value caption="Software event on channel 2" name="CH2" value="0x04"/>
            <value caption="Software event on channel 3" name="CH3" value="0x08"/>
            <value caption="Software event on channel 4" name="CH4" value="0x10"/>
            <value caption="Software event on channel 5" name="CH5" value="0x20"/>
         </value-group>
         <value-group caption="Channel selector" name="EVSYS_USER">
            <value caption="Off" name="OFF" value="0x0"/>
            <value caption="Connect user to event channel 0"
                   name="CHANNEL0"
                   value="0x1"/>
            <value caption="Connect user to event channel 1"
                   name="CHANNEL1"
                   value="0x2"/>
            <value caption="Connect user to event channel 2"
                   name="CHANNEL2"
                   value="0x3"/>
            <value caption="Connect user to event channel 3"
                   name="CHANNEL3"
                   value="0x4"/>
            <value caption="Connect user to event channel 4"
                   name="CHANNEL4"
                   value="0x5"/>
            <value caption="Connect user to event channel 5"
                   name="CHANNEL5"
                   value="0x6"/>
         </value-group>
      </module>
      <module caption="Fuses" id="avrtiny2" name="FUSE">
         <register-group caption="Fuses" name="FUSE" size="0x09">
            <register caption="Watchdog Configuration"
                      initval="0x00"
                      name="WDTCFG"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Watchdog Timeout Period"
                         mask="0x0F"
                         name="PERIOD"
                         rw="RW"
                         values="FUSE_PERIOD"/>
               <bitfield caption="Watchdog Window Timeout Period"
                         mask="0xF0"
                         name="WINDOW"
                         rw="RW"
                         values="FUSE_WINDOW"/>
            </register>
            <register caption="BOD Configuration"
                      initval="0x00"
                      name="BODCFG"
                      offset="0x1"
                      rw="RW"
                      size="1">
               <bitfield caption="BOD Operation in Sleep Mode"
                         mask="0x03"
                         name="SLEEP"
                         rw="RW"
                         values="FUSE_SLEEP"/>
               <bitfield caption="BOD Operation in Active Mode"
                         mask="0x0C"
                         name="ACTIVE"
                         rw="RW"
                         values="FUSE_ACTIVE"/>
               <bitfield caption="BOD Sample Frequency"
                         mask="0x10"
                         name="SAMPFREQ"
                         rw="RW"
                         values="FUSE_SAMPFREQ"/>
               <bitfield caption="BOD Level"
                         mask="0xE0"
                         name="LVL"
                         rw="RW"
                         values="FUSE_LVL"/>
            </register>
            <register caption="Oscillator Configuration"
                      initval="0x7E"
                      name="OSCCFG"
                      offset="0x2"
                      rw="RW"
                      size="1">
               <bitfield caption="Frequency Select"
                         mask="0x03"
                         name="FREQSEL"
                         rw="RW"
                         values="FUSE_FREQSEL"/>
               <bitfield caption="Oscillator Lock" mask="0x80" name="OSCLOCK" rw="RW"/>
            </register>
            <register caption="System Configuration 0"
                      initval="0xF6"
                      name="SYSCFG0"
                      offset="0x5"
                      rw="RW"
                      size="1">
               <bitfield caption="EEPROM Save" mask="0x01" name="EESAVE" rw="RW"/>
               <bitfield caption="Reset Pin Configuration"
                         mask="0x0C"
                         name="RSTPINCFG"
                         rw="RW"
                         values="FUSE_RSTPINCFG"/>
               <bitfield caption="Time-Out Disable" mask="0x10" name="TOUTDIS" rw="RW"/>
               <bitfield caption="CRC Source"
                         mask="0xC0"
                         name="CRCSRC"
                         rw="RW"
                         values="FUSE_CRCSRC"/>
            </register>
            <register caption="System Configuration 1"
                      initval="0xFF"
                      name="SYSCFG1"
                      offset="0x6"
                      rw="RW"
                      size="1">
               <bitfield caption="Startup Time"
                         mask="0x07"
                         name="SUT"
                         rw="RW"
                         values="FUSE_SUT"/>
            </register>
            <register caption="Application Code Section End"
                      initval="0x00"
                      name="APPEND"
                      offset="0x7"
                      rw="RW"
                      size="1"/>
            <register caption="Boot Section End"
                      initval="0x00"
                      name="BOOTEND"
                      offset="0x8"
                      rw="RW"
                      size="1"/>
         </register-group>
         <value-group caption="BOD Operation in Active Mode select" name="FUSE_ACTIVE">
            <value caption="Disabled" name="DIS" value="0x00"/>
            <value caption="Enabled" name="ENABLED" value="0x01"/>
            <value caption="Sampled" name="SAMPLED" value="0x02"/>
            <value caption="Enabled with wake-up halted until BOD is ready"
                   name="ENWAKE"
                   value="0x03"/>
         </value-group>
         <value-group caption="BOD Level select" name="FUSE_LVL">
            <value caption="1.8 V" name="BODLEVEL0" value="0x00"/>
            <value caption="2.6 V" name="BODLEVEL2" value="0x02"/>
            <value caption="4.2 V" name="BODLEVEL7" value="0x07"/>
         </value-group>
         <value-group caption="BOD Sample Frequency select" name="FUSE_SAMPFREQ">
            <value caption="1kHz sampling frequency" name="1KHZ" value="0x0"/>
            <value caption="125Hz sampling frequency" name="125HZ" value="0x1"/>
         </value-group>
         <value-group caption="BOD Operation in Sleep Mode select" name="FUSE_SLEEP">
            <value caption="Disabled" name="DIS" value="0x00"/>
            <value caption="Enabled" name="ENABLED" value="0x01"/>
            <value caption="Sampled" name="SAMPLED" value="0x02"/>
         </value-group>
         <value-group caption="Frequency Select" name="FUSE_FREQSEL">
            <value caption="16 MHz" name="16MHZ" value="0x1"/>
            <value caption="20 MHz" name="20MHZ" value="0x2"/>
         </value-group>
         <value-group caption="CRC Source select" name="FUSE_CRCSRC">
            <value caption="The CRC is performed on the entire Flash (boot, application code and application data section)."
                   name="FLASH"
                   value="0x0"/>
            <value caption="The CRC is performed on the boot section of Flash"
                   name="BOOT"
                   value="0x1"/>
            <value caption="The CRC is performed on the boot and application code section of Flash"
                   name="BOOTAPP"
                   value="0x2"/>
            <value caption="Disable CRC." name="NOCRC" value="0x3"/>
         </value-group>
         <value-group caption="Reset Pin Configuration select" name="FUSE_RSTPINCFG">
            <value caption="GPIO mode" name="GPIO" value="0x0"/>
            <value caption="UPDI mode" name="UPDI" value="0x1"/>
            <value caption="Reset mode" name="RST" value="0x2"/>
            <value caption="PDI on PDI pad, reset on alternative reset pad"
                   name="PDIRST"
                   value="0x3"/>
         </value-group>
         <value-group caption="Startup Time select" name="FUSE_SUT">
            <value caption="0 ms" name="0MS" value="0x00"/>
            <value caption="1 ms" name="1MS" value="0x01"/>
            <value caption="2 ms" name="2MS" value="0x02"/>
            <value caption="4 ms" name="4MS" value="0x03"/>
            <value caption="8 ms" name="8MS" value="0x04"/>
            <value caption="16 ms" name="16MS" value="0x05"/>
            <value caption="32 ms" name="32MS" value="0x06"/>
            <value caption="64 ms" name="64MS" value="0x07"/>
         </value-group>
         <value-group caption="Watchdog Timeout Period select" name="FUSE_PERIOD">
            <value caption="Off" name="OFF" value="0x00"/>
            <value caption="8 cycles (8ms)" name="8CLK" value="0x01"/>
            <value caption="16 cycles (16ms)" name="16CLK" value="0x02"/>
            <value caption="32 cycles (32ms)" name="32CLK" value="0x03"/>
            <value caption="64 cycles (64ms)" name="64CLK" value="0x04"/>
            <value caption="128 cycles (0.128s)" name="128CLK" value="0x05"/>
            <value caption="256 cycles (0.256s)" name="256CLK" value="0x06"/>
            <value caption="512 cycles (0.512s)" name="512CLK" value="0x07"/>
            <value caption="1K cycles (1.0s)" name="1KCLK" value="0x08"/>
            <value caption="2K cycles (2.0s)" name="2KCLK" value="0x09"/>
            <value caption="4K cycles (4.1s)" name="4KCLK" value="0x0A"/>
            <value caption="8K cycles (8.2s)" name="8KCLK" value="0x0B"/>
         </value-group>
         <value-group caption="Watchdog Window Timeout Period select" name="FUSE_WINDOW">
            <value caption="Off" name="OFF" value="0x00"/>
            <value caption="8 cycles (8ms)" name="8CLK" value="0x01"/>
            <value caption="16 cycles (16ms)" name="16CLK" value="0x02"/>
            <value caption="32 cycles (32ms)" name="32CLK" value="0x03"/>
            <value caption="64 cycles (64ms)" name="64CLK" value="0x04"/>
            <value caption="128 cycles (0.128s)" name="128CLK" value="0x05"/>
            <value caption="256 cycles (0.256s)" name="256CLK" value="0x06"/>
            <value caption="512 cycles (0.512s)" name="512CLK" value="0x07"/>
            <value caption="1K cycles (1.0s)" name="1KCLK" value="0x08"/>
            <value caption="2K cycles (2.0s)" name="2KCLK" value="0x09"/>
            <value caption="4K cycles (4.1s)" name="4KCLK" value="0x0A"/>
            <value caption="8K cycles (8.2s)" name="8KCLK" value="0x0B"/>
         </value-group>
      </module>
      <module caption="General Purpose I/O Register" id="avrtiny2" name="GPIO">
         <register-group caption="General Purpose I/O Register" name="GPIO" size="0x4">
            <register caption="General Purpose IO Register 0"
                      name="GPIOR0"
                      offset="0x0"
                      rw="RW"
                      size="1"/>
            <register caption="General Purpose IO Register 1"
                      name="GPIOR1"
                      offset="0x1"
                      rw="RW"
                      size="1"/>
            <register caption="General Purpose IO Register 2"
                      name="GPIOR2"
                      offset="0x2"
                      rw="RW"
                      size="1"/>
            <register caption="General Purpose IO Register 3"
                      name="GPIOR3"
                      offset="0x3"
                      rw="RW"
                      size="1"/>
         </register-group>
      </module>
      <module caption="Lockbit" id="avrtiny2" name="LOCKBIT">
         <register-group caption="Lockbit" name="LOCKBIT" size="0x2">
            <register caption="Lock Bits"
                      initval="0xC5"
                      name="LOCKBIT"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Lock Bits"
                         mask="0xFF"
                         name="LB"
                         rw="RW"
                         values="LOCKBIT_LB"/>
            </register>
         </register-group>
         <value-group caption="Lock Bits select" name="LOCKBIT_LB">
            <value caption="Read and write lock" name="RWLOCK" value="0x3A"/>
            <value caption="No locks" name="NOLOCK" value="0xC5"/>
         </value-group>
      </module>
      <module caption="Non-volatile Memory Controller"
              id="nvm_ctrl_avr_v2"
              name="NVMCTRL">
         <register-group caption="Non-volatile Memory Controller" name="NVMCTRL" size="0x10">
            <register caption="Control A"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Command"
                         mask="0x07"
                         name="CMD"
                         rw="RW"
                         values="NVMCTRL_CMD"/>
            </register>
            <register caption="Control B"
                      initval="0x00"
                      name="CTRLB"
                      offset="0x1"
                      rw="RW"
                      size="1">
               <bitfield caption="Application code write protect"
                         mask="0x01"
                         name="APCWP"
                         rw="RW"/>
               <bitfield caption="Boot Lock" mask="0x02" name="BOOTLOCK" rw="RW"/>
            </register>
            <register caption="Status"
                      initval="0x00"
                      name="STATUS"
                      offset="0x2"
                      rw="R"
                      size="1">
               <bitfield caption="Flash busy" mask="0x01" name="FBUSY" rw="R"/>
               <bitfield caption="EEPROM busy" mask="0x02" name="EEBUSY" rw="R"/>
               <bitfield caption="Write error" mask="0x04" name="WRERROR" rw="R"/>
            </register>
            <register caption="Interrupt Control"
                      initval="0x00"
                      name="INTCTRL"
                      offset="0x3"
                      rw="RW"
                      size="1">
               <bitfield caption="EEPROM Ready" mask="0x01" name="EEREADY" rw="RW"/>
            </register>
            <register caption="Interrupt Flags"
                      initval="0x00"
                      name="INTFLAGS"
                      offset="0x4"
                      rw="RW"
                      size="1">
               <bitfield caption="EEPROM Ready" mask="0x01" name="EEREADY" rw="RW"/>
            </register>
            <register caption="Data" name="DATA" offset="0x6" rw="RW" size="2"/>
            <register caption="Address" name="ADDR" offset="0x8" rw="RW" size="2"/>
         </register-group>
         <value-group caption="Command select" name="NVMCTRL_CMD">
            <value caption="No Command" name="NONE" value="0x00"/>
            <value caption="Write page" name="PAGEWRITE" value="0x01"/>
            <value caption="Erase page" name="PAGEERASE" value="0x02"/>
            <value caption="Erase and write page" name="PAGEERASEWRITE" value="0x03"/>
            <value caption="Page buffer clear" name="PAGEBUFCLR" value="0x04"/>
            <value caption="Chip erase" name="CHIPERASE" value="0x05"/>
            <value caption="EEPROM erase" name="EEERASE" value="0x06"/>
            <value caption="Write fuse (PDI only)" name="FUSEWRITE" value="0x07"/>
         </value-group>
      </module>
      <module caption="I/O Ports" id="gpio_ports_avr_v1" name="PORT">
         <register-group caption="I/O Ports" name="PORT" size="0x20">
            <register caption="Data Direction"
                      name="DIR"
                      offset="0x00"
                      rw="RW"
                      size="1"/>
            <register caption="Data Direction Set"
                      name="DIRSET"
                      offset="0x01"
                      rw="RW"
                      size="1"/>
            <register caption="Data Direction Clear"
                      name="DIRCLR"
                      offset="0x02"
                      rw="RW"
                      size="1"/>
            <register caption="Data Direction Toggle"
                      name="DIRTGL"
                      offset="0x03"
                      rw="RW"
                      size="1"/>
            <register caption="Output Value"
                      name="OUT"
                      offset="0x04"
                      rw="RW"
                      size="1"/>
            <register caption="Output Value Set"
                      name="OUTSET"
                      offset="0x05"
                      rw="RW"
                      size="1"/>
            <register caption="Output Value Clear"
                      name="OUTCLR"
                      offset="0x06"
                      rw="RW"
                      size="1"/>
            <register caption="Output Value Toggle"
                      name="OUTTGL"
                      offset="0x07"
                      rw="RW"
                      size="1"/>
            <register caption="Input Value"
                      name="IN"
                      offset="0x08"
                      rw="RW"
                      size="1"/>
            <register caption="Interrupt Flags"
                      initval="0x00"
                      name="INTFLAGS"
                      offset="0x09"
                      rw="RW"
                      size="1">
               <bitfield caption="Pin Interrupt" mask="0xFF" name="INT" rw="RW"/>
            </register>
            <register caption="Port Control"
                      initval="0x00"
                      name="PORTCTRL"
                      offset="0x0A"
                      rw="RW"
                      size="1">
               <bitfield caption="Slew Rate Limit Enable" mask="0x01" name="SRL" rw="RW"/>
            </register>
            <register caption="Pin 0 Control"
                      initval="0x00"
                      name="PIN0CTRL"
                      offset="0x10"
                      rw="RW"
                      size="1">
               <bitfield caption="Input/Sense Configuration"
                         mask="0x07"
                         name="ISC"
                         rw="RW"
                         values="PORT_ISC"/>
               <bitfield caption="Pullup enable" mask="0x08" name="PULLUPEN" rw="RW"/>
               <bitfield caption="Inverted I/O Enable" mask="0x80" name="INVEN" rw="RW"/>
            </register>
            <register caption="Pin 1 Control"
                      initval="0x00"
                      name="PIN1CTRL"
                      offset="0x11"
                      rw="RW"
                      size="1">
               <bitfield caption="Input/Sense Configuration"
                         mask="0x07"
                         name="ISC"
                         rw="RW"
                         values="PORT_ISC"/>
               <bitfield caption="Pullup enable" mask="0x08" name="PULLUPEN" rw="RW"/>
               <bitfield caption="Inverted I/O Enable" mask="0x80" name="INVEN" rw="RW"/>
            </register>
            <register caption="Pin 2 Control"
                      initval="0x00"
                      name="PIN2CTRL"
                      offset="0x12"
                      rw="RW"
                      size="1">
               <bitfield caption="Input/Sense Configuration"
                         mask="0x07"
                         name="ISC"
                         rw="RW"
                         values="PORT_ISC"/>
               <bitfield caption="Pullup enable" mask="0x08" name="PULLUPEN" rw="RW"/>
               <bitfield caption="Inverted I/O Enable" mask="0x80" name="INVEN" rw="RW"/>
            </register>
            <register caption="Pin 3 Control"
                      initval="0x00"
                      name="PIN3CTRL"
                      offset="0x13"
                      rw="RW"
                      size="1">
               <bitfield caption="Input/Sense Configuration"
                         mask="0x07"
                         name="ISC"
                         rw="RW"
                         values="PORT_ISC"/>
               <bitfield caption="Pullup enable" mask="0x08" name="PULLUPEN" rw="RW"/>
               <bitfield caption="Inverted I/O Enable" mask="0x80" name="INVEN" rw="RW"/>
            </register>
            <register caption="Pin 4 Control"
                      initval="0x00"
                      name="PIN4CTRL"
                      offset="0x14"
                      rw="RW"
                      size="1">
               <bitfield caption="Input/Sense Configuration"
                         mask="0x07"
                         name="ISC"
                         rw="RW"
                         values="PORT_ISC"/>
               <bitfield caption="Pullup enable" mask="0x08" name="PULLUPEN" rw="RW"/>
               <bitfield caption="Inverted I/O Enable" mask="0x80" name="INVEN" rw="RW"/>
            </register>
            <register caption="Pin 5 Control"
                      initval="0x00"
                      name="PIN5CTRL"
                      offset="0x15"
                      rw="RW"
                      size="1">
               <bitfield caption="Input/Sense Configuration"
                         mask="0x07"
                         name="ISC"
                         rw="RW"
                         values="PORT_ISC"/>
               <bitfield caption="Pullup enable" mask="0x08" name="PULLUPEN" rw="RW"/>
               <bitfield caption="Inverted I/O Enable" mask="0x80" name="INVEN" rw="RW"/>
            </register>
            <register caption="Pin 6 Control"
                      initval="0x00"
                      name="PIN6CTRL"
                      offset="0x16"
                      rw="RW"
                      size="1">
               <bitfield caption="Input/Sense Configuration"
                         mask="0x07"
                         name="ISC"
                         rw="RW"
                         values="PORT_ISC"/>
               <bitfield caption="Pullup enable" mask="0x08" name="PULLUPEN" rw="RW"/>
               <bitfield caption="Inverted I/O Enable" mask="0x80" name="INVEN" rw="RW"/>
            </register>
            <register caption="Pin 7 Control"
                      initval="0x00"
                      name="PIN7CTRL"
                      offset="0x17"
                      rw="RW"
                      size="1">
               <bitfield caption="Input/Sense Configuration"
                         mask="0x07"
                         name="ISC"
                         rw="RW"
                         values="PORT_ISC"/>
               <bitfield caption="Pullup enable" mask="0x08" name="PULLUPEN" rw="RW"/>
               <bitfield caption="Inverted I/O Enable" mask="0x80" name="INVEN" rw="RW"/>
            </register>
         </register-group>
         <value-group caption="Input/Sense Configuration select" name="PORT_ISC">
            <value caption="Interrupt disabled but input buffer enabled"
                   name="INTDISABLE"
                   value="0x0"/>
            <value caption="Sense Both Edges" name="BOTHEDGES" value="0x1"/>
            <value caption="Sense Rising Edge" name="RISING" value="0x2"/>
            <value caption="Sense Falling Edge" name="FALLING" value="0x3"/>
            <value caption="Digital Input Buffer disabled"
                   name="INPUT_DISABLE"
                   value="0x4"/>
            <value caption="Sense low Level" name="LEVEL" value="0x5"/>
         </value-group>
      </module>
      <module caption="Port Multiplexer" id="avrtiny2" name="PORTMUX">
         <register-group caption="Port Multiplexer" name="PORTMUX" size="0x10">
            <register caption="Port Multiplexer EVSYS"
                      initval="0x00"
                      name="EVSYSROUTEA"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Event Output A"
                         mask="0x01"
                         name="EVOUTA"
                         rw="RW"
                         values="PORTMUX_EVOUTA"/>
               <bitfield caption="Event Output B"
                         mask="0x02"
                         name="EVOUTB"
                         rw="RW"
                         values="PORTMUX_EVOUTB"/>
               <bitfield caption="Event Output C"
                         mask="0x04"
                         name="EVOUTC"
                         rw="RW"
                         values="PORTMUX_EVOUTC"/>
            </register>
            <register caption="Port Multiplexer CCL"
                      initval="0x00"
                      name="CCLROUTEA"
                      offset="0x1"
                      rw="RW"
                      size="1">
               <bitfield caption="CCL LUT0"
                         mask="0x01"
                         name="LUT0"
                         rw="RW"
                         values="PORTMUX_LUT0"/>
               <bitfield caption="CCL LUT1"
                         mask="0x02"
                         name="LUT1"
                         rw="RW"
                         values="PORTMUX_LUT1"/>
               <bitfield caption="CCL LUT2"
                         mask="0x04"
                         name="LUT2"
                         rw="RW"
                         values="PORTMUX_LUT2"/>
               <bitfield caption="CCL LUT3"
                         mask="0x08"
                         name="LUT3"
                         rw="RW"
                         values="PORTMUX_LUT3"/>
            </register>
            <register caption="Port Multiplexer USART register A"
                      initval="0x00"
                      name="USARTROUTEA"
                      offset="0x2"
                      rw="RW"
                      size="1">
               <bitfield caption="Port Multiplexer USART0"
                         mask="0x03"
                         name="USART0"
                         rw="RW"
                         values="PORTMUX_USART0"/>
               <bitfield caption="Port Multiplexer USART1"
                         mask="0x0C"
                         name="USART1"
                         rw="RW"
                         values="PORTMUX_USART1"/>
            </register>
            <register caption="Port Multiplexer TWI and SPI"
                      initval="0x00"
                      name="SPIROUTEA"
                      offset="0x3"
                      rw="RW"
                      size="1">
               <bitfield caption="Port Multiplexer SPI0"
                         mask="0x03"
                         name="SPI0"
                         rw="RW"
                         values="PORTMUX_SPI0"/>
            </register>
            <register caption="Port Multiplexer TCA"
                      initval="0x00"
                      name="TCAROUTEA"
                      offset="0x4"
                      rw="RW"
                      size="1">
               <bitfield caption="Port Multiplexer TCA0 Output 0"
                         mask="0x01"
                         name="TCA00"
                         rw="RW"
                         values="PORTMUX_TCA00"/>
               <bitfield caption="Port Multiplexer TCA0 Output 1"
                         mask="0x02"
                         name="TCA01"
                         rw="RW"
                         values="PORTMUX_TCA01"/>
               <bitfield caption="Port Multiplexer TCA0 Output 2"
                         mask="0x04"
                         name="TCA02"
                         rw="RW"
                         values="PORTMUX_TCA02"/>
               <bitfield caption="Port Multiplexer TCA0 Output 3"
                         mask="0x08"
                         name="TCA03"
                         rw="RW"
                         values="PORTMUX_TCA03"/>
               <bitfield caption="Port Multiplexer TCA0 Output 4"
                         mask="0x10"
                         name="TCA04"
                         rw="RW"
                         values="PORTMUX_TCA04"/>
               <bitfield caption="Port Multiplexer TCA0 Output 5"
                         mask="0x20"
                         name="TCA05"
                         rw="RW"
                         values="PORTMUX_TCA05"/>
            </register>
            <register caption="Port Multiplexer TCB"
                      initval="0x00"
                      name="TCBROUTEA"
                      offset="0x5"
                      rw="RW"
                      size="1">
               <bitfield caption="Port Multiplexer TCB0"
                         mask="0x01"
                         name="TCB0"
                         rw="RW"
                         values="PORTMUX_TCB0"/>
               <bitfield caption="Port Multiplexer TCB1"
                         mask="0x02"
                         name="TCB1"
                         rw="RW"
                         values="PORTMUX_TCB1"/>
            </register>
         </register-group>
         <value-group caption="CCL LUT0 select" name="PORTMUX_LUT0">
            <value caption="Out: PA4 In: PA0, PA1, PA2" name="DEFAULT" value="0x0"/>
            <value caption="Out: PB4 In: PA0, PA1, PA2" name="ALT1" value="0x1"/>
         </value-group>
         <value-group caption="CCL LUT1 select" name="PORTMUX_LUT1">
            <value caption="Out: PA7 In: PC3, PC4, PC5" name="DEFAULT" value="0x0"/>
            <value caption="Out: PC1 In: PC3, PC4, PC5" name="ALT1" value="0x1"/>
         </value-group>
         <value-group caption="CCL LUT2 select" name="PORTMUX_LUT2">
            <value caption="Out: PB3 In: PB0, PB1, PB2" name="DEFAULT" value="0x0"/>
         </value-group>
         <value-group caption="CCL LUT3 select" name="PORTMUX_LUT3">
            <value caption="Out: PA5 In: PC0, PC1, PC2" name="ALT1" value="0x1"/>
         </value-group>
         <value-group caption="Event Output A select" name="PORTMUX_EVOUTA">
            <value caption="EVOUT on PA2" name="DEFAULT" value="0x0"/>
            <value caption="EVOUT on PA7" name="ALT1" value="0x1"/>
         </value-group>
         <value-group caption="Event Output B select" name="PORTMUX_EVOUTB">
            <value caption="EVOUT on PB2" name="DEFAULT" value="0x0"/>
         </value-group>
         <value-group caption="Event Output C select" name="PORTMUX_EVOUTC">
            <value caption="EVOUT on PC2" name="DEFAULT" value="0x0"/>
         </value-group>
         <value-group caption="Port Multiplexer SPI0 select" name="PORTMUX_SPI0">
            <value caption="PA0, PA1, PA2, PA3" name="DEFAULT" value="0x0"/>
            <value caption="PC2, PC1, PC0, PC3" name="ALT1" value="0x1"/>
            <value caption="Not connected to any pins" name="NONE" value="0x3"/>
         </value-group>
         <value-group caption="Port Multiplexer TCA0 Output 0 select" name="PORTMUX_TCA00">
            <value caption="WO0 on PB0" name="DEFAULT" value="0x0"/>
            <value caption="WO0 on PB3" name="ALT1" value="0x1"/>
         </value-group>
         <value-group caption="Port Multiplexer TCA0 Output 1 select" name="PORTMUX_TCA01">
            <value caption="WO1 on PB1" name="DEFAULT" value="0x0"/>
            <value caption="WO1 on PB4" name="ALT1" value="0x1"/>
         </value-group>
         <value-group caption="Port Multiplexer TCA0 Output 2 select" name="PORTMUX_TCA02">
            <value caption="WO2 on PB2" name="DEFAULT" value="0x0"/>
            <value caption="WO2 on PB5" name="ALT1" value="0x1"/>
         </value-group>
         <value-group caption="Port Multiplexer TCA0 Output 3 select" name="PORTMUX_TCA03">
            <value caption="WO3 on PA3" name="DEFAULT" value="0x0"/>
            <value caption="WO3 on PC3" name="ALT1" value="0x1"/>
         </value-group>
         <value-group caption="Port Multiplexer TCA0 Output 4 select" name="PORTMUX_TCA04">
            <value caption="WO4 on PA4" name="DEFAULT" value="0x0"/>
         </value-group>
         <value-group caption="Port Multiplexer TCA0 Output 5 select" name="PORTMUX_TCA05">
            <value caption="WO5 on PA5" name="DEFAULT" value="0x0"/>
         </value-group>
         <value-group caption="Port Multiplexer TCB0 select" name="PORTMUX_TCB0">
            <value caption="WO on PA5" name="DEFAULT" value="0x0"/>
            <value caption="WO on PC0" name="ALT1" value="0x1"/>
         </value-group>
         <value-group caption="Port Multiplexer TCB1 select" name="PORTMUX_TCB1">
            <value caption="WO on PA3" name="DEFAULT" value="0x0"/>
         </value-group>
         <value-group caption="Port Multiplexer USART0 select" name="PORTMUX_USART0">
            <value caption="USART0 on PB[3:0]" name="DEFAULT" value="0x0"/>
            <value caption="USART0 on PA[4:1]" name="ALT1" value="0x1"/>
            <value caption="Not connected to any pins" name="NONE" value="0x3"/>
         </value-group>
         <value-group caption="Port Multiplexer USART1 select" name="PORTMUX_USART1">
            <value caption="USART1 on PA[4:1]" name="DEFAULT" value="0x0"/>
            <value caption="USART1 on PC[3:0]" name="ALT1" value="0x1"/>
            <value caption="Not connected to any pins" name="NONE" value="0x3"/>
         </value-group>
      </module>
      <module caption="Reset controller"
              id="rst_integration_avr_v1"
              name="RSTCTRL">
         <register-group caption="Reset controller" name="RSTCTRL" size="0x4">
            <register caption="Reset Flags"
                      initval="0x00"
                      name="RSTFR"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Power on Reset flag" mask="0x01" name="PORF" rw="RW"/>
               <bitfield caption="Brown out detector Reset flag"
                         mask="0x02"
                         name="BORF"
                         rw="RW"/>
               <bitfield caption="External Reset flag" mask="0x04" name="EXTRF" rw="RW"/>
               <bitfield caption="Watch dog Reset flag" mask="0x08" name="WDRF" rw="RW"/>
               <bitfield caption="Software Reset flag" mask="0x10" name="SWRF" rw="RW"/>
               <bitfield caption="UPDI Reset flag" mask="0x20" name="UPDIRF" rw="RW"/>
            </register>
            <register caption="Software Reset"
                      initval="0x00"
                      name="SWRR"
                      offset="0x1"
                      rw="RW"
                      size="1">
               <bitfield caption="Software reset enable" mask="0x01" name="SWRE" rw="RW"/>
            </register>
         </register-group>
      </module>
      <module caption="Real-Time Counter" id="tmr_16b_rtc_v1" name="RTC">
         <register-group caption="Real-Time Counter" name="RTC" size="0x20">
            <register caption="Control A"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x00"
                      rw="RW"
                      size="1">
               <bitfield caption="Enable" mask="0x01" name="RTCEN" rw="RW"/>
               <bitfield caption="Correction enable" mask="0x04" name="CORREN" rw="RW"/>
               <bitfield caption="Prescaling Factor"
                         mask="0x78"
                         name="PRESCALER"
                         rw="RW"
                         values="RTC_PRESCALER"/>
               <bitfield caption="Run In Standby" mask="0x80" name="RUNSTDBY" rw="RW"/>
            </register>
            <register caption="Status"
                      initval="0x00"
                      name="STATUS"
                      offset="0x01"
                      rw="R"
                      size="1">
               <bitfield caption="CTRLA Synchronization Busy Flag"
                         mask="0x01"
                         name="CTRLABUSY"
                         rw="R"/>
               <bitfield caption="Count Synchronization Busy Flag"
                         mask="0x02"
                         name="CNTBUSY"
                         rw="R"/>
               <bitfield caption="Period Synchronization Busy Flag"
                         mask="0x04"
                         name="PERBUSY"
                         rw="R"/>
               <bitfield caption="Comparator Synchronization Busy Flag"
                         mask="0x08"
                         name="CMPBUSY"
                         rw="R"/>
            </register>
            <register caption="Interrupt Control"
                      initval="0x00"
                      name="INTCTRL"
                      offset="0x02"
                      rw="RW"
                      size="1">
               <bitfield caption="Overflow Interrupt enable"
                         mask="0x01"
                         name="OVF"
                         rw="RW"/>
               <bitfield caption="Compare Match Interrupt enable"
                         mask="0x02"
                         name="CMP"
                         rw="RW"/>
            </register>
            <register caption="Interrupt Flags"
                      initval="0x00"
                      name="INTFLAGS"
                      offset="0x03"
                      rw="RW"
                      size="1">
               <bitfield caption="Overflow Interrupt Flag"
                         mask="0x01"
                         name="OVF"
                         rw="RW"/>
               <bitfield caption="Compare Match Interrupt"
                         mask="0x02"
                         name="CMP"
                         rw="RW"/>
            </register>
            <register caption="Temporary"
                      name="TEMP"
                      offset="0x04"
                      rw="RW"
                      size="1"/>
            <register caption="Debug control"
                      initval="0x00"
                      name="DBGCTRL"
                      offset="0x05"
                      rw="RW"
                      size="1">
               <bitfield caption="Run in debug" mask="0x01" name="DBGRUN" rw="RW"/>
            </register>
            <register caption="Calibration"
                      initval="0x00"
                      name="CALIB"
                      offset="0x06"
                      rw="RW"
                      size="1">
               <bitfield caption="Error Correction Value"
                         mask="0x7F"
                         name="ERROR"
                         rw="RW"/>
               <bitfield caption="Error Correction Sign Bit"
                         mask="0x80"
                         name="SIGN"
                         rw="RW"/>
            </register>
            <register caption="Clock Select"
                      initval="0x00"
                      name="CLKSEL"
                      offset="0x07"
                      rw="RW"
                      size="1">
               <bitfield caption="Clock Select"
                         mask="0x03"
                         name="CLKSEL"
                         rw="RW"
                         values="RTC_CLKSEL"/>
            </register>
            <register caption="Counter" name="CNT" offset="0x08" rw="RW" size="2"/>
            <register caption="Period"
                      initval="0xFFFF"
                      name="PER"
                      offset="0x0A"
                      rw="RW"
                      size="2"/>
            <register caption="Compare" name="CMP" offset="0x0C" rw="RW" size="2"/>
            <register caption="PIT Control A"
                      initval="0x00"
                      name="PITCTRLA"
                      offset="0x10"
                      rw="RW"
                      size="1">
               <bitfield caption="Enable" mask="0x01" name="PITEN" rw="RW"/>
               <bitfield caption="Period"
                         mask="0x78"
                         name="PERIOD"
                         rw="RW"
                         values="RTC_PERIOD"/>
            </register>
            <register caption="PIT Status"
                      initval="0x00"
                      name="PITSTATUS"
                      offset="0x11"
                      rw="R"
                      size="1">
               <bitfield caption="CTRLA Synchronization Busy Flag"
                         mask="0x01"
                         name="CTRLBUSY"
                         rw="R"/>
            </register>
            <register caption="PIT Interrupt Control"
                      initval="0x00"
                      name="PITINTCTRL"
                      offset="0x12"
                      rw="RW"
                      size="1">
               <bitfield caption="Periodic Interrupt" mask="0x01" name="PI" rw="RW"/>
            </register>
            <register caption="PIT Interrupt Flags"
                      initval="0x00"
                      name="PITINTFLAGS"
                      offset="0x13"
                      rw="RW"
                      size="1">
               <bitfield caption="Periodic Interrupt" mask="0x01" name="PI" rw="RW"/>
            </register>
            <register caption="PIT Debug control"
                      initval="0x00"
                      name="PITDBGCTRL"
                      offset="0x15"
                      rw="RW"
                      size="1">
               <bitfield caption="Run in debug" mask="0x01" name="DBGRUN" rw="RW"/>
            </register>
         </register-group>
         <value-group caption="Clock Select" name="RTC_CLKSEL">
            <value caption="Internal 32kHz OSC" name="INT32K" value="0x0"/>
            <value caption="Internal 1kHz OSC" name="INT1K" value="0x1"/>
            <value caption="32KHz Crystal OSC" name="TOSC32K" value="0x2"/>
            <value caption="External Clock" name="EXTCLK" value="0x3"/>
         </value-group>
         <value-group caption="Prescaling Factor select" name="RTC_PRESCALER">
            <value caption="RTC Clock / 1" name="DIV1" value="0x00"/>
            <value caption="RTC Clock / 2" name="DIV2" value="0x01"/>
            <value caption="RTC Clock / 4" name="DIV4" value="0x02"/>
            <value caption="RTC Clock / 8" name="DIV8" value="0x03"/>
            <value caption="RTC Clock / 16" name="DIV16" value="0x04"/>
            <value caption="RTC Clock / 32" name="DIV32" value="0x05"/>
            <value caption="RTC Clock / 64" name="DIV64" value="0x06"/>
            <value caption="RTC Clock / 128" name="DIV128" value="0x07"/>
            <value caption="RTC Clock / 256" name="DIV256" value="0x08"/>
            <value caption="RTC Clock / 512" name="DIV512" value="0x09"/>
            <value caption="RTC Clock / 1024" name="DIV1024" value="0x0A"/>
            <value caption="RTC Clock / 2048" name="DIV2048" value="0x0B"/>
            <value caption="RTC Clock / 4096" name="DIV4096" value="0x0C"/>
            <value caption="RTC Clock / 8192" name="DIV8192" value="0x0D"/>
            <value caption="RTC Clock / 16384" name="DIV16384" value="0x0E"/>
            <value caption="RTC Clock / 32768" name="DIV32768" value="0x0F"/>
         </value-group>
         <value-group caption="Period select" name="RTC_PERIOD">
            <value caption="Off" name="OFF" value="0x00"/>
            <value caption="RTC Clock Cycles 4" name="CYC4" value="0x01"/>
            <value caption="RTC Clock Cycles 8" name="CYC8" value="0x02"/>
            <value caption="RTC Clock Cycles 16" name="CYC16" value="0x03"/>
            <value caption="RTC Clock Cycles 32" name="CYC32" value="0x04"/>
            <value caption="RTC Clock Cycles 64" name="CYC64" value="0x05"/>
            <value caption="RTC Clock Cycles 128" name="CYC128" value="0x06"/>
            <value caption="RTC Clock Cycles 256" name="CYC256" value="0x07"/>
            <value caption="RTC Clock Cycles 512" name="CYC512" value="0x08"/>
            <value caption="RTC Clock Cycles 1024" name="CYC1024" value="0x09"/>
            <value caption="RTC Clock Cycles 2048" name="CYC2048" value="0x0A"/>
            <value caption="RTC Clock Cycles 4096" name="CYC4096" value="0x0B"/>
            <value caption="RTC Clock Cycles 8192" name="CYC8192" value="0x0C"/>
            <value caption="RTC Clock Cycles 16384" name="CYC16384" value="0x0D"/>
            <value caption="RTC Clock Cycles 32768" name="CYC32768" value="0x0E"/>
         </value-group>
      </module>
      <module caption="Signature row" id="avrtiny2" name="SIGROW">
         <register-group caption="Signature row" name="SIGROW" size="0x40">
            <register caption="Device ID Byte 0"
                      name="DEVICEID0"
                      offset="0x00"
                      rw="R"
                      size="1"/>
            <register caption="Device ID Byte 1"
                      name="DEVICEID1"
                      offset="0x01"
                      rw="R"
                      size="1"/>
            <register caption="Device ID Byte 2"
                      name="DEVICEID2"
                      offset="0x02"
                      rw="R"
                      size="1"/>
            <register caption="Serial Number Byte 0"
                      name="SERNUM0"
                      offset="0x03"
                      rw="R"
                      size="1"/>
            <register caption="Serial Number Byte 1"
                      name="SERNUM1"
                      offset="0x04"
                      rw="R"
                      size="1"/>
            <register caption="Serial Number Byte 2"
                      name="SERNUM2"
                      offset="0x05"
                      rw="R"
                      size="1"/>
            <register caption="Serial Number Byte 3"
                      name="SERNUM3"
                      offset="0x06"
                      rw="R"
                      size="1"/>
            <register caption="Serial Number Byte 4"
                      name="SERNUM4"
                      offset="0x07"
                      rw="R"
                      size="1"/>
            <register caption="Serial Number Byte 5"
                      name="SERNUM5"
                      offset="0x08"
                      rw="R"
                      size="1"/>
            <register caption="Serial Number Byte 6"
                      name="SERNUM6"
                      offset="0x09"
                      rw="R"
                      size="1"/>
            <register caption="Serial Number Byte 7"
                      name="SERNUM7"
                      offset="0x0A"
                      rw="R"
                      size="1"/>
            <register caption="Serial Number Byte 8"
                      name="SERNUM8"
                      offset="0x0B"
                      rw="R"
                      size="1"/>
            <register caption="Serial Number Byte 9"
                      name="SERNUM9"
                      offset="0x0C"
                      rw="R"
                      size="1"/>
            <register caption="Oscillator Calibration 16 MHz Byte 0"
                      name="OSCCAL16M0"
                      offset="0x18"
                      rw="R"
                      size="1"/>
            <register caption="Oscillator Calibration 16 MHz Byte 1"
                      name="OSCCAL16M1"
                      offset="0x19"
                      rw="R"
                      size="1"/>
            <register caption="Oscillator Calibration 20 MHz Byte 0"
                      name="OSCCAL20M0"
                      offset="0x1A"
                      rw="R"
                      size="1"/>
            <register caption="Oscillator Calibration 20 MHz Byte 1"
                      name="OSCCAL20M1"
                      offset="0x1B"
                      rw="R"
                      size="1"/>
            <register caption="Temperature Sensor Calibration Byte 0"
                      name="TEMPSENSE0"
                      offset="0x20"
                      rw="R"
                      size="1"/>
            <register caption="Temperature Sensor Calibration Byte 1"
                      name="TEMPSENSE1"
                      offset="0x21"
                      rw="R"
                      size="1"/>
         </register-group>
      </module>
      <module caption="Sleep Controller"
              id="clk_sleep_ctrl_avr_v1"
              name="SLPCTRL">
         <register-group caption="Sleep Controller" name="SLPCTRL" size="0x2">
            <register caption="Control"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Sleep enable" mask="0x01" name="SEN" rw="RW"/>
               <bitfield caption="Sleep mode"
                         mask="0x06"
                         name="SMODE"
                         rw="RW"
                         values="SLPCTRL_SMODE"/>
            </register>
         </register-group>
         <value-group caption="Sleep mode select" name="SLPCTRL_SMODE">
            <value caption="Idle mode" name="IDLE" value="0x00"/>
            <value caption="Standby Mode" name="STDBY" value="0x01"/>
            <value caption="Power-down Mode" name="PDOWN" value="0x02"/>
         </value-group>
      </module>
      <module caption="Serial Peripheral Interface" id="spi_8bit_v2" name="SPI">
         <register-group caption="Serial Peripheral Interface" name="SPI" size="0x8">
            <register caption="Control A"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Enable Module" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Prescaler"
                         mask="0x06"
                         name="PRESC"
                         rw="RW"
                         values="SPI_PRESC"/>
               <bitfield caption="Enable Double Speed" mask="0x10" name="CLK2X" rw="RW"/>
               <bitfield caption="Host Operation Enable"
                         mask="0x20"
                         name="MASTER"
                         rw="RW"/>
               <bitfield caption="Data Order Setting" mask="0x40" name="DORD" rw="RW"/>
            </register>
            <register caption="Control B"
                      initval="0x00"
                      name="CTRLB"
                      offset="0x1"
                      rw="RW"
                      size="1">
               <bitfield caption="SPI Mode"
                         mask="0x03"
                         name="MODE"
                         rw="RW"
                         values="SPI_MODE"/>
               <bitfield caption="SPI Select Disable" mask="0x04" name="SSD" rw="RW"/>
               <bitfield caption="Buffer Mode Wait for Receive"
                         mask="0x40"
                         name="BUFWR"
                         rw="RW"/>
               <bitfield caption="Buffer Mode Enable" mask="0x80" name="BUFEN" rw="RW"/>
            </register>
            <register caption="Interrupt Control"
                      initval="0x00"
                      name="INTCTRL"
                      offset="0x2"
                      rw="RW"
                      size="1">
               <bitfield caption="Interrupt Enable" mask="0x01" name="IE" rw="RW"/>
               <bitfield caption="SPI Select Trigger Interrupt Enable"
                         mask="0x10"
                         name="SSIE"
                         rw="RW"/>
               <bitfield caption="Data Register Empty Interrupt Enable"
                         mask="0x20"
                         name="DREIE"
                         rw="RW"/>
               <bitfield caption="Transfer Complete Interrupt Enable"
                         mask="0x40"
                         name="TXCIE"
                         rw="RW"/>
               <bitfield caption="Receive Complete Interrupt Enable"
                         mask="0x80"
                         name="RXCIE"
                         rw="RW"/>
            </register>
            <register caption="Interrupt Flags"
                      initval="0x00"
                      name="INTFLAGS"
                      offset="0x3"
                      rw="RW"
                      size="1">
               <mode name="DEFAULT" qualifier="SPI.CTRLB.BUFEN" value="0"/>
               <mode name="BUFFERED" qualifier="SPI.CTRLB.BUFEN" value="1"/>
               <bitfield caption="Buffer Overflow"
                         mask="0x01"
                         modes="BUFFERED"
                         name="BUFOVF"
                         rw="RW"/>
               <bitfield caption="SPI Select Trigger Interrupt Flag"
                         mask="0x10"
                         modes="BUFFERED"
                         name="SSIF"
                         rw="RW"/>
               <bitfield caption="Data Register Empty Interrupt Flag"
                         mask="0x20"
                         modes="BUFFERED"
                         name="DREIF"
                         rw="RW"/>
               <bitfield caption="Transfer Complete Interrupt Flag"
                         mask="0x40"
                         modes="BUFFERED"
                         name="TXCIF"
                         rw="RW"/>
               <bitfield caption="Receive Complete Interrupt Flag"
                         mask="0x80"
                         modes="BUFFERED"
                         name="RXCIF"
                         rw="RW"/>
               <bitfield caption="Write Collision"
                         mask="0x40"
                         modes="DEFAULT"
                         name="WRCOL"
                         rw="RW"/>
               <bitfield caption="Interrupt Flag"
                         mask="0x80"
                         modes="DEFAULT"
                         name="IF"
                         rw="RW"/>
            </register>
            <register caption="Data" name="DATA" offset="0x4" rw="RW" size="1"/>
         </register-group>
         <value-group caption="Prescaler select" name="SPI_PRESC">
            <value caption="System Clock / 4" name="DIV4" value="0x00"/>
            <value caption="System Clock / 16" name="DIV16" value="0x01"/>
            <value caption="System Clock / 64" name="DIV64" value="0x02"/>
            <value caption="System Clock / 128" name="DIV128" value="0x03"/>
         </value-group>
         <value-group caption="SPI Mode select" name="SPI_MODE">
            <value caption="SPI Mode 0" name="0" value="0x00"/>
            <value caption="SPI Mode 1" name="1" value="0x01"/>
            <value caption="SPI Mode 2" name="2" value="0x02"/>
            <value caption="SPI Mode 3" name="3" value="0x03"/>
         </value-group>
      </module>
      <module caption="System Configuration Registers"
              id="avrtiny2"
              name="SYSCFG">
         <register-group caption="System Configuration Registers" name="SYSCFG" size="0x20">
            <register caption="Revision ID"
                      name="REVID"
                      offset="0x01"
                      rw="RW"
                      size="1"/>
         </register-group>
      </module>
      <module caption="16-bit Timer/Counter Type A"
              id="tmr_16b_pwm_v1"
              name="TCA">
         <register-group caption="16-bit Timer/Counter Type A" name="TCA" size="0x40">
            <mode caption="Single Mode"
                  name="SINGLE"
                  qualifier="TCA.SINGLE.CTRLD.SPLITM"
                  value="0"/>
            <mode caption="Split Mode"
                  name="SPLIT"
                  qualifier="TCA.SPLIT.CTRLD.SPLITM"
                  value="1"/>
            <register caption="Control A"
                      initval="0x00"
                      modes="SINGLE"
                      name="CTRLA"
                      offset="0x00"
                      rw="RW"
                      size="1">
               <bitfield caption="Module Enable" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Clock Selection"
                         mask="0x0E"
                         name="CLKSEL"
                         rw="RW"
                         values="TCA_SINGLE_CLKSEL"/>
               <bitfield caption="Run in Standby" mask="0x80" name="RUNSTDBY" rw="RW"/>
            </register>
            <register caption="Control B"
                      initval="0x00"
                      modes="SINGLE"
                      name="CTRLB"
                      offset="0x01"
                      rw="RW"
                      size="1">
               <bitfield caption="Waveform generation mode"
                         mask="0x07"
                         name="WGMODE"
                         rw="RW"
                         values="TCA_SINGLE_WGMODE"/>
               <bitfield caption="Auto Lock Update" mask="0x08" name="ALUPD" rw="RW"/>
               <bitfield caption="Compare 0 Enable" mask="0x10" name="CMP0EN" rw="RW"/>
               <bitfield caption="Compare 1 Enable" mask="0x20" name="CMP1EN" rw="RW"/>
               <bitfield caption="Compare 2 Enable" mask="0x40" name="CMP2EN" rw="RW"/>
            </register>
            <register caption="Control C"
                      initval="0x00"
                      modes="SINGLE"
                      name="CTRLC"
                      offset="0x02"
                      rw="RW"
                      size="1">
               <bitfield caption="Compare 0 Waveform Output Value"
                         mask="0x01"
                         name="CMP0OV"
                         rw="RW"/>
               <bitfield caption="Compare 1 Waveform Output Value"
                         mask="0x02"
                         name="CMP1OV"
                         rw="RW"/>
               <bitfield caption="Compare 2 Waveform Output Value"
                         mask="0x04"
                         name="CMP2OV"
                         rw="RW"/>
            </register>
            <register caption="Control D"
                      initval="0x00"
                      modes="SINGLE"
                      name="CTRLD"
                      offset="0x03"
                      rw="RW"
                      size="1">
               <bitfield caption="Split Mode Enable" mask="0x01" name="SPLITM" rw="RW"/>
            </register>
            <register caption="Control E Clear"
                      initval="0x00"
                      modes="SINGLE"
                      name="CTRLECLR"
                      offset="0x04"
                      rw="RW"
                      size="1">
               <bitfield caption="Direction" mask="0x01" name="DIR" rw="RW"/>
               <bitfield caption="Lock Update" mask="0x02" name="LUPD" rw="RW"/>
               <bitfield caption="Command"
                         mask="0x0C"
                         name="CMD"
                         rw="RW"
                         values="TCA_SINGLE_CMD"/>
            </register>
            <register caption="Control E Set"
                      initval="0x00"
                      modes="SINGLE"
                      name="CTRLESET"
                      offset="0x05"
                      rw="RW"
                      size="1">
               <bitfield caption="Direction"
                         mask="0x01"
                         name="DIR"
                         rw="RW"
                         values="TCA_SINGLE_DIR"/>
               <bitfield caption="Lock Update" mask="0x02" name="LUPD" rw="RW"/>
               <bitfield caption="Command"
                         mask="0x0C"
                         name="CMD"
                         rw="RW"
                         values="TCA_SINGLE_CMD"/>
            </register>
            <register caption="Control F Clear"
                      initval="0x00"
                      modes="SINGLE"
                      name="CTRLFCLR"
                      offset="0x06"
                      rw="RW"
                      size="1">
               <bitfield caption="Period Buffer Valid" mask="0x01" name="PERBV" rw="RW"/>
               <bitfield caption="Compare 0 Buffer Valid"
                         mask="0x02"
                         name="CMP0BV"
                         rw="RW"/>
               <bitfield caption="Compare 1 Buffer Valid"
                         mask="0x04"
                         name="CMP1BV"
                         rw="RW"/>
               <bitfield caption="Compare 2 Buffer Valid"
                         mask="0x08"
                         name="CMP2BV"
                         rw="RW"/>
            </register>
            <register caption="Control F Set"
                      initval="0x00"
                      modes="SINGLE"
                      name="CTRLFSET"
                      offset="0x07"
                      rw="RW"
                      size="1">
               <bitfield caption="Period Buffer Valid" mask="0x01" name="PERBV" rw="RW"/>
               <bitfield caption="Compare 0 Buffer Valid"
                         mask="0x02"
                         name="CMP0BV"
                         rw="RW"/>
               <bitfield caption="Compare 1 Buffer Valid"
                         mask="0x04"
                         name="CMP1BV"
                         rw="RW"/>
               <bitfield caption="Compare 2 Buffer Valid"
                         mask="0x08"
                         name="CMP2BV"
                         rw="RW"/>
            </register>
            <register caption="Event Control"
                      initval="0x00"
                      modes="SINGLE"
                      name="EVCTRL"
                      offset="0x09"
                      rw="RW"
                      size="1">
               <bitfield caption="Count on Event Input A"
                         mask="0x01"
                         name="CNTAEI"
                         rw="RW"/>
               <bitfield caption="Event Action A"
                         mask="0x0E"
                         name="EVACTA"
                         rw="RW"
                         values="TCA_SINGLE_EVACTA"/>
               <bitfield caption="Count on Event Input B"
                         mask="0x10"
                         name="CNTBEI"
                         rw="RW"/>
               <bitfield caption="Event Action B"
                         mask="0xE0"
                         name="EVACTB"
                         rw="RW"
                         values="TCA_SINGLE_EVACTB"/>
            </register>
            <register caption="Interrupt Control"
                      initval="0x00"
                      modes="SINGLE"
                      name="INTCTRL"
                      offset="0x0A"
                      rw="RW"
                      size="1">
               <bitfield caption="Overflow Interrupt" mask="0x01" name="OVF" rw="RW"/>
               <bitfield caption="Compare 0 Interrupt" mask="0x10" name="CMP0" rw="RW"/>
               <bitfield caption="Compare 1 Interrupt" mask="0x20" name="CMP1" rw="RW"/>
               <bitfield caption="Compare 2 Interrupt" mask="0x40" name="CMP2" rw="RW"/>
            </register>
            <register caption="Interrupt Flags"
                      initval="0x00"
                      modes="SINGLE"
                      name="INTFLAGS"
                      offset="0x0B"
                      rw="RW"
                      size="1">
               <bitfield caption="Overflow Interrupt" mask="0x01" name="OVF" rw="RW"/>
               <bitfield caption="Compare 0 Interrupt" mask="0x10" name="CMP0" rw="RW"/>
               <bitfield caption="Compare 1 Interrupt" mask="0x20" name="CMP1" rw="RW"/>
               <bitfield caption="Compare 2 Interrupt" mask="0x40" name="CMP2" rw="RW"/>
            </register>
            <register caption="Debug Control"
                      initval="0x00"
                      modes="SINGLE"
                      name="DBGCTRL"
                      offset="0x0E"
                      rw="RW"
                      size="1">
               <bitfield caption="Debug Run" mask="0x01" name="DBGRUN" rw="RW"/>
            </register>
            <register caption="Temporary data for 16-bit Access"
                      modes="SINGLE"
                      name="TEMP"
                      offset="0x0F"
                      rw="RW"
                      size="1"/>
            <register caption="Count"
                      modes="SINGLE"
                      name="CNT"
                      offset="0x20"
                      rw="RW"
                      size="2"/>
            <register caption="Period"
                      modes="SINGLE"
                      name="PER"
                      offset="0x26"
                      rw="RW"
                      size="2"/>
            <register caption="Compare 0"
                      modes="SINGLE"
                      name="CMP0"
                      offset="0x28"
                      rw="RW"
                      size="2"/>
            <register caption="Compare 1"
                      modes="SINGLE"
                      name="CMP1"
                      offset="0x2A"
                      rw="RW"
                      size="2"/>
            <register caption="Compare 2"
                      modes="SINGLE"
                      name="CMP2"
                      offset="0x2C"
                      rw="RW"
                      size="2"/>
            <register caption="Period Buffer"
                      modes="SINGLE"
                      name="PERBUF"
                      offset="0x36"
                      rw="RW"
                      size="2"/>
            <register caption="Compare 0 Buffer"
                      modes="SINGLE"
                      name="CMP0BUF"
                      offset="0x38"
                      rw="RW"
                      size="2"/>
            <register caption="Compare 1 Buffer"
                      modes="SINGLE"
                      name="CMP1BUF"
                      offset="0x3A"
                      rw="RW"
                      size="2"/>
            <register caption="Compare 2 Buffer"
                      modes="SINGLE"
                      name="CMP2BUF"
                      offset="0x3C"
                      rw="RW"
                      size="2"/>
            <register caption="Control A"
                      initval="0x00"
                      modes="SPLIT"
                      name="CTRLA"
                      offset="0x00"
                      rw="RW"
                      size="1">
               <bitfield caption="Module Enable" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Clock Selection"
                         mask="0x0E"
                         name="CLKSEL"
                         rw="RW"
                         values="TCA_SPLIT_CLKSEL"/>
               <bitfield caption="Run in Standby" mask="0x80" name="RUNSTDBY" rw="RW"/>
            </register>
            <register caption="Control B"
                      initval="0x00"
                      modes="SPLIT"
                      name="CTRLB"
                      offset="0x01"
                      rw="RW"
                      size="1">
               <bitfield caption="Low Compare 0 Enable"
                         mask="0x01"
                         name="LCMP0EN"
                         rw="RW"/>
               <bitfield caption="Low Compare 1 Enable"
                         mask="0x02"
                         name="LCMP1EN"
                         rw="RW"/>
               <bitfield caption="Low Compare 2 Enable"
                         mask="0x04"
                         name="LCMP2EN"
                         rw="RW"/>
               <bitfield caption="High Compare 0 Enable"
                         mask="0x10"
                         name="HCMP0EN"
                         rw="RW"/>
               <bitfield caption="High Compare 1 Enable"
                         mask="0x20"
                         name="HCMP1EN"
                         rw="RW"/>
               <bitfield caption="High Compare 2 Enable"
                         mask="0x40"
                         name="HCMP2EN"
                         rw="RW"/>
            </register>
            <register caption="Control C"
                      initval="0x00"
                      modes="SPLIT"
                      name="CTRLC"
                      offset="0x02"
                      rw="RW"
                      size="1">
               <bitfield caption="Low Compare 0 Output Value"
                         mask="0x01"
                         name="LCMP0OV"
                         rw="RW"/>
               <bitfield caption="Low Compare 1 Output Value"
                         mask="0x02"
                         name="LCMP1OV"
                         rw="RW"/>
               <bitfield caption="Low Compare 2 Output Value"
                         mask="0x04"
                         name="LCMP2OV"
                         rw="RW"/>
               <bitfield caption="High Compare 0 Output Value"
                         mask="0x10"
                         name="HCMP0OV"
                         rw="RW"/>
               <bitfield caption="High Compare 1 Output Value"
                         mask="0x20"
                         name="HCMP1OV"
                         rw="RW"/>
               <bitfield caption="High Compare 2 Output Value"
                         mask="0x40"
                         name="HCMP2OV"
                         rw="RW"/>
            </register>
            <register caption="Control D"
                      initval="0x00"
                      modes="SPLIT"
                      name="CTRLD"
                      offset="0x03"
                      rw="RW"
                      size="1">
               <bitfield caption="Split Mode Enable" mask="0x01" name="SPLITM" rw="RW"/>
            </register>
            <register caption="Control E Clear"
                      initval="0x00"
                      modes="SPLIT"
                      name="CTRLECLR"
                      offset="0x04"
                      rw="RW"
                      size="1">
               <bitfield caption="Command Enable"
                         mask="0x03"
                         name="CMDEN"
                         rw="RW"
                         values="TCA_SPLIT_CMDEN"/>
               <bitfield caption="Command"
                         mask="0x0C"
                         name="CMD"
                         rw="RW"
                         values="TCA_SPLIT_CMD"/>
            </register>
            <register caption="Control E Set"
                      initval="0x00"
                      modes="SPLIT"
                      name="CTRLESET"
                      offset="0x05"
                      rw="RW"
                      size="1">
               <bitfield caption="Command Enable"
                         mask="0x03"
                         name="CMDEN"
                         rw="RW"
                         values="TCA_SPLIT_CMDEN"/>
               <bitfield caption="Command"
                         mask="0x0C"
                         name="CMD"
                         rw="RW"
                         values="TCA_SPLIT_CMD"/>
            </register>
            <register caption="Interrupt Control"
                      initval="0x00"
                      modes="SPLIT"
                      name="INTCTRL"
                      offset="0x0A"
                      rw="RW"
                      size="1">
               <bitfield caption="Low Underflow Interrupt Enable"
                         mask="0x01"
                         name="LUNF"
                         rw="RW"/>
               <bitfield caption="High Underflow Interrupt Enable"
                         mask="0x02"
                         name="HUNF"
                         rw="RW"/>
               <bitfield caption="Low Compare 0 Interrupt Enable"
                         mask="0x10"
                         name="LCMP0"
                         rw="RW"/>
               <bitfield caption="Low Compare 1 Interrupt Enable"
                         mask="0x20"
                         name="LCMP1"
                         rw="RW"/>
               <bitfield caption="Low Compare 2 Interrupt Enable"
                         mask="0x40"
                         name="LCMP2"
                         rw="RW"/>
            </register>
            <register caption="Interrupt Flags"
                      initval="0x00"
                      modes="SPLIT"
                      name="INTFLAGS"
                      offset="0x0B"
                      rw="RW"
                      size="1">
               <bitfield caption="Low Underflow Interrupt Flag"
                         mask="0x01"
                         name="LUNF"
                         rw="RW"/>
               <bitfield caption="High Underflow Interrupt Flag"
                         mask="0x02"
                         name="HUNF"
                         rw="RW"/>
               <bitfield caption="Low Compare 2 Interrupt Flag"
                         mask="0x10"
                         name="LCMP0"
                         rw="RW"/>
               <bitfield caption="Low Compare 1 Interrupt Flag"
                         mask="0x20"
                         name="LCMP1"
                         rw="RW"/>
               <bitfield caption="Low Compare 0 Interrupt Flag"
                         mask="0x40"
                         name="LCMP2"
                         rw="RW"/>
            </register>
            <register caption="Debug Control"
                      initval="0x00"
                      modes="SPLIT"
                      name="DBGCTRL"
                      offset="0x0E"
                      rw="RW"
                      size="1">
               <bitfield caption="Debug Run" mask="0x01" name="DBGRUN" rw="RW"/>
            </register>
            <register caption="Low Count"
                      modes="SPLIT"
                      name="LCNT"
                      offset="0x20"
                      rw="RW"
                      size="1"/>
            <register caption="High Count"
                      modes="SPLIT"
                      name="HCNT"
                      offset="0x21"
                      rw="RW"
                      size="1"/>
            <register caption="Low Period"
                      modes="SPLIT"
                      name="LPER"
                      offset="0x26"
                      rw="RW"
                      size="1"/>
            <register caption="High Period"
                      modes="SPLIT"
                      name="HPER"
                      offset="0x27"
                      rw="RW"
                      size="1"/>
            <register caption="Low Compare"
                      modes="SPLIT"
                      name="LCMP0"
                      offset="0x28"
                      rw="RW"
                      size="1"/>
            <register caption="High Compare"
                      modes="SPLIT"
                      name="HCMP0"
                      offset="0x29"
                      rw="RW"
                      size="1"/>
            <register caption="Low Compare"
                      modes="SPLIT"
                      name="LCMP1"
                      offset="0x2A"
                      rw="RW"
                      size="1"/>
            <register caption="High Compare"
                      modes="SPLIT"
                      name="HCMP1"
                      offset="0x2B"
                      rw="RW"
                      size="1"/>
            <register caption="Low Compare"
                      modes="SPLIT"
                      name="LCMP2"
                      offset="0x2C"
                      rw="RW"
                      size="1"/>
            <register caption="High Compare"
                      modes="SPLIT"
                      name="HCMP2"
                      offset="0x2D"
                      rw="RW"
                      size="1"/>
         </register-group>
         <value-group caption="Clock Selection" name="TCA_SINGLE_CLKSEL">
            <value caption="System Clock" name="DIV1" value="0x00"/>
            <value caption="System Clock / 2" name="DIV2" value="0x01"/>
            <value caption="System Clock / 4" name="DIV4" value="0x02"/>
            <value caption="System Clock / 8" name="DIV8" value="0x03"/>
            <value caption="System Clock / 16" name="DIV16" value="0x04"/>
            <value caption="System Clock / 64" name="DIV64" value="0x05"/>
            <value caption="System Clock / 256" name="DIV256" value="0x06"/>
            <value caption="System Clock / 1024" name="DIV1024" value="0x07"/>
         </value-group>
         <value-group caption="Waveform generation mode select" name="TCA_SINGLE_WGMODE">
            <value caption="Normal Mode" name="NORMAL" value="0x00"/>
            <value caption="Frequency Generation Mode" name="FRQ" value="0x01"/>
            <value caption="Single Slope PWM" name="SINGLESLOPE" value="0x03"/>
            <value caption="Dual Slope PWM, overflow on TOP" name="DSTOP" value="0x05"/>
            <value caption="Dual Slope PWM, overflow on TOP and BOTTOM"
                   name="DSBOTH"
                   value="0x06"/>
            <value caption="Dual Slope PWM, overflow on BOTTOM"
                   name="DSBOTTOM"
                   value="0x07"/>
         </value-group>
         <value-group caption="Command select" name="TCA_SINGLE_CMD">
            <value caption="No Command" name="NONE" value="0x00"/>
            <value caption="Force Update" name="UPDATE" value="0x01"/>
            <value caption="Force Restart" name="RESTART" value="0x02"/>
            <value caption="Force Hard Reset" name="RESET" value="0x03"/>
         </value-group>
         <value-group caption="Direction select" name="TCA_SINGLE_DIR">
            <value caption="Count up" name="UP" value="0x0"/>
            <value caption="Count down" name="DOWN" value="0x1"/>
         </value-group>
         <value-group caption="Event Action A select" name="TCA_SINGLE_EVACTA">
            <value caption="Count on positive edge event"
                   name="CNT_POSEDGE"
                   value="0x00"/>
            <value caption="Count on any edge event" name="CNT_ANYEDGE" value="0x01"/>
            <value caption="Count on prescaled clock while event line is 1."
                   name="CNT_HIGHLVL"
                   value="0x02"/>
            <value caption="Count on prescaled clock. Event controls count direction. Up-count when event line is 0, down-count when event line is 1."
                   name="UPDOWN"
                   value="0x03"/>
         </value-group>
         <value-group caption="Event Action B select" name="TCA_SINGLE_EVACTB">
            <value caption="No Action" name="NONE" value="0x00"/>
            <value caption="Count on prescaled clock. Event controls count direction. Up-count when event line is 0, down-count when event line is 1."
                   name="UPDOWN"
                   value="0x03"/>
            <value caption="Restart counter at positive edge event"
                   name="RESTART_POSEDGE"
                   value="0x04"/>
            <value caption="Restart counter on any edge event"
                   name="RESTART_ANYEDGE"
                   value="0x05"/>
            <value caption="Restart counter while event line is 1."
                   name="RESTART_HIGHLVL"
                   value="0x06"/>
         </value-group>
         <value-group caption="Clock Selection" name="TCA_SPLIT_CLKSEL">
            <value caption="System Clock" name="DIV1" value="0x00"/>
            <value caption="System Clock / 2" name="DIV2" value="0x01"/>
            <value caption="System Clock / 4" name="DIV4" value="0x02"/>
            <value caption="System Clock / 8" name="DIV8" value="0x03"/>
            <value caption="System Clock / 16" name="DIV16" value="0x04"/>
            <value caption="System Clock / 64" name="DIV64" value="0x05"/>
            <value caption="System Clock / 256" name="DIV256" value="0x06"/>
            <value caption="System Clock / 1024" name="DIV1024" value="0x07"/>
         </value-group>
         <value-group caption="Command select" name="TCA_SPLIT_CMD">
            <value caption="No Command" name="NONE" value="0x00"/>
            <value caption="Force Update" name="UPDATE" value="0x01"/>
            <value caption="Force Restart" name="RESTART" value="0x02"/>
            <value caption="Force Hard Reset" name="RESET" value="0x03"/>
         </value-group>
         <value-group caption="Command Enable select" name="TCA_SPLIT_CMDEN">
            <value caption="None" name="NONE" value="0x0"/>
            <value caption="Both low byte and high byte counter"
                   name="BOTH"
                   value="0x3"/>
         </value-group>
      </module>
      <module caption="16-bit Timer Type B" id="tmr_16b_capture_v1" name="TCB">
         <register-group caption="16-bit Timer Type B" name="TCB" size="0x10">
            <register caption="Control A"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Enable" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Clock Select"
                         mask="0x0E"
                         name="CLKSEL"
                         rw="RW"
                         values="TCB_CLKSEL"/>
               <bitfield caption="Synchronize Update" mask="0x10" name="SYNCUPD" rw="RW"/>
               <bitfield caption="Cascade two timers" mask="0x20" name="CASCADE" rw="RW"/>
               <bitfield caption="Run Standby" mask="0x40" name="RUNSTDBY" rw="RW"/>
            </register>
            <register caption="Control Register B"
                      initval="0x00"
                      name="CTRLB"
                      offset="0x1"
                      rw="RW"
                      size="1">
               <bitfield caption="Timer Mode"
                         mask="0x07"
                         name="CNTMODE"
                         rw="RW"
                         values="TCB_CNTMODE"/>
               <bitfield caption="Pin Output Enable" mask="0x10" name="CCMPEN" rw="RW"/>
               <bitfield caption="Pin Initial State" mask="0x20" name="CCMPINIT" rw="RW"/>
               <bitfield caption="Asynchronous Enable" mask="0x40" name="ASYNC" rw="RW"/>
            </register>
            <register caption="Event Control"
                      initval="0x00"
                      name="EVCTRL"
                      offset="0x4"
                      rw="RW"
                      size="1">
               <bitfield caption="Event Input Enable" mask="0x01" name="CAPTEI" rw="RW"/>
               <bitfield caption="Event Edge" mask="0x10" name="EDGE" rw="RW"/>
               <bitfield caption="Input Capture Noise Cancellation Filter"
                         mask="0x40"
                         name="FILTER"
                         rw="RW"/>
            </register>
            <register caption="Interrupt Control"
                      initval="0x00"
                      name="INTCTRL"
                      offset="0x5"
                      rw="RW"
                      size="1">
               <bitfield caption="Capture or Timeout" mask="0x01" name="CAPT" rw="RW"/>
               <bitfield caption="Overflow" mask="0x02" name="OVF" rw="RW"/>
            </register>
            <register caption="Interrupt Flags"
                      initval="0x00"
                      name="INTFLAGS"
                      offset="0x6"
                      rw="RW"
                      size="1">
               <bitfield caption="Capture or Timeout" mask="0x01" name="CAPT" rw="RW"/>
               <bitfield caption="Overflow" mask="0x02" name="OVF" rw="RW"/>
            </register>
            <register caption="Status"
                      initval="0x00"
                      name="STATUS"
                      offset="0x7"
                      rw="R"
                      size="1">
               <bitfield caption="Run" mask="0x01" name="RUN" rw="R"/>
            </register>
            <register caption="Debug Control"
                      initval="0x00"
                      name="DBGCTRL"
                      offset="0x8"
                      rw="RW"
                      size="1">
               <bitfield caption="Debug Run" mask="0x01" name="DBGRUN" rw="RW"/>
            </register>
            <register caption="Temporary Value"
                      name="TEMP"
                      offset="0x9"
                      rw="RW"
                      size="1"/>
            <register caption="Count"
                      initval="0x0000"
                      name="CNT"
                      offset="0xA"
                      rw="RW"
                      size="2"/>
            <register caption="Compare or Capture"
                      name="CCMP"
                      offset="0xC"
                      rw="RW"
                      size="2"/>
         </register-group>
         <value-group caption="Clock Select" name="TCB_CLKSEL">
            <value caption="CLK_PER" name="DIV1" value="0x00"/>
            <value caption="CLK_PER/2" name="DIV2" value="0x01"/>
            <value caption="Use CLK_TCA from TCA0" name="TCA0" value="0x02"/>
            <value caption="Count on event edge" name="EVENT" value="0x07"/>
         </value-group>
         <value-group caption="Timer Mode select" name="TCB_CNTMODE">
            <value caption="Periodic Interrupt" name="INT" value="0x00"/>
            <value caption="Periodic Timeout" name="TIMEOUT" value="0x01"/>
            <value caption="Input Capture Event" name="CAPT" value="0x02"/>
            <value caption="Input Capture Frequency measurement"
                   name="FRQ"
                   value="0x03"/>
            <value caption="Input Capture Pulse-Width measurement"
                   name="PW"
                   value="0x04"/>
            <value caption="Input Capture Frequency and Pulse-Width measurement"
                   name="FRQPW"
                   value="0x05"/>
            <value caption="Single Shot" name="SINGLE" value="0x06"/>
            <value caption="8-bit PWM" name="PWM8" value="0x07"/>
         </value-group>
      </module>
      <module caption="Two-Wire Interface" id="i2c_8bit_avr_v1" name="TWI">
         <register-group caption="Two-Wire Interface" name="TWI" size="0x10">
            <register caption="Control A"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Fast-mode Plus Enable"
                         mask="0x02"
                         name="FMPEN"
                         rw="RW"/>
               <bitfield caption="SDA Hold Time"
                         mask="0x0C"
                         name="SDAHOLD"
                         rw="RW"
                         values="TWI_SDAHOLD"/>
               <bitfield caption="SDA Setup Time"
                         mask="0x10"
                         name="SDASETUP"
                         rw="RW"
                         values="TWI_SDASETUP"/>
            </register>
            <register caption="Debug Control Register"
                      initval="0x00"
                      name="DBGCTRL"
                      offset="0x2"
                      rw="RW"
                      size="1">
               <bitfield caption="Debug Run" mask="0x01" name="DBGRUN" rw="RW"/>
            </register>
            <register caption="Host Control A"
                      initval="0x00"
                      name="MCTRLA"
                      offset="0x3"
                      rw="RW"
                      size="1">
               <bitfield caption="Enable TWI Host" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Smart Mode Enable" mask="0x02" name="SMEN" rw="RW"/>
               <bitfield caption="Inactive Bus Timeout"
                         mask="0x0C"
                         name="TIMEOUT"
                         rw="RW"
                         values="TWI_TIMEOUT"/>
               <bitfield caption="Quick Command Enable" mask="0x10" name="QCEN" rw="RW"/>
               <bitfield caption="Write Interrupt Enable"
                         mask="0x40"
                         name="WIEN"
                         rw="RW"/>
               <bitfield caption="Read Interrupt Enable" mask="0x80" name="RIEN" rw="RW"/>
            </register>
            <register caption="Host Control B"
                      initval="0x00"
                      name="MCTRLB"
                      offset="0x4"
                      rw="RW"
                      size="1">
               <bitfield caption="Command"
                         mask="0x03"
                         name="MCMD"
                         rw="RW"
                         values="TWI_MCMD"/>
               <bitfield caption="Acknowledge Action"
                         mask="0x04"
                         name="ACKACT"
                         rw="RW"
                         values="TWI_ACKACT"/>
               <bitfield caption="Flush" mask="0x08" name="FLUSH" rw="RW"/>
            </register>
            <register caption="Host Status"
                      initval="0x00"
                      name="MSTATUS"
                      offset="0x5"
                      rw="RW"
                      size="1">
               <bitfield caption="Bus State"
                         mask="0x03"
                         name="BUSSTATE"
                         rw="RW"
                         values="TWI_BUSSTATE"/>
               <bitfield caption="Bus Error" mask="0x04" name="BUSERR" rw="RW"/>
               <bitfield caption="Arbitration Lost" mask="0x08" name="ARBLOST" rw="RW"/>
               <bitfield caption="Received Acknowledge" mask="0x10" name="RXACK" rw="R"/>
               <bitfield caption="Clock Hold" mask="0x20" name="CLKHOLD" rw="RW"/>
               <bitfield caption="Write Interrupt Flag" mask="0x40" name="WIF" rw="RW"/>
               <bitfield caption="Read Interrupt Flag" mask="0x80" name="RIF" rw="RW"/>
            </register>
            <register caption="Host Baud Rate Control"
                      name="MBAUD"
                      offset="0x6"
                      rw="RW"
                      size="1"/>
            <register caption="Host Address"
                      name="MADDR"
                      offset="0x7"
                      rw="RW"
                      size="1"/>
            <register caption="Host Data"
                      name="MDATA"
                      offset="0x8"
                      rw="RW"
                      size="1"/>
            <register caption="Client Control A"
                      initval="0x00"
                      name="SCTRLA"
                      offset="0x9"
                      rw="RW"
                      size="1">
               <bitfield caption="Enable TWI Client" mask="0x01" name="ENABLE" rw="RW"/>
               <bitfield caption="Smart Mode Enable" mask="0x02" name="SMEN" rw="RW"/>
               <bitfield caption="Permissive Mode Enable"
                         mask="0x04"
                         name="PMEN"
                         rw="RW"/>
               <bitfield caption="Stop Interrupt Enable" mask="0x20" name="PIEN" rw="RW"/>
               <bitfield caption="Address/Stop Interrupt Enable"
                         mask="0x40"
                         name="APIEN"
                         rw="RW"/>
               <bitfield caption="Data Interrupt Enable" mask="0x80" name="DIEN" rw="RW"/>
            </register>
            <register caption="Client Control B"
                      initval="0x00"
                      name="SCTRLB"
                      offset="0xA"
                      rw="RW"
                      size="1">
               <bitfield caption="Command"
                         mask="0x03"
                         name="SCMD"
                         rw="RW"
                         values="TWI_SCMD"/>
               <bitfield caption="Acknowledge Action"
                         mask="0x04"
                         name="ACKACT"
                         rw="RW"
                         values="TWI_ACKACT"/>
            </register>
            <register caption="Client Status"
                      initval="0x00"
                      name="SSTATUS"
                      offset="0xB"
                      rw="RW"
                      size="1">
               <bitfield caption="Client Address or Stop"
                         mask="0x01"
                         name="AP"
                         rw="R"
                         values="TWI_AP"/>
               <bitfield caption="Read/Write Direction" mask="0x02" name="DIR" rw="R"/>
               <bitfield caption="Bus Error" mask="0x04" name="BUSERR" rw="RW"/>
               <bitfield caption="Collision" mask="0x08" name="COLL" rw="RW"/>
               <bitfield caption="Received Acknowledge" mask="0x10" name="RXACK" rw="R"/>
               <bitfield caption="Clock Hold" mask="0x20" name="CLKHOLD" rw="R"/>
               <bitfield caption="Address/Stop Interrupt Flag"
                         mask="0x40"
                         name="APIF"
                         rw="RW"/>
               <bitfield caption="Data Interrupt Flag" mask="0x80" name="DIF" rw="RW"/>
            </register>
            <register caption="Client Address"
                      name="SADDR"
                      offset="0xC"
                      rw="RW"
                      size="1"/>
            <register caption="Client Data"
                      name="SDATA"
                      offset="0xD"
                      rw="RW"
                      size="1"/>
            <register caption="Client Address Mask"
                      name="SADDRMASK"
                      offset="0xE"
                      rw="RW"
                      size="1">
               <bitfield caption="Address Enable" mask="0x01" name="ADDREN" rw="RW"/>
               <bitfield caption="Address Mask" mask="0xFE" name="ADDRMASK" rw="RW"/>
            </register>
         </register-group>
         <value-group caption="SDA Hold Time select" name="TWI_SDAHOLD">
            <value caption="SDA hold time off" name="OFF" value="0x00"/>
            <value caption="Typical 50ns hold time" name="50NS" value="0x01"/>
            <value caption="Typical 300ns hold time" name="300NS" value="0x02"/>
            <value caption="Typical 500ns hold time" name="500NS" value="0x03"/>
         </value-group>
         <value-group caption="SDA Setup Time select" name="TWI_SDASETUP">
            <value caption="SDA setup time is 4 clock cycles" name="4CYC" value="0x0"/>
            <value caption="SDA setup time is 8 clock cycles" name="8CYC" value="0x1"/>
         </value-group>
         <value-group caption="Inactive Bus Timeout select" name="TWI_TIMEOUT">
            <value caption="Bus Timeout Disabled" name="DISABLED" value="0x00"/>
            <value caption="50 Microseconds" name="50US" value="0x01"/>
            <value caption="100 Microseconds" name="100US" value="0x02"/>
            <value caption="200 Microseconds" name="200US" value="0x03"/>
         </value-group>
         <value-group caption="Acknowledge Action select" name="TWI_ACKACT">
            <value caption="Send ACK" name="ACK" value="0x0"/>
            <value caption="Send NACK" name="NACK" value="0x1"/>
         </value-group>
         <value-group caption="Command select" name="TWI_MCMD">
            <value caption="No Action" name="NOACT" value="0x00"/>
            <value caption="Issue Repeated Start Condition"
                   name="REPSTART"
                   value="0x01"/>
            <value caption="Receive or Transmit Data, depending on DIR"
                   name="RECVTRANS"
                   value="0x02"/>
            <value caption="Issue Stop Condition" name="STOP" value="0x03"/>
         </value-group>
         <value-group caption="Bus State select" name="TWI_BUSSTATE">
            <value caption="Unknown Bus State" name="UNKNOWN" value="0x00"/>
            <value caption="Bus is Idle" name="IDLE" value="0x01"/>
            <value caption="This Module Controls The Bus" name="OWNER" value="0x02"/>
            <value caption="The Bus is Busy" name="BUSY" value="0x03"/>
         </value-group>
         <value-group caption="Command select" name="TWI_SCMD">
            <value caption="No Action" name="NOACT" value="0x00"/>
            <value caption="Used To Complete a Transaction"
                   name="COMPTRANS"
                   value="0x02"/>
            <value caption="Used in Response to Address/Data Interrupt"
                   name="RESPONSE"
                   value="0x03"/>
         </value-group>
         <value-group caption="Client Address or Stop select" name="TWI_AP">
            <value caption="Stop condition generated APIF" name="STOP" value="0x0"/>
            <value caption="Address detection generated APIF" name="ADR" value="0x1"/>
         </value-group>
      </module>
      <module caption="Universal Synchronous and Asynchronous Receiver and Transmitter"
              id="uart_autobd_v4"
              name="USART">
         <register-group caption="Universal Synchronous and Asynchronous Receiver and Transmitter"
                         name="USART"
                         size="0x10">
            <register caption="Receive Data Low Byte"
                      initval="0x00"
                      name="RXDATAL"
                      offset="0x0"
                      rw="R"
                      size="1">
               <bitfield caption="RX Data" mask="0xFF" name="DATA" rw="R"/>
            </register>
            <register caption="Receive Data High Byte"
                      initval="0x00"
                      name="RXDATAH"
                      offset="0x1"
                      rw="R"
                      size="1">
               <bitfield caption="Receiver Data Register"
                         mask="0x01"
                         name="DATA8"
                         rw="R"/>
               <bitfield caption="Parity Error" mask="0x02" name="PERR" rw="R"/>
               <bitfield caption="Frame Error" mask="0x04" name="FERR" rw="R"/>
               <bitfield caption="Buffer Overflow" mask="0x40" name="BUFOVF" rw="R"/>
               <bitfield caption="Receive Complete Interrupt Flag"
                         mask="0x80"
                         name="RXCIF"
                         rw="R"/>
            </register>
            <register caption="Transmit Data Low Byte"
                      initval="0x00"
                      name="TXDATAL"
                      offset="0x2"
                      rw="RW"
                      size="1">
               <bitfield caption="Transmit Data Register"
                         mask="0xFF"
                         name="DATA"
                         rw="RW"/>
            </register>
            <register caption="Transmit Data High Byte"
                      initval="0x00"
                      name="TXDATAH"
                      offset="0x3"
                      rw="RW"
                      size="1">
               <bitfield caption="Transmit Data Register (CHSIZE=9bit)"
                         mask="0x01"
                         name="DATA8"
                         rw="RW"/>
            </register>
            <register caption="Status"
                      initval="0x00"
                      name="STATUS"
                      offset="0x4"
                      rw="RW"
                      size="1">
               <bitfield caption="Wait For Break" mask="0x01" name="WFB" rw="RW"/>
               <bitfield caption="Break Detected Flag" mask="0x02" name="BDF" rw="RW"/>
               <bitfield caption="Inconsistent Sync Field Interrupt Flag"
                         mask="0x08"
                         name="ISFIF"
                         rw="RW"/>
               <bitfield caption="Receive Start Interrupt"
                         mask="0x10"
                         name="RXSIF"
                         rw="RW"/>
               <bitfield caption="Data Register Empty Flag"
                         mask="0x20"
                         name="DREIF"
                         rw="R"/>
               <bitfield caption="Transmit Interrupt Flag"
                         mask="0x40"
                         name="TXCIF"
                         rw="RW"/>
               <bitfield caption="Receive Complete Interrupt Flag"
                         mask="0x80"
                         name="RXCIF"
                         rw="R"/>
            </register>
            <register caption="Control A"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x5"
                      rw="RW"
                      size="1">
               <bitfield caption="RS485 Mode internal transmitter"
                         mask="0x01"
                         name="RS485"
                         rw="RW"
                         values="USART_RS485"/>
               <bitfield caption="Auto-baud Error Interrupt Enable"
                         mask="0x04"
                         name="ABEIE"
                         rw="RW"/>
               <bitfield caption="Loop-back Mode Enable" mask="0x08" name="LBME" rw="RW"/>
               <bitfield caption="Receiver Start Frame Interrupt Enable"
                         mask="0x10"
                         name="RXSIE"
                         rw="RW"/>
               <bitfield caption="Data Register Empty Interrupt Enable"
                         mask="0x20"
                         name="DREIE"
                         rw="RW"/>
               <bitfield caption="Transmit Complete Interrupt Enable"
                         mask="0x40"
                         name="TXCIE"
                         rw="RW"/>
               <bitfield caption="Receive Complete Interrupt Enable"
                         mask="0x80"
                         name="RXCIE"
                         rw="RW"/>
            </register>
            <register caption="Control B"
                      initval="0x00"
                      name="CTRLB"
                      offset="0x6"
                      rw="RW"
                      size="1">
               <bitfield caption="Multi-processor Communication Mode"
                         mask="0x01"
                         name="MPCM"
                         rw="RW"/>
               <bitfield caption="Receiver Mode"
                         mask="0x06"
                         name="RXMODE"
                         rw="RW"
                         values="USART_RXMODE"/>
               <bitfield caption="Open Drain Mode Enable"
                         mask="0x08"
                         name="ODME"
                         rw="RW"/>
               <bitfield caption="Start Frame Detection Enable"
                         mask="0x10"
                         name="SFDEN"
                         rw="RW"/>
               <bitfield caption="Transmitter Enable" mask="0x40" name="TXEN" rw="RW"/>
               <bitfield caption="Reciever enable" mask="0x80" name="RXEN" rw="RW"/>
            </register>
            <register caption="Control C"
                      initval="0x03"
                      name="CTRLC"
                      offset="0x7"
                      rw="RW"
                      size="1">
               <mode name="NORMAL" qualifier="USART.CTRLC.CMODE" value="0x00 0x01 0x02"/>
               <mode name="MSPI" qualifier="USART.CTRLC.CMODE" value="0x03"/>
               <bitfield caption="Communication Mode"
                         mask="0xC0"
                         name="CMODE"
                         rw="RW"
                         values="USART_CMODE"/>
               <bitfield caption="SPI Host Mode, Clock Phase"
                         mask="0x02"
                         modes="MSPI"
                         name="UCPHA"
                         rw="RW"/>
               <bitfield caption="SPI Host Mode, Data Order"
                         mask="0x04"
                         modes="MSPI"
                         name="UDORD"
                         rw="RW"/>
               <bitfield caption="Character Size"
                         mask="0x07"
                         modes="NORMAL"
                         name="CHSIZE"
                         rw="RW"
                         values="USART_NORMAL_CHSIZE"/>
               <bitfield caption="Stop Bit Mode"
                         mask="0x08"
                         modes="NORMAL"
                         name="SBMODE"
                         rw="RW"
                         values="USART_NORMAL_SBMODE"/>
               <bitfield caption="Parity Mode"
                         mask="0x30"
                         modes="NORMAL"
                         name="PMODE"
                         rw="RW"
                         values="USART_NORMAL_PMODE"/>
            </register>
            <register caption="Baud Rate"
                      initval="0x0000"
                      name="BAUD"
                      offset="0x8"
                      rw="RW"
                      size="2"/>
            <register caption="Control D"
                      initval="0x00"
                      name="CTRLD"
                      offset="0xA"
                      rw="RW"
                      size="1">
               <bitfield caption="Auto Baud Window"
                         mask="0xC0"
                         name="ABW"
                         rw="RW"
                         values="USART_ABW"/>
            </register>
            <register caption="Debug Control"
                      initval="0x00"
                      name="DBGCTRL"
                      offset="0xB"
                      rw="RW"
                      size="1">
               <bitfield caption="Debug Run" mask="0x01" name="DBGRUN" rw="RW"/>
            </register>
            <register caption="Event Control"
                      initval="0x00"
                      name="EVCTRL"
                      offset="0xC"
                      rw="RW"
                      size="1">
               <bitfield caption="IrDA Event Input Enable"
                         mask="0x01"
                         name="IREI"
                         rw="RW"/>
            </register>
            <register caption="IRCOM Transmitter Pulse Length Control"
                      initval="0x00"
                      name="TXPLCTRL"
                      offset="0xD"
                      rw="RW"
                      size="1">
               <bitfield caption="Transmit pulse length" mask="0xFF" name="TXPL" rw="RW"/>
            </register>
            <register caption="IRCOM Receiver Pulse Length Control"
                      initval="0x00"
                      name="RXPLCTRL"
                      offset="0xE"
                      rw="RW"
                      size="1">
               <bitfield caption="Receiver Pulse Lenght" mask="0x7F" name="RXPL" rw="RW"/>
            </register>
         </register-group>
         <value-group caption="RS485 Mode internal transmitter select" name="USART_RS485">
            <value caption="RS485 Mode disabled" name="DISABLE" value="0x0"/>
            <value caption="RS485 Mode enabled" name="ENABLE" value="0x1"/>
         </value-group>
         <value-group caption="Receiver Mode select" name="USART_RXMODE">
            <value caption="Normal mode" name="NORMAL" value="0x0"/>
            <value caption="CLK2x mode" name="CLK2X" value="0x1"/>
            <value caption="Generic autobaud mode" name="GENAUTO" value="0x2"/>
            <value caption="LIN constrained autobaud mode" name="LINAUTO" value="0x3"/>
         </value-group>
         <value-group caption="Communication Mode select" name="USART_CMODE">
            <value caption="Asynchronous Mode" name="ASYNCHRONOUS" value="0x00"/>
            <value caption="Synchronous Mode" name="SYNCHRONOUS" value="0x01"/>
            <value caption="Infrared Communication" name="IRCOM" value="0x02"/>
            <value caption="SPI Host Mode" name="MSPI" value="0x03"/>
         </value-group>
         <value-group caption="Character Size select" name="USART_NORMAL_CHSIZE">
            <value caption="Character size: 5 bit" name="5BIT" value="0x00"/>
            <value caption="Character size: 6 bit" name="6BIT" value="0x01"/>
            <value caption="Character size: 7 bit" name="7BIT" value="0x02"/>
            <value caption="Character size: 8 bit" name="8BIT" value="0x03"/>
            <value caption="Character size: 9 bit read low byte first"
                   name="9BITL"
                   value="0x06"/>
            <value caption="Character size: 9 bit read high byte first"
                   name="9BITH"
                   value="0x07"/>
         </value-group>
         <value-group caption="Parity Mode select" name="USART_NORMAL_PMODE">
            <value caption="No Parity" name="DISABLED" value="0x00"/>
            <value caption="Even Parity" name="EVEN" value="0x02"/>
            <value caption="Odd Parity" name="ODD" value="0x03"/>
         </value-group>
         <value-group caption="Stop Bit Mode select" name="USART_NORMAL_SBMODE">
            <value caption="1 stop bit" name="1BIT" value="0x0"/>
            <value caption="2 stop bits" name="2BIT" value="0x1"/>
         </value-group>
         <value-group caption="Auto Baud Window select" name="USART_ABW">
            <value caption="18% tolerance" name="WDW0" value="0x0"/>
            <value caption="15% tolerance" name="WDW1" value="0x1"/>
            <value caption="21% tolerance" name="WDW2" value="0x2"/>
            <value caption="25% tolerance" name="WDW3" value="0x3"/>
         </value-group>
      </module>
      <module caption="User Row" id="avrtiny2" name="USERROW">
         <register-group caption="User Row" name="USERROW" size="0x20">
            <register caption="User Row Byte 0"
                      name="USERROW0"
                      offset="0x00"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 1"
                      name="USERROW1"
                      offset="0x01"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 2"
                      name="USERROW2"
                      offset="0x02"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 3"
                      name="USERROW3"
                      offset="0x03"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 4"
                      name="USERROW4"
                      offset="0x04"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 5"
                      name="USERROW5"
                      offset="0x05"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 6"
                      name="USERROW6"
                      offset="0x06"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 7"
                      name="USERROW7"
                      offset="0x07"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 8"
                      name="USERROW8"
                      offset="0x08"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 9"
                      name="USERROW9"
                      offset="0x09"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 10"
                      name="USERROW10"
                      offset="0x0A"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 11"
                      name="USERROW11"
                      offset="0x0B"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 12"
                      name="USERROW12"
                      offset="0x0C"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 13"
                      name="USERROW13"
                      offset="0x0D"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 14"
                      name="USERROW14"
                      offset="0x0E"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 15"
                      name="USERROW15"
                      offset="0x0F"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 16"
                      name="USERROW16"
                      offset="0x10"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 17"
                      name="USERROW17"
                      offset="0x11"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 18"
                      name="USERROW18"
                      offset="0x12"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 19"
                      name="USERROW19"
                      offset="0x13"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 20"
                      name="USERROW20"
                      offset="0x14"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 21"
                      name="USERROW21"
                      offset="0x15"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 22"
                      name="USERROW22"
                      offset="0x16"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 23"
                      name="USERROW23"
                      offset="0x17"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 24"
                      name="USERROW24"
                      offset="0x18"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 25"
                      name="USERROW25"
                      offset="0x19"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 26"
                      name="USERROW26"
                      offset="0x1A"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 27"
                      name="USERROW27"
                      offset="0x1B"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 28"
                      name="USERROW28"
                      offset="0x1C"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 29"
                      name="USERROW29"
                      offset="0x1D"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 30"
                      name="USERROW30"
                      offset="0x1E"
                      rw="RW"
                      size="1"/>
            <register caption="User Row Byte 31"
                      name="USERROW31"
                      offset="0x1F"
                      rw="RW"
                      size="1"/>
         </register-group>
      </module>
      <module caption="Virtual Ports" id="gpio_ports_avr_v1" name="VPORT">
         <register-group caption="Virtual Ports" name="VPORT" size="0x4">
            <register caption="Data Direction"
                      name="DIR"
                      offset="0x0"
                      rw="RW"
                      size="1"/>
            <register caption="Output Value"
                      name="OUT"
                      offset="0x1"
                      rw="RW"
                      size="1"/>
            <register caption="Input Value"
                      name="IN"
                      offset="0x2"
                      rw="RW"
                      size="1"/>
            <register caption="Interrupt Flags"
                      initval="0x00"
                      name="INTFLAGS"
                      offset="0x3"
                      rw="RW"
                      size="1">
               <bitfield caption="Pin Interrupt" mask="0xFF" name="INT" rw="RW"/>
            </register>
         </register-group>
      </module>
      <module caption="Voltage reference" id="avrtiny2" name="VREF">
         <register-group caption="Voltage reference" name="VREF" size="0x08">
            <register caption="Control A"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="AC0 reference select"
                         mask="0x07"
                         name="AC0REFSEL"
                         rw="RW"
                         values="VREF_AC0REFSEL"/>
            </register>
            <register caption="Control B"
                      initval="0x00"
                      name="CTRLB"
                      offset="0x1"
                      rw="RW"
                      size="1">
               <bitfield caption="AC0 DACREF reference enable"
                         mask="0x01"
                         name="AC0REFEN"
                         rw="RW"/>
               <bitfield caption="ADC0 reference enable"
                         mask="0x02"
                         name="ADC0REFEN"
                         rw="RW"/>
               <bitfield caption="NVM reference enable"
                         mask="0x04"
                         name="NVMREFEN"
                         rw="RW"/>
            </register>
         </register-group>
         <value-group caption="AC0 reference select" name="VREF_AC0REFSEL">
            <value caption="Voltage reference at 1.024V" name="1V024" value="0x00"/>
            <value caption="Voltage reference at 2.048V" name="2V048" value="0x01"/>
            <value caption="Voltage reference at 2.5V" name="2V5" value="0x02"/>
            <value caption="Voltage reference at 4.096V" name="4V096" value="0x03"/>
            <value caption="voltage reference at supply" name="AVDD" value="0x07"/>
         </value-group>
      </module>
      <module caption="Watch-Dog Timer" id="wdt_windowed_avr_v1" name="WDT">
         <register-group caption="Watch-Dog Timer" name="WDT" size="0x4">
            <register caption="Control A"
                      initval="0x00"
                      name="CTRLA"
                      offset="0x0"
                      rw="RW"
                      size="1">
               <bitfield caption="Period"
                         mask="0x0F"
                         name="PERIOD"
                         rw="RW"
                         values="WDT_PERIOD"/>
               <bitfield caption="Window"
                         mask="0xF0"
                         name="WINDOW"
                         rw="RW"
                         values="WDT_WINDOW"/>
            </register>
            <register caption="Status"
                      initval="0x00"
                      name="STATUS"
                      offset="0x1"
                      rw="RW"
                      size="1">
               <bitfield caption="Syncronization busy"
                         mask="0x01"
                         name="SYNCBUSY"
                         rw="R"/>
               <bitfield caption="Lock enable" mask="0x80" name="LOCK" rw="RW"/>
            </register>
         </register-group>
         <value-group caption="Period select" name="WDT_PERIOD">
            <value caption="Off" name="OFF" value="0x00"/>
            <value caption="8 cycles (8ms)" name="8CLK" value="0x01"/>
            <value caption="16 cycles (16ms)" name="16CLK" value="0x02"/>
            <value caption="32 cycles (32ms)" name="32CLK" value="0x03"/>
            <value caption="64 cycles (64ms)" name="64CLK" value="0x04"/>
            <value caption="128 cycles (0.128s)" name="128CLK" value="0x05"/>
            <value caption="256 cycles (0.256s)" name="256CLK" value="0x06"/>
            <value caption="512 cycles (0.512s)" name="512CLK" value="0x07"/>
            <value caption="1K cycles (1.0s)" name="1KCLK" value="0x08"/>
            <value caption="2K cycles (2.0s)" name="2KCLK" value="0x09"/>
            <value caption="4K cycles (4.1s)" name="4KCLK" value="0x0A"/>
            <value caption="8K cycles (8.2s)" name="8KCLK" value="0x0B"/>
         </value-group>
         <value-group caption="Window select" name="WDT_WINDOW">
            <value caption="Off" name="OFF" value="0x00"/>
            <value caption="8 cycles (8ms)" name="8CLK" value="0x01"/>
            <value caption="16 cycles (16ms)" name="16CLK" value="0x02"/>
            <value caption="32 cycles (32ms)" name="32CLK" value="0x03"/>
            <value caption="64 cycles (64ms)" name="64CLK" value="0x04"/>
            <value caption="128 cycles (0.128s)" name="128CLK" value="0x05"/>
            <value caption="256 cycles (0.256s)" name="256CLK" value="0x06"/>
            <value caption="512 cycles (0.512s)" name="512CLK" value="0x07"/>
            <value caption="1K cycles (1.0s)" name="1KCLK" value="0x08"/>
            <value caption="2K cycles (2.0s)" name="2KCLK" value="0x09"/>
            <value caption="4K cycles (4.1s)" name="4KCLK" value="0x0A"/>
            <value caption="8K cycles (8.2s)" name="8KCLK" value="0x0B"/>
         </value-group>
      </module>
   </modules>
   <pinouts>
      <pinout name="QFN20">
         <pin pad="PA2" position="1"/>
         <pin pad="PA3" position="2"/>
         <pin pad="GND" position="3"/>
         <pin pad="VCC" position="4"/>
         <pin pad="PA4" position="5"/>
         <pin pad="PA5" position="6"/>
         <pin pad="PA6" position="7"/>
         <pin pad="PA7" position="8"/>
         <pin pad="PB5" position="9"/>
         <pin pad="PB4" position="10"/>
         <pin pad="PB3" position="11"/>
         <pin pad="PB2" position="12"/>
         <pin pad="PB1" position="13"/>
         <pin pad="PB0" position="14"/>
         <pin pad="PC0" position="15"/>
         <pin pad="PC1" position="16"/>
         <pin pad="PC2" position="17"/>
         <pin pad="PC3" position="18"/>
         <pin pad="PA0" position="19"/>
         <pin pad="PA1" position="20"/>
      </pinout>
   </pinouts>
</avr-tools-device-file>
