vendor_name = ModelSim
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/zeroextend.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/aluextended.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/outputsignal.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dstylelatch.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/resettabledflipflop.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/register4.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dflipflop.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/register32.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/multiplex5.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/clockDivider.v
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/clockDivider.qip
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/processor.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/RegDstDecoder.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/RegWriteDecoder.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/signExtend.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/split.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/leftShift.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/leftShift26.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/leftShiftcontainer.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/mainDecoder.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/MemWriteDecoder.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/MemtoRegDecoder.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/multiplex.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/multiplex3.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/multiplex4.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/multiplex32.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/halfadder.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/extend.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/controlUnit.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/claadder32.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/claadder4.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/BranchDecoder.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/join.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/jumpDecoder.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/AluSrcDecoder.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/ALUOpDecoder.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/ALUOp1Decoder.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/ALUOp0Decoder.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/aludcllayer.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/aluDecoder.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/regfile.v
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/ROM.vhd
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dmem.v
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/DisplayDriver.v
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/ram.bdf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/aluextended.vwf
source_file = 1, /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/outputsignal.vwf
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cbx.lst
design_name = zeroextend
instance = comp, \OUT[31]~output , OUT[31]~output, zeroextend, 1
instance = comp, \OUT[30]~output , OUT[30]~output, zeroextend, 1
instance = comp, \OUT[29]~output , OUT[29]~output, zeroextend, 1
instance = comp, \OUT[28]~output , OUT[28]~output, zeroextend, 1
instance = comp, \OUT[27]~output , OUT[27]~output, zeroextend, 1
instance = comp, \OUT[26]~output , OUT[26]~output, zeroextend, 1
instance = comp, \OUT[25]~output , OUT[25]~output, zeroextend, 1
instance = comp, \OUT[24]~output , OUT[24]~output, zeroextend, 1
instance = comp, \OUT[23]~output , OUT[23]~output, zeroextend, 1
instance = comp, \OUT[22]~output , OUT[22]~output, zeroextend, 1
instance = comp, \OUT[21]~output , OUT[21]~output, zeroextend, 1
instance = comp, \OUT[20]~output , OUT[20]~output, zeroextend, 1
instance = comp, \OUT[19]~output , OUT[19]~output, zeroextend, 1
instance = comp, \OUT[18]~output , OUT[18]~output, zeroextend, 1
instance = comp, \OUT[17]~output , OUT[17]~output, zeroextend, 1
instance = comp, \OUT[16]~output , OUT[16]~output, zeroextend, 1
instance = comp, \OUT[15]~output , OUT[15]~output, zeroextend, 1
instance = comp, \OUT[14]~output , OUT[14]~output, zeroextend, 1
instance = comp, \OUT[13]~output , OUT[13]~output, zeroextend, 1
instance = comp, \OUT[12]~output , OUT[12]~output, zeroextend, 1
instance = comp, \OUT[11]~output , OUT[11]~output, zeroextend, 1
instance = comp, \OUT[10]~output , OUT[10]~output, zeroextend, 1
instance = comp, \OUT[9]~output , OUT[9]~output, zeroextend, 1
instance = comp, \OUT[8]~output , OUT[8]~output, zeroextend, 1
instance = comp, \OUT[7]~output , OUT[7]~output, zeroextend, 1
instance = comp, \OUT[6]~output , OUT[6]~output, zeroextend, 1
instance = comp, \OUT[5]~output , OUT[5]~output, zeroextend, 1
instance = comp, \OUT[4]~output , OUT[4]~output, zeroextend, 1
instance = comp, \OUT[3]~output , OUT[3]~output, zeroextend, 1
instance = comp, \OUT[2]~output , OUT[2]~output, zeroextend, 1
instance = comp, \OUT[1]~output , OUT[1]~output, zeroextend, 1
instance = comp, \OUT[0]~output , OUT[0]~output, zeroextend, 1
instance = comp, \IN[31]~input , IN[31]~input, zeroextend, 1
instance = comp, \IN[30]~input , IN[30]~input, zeroextend, 1
instance = comp, \IN[29]~input , IN[29]~input, zeroextend, 1
instance = comp, \IN[28]~input , IN[28]~input, zeroextend, 1
instance = comp, \IN[27]~input , IN[27]~input, zeroextend, 1
instance = comp, \IN[26]~input , IN[26]~input, zeroextend, 1
instance = comp, \IN[25]~input , IN[25]~input, zeroextend, 1
instance = comp, \IN[24]~input , IN[24]~input, zeroextend, 1
instance = comp, \IN[23]~input , IN[23]~input, zeroextend, 1
instance = comp, \IN[22]~input , IN[22]~input, zeroextend, 1
instance = comp, \IN[21]~input , IN[21]~input, zeroextend, 1
instance = comp, \IN[20]~input , IN[20]~input, zeroextend, 1
instance = comp, \IN[19]~input , IN[19]~input, zeroextend, 1
instance = comp, \IN[18]~input , IN[18]~input, zeroextend, 1
instance = comp, \IN[17]~input , IN[17]~input, zeroextend, 1
instance = comp, \IN[16]~input , IN[16]~input, zeroextend, 1
instance = comp, \IN[15]~input , IN[15]~input, zeroextend, 1
instance = comp, \IN[14]~input , IN[14]~input, zeroextend, 1
instance = comp, \IN[13]~input , IN[13]~input, zeroextend, 1
instance = comp, \IN[12]~input , IN[12]~input, zeroextend, 1
instance = comp, \IN[11]~input , IN[11]~input, zeroextend, 1
instance = comp, \IN[10]~input , IN[10]~input, zeroextend, 1
instance = comp, \IN[9]~input , IN[9]~input, zeroextend, 1
instance = comp, \IN[8]~input , IN[8]~input, zeroextend, 1
instance = comp, \IN[7]~input , IN[7]~input, zeroextend, 1
instance = comp, \IN[6]~input , IN[6]~input, zeroextend, 1
instance = comp, \IN[5]~input , IN[5]~input, zeroextend, 1
instance = comp, \IN[4]~input , IN[4]~input, zeroextend, 1
instance = comp, \IN[3]~input , IN[3]~input, zeroextend, 1
instance = comp, \IN[2]~input , IN[2]~input, zeroextend, 1
instance = comp, \IN[1]~input , IN[1]~input, zeroextend, 1
instance = comp, \IN[0]~input , IN[0]~input, zeroextend, 1
