Microchip MPLAB XC8 Compiler V2.10 ()

Linker command line:

-W-3 --edf=C:\Program Files (x86)\Microchip\xc8\v2.10\pic\dat\en_msgs.txt \
  -cs -h+dist/default/production\Final_Project.production.sym \
  --cmf=dist/default/production\Final_Project.production.cmf -z -Q16F887 \
  -oC:\Users\Zach\AppData\Local\Temp\s11lg.2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/Final_Project.production.map -E1 -ver=XC8 \
  --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK -ACODE=00h-07FFhx4 \
  -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 \
  -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh -ABANK0=020h-06Fh \
  -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -preset_vec=00h,intentry,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -ACONFIG=02007h-02008h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-0FFh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k C:\Users\Zach\AppData\Local\Temp\s11lg.o \
  dist/default/production\Final_Project.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\Zach\AppData\Local\Temp\s11lg.o
                end_init                              0        0        3        0       0
                config                             2007     2007        2     400E       0
dist/default/production\Final_Project.production.o
                cinit                               7F0      7F0       10      FE0       0
                text7                               6D8      6D8       17      DB0       0
                text6                               6A6      6A6        C      D4C       0
                text5                               737      737       4A      E6E       0
                text4                               6C2      6C2       16      D84       0
                text3                               69E      69E        8      D3C       0
                text2                               6EF      6EF       48      DDE       0
                text1                               6B2      6B2       10      D64       0
                maintext                            781      781       6F      F02       0
                cstackCOMMON                         70       70        D       70       1
                dataBANK0                            20       20        2       20       1
                idataBANK0                          69C      69C        2      D38       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              0        0        3         0
                cinit                               7F0      7F0       10         0
                text7                               6D8      6D8       17         0
                text6                               6A6      6A6        C         0
                text5                               737      737       4A         0
                text4                               6C2      6C2       16         0
                text3                               69E      69E        8         0
                text2                               6EF      6EF       48         0
                text1                               6B2      6B2       10         0
                maintext                            781      781       6F         0
                idataBANK0                          69C      69C        2         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        D         1

        CLASS   BANK0          
                dataBANK0                            20       20        2         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         0

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                dataBANK0                      000020  000002  000022        20       1  BANK0       1
                cstackCOMMON                   000070  00000D  00007D        70       1  COMMON      1
                idataBANK0                     00069C  000002  00069E       D38       0  CODE        2
                text3                          00069E  000008  0006A6       D3C       0  CODE        2
                text6                          0006A6  00000C  0006B2       D4C       0  CODE        2
                text1                          0006B2  000010  0006C2       D64       0  CODE        2
                text4                          0006C2  000016  0006D8       D84       0  CODE        2
                text7                          0006D8  000017  0006EF       DB0       0  CODE        2
                text2                          0006EF  000048  000737       DDE       0  CODE        2
                text5                          000737  00004A  000781       E6E       0  CODE        2
                maintext                       000781  00006F  0007F0       F02       0  CODE        2
                cinit                          0007F0  000010  000800       FE0       0  CODE        2
                config                         002007  000002  002009      400E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0022-006F             4E           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-069B            699           2
                         0800-1FFF            800
        COMMON           007D-007D              1           1
        CONST            0003-069B            100           2
                         0800-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-069B            100           2
                         0800-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0022-006F             4E           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-069B            699           2
                         0800-1FFF           1800
        STRING           0003-069B            100           2
                         0800-1FFF            100

                                  Symbol Table

Delay20us@next           cstackCOMMON 0071
DelayMs@millis           cstackCOMMON 0070
_Delay20us               text6        06A6
_DelayMs                 text7        06D8
_OPTION_REG              (abs)        0081
_PORTD                   (abs)        0008
_SCS                     (abs)        0478
_T0IF                    (abs)        005A
_TMR0                    (abs)        0001
_TRISD                   (abs)        0088
__CFG_BOR4V$BOR21V       (abs)        0000
__CFG_BOREN$OFF          (abs)        0000
__CFG_CP$OFF             (abs)        0000
__CFG_CPD$OFF            (abs)        0000
__CFG_FCMEN$OFF          (abs)        0000
__CFG_FOSC$HS            (abs)        0000
__CFG_IESO$OFF           (abs)        0000
__CFG_LVP$OFF            (abs)        0000
__CFG_MCLRE$ON           (abs)        0000
__CFG_PWRTE$OFF          (abs)        0000
__CFG_WDTE$OFF           (abs)        0000
__CFG_WRT$OFF            (abs)        0000
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__Hcinit                 cinit        0800
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2009
__HcstackCOMMON          cstackCOMMON 0000
__HdataBANK0             dataBANK0    0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0003
__Hfunctab               functab      0000
__HidataBANK0            idataBANK0   0000
__Hidloc                 idloc        0000
__Hinit                  init         0000
__Hintentry              intentry     0000
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0000
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        2009
__Hspace_1               (abs)        007D
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__Lcinit                 cinit        07F0
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       2007
__LcstackCOMMON          cstackCOMMON 0000
__LdataBANK0             dataBANK0    0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     0000
__Lfunctab               functab      0000
__LidataBANK0            idataBANK0   0000
__Lidloc                 idloc        0000
__Linit                  init         0000
__Lintentry              intentry     0000
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        2009
__S1                     (abs)        007D
__S2                     (abs)        0000
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0002
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of_Delay20us       text6        06B2
__end_of_DelayMs         text7        06EF
__end_of__initialization cinit        07FC
__end_of_lcd_clear       text4        06D8
__end_of_lcd_init        text2        0737
__end_of_lcd_putch       text1        06C2
__end_of_lcd_write       text5        0781
__end_of_main            maintext     07F0
__end_of_tmr0_init       text3        06A6
__initialization         cinit        07F0
__pcstackCOMMON          cstackCOMMON 0070
__pdataBANK0             dataBANK0    0020
__pidataBANK0            idataBANK0   069C
__pmaintext              maintext     0781
__ptext1                 text1        06B2
__ptext2                 text2        06EF
__ptext3                 text3        069E
__ptext4                 text4        06C2
__ptext5                 text5        0737
__ptext6                 text6        06A6
__ptext7                 text7        06D8
__size_of_Delay20us      (abs)        0000
__size_of_DelayMs        (abs)        0000
__size_of_lcd_clear      (abs)        0000
__size_of_lcd_init       (abs)        0000
__size_of_lcd_putch      (abs)        0000
__size_of_lcd_write      (abs)        0000
__size_of_main           (abs)        0000
__size_of_tmr0_init      (abs)        0000
_lcd_clear               text4        06C2
_lcd_init                text2        06EF
_lcd_putch               text1        06B2
_lcd_write               text5        0737
_main                    maintext     0781
_tmr0_init               text3        069E
btemp                    (abs)        007E
end_of_initialization    cinit        07FC
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
lcd_clear@port           cstackCOMMON 0078
lcd_init@port            cstackCOMMON 007A
lcd_putch@character      cstackCOMMON 007B
lcd_putch@port           cstackCOMMON 0078
lcd_write@CmdChar        cstackCOMMON 0072
lcd_write@mode           cstackCOMMON 0077
lcd_write@port           cstackCOMMON 0073
reset_vec                reset_vec    0000
start                    init         0000
start_initialization     cinit        07F0
wtemp0                   (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 30 in file "concentration.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels required when called:    4
 This function calls:
		_DelayMs
		_lcd_clear
		_lcd_init
		_lcd_putch
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _lcd_putch *****************
 Defined at:
		line 136 in file "lcd4bits.c"
 Parameters:    Size  Location     Type
  character       1    wreg     unsigned char 
  port            2    8[COMMON] PTR unsigned char 
		 -> PORTD(1), 
 Auto vars:     Size  Location     Type
  character       1   11[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         2       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:         4       0       0       0       0
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_lcd_write
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _lcd_init *****************
 Defined at:
		line 155 in file "lcd4bits.c"
 Parameters:    Size  Location     Type
  port            2   10[COMMON] PTR unsigned char 
		 -> PORTD(1), 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         2       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:         3       0       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		_DelayMs
		_lcd_clear
		_lcd_write
		_tmr0_init
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _tmr0_init *****************
 Defined at:
		line 72 in file "lcd4bits.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:         1       0       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_lcd_init
 This function uses a non-reentrant model


 *************** function _lcd_clear *****************
 Defined at:
		line 123 in file "lcd4bits.c"
 Parameters:    Size  Location     Type
  port            2    8[COMMON] PTR unsigned char 
		 -> PORTD(1), 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         2       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_DelayMs
		_lcd_write
 This function is called by:
		_main
		_lcd_init
 This function uses a non-reentrant model


 *************** function _lcd_write *****************
 Defined at:
		line 110 in file "lcd4bits.c"
 Parameters:    Size  Location     Type
  mode            1    wreg     unsigned char 
  CmdChar         1    2[COMMON] unsigned char 
  port            2    3[COMMON] PTR unsigned char 
		 -> PORTD(1), 
 Auto vars:     Size  Location     Type
  mode            1    7[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         3       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          2       0       0       0       0
      Totals:         6       0       0       0       0
Total ram usage:        6 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		_Delay20us
 This function is called by:
		_lcd_clear
		_lcd_putch
		_lcd_init
		_lcd_puts
		_lcd_goto
 This function uses a non-reentrant model


 *************** function _Delay20us *****************
 Defined at:
		line 99 in file "lcd4bits.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
  next            1    1[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_lcd_write
 This function uses a non-reentrant model


 *************** function _DelayMs *****************
 Defined at:
		line 86 in file "lcd4bits.c"
 Parameters:    Size  Location     Type
  millis          2    0[COMMON] unsigned int 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         2       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_main
		_lcd_clear
		_lcd_init
		_lcd_goto
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
lcd4bits.c
		_lcd_putch     		CODE           	06B2	0000	17
		_DelayMs       		CODE           	06D8	0000	24
		_lcd_clear     		CODE           	06C2	0000	23
		_lcd_write     		CODE           	0737	0000	75
		_tmr0_init     		CODE           	069E	0000	9
		_lcd_init      		CODE           	06EF	0000	73
		_Delay20us     		CODE           	06A6	0000	13

lcd4bits.c estimated size: 234

concentration.c
		_main          		CODE           	0781	0000	112

concentration.c estimated size: 112

shared
		__initialization		CODE           	07F0	0000	13

shared estimated size: 13

