

Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sat Apr 14 18:11:03 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         3970
LUT:          10641
FF:            9776
DSP:            125
BRAM:             8
SRL:           1870
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.120
CP achieved post-implementation:    8.947
Timing met
