<html><body><samp><pre>
<!@TC:1701252202>
# Wed Nov 29 11:03:20 2023


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: F130-05

Implementation : synthesis
<a name=mapperReport261></a>Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1701252202> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1701252202> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1701252202> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 137MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 137MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 167MB)

@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="z:\digital_systems\vhdl\hex4x7seg.vhd:112:15:112:24:@N:BZ173:@XP_MSG">hex4x7seg.vhd(112)</a><!@TM:1701252202> | ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="z:\digital_systems\vhdl\hex4x7seg.vhd:112:15:112:24:@N:BZ173:@XP_MSG">hex4x7seg.vhd(112)</a><!@TM:1701252202> | ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="z:\digital_systems\vhdl\hex4x7seg.vhd:112:15:112:24:@N:MO106:@XP_MSG">hex4x7seg.vhd(112)</a><!@TM:1701252202> | Found ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     7.77ns		  33 /        17
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1701252202> | Promoting Net rst_arst on CLKINT  I_29  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1701252202> | Promoting Net clk_c on CLKINT  I_30  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 175MB)

Writing Analyst data base Z:\digital_systems\aufgabe1\synthesis\synwork\aufgabe1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1701252202> | Writing EDF file: Z:\digital_systems\aufgabe1\synthesis\aufgabe1.edn 
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1701252202> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1701252202> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1701252202> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
Writing FDC file Z:\digital_systems\aufgabe1\synthesis\aufgabe1_synplify.fdc

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 177MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 178MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 178MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1701252202> | Found inferred clock aufgabe1|clk with period 10.00ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport262></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Wed Nov 29 11:03:22 2023
#


Top view:               aufgabe1
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\digital_systems\aufgabe1\designer\aufgabe1\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1701252202> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1701252202> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary263></a>Performance Summary</a>
*******************


Worst slack in design: 7.941

                   Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group     
------------------------------------------------------------------------------------------------------------
aufgabe1|clk       100.0 MHz     485.6 MHz     10.000        2.059         7.941     inferred     (multiple)
============================================================================================================





<a name=clockRelationships264></a>Clock Relationships</a>
*******************

Clocks                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------
aufgabe1|clk  aufgabe1|clk  |  10.000      7.941  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo265></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport266></a>Detailed Report for Clock: aufgabe1|clk</a>
====================================



<a name=startingSlack267></a>Starting Points with Worst Slack</a>
********************************

                  Starting                                         Arrival          
Instance          Reference        Type     Pin     Net            Time        Slack
                  Clock                                                             
------------------------------------------------------------------------------------
u1.cnt[13]        aufgabe1|clk     SLE      Q       cnt[13]        0.108       7.941
u1.cnt[2]         aufgabe1|clk     SLE      Q       cnt[2]         0.108       8.054
u1.cnt[3]         aufgabe1|clk     SLE      Q       cnt[3]         0.108       8.148
u1.cntMod4[1]     aufgabe1|clk     SLE      Q       cntMod4[1]     0.108       8.186
u1.cntMod4[0]     aufgabe1|clk     SLE      Q       cntMod4[0]     0.108       8.226
u1.cnt[0]         aufgabe1|clk     SLE      Q       cnt[0]         0.087       8.227
u1.cnt[10]        aufgabe1|clk     SLE      Q       cnt[10]        0.087       8.227
u1.cnt[4]         aufgabe1|clk     SLE      Q       cnt[4]         0.108       8.248
u1.cnt[9]         aufgabe1|clk     SLE      Q       cnt[9]         0.108       8.291
u1.cnt[1]         aufgabe1|clk     SLE      Q       cnt[1]         0.087       8.296
====================================================================================


<a name=endingSlack268></a>Ending Points with Worst Slack</a>
******************************

                  Starting                                             Required          
Instance          Reference        Type     Pin     Net                Time         Slack
                  Clock                                                                  
-----------------------------------------------------------------------------------------
u1.enMod4         aufgabe1|clk     SLE      D       un2_cnt            9.745        7.941
u1.cntMod4[0]     aufgabe1|clk     SLE      D       cntMod4_RNO[0]     9.745        8.186
u1.cntMod4[1]     aufgabe1|clk     SLE      D       cntMod4_RNO[1]     9.745        8.186
u1.cnt[1]         aufgabe1|clk     SLE      D       tmp[2]             9.745        8.392
u1.cnt[5]         aufgabe1|clk     SLE      D       tmp[6]             9.745        8.392
u1.cnt[7]         aufgabe1|clk     SLE      D       tmp[8]             9.745        8.392
u1.cnt[13]        aufgabe1|clk     SLE      D       tmp[14]            9.745        8.392
u1.cnt[0]         aufgabe1|clk     SLE      D       cnt[13]            9.745        8.762
u1.cnt[2]         aufgabe1|clk     SLE      D       cnt[1]             9.745        9.160
u1.cnt[3]         aufgabe1|clk     SLE      D       cnt[2]             9.745        9.160
=========================================================================================



<a name=worstPaths269></a>Worst Path Information</a>
<a href="Z:\digital_systems\aufgabe1\synthesis\synlog\aufgabe1_fpga_mapper.srr:srsfZ:\digital_systems\aufgabe1\synthesis\aufgabe1.srs:fp:12171:12900:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.804
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     7.941

    Number of logic level(s):                2
    Starting point:                          u1.cnt[13] / Q
    Ending point:                            u1.enMod4 / D
    The start point is clocked by            aufgabe1|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            aufgabe1|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                Pin      Pin               Arrival     No. of    
Name                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
u1.cnt[13]           SLE      Q        Out     0.108     0.108 f     -         
cnt[13]              Net      -        -       0.896     -           6         
u1.p1\.un2_cnt_6     CFG2     A        In      -         1.004 f     -         
u1.p1\.un2_cnt_6     CFG2     Y        Out     0.100     1.104 r     -         
un2_cnt_6            Net      -        -       0.248     -           1         
u1.p1\.un2_cnt       CFG4     C        In      -         1.352 r     -         
u1.p1\.un2_cnt       CFG4     Y        Out     0.203     1.556 r     -         
un2_cnt              Net      -        -       0.248     -           1         
u1.enMod4            SLE      D        In      -         1.804 r     -         
===============================================================================
Total path delay (propagation time + setup) of 2.059 is 0.667(32.4%) logic and 1.393(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 178MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 178MB)

---------------------------------------
<a name=resourceUsage270></a>Resource Usage Report for aufgabe1 </a>

Mapping to part: m2s005vf400std
Cell usage:
CLKINT          2 uses
CFG2           6 uses
CFG3           9 uses
CFG4           13 uses


Sequential Cells: 
SLE            17 uses

DSP Blocks:    0 of 11 (0%)

I/O ports: 26
I/O primitives: 26
INBUF          14 uses
OUTBUF         12 uses


Global Clock Buffers: 2

Total LUTs:    28

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  17 + 0 + 0 + 0 = 17;
Total number of LUTs after P&R:  28 + 0 + 0 + 0 = 28;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 62MB peak: 178MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 29 11:03:22 2023

###########################################################]

</pre></samp></body></html>
