Timing Analyzer report for Lab11step4
Tue Dec 03 09:32:45 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'board'
 13. Slow 1200mV 85C Model Setup: 'Lab11step3:inst|clock_divider_1024:inst2|inst10'
 14. Slow 1200mV 85C Model Setup: 'Lab11step3:inst|clock_divider_1024:inst3|inst10'
 15. Slow 1200mV 85C Model Setup: 'Lab11step3:inst|inst'
 16. Slow 1200mV 85C Model Setup: 'manual'
 17. Slow 1200mV 85C Model Hold: 'board'
 18. Slow 1200mV 85C Model Hold: 'Lab11step3:inst|clock_divider_1024:inst2|inst10'
 19. Slow 1200mV 85C Model Hold: 'Lab11step3:inst|inst'
 20. Slow 1200mV 85C Model Hold: 'manual'
 21. Slow 1200mV 85C Model Hold: 'Lab11step3:inst|clock_divider_1024:inst3|inst10'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'board'
 30. Slow 1200mV 0C Model Setup: 'Lab11step3:inst|clock_divider_1024:inst2|inst10'
 31. Slow 1200mV 0C Model Setup: 'Lab11step3:inst|clock_divider_1024:inst3|inst10'
 32. Slow 1200mV 0C Model Setup: 'Lab11step3:inst|inst'
 33. Slow 1200mV 0C Model Setup: 'manual'
 34. Slow 1200mV 0C Model Hold: 'Lab11step3:inst|inst'
 35. Slow 1200mV 0C Model Hold: 'board'
 36. Slow 1200mV 0C Model Hold: 'Lab11step3:inst|clock_divider_1024:inst2|inst10'
 37. Slow 1200mV 0C Model Hold: 'manual'
 38. Slow 1200mV 0C Model Hold: 'Lab11step3:inst|clock_divider_1024:inst3|inst10'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'board'
 46. Fast 1200mV 0C Model Setup: 'Lab11step3:inst|clock_divider_1024:inst2|inst10'
 47. Fast 1200mV 0C Model Setup: 'Lab11step3:inst|clock_divider_1024:inst3|inst10'
 48. Fast 1200mV 0C Model Setup: 'Lab11step3:inst|inst'
 49. Fast 1200mV 0C Model Setup: 'manual'
 50. Fast 1200mV 0C Model Hold: 'board'
 51. Fast 1200mV 0C Model Hold: 'Lab11step3:inst|inst'
 52. Fast 1200mV 0C Model Hold: 'Lab11step3:inst|clock_divider_1024:inst2|inst10'
 53. Fast 1200mV 0C Model Hold: 'manual'
 54. Fast 1200mV 0C Model Hold: 'Lab11step3:inst|clock_divider_1024:inst3|inst10'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths Summary
 67. Clock Status Summary
 68. Unconstrained Input Ports
 69. Unconstrained Output Ports
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; Lab11step4                                              ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-4         ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; Clock Name                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                             ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; board                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { board }                                           ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Lab11step3:inst|clock_divider_1024:inst2|inst10 } ;
; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Lab11step3:inst|clock_divider_1024:inst3|inst10 } ;
; Lab11step3:inst|inst                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Lab11step3:inst|inst }                            ;
; manual                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { manual }                                          ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                              ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 304.79 MHz  ; 250.0 MHz       ; board                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 307.88 MHz  ; 307.88 MHz      ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ;                                                               ;
; 1075.27 MHz ; 437.64 MHz      ; Lab11step3:inst|inst                            ; limit due to minimum period restriction (tmin)                ;
; 1212.12 MHz ; 250.0 MHz       ; manual                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; board                                           ; -2.281 ; -6.695        ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; -2.248 ; -7.228        ;
; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; -0.926 ; -0.926        ;
; Lab11step3:inst|inst                            ; 0.070  ; 0.000         ;
; manual                                          ; 0.175  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; board                                           ; 0.402 ; 0.000         ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.404 ; 0.000         ;
; Lab11step3:inst|inst                            ; 0.405 ; 0.000         ;
; manual                                          ; 0.432 ; 0.000         ;
; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 0.909 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; board                                           ; -3.000 ; -15.850       ;
; manual                                          ; -3.000 ; -5.570        ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; -1.285 ; -12.850       ;
; Lab11step3:inst|inst                            ; -1.285 ; -2.570        ;
; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; -1.285 ; -1.285        ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'board'                                                                                                                                                                                ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.281 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.081     ; 3.198      ;
; -2.269 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.081     ; 3.186      ;
; -2.175 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.081     ; 3.092      ;
; -2.013 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.081     ; 2.930      ;
; -1.897 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.081     ; 2.814      ;
; -1.896 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.081     ; 2.813      ;
; -1.768 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.081     ; 2.685      ;
; -1.589 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board       ; 0.500        ; 2.968      ; 5.277      ;
; -1.506 ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.081     ; 2.423      ;
; -1.379 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.081     ; 2.296      ;
; -0.961 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board       ; 1.000        ; 2.968      ; 5.149      ;
; -0.930 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.847      ;
; -0.918 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.835      ;
; -0.824 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.741      ;
; -0.810 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.727      ;
; -0.662 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.579      ;
; -0.568 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.485      ;
; -0.568 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.485      ;
; -0.567 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.484      ;
; -0.567 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.484      ;
; -0.556 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.473      ;
; -0.556 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.473      ;
; -0.555 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.472      ;
; -0.555 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.472      ;
; -0.546 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.463      ;
; -0.546 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.463      ;
; -0.545 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.462      ;
; -0.539 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.456      ;
; -0.462 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.379      ;
; -0.462 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.379      ;
; -0.461 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.378      ;
; -0.461 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.378      ;
; -0.417 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.334      ;
; -0.355 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.272      ;
; -0.354 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.271      ;
; -0.300 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.217      ;
; -0.300 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.217      ;
; -0.299 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.216      ;
; -0.299 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.216      ;
; -0.197 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.114      ;
; -0.196 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.113      ;
; -0.184 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.101      ;
; -0.172 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.089      ;
; -0.135 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.081     ; 1.052      ;
; -0.079 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; board                                           ; board       ; 1.000        ; -0.081     ; 0.996      ;
; -0.058 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 1.000        ; -0.081     ; 0.975      ;
; -0.058 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 1.000        ; -0.081     ; 0.975      ;
; 0.152  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; board                                           ; board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; board                                           ; board       ; 1.000        ; -0.081     ; 0.765      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Lab11step3:inst|clock_divider_1024:inst2|inst10'                                                                                                                                                                          ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.248 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 3.167      ;
; -2.207 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 3.126      ;
; -2.117 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 3.036      ;
; -1.956 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 2.875      ;
; -1.858 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 2.777      ;
; -1.846 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 2.765      ;
; -1.751 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 2.670      ;
; -1.662 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 2.581      ;
; -1.334 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.500        ; 2.817      ; 4.891      ;
; -1.305 ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 2.224      ;
; -0.999 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.918      ;
; -0.958 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.877      ;
; -0.935 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.854      ;
; -0.894 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.813      ;
; -0.868 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.787      ;
; -0.804 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.723      ;
; -0.795 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.714      ;
; -0.753 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.672      ;
; -0.752 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.671      ;
; -0.747 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.666      ;
; -0.712 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.631      ;
; -0.711 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.630      ;
; -0.707 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.626      ;
; -0.706 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.625      ;
; -0.686 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; 2.817      ; 4.743      ;
; -0.643 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.562      ;
; -0.622 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.541      ;
; -0.621 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.540      ;
; -0.616 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.535      ;
; -0.550 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.469      ;
; -0.545 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.464      ;
; -0.544 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.463      ;
; -0.533 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.452      ;
; -0.461 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.380      ;
; -0.460 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.379      ;
; -0.455 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.374      ;
; -0.438 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.357      ;
; -0.325 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.244      ;
; -0.202 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.121      ;
; -0.196 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.115      ;
; -0.193 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.112      ;
; -0.180 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.099      ;
; -0.156 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 1.075      ;
; -0.052 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 0.971      ;
; -0.051 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 0.970      ;
; -0.044 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 0.963      ;
; 0.073  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 0.846      ;
; 0.154  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.079     ; 0.765      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Lab11step3:inst|clock_divider_1024:inst3|inst10'                                                                      ;
+--------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node              ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -0.926 ; manual    ; Lab11step3:inst|inst ; manual       ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 0.500        ; 0.861      ; 2.285      ;
; -0.325 ; manual    ; Lab11step3:inst|inst ; manual       ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 1.000        ; 0.861      ; 2.184      ;
+--------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Lab11step3:inst|inst'                                                                                            ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.070 ; Lab11step2:inst2|inst1 ; Lab11step2:inst2|inst  ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 1.000        ; -0.078     ; 0.850      ;
; 0.155 ; Lab11step2:inst2|inst1 ; Lab11step2:inst2|inst1 ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 1.000        ; -0.078     ; 0.765      ;
; 0.155 ; Lab11step2:inst2|inst  ; Lab11step2:inst2|inst  ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 1.000        ; -0.078     ; 0.765      ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'manual'                                                                                         ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; Lab11step2:inst1|inst1 ; Lab11step2:inst1|inst  ; manual       ; manual      ; 1.000        ; -0.022     ; 0.821      ;
; 0.210 ; Lab11step2:inst1|inst1 ; Lab11step2:inst1|inst1 ; manual       ; manual      ; 1.000        ; -0.043     ; 0.765      ;
; 0.210 ; Lab11step2:inst1|inst  ; Lab11step2:inst1|inst  ; manual       ; manual      ; 1.000        ; -0.043     ; 0.765      ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'board'                                                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.674      ;
; 0.611 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.878      ;
; 0.611 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.878      ;
; 0.626 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.893      ;
; 0.647 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.914      ;
; 0.652 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.919      ;
; 0.662 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.929      ;
; 0.663 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.930      ;
; 0.663 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.081      ; 0.930      ;
; 0.817 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.084      ;
; 0.817 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.084      ;
; 0.817 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.084      ;
; 0.817 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.084      ;
; 0.843 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.110      ;
; 0.843 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.110      ;
; 0.902 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.169      ;
; 0.940 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.207      ;
; 0.940 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.207      ;
; 0.940 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.207      ;
; 0.940 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.207      ;
; 0.994 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.261      ;
; 1.004 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.271      ;
; 1.004 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.271      ;
; 1.004 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.271      ;
; 1.004 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.271      ;
; 1.007 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.274      ;
; 1.029 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.296      ;
; 1.029 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.296      ;
; 1.029 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.296      ;
; 1.029 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.296      ;
; 1.051 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.318      ;
; 1.064 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.331      ;
; 1.169 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.436      ;
; 1.259 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board       ; 0.000        ; 3.081      ; 4.788      ;
; 1.279 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.546      ;
; 1.292 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.559      ;
; 1.356 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.623      ;
; 1.381 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.081      ; 1.648      ;
; 1.735 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.081      ; 2.002      ;
; 1.830 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board       ; -0.500       ; 3.081      ; 4.859      ;
; 1.873 ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.081      ; 2.140      ;
; 2.090 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.081      ; 2.357      ;
; 2.182 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.081      ; 2.449      ;
; 2.195 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.081      ; 2.462      ;
; 2.357 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.081      ; 2.624      ;
; 2.480 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.081      ; 2.747      ;
; 2.544 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.081      ; 2.811      ;
; 2.569 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.081      ; 2.836      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Lab11step3:inst|clock_divider_1024:inst2|inst10'                                                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.404 ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.674      ;
; 0.459 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.724      ;
; 0.604 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.869      ;
; 0.619 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.884      ;
; 0.620 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.885      ;
; 0.662 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.928      ;
; 0.666 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.931      ;
; 0.676 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.941      ;
; 0.686 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 0.951      ;
; 0.833 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.098      ;
; 0.926 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.191      ;
; 0.991 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.256      ;
; 0.996 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.261      ;
; 1.000 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.265      ;
; 1.001 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.266      ;
; 1.010 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.275      ;
; 1.048 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 2.955      ; 4.431      ;
; 1.053 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.318      ;
; 1.081 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.346      ;
; 1.118 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.383      ;
; 1.122 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.387      ;
; 1.123 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.388      ;
; 1.166 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.431      ;
; 1.180 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.445      ;
; 1.184 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.449      ;
; 1.185 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.450      ;
; 1.199 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.464      ;
; 1.225 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.490      ;
; 1.229 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.494      ;
; 1.230 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.495      ;
; 1.274 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.539      ;
; 1.288 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.553      ;
; 1.321 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.586      ;
; 1.350 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.615      ;
; 1.383 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.648      ;
; 1.395 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.660      ;
; 1.428 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.693      ;
; 1.661 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; -0.500       ; 2.955      ; 4.544      ;
; 1.712 ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 1.977      ;
; 2.072 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 2.337      ;
; 2.092 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 2.357      ;
; 2.157 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 2.422      ;
; 2.176 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 2.441      ;
; 2.332 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 2.597      ;
; 2.454 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 2.719      ;
; 2.516 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 2.781      ;
; 2.561 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.079      ; 2.826      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Lab11step3:inst|inst'                                                                                             ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.405 ; Lab11step2:inst2|inst  ; Lab11step2:inst2|inst  ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; Lab11step2:inst2|inst1 ; Lab11step2:inst2|inst1 ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 0.000        ; 0.078      ; 0.674      ;
; 0.454 ; Lab11step2:inst2|inst1 ; Lab11step2:inst2|inst  ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 0.000        ; 0.078      ; 0.718      ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'manual'                                                                                          ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; Lab11step2:inst1|inst1 ; Lab11step2:inst1|inst  ; manual       ; manual      ; 0.000        ; 0.091      ; 0.709      ;
; 0.440 ; Lab11step2:inst1|inst  ; Lab11step2:inst1|inst  ; manual       ; manual      ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; Lab11step2:inst1|inst1 ; Lab11step2:inst1|inst1 ; manual       ; manual      ; 0.000        ; 0.043      ; 0.674      ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Lab11step3:inst|clock_divider_1024:inst3|inst10'                                                                      ;
+-------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node              ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 0.909 ; manual    ; Lab11step3:inst|inst ; manual       ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.917      ; 2.032      ;
; 1.478 ; manual    ; Lab11step3:inst|inst ; manual       ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; -0.500       ; 0.917      ; 2.101      ;
+-------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                               ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 333.78 MHz  ; 250.0 MHz       ; board                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 334.78 MHz  ; 334.78 MHz      ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ;                                                               ;
; 1186.24 MHz ; 437.64 MHz      ; Lab11step3:inst|inst                            ; limit due to minimum period restriction (tmin)                ;
; 1342.28 MHz ; 250.0 MHz       ; manual                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; board                                           ; -1.996 ; -5.228        ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; -1.987 ; -5.783        ;
; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; -0.794 ; -0.794        ;
; Lab11step3:inst|inst                            ; 0.157  ; 0.000         ;
; manual                                          ; 0.255  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; Lab11step3:inst|inst                            ; 0.353 ; 0.000         ;
; board                                           ; 0.354 ; 0.000         ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.356 ; 0.000         ;
; manual                                          ; 0.385 ; 0.000         ;
; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 0.893 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; board                                           ; -3.000 ; -15.850       ;
; manual                                          ; -3.000 ; -5.570        ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; -1.285 ; -12.850       ;
; Lab11step3:inst|inst                            ; -1.285 ; -2.570        ;
; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; -1.285 ; -1.285        ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'board'                                                                                                                                                                                 ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -1.996 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.072     ; 2.923      ;
; -1.985 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.072     ; 2.912      ;
; -1.907 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.072     ; 2.834      ;
; -1.759 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.072     ; 2.686      ;
; -1.652 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.072     ; 2.579      ;
; -1.650 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.072     ; 2.577      ;
; -1.542 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.072     ; 2.469      ;
; -1.335 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board       ; 0.500        ; 2.697      ; 4.734      ;
; -1.300 ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.072     ; 2.227      ;
; -1.170 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.072     ; 2.097      ;
; -0.917 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board       ; 1.000        ; 2.697      ; 4.816      ;
; -0.736 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.663      ;
; -0.725 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.652      ;
; -0.647 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.574      ;
; -0.631 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.558      ;
; -0.499 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.426      ;
; -0.421 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.348      ;
; -0.411 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.338      ;
; -0.410 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.337      ;
; -0.410 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.337      ;
; -0.410 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.337      ;
; -0.400 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.327      ;
; -0.399 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.326      ;
; -0.399 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.326      ;
; -0.399 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.326      ;
; -0.395 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.322      ;
; -0.392 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.319      ;
; -0.390 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.317      ;
; -0.322 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.249      ;
; -0.321 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.248      ;
; -0.321 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.248      ;
; -0.321 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.248      ;
; -0.282 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.209      ;
; -0.214 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.141      ;
; -0.213 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.140      ;
; -0.174 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.101      ;
; -0.173 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.100      ;
; -0.173 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.100      ;
; -0.173 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.100      ;
; -0.077 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.004      ;
; -0.076 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.072     ; 1.003      ;
; -0.068 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.995      ;
; -0.055 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.982      ;
; -0.023 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.950      ;
; 0.030  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.897      ;
; 0.047  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.880      ;
; 0.047  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.880      ;
; 0.244  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; board                                           ; board       ; 1.000        ; -0.072     ; 0.683      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Lab11step3:inst|clock_divider_1024:inst2|inst10'                                                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.987 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 2.916      ;
; -1.951 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 2.880      ;
; -1.876 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 2.805      ;
; -1.729 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 2.658      ;
; -1.633 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 2.562      ;
; -1.625 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 2.554      ;
; -1.544 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 2.473      ;
; -1.453 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 2.382      ;
; -1.206 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.500        ; 2.528      ; 4.456      ;
; -1.147 ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 2.076      ;
; -0.788 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.717      ;
; -0.752 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.681      ;
; -0.743 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.672      ;
; -0.707 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.636      ;
; -0.689 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; 2.528      ; 4.439      ;
; -0.677 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.606      ;
; -0.632 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.561      ;
; -0.616 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.545      ;
; -0.571 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.500      ;
; -0.570 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.499      ;
; -0.565 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.494      ;
; -0.535 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.464      ;
; -0.535 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.464      ;
; -0.534 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.463      ;
; -0.529 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.458      ;
; -0.485 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.414      ;
; -0.460 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.389      ;
; -0.459 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.388      ;
; -0.454 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.383      ;
; -0.432 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.361      ;
; -0.394 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.323      ;
; -0.389 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.318      ;
; -0.381 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.310      ;
; -0.313 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.242      ;
; -0.312 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.241      ;
; -0.307 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.236      ;
; -0.300 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.229      ;
; -0.188 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.117      ;
; -0.082 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.011      ;
; -0.075 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.004      ;
; -0.073 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 1.002      ;
; -0.063 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.992      ;
; -0.041 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.970      ;
; 0.054  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.875      ;
; 0.055  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.874      ;
; 0.059  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.870      ;
; 0.162  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.767      ;
; 0.246  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.070     ; 0.683      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Lab11step3:inst|clock_divider_1024:inst3|inst10'                                                                       ;
+--------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node              ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -0.794 ; manual    ; Lab11step3:inst|inst ; manual       ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 0.500        ; 0.788      ; 2.081      ;
; -0.277 ; manual    ; Lab11step3:inst|inst ; manual       ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 1.000        ; 0.788      ; 2.064      ;
+--------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Lab11step3:inst|inst'                                                                                             ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.157 ; Lab11step2:inst2|inst1 ; Lab11step2:inst2|inst  ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 1.000        ; -0.073     ; 0.769      ;
; 0.243 ; Lab11step2:inst2|inst1 ; Lab11step2:inst2|inst1 ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 1.000        ; -0.073     ; 0.683      ;
; 0.243 ; Lab11step2:inst2|inst  ; Lab11step2:inst2|inst  ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 1.000        ; -0.073     ; 0.683      ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'manual'                                                                                          ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.255 ; Lab11step2:inst1|inst1 ; Lab11step2:inst1|inst  ; manual       ; manual      ; 1.000        ; -0.019     ; 0.745      ;
; 0.297 ; Lab11step2:inst1|inst1 ; Lab11step2:inst1|inst1 ; manual       ; manual      ; 1.000        ; -0.039     ; 0.683      ;
; 0.297 ; Lab11step2:inst1|inst  ; Lab11step2:inst1|inst  ; manual       ; manual      ; 1.000        ; -0.039     ; 0.683      ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Lab11step3:inst|inst'                                                                                              ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.353 ; Lab11step2:inst2|inst  ; Lab11step2:inst2|inst  ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; Lab11step2:inst2|inst1 ; Lab11step2:inst2|inst1 ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 0.000        ; 0.073      ; 0.608      ;
; 0.407 ; Lab11step2:inst2|inst1 ; Lab11step2:inst2|inst  ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 0.000        ; 0.073      ; 0.651      ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'board'                                                                                                                                                                                 ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.354 ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.608      ;
; 0.567 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.810      ;
; 0.567 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.810      ;
; 0.577 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.820      ;
; 0.593 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.836      ;
; 0.598 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.841      ;
; 0.605 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.849      ;
; 0.609 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.852      ;
; 0.747 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.990      ;
; 0.747 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.990      ;
; 0.747 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.990      ;
; 0.747 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.072      ; 0.990      ;
; 0.780 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.023      ;
; 0.780 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.023      ;
; 0.823 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.066      ;
; 0.857 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.100      ;
; 0.857 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.100      ;
; 0.857 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.100      ;
; 0.857 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.100      ;
; 0.905 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.148      ;
; 0.913 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.156      ;
; 0.913 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.156      ;
; 0.913 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.156      ;
; 0.913 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.156      ;
; 0.916 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.159      ;
; 0.937 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.180      ;
; 0.937 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.180      ;
; 0.937 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.180      ;
; 0.937 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.180      ;
; 0.944 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.187      ;
; 0.987 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.230      ;
; 1.073 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.316      ;
; 1.159 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.402      ;
; 1.183 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.426      ;
; 1.226 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board       ; 0.000        ; 2.797      ; 4.437      ;
; 1.239 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.482      ;
; 1.263 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.072      ; 1.506      ;
; 1.554 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.072      ; 1.797      ;
; 1.635 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board       ; -0.500       ; 2.797      ; 4.346      ;
; 1.682 ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.072      ; 1.925      ;
; 1.882 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.072      ; 2.125      ;
; 1.964 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.072      ; 2.207      ;
; 1.975 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.072      ; 2.218      ;
; 2.132 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.072      ; 2.375      ;
; 2.242 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.072      ; 2.485      ;
; 2.298 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.072      ; 2.541      ;
; 2.322 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.072      ; 2.565      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Lab11step3:inst|clock_divider_1024:inst2|inst10'                                                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.356 ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.608      ;
; 0.415 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.656      ;
; 0.562 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.803      ;
; 0.571 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.812      ;
; 0.572 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.813      ;
; 0.606 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.847      ;
; 0.609 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.850      ;
; 0.618 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.859      ;
; 0.630 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 0.871      ;
; 0.774 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.015      ;
; 0.845 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.086      ;
; 0.903 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.144      ;
; 0.918 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.159      ;
; 0.919 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.160      ;
; 0.923 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.164      ;
; 0.923 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.164      ;
; 0.946 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.187      ;
; 0.994 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.235      ;
; 1.022 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 2.651      ; 4.067      ;
; 1.029 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.270      ;
; 1.033 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.274      ;
; 1.034 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.275      ;
; 1.072 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.313      ;
; 1.083 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.324      ;
; 1.087 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.328      ;
; 1.088 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.329      ;
; 1.112 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.353      ;
; 1.124 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.365      ;
; 1.128 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.369      ;
; 1.129 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.370      ;
; 1.153 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.394      ;
; 1.181 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.422      ;
; 1.221 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.462      ;
; 1.235 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.476      ;
; 1.275 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.516      ;
; 1.276 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.517      ;
; 1.316 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.557      ;
; 1.515 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; -0.500       ; 2.651      ; 4.060      ;
; 1.527 ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 1.768      ;
; 1.835 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 2.076      ;
; 1.877 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 2.118      ;
; 1.935 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 2.176      ;
; 1.951 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 2.192      ;
; 2.104 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 2.345      ;
; 2.213 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 2.454      ;
; 2.267 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 2.508      ;
; 2.308 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.070      ; 2.549      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'manual'                                                                                           ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; Lab11step2:inst1|inst1 ; Lab11step2:inst1|inst  ; manual       ; manual      ; 0.000        ; 0.087      ; 0.643      ;
; 0.387 ; Lab11step2:inst1|inst  ; Lab11step2:inst1|inst  ; manual       ; manual      ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; Lab11step2:inst1|inst1 ; Lab11step2:inst1|inst1 ; manual       ; manual      ; 0.000        ; 0.039      ; 0.608      ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Lab11step3:inst|clock_divider_1024:inst3|inst10'                                                                       ;
+-------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node              ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 0.893 ; manual    ; Lab11step3:inst|inst ; manual       ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.838      ; 1.922      ;
; 1.387 ; manual    ; Lab11step3:inst|inst ; manual       ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; -0.500       ; 0.838      ; 1.916      ;
+-------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; board                                           ; -0.662 ; -0.662        ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; -0.588 ; -0.588        ;
; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; -0.584 ; -0.584        ;
; Lab11step3:inst|inst                            ; 0.548  ; 0.000         ;
; manual                                          ; 0.610  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; board                                           ; 0.181 ; 0.000         ;
; Lab11step3:inst|inst                            ; 0.182 ; 0.000         ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.183 ; 0.000         ;
; manual                                          ; 0.197 ; 0.000         ;
; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 0.413 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; board                                           ; -3.000 ; -13.620       ;
; manual                                          ; -3.000 ; -5.170        ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; -1.000 ; -10.000       ;
; Lab11step3:inst|inst                            ; -1.000 ; -2.000        ;
; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; -1.000 ; -1.000        ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'board'                                                                                                                                                                                 ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -0.662 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board       ; 0.500        ; 1.587      ; 2.831      ;
; -0.645 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.042     ; 1.590      ;
; -0.635 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.042     ; 1.580      ;
; -0.584 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.042     ; 1.529      ;
; -0.509 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.042     ; 1.454      ;
; -0.458 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.042     ; 1.403      ;
; -0.455 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.042     ; 1.400      ;
; -0.384 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.042     ; 1.329      ;
; -0.242 ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.042     ; 1.187      ;
; -0.202 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 1.000        ; -0.042     ; 1.147      ;
; 0.053  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.892      ;
; 0.063  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.882      ;
; 0.114  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.831      ;
; 0.126  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.819      ;
; 0.127  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board       ; 1.000        ; 1.587      ; 2.542      ;
; 0.189  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.756      ;
; 0.230  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.715      ;
; 0.230  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.715      ;
; 0.231  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.714      ;
; 0.231  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.714      ;
; 0.231  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.714      ;
; 0.240  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.705      ;
; 0.240  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.705      ;
; 0.240  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.705      ;
; 0.241  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.704      ;
; 0.241  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.704      ;
; 0.243  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.702      ;
; 0.263  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.682      ;
; 0.291  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.654      ;
; 0.291  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.654      ;
; 0.292  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.653      ;
; 0.292  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.653      ;
; 0.314  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.631      ;
; 0.327  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.618      ;
; 0.328  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.617      ;
; 0.366  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.579      ;
; 0.366  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.579      ;
; 0.367  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.578      ;
; 0.367  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.578      ;
; 0.413  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.532      ;
; 0.414  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.531      ;
; 0.417  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.528      ;
; 0.425  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.520      ;
; 0.447  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.498      ;
; 0.464  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.481      ;
; 0.477  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.468      ;
; 0.478  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.467      ;
; 0.586  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; board                                           ; board       ; 1.000        ; -0.042     ; 0.359      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Lab11step3:inst|clock_divider_1024:inst2|inst10'                                                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.588 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 1.535      ;
; -0.561 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 1.508      ;
; -0.546 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.500        ; 1.444      ; 2.592      ;
; -0.511 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 1.458      ;
; -0.439 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 1.386      ;
; -0.394 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 1.341      ;
; -0.387 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 1.334      ;
; -0.330 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 1.277      ;
; -0.287 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 1.234      ;
; -0.135 ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 1.082      ;
; 0.008  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.939      ;
; 0.035  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.912      ;
; 0.049  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.898      ;
; 0.076  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.871      ;
; 0.085  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.862      ;
; 0.126  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.821      ;
; 0.127  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.820      ;
; 0.128  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.819      ;
; 0.133  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.814      ;
; 0.134  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.813      ;
; 0.154  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.793      ;
; 0.155  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.792      ;
; 0.157  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.790      ;
; 0.160  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.787      ;
; 0.198  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.749      ;
; 0.204  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.743      ;
; 0.205  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.742      ;
; 0.210  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.737      ;
; 0.220  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; 1.444      ; 2.326      ;
; 0.234  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.713      ;
; 0.243  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.704      ;
; 0.250  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.697      ;
; 0.265  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.682      ;
; 0.276  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.671      ;
; 0.277  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.670      ;
; 0.282  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.665      ;
; 0.307  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.640      ;
; 0.345  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.602      ;
; 0.411  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.536      ;
; 0.413  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.534      ;
; 0.416  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.531      ;
; 0.423  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.524      ;
; 0.437  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.510      ;
; 0.482  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.465      ;
; 0.483  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.464      ;
; 0.484  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.463      ;
; 0.547  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.400      ;
; 0.588  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.040     ; 0.359      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Lab11step3:inst|clock_divider_1024:inst3|inst10'                                                                       ;
+--------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node              ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -0.584 ; manual    ; Lab11step3:inst|inst ; manual       ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 0.500        ; 0.416      ; 1.487      ;
; 0.371  ; manual    ; Lab11step3:inst|inst ; manual       ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 1.000        ; 0.416      ; 1.032      ;
+--------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Lab11step3:inst|inst'                                                                                             ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.548 ; Lab11step2:inst2|inst1 ; Lab11step2:inst2|inst  ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 1.000        ; -0.041     ; 0.398      ;
; 0.587 ; Lab11step2:inst2|inst1 ; Lab11step2:inst2|inst1 ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; Lab11step2:inst2|inst  ; Lab11step2:inst2|inst  ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 1.000        ; -0.041     ; 0.359      ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'manual'                                                                                          ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.610 ; Lab11step2:inst1|inst1 ; Lab11step2:inst1|inst  ; manual       ; manual      ; 1.000        ; -0.013     ; 0.384      ;
; 0.626 ; Lab11step2:inst1|inst1 ; Lab11step2:inst1|inst1 ; manual       ; manual      ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; Lab11step2:inst1|inst  ; Lab11step2:inst1|inst  ; manual       ; manual      ; 1.000        ; -0.022     ; 0.359      ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'board'                                                                                                                                                                                 ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.181 ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.314      ;
; 0.269 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.395      ;
; 0.270 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.396      ;
; 0.281 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.407      ;
; 0.295 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.421      ;
; 0.300 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.426      ;
; 0.303 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.429      ;
; 0.303 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.429      ;
; 0.366 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.492      ;
; 0.366 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.492      ;
; 0.367 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.493      ;
; 0.367 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.493      ;
; 0.381 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.507      ;
; 0.381 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.507      ;
; 0.408 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.534      ;
; 0.426 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.552      ;
; 0.426 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.552      ;
; 0.427 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.553      ;
; 0.427 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.553      ;
; 0.433 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board       ; 0.000        ; 1.649      ; 2.301      ;
; 0.454 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.580      ;
; 0.456 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.582      ;
; 0.456 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.582      ;
; 0.457 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.583      ;
; 0.460 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.586      ;
; 0.469 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.595      ;
; 0.469 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.595      ;
; 0.470 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.596      ;
; 0.470 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.596      ;
; 0.474 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.600      ;
; 0.501 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.627      ;
; 0.523 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.649      ;
; 0.583 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.709      ;
; 0.607 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.733      ;
; 0.613 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.739      ;
; 0.626 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; board                                           ; board       ; 0.000        ; 0.042      ; 0.752      ;
; 0.813 ; Lab11step3:inst|clock_divider_1024:inst2|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.042      ; 0.939      ;
; 0.860 ; Lab11step3:inst|clock_divider_1024:inst2|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.042      ; 0.986      ;
; 0.973 ; Lab11step3:inst|clock_divider_1024:inst2|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.042      ; 1.099      ;
; 1.019 ; Lab11step3:inst|clock_divider_1024:inst2|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.042      ; 1.145      ;
; 1.025 ; Lab11step3:inst|clock_divider_1024:inst2|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.042      ; 1.151      ;
; 1.088 ; Lab11step3:inst|clock_divider_1024:inst2|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.042      ; 1.214      ;
; 1.148 ; Lab11step3:inst|clock_divider_1024:inst2|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.042      ; 1.274      ;
; 1.178 ; Lab11step3:inst|clock_divider_1024:inst2|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.042      ; 1.304      ;
; 1.191 ; Lab11step3:inst|clock_divider_1024:inst2|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; board       ; 0.000        ; 0.042      ; 1.317      ;
; 1.215 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board       ; -0.500       ; 1.649      ; 2.583      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Lab11step3:inst|inst'                                                                                              ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.182 ; Lab11step2:inst2|inst  ; Lab11step2:inst2|inst  ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; Lab11step2:inst2|inst1 ; Lab11step2:inst2|inst1 ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 0.000        ; 0.041      ; 0.314      ;
; 0.206 ; Lab11step2:inst2|inst1 ; Lab11step2:inst2|inst  ; Lab11step3:inst|inst ; Lab11step3:inst|inst ; 0.000        ; 0.041      ; 0.331      ;
+-------+------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Lab11step3:inst|clock_divider_1024:inst2|inst10'                                                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.183 ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.314      ;
; 0.211 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.335      ;
; 0.268 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.392      ;
; 0.273 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.397      ;
; 0.273 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.397      ;
; 0.303 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.427      ;
; 0.305 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.429      ;
; 0.307 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.431      ;
; 0.310 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.434      ;
; 0.313 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.437      ;
; 0.373 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.497      ;
; 0.421 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.545      ;
; 0.430 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 1.515      ; 2.144      ;
; 0.447 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.571      ;
; 0.451 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.576      ;
; 0.454 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.578      ;
; 0.463 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.587      ;
; 0.473 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.597      ;
; 0.503 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.627      ;
; 0.505 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.629      ;
; 0.509 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.633      ;
; 0.510 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.634      ;
; 0.524 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.648      ;
; 0.534 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.658      ;
; 0.538 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.662      ;
; 0.539 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.663      ;
; 0.539 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.663      ;
; 0.560 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.684      ;
; 0.564 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.688      ;
; 0.565 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.689      ;
; 0.582 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.706      ;
; 0.597 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.721      ;
; 0.604 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.728      ;
; 0.611 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.735      ;
; 0.626 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.750      ;
; 0.637 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.761      ;
; 0.652 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.776      ;
; 0.803 ; Lab11step3:inst|clock_divider_1024:inst3|inst9  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 0.927      ;
; 0.948 ; Lab11step3:inst|clock_divider_1024:inst3|inst8  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 1.072      ;
; 0.974 ; Lab11step3:inst|clock_divider_1024:inst3|inst6  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 1.098      ;
; 1.007 ; Lab11step3:inst|clock_divider_1024:inst3|inst7  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 1.131      ;
; 1.016 ; Lab11step3:inst|clock_divider_1024:inst3|inst5  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 1.140      ;
; 1.077 ; Lab11step3:inst|clock_divider_1024:inst3|inst3  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 1.201      ;
; 1.135 ; Lab11step3:inst|clock_divider_1024:inst3|inst2  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 1.259      ;
; 1.164 ; Lab11step3:inst|clock_divider_1024:inst3|inst4  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 1.288      ;
; 1.190 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; -0.500       ; 1.515      ; 2.404      ;
; 1.190 ; Lab11step3:inst|clock_divider_1024:inst3|inst1  ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.040      ; 1.314      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'manual'                                                                                           ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.197 ; Lab11step2:inst1|inst1 ; Lab11step2:inst1|inst  ; manual       ; manual      ; 0.000        ; 0.044      ; 0.325      ;
; 0.201 ; Lab11step2:inst1|inst  ; Lab11step2:inst1|inst  ; manual       ; manual      ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; Lab11step2:inst1|inst1 ; Lab11step2:inst1|inst1 ; manual       ; manual      ; 0.000        ; 0.022      ; 0.314      ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Lab11step3:inst|clock_divider_1024:inst3|inst10'                                                                       ;
+-------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node              ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 0.413 ; manual    ; Lab11step3:inst|inst ; manual       ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 0.000        ; 0.444      ; 0.961      ;
; 1.345 ; manual    ; Lab11step3:inst|inst ; manual       ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; -0.500       ; 0.444      ; 1.393      ;
+-------+-----------+----------------------+--------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -2.281  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  Lab11step3:inst|clock_divider_1024:inst2|inst10 ; -2.248  ; 0.183 ; N/A      ; N/A     ; -1.285              ;
;  Lab11step3:inst|clock_divider_1024:inst3|inst10 ; -0.926  ; 0.413 ; N/A      ; N/A     ; -1.285              ;
;  Lab11step3:inst|inst                            ; 0.070   ; 0.182 ; N/A      ; N/A     ; -1.285              ;
;  board                                           ; -2.281  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  manual                                          ; 0.175   ; 0.197 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                  ; -14.849 ; 0.0   ; 0.0      ; 0.0     ; -38.125             ;
;  Lab11step3:inst|clock_divider_1024:inst2|inst10 ; -7.228  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  Lab11step3:inst|clock_divider_1024:inst3|inst10 ; -0.926  ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  Lab11step3:inst|inst                            ; 0.000   ; 0.000 ; N/A      ; N/A     ; -2.570              ;
;  board                                           ; -6.695  ; 0.000 ; N/A      ; N/A     ; -15.850             ;
;  manual                                          ; 0.000   ; 0.000 ; N/A      ; N/A     ; -5.570              ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; A1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; w                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; manual                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; board                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; C1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; E1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; F1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; G1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; A2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; C2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; E2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; F2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; G2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; C1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; E1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; F1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; G1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; A2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; C2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; E2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; F2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; G2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; C1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; E1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; F1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; G1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; A2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; C2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; E2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; F2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; G2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; board                                           ; board                                           ; 54       ; 0        ; 0        ; 0        ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; 1        ; 1        ; 0        ; 0        ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 54       ; 0        ; 0        ; 0        ;
; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1        ; 1        ; 0        ; 0        ;
; manual                                          ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 1        ; 1        ; 0        ; 0        ;
; Lab11step3:inst|inst                            ; Lab11step3:inst|inst                            ; 3        ; 0        ; 0        ; 0        ;
; manual                                          ; manual                                          ; 3        ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; board                                           ; board                                           ; 54       ; 0        ; 0        ; 0        ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; board                                           ; 1        ; 1        ; 0        ; 0        ;
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 54       ; 0        ; 0        ; 0        ;
; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; 1        ; 1        ; 0        ; 0        ;
; manual                                          ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; 1        ; 1        ; 0        ; 0        ;
; Lab11step3:inst|inst                            ; Lab11step3:inst|inst                            ; 3        ; 0        ; 0        ; 0        ;
; manual                                          ; manual                                          ; 3        ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                   ;
+-------------------------------------------------+-------------------------------------------------+------+-------------+
; Target                                          ; Clock                                           ; Type ; Status      ;
+-------------------------------------------------+-------------------------------------------------+------+-------------+
; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Lab11step3:inst|clock_divider_1024:inst2|inst10 ; Base ; Constrained ;
; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Lab11step3:inst|clock_divider_1024:inst3|inst10 ; Base ; Constrained ;
; Lab11step3:inst|inst                            ; Lab11step3:inst|inst                            ; Base ; Constrained ;
; board                                           ; board                                           ; Base ; Constrained ;
; manual                                          ; manual                                          ; Base ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; w          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; w          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Dec 03 09:32:40 2019
Info: Command: quartus_sta Lab11step4 -c Lab11step4
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab11step4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name manual manual
    Info (332105): create_clock -period 1.000 -name Lab11step3:inst|inst Lab11step3:inst|inst
    Info (332105): create_clock -period 1.000 -name Lab11step3:inst|clock_divider_1024:inst3|inst10 Lab11step3:inst|clock_divider_1024:inst3|inst10
    Info (332105): create_clock -period 1.000 -name Lab11step3:inst|clock_divider_1024:inst2|inst10 Lab11step3:inst|clock_divider_1024:inst2|inst10
    Info (332105): create_clock -period 1.000 -name board board
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.281              -6.695 board 
    Info (332119):    -2.248              -7.228 Lab11step3:inst|clock_divider_1024:inst2|inst10 
    Info (332119):    -0.926              -0.926 Lab11step3:inst|clock_divider_1024:inst3|inst10 
    Info (332119):     0.070               0.000 Lab11step3:inst|inst 
    Info (332119):     0.175               0.000 manual 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 board 
    Info (332119):     0.404               0.000 Lab11step3:inst|clock_divider_1024:inst2|inst10 
    Info (332119):     0.405               0.000 Lab11step3:inst|inst 
    Info (332119):     0.432               0.000 manual 
    Info (332119):     0.909               0.000 Lab11step3:inst|clock_divider_1024:inst3|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 board 
    Info (332119):    -3.000              -5.570 manual 
    Info (332119):    -1.285             -12.850 Lab11step3:inst|clock_divider_1024:inst2|inst10 
    Info (332119):    -1.285              -2.570 Lab11step3:inst|inst 
    Info (332119):    -1.285              -1.285 Lab11step3:inst|clock_divider_1024:inst3|inst10 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.996
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.996              -5.228 board 
    Info (332119):    -1.987              -5.783 Lab11step3:inst|clock_divider_1024:inst2|inst10 
    Info (332119):    -0.794              -0.794 Lab11step3:inst|clock_divider_1024:inst3|inst10 
    Info (332119):     0.157               0.000 Lab11step3:inst|inst 
    Info (332119):     0.255               0.000 manual 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 Lab11step3:inst|inst 
    Info (332119):     0.354               0.000 board 
    Info (332119):     0.356               0.000 Lab11step3:inst|clock_divider_1024:inst2|inst10 
    Info (332119):     0.385               0.000 manual 
    Info (332119):     0.893               0.000 Lab11step3:inst|clock_divider_1024:inst3|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 board 
    Info (332119):    -3.000              -5.570 manual 
    Info (332119):    -1.285             -12.850 Lab11step3:inst|clock_divider_1024:inst2|inst10 
    Info (332119):    -1.285              -2.570 Lab11step3:inst|inst 
    Info (332119):    -1.285              -1.285 Lab11step3:inst|clock_divider_1024:inst3|inst10 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.662
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.662              -0.662 board 
    Info (332119):    -0.588              -0.588 Lab11step3:inst|clock_divider_1024:inst2|inst10 
    Info (332119):    -0.584              -0.584 Lab11step3:inst|clock_divider_1024:inst3|inst10 
    Info (332119):     0.548               0.000 Lab11step3:inst|inst 
    Info (332119):     0.610               0.000 manual 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 board 
    Info (332119):     0.182               0.000 Lab11step3:inst|inst 
    Info (332119):     0.183               0.000 Lab11step3:inst|clock_divider_1024:inst2|inst10 
    Info (332119):     0.197               0.000 manual 
    Info (332119):     0.413               0.000 Lab11step3:inst|clock_divider_1024:inst3|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.620 board 
    Info (332119):    -3.000              -5.170 manual 
    Info (332119):    -1.000             -10.000 Lab11step3:inst|clock_divider_1024:inst2|inst10 
    Info (332119):    -1.000              -2.000 Lab11step3:inst|inst 
    Info (332119):    -1.000              -1.000 Lab11step3:inst|clock_divider_1024:inst3|inst10 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Tue Dec 03 09:32:45 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


