{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560730171315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560730171316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 21:09:30 2019 " "Processing started: Sun Jun 16 21:09:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560730171316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560730171316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleNiosII -c SimpleNiosII " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleNiosII -c SimpleNiosII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560730171316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560730172776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HostSystem-rtl " "Found design unit 1: HostSystem-rtl" {  } { { "HostSystem/synthesis/HostSystem.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174288 ""} { "Info" "ISGN_ENTITY_NAME" "1 HostSystem " "Found entity 1: HostSystem" {  } { { "HostSystem/synthesis/HostSystem.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_uart_s1_translator-rtl " "Found design unit 1: hostsystem_uart_s1_translator-rtl" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174301 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_uart_s1_translator " "Found entity 1: hostsystem_uart_s1_translator" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_memory_s1_translator-rtl " "Found design unit 1: hostsystem_memory_s1_translator-rtl" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174313 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_memory_s1_translator " "Found entity 1: hostsystem_memory_s1_translator" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_countbits_0_avalon_slave_0_translator-rtl " "Found design unit 1: hostsystem_countbits_0_avalon_slave_0_translator-rtl" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174325 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_countbits_0_avalon_slave_0_translator " "Found entity 1: hostsystem_countbits_0_avalon_slave_0_translator" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174337 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174349 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174362 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_uart_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: hostsystem_uart_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174374 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_uart_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: hostsystem_uart_s1_translator_avalon_universal_slave_0_agent" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_memory_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: hostsystem_memory_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174388 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_memory_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: hostsystem_memory_s1_translator_avalon_universal_slave_0_agent" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent-rtl" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174405 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Found entity 1: hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_width_adapter-rtl " "Found design unit 1: hostsystem_width_adapter-rtl" {  } { { "HostSystem/synthesis/hostsystem_width_adapter.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174416 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_width_adapter " "Found entity 1: hostsystem_width_adapter" {  } { { "HostSystem/synthesis/hostsystem_width_adapter.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_width_adapter_001-rtl " "Found design unit 1: hostsystem_width_adapter_001-rtl" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_001.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174428 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_width_adapter_001 " "Found entity 1: hostsystem_width_adapter_001" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_001.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_width_adapter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_width_adapter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_width_adapter_002-rtl " "Found design unit 1: hostsystem_width_adapter_002-rtl" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_002.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_width_adapter_002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174438 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_width_adapter_002 " "Found entity 1: hostsystem_width_adapter_002" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_002.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_width_adapter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_width_adapter_003.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_width_adapter_003.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_width_adapter_003-rtl " "Found design unit 1: hostsystem_width_adapter_003-rtl" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_003.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_width_adapter_003.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174450 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_width_adapter_003 " "Found entity 1: hostsystem_width_adapter_003" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_003.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_width_adapter_003.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_cpu_data_master_translator-rtl " "Found design unit 1: hostsystem_cpu_data_master_translator-rtl" {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174462 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_cpu_data_master_translator " "Found entity 1: hostsystem_cpu_data_master_translator" {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hostsystem_cpu_instruction_master_translator-rtl " "Found design unit 1: hostsystem_cpu_instruction_master_translator-rtl" {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174474 ""} { "Info" "ISGN_ENTITY_NAME" "1 hostsystem_cpu_instruction_master_translator " "Found entity 1: hostsystem_cpu_instruction_master_translator" {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_irq_mapper " "Found entity 1: HostSystem_irq_mapper" {  } { { "HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "HostSystem/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174540 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_rsp_xbar_mux " "Found entity 1: HostSystem_rsp_xbar_mux" {  } { { "HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_rsp_xbar_demux_001 " "Found entity 1: HostSystem_rsp_xbar_demux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_rsp_xbar_demux_001.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cmd_xbar_mux_001 " "Found entity 1: HostSystem_cmd_xbar_mux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cmd_xbar_demux_001 " "Found entity 1: HostSystem_cmd_xbar_demux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux_001.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cmd_xbar_demux " "Found entity 1: HostSystem_cmd_xbar_demux" {  } { { "HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "HostSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file hostsystem/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174641 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174641 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174641 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174641 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174641 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174641 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_id_router_002.sv(48) " "Verilog HDL Declaration information at HostSystem_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560730174652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_id_router_002.sv(49) " "Verilog HDL Declaration information at HostSystem_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560730174653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_id_router_002_default_decode " "Found entity 1: HostSystem_id_router_002_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174655 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_id_router_002 " "Found entity 2: HostSystem_id_router_002" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_id_router_001.sv(48) " "Verilog HDL Declaration information at HostSystem_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560730174664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_id_router_001.sv(49) " "Verilog HDL Declaration information at HostSystem_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560730174664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_id_router_001_default_decode " "Found entity 1: HostSystem_id_router_001_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174666 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_id_router_001 " "Found entity 2: HostSystem_id_router_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_id_router.sv(48) " "Verilog HDL Declaration information at HostSystem_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560730174676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_id_router.sv(49) " "Verilog HDL Declaration information at HostSystem_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560730174677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_id_router_default_decode " "Found entity 1: HostSystem_id_router_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174678 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_id_router " "Found entity 2: HostSystem_id_router" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_addr_router_001.sv(48) " "Verilog HDL Declaration information at HostSystem_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560730174688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_addr_router_001.sv(49) " "Verilog HDL Declaration information at HostSystem_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560730174689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_addr_router_001_default_decode " "Found entity 1: HostSystem_addr_router_001_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174691 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_addr_router_001 " "Found entity 2: HostSystem_addr_router_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_addr_router.sv(48) " "Verilog HDL Declaration information at HostSystem_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560730174702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_addr_router.sv(49) " "Verilog HDL Declaration information at HostSystem_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560730174703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_addr_router_default_decode " "Found entity 1: HostSystem_addr_router_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174706 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_addr_router " "Found entity 2: HostSystem_addr_router" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/submodules/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-behav " "Found design unit 1: toplevel-behav" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174786 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/count8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/submodules/count8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count8bits-behav " "Found design unit 1: count8bits-behav" {  } { { "HostSystem/synthesis/submodules/count8bits.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/count8bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174797 ""} { "Info" "ISGN_ENTITY_NAME" "1 count8bits " "Found entity 1: count8bits" {  } { { "HostSystem/synthesis/submodules/count8bits.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/count8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/countbits0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/submodules/countbits0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countBits0-behav " "Found design unit 1: countBits0-behav" {  } { { "HostSystem/synthesis/submodules/countBits0.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/countBits0.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174808 ""} { "Info" "ISGN_ENTITY_NAME" "1 countBits0 " "Found entity 1: countBits0" {  } { { "HostSystem/synthesis/submodules/countBits0.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/countBits0.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/countbits1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/submodules/countbits1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countBits1-behav " "Found design unit 1: countBits1-behav" {  } { { "HostSystem/synthesis/submodules/countBits1.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/countBits1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174819 ""} { "Info" "ISGN_ENTITY_NAME" "1 countBits1 " "Found entity 1: countBits1" {  } { { "HostSystem/synthesis/submodules/countBits1.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/countBits1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/register16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/submodules/register16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16bits-behav " "Found design unit 1: register16bits-behav" {  } { { "HostSystem/synthesis/submodules/register16bits.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/register16bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174830 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16bits " "Found entity 1: register16bits" {  } { { "HostSystem/synthesis/submodules/register16bits.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/register16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hostsystem/synthesis/submodules/hostsystem_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_uart_tx " "Found entity 1: HostSystem_uart_tx" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174846 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_uart_rx_stimulus_source " "Found entity 2: HostSystem_uart_rx_stimulus_source" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174846 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_uart_rx " "Found entity 3: HostSystem_uart_rx" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174846 ""} { "Info" "ISGN_ENTITY_NAME" "4 HostSystem_uart_regs " "Found entity 4: HostSystem_uart_regs" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174846 ""} { "Info" "ISGN_ENTITY_NAME" "5 HostSystem_uart " "Found entity 5: HostSystem_uart" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_register_bank_a_module " "Found entity 1: HostSystem_cpu_register_bank_a_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174871 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_cpu_register_bank_b_module " "Found entity 2: HostSystem_cpu_register_bank_b_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174871 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_cpu " "Found entity 3: HostSystem_cpu" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_test_bench " "Found entity 1: HostSystem_cpu_test_bench" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_test_bench.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_memory " "Found entity 1: HostSystem_memory" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730174897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730174897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HostSystem " "Elaborating entity \"HostSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560730175373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_memory HostSystem_memory:memory " "Elaborating entity \"HostSystem_memory\" for hierarchy \"HostSystem_memory:memory\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "memory" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "the_altsyncram" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_memory.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_memory.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560730175564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HostSystem_memory.hex " "Parameter \"init_file\" = \"HostSystem_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175565 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_memory.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560730175565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pcc1 " "Found entity 1: altsyncram_pcc1" {  } { { "db/altsyncram_pcc1.tdf" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/db/altsyncram_pcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730175778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730175778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pcc1 HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_pcc1:auto_generated " "Elaborating entity \"altsyncram_pcc1\" for hierarchy \"HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_pcc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730175784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu HostSystem_cpu:cpu " "Elaborating entity \"HostSystem_cpu\" for hierarchy \"HostSystem_cpu:cpu\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cpu" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_test_bench HostSystem_cpu:cpu\|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench " "Elaborating entity \"HostSystem_cpu_test_bench\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "the_HostSystem_cpu_test_bench" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_register_bank_a_module HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a " "Elaborating entity \"HostSystem_cpu_register_bank_a_module\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "HostSystem_cpu_register_bank_a" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "the_altsyncram" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560730176220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HostSystem_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"HostSystem_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176221 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560730176221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_icg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_icg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_icg1 " "Found entity 1: altsyncram_icg1" {  } { { "db/altsyncram_icg1.tdf" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/db/altsyncram_icg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730176416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730176416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_icg1 HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_icg1:auto_generated " "Elaborating entity \"altsyncram_icg1\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_icg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_register_bank_b_module HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b " "Elaborating entity \"HostSystem_cpu_register_bank_b_module\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "HostSystem_cpu_register_bank_b" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "the_altsyncram" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HostSystem_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"HostSystem_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176634 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560730176634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jcg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jcg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jcg1 " "Found entity 1: altsyncram_jcg1" {  } { { "db/altsyncram_jcg1.tdf" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/db/altsyncram_jcg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560730176844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560730176844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jcg1 HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jcg1:auto_generated " "Elaborating entity \"altsyncram_jcg1\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730176850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart HostSystem_uart:uart " "Elaborating entity \"HostSystem_uart\" for hierarchy \"HostSystem_uart:uart\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "uart" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart_tx HostSystem_uart:uart\|HostSystem_uart_tx:the_HostSystem_uart_tx " "Elaborating entity \"HostSystem_uart_tx\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_tx:the_HostSystem_uart_tx\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_HostSystem_uart_tx" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart_rx HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx " "Elaborating entity \"HostSystem_uart_rx\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_HostSystem_uart_rx" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart_rx_stimulus_source HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|HostSystem_uart_rx_stimulus_source:the_HostSystem_uart_rx_stimulus_source " "Elaborating entity \"HostSystem_uart_rx_stimulus_source\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|HostSystem_uart_rx_stimulus_source:the_HostSystem_uart_rx_stimulus_source\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_HostSystem_uart_rx_stimulus_source" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_altera_std_synchronizer" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 371 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560730177143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177143 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 371 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560730177143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart_regs HostSystem_uart:uart\|HostSystem_uart_regs:the_HostSystem_uart_regs " "Elaborating entity \"HostSystem_uart_regs\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_regs:the_HostSystem_uart_regs\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_HostSystem_uart_regs" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel toplevel:countbits_0 " "Elaborating entity \"toplevel\" for hierarchy \"toplevel:countbits_0\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "countbits_0" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count8bits toplevel:countbits_0\|count8bits:contador_interno " "Elaborating entity \"count8bits\" for hierarchy \"toplevel:countbits_0\|count8bits:contador_interno\"" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "contador_interno" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countBits0 toplevel:countbits_0\|countBits0:contador_bits_0 " "Elaborating entity \"countBits0\" for hierarchy \"toplevel:countbits_0\|countBits0:contador_bits_0\"" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "contador_bits_0" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countBits1 toplevel:countbits_0\|countBits1:contador_bits_1 " "Elaborating entity \"countBits1\" for hierarchy \"toplevel:countbits_0\|countBits1:contador_bits_1\"" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "contador_bits_1" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16bits toplevel:countbits_0\|register16bits:state " "Elaborating entity \"register16bits\" for hierarchy \"toplevel:countbits_0\|register16bits:state\"" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "state" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_cpu_data_master_translator hostsystem_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"hostsystem_cpu_data_master_translator\" for hierarchy \"hostsystem_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cpu_data_master_translator" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 1776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177237 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid hostsystem_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at hostsystem_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177242 "|HostSystem|hostsystem_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response hostsystem_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at hostsystem_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177243 "|HostSystem|hostsystem_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid hostsystem_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at hostsystem_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177243 "|HostSystem|hostsystem_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken hostsystem_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at hostsystem_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177244 "|HostSystem|hostsystem_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest hostsystem_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at hostsystem_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177245 "|HostSystem|hostsystem_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator hostsystem_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"hostsystem_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_cpu_instruction_master_translator hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"hostsystem_cpu_instruction_master_translator\" for hierarchy \"hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cpu_instruction_master_translator" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177271 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid hostsystem_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at hostsystem_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177275 "|HostSystem|hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response hostsystem_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at hostsystem_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177275 "|HostSystem|hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid hostsystem_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at hostsystem_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177276 "|HostSystem|hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken hostsystem_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at hostsystem_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177276 "|HostSystem|hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest hostsystem_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at hostsystem_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177276 "|HostSystem|hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_uart_s1_translator hostsystem_uart_s1_translator:uart_s1_translator " "Elaborating entity \"hostsystem_uart_s1_translator\" for hierarchy \"hostsystem_uart_s1_translator:uart_s1_translator\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "uart_s1_translator" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 1904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177302 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hostsystem_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177306 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hostsystem_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177306 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable hostsystem_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177306 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hostsystem_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177307 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hostsystem_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177307 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hostsystem_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177307 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hostsystem_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177307 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hostsystem_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177307 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hostsystem_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177308 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hostsystem_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177308 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hostsystem_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177308 "|HostSystem|hostsystem_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hostsystem_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hostsystem_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" "uart_s1_translator" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_memory_s1_translator hostsystem_memory_s1_translator:memory_s1_translator " "Elaborating entity \"hostsystem_memory_s1_translator\" for hierarchy \"hostsystem_memory_s1_translator:memory_s1_translator\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "memory_s1_translator" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177335 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hostsystem_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177347 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hostsystem_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177348 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hostsystem_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177348 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hostsystem_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177348 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hostsystem_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177348 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hostsystem_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177349 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read hostsystem_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177349 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hostsystem_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177349 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hostsystem_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177350 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hostsystem_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177350 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hostsystem_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177350 "|HostSystem|hostsystem_memory_s1_translator:memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hostsystem_memory_s1_translator:memory_s1_translator\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hostsystem_memory_s1_translator:memory_s1_translator\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" "memory_s1_translator" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_countbits_0_avalon_slave_0_translator hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator " "Elaborating entity \"hostsystem_countbits_0_avalon_slave_0_translator\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "countbits_0_avalon_slave_0_translator" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177382 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_address hostsystem_countbits_0_avalon_slave_0_translator.vhd(55) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(55): used implicit default value for signal \"av_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177386 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hostsystem_countbits_0_avalon_slave_0_translator.vhd(56) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177386 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hostsystem_countbits_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177386 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hostsystem_countbits_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177387 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable hostsystem_countbits_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177387 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect hostsystem_countbits_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177387 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hostsystem_countbits_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177387 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hostsystem_countbits_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177387 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hostsystem_countbits_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177388 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hostsystem_countbits_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177388 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hostsystem_countbits_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177388 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hostsystem_countbits_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177388 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hostsystem_countbits_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177389 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hostsystem_countbits_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177389 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator\|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator\|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator\"" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" "countbits_0_avalon_slave_0_translator" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_uart_s1_translator_avalon_universal_slave_0_agent hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "uart_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177445 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177453 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" "uart_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177495 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177500 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177500 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177500 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177500 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177501 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177501 "|HostSystem|hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_memory_s1_translator_avalon_universal_slave_0_agent hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "memory_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177529 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177538 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "memory_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177579 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177583 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177584 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177584 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177584 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177584 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177585 "|HostSystem|hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177619 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177625 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177669 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177673 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177673 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177674 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177674 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177674 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560730177675 "|HostSystem|hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_addr_router HostSystem_addr_router:addr_router " "Elaborating entity \"HostSystem_addr_router\" for hierarchy \"HostSystem_addr_router:addr_router\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "addr_router" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_addr_router_default_decode HostSystem_addr_router:addr_router\|HostSystem_addr_router_default_decode:the_default_decode " "Elaborating entity \"HostSystem_addr_router_default_decode\" for hierarchy \"HostSystem_addr_router:addr_router\|HostSystem_addr_router_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "the_default_decode" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_addr_router_001 HostSystem_addr_router_001:addr_router_001 " "Elaborating entity \"HostSystem_addr_router_001\" for hierarchy \"HostSystem_addr_router_001:addr_router_001\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "addr_router_001" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_addr_router_001_default_decode HostSystem_addr_router_001:addr_router_001\|HostSystem_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"HostSystem_addr_router_001_default_decode\" for hierarchy \"HostSystem_addr_router_001:addr_router_001\|HostSystem_addr_router_001_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "the_default_decode" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router HostSystem_id_router:id_router " "Elaborating entity \"HostSystem_id_router\" for hierarchy \"HostSystem_id_router:id_router\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "id_router" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router_default_decode HostSystem_id_router:id_router\|HostSystem_id_router_default_decode:the_default_decode " "Elaborating entity \"HostSystem_id_router_default_decode\" for hierarchy \"HostSystem_id_router:id_router\|HostSystem_id_router_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "the_default_decode" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router_001 HostSystem_id_router_001:id_router_001 " "Elaborating entity \"HostSystem_id_router_001\" for hierarchy \"HostSystem_id_router_001:id_router_001\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "id_router_001" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router_001_default_decode HostSystem_id_router_001:id_router_001\|HostSystem_id_router_001_default_decode:the_default_decode " "Elaborating entity \"HostSystem_id_router_001_default_decode\" for hierarchy \"HostSystem_id_router_001:id_router_001\|HostSystem_id_router_001_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "the_default_decode" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router_002 HostSystem_id_router_002:id_router_002 " "Elaborating entity \"HostSystem_id_router_002\" for hierarchy \"HostSystem_id_router_002:id_router_002\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "id_router_002" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router_002_default_decode HostSystem_id_router_002:id_router_002\|HostSystem_id_router_002_default_decode:the_default_decode " "Elaborating entity \"HostSystem_id_router_002_default_decode\" for hierarchy \"HostSystem_id_router_002:id_router_002\|HostSystem_id_router_002_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" "the_default_decode" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "burst_adapter" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "rst_controller" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cmd_xbar_demux HostSystem_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"HostSystem_cmd_xbar_demux\" for hierarchy \"HostSystem_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cmd_xbar_demux" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cmd_xbar_demux_001 HostSystem_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"HostSystem_cmd_xbar_demux_001\" for hierarchy \"HostSystem_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cmd_xbar_demux_001" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cmd_xbar_mux_001 HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"HostSystem_cmd_xbar_mux_001\" for hierarchy \"HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "cmd_xbar_mux_001" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv" "arb" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_rsp_xbar_demux_001 HostSystem_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"HostSystem_rsp_xbar_demux_001\" for hierarchy \"HostSystem_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "rsp_xbar_demux_001" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_rsp_xbar_mux HostSystem_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"HostSystem_rsp_xbar_mux\" for hierarchy \"HostSystem_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "rsp_xbar_mux" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HostSystem_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HostSystem_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv" "arb" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HostSystem_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HostSystem_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_width_adapter hostsystem_width_adapter:width_adapter " "Elaborating entity \"hostsystem_width_adapter\" for hierarchy \"hostsystem_width_adapter:width_adapter\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "width_adapter" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter hostsystem_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"hostsystem_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "HostSystem/synthesis/hostsystem_width_adapter.vhd" "width_adapter" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730177981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_width_adapter_001 hostsystem_width_adapter_001:width_adapter_001 " "Elaborating entity \"hostsystem_width_adapter_001\" for hierarchy \"hostsystem_width_adapter_001:width_adapter_001\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "width_adapter_001" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 3034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730178012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter hostsystem_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"hostsystem_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_001.vhd" "width_adapter_001" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730178025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_width_adapter_002 hostsystem_width_adapter_002:width_adapter_002 " "Elaborating entity \"hostsystem_width_adapter_002\" for hierarchy \"hostsystem_width_adapter_002:width_adapter_002\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "width_adapter_002" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 3094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730178042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter hostsystem_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"hostsystem_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_002.vhd" "width_adapter_002" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_width_adapter_002.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730178057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostsystem_width_adapter_003 hostsystem_width_adapter_003:width_adapter_003 " "Elaborating entity \"hostsystem_width_adapter_003\" for hierarchy \"hostsystem_width_adapter_003:width_adapter_003\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "width_adapter_003" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 3154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730178076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter hostsystem_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"hostsystem_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "HostSystem/synthesis/hostsystem_width_adapter_003.vhd" "width_adapter_003" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/hostsystem_width_adapter_003.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730178089 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1560730178097 "|HostSystem|hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(715) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(715): object \"aligned_addr\" assigned a value but never read" {  } { { "HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 715 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560730178097 "|HostSystem|hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(716) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(716): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560730178098 "|HostSystem|hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1560730178098 "|HostSystem|hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_irq_mapper HostSystem_irq_mapper:irq_mapper " "Elaborating entity \"HostSystem_irq_mapper\" for hierarchy \"HostSystem_irq_mapper:irq_mapper\"" {  } { { "HostSystem/synthesis/HostSystem.vhd" "irq_mapper" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 3214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560730178113 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[1\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[1\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[0\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[0\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[0\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[0\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[2\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[2\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[3\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[3\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[4\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[4\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[5\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[5\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[6\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[6\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[7\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[7\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[8\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[8\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[9\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[9\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[10\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[10\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[11\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[11\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[12\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[12\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[13\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[13\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[14\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[14\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|read_bus\[15\] " "Converted tri-state buffer \"toplevel:countbits_0\|read_bus\[15\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[1\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[1\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[2\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[2\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[3\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[3\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[4\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[4\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[5\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[5\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[6\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[6\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[7\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[7\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[8\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[8\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "toplevel:countbits_0\|state_input\[9\] " "Converted tri-state buffer \"toplevel:countbits_0\|state_input\[9\]\" feeding internal logic into a wire" {  } { { "HostSystem/synthesis/submodules/toplevel.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560730180467 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1560730180467 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 44 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 60 -1 0 } } { "HostSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 175 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 42 -1 0 } } { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 1117 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1560730183883 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1560730183884 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1560730187315 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/output_files/SimpleNiosII.map.smsg " "Generated suppressed messages file C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/output_files/SimpleNiosII.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1560730188170 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560730189009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560730189009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1364 " "Implemented 1364 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560730189516 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560730189516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1232 " "Implemented 1232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560730189516 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1560730189516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560730189516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560730189748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 21:09:49 2019 " "Processing ended: Sun Jun 16 21:09:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560730189748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560730189748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560730189748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560730189748 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560730192499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560730192502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 21:09:51 2019 " "Processing started: Sun Jun 16 21:09:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560730192502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560730192502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SimpleNiosII -c SimpleNiosII " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SimpleNiosII -c SimpleNiosII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560730192503 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1560730192833 ""}
{ "Info" "0" "" "Project  = SimpleNiosII" {  } {  } 0 0 "Project  = SimpleNiosII" 0 0 "Fitter" 0 0 1560730192835 ""}
{ "Info" "0" "" "Revision = SimpleNiosII" {  } {  } 0 0 "Revision = SimpleNiosII" 0 0 "Fitter" 0 0 1560730192835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1560730193207 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SimpleNiosII EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"SimpleNiosII\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560730193269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560730193364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560730193365 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560730193670 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560730193704 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560730195161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560730195161 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560730195161 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/" { { 0 { 0 ""} 0 4481 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560730195169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/" { { 0 { 0 ""} 0 4482 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560730195169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/" { { 0 { 0 ""} 0 4483 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560730195169 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560730195169 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560730195189 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1560730196085 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1560730196085 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1560730196085 ""}
{ "Info" "ISTA_SDC_FOUND" "HostSystem/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'HostSystem/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1560730196114 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560730196130 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560730196180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560730196437 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_clk" } } } } { "HostSystem/synthesis/HostSystem.vhd" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/HostSystem.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560730196437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560730196438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HostSystem_cpu:cpu\|W_rf_wren " "Destination node HostSystem_cpu:cpu\|W_rf_wren" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 698 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HostSystem_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/" { { 0 { 0 ""} 0 1322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560730196438 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560730196438 ""}  } { { "HostSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/HostSystem/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560730196438 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560730197001 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560730197008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560730197009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560730197017 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560730197024 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560730197031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560730197031 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560730197037 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560730197222 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1560730197230 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560730197230 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560730197336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560730199802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560730200999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560730201041 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560730208122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560730208123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560730208774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1560730214293 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560730214293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560730216781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1560730216788 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560730216788 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.48 " "Total time spent on timing analysis during the Fitter is 4.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1560730216939 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560730216951 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_txd 0 " "Pin \"serial_txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560730217029 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1560730217029 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560730217536 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560730217769 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560730218420 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560730219418 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560730219472 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1560730219736 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/output_files/SimpleNiosII.fit.smsg " "Generated suppressed messages file C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/output_files/SimpleNiosII.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560730220230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5337 " "Peak virtual memory: 5337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560730221550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 21:10:21 2019 " "Processing ended: Sun Jun 16 21:10:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560730221550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560730221550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560730221550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560730221550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560730223614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560730223616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 21:10:23 2019 " "Processing started: Sun Jun 16 21:10:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560730223616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560730223616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SimpleNiosII -c SimpleNiosII " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SimpleNiosII -c SimpleNiosII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560730223616 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560730227479 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560730227626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560730229288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 21:10:29 2019 " "Processing ended: Sun Jun 16 21:10:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560730229288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560730229288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560730229288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560730229288 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560730230183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560730231981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560730231984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 21:10:30 2019 " "Processing started: Sun Jun 16 21:10:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560730231984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560730231984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SimpleNiosII -c SimpleNiosII " "Command: quartus_sta SimpleNiosII -c SimpleNiosII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560730231985 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1560730232429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560730233238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560730233350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560730233350 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1560730233838 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1560730233838 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1560730233838 ""}
{ "Info" "ISTA_SDC_FOUND" "HostSystem/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'HostSystem/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1560730233854 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1560730233878 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_clk clk_clk " "create_clock -period 1.000 -name clk_clk clk_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560730233881 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560730233881 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1560730233909 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1560730233949 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1560730234017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.270 " "Worst-case setup slack is -5.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.270     -2863.933 clk_clk  " "   -5.270     -2863.933 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560730234033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk_clk  " "    0.391         0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560730234060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.624 " "Worst-case recovery slack is -1.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.624      -901.320 clk_clk  " "   -1.624      -901.320 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560730234078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.394 " "Worst-case removal slack is 2.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.394         0.000 clk_clk  " "    2.394         0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560730234097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -2338.480 clk_clk  " "   -2.000     -2338.480 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560730234113 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1560730234400 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1560730234404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1560730234548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.268 " "Worst-case setup slack is -2.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.268     -1002.880 clk_clk  " "   -2.268     -1002.880 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560730234566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_clk  " "    0.215         0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560730234597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.601 " "Worst-case recovery slack is -0.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.601      -333.555 clk_clk  " "   -0.601      -333.555 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560730234617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.481 " "Worst-case removal slack is 1.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.481         0.000 clk_clk  " "    1.481         0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560730234638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -2338.480 clk_clk  " "   -2.000     -2338.480 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560730234657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560730234657 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1560730234935 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560730236145 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560730236145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560730236491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 21:10:36 2019 " "Processing ended: Sun Jun 16 21:10:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560730236491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560730236491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560730236491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560730236491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560730238608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560730238609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 21:10:38 2019 " "Processing started: Sun Jun 16 21:10:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560730238609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560730238609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SimpleNiosII -c SimpleNiosII " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SimpleNiosII -c SimpleNiosII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560730238609 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "SimpleNiosII.vho\", \"SimpleNiosII_fast.vho SimpleNiosII_vhd.sdo SimpleNiosII_vhd_fast.sdo C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/simulation/modelsim/ simulation " "Generated files \"SimpleNiosII.vho\", \"SimpleNiosII_fast.vho\", \"SimpleNiosII_vhd.sdo\" and \"SimpleNiosII_vhd_fast.sdo\" in directory \"C:/altera/13.0/projetos/NIOS-IV/SimpleNiosII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1560730243077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560730243340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 21:10:43 2019 " "Processing ended: Sun Jun 16 21:10:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560730243340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560730243340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560730243340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560730243340 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus II Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560730244232 ""}
