#
# configuration file for NXP S32G274-EVB
#

# only JTAG supported
transport select jtag

# set a safe JTAG clock speed, can be overridden
adapter_khz 1000

# default JTAG configuration has only SRST and no TRST
reset_config srst_only srst_push_pull

# delay after SRST goes inactive
adapter_nsrst_delay 70

# board has an S32G with 4 Cortex-A53 cores and 3 Cortex-M7 cores
set CHIPNAME s32g
set CHIPCORES 7

# source SoC configuration
source [find s32g-core2.cfg]
