
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/gcc_56B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 4887927 heartbeat IPC: 2.04586 cumulative IPC: 2.04586 (Simulation time: 0 hr 1 min 39 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 4887927 (Simulation time: 0 hr 1 min 39 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 11821741 heartbeat IPC: 1.44221 cumulative IPC: 1.44221 (Simulation time: 0 hr 3 min 46 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 18684562 heartbeat IPC: 1.45713 cumulative IPC: 1.44963 (Simulation time: 0 hr 5 min 51 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 25602935 heartbeat IPC: 1.44543 cumulative IPC: 1.44823 (Simulation time: 0 hr 7 min 53 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 32445491 heartbeat IPC: 1.46144 cumulative IPC: 1.45151 (Simulation time: 0 hr 10 min 0 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 39349459 heartbeat IPC: 1.44844 cumulative IPC: 1.45089 (Simulation time: 0 hr 12 min 1 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 46172508 heartbeat IPC: 1.46562 cumulative IPC: 1.45333 (Simulation time: 0 hr 14 min 4 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 53085942 heartbeat IPC: 1.44646 cumulative IPC: 1.45234 (Simulation time: 0 hr 16 min 6 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 59899869 heartbeat IPC: 1.46758 cumulative IPC: 1.45423 (Simulation time: 0 hr 18 min 7 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 66747801 heartbeat IPC: 1.46029 cumulative IPC: 1.4549 (Simulation time: 0 hr 20 min 5 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 73608445 heartbeat IPC: 1.45759 cumulative IPC: 1.45517 (Simulation time: 0 hr 22 min 5 sec) 
Finished CPU 0 instructions: 100000004 cycles: 68720519 cumulative IPC: 1.45517 (Simulation time: 0 hr 22 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.45517 instructions: 100000004 cycles: 68720519
cpu0_DTLB TOTAL     ACCESS:   16294140  HIT:   15968552  MISS:     325588
cpu0_DTLB LOAD      ACCESS:    1814901  HIT:    1683919  MISS:     130982
cpu0_DTLB RFO       ACCESS:   14479239  HIT:   14284633  MISS:     194606
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.3493 cycles
cpu0_ITLB TOTAL     ACCESS:    3213855  HIT:    3213855  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3213855  HIT:    3213855  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_L1I TOTAL     ACCESS:    1024894  HIT:    1024894  MISS:          0
cpu0_L1I LOAD      ACCESS:    1024894  HIT:    1024894  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: nan cycles
cpu0_STLB TOTAL     ACCESS:     325588  HIT:     323548  MISS:       2040
cpu0_STLB LOAD      ACCESS:     130982  HIT:     129132  MISS:       1850
cpu0_STLB RFO       ACCESS:     194606  HIT:     194416  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 214.426 cycles
cpu0_L1D TOTAL     ACCESS:   14355658  HIT:    3685130  MISS:   10670528
cpu0_L1D LOAD      ACCESS:    2030193  HIT:    1835316  MISS:     194877
cpu0_L1D RFO       ACCESS:   12323426  HIT:    1849415  MISS:   10474011
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2039  HIT:        399  MISS:       1640
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 22.633 cycles
cpu0_L2C TOTAL     ACCESS:   21206412  HIT:   15698335  MISS:    5508077
cpu0_L2C LOAD      ACCESS:     194877  HIT:      82520  MISS:     112357
cpu0_L2C RFO       ACCESS:   10474011  HIT:    5078388  MISS:    5395623
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:   10535884  HIT:   10535884  MISS:          0
cpu0_L2C TRANSLATION ACCESS:       1640  HIT:       1543  MISS:         97
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 22.5341 cycles
LLC TOTAL     ACCESS:   10931392  HIT:   10874661  MISS:      56731
LLC LOAD      ACCESS:     112355  HIT:      68240  MISS:      44115
LLC RFO       ACCESS:    5395622  HIT:    5385677  MISS:       9945
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    5423318  HIT:    5420647  MISS:       2671
LLC TRANSLATION ACCESS:         97  HIT:         97  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 148.945 cycles
Insertion Distribution: 
	LOAD 1143 0 24298 23264 
	RFO 0 0 14149 4255 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 2671 
	 0 0 18 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3845  ROW_BUFFER_MISS:      50215
 DBUS AVG_CONGESTED_CYCLE:    3.73928
 WQ ROW_BUFFER_HIT:       3472  ROW_BUFFER_MISS:       5725  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.6773% MPKI: 5.68307 Average ROB Occupancy at Mispredict: 27.9854
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.06726
BRANCH_CONDITIONAL: 5.61581
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

