$date
	Sat Sep 06 20:16:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX16to1_tb $end
$var wire 1 ! f $end
$var reg 4 " s [3:0] $end
$var reg 16 # w [0:15] $end
$scope module MUX16to1_instance $end
$var wire 4 $ s [3:0] $end
$var wire 16 % w [0:15] $end
$var wire 1 ! f $end
$var wire 4 & c [0:3] $end
$scope module MUX4to1_stage1a $end
$var wire 2 ' s [1:0] $end
$var wire 4 ( w [0:3] $end
$var reg 1 ) f $end
$upscope $end
$scope module MUX4to1_stage1b $end
$var wire 2 * s [1:0] $end
$var wire 4 + w [0:3] $end
$var reg 1 , f $end
$upscope $end
$scope module MUX4to1_stage1c $end
$var wire 2 - s [1:0] $end
$var wire 4 . w [0:3] $end
$var reg 1 / f $end
$upscope $end
$scope module MUX4to1_stage1d $end
$var wire 2 0 s [1:0] $end
$var wire 4 1 w [0:3] $end
$var reg 1 2 f $end
$upscope $end
$scope module MUX4to1_stage2 $end
$var wire 2 3 s [1:0] $end
$var wire 4 4 w [0:3] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 5 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 6 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 6
b0 5
b1110 4
b0 3
02
b1 1
b0 0
1/
b1111 .
b0 -
1,
b1100 +
b0 *
1)
b1010 (
b0 '
b1110 &
b1010110011110001 %
b0 $
b1010110011110001 #
b0 "
1!
$end
#10
0!
b110 &
b110 4
0)
b1 '
b1 *
b1 -
b1 0
b1 "
b1 $
b1 5
#20
1!
1)
b1010 &
b1010 4
0,
b10 '
b10 *
b10 -
b10 0
b10 "
b10 $
b10 5
#30
0!
0)
b11 &
b11 4
12
b11 '
b11 *
b11 -
b11 0
b11 "
b11 $
b11 5
#40
1!
1)
1,
b1110 &
b1110 4
02
b0 '
b0 *
b0 -
b0 0
b1 3
b100 "
b100 $
b100 5
#50
b110 &
b110 4
0)
b1 '
b1 *
b1 -
b1 0
b101 "
b101 $
b101 5
#60
0!
1)
b1010 &
b1010 4
0,
b10 '
b10 *
b10 -
b10 0
b110 "
b110 $
b110 5
#70
0)
b11 &
b11 4
12
b11 '
b11 *
b11 -
b11 0
b111 "
b111 $
b111 5
#80
1)
1,
b1110 &
b1110 4
02
1!
b0 '
b0 *
b0 -
b0 0
b10 3
b1000 "
b1000 $
b1000 5
#90
b110 &
b110 4
0)
b1 '
b1 *
b1 -
b1 0
b1001 "
b1001 $
b1001 5
#100
1)
b1010 &
b1010 4
0,
b10 '
b10 *
b10 -
b10 0
b1010 "
b1010 $
b1010 5
#110
0)
b11 &
b11 4
12
b11 '
b11 *
b11 -
b11 0
b1011 "
b1011 $
b1011 5
#120
0!
1)
1,
b1110 &
b1110 4
02
b0 '
b0 *
b0 -
b0 0
b11 3
b1100 "
b1100 $
b1100 5
#130
b110 &
b110 4
0)
b1 '
b1 *
b1 -
b1 0
b1101 "
b1101 $
b1101 5
#140
1)
b1010 &
b1010 4
0,
b10 '
b10 *
b10 -
b10 0
b1110 "
b1110 $
b1110 5
#150
1!
0)
b11 &
b11 4
12
b11 '
b11 *
b11 -
b11 0
b1111 "
b1111 $
b1111 5
#160
1)
1,
b1110 &
b1110 4
02
b0 '
b0 *
b0 -
b0 0
b0 3
b1100 (
b1011 +
b1110 .
b11 1
b0 "
b0 $
b1100101111100011 #
b1100101111100011 %
b0 6
b10000 5
#170
b1010 &
b1010 4
0,
b1 '
b1 *
b1 -
b1 0
b1 "
b1 $
b1 6
#180
0!
0)
1,
b111 &
b111 4
12
b10 '
b10 *
b10 -
b10 0
b10 "
b10 $
b10 6
#190
b101 &
b101 4
0/
b11 '
b11 *
b11 -
b11 0
b11 "
b11 $
b11 6
#200
1)
1/
b1110 &
b1110 4
02
1!
b0 '
b0 *
b0 -
b0 0
b1 3
b100 "
b100 $
b100 6
#210
0!
b1010 &
b1010 4
0,
b1 '
b1 *
b1 -
b1 0
b101 "
b101 $
b101 6
#220
1!
0)
1,
b111 &
b111 4
12
b10 '
b10 *
b10 -
b10 0
b110 "
b110 $
b110 6
#230
b101 &
b101 4
0/
b11 '
b11 *
b11 -
b11 0
b111 "
b111 $
b111 6
#240
1)
1/
b1110 &
b1110 4
02
1!
b0 '
b0 *
b0 -
b0 0
b10 3
b1000 "
b1000 $
b1000 6
#250
b1010 &
b1010 4
0,
b1 '
b1 *
b1 -
b1 0
b1001 "
b1001 $
b1001 6
#260
0)
1,
b111 &
b111 4
12
b10 '
b10 *
b10 -
b10 0
b1010 "
b1010 $
b1010 6
#270
0!
b101 &
b101 4
0/
b11 '
b11 *
b11 -
b11 0
b1011 "
b1011 $
b1011 6
#280
1)
1/
b1110 &
b1110 4
02
0!
b0 '
b0 *
b0 -
b0 0
b11 3
b1100 "
b1100 $
b1100 6
#290
b1010 &
b1010 4
0,
b1 '
b1 *
b1 -
b1 0
b1101 "
b1101 $
b1101 6
#300
1!
0)
1,
b111 &
b111 4
12
b10 '
b10 *
b10 -
b10 0
b1110 "
b1110 $
b1110 6
#310
b101 &
b101 4
0/
b11 '
b11 *
b11 -
b11 0
b1111 "
b1111 $
b1111 6
#320
b10000 6
