/* 
 * File:   nRF24L01.h
 * Author: roy
 *
 * Created on August 29, 2014, 11:40 PM
 */

#ifndef NRF24L01_H
#define	NRF24L01_H

#include <stddef.h>
#include "main.h"

typedef struct RFspiMISOs {
	uint8_t val_read_status;
	uint8_t val_read_lsb;
	uint8_t val_read_msb;
} RFspiMISO;


#define NRF24L01_READ    0
#define NRF24L01_WRITE   1

#define NRF24L01_ENABLE		HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_SET)   		// CE=high;
#define NRF24L01_DISABLE	HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET)   		// CE=low;


#define NRF24L01_VAL_RX                 0x00
#define NRF24L01_VAL_TX                 0x01
#define NRF24L01_VAL_AUTO_ACK_ON        0x00
#define NRF24L01_VAL_AUTO_ACK_OFF       0x01
#define NRF24L01_VAL_TRANSMITHOLD       0x00
#define NRF24L01_VAL_TRANSMITDIRECT     0x01

#define NRF24L01_NUMBER_CHANNELS		126	// 0 to 125 = 126 channels


////////////////////////////////////////////////////////////////////////////////////
// SPI commands
//
// The following are defines for all of the commands and data masks on the SPI 
//   interface.
////////////////////////////////////////////////////////////////////////////////////
//SPI command defines
#define NRF24L01_R_REGISTER		0x00
#define NRF24L01_W_REGISTER		0x20
#define NRF24L01_R_RX_PAYLOAD	0x61
#define NRF24L01_W_TX_PAYLOAD	0xA0
#define NRF24L01_FLUSH_TX		0xE1
#define NRF24L01_FLUSH_RX		0xE2
#define NRF24L01_REUSE_TX_PL	0xE3
#define NRF24L01_NOP			0xFF

//SPI command data mask defines
#define NRF24L01_R_REGISTER_DATA	0x1F
#define NRF24L01_W_REGISTER_DATA	0x1F

////////////////////////////////////////////////////////////////////////////////////
// Register definitions
//
// Below are the defines for each register's address in the 24L01.
////////////////////////////////////////////////////////////////////////////////////
#define NRF24L01_CONFIG			0x00
#define NRF24L01_EN_AA			0x01
#define NRF24L01_EN_RXADDR		0x02
#define NRF24L01_SETUP_AW		0x03
#define NRF24L01_SETUP_RETR		0x04
#define NRF24L01_RF_CH			0x05
#define NRF24L01_RF_SETUP		0x06
#define NRF24L01_STATUS			0x07
#define NRF24L01_OBSERVE_TX		0x08
#define NRF24L01_RPD			0x09
#define NRF24L01_RX_ADDR_P0		0x0A
#define NRF24L01_RX_ADDR_P1		0x0B
#define NRF24L01_RX_ADDR_P2		0x0C
#define NRF24L01_RX_ADDR_P3		0x0D
#define NRF24L01_RX_ADDR_P4		0x0E
#define NRF24L01_RX_ADDR_P5		0x0F
#define NRF24L01_TX_ADDR		0x10
#define NRF24L01_RX_PW_P0		0x11
#define NRF24L01_RX_PW_P1		0x12
#define NRF24L01_RX_PW_P2		0x13
#define NRF24L01_RX_PW_P3		0x14
#define NRF24L01_RX_PW_P4		0x15
#define NRF24L01_RX_PW_P5		0x16
#define NRF24L01_FIFO_STATUS	0x17

////////////////////////////////////////////////////////////////////////////////////
// Default register values
//
// Below are the defines for each register's default value in the 24L01. Multi-byte
//   registers use notation B<X>, where "B" represents "byte" and <X> is the byte
//   number.
////////////////////////////////////////////////////////////////////////////////////
#define NRF24L01_CONFIG_DEFAULT_VAL			0x08	// enable CRC
#define NRF24L01_EN_AA_DEFAULT_VAL			0x3F
#define NRF24L01_EN_RXADDR_DEFAULT_VAL		0x03
#define NRF24L01_SETUP_AW_DEFAULT_VAL		0x03
#define NRF24L01_SETUP_RETR_DEFAULT_VAL		0x03
#define NRF24L01_RF_CH_DEFAULT_VAL			0x02
#define NRF24L01_RF_SETUP_DEFAULT_VAL		0x26 	//0x26 = 0010 0110
													// bit5		=1 	= Set RF Data Rate to 250kbps. See RF_DR_HIGH for encoding.RF_DR_LOW=1=250kBps
													// bit 1:2 	=1 	= RF_PWR=11=0dBm (max)
#define NRF24L01_STATUS_DEFAULT_VAL			0x0E
#define NRF24L01_OBSERVE_TX_DEFAULT_VAL		0x00
#define NRF24L01_CD_DEFAULT_VAL				0x00

#define NRF24L01_RX_ADDR_P0_B0_DEFAULT_VAL	0xE7
#define NRF24L01_RX_ADDR_P0_B1_DEFAULT_VAL	0xE7
#define NRF24L01_RX_ADDR_P0_B2_DEFAULT_VAL	0xE7
#define NRF24L01_RX_ADDR_P0_B3_DEFAULT_VAL	0xE7
#define NRF24L01_RX_ADDR_P0_B4_DEFAULT_VAL	0xE7

#define NRF24L01_RX_ADDR_P1_B0_DEFAULT_VAL	0xC2
#define NRF24L01_RX_ADDR_P1_B1_DEFAULT_VAL	0xC2
#define NRF24L01_RX_ADDR_P1_B2_DEFAULT_VAL	0xC2
#define NRF24L01_RX_ADDR_P1_B3_DEFAULT_VAL	0xC2
#define NRF24L01_RX_ADDR_P1_B4_DEFAULT_VAL	0xC2

#define NRF24L01_RX_ADDR_P2_DEFAULT_VAL		0xC3
#define NRF24L01_RX_ADDR_P3_DEFAULT_VAL		0xC4
#define NRF24L01_RX_ADDR_P4_DEFAULT_VAL		0xC5
#define NRF24L01_RX_ADDR_P5_DEFAULT_VAL		0xC6

#define NRF24L01_TX_ADDR_B0_DEFAULT_VAL		0xE7
#define NRF24L01_TX_ADDR_B1_DEFAULT_VAL		0xE7
#define NRF24L01_TX_ADDR_B2_DEFAULT_VAL		0xE7
#define NRF24L01_TX_ADDR_B3_DEFAULT_VAL		0xE7
#define NRF24L01_TX_ADDR_B4_DEFAULT_VAL		0xE7

#define NRF24L01_RX_PW_P0_DEFAULT_VAL		0x00
#define NRF24L01_RX_PW_P1_DEFAULT_VAL		0x00
#define NRF24L01_RX_PW_P2_DEFAULT_VAL		0x00
#define NRF24L01_RX_PW_P3_DEFAULT_VAL		0x00
#define NRF24L01_RX_PW_P4_DEFAULT_VAL		0x00
#define NRF24L01_RX_PW_P5_DEFAULT_VAL		0x00

#define NRF24L01_FIFO_STATUS_DEFAULT_VAL	0x11

////////////////////////////////////////////////////////////////////////////////////
// Register bitwise definitions
//
// Below are the defines for each register's bitwise fields in the 24L01.
////////////////////////////////////////////////////////////////////////////////////
//CONFIG register bitwise definitions
#define NRF24L01_CONFIG_RESERVED	0x80
#define	NRF24L01_CONFIG_MASK_RX_DR	0x40
#define	NRF24L01_CONFIG_MASK_TX_DS	0x20
#define	NRF24L01_CONFIG_MASK_MAX_RT	0x10
#define	NRF24L01_CONFIG_EN_CRC		0x08
#define	NRF24L01_CONFIG_CRCO		0x04
#define	NRF24L01_CONFIG_PWR_UP		0x02
#define	NRF24L01_CONFIG_PRIM_RX		0x01

//EN_AA register bitwise definitions
#define NRF24L01_EN_AA_RESERVED		0xC0
#define NRF24L01_EN_AA_ENAA_ALL		0x3F
#define NRF24L01_EN_AA_ENAA_P5		0x20
#define NRF24L01_EN_AA_ENAA_P4		0x10
#define NRF24L01_EN_AA_ENAA_P3		0x08
#define NRF24L01_EN_AA_ENAA_P2		0x04
#define NRF24L01_EN_AA_ENAA_P1		0x02
#define NRF24L01_EN_AA_ENAA_P0		0x01
#define NRF24L01_EN_AA_ENAA_NONE	0x00

//EN_RXADDR register bitwise definitions
#define NRF24L01_EN_RXADDR_RESERVED	0xC0
#define NRF24L01_EN_RXADDR_ERX_ALL	0x3F
#define NRF24L01_EN_RXADDR_ERX_P5	0x20
#define NRF24L01_EN_RXADDR_ERX_P4	0x10
#define NRF24L01_EN_RXADDR_ERX_P3	0x08
#define NRF24L01_EN_RXADDR_ERX_P2	0x04
#define NRF24L01_EN_RXADDR_ERX_P1	0x02
#define NRF24L01_EN_RXADDR_ERX_P0	0x01
#define NRF24L01_EN_RXADDR_ERX_NONE	0x00

//SETUP_AW register bitwise definitions
#define NRF24L01_SETUP_AW_RESERVED	0xFC
#define NRF24L01_SETUP_AW			0x03
#define NRF24L01_SETUP_AW_5BYTES	0x03
#define NRF24L01_SETUP_AW_4BYTES	0x02
#define NRF24L01_SETUP_AW_3BYTES	0x01
#define NRF24L01_SETUP_AW_ILLEGAL	0x00

//SETUP_RETR register bitwise definitions
#define NRF24L01_SETUP_RETR_ARD			0xF0
#define NRF24L01_SETUP_RETR_ARD_4000	0xF0
#define NRF24L01_SETUP_RETR_ARD_3750	0xE0
#define NRF24L01_SETUP_RETR_ARD_3500	0xD0
#define NRF24L01_SETUP_RETR_ARD_3250	0xC0
#define NRF24L01_SETUP_RETR_ARD_3000	0xB0
#define NRF24L01_SETUP_RETR_ARD_2750	0xA0
#define NRF24L01_SETUP_RETR_ARD_2500	0x90
#define NRF24L01_SETUP_RETR_ARD_2250	0x80
#define NRF24L01_SETUP_RETR_ARD_2000	0x70
#define NRF24L01_SETUP_RETR_ARD_1750	0x60
#define NRF24L01_SETUP_RETR_ARD_1500	0x50
#define NRF24L01_SETUP_RETR_ARD_1250	0x40
#define NRF24L01_SETUP_RETR_ARD_1000	0x30
#define NRF24L01_SETUP_RETR_ARD_750		0x20
#define NRF24L01_SETUP_RETR_ARD_500		0x10
#define NRF24L01_SETUP_RETR_ARD_250		0x00
#define NRF24L01_SETUP_RETR_ARC			0x0F
#define NRF24L01_SETUP_RETR_ARC_15		0x0F
#define NRF24L01_SETUP_RETR_ARC_14		0x0E
#define NRF24L01_SETUP_RETR_ARC_13		0x0D
#define NRF24L01_SETUP_RETR_ARC_12		0x0C
#define NRF24L01_SETUP_RETR_ARC_11		0x0B
#define NRF24L01_SETUP_RETR_ARC_10		0x0A
#define NRF24L01_SETUP_RETR_ARC_9		0x09
#define NRF24L01_SETUP_RETR_ARC_8		0x08
#define NRF24L01_SETUP_RETR_ARC_7		0x07
#define NRF24L01_SETUP_RETR_ARC_6		0x06
#define NRF24L01_SETUP_RETR_ARC_5		0x05
#define NRF24L01_SETUP_RETR_ARC_4		0x04
#define NRF24L01_SETUP_RETR_ARC_3		0x03
#define NRF24L01_SETUP_RETR_ARC_2		0x02
#define NRF24L01_SETUP_RETR_ARC_1		0x01
#define NRF24L01_SETUP_RETR_ARC_0		0x00

//RF_CH register bitwise definitions
#define NRF24L01_RF_CH_RESERVED	0x80

//RF_SETUP register bitwise definitions
#define NRF24L01_RF_SETUP_RESERVED	0xE0
#define NRF24L01_RF_SETUP_PLL_LOCK	0x10
#define NRF24L01_RF_SETUP_RF_DR		0x08
#define NRF24L01_RF_SETUP_RF_PWR	0x06
#define NRF24L01_RF_SETUP_RF_PWR_0	0x06
#define NRF24L01_RF_SETUP_RF_PWR_6 	0x04
#define NRF24L01_RF_SETUP_RF_PWR_12	0x02
#define NRF24L01_RF_SETUP_RF_PWR_18	0x00
#define NRF24L01_RF_SETUP_LNA_HCURR	0x01

//STATUS register bitwise definitions
#define NRF24L01_STATUS_RESERVED					0x80
#define NRF24L01_STATUS_RX_DR						0x40
#define NRF24L01_STATUS_TX_DS						0x20
#define NRF24L01_STATUS_MAX_RT						0x10
#define NRF24L01_STATUS_RX_P_NO						0x0E
#define NRF24L01_STATUS_RX_P_NO_RX_FIFO_NOT_EMPTY	0x0E
#define NRF24L01_STATUS_RX_P_NO_UNUSED				0x0C
#define NRF24L01_STATUS_RX_P_NO_5					0x0A
#define NRF24L01_STATUS_RX_P_NO_4					0x08
#define NRF24L01_STATUS_RX_P_NO_3					0x06
#define NRF24L01_STATUS_RX_P_NO_2					0x04
#define NRF24L01_STATUS_RX_P_NO_1					0x02
#define NRF24L01_STATUS_RX_P_NO_0					0x00
#define NRF24L01_STATUS_TX_FULL						0x01

//OBSERVE_TX register bitwise definitions
#define NRF24L01_OBSERVE_TX_PLOS_CNT	0xF0
#define NRF24L01_OBSERVE_TX_ARC_CNT		0x0F

//CD register bitwise definitions
#define NRF24L01_CD_RESERVED	0xFE
#define NRF24L01_CD_CD			0x01

//RX_PW_P0 register bitwise definitions
#define NRF24L01_RX_PW_P0_RESERVED	0xC0

//RX_PW_P0 register bitwise definitions
#define NRF24L01_RX_PW_P0_RESERVED	0xC0

//RX_PW_P1 register bitwise definitions
#define NRF24L01_RX_PW_P1_RESERVED	0xC0

//RX_PW_P2 register bitwise definitions
#define NRF24L01_RX_PW_P2_RESERVED	0xC0

//RX_PW_P3 register bitwise definitions
#define NRF24L01_RX_PW_P3_RESERVED	0xC0

//RX_PW_P4 register bitwise definitions
#define NRF24L01_RX_PW_P4_RESERVED	0xC0

//RX_PW_P5 register bitwise definitions
#define NRF24L01_RX_PW_P5_RESERVED	0xC0

//FIFO_STATUS register bitwise definitions
#define NRF24L01_FIFO_STATUS_RESERVED	0x8C
#define NRF24L01_FIFO_STATUS_TX_REUSE	0x40
#define NRF24L01_FIFO_STATUS_TX_FULL	0x20
#define NRF24L01_FIFO_STATUS_TX_EMPTY	0x10
#define NRF24L01_FIFO_STATUS_RX_FULL	0x02
#define NRF24L01_FIFO_STATUS_RX_EMPTY	0x01




uint8_t NRF24L01_Init (uint8_t p0_payload_width, uint8_t auto_ack);
uint8_t NRF24L01_Scan(void);

uint8_t NRF24L01_WriteRegister(uint8_t reg, uint8_t * data, uint16_t len);
uint8_t NRF24L01_ReadRegister(uint8_t reg, uint8_t * data, uint16_t len);
uint8_t NRF24L01_ExecuteCommand(uint8_t instruction, uint8_t * data, uint8_t rw , uint16_t len);

uint8_t NRF24L01_ReadStatus(void);

uint8_t NRF24L01_ReadRFSetup(void);
uint8_t NRF24L01_ReadRF_CH(void);

uint8_t NRF24L01_WriteRFSetup(uint8_t data);
uint8_t NRF24L01_WriteRFChannel(uint8_t channel);

uint8_t NRF24L01_ReadConfig(void);

void NRF24L01_PWR_UP(void);
void NRF24L01_PWR_DOWN(void);
void NRF24L01_TXmode(uint8_t config);

void NRF24L01_RXmode(void);
        

uint8_t NRF24L01_WriteTX_Payload(uint8_t * data, uint16_t len, uint8_t transmitdirect);
uint8_t NRF24L01_FlushTX();
void NRF24L01_TX_transmit();

uint8_t NRF24L01_ReadRX_Payload(uint8_t * data, uint16_t len);
uint8_t NRF24L01_FlushRX();

uint8_t NRF24L01ReadDataReady(uint8_t * data, uint16_t len);

uint8_t NRF24L01_ReadRPD(void);

uint8_t NRF24L01_IRQ_RX_DR_Active(void);
void NRF24L01_IRQ_ClearAll();
void NRF24L01_IRQ_ClearRX_DR();
void NRF24L01_IRQ_ClearTX_DS();
void NRF24L01_IRQ_ClearMax_RT();

void NRF24L01_SetRX_Address(uint8_t * address, uint8_t len, uint8_t rxpipenum);
void NRF24L01_SetTX_Address(uint8_t * address, uint8_t len);

void NRF24L01_ReadRX_Address(uint8_t * address, uint8_t len, uint8_t rxpipenum);
void NRF24L01_ReadTX_Address(uint8_t * address, uint8_t len);



#define RF_REG   0   
        

#endif	/* NRF24L01_H */
