;;-----------------------------------------------------------------------------------------
;;	FRISC-PYNQ-SYSTEM
;;	
;;	Sve informacije o nacinima spajanja i definicijama ulazno/izlaznih jedinica mozete 
;;	procitati u dokumentu:
;;		/PYNQ-LAB-STARTER/docs/PYNQ-FRISC-SYSTEM.pdf
;;
;;	Sve informacije o programiranju i konfiguriranju PYNQ plocice mozete procitati u dokumentu:
;;		/PYNQ-LAB-STARTER/docs/Upute-za-programiranje.pdf
;;
;;	Ovaj predlozak ima predefinirani skup memorijskih adresa UI jedinica.
;;	UI jedinice koje su postavljene u sustavu:
;; 		- 4 ledice i 2 RGB ledice
;;		- 4 dugmica i 2 prekidaca
;;		- 2 x 8bit GPIO (jedan ulazni i jedan izlazni)
;; 		- 2 x UART kontrolera (za bluetooth ili seriju)
;; 		- Kontroler za I2C
;;		- Kontroler za SPI
;;		- 12-bitni A/D pretvornik
;;
;;	Za sva pitanja mozete se obratiti na:
;;		alen.duspara@fer.hr
;;		tomislav.bicanic@fer.hr
;;		marko.pacadi@fer.hr
;; 		luka.macan@fer.hr
;;
;;-----------------------------------------------------------------------------------------

;; Adrese ulazno/izlaznih jedinica	
GPIO0_LEDICE    EQU	0FFF80000
GPIO0_RGB 	    EQU	0FFF80008

GPIO1_SWITCHES  EQU	0FFF81000
GPIO1_BUTTONS   EQU	0FFF81008
GPIO1_ISR	    EQU	0FFF81120
GPIO1_GIER	    EQU	0FFF8111C
GPIO1_IER	    EQU	0FFF81128

GPIO2_INPUT		EQU	0FFF82000
GPIO2_OUTPUT	EQU	0FFF82008
GPIO2_ISR	    EQU	0FFF82120
GPIO2_GIER	    EQU	0FFF8211C
GPIO2_IER	    EQU	0FFF82128

UART0_RX	    EQU 0FFF83000
UART0_TX	    EQU 0FFF83004
UART0_STAT	    EQU 0FFF83008
UART0_CTRL	    EQU 0FFF8300C

UART1_RX	    EQU 0FFF84000
UART1_TX	    EQU 0FFF84004
UART1_STAT	    EQU 0FFF84008
UART1_CTRL	    EQU 0FFF8400C

I2C_GIE			EQU 0FFF8501C 	; I2C global interrupt enable register
I2C_ISR			EQU 0FFF85020 	; I2C interrupt status register
I2C_IER			EQU 0FFF85028 	; I2C interrupt enable register
I2C_CR			EQU 0FFF85100 	; I2C control register
I2C_SR			EQU 0FFF85104 	; I2C status register
I2C_TX_FIFO		EQU 0FFF85108 	; I2C transmit FIFO
I2C_RX_FIFO	 	EQU 0FFF8510C 	; I2C recieve FIFO
I2C_SA			EQU 0FFF85110 	; I2C slave adress register (adresa na kojoj ce se odazivati - slave mode)
I2C_TX_FIFO_OCY EQU 0FFF85114 	; I2C transmit FIFO occupancy 0 = 1 podatak, 1 = 2 podatka...
I2C_RX_FIFO_OCY	EQU 0FFF85118 	; I2C recieve FIFO occupancy 0 = 1 podatak, 1 = 2 podatka...
I2C_RX_FIFO_PIR	EQU 0FFF85120 	; I2C RX FIFO - nakon koliko podataka ce se napraviti interrupt, ondosno max velicina RX_FIFO-a

SPI_CR			EQU 0FFF86060 	; SPI control register
SPI_SR			EQU 0FFF86064 	; SPI status register
SPI_DTR			EQU 0FFF86068 	; SPI data transmit register
SPI_DRR			EQU 0FFF8606C 	; SPI data receive register
SPI_SSR			EQU 0FFF86070 	; SPI Slave select register
SPI_GIER		EQU 0FFF8601C 	; SPI global interrupt enable register
SPI_IER			EQU 0FFF86028 	; SPI interrupt enable register
SPI_ISR			EQU 0FFF86020 	; SPI interrupt status register

TIMER0_CSR		EQU	0FFF87000 	; Timer 0 Control and Status Register
TIMER0_LR		EQU	0FFF87004 	; Timer 0 Load Register
TIMER0_CR		EQU	0FFF87008 	; Timer 0 Counter Register
TIMER1_CSR		EQU	0FFF87010 	; Timer 1 Control and Status Register
TIMER1_LR		EQU	0FFF87014 	; Timer 1 Load Register
TIMER1_CR		EQU	0FFF87018 	; Timer 1 Counter Register

INTC_NMI_ISR	EQU 0FFF88000   ; Interrupt status register
INTC_NMI_IAR	EQU 0FFF8800C   ; Interrupt aknowledge register
INTC_NMI_SIE	EQU 0FFF88010   ; Set interrupt enable
INTC_NMI_CIE	EQU 0FFF88014   ; Clear interrupt enable
INTC_NMI_MER	EQU 0FFF8801C   ; Master enable register

INTC_MI_ISR		EQU 0FFF89000	; Interrupt status register
INTC_MI_IAR		EQU 0FFF8900C	; Interrupt aknowledge register
INTC_MI_SIE		EQU 0FFF89010	; Set interrupt enable
INTC_MI_CIE		EQU 0FFF89014	; Clear interrupt enable
INTC_MI_MER		EQU 0FFF8901C	; Master enable register




				ORG 0
				MOVE 10000,SP
				JP MAIN
				
;				ORG 8
;				DW 100
				
				ORG 0C
				CALL CEKAJ
				PUSH R0
				MOVE SR,R0
				PUSH R0
				LOAD R0,(GPIO1_BUTTONS)
				OR R0,R0,R0
				JR_Z PUSTENO_NMI			; gumb je pusten
				LOAD R0,(PUSTENO_CONST)
				OR R0,R0,R0
				JR_Z KRAJ_NMI				; prethodno gumb nije bio pusten
				
UPALI_NMI		LOAD R0,(PRETH_CONST)
				XOR R0,1,R0
				STORE R0,(PRETH_CONST)
				STORE R0, (GPIO0_LEDICE)
				MOVE 0,R0
				STORE R0,(PUSTENO_CONST)
				JR KRAJ_NMI

PUSTENO_NMI		MOVE 1,R0
				STORE R0,(PUSTENO_CONST)

KRAJ_NMI		POP R0
				MOVE R0,SR
				POP R0
				RETN
				
MAIN	 		MOVE %B 10000, SR 			; GIE enable
				MOVE 3,R0
				STORE R0,(INTC_NMI_MER)		; enable
				MOVE -1,R0					; nemaskirajuci
				STORE R0,(INTC_NMI_SIE)		; prekid,
				STORE R0,(GPIO1_GIER)		; globalni enable za
				STORE R0,(GPIO1_IER)		; prekide
						
LOOP_MAIN		JR LOOP_MAIN				; glavni

CEKAJ			PUSH R0
				LOAD R0,(WAIT_CONST)
PETLJA_CEKAJ	SUB R0,1,R0
				JR_NZ PETLJA_CEKAJ
				POP R0
				RET
		
PRETH_CONST		DW 0
PUSTENO_CONST	DW 1
		
WAIT_CONST	 	DW %D 10000

;				ORG 100
;				PUSH R0
;				MOVE 0FFFB, R0
;				STORE R0, (UART0_TX)
;				MOVE 3, R0
;				STORE R0, (GPIO0_LEDICE)
;				POP R0
;				RETI

		
		
		
		
		
		
		
		
		
		
		
		
		
		
		
		
		
		
		
		





