<?xml version="1.0" encoding="ASCII"?>
<pcmmm:PCM xmi:version="2.0" xmlns:xmi="http://www.omg.org/XMI" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:pcmmm="pcmmm" name="Comparison_of_AMD_CPU_microarchitectures">
  <matrices name="">
    <cells xsi:type="pcmmm:Header" name="0,0: microarchitecture" verbatim="Microarchitecture" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,1: additional features" verbatim="Additional features" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,2: pipeline stages" verbatim="Pipeline stages" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,3: thermal design power" verbatim="Thermal Design Power" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Header" name="0,4: tdp to clock speed ratio (w/ghz)" verbatim="TDP to Clock Speed Ratio (W/GHz)" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,0: k5" verbatim="K5" row="1" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,1: " verbatim="" row="1" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,2: " verbatim="" row="1" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,3: 15.8 (k5 pr100)" verbatim="15.8 (K5 PR100)" row="1" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="1,4: 158 (k5 pr100)" verbatim="158 (K5 PR100)" row="1" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,0: k6" verbatim="K6" row="2" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,1: (design by nexgen)" verbatim="(design by NexGen)" row="2" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,2: 6" verbatim="6" row="2" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,3: 20 w (pr 200)" verbatim="20 W (PR 200)" row="2" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="2,4: 100 (pr 200)" verbatim="100 (PR 200)" row="2" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,0: k6-2" verbatim="K6-2" row="3" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,1: (+3dnow!)" verbatim="(+3DNow!)" row="3" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,2: " verbatim="" row="3" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,3: 20.75 w (pr 500)" verbatim="20.75 W (PR 500)" row="3" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="3,4: 41.5 (pr 500)" verbatim="41.5 (PR 500)" row="3" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,0: k6-iii" verbatim="K6-III" row="4" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,1: motherboard-mounted l3 cache" verbatim="motherboard-mounted L3 cache" row="4" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,2: " verbatim="" row="4" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,3: 16 w (pr 450)" verbatim="16 W (PR 450)" row="4" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="4,4: 36 (pr 450)" verbatim="36 (PR 450)" row="4" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,0: k7 (athlon and athlon xp)" verbatim="K7 (Athlon and Athlon XP)" row="5" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,1: " verbatim="" row="5" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,2: " verbatim="" row="5" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,3: 62 w (athlon 1000), 74.3 w (athlon xp 3000+)" verbatim="62 W (Athlon 1000), 74.3 W (Athlon XP 3000+)" row="5" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="5,4: 62 (athlon 1000), 34.4 (athlon xp 3000+)" verbatim="62 (Athlon 1000), 34.4 (Athlon XP 3000+)" row="5" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,0: k8 (opteron / hammer)" verbatim="K8 (Opteron / Hammer)" row="6" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,1: 64 bit, integrated memory controller, hypertranspo" verbatim="64 bit, integrated memory controller, HyperTransport" row="6" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,2: " verbatim="" row="6" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,3: 55 w (opteron 246 2&#xa0;ghz)" verbatim="55 W (Opteron 246 2&#xa0;GHz)" row="6" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="6,4: 27.5 (opteron 246 2&#xa0;ghz)" verbatim="27.5 (Opteron 246 2&#xa0;GHz)" row="6" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,0: k10 / family 10h (barcelona)" verbatim="K10 / Family 10h (Barcelona)" row="7" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,1: amd-v nested paging hardware-assisted virtualizati" verbatim="AMD-V Nested Paging Hardware-assisted virtualization)" row="7" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,2: " verbatim="" row="7" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,3: 95 watt (phenom ii x6 1100t 6 cores 3.3 to 3.7 (tu" verbatim="95 Watt (Phenom II X6 1100T 6 cores 3.3 to 3.7 (turbo freq.) GHz)" row="7" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="7,4: 29 (phenom ii x6 1100t 6 cores 3.3 to 3.7 (turbo f" verbatim="29 (Phenom II X6 1100T 6 cores 3.3 to 3.7 (turbo freq.) GHz)" row="7" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,0: family 12h (fusion)" verbatim="Family 12h (Fusion)" row="8" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,1: marketed as &quot;accelerated processing unit&quot; (apu). i" verbatim="Marketed as &quot;Accelerated processing unit&quot; (APU).  Integrated with Radeon HD graphics processor. Socket FM1" row="8" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,2: " verbatim="" row="8" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,3: " verbatim="" row="8" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="8,4: " verbatim="" row="8" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,0: family 14h (bobcat)" verbatim="Family 14h (Bobcat)" row="9" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,1: amd64 low power" verbatim="AMD64 low power" row="9" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,2: " verbatim="" row="9" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,3: 9 w (c-50 1&#xa0;ghz, dual-core, 280&#xa0;mhz radeon hd 6250" verbatim="9 W (C-50 1&#xa0;GHz, dual-core, 280&#xa0;MHz Radeon HD 6250)" row="9" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="9,4: 9 (c-50 1&#xa0;ghz, dual-core, 280&#xa0;mhz radeon hd 6250)" verbatim="9 (C-50 1&#xa0;GHz, dual-core, 280&#xa0;MHz Radeon HD 6250)" row="9" rowspan="1" column="4" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,0: family 15h (bulldozer)" verbatim="Family 15h (Bulldozer)" row="10" rowspan="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,1: socket am3+, up to 8 cores" verbatim="Socket AM3+, up to 8 cores" row="10" rowspan="1" column="1" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,2: " verbatim="" row="10" rowspan="1" column="2" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,3: 125 w (fx-8150 8 cores 3.6 to 4 (turbo freq.) ghz)" verbatim="125 W (FX-8150 8 cores 3.6 to 4 (turbo freq.) GHz)" row="10" rowspan="1" column="3" colspan="1"/>
    <cells xsi:type="pcmmm:Extra" name="10,4: 35 (fx-8150 8 cores 3.6 to 4 (turbo freq.) ghz" verbatim="35 (FX-8150 8 cores 3.6 to 4 (turbo freq.) GHz" row="10" rowspan="1" column="4" colspan="1"/>
  </matrices>
</pcmmm:PCM>
