-- ==============================================================
-- Generated by Vitis HLS v2022.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity decompressor_kernel_huffmanDecoderLL_2_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    huffman_input_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    huffman_input_stream_empty_n : IN STD_LOGIC;
    huffman_input_stream_read : OUT STD_LOGIC;
    huffman_eos_stream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    huffman_eos_stream_empty_n : IN STD_LOGIC;
    huffman_eos_stream_read : OUT STD_LOGIC;
    lz77_output_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    lz77_output_stream_full_n : IN STD_LOGIC;
    lz77_output_stream_write : OUT STD_LOGIC );
end;


architecture behav of decompressor_kernel_huffmanDecoderLL_2_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (45 downto 0) := "0000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (45 downto 0) := "0000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (45 downto 0) := "0000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (45 downto 0) := "0000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (45 downto 0) := "0000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (45 downto 0) := "0000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (45 downto 0) := "0001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (45 downto 0) := "0010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (45 downto 0) := "0100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (45 downto 0) := "1000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv9_13 : STD_LOGIC_VECTOR (8 downto 0) := "000010011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv16_8B1F : STD_LOGIC_VECTOR (15 downto 0) := "1000101100011111";
    constant ap_const_lv8_78 : STD_LOGIC_VECTOR (7 downto 0) := "01111000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_3D : STD_LOGIC_VECTOR (5 downto 0) := "111101";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv9_101 : STD_LOGIC_VECTOR (8 downto 0) := "100000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal order_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal order_ce0 : STD_LOGIC;
    signal order_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n : STD_LOGIC;
    signal huffman_input_stream_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal cb_type_reg_1348 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n : STD_LOGIC;
    signal huffman_eos_stream_blk_n : STD_LOGIC;
    signal lz77_output_stream_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_phi_mux_done_0_phi_fu_316_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_870 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal ap_block_state5 : BOOLEAN;
    signal ap_block_state6 : BOOLEAN;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal reg_877 : STD_LOGIC_VECTOR (5 downto 0);
    signal reg_885 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state8 : BOOLEAN;
    signal ap_block_state14 : BOOLEAN;
    signal ap_block_state16 : BOOLEAN;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_done : STD_LOGIC;
    signal ap_block_state34 : BOOLEAN;
    signal ap_block_state35 : BOOLEAN;
    signal ap_block_state40 : BOOLEAN;
    signal ap_block_state41 : BOOLEAN;
    signal reg_892 : STD_LOGIC_VECTOR (5 downto 0);
    signal done_reg_1251 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitbuffer_1_reg_1258 : STD_LOGIC_VECTOR (31 downto 0);
    signal bits_cntr_1_reg_1264 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln955_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln955_reg_1271 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1008_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_1_reg_1280 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_fname_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_fname_reg_1286 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_2_reg_1290 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_3_reg_1296 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_4_reg_1302 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitbuffer_9_reg_1309 : STD_LOGIC_VECTOR (31 downto 0);
    signal bits_cntr_11_reg_1315 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln983_fu_960_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln983_reg_1322 : STD_LOGIC_VECTOR (7 downto 0);
    signal done_6_reg_1327 : STD_LOGIC_VECTOR (0 downto 0);
    signal dynamic_last_fu_982_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal dynamic_last_reg_1335 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_9_reg_1341 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitbuffer_20_reg_1352 : STD_LOGIC_VECTOR (28 downto 0);
    signal bits_cntr_20_fu_1010_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal bits_cntr_20_reg_1358 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1019_fu_1016_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1019_reg_1366 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1018_fu_1020_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1018_reg_1372 : STD_LOGIC_VECTOR (31 downto 0);
    signal done_17_reg_1378 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1057_fu_1024_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1057_reg_1383 : STD_LOGIC_VECTOR (4 downto 0);
    signal done_21_reg_1388 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_836_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ignoreValue_reg_1393 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal trunc_ln1060_fu_1028_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1060_reg_1413 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal bitbuffer_34_reg_1418 : STD_LOGIC_VECTOR (31 downto 0);
    signal bits_cntr_34_reg_1423 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_45_fu_1050_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_45_reg_1428 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln1069_fu_1054_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln1069_reg_1434 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal add_ln1069_fu_1063_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln1069_reg_1439 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal dynamic_nlen_fu_1073_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal dynamic_nlen_reg_1444 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal dynamic_ndist_fu_1083_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal dynamic_ndist_reg_1451 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitbuffer_35_reg_1466 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal bits_cntr_35_reg_1471 : STD_LOGIC_VECTOR (5 downto 0);
    signal done_18_reg_1477 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln891_fu_1114_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln891_reg_1483 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal bitbuffer_36_reg_1488 : STD_LOGIC_VECTOR (31 downto 0);
    signal bits_cntr_36_reg_1493 : STD_LOGIC_VECTOR (5 downto 0);
    signal done_19_reg_1498 : STD_LOGIC_VECTOR (0 downto 0);
    signal ignoreValue_1_reg_1503 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal blocks_processed_4_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal done_14_reg_1513 : STD_LOGIC_VECTOR (0 downto 0);
    signal store_length_fu_1146_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal store_length_reg_1519 : STD_LOGIC_VECTOR (15 downto 0);
    signal done_15_reg_1525 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitbuffer_30_reg_1531 : STD_LOGIC_VECTOR (31 downto 0);
    signal bits_cntr_30_reg_1537 : STD_LOGIC_VECTOR (5 downto 0);
    signal done_16_reg_1543 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_7_reg_1561 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_8_reg_1567 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_10_reg_1574 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitbuffer_22_reg_1580 : STD_LOGIC_VECTOR (31 downto 0);
    signal bits_cntr_22_reg_1585 : STD_LOGIC_VECTOR (5 downto 0);
    signal dynamic_lens_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal dynamic_lens_ce0 : STD_LOGIC;
    signal dynamic_lens_we0 : STD_LOGIC;
    signal dynamic_lens_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dynamic_lens_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal codeOffsets_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal codeOffsets_ce0 : STD_LOGIC;
    signal codeOffsets_we0 : STD_LOGIC;
    signal codeOffsets_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal codeOffsets_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal codeOffsets_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal codeOffsets_ce1 : STD_LOGIC;
    signal codeOffsets_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal codeOffsets_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal codeOffsets_1_ce0 : STD_LOGIC;
    signal codeOffsets_1_we0 : STD_LOGIC;
    signal codeOffsets_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal codeOffsets_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal codeOffsets_1_ce1 : STD_LOGIC;
    signal codeOffsets_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bl1Code_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal bl1Code_ce0 : STD_LOGIC;
    signal bl1Code_we0 : STD_LOGIC;
    signal bl1Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl1Code_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal bl1Code_1_ce0 : STD_LOGIC;
    signal bl1Code_1_we0 : STD_LOGIC;
    signal bl1Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl2Code_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal bl2Code_ce0 : STD_LOGIC;
    signal bl2Code_we0 : STD_LOGIC;
    signal bl2Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl2Code_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal bl2Code_1_ce0 : STD_LOGIC;
    signal bl2Code_1_we0 : STD_LOGIC;
    signal bl2Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl3Code_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal bl3Code_ce0 : STD_LOGIC;
    signal bl3Code_we0 : STD_LOGIC;
    signal bl3Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl3Code_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal bl3Code_1_ce0 : STD_LOGIC;
    signal bl3Code_1_we0 : STD_LOGIC;
    signal bl3Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl4Code_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal bl4Code_ce0 : STD_LOGIC;
    signal bl4Code_we0 : STD_LOGIC;
    signal bl4Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl4Code_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal bl4Code_1_ce0 : STD_LOGIC;
    signal bl4Code_1_we0 : STD_LOGIC;
    signal bl4Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl5Code_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bl5Code_ce0 : STD_LOGIC;
    signal bl5Code_we0 : STD_LOGIC;
    signal bl5Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl5Code_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bl5Code_1_ce0 : STD_LOGIC;
    signal bl5Code_1_we0 : STD_LOGIC;
    signal bl5Code_1_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl5Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl6Code_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal bl6Code_ce0 : STD_LOGIC;
    signal bl6Code_we0 : STD_LOGIC;
    signal bl6Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl6Code_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal bl6Code_1_ce0 : STD_LOGIC;
    signal bl6Code_1_we0 : STD_LOGIC;
    signal bl6Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl7Code_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal bl7Code_ce0 : STD_LOGIC;
    signal bl7Code_we0 : STD_LOGIC;
    signal bl7Code_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl7Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl7Code_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal bl7Code_1_ce0 : STD_LOGIC;
    signal bl7Code_1_we0 : STD_LOGIC;
    signal bl7Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl8Code_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl8Code_ce0 : STD_LOGIC;
    signal bl8Code_we0 : STD_LOGIC;
    signal bl8Code_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl8Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl8Code_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl8Code_1_ce0 : STD_LOGIC;
    signal bl8Code_1_we0 : STD_LOGIC;
    signal bl8Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl9Code_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl9Code_ce0 : STD_LOGIC;
    signal bl9Code_we0 : STD_LOGIC;
    signal bl9Code_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl9Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl9Code_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl9Code_1_ce0 : STD_LOGIC;
    signal bl9Code_1_we0 : STD_LOGIC;
    signal bl9Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl10Code_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl10Code_ce0 : STD_LOGIC;
    signal bl10Code_we0 : STD_LOGIC;
    signal bl10Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl10Code_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl10Code_1_ce0 : STD_LOGIC;
    signal bl10Code_1_we0 : STD_LOGIC;
    signal bl10Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl11Code_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl11Code_ce0 : STD_LOGIC;
    signal bl11Code_we0 : STD_LOGIC;
    signal bl11Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl11Code_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl11Code_1_ce0 : STD_LOGIC;
    signal bl11Code_1_we0 : STD_LOGIC;
    signal bl11Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl12Code_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl12Code_ce0 : STD_LOGIC;
    signal bl12Code_we0 : STD_LOGIC;
    signal bl12Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl12Code_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl12Code_1_ce0 : STD_LOGIC;
    signal bl12Code_1_we0 : STD_LOGIC;
    signal bl12Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl13Code_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl13Code_ce0 : STD_LOGIC;
    signal bl13Code_we0 : STD_LOGIC;
    signal bl13Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl13Code_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl13Code_1_ce0 : STD_LOGIC;
    signal bl13Code_1_we0 : STD_LOGIC;
    signal bl13Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl14Code_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl14Code_ce0 : STD_LOGIC;
    signal bl14Code_we0 : STD_LOGIC;
    signal bl14Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl14Code_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl14Code_1_ce0 : STD_LOGIC;
    signal bl14Code_1_we0 : STD_LOGIC;
    signal bl14Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl15Code_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl15Code_ce0 : STD_LOGIC;
    signal bl15Code_we0 : STD_LOGIC;
    signal bl15Code_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bl15Code_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bl15Code_1_ce0 : STD_LOGIC;
    signal bl15Code_1_we0 : STD_LOGIC;
    signal bl15Code_1_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_loadBitStreamLL_fu_580_ap_start : STD_LOGIC;
    signal grp_loadBitStreamLL_fu_580_ap_done : STD_LOGIC;
    signal grp_loadBitStreamLL_fu_580_ap_idle : STD_LOGIC;
    signal grp_loadBitStreamLL_fu_580_ap_ready : STD_LOGIC;
    signal grp_loadBitStreamLL_fu_580_bitbuffer_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_loadBitStreamLL_fu_580_bits_cntr_read_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_loadBitStreamLL_fu_580_bits_cntr_read : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_loadBitStreamLL_fu_580_huffman_input_stream_read : STD_LOGIC;
    signal grp_loadBitStreamLL_fu_580_huffman_eos_stream_read : STD_LOGIC;
    signal grp_loadBitStreamLL_fu_580_done_read_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_loadBitStreamLL_fu_580_done_read : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_loadBitStreamLL_fu_580_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_loadBitStreamLL_fu_580_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_loadBitStreamLL_fu_580_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_discardBitStreamLL_fu_600_ap_ready : STD_LOGIC;
    signal grp_discardBitStreamLL_fu_600_bitbuffer_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_discardBitStreamLL_fu_600_bits_cntr_read : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_discardBitStreamLL_fu_600_n_bits_val : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_discardBitStreamLL_fu_600_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_discardBitStreamLL_fu_600_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ret29_discardBitStreamLL_fu_610_ap_ready : STD_LOGIC;
    signal call_ret29_discardBitStreamLL_fu_610_bitbuffer_read : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret29_discardBitStreamLL_fu_610_bits_cntr_read : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ret29_discardBitStreamLL_fu_610_n_bits_val : STD_LOGIC_VECTOR (4 downto 0);
    signal call_ret29_discardBitStreamLL_fu_610_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret29_discardBitStreamLL_fu_610_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal call_ret30_discardBitStreamLL_fu_618_ap_ready : STD_LOGIC;
    signal call_ret30_discardBitStreamLL_fu_618_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret30_discardBitStreamLL_fu_618_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_discardBitStreamLL_fu_626_ap_ready : STD_LOGIC;
    signal grp_discardBitStreamLL_fu_626_bitbuffer_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_discardBitStreamLL_fu_626_bits_cntr_read : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_discardBitStreamLL_fu_626_n_bits_val : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_discardBitStreamLL_fu_626_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_discardBitStreamLL_fu_626_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_start : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_done : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_idle : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_ready : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_huffman_input_stream_read : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_huffman_eos_stream_read : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_done_1346_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_done_1346_out_ap_vld : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bits_cntr_1340_out : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bits_cntr_1340_out_ap_vld : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bitbuffer_1333_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bitbuffer_1333_out_ap_vld : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_start : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_idle : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_ready : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_ce0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_we0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_ce0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_we0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_ce0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_we0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_ce0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_we0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_ce0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_we0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_ce0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_we0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_huffmanBytegenLL_fu_661_ap_start : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_ap_done : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_ap_idle : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_ap_ready : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_p_bitbuffer_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bits_cntr_read : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_huffmanBytegenLL_fu_661_lz77_output_stream_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_huffmanBytegenLL_fu_661_lz77_output_stream_write : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_huffman_eos_stream_read : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_huffman_input_stream_read : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_codeOffsets_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_huffmanBytegenLL_fu_661_codeOffsets_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_codeOffsets_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_huffmanBytegenLL_fu_661_codeOffsets_0_ce1 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_codeOffsets_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_huffmanBytegenLL_fu_661_codeOffsets_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_codeOffsets_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_huffmanBytegenLL_fu_661_codeOffsets_1_ce1 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl1Codes_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl1Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl1Codes_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl1Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl2Codes_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl2Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl2Codes_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl2Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl3Codes_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl3Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl3Codes_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl3Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl4Codes_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl4Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl4Codes_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl4Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl5Codes_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl5Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl5Codes_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl5Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl6Codes_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl6Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl6Codes_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl6Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl7Codes_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl7Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl7Codes_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl7Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl8Codes_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl8Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl8Codes_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl8Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl9Codes_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl9Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl9Codes_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl9Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl10Codes_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl10Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl10Codes_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl10Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl11Codes_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl11Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl11Codes_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl11Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl12Codes_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl12Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl12Codes_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl12Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl13Codes_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl13Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl13Codes_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl13Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl14Codes_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl14Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl14Codes_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl14Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl15Codes_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl15Codes_0_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_bl15Codes_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_huffmanBytegenLL_fu_661_bl15Codes_1_ce0 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_p_read2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_huffmanBytegenLL_fu_661_ignoreValue : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_huffmanBytegenLL_fu_661_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_huffmanBytegenLL_fu_661_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_huffmanBytegenLL_fu_661_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_start : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_done : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_idle : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_ready : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_ce0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_we0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_huffman_input_stream_read : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_huffman_eos_stream_read : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_done_9_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_done_9_out_ap_vld : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_bits_cntr_7_out : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_bits_cntr_7_out_ap_vld : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_bitbuffer_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_bitbuffer_9_out_ap_vld : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_order_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_order_ce0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_call_ret29_discardBitStreamLL_fu_610_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_call_ret29_discardBitStreamLL_fu_610_p_din2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_call_ret29_discardBitStreamLL_fu_610_p_din3 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_start : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_done : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_idle : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_ready : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_ce0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_we0 : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_order_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_order_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_ap_start : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_ap_done : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_ap_idle : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_ap_ready : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_lens_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_lens_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_codes_val : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_codeOffsets_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_codeOffsets_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_codeOffsets_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_codeOffsets_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl1Codes_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl1Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl1Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl1Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl2Codes_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl2Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl2Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl2Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl3Codes_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl3Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl3Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl3Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl4Codes_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl4Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl4Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl4Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl5Codes_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl5Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl5Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl5Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl6Codes_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl6Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl6Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl6Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl7Codes_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl7Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl7Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl7Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl8Codes_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl8Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl8Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl8Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl9Codes_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl9Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl9Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl9Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl10Codes_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl10Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl10Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl10Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl11Codes_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl11Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl11Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl11Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl12Codes_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl12Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl12Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl12Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl13Codes_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl13Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl13Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl13Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl14Codes_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl14Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl14Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl14Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl15Codes_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_bl15Codes_ce0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl15Codes_we0 : STD_LOGIC;
    signal grp_code_generator_array_dyn_new_fu_737_bl15Codes_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_code_generator_array_dyn_new_fu_737_idx : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_byteGen_fu_762_ap_start : STD_LOGIC;
    signal grp_byteGen_fu_762_ap_done : STD_LOGIC;
    signal grp_byteGen_fu_762_ap_idle : STD_LOGIC;
    signal grp_byteGen_fu_762_ap_ready : STD_LOGIC;
    signal grp_byteGen_fu_762_codeOffsets_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_byteGen_fu_762_codeOffsets_ce0 : STD_LOGIC;
    signal grp_byteGen_fu_762_codeOffsets_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_byteGen_fu_762_codeOffsets_ce1 : STD_LOGIC;
    signal grp_byteGen_fu_762_bl1Codes_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_byteGen_fu_762_bl1Codes_ce0 : STD_LOGIC;
    signal grp_byteGen_fu_762_bl2Codes_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_byteGen_fu_762_bl2Codes_ce0 : STD_LOGIC;
    signal grp_byteGen_fu_762_bl3Codes_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_byteGen_fu_762_bl3Codes_ce0 : STD_LOGIC;
    signal grp_byteGen_fu_762_bl4Codes_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_byteGen_fu_762_bl4Codes_ce0 : STD_LOGIC;
    signal grp_byteGen_fu_762_bl5Codes_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_byteGen_fu_762_bl5Codes_ce0 : STD_LOGIC;
    signal grp_byteGen_fu_762_bl6Codes_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_byteGen_fu_762_bl6Codes_ce0 : STD_LOGIC;
    signal grp_byteGen_fu_762_bl7Codes_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_byteGen_fu_762_bl7Codes_ce0 : STD_LOGIC;
    signal grp_byteGen_fu_762_lens_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_byteGen_fu_762_lens_ce0 : STD_LOGIC;
    signal grp_byteGen_fu_762_lens_we0 : STD_LOGIC;
    signal grp_byteGen_fu_762_lens_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_byteGen_fu_762_huffman_eos_stream_read : STD_LOGIC;
    signal grp_byteGen_fu_762_huffman_input_stream_read : STD_LOGIC;
    signal grp_byteGen_fu_762_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_byteGen_fu_762_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_byteGen_fu_762_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_start : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_done : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_idle : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_ready : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_huffman_eos_stream_read : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_lz77_output_stream_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_lz77_output_stream_write : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_huffman_input_stream_read : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_done_6_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_done_6_out_ap_vld : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_bitbuffer_6338_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_bitbuffer_6338_out_ap_vld : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_bits_cntr_5_out : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_bits_cntr_5_out_ap_vld : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_start : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_done : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_idle : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_ready : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_huffman_eos_stream_read : STD_LOGIC;
    signal grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_huffman_input_stream_read : STD_LOGIC;
    signal done_0_reg_312 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal isMultipleFiles_reg_323 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMultipleFiles_1_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_done_4349_phi_fu_338_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_4349_reg_335 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_block_state7 : BOOLEAN;
    signal ap_phi_mux_bits_cntr_4343_phi_fu_350_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal bits_cntr_4343_reg_347 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_bitbuffer_4336_phi_fu_362_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitbuffer_4336_reg_359 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_isMultipleFiles_130_phi_fu_375_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMultipleFiles_130_reg_371 : STD_LOGIC_VECTOR (0 downto 0);
    signal isGzip_028_reg_387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_blocks_processed_1_phi_fu_408_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal blocks_processed_1_reg_404 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_5_reg_419 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_done_11_phi_fu_480_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state33_on_subcall_done : BOOLEAN;
    signal bits_cntr_5344_reg_430 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_bits_cntr_9_phi_fu_497_p10 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitbuffer_5337_reg_441 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_bitbuffer_11_phi_fu_514_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal blocks_processed_2_reg_452 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_11_reg_476 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal icmp_ln1035_fu_1150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bits_cntr_9_reg_493 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitbuffer_11_reg_510 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_blocks_processed_3_phi_fu_532_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal blocks_processed_3_reg_527 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_13_reg_549 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state45 : BOOLEAN;
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal bits_cntr_10_reg_562 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitbuffer_12_reg_571 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1022_2_fu_1134_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bits_cntr_25_fu_1139_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1182_fu_1168_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (45 downto 0);
    signal ap_NS_fsm_state15 : STD_LOGIC;
    signal grp_huffmanBytegenLL_fu_661_ap_start_reg : STD_LOGIC := '0';
    signal grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_code_generator_array_dyn_new_fu_737_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal grp_byteGen_fu_762_ap_start_reg : STD_LOGIC := '0';
    signal grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_start_reg : STD_LOGIC := '0';
    signal bitbuffer_0_fu_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal bits_cntr_0_fu_132 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal ap_block_state2 : BOOLEAN;
    signal magic_number_fu_918_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln953_1_fu_922_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal blocks_processed_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_944_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal bitbuffer_37_cast_cast_fu_1060_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1057_fu_1070_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1060_fu_1080_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1022_1_fu_1126_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal bitbuffer_25_fu_1129_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln1022_fu_1123_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal leftOverBits_fu_1164_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln1009_fu_976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_block_state13 : BOOLEAN;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_block_state31 : BOOLEAN;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_block_state36 : BOOLEAN;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_block_state44 : BOOLEAN;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component decompressor_kernel_loadBitStreamLL IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bitbuffer_read : IN STD_LOGIC_VECTOR (31 downto 0);
        bits_cntr_read_2 : IN STD_LOGIC_VECTOR (5 downto 0);
        bits_cntr_read : IN STD_LOGIC_VECTOR (5 downto 0);
        huffman_input_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        huffman_input_stream_empty_n : IN STD_LOGIC;
        huffman_input_stream_read : OUT STD_LOGIC;
        huffman_eos_stream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        huffman_eos_stream_empty_n : IN STD_LOGIC;
        huffman_eos_stream_read : OUT STD_LOGIC;
        done_read_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        done_read : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        huffman_input_stream_blk_n : OUT STD_LOGIC;
        huffman_eos_stream_blk_n : OUT STD_LOGIC );
    end component;


    component decompressor_kernel_discardBitStreamLL IS
    port (
        ap_ready : OUT STD_LOGIC;
        bitbuffer_read : IN STD_LOGIC_VECTOR (31 downto 0);
        bits_cntr_read : IN STD_LOGIC_VECTOR (5 downto 0);
        n_bits_val : IN STD_LOGIC_VECTOR (4 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_read_fname IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        huffman_input_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        huffman_input_stream_empty_n : IN STD_LOGIC;
        huffman_input_stream_read : OUT STD_LOGIC;
        huffman_eos_stream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        huffman_eos_stream_empty_n : IN STD_LOGIC;
        huffman_eos_stream_read : OUT STD_LOGIC;
        done_17 : IN STD_LOGIC_VECTOR (0 downto 0);
        bits_cntr_16 : IN STD_LOGIC_VECTOR (5 downto 0);
        bitbuffer_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitbuffer_14 : IN STD_LOGIC_VECTOR (7 downto 0);
        done_1346_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        done_1346_out_ap_vld : OUT STD_LOGIC;
        bits_cntr_1340_out : OUT STD_LOGIC_VECTOR (5 downto 0);
        bits_cntr_1340_out_ap_vld : OUT STD_LOGIC;
        bitbuffer_1333_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        bitbuffer_1333_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bl8Code_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl8Code_ce0 : OUT STD_LOGIC;
        bl8Code_we0 : OUT STD_LOGIC;
        bl8Code_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        codeOffsets_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        codeOffsets_ce0 : OUT STD_LOGIC;
        codeOffsets_we0 : OUT STD_LOGIC;
        codeOffsets_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        codeOffsets_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        codeOffsets_1_ce0 : OUT STD_LOGIC;
        codeOffsets_1_we0 : OUT STD_LOGIC;
        codeOffsets_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        bl9Code_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl9Code_ce0 : OUT STD_LOGIC;
        bl9Code_we0 : OUT STD_LOGIC;
        bl9Code_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl7Code_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        bl7Code_ce0 : OUT STD_LOGIC;
        bl7Code_we0 : OUT STD_LOGIC;
        bl7Code_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl5Code_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bl5Code_1_ce0 : OUT STD_LOGIC;
        bl5Code_1_we0 : OUT STD_LOGIC;
        bl5Code_1_d0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component decompressor_kernel_huffmanBytegenLL IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_bitbuffer_read : IN STD_LOGIC_VECTOR (31 downto 0);
        bits_cntr_read : IN STD_LOGIC_VECTOR (5 downto 0);
        lz77_output_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        lz77_output_stream_full_n : IN STD_LOGIC;
        lz77_output_stream_write : OUT STD_LOGIC;
        huffman_eos_stream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        huffman_eos_stream_empty_n : IN STD_LOGIC;
        huffman_eos_stream_read : OUT STD_LOGIC;
        huffman_input_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        huffman_input_stream_empty_n : IN STD_LOGIC;
        huffman_input_stream_read : OUT STD_LOGIC;
        codeOffsets_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        codeOffsets_0_ce0 : OUT STD_LOGIC;
        codeOffsets_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        codeOffsets_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        codeOffsets_0_ce1 : OUT STD_LOGIC;
        codeOffsets_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        codeOffsets_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        codeOffsets_1_ce0 : OUT STD_LOGIC;
        codeOffsets_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        codeOffsets_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        codeOffsets_1_ce1 : OUT STD_LOGIC;
        codeOffsets_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        bl1Codes_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        bl1Codes_0_ce0 : OUT STD_LOGIC;
        bl1Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl1Codes_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        bl1Codes_1_ce0 : OUT STD_LOGIC;
        bl1Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl2Codes_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        bl2Codes_0_ce0 : OUT STD_LOGIC;
        bl2Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl2Codes_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        bl2Codes_1_ce0 : OUT STD_LOGIC;
        bl2Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl3Codes_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        bl3Codes_0_ce0 : OUT STD_LOGIC;
        bl3Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl3Codes_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        bl3Codes_1_ce0 : OUT STD_LOGIC;
        bl3Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl4Codes_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        bl4Codes_0_ce0 : OUT STD_LOGIC;
        bl4Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl4Codes_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        bl4Codes_1_ce0 : OUT STD_LOGIC;
        bl4Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl5Codes_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bl5Codes_0_ce0 : OUT STD_LOGIC;
        bl5Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl5Codes_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bl5Codes_1_ce0 : OUT STD_LOGIC;
        bl5Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl6Codes_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        bl6Codes_0_ce0 : OUT STD_LOGIC;
        bl6Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl6Codes_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        bl6Codes_1_ce0 : OUT STD_LOGIC;
        bl6Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl7Codes_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        bl7Codes_0_ce0 : OUT STD_LOGIC;
        bl7Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl7Codes_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        bl7Codes_1_ce0 : OUT STD_LOGIC;
        bl7Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl8Codes_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl8Codes_0_ce0 : OUT STD_LOGIC;
        bl8Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl8Codes_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl8Codes_1_ce0 : OUT STD_LOGIC;
        bl8Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl9Codes_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl9Codes_0_ce0 : OUT STD_LOGIC;
        bl9Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl9Codes_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl9Codes_1_ce0 : OUT STD_LOGIC;
        bl9Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl10Codes_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl10Codes_0_ce0 : OUT STD_LOGIC;
        bl10Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl10Codes_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl10Codes_1_ce0 : OUT STD_LOGIC;
        bl10Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl11Codes_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl11Codes_0_ce0 : OUT STD_LOGIC;
        bl11Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl11Codes_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl11Codes_1_ce0 : OUT STD_LOGIC;
        bl11Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl12Codes_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl12Codes_0_ce0 : OUT STD_LOGIC;
        bl12Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl12Codes_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl12Codes_1_ce0 : OUT STD_LOGIC;
        bl12Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl13Codes_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl13Codes_0_ce0 : OUT STD_LOGIC;
        bl13Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl13Codes_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl13Codes_1_ce0 : OUT STD_LOGIC;
        bl13Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl14Codes_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl14Codes_0_ce0 : OUT STD_LOGIC;
        bl14Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl14Codes_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl14Codes_1_ce0 : OUT STD_LOGIC;
        bl14Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl15Codes_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl15Codes_0_ce0 : OUT STD_LOGIC;
        bl15Codes_0_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl15Codes_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl15Codes_1_ce0 : OUT STD_LOGIC;
        bl15Codes_1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (0 downto 0);
        ignoreValue : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        done_26 : IN STD_LOGIC_VECTOR (0 downto 0);
        bits_cntr_39 : IN STD_LOGIC_VECTOR (5 downto 0);
        bitbuffer_37 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln1069_1 : IN STD_LOGIC_VECTOR (3 downto 0);
        dynamic_lens_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        dynamic_lens_ce0 : OUT STD_LOGIC;
        dynamic_lens_we0 : OUT STD_LOGIC;
        dynamic_lens_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        huffman_input_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        huffman_input_stream_empty_n : IN STD_LOGIC;
        huffman_input_stream_read : OUT STD_LOGIC;
        huffman_eos_stream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        huffman_eos_stream_empty_n : IN STD_LOGIC;
        huffman_eos_stream_read : OUT STD_LOGIC;
        done_9_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        done_9_out_ap_vld : OUT STD_LOGIC;
        bits_cntr_7_out : OUT STD_LOGIC_VECTOR (5 downto 0);
        bits_cntr_7_out_ap_vld : OUT STD_LOGIC;
        bitbuffer_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        bitbuffer_9_out_ap_vld : OUT STD_LOGIC;
        order_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        order_ce0 : OUT STD_LOGIC;
        order_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
        call_ret29_discardBitStreamLL_fu_610_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        call_ret29_discardBitStreamLL_fu_610_p_din2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        call_ret29_discardBitStreamLL_fu_610_p_din3 : OUT STD_LOGIC_VECTOR (4 downto 0);
        call_ret29_discardBitStreamLL_fu_610_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        call_ret29_discardBitStreamLL_fu_610_p_dout0_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        call_ret29_discardBitStreamLL_fu_610_p_ready : IN STD_LOGIC );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln1069 : IN STD_LOGIC_VECTOR (4 downto 0);
        dynamic_lens_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        dynamic_lens_ce0 : OUT STD_LOGIC;
        dynamic_lens_we0 : OUT STD_LOGIC;
        dynamic_lens_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        order_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        order_ce0 : OUT STD_LOGIC;
        order_q0 : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component decompressor_kernel_code_generator_array_dyn_new IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lens_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        lens_ce0 : OUT STD_LOGIC;
        lens_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
        codes_val : IN STD_LOGIC_VECTOR (8 downto 0);
        codeOffsets_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        codeOffsets_ce0 : OUT STD_LOGIC;
        codeOffsets_we0 : OUT STD_LOGIC;
        codeOffsets_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        bl1Codes_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        bl1Codes_ce0 : OUT STD_LOGIC;
        bl1Codes_we0 : OUT STD_LOGIC;
        bl1Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl2Codes_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        bl2Codes_ce0 : OUT STD_LOGIC;
        bl2Codes_we0 : OUT STD_LOGIC;
        bl2Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl3Codes_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        bl3Codes_ce0 : OUT STD_LOGIC;
        bl3Codes_we0 : OUT STD_LOGIC;
        bl3Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl4Codes_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        bl4Codes_ce0 : OUT STD_LOGIC;
        bl4Codes_we0 : OUT STD_LOGIC;
        bl4Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl5Codes_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bl5Codes_ce0 : OUT STD_LOGIC;
        bl5Codes_we0 : OUT STD_LOGIC;
        bl5Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl6Codes_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        bl6Codes_ce0 : OUT STD_LOGIC;
        bl6Codes_we0 : OUT STD_LOGIC;
        bl6Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl7Codes_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        bl7Codes_ce0 : OUT STD_LOGIC;
        bl7Codes_we0 : OUT STD_LOGIC;
        bl7Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl8Codes_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl8Codes_ce0 : OUT STD_LOGIC;
        bl8Codes_we0 : OUT STD_LOGIC;
        bl8Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl9Codes_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl9Codes_ce0 : OUT STD_LOGIC;
        bl9Codes_we0 : OUT STD_LOGIC;
        bl9Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl10Codes_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl10Codes_ce0 : OUT STD_LOGIC;
        bl10Codes_we0 : OUT STD_LOGIC;
        bl10Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl11Codes_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl11Codes_ce0 : OUT STD_LOGIC;
        bl11Codes_we0 : OUT STD_LOGIC;
        bl11Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl12Codes_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl12Codes_ce0 : OUT STD_LOGIC;
        bl12Codes_we0 : OUT STD_LOGIC;
        bl12Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl13Codes_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl13Codes_ce0 : OUT STD_LOGIC;
        bl13Codes_we0 : OUT STD_LOGIC;
        bl13Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl14Codes_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl14Codes_ce0 : OUT STD_LOGIC;
        bl14Codes_we0 : OUT STD_LOGIC;
        bl14Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        bl15Codes_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bl15Codes_ce0 : OUT STD_LOGIC;
        bl15Codes_we0 : OUT STD_LOGIC;
        bl15Codes_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        idx : IN STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component decompressor_kernel_byteGen IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (5 downto 0);
        codeOffsets_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        codeOffsets_ce0 : OUT STD_LOGIC;
        codeOffsets_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        codeOffsets_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        codeOffsets_ce1 : OUT STD_LOGIC;
        codeOffsets_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        bl1Codes_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        bl1Codes_ce0 : OUT STD_LOGIC;
        bl1Codes_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl2Codes_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        bl2Codes_ce0 : OUT STD_LOGIC;
        bl2Codes_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl3Codes_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        bl3Codes_ce0 : OUT STD_LOGIC;
        bl3Codes_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl4Codes_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        bl4Codes_ce0 : OUT STD_LOGIC;
        bl4Codes_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl5Codes_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bl5Codes_ce0 : OUT STD_LOGIC;
        bl5Codes_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl6Codes_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        bl6Codes_ce0 : OUT STD_LOGIC;
        bl6Codes_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        bl7Codes_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        bl7Codes_ce0 : OUT STD_LOGIC;
        bl7Codes_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        lens_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        lens_ce0 : OUT STD_LOGIC;
        lens_we0 : OUT STD_LOGIC;
        lens_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        huffman_eos_stream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        huffman_eos_stream_empty_n : IN STD_LOGIC;
        huffman_eos_stream_read : OUT STD_LOGIC;
        huffman_input_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        huffman_input_stream_empty_n : IN STD_LOGIC;
        huffman_input_stream_read : OUT STD_LOGIC;
        nlen_val : IN STD_LOGIC_VECTOR (8 downto 0);
        ndist_val : IN STD_LOGIC_VECTOR (5 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        huffman_eos_stream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        huffman_eos_stream_empty_n : IN STD_LOGIC;
        huffman_eos_stream_read : OUT STD_LOGIC;
        lz77_output_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        lz77_output_stream_full_n : IN STD_LOGIC;
        lz77_output_stream_write : OUT STD_LOGIC;
        huffman_input_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        huffman_input_stream_empty_n : IN STD_LOGIC;
        huffman_input_stream_read : OUT STD_LOGIC;
        done_25 : IN STD_LOGIC_VECTOR (0 downto 0);
        bitbuffer_33 : IN STD_LOGIC_VECTOR (31 downto 0);
        bits_cntr_35 : IN STD_LOGIC_VECTOR (5 downto 0);
        empty : IN STD_LOGIC_VECTOR (15 downto 0);
        done_6_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        done_6_out_ap_vld : OUT STD_LOGIC;
        bitbuffer_6338_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        bitbuffer_6338_out_ap_vld : OUT STD_LOGIC;
        bits_cntr_5_out : OUT STD_LOGIC_VECTOR (5 downto 0);
        bits_cntr_5_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        huffman_eos_stream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        huffman_eos_stream_empty_n : IN STD_LOGIC;
        huffman_eos_stream_read : OUT STD_LOGIC;
        huffman_input_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        huffman_input_stream_empty_n : IN STD_LOGIC;
        huffman_input_stream_read : OUT STD_LOGIC;
        done_19 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_s_order_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_s_dynamic_lens_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_s_codeOffsets_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_s_bl1Code_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_s_bl2Code_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_s_bl3Code_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_s_bl4Code_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_s_bl5Code_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_s_bl6Code_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_s_bl7Code_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;



begin
    order_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_order_ROM_AUTO_1R
    generic map (
        DataWidth => 5,
        AddressRange => 19,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => order_address0,
        ce0 => order_ce0,
        q0 => order_q0);

    dynamic_lens_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_dynamic_lens_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 5,
        AddressRange => 318,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dynamic_lens_address0,
        ce0 => dynamic_lens_ce0,
        we0 => dynamic_lens_we0,
        d0 => dynamic_lens_d0,
        q0 => dynamic_lens_q0);

    codeOffsets_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_codeOffsets_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => codeOffsets_address0,
        ce0 => codeOffsets_ce0,
        we0 => codeOffsets_we0,
        d0 => codeOffsets_d0,
        q0 => codeOffsets_q0,
        address1 => codeOffsets_address1,
        ce1 => codeOffsets_ce1,
        q1 => codeOffsets_q1);

    codeOffsets_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_codeOffsets_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => codeOffsets_1_address0,
        ce0 => codeOffsets_1_ce0,
        we0 => codeOffsets_1_we0,
        d0 => codeOffsets_1_d0,
        q0 => codeOffsets_1_q0,
        address1 => grp_huffmanBytegenLL_fu_661_codeOffsets_1_address1,
        ce1 => codeOffsets_1_ce1,
        q1 => codeOffsets_1_q1);

    bl1Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl1Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl1Code_address0,
        ce0 => bl1Code_ce0,
        we0 => bl1Code_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl1Codes_d0,
        q0 => bl1Code_q0);

    bl1Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl1Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl1Code_1_address0,
        ce0 => bl1Code_1_ce0,
        we0 => bl1Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl1Codes_d0,
        q0 => bl1Code_1_q0);

    bl2Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl2Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl2Code_address0,
        ce0 => bl2Code_ce0,
        we0 => bl2Code_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl2Codes_d0,
        q0 => bl2Code_q0);

    bl2Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl2Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl2Code_1_address0,
        ce0 => bl2Code_1_ce0,
        we0 => bl2Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl2Codes_d0,
        q0 => bl2Code_1_q0);

    bl3Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl3Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl3Code_address0,
        ce0 => bl3Code_ce0,
        we0 => bl3Code_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl3Codes_d0,
        q0 => bl3Code_q0);

    bl3Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl3Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl3Code_1_address0,
        ce0 => bl3Code_1_ce0,
        we0 => bl3Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl3Codes_d0,
        q0 => bl3Code_1_q0);

    bl4Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl4Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl4Code_address0,
        ce0 => bl4Code_ce0,
        we0 => bl4Code_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl4Codes_d0,
        q0 => bl4Code_q0);

    bl4Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl4Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl4Code_1_address0,
        ce0 => bl4Code_1_ce0,
        we0 => bl4Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl4Codes_d0,
        q0 => bl4Code_1_q0);

    bl5Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl5Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl5Code_address0,
        ce0 => bl5Code_ce0,
        we0 => bl5Code_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl5Codes_d0,
        q0 => bl5Code_q0);

    bl5Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl5Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl5Code_1_address0,
        ce0 => bl5Code_1_ce0,
        we0 => bl5Code_1_we0,
        d0 => bl5Code_1_d0,
        q0 => bl5Code_1_q0);

    bl6Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl6Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl6Code_address0,
        ce0 => bl6Code_ce0,
        we0 => bl6Code_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl6Codes_d0,
        q0 => bl6Code_q0);

    bl6Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl6Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl6Code_1_address0,
        ce0 => bl6Code_1_ce0,
        we0 => bl6Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl6Codes_d0,
        q0 => bl6Code_1_q0);

    bl7Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl7Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl7Code_address0,
        ce0 => bl7Code_ce0,
        we0 => bl7Code_we0,
        d0 => bl7Code_d0,
        q0 => bl7Code_q0);

    bl7Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl7Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl7Code_1_address0,
        ce0 => bl7Code_1_ce0,
        we0 => bl7Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl7Codes_d0,
        q0 => bl7Code_1_q0);

    bl8Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl8Code_address0,
        ce0 => bl8Code_ce0,
        we0 => bl8Code_we0,
        d0 => bl8Code_d0,
        q0 => bl8Code_q0);

    bl8Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl8Code_1_address0,
        ce0 => bl8Code_1_ce0,
        we0 => bl8Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl8Codes_d0,
        q0 => bl8Code_1_q0);

    bl9Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl9Code_address0,
        ce0 => bl9Code_ce0,
        we0 => bl9Code_we0,
        d0 => bl9Code_d0,
        q0 => bl9Code_q0);

    bl9Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl9Code_1_address0,
        ce0 => bl9Code_1_ce0,
        we0 => bl9Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl9Codes_d0,
        q0 => bl9Code_1_q0);

    bl10Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl10Code_address0,
        ce0 => bl10Code_ce0,
        we0 => bl10Code_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl10Codes_d0,
        q0 => bl10Code_q0);

    bl10Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl10Code_1_address0,
        ce0 => bl10Code_1_ce0,
        we0 => bl10Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl10Codes_d0,
        q0 => bl10Code_1_q0);

    bl11Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl11Code_address0,
        ce0 => bl11Code_ce0,
        we0 => bl11Code_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl11Codes_d0,
        q0 => bl11Code_q0);

    bl11Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl11Code_1_address0,
        ce0 => bl11Code_1_ce0,
        we0 => bl11Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl11Codes_d0,
        q0 => bl11Code_1_q0);

    bl12Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl12Code_address0,
        ce0 => bl12Code_ce0,
        we0 => bl12Code_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl12Codes_d0,
        q0 => bl12Code_q0);

    bl12Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl12Code_1_address0,
        ce0 => bl12Code_1_ce0,
        we0 => bl12Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl12Codes_d0,
        q0 => bl12Code_1_q0);

    bl13Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl13Code_address0,
        ce0 => bl13Code_ce0,
        we0 => bl13Code_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl13Codes_d0,
        q0 => bl13Code_q0);

    bl13Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl13Code_1_address0,
        ce0 => bl13Code_1_ce0,
        we0 => bl13Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl13Codes_d0,
        q0 => bl13Code_1_q0);

    bl14Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl14Code_address0,
        ce0 => bl14Code_ce0,
        we0 => bl14Code_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl14Codes_d0,
        q0 => bl14Code_q0);

    bl14Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl14Code_1_address0,
        ce0 => bl14Code_1_ce0,
        we0 => bl14Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl14Codes_d0,
        q0 => bl14Code_1_q0);

    bl15Code_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl15Code_address0,
        ce0 => bl15Code_ce0,
        we0 => bl15Code_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl15Codes_d0,
        q0 => bl15Code_q0);

    bl15Code_1_U : component decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bl15Code_1_address0,
        ce0 => bl15Code_1_ce0,
        we0 => bl15Code_1_we0,
        d0 => grp_code_generator_array_dyn_new_fu_737_bl15Codes_d0,
        q0 => bl15Code_1_q0);

    grp_loadBitStreamLL_fu_580 : component decompressor_kernel_loadBitStreamLL
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_loadBitStreamLL_fu_580_ap_start,
        ap_done => grp_loadBitStreamLL_fu_580_ap_done,
        ap_idle => grp_loadBitStreamLL_fu_580_ap_idle,
        ap_ready => grp_loadBitStreamLL_fu_580_ap_ready,
        bitbuffer_read => grp_loadBitStreamLL_fu_580_bitbuffer_read,
        bits_cntr_read_2 => grp_loadBitStreamLL_fu_580_bits_cntr_read_2,
        bits_cntr_read => grp_loadBitStreamLL_fu_580_bits_cntr_read,
        huffman_input_stream_dout => huffman_input_stream_dout,
        huffman_input_stream_empty_n => huffman_input_stream_empty_n,
        huffman_input_stream_read => grp_loadBitStreamLL_fu_580_huffman_input_stream_read,
        huffman_eos_stream_dout => huffman_eos_stream_dout,
        huffman_eos_stream_empty_n => huffman_eos_stream_empty_n,
        huffman_eos_stream_read => grp_loadBitStreamLL_fu_580_huffman_eos_stream_read,
        done_read_2 => grp_loadBitStreamLL_fu_580_done_read_2,
        done_read => grp_loadBitStreamLL_fu_580_done_read,
        ap_return_0 => grp_loadBitStreamLL_fu_580_ap_return_0,
        ap_return_1 => grp_loadBitStreamLL_fu_580_ap_return_1,
        ap_return_2 => grp_loadBitStreamLL_fu_580_ap_return_2,
        huffman_input_stream_blk_n => grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n,
        huffman_eos_stream_blk_n => grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n);

    grp_discardBitStreamLL_fu_600 : component decompressor_kernel_discardBitStreamLL
    port map (
        ap_ready => grp_discardBitStreamLL_fu_600_ap_ready,
        bitbuffer_read => grp_discardBitStreamLL_fu_600_bitbuffer_read,
        bits_cntr_read => grp_discardBitStreamLL_fu_600_bits_cntr_read,
        n_bits_val => grp_discardBitStreamLL_fu_600_n_bits_val,
        ap_return_0 => grp_discardBitStreamLL_fu_600_ap_return_0,
        ap_return_1 => grp_discardBitStreamLL_fu_600_ap_return_1);

    call_ret29_discardBitStreamLL_fu_610 : component decompressor_kernel_discardBitStreamLL
    port map (
        ap_ready => call_ret29_discardBitStreamLL_fu_610_ap_ready,
        bitbuffer_read => call_ret29_discardBitStreamLL_fu_610_bitbuffer_read,
        bits_cntr_read => call_ret29_discardBitStreamLL_fu_610_bits_cntr_read,
        n_bits_val => call_ret29_discardBitStreamLL_fu_610_n_bits_val,
        ap_return_0 => call_ret29_discardBitStreamLL_fu_610_ap_return_0,
        ap_return_1 => call_ret29_discardBitStreamLL_fu_610_ap_return_1);

    call_ret30_discardBitStreamLL_fu_618 : component decompressor_kernel_discardBitStreamLL
    port map (
        ap_ready => call_ret30_discardBitStreamLL_fu_618_ap_ready,
        bitbuffer_read => call_ret29_discardBitStreamLL_fu_610_ap_return_0,
        bits_cntr_read => call_ret29_discardBitStreamLL_fu_610_ap_return_1,
        n_bits_val => ap_const_lv5_4,
        ap_return_0 => call_ret30_discardBitStreamLL_fu_618_ap_return_0,
        ap_return_1 => call_ret30_discardBitStreamLL_fu_618_ap_return_1);

    grp_discardBitStreamLL_fu_626 : component decompressor_kernel_discardBitStreamLL
    port map (
        ap_ready => grp_discardBitStreamLL_fu_626_ap_ready,
        bitbuffer_read => grp_discardBitStreamLL_fu_626_bitbuffer_read,
        bits_cntr_read => grp_discardBitStreamLL_fu_626_bits_cntr_read,
        n_bits_val => grp_discardBitStreamLL_fu_626_n_bits_val,
        ap_return_0 => grp_discardBitStreamLL_fu_626_ap_return_0,
        ap_return_1 => grp_discardBitStreamLL_fu_626_ap_return_1);

    grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636 : component decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_read_fname
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_start,
        ap_done => grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_done,
        ap_idle => grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_idle,
        ap_ready => grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_ready,
        huffman_input_stream_dout => huffman_input_stream_dout,
        huffman_input_stream_empty_n => huffman_input_stream_empty_n,
        huffman_input_stream_read => grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_huffman_input_stream_read,
        huffman_eos_stream_dout => huffman_eos_stream_dout,
        huffman_eos_stream_empty_n => huffman_eos_stream_empty_n,
        huffman_eos_stream_read => grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_huffman_eos_stream_read,
        done_17 => done_6_reg_1327,
        bits_cntr_16 => reg_877,
        bitbuffer_15 => reg_870,
        bitbuffer_14 => trunc_ln983_reg_1322,
        done_1346_out => grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_done_1346_out,
        done_1346_out_ap_vld => grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_done_1346_out_ap_vld,
        bits_cntr_1340_out => grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bits_cntr_1340_out,
        bits_cntr_1340_out_ap_vld => grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bits_cntr_1340_out_ap_vld,
        bitbuffer_1333_out => grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bitbuffer_1333_out,
        bitbuffer_1333_out_ap_vld => grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bitbuffer_1333_out_ap_vld);

    grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651 : component decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_start,
        ap_done => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_done,
        ap_idle => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_idle,
        ap_ready => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_ready,
        bl8Code_address0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_address0,
        bl8Code_ce0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_ce0,
        bl8Code_we0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_we0,
        bl8Code_d0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_d0,
        codeOffsets_address0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_address0,
        codeOffsets_ce0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_ce0,
        codeOffsets_we0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_we0,
        codeOffsets_d0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_d0,
        codeOffsets_1_address0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_address0,
        codeOffsets_1_ce0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_ce0,
        codeOffsets_1_we0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_we0,
        codeOffsets_1_d0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_d0,
        bl9Code_address0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_address0,
        bl9Code_ce0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_ce0,
        bl9Code_we0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_we0,
        bl9Code_d0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_d0,
        bl7Code_address0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_address0,
        bl7Code_ce0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_ce0,
        bl7Code_we0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_we0,
        bl7Code_d0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_d0,
        bl5Code_1_address0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_address0,
        bl5Code_1_ce0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_ce0,
        bl5Code_1_we0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_we0,
        bl5Code_1_d0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_d0);

    grp_huffmanBytegenLL_fu_661 : component decompressor_kernel_huffmanBytegenLL
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_huffmanBytegenLL_fu_661_ap_start,
        ap_done => grp_huffmanBytegenLL_fu_661_ap_done,
        ap_idle => grp_huffmanBytegenLL_fu_661_ap_idle,
        ap_ready => grp_huffmanBytegenLL_fu_661_ap_ready,
        p_bitbuffer_read => grp_huffmanBytegenLL_fu_661_p_bitbuffer_read,
        bits_cntr_read => grp_huffmanBytegenLL_fu_661_bits_cntr_read,
        lz77_output_stream_din => grp_huffmanBytegenLL_fu_661_lz77_output_stream_din,
        lz77_output_stream_full_n => lz77_output_stream_full_n,
        lz77_output_stream_write => grp_huffmanBytegenLL_fu_661_lz77_output_stream_write,
        huffman_eos_stream_dout => huffman_eos_stream_dout,
        huffman_eos_stream_empty_n => huffman_eos_stream_empty_n,
        huffman_eos_stream_read => grp_huffmanBytegenLL_fu_661_huffman_eos_stream_read,
        huffman_input_stream_dout => huffman_input_stream_dout,
        huffman_input_stream_empty_n => huffman_input_stream_empty_n,
        huffman_input_stream_read => grp_huffmanBytegenLL_fu_661_huffman_input_stream_read,
        codeOffsets_0_address0 => grp_huffmanBytegenLL_fu_661_codeOffsets_0_address0,
        codeOffsets_0_ce0 => grp_huffmanBytegenLL_fu_661_codeOffsets_0_ce0,
        codeOffsets_0_q0 => codeOffsets_q0,
        codeOffsets_0_address1 => grp_huffmanBytegenLL_fu_661_codeOffsets_0_address1,
        codeOffsets_0_ce1 => grp_huffmanBytegenLL_fu_661_codeOffsets_0_ce1,
        codeOffsets_0_q1 => codeOffsets_q1,
        codeOffsets_1_address0 => grp_huffmanBytegenLL_fu_661_codeOffsets_1_address0,
        codeOffsets_1_ce0 => grp_huffmanBytegenLL_fu_661_codeOffsets_1_ce0,
        codeOffsets_1_q0 => codeOffsets_1_q0,
        codeOffsets_1_address1 => grp_huffmanBytegenLL_fu_661_codeOffsets_1_address1,
        codeOffsets_1_ce1 => grp_huffmanBytegenLL_fu_661_codeOffsets_1_ce1,
        codeOffsets_1_q1 => codeOffsets_1_q1,
        bl1Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl1Codes_0_address0,
        bl1Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl1Codes_0_ce0,
        bl1Codes_0_q0 => bl1Code_q0,
        bl1Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl1Codes_1_address0,
        bl1Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl1Codes_1_ce0,
        bl1Codes_1_q0 => bl1Code_1_q0,
        bl2Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl2Codes_0_address0,
        bl2Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl2Codes_0_ce0,
        bl2Codes_0_q0 => bl2Code_q0,
        bl2Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl2Codes_1_address0,
        bl2Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl2Codes_1_ce0,
        bl2Codes_1_q0 => bl2Code_1_q0,
        bl3Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl3Codes_0_address0,
        bl3Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl3Codes_0_ce0,
        bl3Codes_0_q0 => bl3Code_q0,
        bl3Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl3Codes_1_address0,
        bl3Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl3Codes_1_ce0,
        bl3Codes_1_q0 => bl3Code_1_q0,
        bl4Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl4Codes_0_address0,
        bl4Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl4Codes_0_ce0,
        bl4Codes_0_q0 => bl4Code_q0,
        bl4Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl4Codes_1_address0,
        bl4Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl4Codes_1_ce0,
        bl4Codes_1_q0 => bl4Code_1_q0,
        bl5Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl5Codes_0_address0,
        bl5Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl5Codes_0_ce0,
        bl5Codes_0_q0 => bl5Code_q0,
        bl5Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl5Codes_1_address0,
        bl5Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl5Codes_1_ce0,
        bl5Codes_1_q0 => bl5Code_1_q0,
        bl6Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl6Codes_0_address0,
        bl6Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl6Codes_0_ce0,
        bl6Codes_0_q0 => bl6Code_q0,
        bl6Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl6Codes_1_address0,
        bl6Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl6Codes_1_ce0,
        bl6Codes_1_q0 => bl6Code_1_q0,
        bl7Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl7Codes_0_address0,
        bl7Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl7Codes_0_ce0,
        bl7Codes_0_q0 => bl7Code_q0,
        bl7Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl7Codes_1_address0,
        bl7Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl7Codes_1_ce0,
        bl7Codes_1_q0 => bl7Code_1_q0,
        bl8Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl8Codes_0_address0,
        bl8Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl8Codes_0_ce0,
        bl8Codes_0_q0 => bl8Code_q0,
        bl8Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl8Codes_1_address0,
        bl8Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl8Codes_1_ce0,
        bl8Codes_1_q0 => bl8Code_1_q0,
        bl9Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl9Codes_0_address0,
        bl9Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl9Codes_0_ce0,
        bl9Codes_0_q0 => bl9Code_q0,
        bl9Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl9Codes_1_address0,
        bl9Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl9Codes_1_ce0,
        bl9Codes_1_q0 => bl9Code_1_q0,
        bl10Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl10Codes_0_address0,
        bl10Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl10Codes_0_ce0,
        bl10Codes_0_q0 => bl10Code_q0,
        bl10Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl10Codes_1_address0,
        bl10Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl10Codes_1_ce0,
        bl10Codes_1_q0 => bl10Code_1_q0,
        bl11Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl11Codes_0_address0,
        bl11Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl11Codes_0_ce0,
        bl11Codes_0_q0 => bl11Code_q0,
        bl11Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl11Codes_1_address0,
        bl11Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl11Codes_1_ce0,
        bl11Codes_1_q0 => bl11Code_1_q0,
        bl12Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl12Codes_0_address0,
        bl12Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl12Codes_0_ce0,
        bl12Codes_0_q0 => bl12Code_q0,
        bl12Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl12Codes_1_address0,
        bl12Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl12Codes_1_ce0,
        bl12Codes_1_q0 => bl12Code_1_q0,
        bl13Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl13Codes_0_address0,
        bl13Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl13Codes_0_ce0,
        bl13Codes_0_q0 => bl13Code_q0,
        bl13Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl13Codes_1_address0,
        bl13Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl13Codes_1_ce0,
        bl13Codes_1_q0 => bl13Code_1_q0,
        bl14Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl14Codes_0_address0,
        bl14Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl14Codes_0_ce0,
        bl14Codes_0_q0 => bl14Code_q0,
        bl14Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl14Codes_1_address0,
        bl14Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl14Codes_1_ce0,
        bl14Codes_1_q0 => bl14Code_1_q0,
        bl15Codes_0_address0 => grp_huffmanBytegenLL_fu_661_bl15Codes_0_address0,
        bl15Codes_0_ce0 => grp_huffmanBytegenLL_fu_661_bl15Codes_0_ce0,
        bl15Codes_0_q0 => bl15Code_q0,
        bl15Codes_1_address0 => grp_huffmanBytegenLL_fu_661_bl15Codes_1_address0,
        bl15Codes_1_ce0 => grp_huffmanBytegenLL_fu_661_bl15Codes_1_ce0,
        bl15Codes_1_q0 => bl15Code_1_q0,
        p_read2 => grp_huffmanBytegenLL_fu_661_p_read2,
        ignoreValue => grp_huffmanBytegenLL_fu_661_ignoreValue,
        ap_return_0 => grp_huffmanBytegenLL_fu_661_ap_return_0,
        ap_return_1 => grp_huffmanBytegenLL_fu_661_ap_return_1,
        ap_return_2 => grp_huffmanBytegenLL_fu_661_ap_return_2);

    grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711 : component decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_start,
        ap_done => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_done,
        ap_idle => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_idle,
        ap_ready => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_ready,
        done_26 => done_17_reg_1378,
        bits_cntr_39 => bits_cntr_34_reg_1423,
        bitbuffer_37 => bitbuffer_34_reg_1418,
        zext_ln1069_1 => xor_ln1069_reg_1434,
        dynamic_lens_address0 => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_address0,
        dynamic_lens_ce0 => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_ce0,
        dynamic_lens_we0 => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_we0,
        dynamic_lens_d0 => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_d0,
        huffman_input_stream_dout => huffman_input_stream_dout,
        huffman_input_stream_empty_n => huffman_input_stream_empty_n,
        huffman_input_stream_read => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_huffman_input_stream_read,
        huffman_eos_stream_dout => huffman_eos_stream_dout,
        huffman_eos_stream_empty_n => huffman_eos_stream_empty_n,
        huffman_eos_stream_read => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_huffman_eos_stream_read,
        done_9_out => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_done_9_out,
        done_9_out_ap_vld => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_done_9_out_ap_vld,
        bits_cntr_7_out => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_bits_cntr_7_out,
        bits_cntr_7_out_ap_vld => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_bits_cntr_7_out_ap_vld,
        bitbuffer_9_out => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_bitbuffer_9_out,
        bitbuffer_9_out_ap_vld => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_bitbuffer_9_out_ap_vld,
        order_address0 => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_order_address0,
        order_ce0 => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_order_ce0,
        order_q0 => order_q0,
        call_ret29_discardBitStreamLL_fu_610_p_din1 => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_call_ret29_discardBitStreamLL_fu_610_p_din1,
        call_ret29_discardBitStreamLL_fu_610_p_din2 => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_call_ret29_discardBitStreamLL_fu_610_p_din2,
        call_ret29_discardBitStreamLL_fu_610_p_din3 => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_call_ret29_discardBitStreamLL_fu_610_p_din3,
        call_ret29_discardBitStreamLL_fu_610_p_dout0_0 => call_ret29_discardBitStreamLL_fu_610_ap_return_0,
        call_ret29_discardBitStreamLL_fu_610_p_dout0_1 => call_ret29_discardBitStreamLL_fu_610_ap_return_1,
        call_ret29_discardBitStreamLL_fu_610_p_ready => call_ret29_discardBitStreamLL_fu_610_ap_ready);

    grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729 : component decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_start,
        ap_done => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_done,
        ap_idle => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_idle,
        ap_ready => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_ready,
        zext_ln1069 => add_ln1069_reg_1439,
        dynamic_lens_address0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_address0,
        dynamic_lens_ce0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_ce0,
        dynamic_lens_we0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_we0,
        dynamic_lens_d0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_d0,
        order_address0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_order_address0,
        order_ce0 => grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_order_ce0,
        order_q0 => order_q0);

    grp_code_generator_array_dyn_new_fu_737 : component decompressor_kernel_code_generator_array_dyn_new
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_code_generator_array_dyn_new_fu_737_ap_start,
        ap_done => grp_code_generator_array_dyn_new_fu_737_ap_done,
        ap_idle => grp_code_generator_array_dyn_new_fu_737_ap_idle,
        ap_ready => grp_code_generator_array_dyn_new_fu_737_ap_ready,
        lens_address0 => grp_code_generator_array_dyn_new_fu_737_lens_address0,
        lens_ce0 => grp_code_generator_array_dyn_new_fu_737_lens_ce0,
        lens_q0 => dynamic_lens_q0,
        codes_val => grp_code_generator_array_dyn_new_fu_737_codes_val,
        codeOffsets_address0 => grp_code_generator_array_dyn_new_fu_737_codeOffsets_address0,
        codeOffsets_ce0 => grp_code_generator_array_dyn_new_fu_737_codeOffsets_ce0,
        codeOffsets_we0 => grp_code_generator_array_dyn_new_fu_737_codeOffsets_we0,
        codeOffsets_d0 => grp_code_generator_array_dyn_new_fu_737_codeOffsets_d0,
        bl1Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl1Codes_address0,
        bl1Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl1Codes_ce0,
        bl1Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl1Codes_we0,
        bl1Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl1Codes_d0,
        bl2Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl2Codes_address0,
        bl2Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl2Codes_ce0,
        bl2Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl2Codes_we0,
        bl2Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl2Codes_d0,
        bl3Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl3Codes_address0,
        bl3Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl3Codes_ce0,
        bl3Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl3Codes_we0,
        bl3Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl3Codes_d0,
        bl4Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl4Codes_address0,
        bl4Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl4Codes_ce0,
        bl4Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl4Codes_we0,
        bl4Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl4Codes_d0,
        bl5Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl5Codes_address0,
        bl5Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl5Codes_ce0,
        bl5Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl5Codes_we0,
        bl5Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl5Codes_d0,
        bl6Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl6Codes_address0,
        bl6Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl6Codes_ce0,
        bl6Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl6Codes_we0,
        bl6Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl6Codes_d0,
        bl7Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl7Codes_address0,
        bl7Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl7Codes_ce0,
        bl7Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl7Codes_we0,
        bl7Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl7Codes_d0,
        bl8Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl8Codes_address0,
        bl8Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl8Codes_ce0,
        bl8Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl8Codes_we0,
        bl8Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl8Codes_d0,
        bl9Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl9Codes_address0,
        bl9Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl9Codes_ce0,
        bl9Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl9Codes_we0,
        bl9Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl9Codes_d0,
        bl10Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl10Codes_address0,
        bl10Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl10Codes_ce0,
        bl10Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl10Codes_we0,
        bl10Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl10Codes_d0,
        bl11Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl11Codes_address0,
        bl11Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl11Codes_ce0,
        bl11Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl11Codes_we0,
        bl11Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl11Codes_d0,
        bl12Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl12Codes_address0,
        bl12Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl12Codes_ce0,
        bl12Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl12Codes_we0,
        bl12Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl12Codes_d0,
        bl13Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl13Codes_address0,
        bl13Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl13Codes_ce0,
        bl13Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl13Codes_we0,
        bl13Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl13Codes_d0,
        bl14Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl14Codes_address0,
        bl14Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl14Codes_ce0,
        bl14Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl14Codes_we0,
        bl14Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl14Codes_d0,
        bl15Codes_address0 => grp_code_generator_array_dyn_new_fu_737_bl15Codes_address0,
        bl15Codes_ce0 => grp_code_generator_array_dyn_new_fu_737_bl15Codes_ce0,
        bl15Codes_we0 => grp_code_generator_array_dyn_new_fu_737_bl15Codes_we0,
        bl15Codes_d0 => grp_code_generator_array_dyn_new_fu_737_bl15Codes_d0,
        idx => grp_code_generator_array_dyn_new_fu_737_idx);

    grp_byteGen_fu_762 : component decompressor_kernel_byteGen
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_byteGen_fu_762_ap_start,
        ap_done => grp_byteGen_fu_762_ap_done,
        ap_idle => grp_byteGen_fu_762_ap_idle,
        ap_ready => grp_byteGen_fu_762_ap_ready,
        p_read => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_bitbuffer_9_out,
        p_read1 => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_bits_cntr_7_out,
        codeOffsets_address0 => grp_byteGen_fu_762_codeOffsets_address0,
        codeOffsets_ce0 => grp_byteGen_fu_762_codeOffsets_ce0,
        codeOffsets_q0 => codeOffsets_q0,
        codeOffsets_address1 => grp_byteGen_fu_762_codeOffsets_address1,
        codeOffsets_ce1 => grp_byteGen_fu_762_codeOffsets_ce1,
        codeOffsets_q1 => codeOffsets_q1,
        bl1Codes_address0 => grp_byteGen_fu_762_bl1Codes_address0,
        bl1Codes_ce0 => grp_byteGen_fu_762_bl1Codes_ce0,
        bl1Codes_q0 => bl1Code_q0,
        bl2Codes_address0 => grp_byteGen_fu_762_bl2Codes_address0,
        bl2Codes_ce0 => grp_byteGen_fu_762_bl2Codes_ce0,
        bl2Codes_q0 => bl2Code_q0,
        bl3Codes_address0 => grp_byteGen_fu_762_bl3Codes_address0,
        bl3Codes_ce0 => grp_byteGen_fu_762_bl3Codes_ce0,
        bl3Codes_q0 => bl3Code_q0,
        bl4Codes_address0 => grp_byteGen_fu_762_bl4Codes_address0,
        bl4Codes_ce0 => grp_byteGen_fu_762_bl4Codes_ce0,
        bl4Codes_q0 => bl4Code_q0,
        bl5Codes_address0 => grp_byteGen_fu_762_bl5Codes_address0,
        bl5Codes_ce0 => grp_byteGen_fu_762_bl5Codes_ce0,
        bl5Codes_q0 => bl5Code_q0,
        bl6Codes_address0 => grp_byteGen_fu_762_bl6Codes_address0,
        bl6Codes_ce0 => grp_byteGen_fu_762_bl6Codes_ce0,
        bl6Codes_q0 => bl6Code_q0,
        bl7Codes_address0 => grp_byteGen_fu_762_bl7Codes_address0,
        bl7Codes_ce0 => grp_byteGen_fu_762_bl7Codes_ce0,
        bl7Codes_q0 => bl7Code_q0,
        lens_address0 => grp_byteGen_fu_762_lens_address0,
        lens_ce0 => grp_byteGen_fu_762_lens_ce0,
        lens_we0 => grp_byteGen_fu_762_lens_we0,
        lens_d0 => grp_byteGen_fu_762_lens_d0,
        huffman_eos_stream_dout => huffman_eos_stream_dout,
        huffman_eos_stream_empty_n => huffman_eos_stream_empty_n,
        huffman_eos_stream_read => grp_byteGen_fu_762_huffman_eos_stream_read,
        huffman_input_stream_dout => huffman_input_stream_dout,
        huffman_input_stream_empty_n => huffman_input_stream_empty_n,
        huffman_input_stream_read => grp_byteGen_fu_762_huffman_input_stream_read,
        nlen_val => dynamic_nlen_reg_1444,
        ndist_val => dynamic_ndist_reg_1451,
        p_read2 => grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_done_9_out,
        ap_return_0 => grp_byteGen_fu_762_ap_return_0,
        ap_return_1 => grp_byteGen_fu_762_ap_return_1,
        ap_return_2 => grp_byteGen_fu_762_ap_return_2);

    grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784 : component decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_start,
        ap_done => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_done,
        ap_idle => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_idle,
        ap_ready => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_ready,
        huffman_eos_stream_dout => huffman_eos_stream_dout,
        huffman_eos_stream_empty_n => huffman_eos_stream_empty_n,
        huffman_eos_stream_read => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_huffman_eos_stream_read,
        lz77_output_stream_din => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_lz77_output_stream_din,
        lz77_output_stream_full_n => lz77_output_stream_full_n,
        lz77_output_stream_write => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_lz77_output_stream_write,
        huffman_input_stream_dout => huffman_input_stream_dout,
        huffman_input_stream_empty_n => huffman_input_stream_empty_n,
        huffman_input_stream_read => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_huffman_input_stream_read,
        done_25 => done_16_reg_1543,
        bitbuffer_33 => bitbuffer_30_reg_1531,
        bits_cntr_35 => bits_cntr_30_reg_1537,
        empty => store_length_reg_1519,
        done_6_out => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_done_6_out,
        done_6_out_ap_vld => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_done_6_out_ap_vld,
        bitbuffer_6338_out => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_bitbuffer_6338_out,
        bitbuffer_6338_out_ap_vld => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_bitbuffer_6338_out_ap_vld,
        bits_cntr_5_out => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_bits_cntr_5_out,
        bits_cntr_5_out_ap_vld => grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_bits_cntr_5_out_ap_vld);

    grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801 : component decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_start,
        ap_done => grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_done,
        ap_idle => grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_idle,
        ap_ready => grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_ready,
        huffman_eos_stream_dout => huffman_eos_stream_dout,
        huffman_eos_stream_empty_n => huffman_eos_stream_empty_n,
        huffman_eos_stream_read => grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_huffman_eos_stream_read,
        huffman_input_stream_dout => huffman_input_stream_dout,
        huffman_input_stream_empty_n => huffman_input_stream_empty_n,
        huffman_input_stream_read => grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_huffman_input_stream_read,
        done_19 => done_8_reg_1567);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_byteGen_fu_762_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_byteGen_fu_762_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    grp_byteGen_fu_762_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_byteGen_fu_762_ap_ready = ap_const_logic_1)) then 
                    grp_byteGen_fu_762_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_code_generator_array_dyn_new_fu_737_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_code_generator_array_dyn_new_fu_737_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                    grp_code_generator_array_dyn_new_fu_737_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_code_generator_array_dyn_new_fu_737_ap_ready = ap_const_logic_1)) then 
                    grp_code_generator_array_dyn_new_fu_737_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_huffmanBytegenLL_fu_661_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_huffmanBytegenLL_fu_661_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                    grp_huffmanBytegenLL_fu_661_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_huffmanBytegenLL_fu_661_ap_ready = ap_const_logic_1)) then 
                    grp_huffmanBytegenLL_fu_661_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_ready = ap_const_logic_1)) then 
                    grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_logic_1 = ap_NS_fsm_state15))) then 
                    grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_ready = ap_const_logic_1)) then 
                    grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state42) and (isGzip_028_reg_387 = ap_const_lv1_0))) then 
                    grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_ready = ap_const_logic_1)) then 
                    grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_ready = ap_const_logic_1)) then 
                    grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_ready = ap_const_logic_1)) then 
                    grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln1035_fu_1150_p2 = ap_const_lv1_0))) then 
                    grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_ready = ap_const_logic_1)) then 
                    grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    bitbuffer_0_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                bitbuffer_0_fu_128 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                bitbuffer_0_fu_128 <= bitbuffer_12_reg_571;
            end if; 
        end if;
    end process;

    bitbuffer_11_reg_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln1035_fu_1150_p2 = ap_const_lv1_1))) then 
                bitbuffer_11_reg_510 <= bitbuffer_30_reg_1531;
            elsif (((ap_const_boolean_0 = ap_block_state14) and (ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_3))) then 
                bitbuffer_11_reg_510 <= zext_ln1018_fu_1020_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                bitbuffer_11_reg_510 <= grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_bitbuffer_6338_out;
            elsif ((((grp_huffmanBytegenLL_fu_661_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
                bitbuffer_11_reg_510 <= grp_huffmanBytegenLL_fu_661_ap_return_1;
            end if; 
        end if;
    end process;

    bitbuffer_12_reg_571_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state43) and (grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_done = ap_const_logic_1))) then 
                bitbuffer_12_reg_571 <= reg_870;
            elsif (((ap_const_boolean_0 = ap_block_state45) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
                bitbuffer_12_reg_571 <= grp_discardBitStreamLL_fu_600_ap_return_0;
            end if; 
        end if;
    end process;

    bitbuffer_4336_reg_359_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((skip_fname_reg_1286 = ap_const_lv1_0) and (icmp_ln955_reg_1271 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                bitbuffer_4336_reg_359 <= grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bitbuffer_1333_out;
            elsif ((((skip_fname_reg_1286 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((icmp_ln955_fu_926_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                bitbuffer_4336_reg_359 <= grp_discardBitStreamLL_fu_600_ap_return_0;
            end if; 
        end if;
    end process;

    bitbuffer_5337_reg_441_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                bitbuffer_5337_reg_441 <= ap_phi_mux_bitbuffer_11_phi_fu_514_p10;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                bitbuffer_5337_reg_441 <= ap_phi_mux_bitbuffer_4336_phi_fu_362_p6;
            end if; 
        end if;
    end process;

    bits_cntr_0_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                bits_cntr_0_fu_132 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                bits_cntr_0_fu_132 <= bits_cntr_10_reg_562;
            end if; 
        end if;
    end process;

    bits_cntr_10_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state43) and (grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_done = ap_const_logic_1))) then 
                bits_cntr_10_reg_562 <= reg_877;
            elsif (((ap_const_boolean_0 = ap_block_state45) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
                bits_cntr_10_reg_562 <= grp_discardBitStreamLL_fu_600_ap_return_1;
            end if; 
        end if;
    end process;

    bits_cntr_4343_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((skip_fname_reg_1286 = ap_const_lv1_0) and (icmp_ln955_reg_1271 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                bits_cntr_4343_reg_347 <= grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bits_cntr_1340_out;
            elsif ((((skip_fname_reg_1286 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((icmp_ln955_fu_926_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                bits_cntr_4343_reg_347 <= grp_discardBitStreamLL_fu_600_ap_return_1;
            end if; 
        end if;
    end process;

    bits_cntr_5344_reg_430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                bits_cntr_5344_reg_430 <= ap_phi_mux_bits_cntr_9_phi_fu_497_p10;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                bits_cntr_5344_reg_430 <= ap_phi_mux_bits_cntr_4343_phi_fu_350_p6;
            end if; 
        end if;
    end process;

    bits_cntr_9_reg_493_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln1035_fu_1150_p2 = ap_const_lv1_1))) then 
                bits_cntr_9_reg_493 <= bits_cntr_30_reg_1537;
            elsif (((ap_const_boolean_0 = ap_block_state14) and (ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_3))) then 
                bits_cntr_9_reg_493 <= bits_cntr_20_reg_1358;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                bits_cntr_9_reg_493 <= grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_bits_cntr_5_out;
            elsif ((((grp_huffmanBytegenLL_fu_661_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
                bits_cntr_9_reg_493 <= grp_huffmanBytegenLL_fu_661_ap_return_2;
            end if; 
        end if;
    end process;

    blocks_processed_1_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((skip_fname_reg_1286 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((skip_fname_reg_1286 = ap_const_lv1_0) and (icmp_ln955_reg_1271 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                blocks_processed_1_reg_404 <= ap_const_lv1_0;
            elsif (((icmp_ln955_fu_926_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                blocks_processed_1_reg_404 <= or_ln1008_fu_938_p2;
            end if; 
        end if;
    end process;

    blocks_processed_2_reg_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                blocks_processed_2_reg_452 <= blocks_processed_4_fu_1118_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                blocks_processed_2_reg_452 <= ap_phi_mux_blocks_processed_1_phi_fu_408_p6;
            end if; 
        end if;
    end process;

    blocks_processed_3_reg_527_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state14) and (ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_3))) then 
                blocks_processed_3_reg_527 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or ((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln1035_fu_1150_p2 = ap_const_lv1_1)) or ((grp_huffmanBytegenLL_fu_661_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
                blocks_processed_3_reg_527 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    done_0_reg_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                done_0_reg_312 <= done_13_reg_549;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                done_0_reg_312 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    done_11_reg_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln1035_fu_1150_p2 = ap_const_lv1_1))) then 
                done_11_reg_476 <= done_16_reg_1543;
            elsif (((ap_const_boolean_0 = ap_block_state14) and (ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_3))) then 
                done_11_reg_476 <= done_9_reg_1341;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                done_11_reg_476 <= grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_done_6_out;
            elsif ((((grp_huffmanBytegenLL_fu_661_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
                done_11_reg_476 <= grp_huffmanBytegenLL_fu_661_ap_return_0;
            end if; 
        end if;
    end process;

    done_13_reg_549_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state43) and (grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_done = ap_const_logic_1))) then 
                done_13_reg_549 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_state45) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
                done_13_reg_549 <= grp_loadBitStreamLL_fu_580_ap_return_2;
            end if; 
        end if;
    end process;

    done_4349_reg_335_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((skip_fname_reg_1286 = ap_const_lv1_0) and (icmp_ln955_reg_1271 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                done_4349_reg_335 <= grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_done_1346_out;
            elsif ((((skip_fname_reg_1286 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((icmp_ln955_fu_926_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                done_4349_reg_335 <= grp_loadBitStreamLL_fu_580_ap_return_2;
            end if; 
        end if;
    end process;

    done_5_reg_419_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                done_5_reg_419 <= ap_phi_mux_done_11_phi_fu_480_p10;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                done_5_reg_419 <= ap_phi_mux_done_4349_phi_fu_338_p6;
            end if; 
        end if;
    end process;

    isGzip_028_reg_387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((skip_fname_reg_1286 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((skip_fname_reg_1286 = ap_const_lv1_0) and (icmp_ln955_reg_1271 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                isGzip_028_reg_387 <= ap_const_lv1_1;
            elsif (((icmp_ln955_fu_926_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                isGzip_028_reg_387 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    isMultipleFiles_130_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((skip_fname_reg_1286 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((skip_fname_reg_1286 = ap_const_lv1_0) and (icmp_ln955_reg_1271 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                isMultipleFiles_130_reg_371 <= ap_const_lv1_0;
            elsif (((icmp_ln955_fu_926_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                isMultipleFiles_130_reg_371 <= isMultipleFiles_reg_323;
            end if; 
        end if;
    end process;

    isMultipleFiles_1_reg_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                isMultipleFiles_1_reg_462 <= ap_const_lv1_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                isMultipleFiles_1_reg_462 <= ap_phi_mux_isMultipleFiles_130_phi_fu_375_p6;
            end if; 
        end if;
    end process;

    isMultipleFiles_reg_323_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                isMultipleFiles_reg_323 <= isMultipleFiles_1_reg_462;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                isMultipleFiles_reg_323 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                add_ln1069_reg_1439 <= add_ln1069_fu_1063_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                bitbuffer_1_reg_1258 <= grp_discardBitStreamLL_fu_600_ap_return_0;
                bits_cntr_1_reg_1264 <= grp_discardBitStreamLL_fu_600_ap_return_1;
                done_reg_1251 <= grp_loadBitStreamLL_fu_580_ap_return_2;
                icmp_ln955_reg_1271 <= icmp_ln955_fu_926_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                bitbuffer_20_reg_1352 <= grp_loadBitStreamLL_fu_580_ap_return_0(31 downto 3);
                bits_cntr_20_reg_1358 <= bits_cntr_20_fu_1010_p2;
                cb_type_reg_1348 <= grp_loadBitStreamLL_fu_580_ap_return_0(2 downto 1);
                done_9_reg_1341 <= grp_loadBitStreamLL_fu_580_ap_return_2;
                dynamic_last_reg_1335 <= dynamic_last_fu_982_p1;
                trunc_ln1019_reg_1366 <= trunc_ln1019_fu_1016_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                bitbuffer_22_reg_1580 <= grp_discardBitStreamLL_fu_600_ap_return_0;
                bits_cntr_22_reg_1585 <= grp_discardBitStreamLL_fu_600_ap_return_1;
                done_10_reg_1574 <= grp_loadBitStreamLL_fu_580_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                bitbuffer_30_reg_1531 <= grp_loadBitStreamLL_fu_580_ap_return_0;
                bits_cntr_30_reg_1537 <= grp_loadBitStreamLL_fu_580_ap_return_1;
                done_16_reg_1543 <= grp_loadBitStreamLL_fu_580_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                bitbuffer_34_reg_1418 <= call_ret30_discardBitStreamLL_fu_618_ap_return_0;
                bits_cntr_34_reg_1423 <= call_ret30_discardBitStreamLL_fu_618_ap_return_1;
                empty_45_reg_1428 <= empty_45_fu_1050_p1;
                trunc_ln1060_reg_1413 <= trunc_ln1060_fu_1028_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                bitbuffer_35_reg_1466 <= grp_byteGen_fu_762_ap_return_0;
                bits_cntr_35_reg_1471 <= grp_byteGen_fu_762_ap_return_1;
                done_18_reg_1477 <= grp_byteGen_fu_762_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                bitbuffer_36_reg_1488 <= grp_loadBitStreamLL_fu_580_ap_return_0;
                bits_cntr_36_reg_1493 <= grp_loadBitStreamLL_fu_580_ap_return_1;
                done_19_reg_1498 <= grp_loadBitStreamLL_fu_580_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                bitbuffer_9_reg_1309 <= grp_discardBitStreamLL_fu_600_ap_return_0;
                bits_cntr_11_reg_1315 <= grp_discardBitStreamLL_fu_600_ap_return_1;
                done_4_reg_1302 <= grp_loadBitStreamLL_fu_580_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                done_14_reg_1513 <= grp_loadBitStreamLL_fu_580_ap_return_2;
                store_length_reg_1519 <= store_length_fu_1146_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                done_15_reg_1525 <= grp_loadBitStreamLL_fu_580_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                done_17_reg_1378 <= grp_loadBitStreamLL_fu_580_ap_return_2;
                trunc_ln1057_reg_1383 <= trunc_ln1057_fu_1024_p1;
                    zext_ln1018_reg_1372(28 downto 0) <= zext_ln1018_fu_1020_p1(28 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                done_1_reg_1280 <= grp_loadBitStreamLL_fu_580_ap_return_2;
                skip_fname_reg_1286 <= skip_fname_fu_954_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                done_21_reg_1388 <= grp_loadBitStreamLL_fu_580_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                done_2_reg_1290 <= grp_loadBitStreamLL_fu_580_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                done_3_reg_1296 <= grp_loadBitStreamLL_fu_580_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                done_6_reg_1327 <= grp_loadBitStreamLL_fu_580_ap_return_2;
                trunc_ln983_reg_1322 <= trunc_ln983_fu_960_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                done_7_reg_1561 <= grp_loadBitStreamLL_fu_580_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                done_8_reg_1567 <= grp_loadBitStreamLL_fu_580_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                dynamic_ndist_reg_1451 <= dynamic_ndist_fu_1083_p2;
                dynamic_nlen_reg_1444 <= dynamic_nlen_fu_1073_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                    ignoreValue_1_reg_1503(1 downto 0) <= grp_fu_836_p3(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                    ignoreValue_reg_1393(1 downto 0) <= grp_fu_836_p3(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then
                reg_870 <= grp_discardBitStreamLL_fu_600_ap_return_0;
                reg_877 <= grp_discardBitStreamLL_fu_600_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_state41) and (ap_const_logic_1 = ap_CS_fsm_state41)) or ((ap_const_boolean_0 = ap_block_state40) and (ap_const_logic_1 = ap_CS_fsm_state40)) or ((ap_const_boolean_0 = ap_block_state35) and (ap_const_logic_1 = ap_CS_fsm_state35)) or ((ap_const_boolean_0 = ap_block_state34) and (ap_const_logic_1 = ap_CS_fsm_state34)) or (not(((ap_const_boolean_1 = ap_block_state16) or (grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_const_boolean_0 = ap_block_state14) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then
                reg_885 <= grp_loadBitStreamLL_fu_580_ap_return_0;
                reg_892 <= grp_loadBitStreamLL_fu_580_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                xor_ln1069_reg_1434 <= xor_ln1069_fu_1054_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                    zext_ln891_reg_1483(5 downto 0) <= zext_ln891_fu_1114_p1(5 downto 0);
            end if;
        end if;
    end process;
    zext_ln1018_reg_1372(31 downto 29) <= "000";
    ignoreValue_reg_1393(2) <= '1';
    zext_ln891_reg_1483(8 downto 6) <= "000";
    ignoreValue_1_reg_1503(2) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state14, cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state2, ap_phi_mux_done_0_phi_fu_316_p4, ap_block_state4, ap_block_state5, ap_block_state6, ap_CS_fsm_state42, ap_block_state8, ap_block_state14, ap_block_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_done, ap_block_state34, ap_block_state35, ap_block_state40, ap_block_state41, icmp_ln955_fu_926_p2, skip_fname_reg_1286, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_done, grp_huffmanBytegenLL_fu_661_ap_done, grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_done, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_done, grp_code_generator_array_dyn_new_fu_737_ap_done, grp_byteGen_fu_762_ap_done, grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_done, grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_done, done_0_reg_312, ap_block_state3, ap_block_state7, isGzip_028_reg_387, ap_block_state33_on_subcall_done, ap_CS_fsm_state37, icmp_ln1035_fu_1150_p2, ap_block_state45, ap_CS_fsm_state43, ap_CS_fsm_state10, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state29, ap_CS_fsm_state38, ap_block_state2, ap_CS_fsm_state12, or_ln1009_fu_976_p2, ap_block_state13, ap_block_state31, ap_block_state36, ap_block_state44)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2) and (done_0_reg_312 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_boolean_0 = ap_block_state2) and (ap_phi_mux_done_0_phi_fu_316_p4 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln955_fu_926_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif (((icmp_ln955_fu_926_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((skip_fname_reg_1286 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif (((skip_fname_reg_1286 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln1009_fu_976_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_boolean_0 = ap_block_state13) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_boolean_0 = ap_block_state14) and (ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                elsif (((ap_const_boolean_0 = ap_block_state14) and (ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_3))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                elsif (((ap_const_boolean_0 = ap_block_state14) and (ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_2))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                elsif (((ap_const_boolean_0 = ap_block_state14) and (ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if ((not(((ap_const_boolean_1 = ap_block_state16) or (grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_huffmanBytegenLL_fu_661_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((grp_code_generator_array_dyn_new_fu_737_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state27) and (grp_byteGen_fu_762_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((grp_code_generator_array_dyn_new_fu_737_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if ((not(((grp_code_generator_array_dyn_new_fu_737_ap_done = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state31))) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                if (((ap_const_boolean_0 = ap_block_state34) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                if (((ap_const_boolean_0 = ap_block_state35) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                if (((ap_const_boolean_0 = ap_block_state36) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln1035_fu_1150_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state38 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state38) and (grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state40 => 
                if (((ap_const_boolean_0 = ap_block_state40) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                if (((ap_const_boolean_0 = ap_block_state41) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state42) and (isGzip_028_reg_387 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state43 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state43) and (grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                if (((ap_const_boolean_0 = ap_block_state44) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                if (((ap_const_boolean_0 = ap_block_state45) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1069_fu_1063_p2 <= std_logic_vector(unsigned(bitbuffer_37_cast_cast_fu_1060_p1) + unsigned(ap_const_lv5_4));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state15 <= ap_NS_fsm(14);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_done)
    begin
        if ((grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(ap_block_state13)
    begin
        if ((ap_const_boolean_1 = ap_block_state13)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(ap_block_state14)
    begin
        if ((ap_const_boolean_1 = ap_block_state14)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(ap_block_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_done)
    begin
        if (((ap_const_boolean_1 = ap_block_state16) or (grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_huffmanBytegenLL_fu_661_ap_done)
    begin
        if ((grp_huffmanBytegenLL_fu_661_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_done)
    begin
        if ((grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_done)
    begin
        if ((grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_ap_done)
    begin
        if ((grp_code_generator_array_dyn_new_fu_737_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(grp_byteGen_fu_762_ap_done)
    begin
        if ((grp_byteGen_fu_762_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state28_blk <= ap_const_logic_0;

    ap_ST_fsm_state29_blk_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_ap_done)
    begin
        if ((grp_code_generator_array_dyn_new_fu_737_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state29_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state29_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2)
    begin
        if ((ap_const_boolean_1 = ap_block_state2)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;

    ap_ST_fsm_state31_blk_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_ap_done, ap_block_state31)
    begin
        if (((grp_code_generator_array_dyn_new_fu_737_ap_done = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state31))) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(ap_block_state33_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state33_on_subcall_done)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state34_blk_assign_proc : process(ap_block_state34)
    begin
        if ((ap_const_boolean_1 = ap_block_state34)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state35_blk_assign_proc : process(ap_block_state35)
    begin
        if ((ap_const_boolean_1 = ap_block_state35)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state36_blk_assign_proc : process(ap_block_state36)
    begin
        if ((ap_const_boolean_1 = ap_block_state36)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state37_blk <= ap_const_logic_0;

    ap_ST_fsm_state38_blk_assign_proc : process(grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_done)
    begin
        if ((grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state38_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state38_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3)
    begin
        if ((ap_const_boolean_1 = ap_block_state3)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state40_blk_assign_proc : process(ap_block_state40)
    begin
        if ((ap_const_boolean_1 = ap_block_state40)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state41_blk_assign_proc : process(ap_block_state41)
    begin
        if ((ap_const_boolean_1 = ap_block_state41)) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state42_blk <= ap_const_logic_0;

    ap_ST_fsm_state43_blk_assign_proc : process(grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_done)
    begin
        if ((grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state44_blk_assign_proc : process(ap_block_state44)
    begin
        if ((ap_const_boolean_1 = ap_block_state44)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state45_blk_assign_proc : process(ap_block_state45)
    begin
        if ((ap_const_boolean_1 = ap_block_state45)) then 
            ap_ST_fsm_state45_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state45_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state46_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4)
    begin
        if ((ap_const_boolean_1 = ap_block_state4)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5)
    begin
        if ((ap_const_boolean_1 = ap_block_state5)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6)
    begin
        if ((ap_const_boolean_1 = ap_block_state6)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7)
    begin
        if ((ap_const_boolean_1 = ap_block_state7)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8)
    begin
        if ((ap_const_boolean_1 = ap_block_state8)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state13_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state13 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state14_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, cb_type_reg_1348, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state14 <= ((cb_type_reg_1348 = ap_const_lv2_2) and ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0)));
    end process;


    ap_block_state16_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state16 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state2_assign_proc : process(lz77_output_stream_full_n, done_0_reg_312)
    begin
                ap_block_state2 <= ((lz77_output_stream_full_n = ap_const_logic_0) and (done_0_reg_312 = ap_const_lv1_1));
    end process;


    ap_block_state3_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state3 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state31_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state31 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state33_on_subcall_done_assign_proc : process(cb_type_reg_1348, grp_huffmanBytegenLL_fu_661_ap_done)
    begin
                ap_block_state33_on_subcall_done <= ((grp_huffmanBytegenLL_fu_661_ap_done = ap_const_logic_0) and (cb_type_reg_1348 = ap_const_lv2_2));
    end process;


    ap_block_state34_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state34 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state35_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state35 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state36_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state36 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state4 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state40_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state40 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state41_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state41 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state44_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state44 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state45_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state45 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state5_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state5 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state6 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state7 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
                ap_block_state8 <= ((grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n = ap_const_logic_0) or (grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, done_0_reg_312, ap_block_state2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state2) and (done_0_reg_312 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_bitbuffer_11_phi_fu_514_p10_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_ap_return_1, bitbuffer_11_reg_510)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2))) then 
            ap_phi_mux_bitbuffer_11_phi_fu_514_p10 <= grp_huffmanBytegenLL_fu_661_ap_return_1;
        else 
            ap_phi_mux_bitbuffer_11_phi_fu_514_p10 <= bitbuffer_11_reg_510;
        end if; 
    end process;


    ap_phi_mux_bitbuffer_4336_phi_fu_362_p6_assign_proc : process(icmp_ln955_reg_1271, skip_fname_reg_1286, grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bitbuffer_1333_out, ap_CS_fsm_state11, bitbuffer_4336_reg_359)
    begin
        if (((skip_fname_reg_1286 = ap_const_lv1_0) and (icmp_ln955_reg_1271 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_phi_mux_bitbuffer_4336_phi_fu_362_p6 <= grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bitbuffer_1333_out;
        else 
            ap_phi_mux_bitbuffer_4336_phi_fu_362_p6 <= bitbuffer_4336_reg_359;
        end if; 
    end process;


    ap_phi_mux_bits_cntr_4343_phi_fu_350_p6_assign_proc : process(icmp_ln955_reg_1271, skip_fname_reg_1286, grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bits_cntr_1340_out, ap_CS_fsm_state11, bits_cntr_4343_reg_347)
    begin
        if (((skip_fname_reg_1286 = ap_const_lv1_0) and (icmp_ln955_reg_1271 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_phi_mux_bits_cntr_4343_phi_fu_350_p6 <= grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_bits_cntr_1340_out;
        else 
            ap_phi_mux_bits_cntr_4343_phi_fu_350_p6 <= bits_cntr_4343_reg_347;
        end if; 
    end process;


    ap_phi_mux_bits_cntr_9_phi_fu_497_p10_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_ap_return_2, bits_cntr_9_reg_493)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2))) then 
            ap_phi_mux_bits_cntr_9_phi_fu_497_p10 <= grp_huffmanBytegenLL_fu_661_ap_return_2;
        else 
            ap_phi_mux_bits_cntr_9_phi_fu_497_p10 <= bits_cntr_9_reg_493;
        end if; 
    end process;


    ap_phi_mux_blocks_processed_1_phi_fu_408_p6_assign_proc : process(icmp_ln955_reg_1271, skip_fname_reg_1286, ap_CS_fsm_state11, blocks_processed_1_reg_404)
    begin
        if (((skip_fname_reg_1286 = ap_const_lv1_0) and (icmp_ln955_reg_1271 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_phi_mux_blocks_processed_1_phi_fu_408_p6 <= ap_const_lv1_0;
        else 
            ap_phi_mux_blocks_processed_1_phi_fu_408_p6 <= blocks_processed_1_reg_404;
        end if; 
    end process;


    ap_phi_mux_blocks_processed_3_phi_fu_532_p10_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state33, blocks_processed_3_reg_527)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2))) then 
            ap_phi_mux_blocks_processed_3_phi_fu_532_p10 <= ap_const_lv1_0;
        else 
            ap_phi_mux_blocks_processed_3_phi_fu_532_p10 <= blocks_processed_3_reg_527;
        end if; 
    end process;

    ap_phi_mux_done_0_phi_fu_316_p4 <= done_0_reg_312;

    ap_phi_mux_done_11_phi_fu_480_p10_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_ap_return_0, done_11_reg_476)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2))) then 
            ap_phi_mux_done_11_phi_fu_480_p10 <= grp_huffmanBytegenLL_fu_661_ap_return_0;
        else 
            ap_phi_mux_done_11_phi_fu_480_p10 <= done_11_reg_476;
        end if; 
    end process;


    ap_phi_mux_done_4349_phi_fu_338_p6_assign_proc : process(icmp_ln955_reg_1271, skip_fname_reg_1286, grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_done_1346_out, done_4349_reg_335, ap_CS_fsm_state11)
    begin
        if (((skip_fname_reg_1286 = ap_const_lv1_0) and (icmp_ln955_reg_1271 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_phi_mux_done_4349_phi_fu_338_p6 <= grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_done_1346_out;
        else 
            ap_phi_mux_done_4349_phi_fu_338_p6 <= done_4349_reg_335;
        end if; 
    end process;


    ap_phi_mux_isMultipleFiles_130_phi_fu_375_p6_assign_proc : process(icmp_ln955_reg_1271, skip_fname_reg_1286, ap_CS_fsm_state11, isMultipleFiles_130_reg_371)
    begin
        if (((skip_fname_reg_1286 = ap_const_lv1_0) and (icmp_ln955_reg_1271 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_phi_mux_isMultipleFiles_130_phi_fu_375_p6 <= ap_const_lv1_0;
        else 
            ap_phi_mux_isMultipleFiles_130_phi_fu_375_p6 <= isMultipleFiles_130_reg_371;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, done_0_reg_312, ap_block_state2)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (done_0_reg_312 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitbuffer_25_fu_1129_p2 <= std_logic_vector(shift_right(unsigned(bitbuffer_20_reg_1352),to_integer(unsigned('0' & zext_ln1022_1_fu_1126_p1(29-1 downto 0)))));
    bitbuffer_37_cast_cast_fu_1060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_45_reg_1428),5));
    bits_cntr_20_fu_1010_p2 <= std_logic_vector(unsigned(grp_loadBitStreamLL_fu_580_ap_return_1) + unsigned(ap_const_lv6_3D));
    bits_cntr_25_fu_1139_p2 <= std_logic_vector(unsigned(bits_cntr_20_reg_1358) - unsigned(zext_ln1022_fu_1123_p1));

    bl10Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl10Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl10Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl10Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl10Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl10Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl10Codes_1_address0;
        else 
            bl10Code_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl10Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl10Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl10Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl10Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl10Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl10Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl10Codes_1_ce0;
        else 
            bl10Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl10Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl10Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl10Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl10Codes_we0;
        else 
            bl10Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl10Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl10Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl10Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl10Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl10Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl10Code_address0 <= grp_huffmanBytegenLL_fu_661_bl10Codes_0_address0;
        else 
            bl10Code_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl10Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl10Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl10Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl10Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl10Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl10Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl10Codes_0_ce0;
        else 
            bl10Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl10Code_we0_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_bl10Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl10Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl10Codes_we0;
        else 
            bl10Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl11Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl11Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl11Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl11Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl11Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl11Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl11Codes_1_address0;
        else 
            bl11Code_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl11Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl11Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl11Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl11Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl11Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl11Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl11Codes_1_ce0;
        else 
            bl11Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl11Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl11Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl11Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl11Codes_we0;
        else 
            bl11Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl11Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl11Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl11Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl11Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl11Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl11Code_address0 <= grp_huffmanBytegenLL_fu_661_bl11Codes_0_address0;
        else 
            bl11Code_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl11Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl11Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl11Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl11Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl11Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl11Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl11Codes_0_ce0;
        else 
            bl11Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl11Code_we0_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_bl11Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl11Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl11Codes_we0;
        else 
            bl11Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl12Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl12Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl12Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl12Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl12Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl12Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl12Codes_1_address0;
        else 
            bl12Code_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl12Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl12Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl12Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl12Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl12Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl12Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl12Codes_1_ce0;
        else 
            bl12Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl12Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl12Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl12Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl12Codes_we0;
        else 
            bl12Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl12Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl12Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl12Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl12Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl12Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl12Code_address0 <= grp_huffmanBytegenLL_fu_661_bl12Codes_0_address0;
        else 
            bl12Code_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl12Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl12Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl12Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl12Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl12Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl12Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl12Codes_0_ce0;
        else 
            bl12Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl12Code_we0_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_bl12Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl12Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl12Codes_we0;
        else 
            bl12Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl13Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl13Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl13Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl13Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl13Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl13Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl13Codes_1_address0;
        else 
            bl13Code_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl13Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl13Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl13Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl13Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl13Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl13Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl13Codes_1_ce0;
        else 
            bl13Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl13Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl13Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl13Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl13Codes_we0;
        else 
            bl13Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl13Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl13Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl13Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl13Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl13Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl13Code_address0 <= grp_huffmanBytegenLL_fu_661_bl13Codes_0_address0;
        else 
            bl13Code_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl13Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl13Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl13Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl13Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl13Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl13Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl13Codes_0_ce0;
        else 
            bl13Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl13Code_we0_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_bl13Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl13Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl13Codes_we0;
        else 
            bl13Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl14Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl14Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl14Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl14Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl14Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl14Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl14Codes_1_address0;
        else 
            bl14Code_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl14Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl14Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl14Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl14Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl14Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl14Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl14Codes_1_ce0;
        else 
            bl14Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl14Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl14Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl14Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl14Codes_we0;
        else 
            bl14Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl14Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl14Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl14Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl14Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl14Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl14Code_address0 <= grp_huffmanBytegenLL_fu_661_bl14Codes_0_address0;
        else 
            bl14Code_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl14Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl14Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl14Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl14Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl14Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl14Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl14Codes_0_ce0;
        else 
            bl14Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl14Code_we0_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_bl14Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl14Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl14Codes_we0;
        else 
            bl14Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl15Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl15Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl15Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl15Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl15Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl15Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl15Codes_1_address0;
        else 
            bl15Code_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl15Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl15Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl15Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl15Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl15Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl15Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl15Codes_1_ce0;
        else 
            bl15Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl15Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl15Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl15Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl15Codes_we0;
        else 
            bl15Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl15Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl15Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl15Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl15Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl15Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl15Code_address0 <= grp_huffmanBytegenLL_fu_661_bl15Codes_0_address0;
        else 
            bl15Code_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl15Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl15Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl15Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl15Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl15Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl15Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl15Codes_0_ce0;
        else 
            bl15Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl15Code_we0_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_bl15Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl15Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl15Codes_we0;
        else 
            bl15Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl1Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl1Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl1Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl1Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl1Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl1Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl1Codes_1_address0;
        else 
            bl1Code_1_address0 <= "X";
        end if; 
    end process;


    bl1Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl1Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl1Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl1Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl1Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl1Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl1Codes_1_ce0;
        else 
            bl1Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl1Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl1Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl1Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl1Codes_we0;
        else 
            bl1Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl1Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl1Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl1Codes_address0, grp_byteGen_fu_762_bl1Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl1Code_address0 <= grp_byteGen_fu_762_bl1Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl1Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl1Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl1Code_address0 <= grp_huffmanBytegenLL_fu_661_bl1Codes_0_address0;
        else 
            bl1Code_address0 <= "X";
        end if; 
    end process;


    bl1Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl1Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl1Codes_ce0, grp_byteGen_fu_762_bl1Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl1Code_ce0 <= grp_byteGen_fu_762_bl1Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl1Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl1Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl1Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl1Codes_0_ce0;
        else 
            bl1Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl1Code_we0_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_bl1Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl1Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl1Codes_we0;
        else 
            bl1Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl2Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl2Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl2Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl2Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl2Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl2Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl2Codes_1_address0;
        else 
            bl2Code_1_address0 <= "XX";
        end if; 
    end process;


    bl2Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl2Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl2Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl2Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl2Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl2Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl2Codes_1_ce0;
        else 
            bl2Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl2Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl2Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl2Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl2Codes_we0;
        else 
            bl2Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl2Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl2Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl2Codes_address0, grp_byteGen_fu_762_bl2Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl2Code_address0 <= grp_byteGen_fu_762_bl2Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl2Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl2Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl2Code_address0 <= grp_huffmanBytegenLL_fu_661_bl2Codes_0_address0;
        else 
            bl2Code_address0 <= "XX";
        end if; 
    end process;


    bl2Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl2Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl2Codes_ce0, grp_byteGen_fu_762_bl2Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl2Code_ce0 <= grp_byteGen_fu_762_bl2Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl2Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl2Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl2Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl2Codes_0_ce0;
        else 
            bl2Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl2Code_we0_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_bl2Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl2Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl2Codes_we0;
        else 
            bl2Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl3Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl3Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl3Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl3Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl3Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl3Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl3Codes_1_address0;
        else 
            bl3Code_1_address0 <= "XXX";
        end if; 
    end process;


    bl3Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl3Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl3Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl3Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl3Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl3Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl3Codes_1_ce0;
        else 
            bl3Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl3Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl3Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl3Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl3Codes_we0;
        else 
            bl3Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl3Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl3Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl3Codes_address0, grp_byteGen_fu_762_bl3Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl3Code_address0 <= grp_byteGen_fu_762_bl3Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl3Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl3Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl3Code_address0 <= grp_huffmanBytegenLL_fu_661_bl3Codes_0_address0;
        else 
            bl3Code_address0 <= "XXX";
        end if; 
    end process;


    bl3Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl3Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl3Codes_ce0, grp_byteGen_fu_762_bl3Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl3Code_ce0 <= grp_byteGen_fu_762_bl3Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl3Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl3Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl3Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl3Codes_0_ce0;
        else 
            bl3Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl3Code_we0_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_bl3Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl3Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl3Codes_we0;
        else 
            bl3Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl4Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl4Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl4Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl4Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl4Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl4Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl4Codes_1_address0;
        else 
            bl4Code_1_address0 <= "XXXX";
        end if; 
    end process;


    bl4Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl4Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl4Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl4Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl4Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl4Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl4Codes_1_ce0;
        else 
            bl4Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl4Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl4Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl4Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl4Codes_we0;
        else 
            bl4Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl4Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl4Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl4Codes_address0, grp_byteGen_fu_762_bl4Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl4Code_address0 <= grp_byteGen_fu_762_bl4Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl4Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl4Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl4Code_address0 <= grp_huffmanBytegenLL_fu_661_bl4Codes_0_address0;
        else 
            bl4Code_address0 <= "XXXX";
        end if; 
    end process;


    bl4Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl4Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl4Codes_ce0, grp_byteGen_fu_762_bl4Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl4Code_ce0 <= grp_byteGen_fu_762_bl4Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl4Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl4Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl4Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl4Codes_0_ce0;
        else 
            bl4Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl4Code_we0_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_bl4Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl4Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl4Codes_we0;
        else 
            bl4Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl5Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_address0, grp_huffmanBytegenLL_fu_661_bl5Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl5Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl5Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl5Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl5Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl5Codes_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl5Code_1_address0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_address0;
        else 
            bl5Code_1_address0 <= "XXXXX";
        end if; 
    end process;


    bl5Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_ce0, grp_huffmanBytegenLL_fu_661_bl5Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl5Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl5Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl5Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl5Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl5Codes_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl5Code_1_ce0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_ce0;
        else 
            bl5Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl5Code_1_d0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_d0, grp_code_generator_array_dyn_new_fu_737_bl5Codes_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl5Code_1_d0 <= grp_code_generator_array_dyn_new_fu_737_bl5Codes_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl5Code_1_d0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_d0;
        else 
            bl5Code_1_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bl5Code_1_we0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_we0, grp_code_generator_array_dyn_new_fu_737_bl5Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl5Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl5Codes_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl5Code_1_we0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl5Code_1_we0;
        else 
            bl5Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl5Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl5Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl5Codes_address0, grp_byteGen_fu_762_bl5Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl5Code_address0 <= grp_byteGen_fu_762_bl5Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl5Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl5Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl5Code_address0 <= grp_huffmanBytegenLL_fu_661_bl5Codes_0_address0;
        else 
            bl5Code_address0 <= "XXXXX";
        end if; 
    end process;


    bl5Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl5Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl5Codes_ce0, grp_byteGen_fu_762_bl5Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl5Code_ce0 <= grp_byteGen_fu_762_bl5Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl5Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl5Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl5Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl5Codes_0_ce0;
        else 
            bl5Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl5Code_we0_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_bl5Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl5Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl5Codes_we0;
        else 
            bl5Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl6Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl6Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl6Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl6Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl6Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl6Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl6Codes_1_address0;
        else 
            bl6Code_1_address0 <= "XXXXXX";
        end if; 
    end process;


    bl6Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl6Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl6Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl6Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl6Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl6Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl6Codes_1_ce0;
        else 
            bl6Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl6Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl6Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl6Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl6Codes_we0;
        else 
            bl6Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl6Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl6Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl6Codes_address0, grp_byteGen_fu_762_bl6Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl6Code_address0 <= grp_byteGen_fu_762_bl6Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl6Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl6Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl6Code_address0 <= grp_huffmanBytegenLL_fu_661_bl6Codes_0_address0;
        else 
            bl6Code_address0 <= "XXXXXX";
        end if; 
    end process;


    bl6Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl6Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl6Codes_ce0, grp_byteGen_fu_762_bl6Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl6Code_ce0 <= grp_byteGen_fu_762_bl6Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl6Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl6Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl6Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl6Codes_0_ce0;
        else 
            bl6Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl6Code_we0_assign_proc : process(grp_code_generator_array_dyn_new_fu_737_bl6Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl6Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl6Codes_we0;
        else 
            bl6Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl7Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl7Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl7Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl7Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl7Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl7Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl7Codes_1_address0;
        else 
            bl7Code_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    bl7Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl7Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl7Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl7Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl7Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl7Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl7Codes_1_ce0;
        else 
            bl7Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl7Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl7Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl7Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl7Codes_we0;
        else 
            bl7Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl7Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_address0, grp_huffmanBytegenLL_fu_661_bl7Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl7Codes_address0, grp_byteGen_fu_762_bl7Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl7Code_address0 <= grp_byteGen_fu_762_bl7Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl7Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl7Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl7Code_address0 <= grp_huffmanBytegenLL_fu_661_bl7Codes_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl7Code_address0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_address0;
        else 
            bl7Code_address0 <= "XXXXXXX";
        end if; 
    end process;


    bl7Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_ce0, grp_huffmanBytegenLL_fu_661_bl7Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl7Codes_ce0, grp_byteGen_fu_762_bl7Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            bl7Code_ce0 <= grp_byteGen_fu_762_bl7Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl7Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl7Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl7Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl7Codes_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl7Code_ce0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_ce0;
        else 
            bl7Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl7Code_d0_assign_proc : process(ap_CS_fsm_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_d0, grp_code_generator_array_dyn_new_fu_737_bl7Codes_d0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl7Code_d0 <= grp_code_generator_array_dyn_new_fu_737_bl7Codes_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl7Code_d0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_d0;
        else 
            bl7Code_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bl7Code_we0_assign_proc : process(ap_CS_fsm_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_we0, grp_code_generator_array_dyn_new_fu_737_bl7Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl7Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl7Codes_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl7Code_we0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl7Code_we0;
        else 
            bl7Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl8Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl8Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl8Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl8Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl8Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl8Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl8Codes_1_address0;
        else 
            bl8Code_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl8Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl8Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl8Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl8Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl8Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl8Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl8Codes_1_ce0;
        else 
            bl8Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl8Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl8Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl8Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl8Codes_we0;
        else 
            bl8Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl8Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_address0, grp_huffmanBytegenLL_fu_661_bl8Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl8Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl8Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl8Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl8Code_address0 <= grp_huffmanBytegenLL_fu_661_bl8Codes_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl8Code_address0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_address0;
        else 
            bl8Code_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl8Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_ce0, grp_huffmanBytegenLL_fu_661_bl8Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl8Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl8Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl8Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl8Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl8Codes_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl8Code_ce0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_ce0;
        else 
            bl8Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl8Code_d0_assign_proc : process(ap_CS_fsm_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_d0, grp_code_generator_array_dyn_new_fu_737_bl8Codes_d0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl8Code_d0 <= grp_code_generator_array_dyn_new_fu_737_bl8Codes_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl8Code_d0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_d0;
        else 
            bl8Code_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bl8Code_we0_assign_proc : process(ap_CS_fsm_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_we0, grp_code_generator_array_dyn_new_fu_737_bl8Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl8Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl8Codes_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl8Code_we0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl8Code_we0;
        else 
            bl8Code_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl9Code_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl9Codes_1_address0, grp_code_generator_array_dyn_new_fu_737_bl9Codes_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl9Code_1_address0 <= grp_code_generator_array_dyn_new_fu_737_bl9Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl9Code_1_address0 <= grp_huffmanBytegenLL_fu_661_bl9Codes_1_address0;
        else 
            bl9Code_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl9Code_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_bl9Codes_1_ce0, grp_code_generator_array_dyn_new_fu_737_bl9Codes_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl9Code_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl9Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl9Code_1_ce0 <= grp_huffmanBytegenLL_fu_661_bl9Codes_1_ce0;
        else 
            bl9Code_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl9Code_1_we0_assign_proc : process(ap_CS_fsm_state31, grp_code_generator_array_dyn_new_fu_737_bl9Codes_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            bl9Code_1_we0 <= grp_code_generator_array_dyn_new_fu_737_bl9Codes_we0;
        else 
            bl9Code_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bl9Code_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_address0, grp_huffmanBytegenLL_fu_661_bl9Codes_0_address0, grp_code_generator_array_dyn_new_fu_737_bl9Codes_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl9Code_address0 <= grp_code_generator_array_dyn_new_fu_737_bl9Codes_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl9Code_address0 <= grp_huffmanBytegenLL_fu_661_bl9Codes_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl9Code_address0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_address0;
        else 
            bl9Code_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bl9Code_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_ce0, grp_huffmanBytegenLL_fu_661_bl9Codes_0_ce0, grp_code_generator_array_dyn_new_fu_737_bl9Codes_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl9Code_ce0 <= grp_code_generator_array_dyn_new_fu_737_bl9Codes_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            bl9Code_ce0 <= grp_huffmanBytegenLL_fu_661_bl9Codes_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl9Code_ce0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_ce0;
        else 
            bl9Code_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bl9Code_d0_assign_proc : process(ap_CS_fsm_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_d0, grp_code_generator_array_dyn_new_fu_737_bl9Codes_d0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl9Code_d0 <= grp_code_generator_array_dyn_new_fu_737_bl9Codes_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl9Code_d0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_d0;
        else 
            bl9Code_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bl9Code_we0_assign_proc : process(ap_CS_fsm_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_we0, grp_code_generator_array_dyn_new_fu_737_bl9Codes_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            bl9Code_we0 <= grp_code_generator_array_dyn_new_fu_737_bl9Codes_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            bl9Code_we0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_bl9Code_we0;
        else 
            bl9Code_we0 <= ap_const_logic_0;
        end if; 
    end process;

    blocks_processed_4_fu_1118_p2 <= (dynamic_last_reg_1335 or ap_phi_mux_blocks_processed_3_phi_fu_532_p10);
    blocks_processed_fu_932_p2 <= "0" when (trunc_ln953_1_fu_922_p1 = ap_const_lv8_78) else "1";

    call_ret29_discardBitStreamLL_fu_610_bitbuffer_read_assign_proc : process(ap_CS_fsm_state19, grp_discardBitStreamLL_fu_600_ap_return_0, grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_call_ret29_discardBitStreamLL_fu_610_p_din1, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            call_ret29_discardBitStreamLL_fu_610_bitbuffer_read <= grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_call_ret29_discardBitStreamLL_fu_610_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            call_ret29_discardBitStreamLL_fu_610_bitbuffer_read <= grp_discardBitStreamLL_fu_600_ap_return_0;
        else 
            call_ret29_discardBitStreamLL_fu_610_bitbuffer_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    call_ret29_discardBitStreamLL_fu_610_bits_cntr_read_assign_proc : process(ap_CS_fsm_state19, grp_discardBitStreamLL_fu_600_ap_return_1, grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_call_ret29_discardBitStreamLL_fu_610_p_din2, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            call_ret29_discardBitStreamLL_fu_610_bits_cntr_read <= grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_call_ret29_discardBitStreamLL_fu_610_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            call_ret29_discardBitStreamLL_fu_610_bits_cntr_read <= grp_discardBitStreamLL_fu_600_ap_return_1;
        else 
            call_ret29_discardBitStreamLL_fu_610_bits_cntr_read <= "XXXXXX";
        end if; 
    end process;


    call_ret29_discardBitStreamLL_fu_610_n_bits_val_assign_proc : process(ap_CS_fsm_state19, grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_call_ret29_discardBitStreamLL_fu_610_p_din3, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            call_ret29_discardBitStreamLL_fu_610_n_bits_val <= grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_call_ret29_discardBitStreamLL_fu_610_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            call_ret29_discardBitStreamLL_fu_610_n_bits_val <= ap_const_lv5_5;
        else 
            call_ret29_discardBitStreamLL_fu_610_n_bits_val <= "XXXXX";
        end if; 
    end process;


    codeOffsets_1_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_address0, grp_huffmanBytegenLL_fu_661_codeOffsets_1_address0, grp_code_generator_array_dyn_new_fu_737_codeOffsets_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            codeOffsets_1_address0 <= grp_code_generator_array_dyn_new_fu_737_codeOffsets_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            codeOffsets_1_address0 <= grp_huffmanBytegenLL_fu_661_codeOffsets_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            codeOffsets_1_address0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_address0;
        else 
            codeOffsets_1_address0 <= "XXXX";
        end if; 
    end process;


    codeOffsets_1_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_ce0, grp_huffmanBytegenLL_fu_661_codeOffsets_1_ce0, grp_code_generator_array_dyn_new_fu_737_codeOffsets_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            codeOffsets_1_ce0 <= grp_code_generator_array_dyn_new_fu_737_codeOffsets_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            codeOffsets_1_ce0 <= grp_huffmanBytegenLL_fu_661_codeOffsets_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            codeOffsets_1_ce0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_ce0;
        else 
            codeOffsets_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    codeOffsets_1_ce1_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_codeOffsets_1_ce1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            codeOffsets_1_ce1 <= grp_huffmanBytegenLL_fu_661_codeOffsets_1_ce1;
        else 
            codeOffsets_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    codeOffsets_1_d0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_d0, grp_code_generator_array_dyn_new_fu_737_codeOffsets_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            codeOffsets_1_d0 <= grp_code_generator_array_dyn_new_fu_737_codeOffsets_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            codeOffsets_1_d0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_d0;
        else 
            codeOffsets_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    codeOffsets_1_we0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_we0, grp_code_generator_array_dyn_new_fu_737_codeOffsets_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            codeOffsets_1_we0 <= grp_code_generator_array_dyn_new_fu_737_codeOffsets_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            codeOffsets_1_we0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_1_we0;
        else 
            codeOffsets_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    codeOffsets_address0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_address0, grp_huffmanBytegenLL_fu_661_codeOffsets_0_address0, grp_code_generator_array_dyn_new_fu_737_codeOffsets_address0, grp_byteGen_fu_762_codeOffsets_address0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            codeOffsets_address0 <= grp_byteGen_fu_762_codeOffsets_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            codeOffsets_address0 <= grp_code_generator_array_dyn_new_fu_737_codeOffsets_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            codeOffsets_address0 <= grp_huffmanBytegenLL_fu_661_codeOffsets_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            codeOffsets_address0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_address0;
        else 
            codeOffsets_address0 <= "XXXX";
        end if; 
    end process;


    codeOffsets_address1_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_codeOffsets_0_address1, grp_byteGen_fu_762_codeOffsets_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            codeOffsets_address1 <= grp_byteGen_fu_762_codeOffsets_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            codeOffsets_address1 <= grp_huffmanBytegenLL_fu_661_codeOffsets_0_address1;
        else 
            codeOffsets_address1 <= "XXXX";
        end if; 
    end process;


    codeOffsets_ce0_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_ce0, grp_huffmanBytegenLL_fu_661_codeOffsets_0_ce0, grp_code_generator_array_dyn_new_fu_737_codeOffsets_ce0, grp_byteGen_fu_762_codeOffsets_ce0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            codeOffsets_ce0 <= grp_byteGen_fu_762_codeOffsets_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            codeOffsets_ce0 <= grp_code_generator_array_dyn_new_fu_737_codeOffsets_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            codeOffsets_ce0 <= grp_huffmanBytegenLL_fu_661_codeOffsets_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            codeOffsets_ce0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_ce0;
        else 
            codeOffsets_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    codeOffsets_ce1_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_codeOffsets_0_ce1, grp_byteGen_fu_762_codeOffsets_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            codeOffsets_ce1 <= grp_byteGen_fu_762_codeOffsets_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            codeOffsets_ce1 <= grp_huffmanBytegenLL_fu_661_codeOffsets_0_ce1;
        else 
            codeOffsets_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    codeOffsets_d0_assign_proc : process(ap_CS_fsm_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_d0, grp_code_generator_array_dyn_new_fu_737_codeOffsets_d0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            codeOffsets_d0 <= grp_code_generator_array_dyn_new_fu_737_codeOffsets_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            codeOffsets_d0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_d0;
        else 
            codeOffsets_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    codeOffsets_we0_assign_proc : process(ap_CS_fsm_state16, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_we0, grp_code_generator_array_dyn_new_fu_737_codeOffsets_we0, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            codeOffsets_we0 <= grp_code_generator_array_dyn_new_fu_737_codeOffsets_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            codeOffsets_we0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_codeOffsets_we0;
        else 
            codeOffsets_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dynamic_last_fu_982_p1 <= grp_loadBitStreamLL_fu_580_ap_return_0(1 - 1 downto 0);

    dynamic_lens_address0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state27, grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_address0, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_address0, grp_code_generator_array_dyn_new_fu_737_lens_address0, grp_byteGen_fu_762_lens_address0, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            dynamic_lens_address0 <= grp_byteGen_fu_762_lens_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            dynamic_lens_address0 <= grp_code_generator_array_dyn_new_fu_737_lens_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            dynamic_lens_address0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dynamic_lens_address0 <= grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_address0;
        else 
            dynamic_lens_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    dynamic_lens_ce0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state27, grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_ce0, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_ce0, grp_code_generator_array_dyn_new_fu_737_lens_ce0, grp_byteGen_fu_762_lens_ce0, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            dynamic_lens_ce0 <= grp_byteGen_fu_762_lens_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            dynamic_lens_ce0 <= grp_code_generator_array_dyn_new_fu_737_lens_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            dynamic_lens_ce0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dynamic_lens_ce0 <= grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_ce0;
        else 
            dynamic_lens_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dynamic_lens_d0_assign_proc : process(ap_CS_fsm_state27, grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_d0, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_d0, grp_byteGen_fu_762_lens_d0, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            dynamic_lens_d0 <= grp_byteGen_fu_762_lens_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            dynamic_lens_d0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dynamic_lens_d0 <= grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_d0;
        else 
            dynamic_lens_d0 <= "XXXXX";
        end if; 
    end process;


    dynamic_lens_we0_assign_proc : process(ap_CS_fsm_state27, grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_we0, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_we0, grp_byteGen_fu_762_lens_we0, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            dynamic_lens_we0 <= grp_byteGen_fu_762_lens_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            dynamic_lens_we0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_dynamic_lens_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dynamic_lens_we0 <= grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_dynamic_lens_we0;
        else 
            dynamic_lens_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dynamic_ndist_fu_1083_p2 <= std_logic_vector(unsigned(zext_ln1060_fu_1080_p1) + unsigned(ap_const_lv6_1));
    dynamic_nlen_fu_1073_p2 <= std_logic_vector(unsigned(zext_ln1057_fu_1070_p1) + unsigned(ap_const_lv9_101));
    empty_45_fu_1050_p1 <= call_ret29_discardBitStreamLL_fu_610_ap_return_0(4 - 1 downto 0);
    grp_byteGen_fu_762_ap_start <= grp_byteGen_fu_762_ap_start_reg;
    grp_code_generator_array_dyn_new_fu_737_ap_start <= grp_code_generator_array_dyn_new_fu_737_ap_start_reg;

    grp_code_generator_array_dyn_new_fu_737_codes_val_assign_proc : process(ap_CS_fsm_state31, dynamic_nlen_reg_1444, zext_ln891_reg_1483, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_code_generator_array_dyn_new_fu_737_codes_val <= zext_ln891_reg_1483;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_code_generator_array_dyn_new_fu_737_codes_val <= dynamic_nlen_reg_1444;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_code_generator_array_dyn_new_fu_737_codes_val <= ap_const_lv9_13;
        else 
            grp_code_generator_array_dyn_new_fu_737_codes_val <= "XXXXXXXXX";
        end if; 
    end process;


    grp_code_generator_array_dyn_new_fu_737_idx_assign_proc : process(ap_CS_fsm_state31, dynamic_nlen_reg_1444, ap_CS_fsm_state25, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_code_generator_array_dyn_new_fu_737_idx <= dynamic_nlen_reg_1444;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_code_generator_array_dyn_new_fu_737_idx <= ap_const_lv9_0;
        else 
            grp_code_generator_array_dyn_new_fu_737_idx <= "XXXXXXXXX";
        end if; 
    end process;


    grp_discardBitStreamLL_fu_600_bitbuffer_read_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state9, ap_CS_fsm_state42, reg_885, ap_CS_fsm_state19, grp_loadBitStreamLL_fu_580_ap_return_0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_discardBitStreamLL_fu_600_bitbuffer_read <= reg_885;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_discardBitStreamLL_fu_600_bitbuffer_read <= grp_loadBitStreamLL_fu_580_ap_return_0;
        else 
            grp_discardBitStreamLL_fu_600_bitbuffer_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_discardBitStreamLL_fu_600_bits_cntr_read_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state9, ap_CS_fsm_state42, reg_892, ap_CS_fsm_state19, grp_loadBitStreamLL_fu_580_ap_return_1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_discardBitStreamLL_fu_600_bits_cntr_read <= reg_892;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_discardBitStreamLL_fu_600_bits_cntr_read <= grp_loadBitStreamLL_fu_580_ap_return_1;
        else 
            grp_discardBitStreamLL_fu_600_bits_cntr_read <= "XXXXXX";
        end if; 
    end process;


    grp_discardBitStreamLL_fu_600_n_bits_val_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state9, ap_CS_fsm_state42, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_discardBitStreamLL_fu_600_n_bits_val <= ap_const_lv5_5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_discardBitStreamLL_fu_600_n_bits_val <= ap_const_lv5_8;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_discardBitStreamLL_fu_600_n_bits_val <= ap_const_lv5_10;
        else 
            grp_discardBitStreamLL_fu_600_n_bits_val <= "XXXXX";
        end if; 
    end process;


    grp_discardBitStreamLL_fu_626_bitbuffer_read_assign_proc : process(ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state41, reg_885, bitbuffer_5337_reg_441)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_discardBitStreamLL_fu_626_bitbuffer_read <= bitbuffer_5337_reg_441;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_discardBitStreamLL_fu_626_bitbuffer_read <= reg_885;
        else 
            grp_discardBitStreamLL_fu_626_bitbuffer_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_discardBitStreamLL_fu_626_bits_cntr_read_assign_proc : process(ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state41, reg_892, bits_cntr_5344_reg_430)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_discardBitStreamLL_fu_626_bits_cntr_read <= bits_cntr_5344_reg_430;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_discardBitStreamLL_fu_626_bits_cntr_read <= reg_892;
        else 
            grp_discardBitStreamLL_fu_626_bits_cntr_read <= "XXXXXX";
        end if; 
    end process;


    grp_discardBitStreamLL_fu_626_n_bits_val_assign_proc : process(ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state41, zext_ln1182_fu_1168_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_discardBitStreamLL_fu_626_n_bits_val <= zext_ln1182_fu_1168_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_discardBitStreamLL_fu_626_n_bits_val <= ap_const_lv5_10;
        else 
            grp_discardBitStreamLL_fu_626_n_bits_val <= "XXXXX";
        end if; 
    end process;

    grp_fu_836_p3 <= 
        ap_const_lv3_5 when (dynamic_last_reg_1335(0) = '1') else 
        ap_const_lv3_6;
    grp_huffmanBytegenLL_fu_661_ap_start <= grp_huffmanBytegenLL_fu_661_ap_start_reg;

    grp_huffmanBytegenLL_fu_661_bits_cntr_read_assign_proc : process(cb_type_reg_1348, reg_892, ap_CS_fsm_state18, bits_cntr_36_reg_1493, ap_CS_fsm_state33)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2))) then 
            grp_huffmanBytegenLL_fu_661_bits_cntr_read <= bits_cntr_36_reg_1493;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_huffmanBytegenLL_fu_661_bits_cntr_read <= reg_892;
        else 
            grp_huffmanBytegenLL_fu_661_bits_cntr_read <= "XXXXXX";
        end if; 
    end process;


    grp_huffmanBytegenLL_fu_661_ignoreValue_assign_proc : process(cb_type_reg_1348, ignoreValue_reg_1393, ap_CS_fsm_state18, ignoreValue_1_reg_1503, ap_CS_fsm_state33)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2))) then 
            grp_huffmanBytegenLL_fu_661_ignoreValue <= ignoreValue_1_reg_1503;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_huffmanBytegenLL_fu_661_ignoreValue <= ignoreValue_reg_1393;
        else 
            grp_huffmanBytegenLL_fu_661_ignoreValue <= "XXX";
        end if; 
    end process;


    grp_huffmanBytegenLL_fu_661_p_bitbuffer_read_assign_proc : process(cb_type_reg_1348, reg_885, ap_CS_fsm_state18, bitbuffer_36_reg_1488, ap_CS_fsm_state33)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2))) then 
            grp_huffmanBytegenLL_fu_661_p_bitbuffer_read <= bitbuffer_36_reg_1488;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_huffmanBytegenLL_fu_661_p_bitbuffer_read <= reg_885;
        else 
            grp_huffmanBytegenLL_fu_661_p_bitbuffer_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_huffmanBytegenLL_fu_661_p_read2_assign_proc : process(cb_type_reg_1348, done_21_reg_1388, ap_CS_fsm_state18, done_19_reg_1498, ap_CS_fsm_state33)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2))) then 
            grp_huffmanBytegenLL_fu_661_p_read2 <= done_19_reg_1498;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_huffmanBytegenLL_fu_661_p_read2 <= done_21_reg_1388;
        else 
            grp_huffmanBytegenLL_fu_661_p_read2 <= "X";
        end if; 
    end process;

    grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_start <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_ap_start_reg;
    grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_start <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_start_reg;
    grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_start <= grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_ap_start_reg;
    grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_start <= grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_ap_start_reg;
    grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_start <= grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_ap_start_reg;
    grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_start <= grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_ap_start_reg;

    grp_loadBitStreamLL_fu_580_ap_start_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state14, cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state44, ap_CS_fsm_state45, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_done, grp_code_generator_array_dyn_new_fu_737_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_2)) or ((grp_code_generator_array_dyn_new_fu_737_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31)) or ((grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            grp_loadBitStreamLL_fu_580_ap_start <= ap_const_logic_1;
        else 
            grp_loadBitStreamLL_fu_580_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_loadBitStreamLL_fu_580_bitbuffer_read_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state14, cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state44, ap_CS_fsm_state45, reg_870, bitbuffer_1_reg_1258, bitbuffer_9_reg_1309, zext_ln1018_fu_1020_p1, zext_ln1018_reg_1372, bitbuffer_35_reg_1466, bitbuffer_22_reg_1580, grp_discardBitStreamLL_fu_626_ap_return_0, bitbuffer_5337_reg_441, zext_ln1022_2_fu_1134_p1, bitbuffer_0_fu_128)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_loadBitStreamLL_fu_580_bitbuffer_read <= bitbuffer_22_reg_1580;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_loadBitStreamLL_fu_580_bitbuffer_read <= grp_discardBitStreamLL_fu_626_ap_return_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_loadBitStreamLL_fu_580_bitbuffer_read <= zext_ln1022_2_fu_1134_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_loadBitStreamLL_fu_580_bitbuffer_read <= bitbuffer_35_reg_1466;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_loadBitStreamLL_fu_580_bitbuffer_read <= zext_ln1018_reg_1372;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_2))) then 
            grp_loadBitStreamLL_fu_580_bitbuffer_read <= zext_ln1018_fu_1020_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_loadBitStreamLL_fu_580_bitbuffer_read <= bitbuffer_5337_reg_441;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_loadBitStreamLL_fu_580_bitbuffer_read <= bitbuffer_9_reg_1309;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_loadBitStreamLL_fu_580_bitbuffer_read <= reg_870;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_loadBitStreamLL_fu_580_bitbuffer_read <= bitbuffer_1_reg_1258;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_loadBitStreamLL_fu_580_bitbuffer_read <= bitbuffer_0_fu_128;
        else 
            grp_loadBitStreamLL_fu_580_bitbuffer_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_loadBitStreamLL_fu_580_bits_cntr_read_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state14, cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state44, ap_CS_fsm_state45, reg_877, bits_cntr_1_reg_1264, bits_cntr_11_reg_1315, bits_cntr_20_reg_1358, bits_cntr_35_reg_1471, bits_cntr_22_reg_1585, grp_discardBitStreamLL_fu_626_ap_return_1, bits_cntr_5344_reg_430, bits_cntr_25_fu_1139_p2, bits_cntr_0_fu_132)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read <= bits_cntr_22_reg_1585;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read <= grp_discardBitStreamLL_fu_626_ap_return_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read <= bits_cntr_25_fu_1139_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read <= bits_cntr_35_reg_1471;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read <= bits_cntr_20_reg_1358;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read <= bits_cntr_5344_reg_430;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read <= bits_cntr_11_reg_1315;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read <= reg_877;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read <= bits_cntr_1_reg_1264;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read <= bits_cntr_0_fu_132;
        else 
            grp_loadBitStreamLL_fu_580_bits_cntr_read <= "XXXXXX";
        end if; 
    end process;


    grp_loadBitStreamLL_fu_580_bits_cntr_read_2_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state14, cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state44, ap_CS_fsm_state45, reg_877, bits_cntr_1_reg_1264, bits_cntr_11_reg_1315, bits_cntr_20_reg_1358, bits_cntr_35_reg_1471, bits_cntr_22_reg_1585, grp_discardBitStreamLL_fu_626_ap_return_1, bits_cntr_5344_reg_430, bits_cntr_25_fu_1139_p2, bits_cntr_0_fu_132)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read_2 <= bits_cntr_22_reg_1585;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read_2 <= grp_discardBitStreamLL_fu_626_ap_return_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read_2 <= bits_cntr_25_fu_1139_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read_2 <= bits_cntr_35_reg_1471;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read_2 <= bits_cntr_20_reg_1358;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read_2 <= bits_cntr_5344_reg_430;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read_2 <= bits_cntr_11_reg_1315;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read_2 <= reg_877;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read_2 <= bits_cntr_1_reg_1264;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_loadBitStreamLL_fu_580_bits_cntr_read_2 <= bits_cntr_0_fu_132;
        else 
            grp_loadBitStreamLL_fu_580_bits_cntr_read_2 <= "XXXXXX";
        end if; 
    end process;


    grp_loadBitStreamLL_fu_580_done_read_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state14, cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state44, ap_CS_fsm_state45, done_reg_1251, done_1_reg_1280, done_2_reg_1290, done_3_reg_1296, done_4_reg_1302, done_9_reg_1341, done_18_reg_1477, done_14_reg_1513, done_15_reg_1525, done_7_reg_1561, done_8_reg_1567, done_10_reg_1574, done_5_reg_419)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_loadBitStreamLL_fu_580_done_read <= done_10_reg_1574;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_loadBitStreamLL_fu_580_done_read <= done_8_reg_1567;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_loadBitStreamLL_fu_580_done_read <= done_7_reg_1561;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_loadBitStreamLL_fu_580_done_read <= done_5_reg_419;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_loadBitStreamLL_fu_580_done_read <= done_15_reg_1525;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_loadBitStreamLL_fu_580_done_read <= done_14_reg_1513;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_loadBitStreamLL_fu_580_done_read <= done_18_reg_1477;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state34) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            grp_loadBitStreamLL_fu_580_done_read <= done_9_reg_1341;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_loadBitStreamLL_fu_580_done_read <= done_4_reg_1302;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_loadBitStreamLL_fu_580_done_read <= done_3_reg_1296;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_loadBitStreamLL_fu_580_done_read <= done_2_reg_1290;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_loadBitStreamLL_fu_580_done_read <= done_1_reg_1280;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_loadBitStreamLL_fu_580_done_read <= done_reg_1251;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_loadBitStreamLL_fu_580_done_read <= ap_const_lv1_0;
        else 
            grp_loadBitStreamLL_fu_580_done_read <= "X";
        end if; 
    end process;


    grp_loadBitStreamLL_fu_580_done_read_2_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state14, cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state44, ap_CS_fsm_state45, done_reg_1251, done_1_reg_1280, done_2_reg_1290, done_3_reg_1296, done_4_reg_1302, done_9_reg_1341, done_18_reg_1477, done_14_reg_1513, done_15_reg_1525, done_7_reg_1561, done_8_reg_1567, done_10_reg_1574, done_5_reg_419)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= done_10_reg_1574;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= done_8_reg_1567;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= done_7_reg_1561;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= done_5_reg_419;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= done_15_reg_1525;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= done_14_reg_1513;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= done_18_reg_1477;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state34) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= done_9_reg_1341;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= done_4_reg_1302;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= done_3_reg_1296;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= done_2_reg_1290;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= done_1_reg_1280;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= done_reg_1251;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_loadBitStreamLL_fu_580_done_read_2 <= ap_const_lv1_0;
        else 
            grp_loadBitStreamLL_fu_580_done_read_2 <= "X";
        end if; 
    end process;


    huffman_eos_stream_blk_n_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state14, cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state44, ap_CS_fsm_state45, grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            huffman_eos_stream_blk_n <= grp_loadBitStreamLL_fu_580_huffman_eos_stream_blk_n;
        else 
            huffman_eos_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    huffman_eos_stream_read_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state14, cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_loadBitStreamLL_fu_580_huffman_eos_stream_read, grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_huffman_eos_stream_read, grp_huffmanBytegenLL_fu_661_huffman_eos_stream_read, grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_huffman_eos_stream_read, grp_byteGen_fu_762_huffman_eos_stream_read, grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_huffman_eos_stream_read, grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_huffman_eos_stream_read, ap_CS_fsm_state43, ap_CS_fsm_state10, ap_CS_fsm_state21, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            huffman_eos_stream_read <= grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_huffman_eos_stream_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            huffman_eos_stream_read <= grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_huffman_eos_stream_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            huffman_eos_stream_read <= grp_byteGen_fu_762_huffman_eos_stream_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            huffman_eos_stream_read <= grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_huffman_eos_stream_read;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            huffman_eos_stream_read <= grp_huffmanBytegenLL_fu_661_huffman_eos_stream_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            huffman_eos_stream_read <= grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_huffman_eos_stream_read;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            huffman_eos_stream_read <= grp_loadBitStreamLL_fu_580_huffman_eos_stream_read;
        else 
            huffman_eos_stream_read <= ap_const_logic_0;
        end if; 
    end process;


    huffman_input_stream_blk_n_assign_proc : process(grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state14, cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state44, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            huffman_input_stream_blk_n <= grp_loadBitStreamLL_fu_580_huffman_input_stream_blk_n;
        else 
            huffman_input_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    huffman_input_stream_read_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state14, cb_type_reg_1348, ap_CS_fsm_state31, ap_CS_fsm_state16, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state33, grp_loadBitStreamLL_fu_580_huffman_input_stream_read, grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_huffman_input_stream_read, grp_huffmanBytegenLL_fu_661_huffman_input_stream_read, grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_huffman_input_stream_read, grp_byteGen_fu_762_huffman_input_stream_read, grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_huffman_input_stream_read, grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_huffman_input_stream_read, ap_CS_fsm_state43, ap_CS_fsm_state10, ap_CS_fsm_state21, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            huffman_input_stream_read <= grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801_huffman_input_stream_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            huffman_input_stream_read <= grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_huffman_input_stream_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            huffman_input_stream_read <= grp_byteGen_fu_762_huffman_input_stream_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            huffman_input_stream_read <= grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_huffman_input_stream_read;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            huffman_input_stream_read <= grp_huffmanBytegenLL_fu_661_huffman_input_stream_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            huffman_input_stream_read <= grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636_huffman_input_stream_read;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            huffman_input_stream_read <= grp_loadBitStreamLL_fu_580_huffman_input_stream_read;
        else 
            huffman_input_stream_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1035_fu_1150_p2 <= "1" when (store_length_reg_1519 = ap_const_lv16_0) else "0";
    icmp_ln955_fu_926_p2 <= "1" when (magic_number_fu_918_p1 = ap_const_lv16_8B1F) else "0";
    leftOverBits_fu_1164_p1 <= bits_cntr_5344_reg_430(3 - 1 downto 0);

    lz77_output_stream_blk_n_assign_proc : process(lz77_output_stream_full_n, ap_CS_fsm_state2, done_0_reg_312)
    begin
        if (((done_0_reg_312 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            lz77_output_stream_blk_n <= lz77_output_stream_full_n;
        else 
            lz77_output_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lz77_output_stream_din_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state2, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_lz77_output_stream_din, grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_lz77_output_stream_din, done_0_reg_312, ap_CS_fsm_state38, ap_block_state2)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (done_0_reg_312 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            lz77_output_stream_din <= ap_const_lv16_FFFF;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            lz77_output_stream_din <= grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_lz77_output_stream_din;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            lz77_output_stream_din <= grp_huffmanBytegenLL_fu_661_lz77_output_stream_din;
        else 
            lz77_output_stream_din <= grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_lz77_output_stream_din;
        end if; 
    end process;


    lz77_output_stream_write_assign_proc : process(cb_type_reg_1348, ap_CS_fsm_state2, ap_CS_fsm_state18, ap_CS_fsm_state33, grp_huffmanBytegenLL_fu_661_lz77_output_stream_write, grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_lz77_output_stream_write, done_0_reg_312, ap_CS_fsm_state38, ap_block_state2)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (done_0_reg_312 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            lz77_output_stream_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            lz77_output_stream_write <= grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784_lz77_output_stream_write;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (cb_type_reg_1348 = ap_const_lv2_2)))) then 
            lz77_output_stream_write <= grp_huffmanBytegenLL_fu_661_lz77_output_stream_write;
        else 
            lz77_output_stream_write <= ap_const_logic_0;
        end if; 
    end process;

    magic_number_fu_918_p1 <= grp_loadBitStreamLL_fu_580_ap_return_0(16 - 1 downto 0);
    or_ln1008_fu_938_p2 <= (isMultipleFiles_reg_323 or blocks_processed_fu_932_p2);
    or_ln1009_fu_976_p2 <= (done_5_reg_419 or blocks_processed_2_reg_452);

    order_address0_assign_proc : process(grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_order_address0, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_order_address0, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            order_address0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_order_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            order_address0 <= grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_order_address0;
        else 
            order_address0 <= "XXXXX";
        end if; 
    end process;


    order_ce0_assign_proc : process(grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_order_ce0, grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_order_ce0, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            order_ce0 <= grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729_order_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            order_ce0 <= grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711_order_ce0;
        else 
            order_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    skip_fname_fu_954_p2 <= "1" when (tmp_fu_944_p4 = ap_const_lv8_0) else "0";
    store_length_fu_1146_p1 <= grp_loadBitStreamLL_fu_580_ap_return_0(16 - 1 downto 0);
    tmp_fu_944_p4 <= grp_loadBitStreamLL_fu_580_ap_return_0(15 downto 8);
    trunc_ln1019_fu_1016_p1 <= bits_cntr_20_fu_1010_p2(3 - 1 downto 0);
    trunc_ln1057_fu_1024_p1 <= grp_loadBitStreamLL_fu_580_ap_return_0(5 - 1 downto 0);
    trunc_ln1060_fu_1028_p1 <= grp_discardBitStreamLL_fu_600_ap_return_0(5 - 1 downto 0);
    trunc_ln953_1_fu_922_p1 <= grp_loadBitStreamLL_fu_580_ap_return_0(8 - 1 downto 0);
    trunc_ln983_fu_960_p1 <= grp_loadBitStreamLL_fu_580_ap_return_0(8 - 1 downto 0);
    xor_ln1069_fu_1054_p2 <= (empty_45_reg_1428 xor ap_const_lv4_F);
    zext_ln1018_fu_1020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bitbuffer_20_reg_1352),32));
    zext_ln1022_1_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1019_reg_1366),29));
    zext_ln1022_2_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bitbuffer_25_fu_1129_p2),32));
    zext_ln1022_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1019_reg_1366),6));
    zext_ln1057_fu_1070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1057_reg_1383),9));
    zext_ln1060_fu_1080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1060_reg_1413),6));
    zext_ln1182_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(leftOverBits_fu_1164_p1),5));
    zext_ln891_fu_1114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dynamic_ndist_reg_1451),9));
end behav;
