// Seed: 3952980222
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  assign id_2 = id_1;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input tri1 id_0
    , id_9 = "" && id_2,
    input supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output logic id_6,
    input supply1 id_7
);
  always id_6 <= 1;
  reg id_10;
  tri0 id_11, id_12;
  initial
  `define pp_13 0
  always id_6 <= id_10;
  wire id_14;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4
  );
  assign id_12 = 1'b0;
  wire id_15;
endmodule
