-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "04/27/2022 02:14:38"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	drum_machine IS
    PORT (
	AUD_BCLK : BUFFER std_logic;
	AUD_XCK : BUFFER std_logic;
	AUD_ADCLRCK : BUFFER std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_DACLRCK : BUFFER std_logic;
	AUD_DACDAT : BUFFER std_logic;
	clock_50 : IN std_logic;
	key : IN std_logic_vector(3 DOWNTO 0);
	ledr : BUFFER std_logic_vector(9 DOWNTO 0);
	sw : IN std_logic_vector(9 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	FPGA_I2C_SCLK : BUFFER std_logic;
	FPGA_I2C_SDAT : BUFFER std_logic
	);
END drum_machine;

-- Design Ports Information
-- AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF drum_machine IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_AUD_BCLK : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_AUD_ADCLRCK : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_DACLRCK : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_clock_50 : std_logic;
SIGNAL ww_key : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ledr : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_sw : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_FPGA_I2C_SCLK : std_logic;
SIGNAL ww_FPGA_I2C_SDAT : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \sw[4]~input_o\ : std_logic;
SIGNAL \sw[5]~input_o\ : std_logic;
SIGNAL \sw[6]~input_o\ : std_logic;
SIGNAL \sw[7]~input_o\ : std_logic;
SIGNAL \sw[8]~input_o\ : std_logic;
SIGNAL \clock_50~input_o\ : std_logic;
SIGNAL \clock_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \audio_configuration|Add0~5_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~2\ : std_logic;
SIGNAL \audio_configuration|Add0~25_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~26\ : std_logic;
SIGNAL \audio_configuration|Add0~17_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~18\ : std_logic;
SIGNAL \audio_configuration|Add0~21_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~22\ : std_logic;
SIGNAL \audio_configuration|Add0~13_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~14\ : std_logic;
SIGNAL \audio_configuration|Add0~29_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~30\ : std_logic;
SIGNAL \audio_configuration|Add0~33_sumout\ : std_logic;
SIGNAL \audio_configuration|LessThan1~0_combout\ : std_logic;
SIGNAL \audio_configuration|LessThan0~0_combout\ : std_logic;
SIGNAL \audio_configuration|Add0~6\ : std_logic;
SIGNAL \audio_configuration|Add0~9_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~10\ : std_logic;
SIGNAL \audio_configuration|Add0~1_sumout\ : std_logic;
SIGNAL \audio_configuration|Equal0~0_combout\ : std_logic;
SIGNAL \audio_configuration|Equal1~0_combout\ : std_logic;
SIGNAL \audio_configuration|clk_en~q\ : std_logic;
SIGNAL \audio_configuration|Equal0~1_combout\ : std_logic;
SIGNAL \audio_configuration|ack_en~q\ : std_logic;
SIGNAL \audio_configuration|current_state.st3~q\ : std_logic;
SIGNAL \audio_configuration|current_state~16_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st3~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|current_state.st5~q\ : std_logic;
SIGNAL \FPGA_I2C_SDAT~input_o\ : std_logic;
SIGNAL \key[1]~input_o\ : std_logic;
SIGNAL \key[0]~input_o\ : std_logic;
SIGNAL \audio_configuration|current_state.st7~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|WideNor0~combout\ : std_logic;
SIGNAL \audio_configuration|current_state~25_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st8~q\ : std_logic;
SIGNAL \audio_configuration|current_state~23_combout\ : std_logic;
SIGNAL \audio_configuration|current_state~24_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st0~q\ : std_logic;
SIGNAL \audio_configuration|busy_flag~0_combout\ : std_logic;
SIGNAL \audio_configuration|busy_flag~q\ : std_logic;
SIGNAL \key[3]~input_o\ : std_logic;
SIGNAL \sw[9]~input_o\ : std_logic;
SIGNAL \key[2]~input_o\ : std_logic;
SIGNAL \config_count[0]~0_combout\ : std_logic;
SIGNAL \sw[2]~input_o\ : std_logic;
SIGNAL \sw[3]~input_o\ : std_logic;
SIGNAL \sw[1]~input_o\ : std_logic;
SIGNAL \sw[0]~input_o\ : std_logic;
SIGNAL \config_send_flag~2_combout\ : std_logic;
SIGNAL \config_count[0]~1_combout\ : std_logic;
SIGNAL \config_count[1]~2_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index[2]~2_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st1~q\ : std_logic;
SIGNAL \audio_configuration|current_state~14_combout\ : std_logic;
SIGNAL \audio_configuration|current_state~19_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st1~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|Selector8~0_combout\ : std_logic;
SIGNAL \audio_configuration|done_flag~q\ : std_logic;
SIGNAL \config_count[2]~3_combout\ : std_logic;
SIGNAL \config_send_flag~1_combout\ : std_logic;
SIGNAL \config_send_flag~0_combout\ : std_logic;
SIGNAL \config_send_flag~3_combout\ : std_logic;
SIGNAL \config_send_flag~q\ : std_logic;
SIGNAL \audio_configuration|current_state~20_combout\ : std_logic;
SIGNAL \audio_configuration|current_state~22_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st6~q\ : std_logic;
SIGNAL \audio_configuration|current_state~18_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st7~q\ : std_logic;
SIGNAL \audio_configuration|sdin~1_combout\ : std_logic;
SIGNAL \audio_configuration|current_state~21_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st4~q\ : std_logic;
SIGNAL \audio_configuration|current_state~17_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st5~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|Selector23~3_combout\ : std_logic;
SIGNAL \audio_configuration|Selector23~1_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index~1_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index[2]~7_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index[2]~3_combout\ : std_logic;
SIGNAL \audio_configuration|Mux1~5_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index~4_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index~8_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index~9_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index~6_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index[2]~0_combout\ : std_logic;
SIGNAL \audio_configuration|Add1~0_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index~5_combout\ : std_logic;
SIGNAL \audio_configuration|Selector23~0_combout\ : std_logic;
SIGNAL \audio_configuration|Selector23~2_combout\ : std_logic;
SIGNAL \audio_configuration|Selector23~4_combout\ : std_logic;
SIGNAL \audio_configuration|get_ack~q\ : std_logic;
SIGNAL \audio_configuration|current_state~15_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st2~q\ : std_logic;
SIGNAL \audio_configuration|Selector25~0_combout\ : std_logic;
SIGNAL \config_data~16_combout\ : std_logic;
SIGNAL \process_1~0_combout\ : std_logic;
SIGNAL \process_1~1_combout\ : std_logic;
SIGNAL \config_data~22_combout\ : std_logic;
SIGNAL \process_1~2_combout\ : std_logic;
SIGNAL \config_data~23_combout\ : std_logic;
SIGNAL \process_0~2_combout\ : std_logic;
SIGNAL \config_data~11_combout\ : std_logic;
SIGNAL \config_data~15_combout\ : std_logic;
SIGNAL \config_data~19_combout\ : std_logic;
SIGNAL \config_data~20_combout\ : std_logic;
SIGNAL \config_data~21_combout\ : std_logic;
SIGNAL \audio_configuration|Mux1~2_combout\ : std_logic;
SIGNAL \process_1~4_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \config_data~24_combout\ : std_logic;
SIGNAL \audio_configuration|Mux1~3_combout\ : std_logic;
SIGNAL \config_data~7_combout\ : std_logic;
SIGNAL \config_data~8_combout\ : std_logic;
SIGNAL \process_0~3_combout\ : std_logic;
SIGNAL \config_data~9_combout\ : std_logic;
SIGNAL \config_data~10_combout\ : std_logic;
SIGNAL \config_data~3_combout\ : std_logic;
SIGNAL \config_data~5_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \config_data~2_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \config_data~1_combout\ : std_logic;
SIGNAL \config_data~4_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \config_data~0_combout\ : std_logic;
SIGNAL \config_data~6_combout\ : std_logic;
SIGNAL \process_0~4_combout\ : std_logic;
SIGNAL \config_data~13_combout\ : std_logic;
SIGNAL \config_data~14_combout\ : std_logic;
SIGNAL \config_data~12_combout\ : std_logic;
SIGNAL \audio_configuration|Mux1~0_combout\ : std_logic;
SIGNAL \config_data~18_combout\ : std_logic;
SIGNAL \process_1~3_combout\ : std_logic;
SIGNAL \config_data~17_combout\ : std_logic;
SIGNAL \audio_configuration|Mux1~1_combout\ : std_logic;
SIGNAL \audio_configuration|Mux1~4_combout\ : std_logic;
SIGNAL \audio_configuration|Selector25~1_combout\ : std_logic;
SIGNAL \audio_configuration|sdin~reg0_q\ : std_logic;
SIGNAL \audio_configuration|Selector26~0_combout\ : std_logic;
SIGNAL \audio_configuration|sdin~en_q\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \audio_data_sender|Add0~33_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~34\ : std_logic;
SIGNAL \audio_data_sender|Add0~5_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~6\ : std_logic;
SIGNAL \audio_data_sender|Add0~9_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~10\ : std_logic;
SIGNAL \audio_data_sender|Add0~17_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~18\ : std_logic;
SIGNAL \audio_data_sender|Add0~13_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~14\ : std_logic;
SIGNAL \audio_data_sender|Add0~29_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~30\ : std_logic;
SIGNAL \audio_data_sender|Add0~25_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~26\ : std_logic;
SIGNAL \audio_data_sender|Add0~21_sumout\ : std_logic;
SIGNAL \audio_data_sender|LessThan0~1_combout\ : std_logic;
SIGNAL \audio_data_sender|Add0~22\ : std_logic;
SIGNAL \audio_data_sender|Add0~1_sumout\ : std_logic;
SIGNAL \audio_data_sender|LessThan0~0_combout\ : std_logic;
SIGNAL \audio_data_sender|LessThan0~2_combout\ : std_logic;
SIGNAL \audio_data_sender|clk_en~feeder_combout\ : std_logic;
SIGNAL \audio_data_sender|clk_en~q\ : std_logic;
SIGNAL \audio_data_sender|daclr~DUPLICATE_q\ : std_logic;
SIGNAL \audio_data_sender|bit_index[0]~3_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index[0]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_data_sender|bit_index[1]~1_combout\ : std_logic;
SIGNAL \audio_data_sender|Add1~0_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index[2]~2_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index~4_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index[3]~5_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index~6_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index[4]~7_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index~0_combout\ : std_logic;
SIGNAL \audio_data_sender|sending_sample~0_combout\ : std_logic;
SIGNAL \audio_data_sender|sending_sample~q\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \read_addr~1_combout\ : std_logic;
SIGNAL \read_addr[0]~feeder_combout\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \process_0~0_combout\ : std_logic;
SIGNAL \k1_sig~1_combout\ : std_logic;
SIGNAL \process_0~1_combout\ : std_logic;
SIGNAL \k0_sig~1_combout\ : std_logic;
SIGNAL \read_addr[17]~feeder_combout\ : std_logic;
SIGNAL \read_addr[16]~feeder_combout\ : std_logic;
SIGNAL \read_addr~9_combout\ : std_logic;
SIGNAL \read_addr[14]~feeder_combout\ : std_logic;
SIGNAL \k0_sig~0_combout\ : std_logic;
SIGNAL \read_addr[12]~feeder_combout\ : std_logic;
SIGNAL \read_addr~11_combout\ : std_logic;
SIGNAL \read_addr[10]~feeder_combout\ : std_logic;
SIGNAL \read_addr[8]~feeder_combout\ : std_logic;
SIGNAL \read_addr[7]~feeder_combout\ : std_logic;
SIGNAL \read_addr~10_combout\ : std_logic;
SIGNAL \read_addr[6]~feeder_combout\ : std_logic;
SIGNAL \read_addr[5]~feeder_combout\ : std_logic;
SIGNAL \read_addr[4]~feeder_combout\ : std_logic;
SIGNAL \read_addr[3]~feeder_combout\ : std_logic;
SIGNAL \read_addr[2]~feeder_combout\ : std_logic;
SIGNAL \read_addr[1]~feeder_combout\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \k2_sig~1_combout\ : std_logic;
SIGNAL \k2_sig~2_combout\ : std_logic;
SIGNAL \LessThan2~3_combout\ : std_logic;
SIGNAL \LessThan2~1_combout\ : std_logic;
SIGNAL \LessThan2~0_combout\ : std_logic;
SIGNAL \LessThan2~2_combout\ : std_logic;
SIGNAL \LessThan2~4_combout\ : std_logic;
SIGNAL \k2_sig~0_combout\ : std_logic;
SIGNAL \k2_sig~3_combout\ : std_logic;
SIGNAL \k2_sig~q\ : std_logic;
SIGNAL \audio_data_sender|daclr~q\ : std_logic;
SIGNAL \DISP5~2_combout\ : std_logic;
SIGNAL \k3_sig~3_combout\ : std_logic;
SIGNAL \LessThan3~2_combout\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \LessThan3~1_combout\ : std_logic;
SIGNAL \k3_sig~2_combout\ : std_logic;
SIGNAL \k3_sig~1_combout\ : std_logic;
SIGNAL \k3_sig~4_combout\ : std_logic;
SIGNAL \k3_sig~q\ : std_logic;
SIGNAL \process_0~5_combout\ : std_logic;
SIGNAL \DISP0~2_combout\ : std_logic;
SIGNAL \read_addr[2]~8_combout\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~57_sumout\ : std_logic;
SIGNAL \Add0~58\ : std_logic;
SIGNAL \Add0~61_sumout\ : std_logic;
SIGNAL \Add0~62\ : std_logic;
SIGNAL \Add0~65_sumout\ : std_logic;
SIGNAL \Add0~66\ : std_logic;
SIGNAL \Add0~69_sumout\ : std_logic;
SIGNAL \LessThan0~3_combout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \read_addr[2]~0_combout\ : std_logic;
SIGNAL \k0_sig~2_combout\ : std_logic;
SIGNAL \k0_sig~q\ : std_logic;
SIGNAL \k1_sig~0_combout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \k1_sig~2_combout\ : std_logic;
SIGNAL \k1_sig~q\ : std_logic;
SIGNAL \read_addr[2]~5_combout\ : std_logic;
SIGNAL \read_addr[2]~4_combout\ : std_logic;
SIGNAL \read_addr[2]~6_combout\ : std_logic;
SIGNAL \read_addr[2]~3_combout\ : std_logic;
SIGNAL \LessThan3~3_combout\ : std_logic;
SIGNAL \read_addr[2]~2_combout\ : std_logic;
SIGNAL \read_addr[2]~7_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \aud_mono~6_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \aud_mono~9_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \aud_mono~7_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \aud_mono~8_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \aud_mono~10_combout\ : std_logic;
SIGNAL \k3_sig~0_combout\ : std_logic;
SIGNAL \aud_mono[11]~5_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \aud_mono~14_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \aud_mono~13_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \aud_mono~11_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \aud_mono~12_combout\ : std_logic;
SIGNAL \aud_mono~15_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \aud_mono~3_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \aud_mono~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \aud_mono~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \aud_mono~1_combout\ : std_logic;
SIGNAL \aud_mono~4_combout\ : std_logic;
SIGNAL \audio_data_sender|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \aud_mono~17_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \aud_mono~18_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \aud_mono~19_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \aud_mono~16_combout\ : std_logic;
SIGNAL \aud_mono~20_combout\ : std_logic;
SIGNAL \audio_data_sender|Mux0~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \aud_mono~21_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \aud_mono~23_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \aud_mono~24_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \aud_mono~22_combout\ : std_logic;
SIGNAL \aud_mono~25_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \aud_mono~28_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \aud_mono~29_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \aud_mono~26_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \aud_mono~27_combout\ : std_logic;
SIGNAL \aud_mono~30_combout\ : std_logic;
SIGNAL \audio_data_sender|data_out[19]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \aud_mono~32_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \aud_mono~33_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \aud_mono~31_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \aud_mono~34_combout\ : std_logic;
SIGNAL \aud_mono~35_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \aud_mono~37_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \aud_mono~36_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \aud_mono~38_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \aud_mono~39_combout\ : std_logic;
SIGNAL \aud_mono~40_combout\ : std_logic;
SIGNAL \audio_data_sender|Mux0~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \aud_mono~47_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \aud_mono~48_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \aud_mono~49_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \aud_mono~46_combout\ : std_logic;
SIGNAL \aud_mono~50_combout\ : std_logic;
SIGNAL \audio_data_sender|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \aud_mono~44_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \aud_mono~42_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \aud_mono~41_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \aud_mono~43_combout\ : std_logic;
SIGNAL \aud_mono~45_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \aud_mono~53_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \aud_mono~51_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \aud_mono~52_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \aud_mono~54_combout\ : std_logic;
SIGNAL \aud_mono~55_combout\ : std_logic;
SIGNAL \audio_data_sender|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \aud_mono~56_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \aud_mono~57_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \aud_mono~59_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \aud_mono~58_combout\ : std_logic;
SIGNAL \aud_mono~60_combout\ : std_logic;
SIGNAL \audio_data_sender|Mux0~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \aud_mono~61_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \aud_mono~64_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \aud_mono~62_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \aud_mono~63_combout\ : std_logic;
SIGNAL \aud_mono~65_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \aud_mono~71_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \aud_mono~73_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \aud_mono~74_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \aud_mono~72_combout\ : std_logic;
SIGNAL \aud_mono~75_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \aud_mono~77_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \aud_mono~76_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \aud_mono~79_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \aud_mono~78_combout\ : std_logic;
SIGNAL \aud_mono~80_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \aud_mono~68_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \aud_mono~67_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \aud_mono~66_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \aud_mono~69_combout\ : std_logic;
SIGNAL \aud_mono~70_combout\ : std_logic;
SIGNAL \audio_data_sender|Mux0~3_combout\ : std_logic;
SIGNAL \audio_data_sender|Mux0~4_combout\ : std_logic;
SIGNAL \audio_data_sender|dacdat~0_combout\ : std_logic;
SIGNAL \audio_data_sender|dacdat~q\ : std_logic;
SIGNAL \DISP0~0_combout\ : std_logic;
SIGNAL \DISP0~1_combout\ : std_logic;
SIGNAL \HEXDISP0|Mux6~0_combout\ : std_logic;
SIGNAL \HEXDISP0|Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP0|Mux3~0_combout\ : std_logic;
SIGNAL \HEXDISP0|Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP0|Mux1~0_combout\ : std_logic;
SIGNAL \DISP1~2_combout\ : std_logic;
SIGNAL \DISP1~1_combout\ : std_logic;
SIGNAL \DISP1[3]~4_combout\ : std_logic;
SIGNAL \DISP1~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux6~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux4~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux3~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux1~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux0~0_combout\ : std_logic;
SIGNAL \DISP2~2_combout\ : std_logic;
SIGNAL \DISP2~4_combout\ : std_logic;
SIGNAL \DISP2~1_combout\ : std_logic;
SIGNAL \DISP2~3_combout\ : std_logic;
SIGNAL \DISP2~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux6~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux4~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux3~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux1~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux0~0_combout\ : std_logic;
SIGNAL \DISP3~0_combout\ : std_logic;
SIGNAL \DISP3~3_combout\ : std_logic;
SIGNAL \DISP3~4_combout\ : std_logic;
SIGNAL \DISP3~2_combout\ : std_logic;
SIGNAL \DISP3~1_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux6~0_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux4~0_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux3~0_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux1~0_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux0~0_combout\ : std_logic;
SIGNAL \DISP4~1_combout\ : std_logic;
SIGNAL \DISP4[4]~feeder_combout\ : std_logic;
SIGNAL \DISP4[4]~DUPLICATE_q\ : std_logic;
SIGNAL \DISP4[0]~3_combout\ : std_logic;
SIGNAL \DISP4~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux6~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux4~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux3~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux1~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux0~0_combout\ : std_logic;
SIGNAL \DISP5~0_combout\ : std_logic;
SIGNAL \DISP5~1_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux6~0_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux4~0_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux3~0_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux1~0_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux0~0_combout\ : std_logic;
SIGNAL \audio_configuration|LessThan1~1_combout\ : std_logic;
SIGNAL \audio_configuration|sclk_int~q\ : std_logic;
SIGNAL \audio_configuration|sclk_en~0_combout\ : std_logic;
SIGNAL \audio_configuration|sclk_en~1_combout\ : std_logic;
SIGNAL \audio_configuration|sclk_en~q\ : std_logic;
SIGNAL \audio_configuration|sclk~0_combout\ : std_logic;
SIGNAL \audio_configuration|sclk~q\ : std_logic;
SIGNAL DISP0 : std_logic_vector(4 DOWNTO 0);
SIGNAL \audio_data_sender|sampling_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL config_data : std_logic_vector(15 DOWNTO 0);
SIGNAL \audio_data_sender|bit_index\ : std_logic_vector(4 DOWNTO 0);
SIGNAL aud_mono : std_logic_vector(31 DOWNTO 0);
SIGNAL \audio_configuration|clk_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL DISP1 : std_logic_vector(4 DOWNTO 0);
SIGNAL read_addr : std_logic_vector(17 DOWNTO 0);
SIGNAL DISP2 : std_logic_vector(4 DOWNTO 0);
SIGNAL DISP3 : std_logic_vector(4 DOWNTO 0);
SIGNAL DISP4 : std_logic_vector(4 DOWNTO 0);
SIGNAL DISP5 : std_logic_vector(4 DOWNTO 0);
SIGNAL config_count : std_logic_vector(2 DOWNTO 0);
SIGNAL \audio_data_sender|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \audio_configuration|bit_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|fboutclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \audio_configuration|ALT_INV_clk_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL ALT_INV_aud_mono : std_logic_vector(19 DOWNTO 0);
SIGNAL \audio_data_sender|ALT_INV_sampling_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\ : std_logic;
SIGNAL ALT_INV_DISP1 : std_logic_vector(4 DOWNTO 0);
SIGNAL \HEXDISP0|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP0|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP0|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL ALT_INV_DISP0 : std_logic_vector(4 DOWNTO 1);
SIGNAL \audio_data_sender|ALT_INV_dacdat~q\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_daclr~q\ : std_logic;
SIGNAL ALT_INV_read_addr : std_logic_vector(17 DOWNTO 0);
SIGNAL ALT_INV_config_data : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_ack_en~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st2~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_clk_en~q\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_bit_index~4_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_bit_index~0_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_bit_index\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \audio_data_sender|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_sclk_int~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_sclk_en~q\ : std_logic;
SIGNAL \ALT_INV_DISP1~1_combout\ : std_logic;
SIGNAL \ALT_INV_DISP0~2_combout\ : std_logic;
SIGNAL \ALT_INV_k3_sig~0_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_data_out\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \audio_data_sender|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_sending_sample~q\ : std_logic;
SIGNAL ALT_INV_DISP5 : std_logic_vector(4 DOWNTO 0);
SIGNAL ALT_INV_DISP4 : std_logic_vector(4 DOWNTO 0);
SIGNAL ALT_INV_DISP3 : std_logic_vector(4 DOWNTO 0);
SIGNAL ALT_INV_DISP2 : std_logic_vector(4 DOWNTO 0);
SIGNAL \audio_configuration|ALT_INV_bit_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \audio_configuration|ALT_INV_current_state~23_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st8~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state~20_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_sdin~1_combout\ : std_logic;
SIGNAL \ALT_INV_config_send_flag~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_get_ack~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state~14_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~79_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~78_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~77_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~76_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~74_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~73_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~72_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~71_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~69_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~68_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~67_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~66_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~64_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~63_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~62_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~61_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~59_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~58_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~57_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~56_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~54_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~53_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~52_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~51_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~49_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~48_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~47_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~46_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~44_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~43_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~42_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~41_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~39_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~38_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~37_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~36_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~34_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~33_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~32_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~31_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~29_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~28_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~27_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~26_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~24_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~23_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~22_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~21_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~19_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~18_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~17_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~16_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~14_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~13_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~12_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~11_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~9_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~8_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~7_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~6_combout\ : std_logic;
SIGNAL \ALT_INV_k0_sig~q\ : std_logic;
SIGNAL \ALT_INV_k1_sig~q\ : std_logic;
SIGNAL \ALT_INV_k2_sig~q\ : std_logic;
SIGNAL \ALT_INV_k3_sig~q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_aud_mono~3_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~2_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~1_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~0_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_bit_index~6_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_sclk_en~0_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st0~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st6~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st4~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st1~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_WideNor0~combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st7~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st5~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st3~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_bit_index[2]~7_combout\ : std_logic;
SIGNAL \ALT_INV_config_count[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~10_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~9_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~5_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[2]~6_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[2]~5_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[2]~4_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[2]~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~1_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \ALT_INV_process_1~4_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~22_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~19_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~16_combout\ : std_logic;
SIGNAL \ALT_INV_process_1~3_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_bit_index[2]~2_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_bit_index[2]~0_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~13_combout\ : std_logic;
SIGNAL \ALT_INV_process_1~2_combout\ : std_logic;
SIGNAL \ALT_INV_process_1~1_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~11_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~9_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~8_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~7_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \ALT_INV_process_1~0_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~5_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~4_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_config_send_flag~2_combout\ : std_logic;
SIGNAL \ALT_INV_config_send_flag~1_combout\ : std_logic;
SIGNAL ALT_INV_config_count : std_logic_vector(2 DOWNTO 0);
SIGNAL \audio_configuration|ALT_INV_done_flag~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_busy_flag~q\ : std_logic;
SIGNAL \ALT_INV_config_send_flag~0_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Selector23~3_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Selector23~2_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Selector23~1_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Selector23~0_combout\ : std_logic;
SIGNAL \ALT_INV_k0_sig~1_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[2]~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_k0_sig~0_combout\ : std_logic;
SIGNAL \ALT_INV_k1_sig~1_combout\ : std_logic;
SIGNAL \ALT_INV_k1_sig~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \ALT_INV_k2_sig~2_combout\ : std_logic;
SIGNAL \ALT_INV_k2_sig~1_combout\ : std_logic;
SIGNAL \ALT_INV_k2_sig~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \ALT_INV_k3_sig~3_combout\ : std_logic;
SIGNAL \ALT_INV_DISP5~2_combout\ : std_logic;
SIGNAL \ALT_INV_k3_sig~2_combout\ : std_logic;
SIGNAL \ALT_INV_k3_sig~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st1~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st7~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_DISP4[4]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_daclr~DUPLICATE_q\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_sw[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_FPGA_I2C_SDAT~input_o\ : std_logic;
SIGNAL \ALT_INV_~GND~combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_bit_index~9_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_bit_index~8_combout\ : std_logic;

BEGIN

AUD_BCLK <= ww_AUD_BCLK;
AUD_XCK <= ww_AUD_XCK;
AUD_ADCLRCK <= ww_AUD_ADCLRCK;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_DACLRCK <= ww_AUD_DACLRCK;
AUD_DACDAT <= ww_AUD_DACDAT;
ww_clock_50 <= clock_50;
ww_key <= key;
ledr <= ww_ledr;
ww_sw <= sw;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
FPGA_I2C_SCLK <= ww_FPGA_I2C_SCLK;
FPGA_I2C_SDAT <= ww_FPGA_I2C_SDAT;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \clock_50~input_o\);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\
& \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\
& \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(6);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\audio_configuration|ALT_INV_clk_counter\(2) <= NOT \audio_configuration|clk_counter\(2);
ALT_INV_aud_mono(12) <= NOT aud_mono(12);
ALT_INV_aud_mono(10) <= NOT aud_mono(10);
ALT_INV_aud_mono(19) <= NOT aud_mono(19);
ALT_INV_aud_mono(0) <= NOT aud_mono(0);
\audio_data_sender|ALT_INV_sampling_counter\(5) <= NOT \audio_data_sender|sampling_counter\(5);
\audio_data_sender|ALT_INV_sampling_counter\(6) <= NOT \audio_data_sender|sampling_counter\(6);
\audio_data_sender|ALT_INV_sampling_counter\(7) <= NOT \audio_data_sender|sampling_counter\(7);
\audio_data_sender|ALT_INV_sampling_counter\(3) <= NOT \audio_data_sender|sampling_counter\(3);
\audio_data_sender|ALT_INV_sampling_counter\(4) <= NOT \audio_data_sender|sampling_counter\(4);
\audio_data_sender|ALT_INV_sampling_counter\(2) <= NOT \audio_data_sender|sampling_counter\(2);
\audio_data_sender|ALT_INV_sampling_counter\(1) <= NOT \audio_data_sender|sampling_counter\(1);
\audio_data_sender|ALT_INV_sampling_counter\(8) <= NOT \audio_data_sender|sampling_counter\(8);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\;
\audio_configuration|ALT_INV_clk_counter\(8) <= NOT \audio_configuration|clk_counter\(8);
\audio_configuration|ALT_INV_clk_counter\(7) <= NOT \audio_configuration|clk_counter\(7);
\audio_configuration|ALT_INV_clk_counter\(3) <= NOT \audio_configuration|clk_counter\(3);
\audio_configuration|ALT_INV_clk_counter\(5) <= NOT \audio_configuration|clk_counter\(5);
\audio_configuration|ALT_INV_clk_counter\(4) <= NOT \audio_configuration|clk_counter\(4);
\audio_configuration|ALT_INV_clk_counter\(6) <= NOT \audio_configuration|clk_counter\(6);
\audio_configuration|ALT_INV_clk_counter\(1) <= NOT \audio_configuration|clk_counter\(1);
\audio_configuration|ALT_INV_clk_counter\(0) <= NOT \audio_configuration|clk_counter\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\;
ALT_INV_DISP1(4) <= NOT DISP1(4);
ALT_INV_DISP1(3) <= NOT DISP1(3);
ALT_INV_DISP1(1) <= NOT DISP1(1);
ALT_INV_DISP1(0) <= NOT DISP1(0);
ALT_INV_DISP1(2) <= NOT DISP1(2);
\HEXDISP0|ALT_INV_Mux2~0_combout\ <= NOT \HEXDISP0|Mux2~0_combout\;
\HEXDISP0|ALT_INV_Mux5~0_combout\ <= NOT \HEXDISP0|Mux5~0_combout\;
\HEXDISP0|ALT_INV_Mux6~0_combout\ <= NOT \HEXDISP0|Mux6~0_combout\;
ALT_INV_DISP0(4) <= NOT DISP0(4);
ALT_INV_DISP0(1) <= NOT DISP0(1);
ALT_INV_DISP0(3) <= NOT DISP0(3);
\audio_data_sender|ALT_INV_dacdat~q\ <= NOT \audio_data_sender|dacdat~q\;
\audio_data_sender|ALT_INV_daclr~q\ <= NOT \audio_data_sender|daclr~q\;
\audio_data_sender|ALT_INV_sampling_counter\(0) <= NOT \audio_data_sender|sampling_counter\(0);
ALT_INV_read_addr(17) <= NOT read_addr(17);
ALT_INV_read_addr(16) <= NOT read_addr(16);
ALT_INV_read_addr(15) <= NOT read_addr(15);
ALT_INV_read_addr(14) <= NOT read_addr(14);
ALT_INV_read_addr(13) <= NOT read_addr(13);
ALT_INV_read_addr(12) <= NOT read_addr(12);
ALT_INV_read_addr(11) <= NOT read_addr(11);
ALT_INV_read_addr(10) <= NOT read_addr(10);
ALT_INV_read_addr(9) <= NOT read_addr(9);
ALT_INV_read_addr(8) <= NOT read_addr(8);
ALT_INV_read_addr(7) <= NOT read_addr(7);
ALT_INV_read_addr(6) <= NOT read_addr(6);
ALT_INV_read_addr(5) <= NOT read_addr(5);
ALT_INV_read_addr(4) <= NOT read_addr(4);
ALT_INV_read_addr(3) <= NOT read_addr(3);
ALT_INV_read_addr(2) <= NOT read_addr(2);
ALT_INV_read_addr(1) <= NOT read_addr(1);
ALT_INV_read_addr(0) <= NOT read_addr(0);
ALT_INV_config_data(12) <= NOT config_data(12);
ALT_INV_config_data(11) <= NOT config_data(11);
ALT_INV_config_data(9) <= NOT config_data(9);
ALT_INV_config_data(4) <= NOT config_data(4);
ALT_INV_config_data(7) <= NOT config_data(7);
ALT_INV_config_data(2) <= NOT config_data(2);
ALT_INV_config_data(0) <= NOT config_data(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\;
\audio_configuration|ALT_INV_ack_en~q\ <= NOT \audio_configuration|ack_en~q\;
\audio_configuration|ALT_INV_current_state.st2~q\ <= NOT \audio_configuration|current_state.st2~q\;
\audio_configuration|ALT_INV_clk_en~q\ <= NOT \audio_configuration|clk_en~q\;
\audio_data_sender|ALT_INV_bit_index~4_combout\ <= NOT \audio_data_sender|bit_index~4_combout\;
\audio_data_sender|ALT_INV_Add1~0_combout\ <= NOT \audio_data_sender|Add1~0_combout\;
\audio_data_sender|ALT_INV_bit_index~0_combout\ <= NOT \audio_data_sender|bit_index~0_combout\;
\audio_data_sender|ALT_INV_bit_index\(4) <= NOT \audio_data_sender|bit_index\(4);
\audio_data_sender|ALT_INV_LessThan0~2_combout\ <= NOT \audio_data_sender|LessThan0~2_combout\;
\audio_data_sender|ALT_INV_LessThan0~1_combout\ <= NOT \audio_data_sender|LessThan0~1_combout\;
\audio_data_sender|ALT_INV_LessThan0~0_combout\ <= NOT \audio_data_sender|LessThan0~0_combout\;
\audio_configuration|ALT_INV_sclk_int~q\ <= NOT \audio_configuration|sclk_int~q\;
\audio_configuration|ALT_INV_sclk_en~q\ <= NOT \audio_configuration|sclk_en~q\;
\ALT_INV_DISP1~1_combout\ <= NOT \DISP1~1_combout\;
\ALT_INV_DISP0~2_combout\ <= NOT \DISP0~2_combout\;
\ALT_INV_k3_sig~0_combout\ <= NOT \k3_sig~0_combout\;
\ALT_INV_process_0~0_combout\ <= NOT \process_0~0_combout\;
\audio_data_sender|ALT_INV_Mux0~4_combout\ <= NOT \audio_data_sender|Mux0~4_combout\;
\audio_data_sender|ALT_INV_bit_index\(3) <= NOT \audio_data_sender|bit_index\(3);
\audio_data_sender|ALT_INV_bit_index\(0) <= NOT \audio_data_sender|bit_index\(0);
\audio_data_sender|ALT_INV_Mux0~3_combout\ <= NOT \audio_data_sender|Mux0~3_combout\;
\audio_data_sender|ALT_INV_data_out\(15) <= NOT \audio_data_sender|data_out\(15);
\audio_data_sender|ALT_INV_data_out\(13) <= NOT \audio_data_sender|data_out\(13);
\audio_data_sender|ALT_INV_data_out\(11) <= NOT \audio_data_sender|data_out\(11);
\audio_data_sender|ALT_INV_data_out\(25) <= NOT \audio_data_sender|data_out\(25);
\audio_data_sender|ALT_INV_Mux0~2_combout\ <= NOT \audio_data_sender|Mux0~2_combout\;
\audio_data_sender|ALT_INV_data_out\(14) <= NOT \audio_data_sender|data_out\(14);
\audio_data_sender|ALT_INV_data_out\(12) <= NOT \audio_data_sender|data_out\(12);
\audio_data_sender|ALT_INV_data_out\(10) <= NOT \audio_data_sender|data_out\(10);
\audio_data_sender|ALT_INV_data_out\(24) <= NOT \audio_data_sender|data_out\(24);
\audio_data_sender|ALT_INV_Mux0~1_combout\ <= NOT \audio_data_sender|Mux0~1_combout\;
\audio_data_sender|ALT_INV_data_out\(23) <= NOT \audio_data_sender|data_out\(23);
\audio_data_sender|ALT_INV_data_out\(21) <= NOT \audio_data_sender|data_out\(21);
\audio_data_sender|ALT_INV_data_out\(19) <= NOT \audio_data_sender|data_out\(19);
\audio_data_sender|ALT_INV_data_out\(17) <= NOT \audio_data_sender|data_out\(17);
\audio_data_sender|ALT_INV_Mux0~0_combout\ <= NOT \audio_data_sender|Mux0~0_combout\;
\audio_data_sender|ALT_INV_bit_index\(2) <= NOT \audio_data_sender|bit_index\(2);
\audio_data_sender|ALT_INV_bit_index\(1) <= NOT \audio_data_sender|bit_index\(1);
\audio_data_sender|ALT_INV_data_out\(22) <= NOT \audio_data_sender|data_out\(22);
\audio_data_sender|ALT_INV_data_out\(20) <= NOT \audio_data_sender|data_out\(20);
\audio_data_sender|ALT_INV_data_out\(18) <= NOT \audio_data_sender|data_out\(18);
\audio_data_sender|ALT_INV_data_out\(0) <= NOT \audio_data_sender|data_out\(0);
\audio_data_sender|ALT_INV_sending_sample~q\ <= NOT \audio_data_sender|sending_sample~q\;
ALT_INV_DISP5(4) <= NOT DISP5(4);
ALT_INV_DISP5(0) <= NOT DISP5(0);
ALT_INV_DISP5(2) <= NOT DISP5(2);
ALT_INV_DISP4(4) <= NOT DISP4(4);
ALT_INV_DISP4(3) <= NOT DISP4(3);
ALT_INV_DISP4(1) <= NOT DISP4(1);
ALT_INV_DISP4(0) <= NOT DISP4(0);
ALT_INV_DISP4(2) <= NOT DISP4(2);
ALT_INV_DISP3(4) <= NOT DISP3(4);
ALT_INV_DISP3(3) <= NOT DISP3(3);
ALT_INV_DISP3(1) <= NOT DISP3(1);
ALT_INV_DISP3(0) <= NOT DISP3(0);
ALT_INV_DISP3(2) <= NOT DISP3(2);
ALT_INV_DISP2(4) <= NOT DISP2(4);
ALT_INV_DISP2(3) <= NOT DISP2(3);
ALT_INV_DISP2(1) <= NOT DISP2(1);
ALT_INV_DISP2(0) <= NOT DISP2(0);
ALT_INV_DISP2(2) <= NOT DISP2(2);
\audio_configuration|ALT_INV_bit_index\(0) <= NOT \audio_configuration|bit_index\(0);
ALT_INV_config_data(3) <= NOT config_data(3);
ALT_INV_config_data(1) <= NOT config_data(1);
\audio_configuration|ALT_INV_current_state~23_combout\ <= NOT \audio_configuration|current_state~23_combout\;
\audio_configuration|ALT_INV_current_state.st8~q\ <= NOT \audio_configuration|current_state.st8~q\;
\audio_configuration|ALT_INV_current_state~20_combout\ <= NOT \audio_configuration|current_state~20_combout\;
\audio_configuration|ALT_INV_sdin~1_combout\ <= NOT \audio_configuration|sdin~1_combout\;
\ALT_INV_config_send_flag~q\ <= NOT \config_send_flag~q\;
\audio_configuration|ALT_INV_get_ack~q\ <= NOT \audio_configuration|get_ack~q\;
\audio_configuration|ALT_INV_current_state~14_combout\ <= NOT \audio_configuration|current_state~14_combout\;
\audio_configuration|ALT_INV_Equal0~0_combout\ <= NOT \audio_configuration|Equal0~0_combout\;
\ALT_INV_aud_mono~79_combout\ <= NOT \aud_mono~79_combout\;
\ALT_INV_aud_mono~78_combout\ <= NOT \aud_mono~78_combout\;
\ALT_INV_aud_mono~77_combout\ <= NOT \aud_mono~77_combout\;
\ALT_INV_aud_mono~76_combout\ <= NOT \aud_mono~76_combout\;
\ALT_INV_aud_mono~74_combout\ <= NOT \aud_mono~74_combout\;
\ALT_INV_aud_mono~73_combout\ <= NOT \aud_mono~73_combout\;
\ALT_INV_aud_mono~72_combout\ <= NOT \aud_mono~72_combout\;
\ALT_INV_aud_mono~71_combout\ <= NOT \aud_mono~71_combout\;
\ALT_INV_aud_mono~69_combout\ <= NOT \aud_mono~69_combout\;
\ALT_INV_aud_mono~68_combout\ <= NOT \aud_mono~68_combout\;
\ALT_INV_aud_mono~67_combout\ <= NOT \aud_mono~67_combout\;
\ALT_INV_aud_mono~66_combout\ <= NOT \aud_mono~66_combout\;
\ALT_INV_aud_mono~64_combout\ <= NOT \aud_mono~64_combout\;
\ALT_INV_aud_mono~63_combout\ <= NOT \aud_mono~63_combout\;
\ALT_INV_aud_mono~62_combout\ <= NOT \aud_mono~62_combout\;
\ALT_INV_aud_mono~61_combout\ <= NOT \aud_mono~61_combout\;
\ALT_INV_aud_mono~59_combout\ <= NOT \aud_mono~59_combout\;
\ALT_INV_aud_mono~58_combout\ <= NOT \aud_mono~58_combout\;
\ALT_INV_aud_mono~57_combout\ <= NOT \aud_mono~57_combout\;
\ALT_INV_aud_mono~56_combout\ <= NOT \aud_mono~56_combout\;
\ALT_INV_aud_mono~54_combout\ <= NOT \aud_mono~54_combout\;
\ALT_INV_aud_mono~53_combout\ <= NOT \aud_mono~53_combout\;
\ALT_INV_aud_mono~52_combout\ <= NOT \aud_mono~52_combout\;
\ALT_INV_aud_mono~51_combout\ <= NOT \aud_mono~51_combout\;
\ALT_INV_aud_mono~49_combout\ <= NOT \aud_mono~49_combout\;
\ALT_INV_aud_mono~48_combout\ <= NOT \aud_mono~48_combout\;
\ALT_INV_aud_mono~47_combout\ <= NOT \aud_mono~47_combout\;
\ALT_INV_aud_mono~46_combout\ <= NOT \aud_mono~46_combout\;
\ALT_INV_aud_mono~44_combout\ <= NOT \aud_mono~44_combout\;
\ALT_INV_aud_mono~43_combout\ <= NOT \aud_mono~43_combout\;
\ALT_INV_aud_mono~42_combout\ <= NOT \aud_mono~42_combout\;
\ALT_INV_aud_mono~41_combout\ <= NOT \aud_mono~41_combout\;
\ALT_INV_aud_mono~39_combout\ <= NOT \aud_mono~39_combout\;
\ALT_INV_aud_mono~38_combout\ <= NOT \aud_mono~38_combout\;
\ALT_INV_aud_mono~37_combout\ <= NOT \aud_mono~37_combout\;
\ALT_INV_aud_mono~36_combout\ <= NOT \aud_mono~36_combout\;
\ALT_INV_aud_mono~34_combout\ <= NOT \aud_mono~34_combout\;
\ALT_INV_aud_mono~33_combout\ <= NOT \aud_mono~33_combout\;
\ALT_INV_aud_mono~32_combout\ <= NOT \aud_mono~32_combout\;
\ALT_INV_aud_mono~31_combout\ <= NOT \aud_mono~31_combout\;
\ALT_INV_aud_mono~29_combout\ <= NOT \aud_mono~29_combout\;
\ALT_INV_aud_mono~28_combout\ <= NOT \aud_mono~28_combout\;
\ALT_INV_aud_mono~27_combout\ <= NOT \aud_mono~27_combout\;
\ALT_INV_aud_mono~26_combout\ <= NOT \aud_mono~26_combout\;
\ALT_INV_aud_mono~24_combout\ <= NOT \aud_mono~24_combout\;
\ALT_INV_aud_mono~23_combout\ <= NOT \aud_mono~23_combout\;
\ALT_INV_aud_mono~22_combout\ <= NOT \aud_mono~22_combout\;
\ALT_INV_aud_mono~21_combout\ <= NOT \aud_mono~21_combout\;
\ALT_INV_aud_mono~19_combout\ <= NOT \aud_mono~19_combout\;
\ALT_INV_aud_mono~18_combout\ <= NOT \aud_mono~18_combout\;
\ALT_INV_aud_mono~17_combout\ <= NOT \aud_mono~17_combout\;
\ALT_INV_aud_mono~16_combout\ <= NOT \aud_mono~16_combout\;
\ALT_INV_aud_mono~14_combout\ <= NOT \aud_mono~14_combout\;
\ALT_INV_aud_mono~13_combout\ <= NOT \aud_mono~13_combout\;
\ALT_INV_aud_mono~12_combout\ <= NOT \aud_mono~12_combout\;
\ALT_INV_aud_mono~11_combout\ <= NOT \aud_mono~11_combout\;
\ALT_INV_aud_mono~9_combout\ <= NOT \aud_mono~9_combout\;
\ALT_INV_aud_mono~8_combout\ <= NOT \aud_mono~8_combout\;
\ALT_INV_aud_mono~7_combout\ <= NOT \aud_mono~7_combout\;
\ALT_INV_aud_mono~6_combout\ <= NOT \aud_mono~6_combout\;
\ALT_INV_k0_sig~q\ <= NOT \k0_sig~q\;
\ALT_INV_k1_sig~q\ <= NOT \k1_sig~q\;
\ALT_INV_k2_sig~q\ <= NOT \k2_sig~q\;
\ALT_INV_k3_sig~q\ <= NOT \k3_sig~q\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2);
\ALT_INV_aud_mono~3_combout\ <= NOT \aud_mono~3_combout\;
\ALT_INV_aud_mono~2_combout\ <= NOT \aud_mono~2_combout\;
\ALT_INV_aud_mono~1_combout\ <= NOT \aud_mono~1_combout\;
\ALT_INV_aud_mono~0_combout\ <= NOT \aud_mono~0_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0);
\audio_data_sender|ALT_INV_bit_index~6_combout\ <= NOT \audio_data_sender|bit_index~6_combout\;
\audio_configuration|ALT_INV_LessThan1~0_combout\ <= NOT \audio_configuration|LessThan1~0_combout\;
\audio_configuration|ALT_INV_sclk_en~0_combout\ <= NOT \audio_configuration|sclk_en~0_combout\;
\audio_configuration|ALT_INV_current_state.st0~q\ <= NOT \audio_configuration|current_state.st0~q\;
\audio_configuration|ALT_INV_current_state.st6~q\ <= NOT \audio_configuration|current_state.st6~q\;
\audio_configuration|ALT_INV_current_state.st4~q\ <= NOT \audio_configuration|current_state.st4~q\;
\audio_configuration|ALT_INV_current_state.st1~q\ <= NOT \audio_configuration|current_state.st1~q\;
\audio_configuration|ALT_INV_WideNor0~combout\ <= NOT \audio_configuration|WideNor0~combout\;
\audio_configuration|ALT_INV_current_state.st7~q\ <= NOT \audio_configuration|current_state.st7~q\;
\audio_configuration|ALT_INV_current_state.st5~q\ <= NOT \audio_configuration|current_state.st5~q\;
\audio_configuration|ALT_INV_current_state.st3~q\ <= NOT \audio_configuration|current_state.st3~q\;
\audio_configuration|ALT_INV_bit_index[2]~7_combout\ <= NOT \audio_configuration|bit_index[2]~7_combout\;
\ALT_INV_config_count[0]~0_combout\ <= NOT \config_count[0]~0_combout\;
\ALT_INV_read_addr~10_combout\ <= NOT \read_addr~10_combout\;
\ALT_INV_read_addr~9_combout\ <= NOT \read_addr~9_combout\;
\ALT_INV_process_0~5_combout\ <= NOT \process_0~5_combout\;
\ALT_INV_read_addr[2]~6_combout\ <= NOT \read_addr[2]~6_combout\;
\ALT_INV_read_addr[2]~5_combout\ <= NOT \read_addr[2]~5_combout\;
\ALT_INV_read_addr[2]~4_combout\ <= NOT \read_addr[2]~4_combout\;
\ALT_INV_read_addr[2]~3_combout\ <= NOT \read_addr[2]~3_combout\;
\ALT_INV_LessThan3~3_combout\ <= NOT \LessThan3~3_combout\;
\ALT_INV_read_addr[2]~2_combout\ <= NOT \read_addr[2]~2_combout\;
\ALT_INV_read_addr~1_combout\ <= NOT \read_addr~1_combout\;
\audio_configuration|ALT_INV_Add1~0_combout\ <= NOT \audio_configuration|Add1~0_combout\;
\ALT_INV_process_1~4_combout\ <= NOT \process_1~4_combout\;
\ALT_INV_config_data~22_combout\ <= NOT \config_data~22_combout\;
\ALT_INV_config_data~19_combout\ <= NOT \config_data~19_combout\;
\ALT_INV_config_data~16_combout\ <= NOT \config_data~16_combout\;
\ALT_INV_process_1~3_combout\ <= NOT \process_1~3_combout\;
\audio_configuration|ALT_INV_Mux1~5_combout\ <= NOT \audio_configuration|Mux1~5_combout\;
\audio_configuration|ALT_INV_bit_index[2]~2_combout\ <= NOT \audio_configuration|bit_index[2]~2_combout\;
\audio_configuration|ALT_INV_bit_index[2]~0_combout\ <= NOT \audio_configuration|bit_index[2]~0_combout\;
\ALT_INV_config_data~13_combout\ <= NOT \config_data~13_combout\;
\ALT_INV_process_1~2_combout\ <= NOT \process_1~2_combout\;
\ALT_INV_process_1~1_combout\ <= NOT \process_1~1_combout\;
\ALT_INV_process_0~4_combout\ <= NOT \process_0~4_combout\;
\ALT_INV_config_data~11_combout\ <= NOT \config_data~11_combout\;
\ALT_INV_config_data~9_combout\ <= NOT \config_data~9_combout\;
\ALT_INV_config_data~8_combout\ <= NOT \config_data~8_combout\;
\ALT_INV_config_data~7_combout\ <= NOT \config_data~7_combout\;
\ALT_INV_process_0~3_combout\ <= NOT \process_0~3_combout\;
\ALT_INV_process_1~0_combout\ <= NOT \process_1~0_combout\;
\ALT_INV_process_0~2_combout\ <= NOT \process_0~2_combout\;
\ALT_INV_config_data~5_combout\ <= NOT \config_data~5_combout\;
\ALT_INV_config_data~4_combout\ <= NOT \config_data~4_combout\;
\ALT_INV_config_data~3_combout\ <= NOT \config_data~3_combout\;
\ALT_INV_Equal0~3_combout\ <= NOT \Equal0~3_combout\;
\ALT_INV_config_data~2_combout\ <= NOT \config_data~2_combout\;
\ALT_INV_Equal0~2_combout\ <= NOT \Equal0~2_combout\;
\ALT_INV_config_data~1_combout\ <= NOT \config_data~1_combout\;
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\ALT_INV_config_data~0_combout\ <= NOT \config_data~0_combout\;
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
\ALT_INV_config_send_flag~2_combout\ <= NOT \config_send_flag~2_combout\;
\ALT_INV_config_send_flag~1_combout\ <= NOT \config_send_flag~1_combout\;
ALT_INV_config_count(2) <= NOT config_count(2);
ALT_INV_config_count(1) <= NOT config_count(1);
ALT_INV_config_count(0) <= NOT config_count(0);
\audio_configuration|ALT_INV_done_flag~q\ <= NOT \audio_configuration|done_flag~q\;
\audio_configuration|ALT_INV_busy_flag~q\ <= NOT \audio_configuration|busy_flag~q\;
\ALT_INV_config_send_flag~0_combout\ <= NOT \config_send_flag~0_combout\;
\audio_configuration|ALT_INV_Selector23~3_combout\ <= NOT \audio_configuration|Selector23~3_combout\;
\audio_configuration|ALT_INV_Selector23~2_combout\ <= NOT \audio_configuration|Selector23~2_combout\;
\audio_configuration|ALT_INV_Selector23~1_combout\ <= NOT \audio_configuration|Selector23~1_combout\;
\audio_configuration|ALT_INV_Selector23~0_combout\ <= NOT \audio_configuration|Selector23~0_combout\;
\ALT_INV_k0_sig~1_combout\ <= NOT \k0_sig~1_combout\;
\ALT_INV_read_addr[2]~0_combout\ <= NOT \read_addr[2]~0_combout\;
\ALT_INV_LessThan0~3_combout\ <= NOT \LessThan0~3_combout\;
\ALT_INV_LessThan0~2_combout\ <= NOT \LessThan0~2_combout\;
\ALT_INV_LessThan0~1_combout\ <= NOT \LessThan0~1_combout\;
\ALT_INV_LessThan0~0_combout\ <= NOT \LessThan0~0_combout\;
\ALT_INV_k0_sig~0_combout\ <= NOT \k0_sig~0_combout\;
\ALT_INV_k1_sig~1_combout\ <= NOT \k1_sig~1_combout\;
\ALT_INV_k1_sig~0_combout\ <= NOT \k1_sig~0_combout\;
\ALT_INV_LessThan1~1_combout\ <= NOT \LessThan1~1_combout\;
\ALT_INV_LessThan1~0_combout\ <= NOT \LessThan1~0_combout\;
\ALT_INV_process_0~1_combout\ <= NOT \process_0~1_combout\;
\ALT_INV_k2_sig~2_combout\ <= NOT \k2_sig~2_combout\;
\ALT_INV_k2_sig~1_combout\ <= NOT \k2_sig~1_combout\;
\ALT_INV_k2_sig~0_combout\ <= NOT \k2_sig~0_combout\;
\ALT_INV_LessThan2~4_combout\ <= NOT \LessThan2~4_combout\;
\ALT_INV_LessThan2~3_combout\ <= NOT \LessThan2~3_combout\;
\ALT_INV_LessThan2~2_combout\ <= NOT \LessThan2~2_combout\;
\ALT_INV_LessThan2~1_combout\ <= NOT \LessThan2~1_combout\;
\ALT_INV_k3_sig~3_combout\ <= NOT \k3_sig~3_combout\;
\ALT_INV_DISP5~2_combout\ <= NOT \DISP5~2_combout\;
\ALT_INV_k3_sig~2_combout\ <= NOT \k3_sig~2_combout\;
\ALT_INV_k3_sig~1_combout\ <= NOT \k3_sig~1_combout\;
\ALT_INV_LessThan3~2_combout\ <= NOT \LessThan3~2_combout\;
\ALT_INV_LessThan3~1_combout\ <= NOT \LessThan3~1_combout\;
\ALT_INV_LessThan3~0_combout\ <= NOT \LessThan3~0_combout\;
\ALT_INV_LessThan2~0_combout\ <= NOT \LessThan2~0_combout\;
\audio_configuration|ALT_INV_Selector25~0_combout\ <= NOT \audio_configuration|Selector25~0_combout\;
\audio_configuration|ALT_INV_Mux1~4_combout\ <= NOT \audio_configuration|Mux1~4_combout\;
\audio_configuration|ALT_INV_bit_index\(3) <= NOT \audio_configuration|bit_index\(3);
\audio_configuration|ALT_INV_bit_index\(2) <= NOT \audio_configuration|bit_index\(2);
\audio_configuration|ALT_INV_Mux1~3_combout\ <= NOT \audio_configuration|Mux1~3_combout\;
\audio_configuration|ALT_INV_Mux1~2_combout\ <= NOT \audio_configuration|Mux1~2_combout\;
ALT_INV_config_data(10) <= NOT config_data(10);
\audio_configuration|ALT_INV_Mux1~1_combout\ <= NOT \audio_configuration|Mux1~1_combout\;
ALT_INV_config_data(5) <= NOT config_data(5);
\audio_configuration|ALT_INV_Mux1~0_combout\ <= NOT \audio_configuration|Mux1~0_combout\;
\audio_configuration|ALT_INV_bit_index\(1) <= NOT \audio_configuration|bit_index\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\;
\audio_configuration|ALT_INV_current_state.st1~DUPLICATE_q\ <= NOT \audio_configuration|current_state.st1~DUPLICATE_q\;
\audio_configuration|ALT_INV_current_state.st7~DUPLICATE_q\ <= NOT \audio_configuration|current_state.st7~DUPLICATE_q\;
\audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\ <= NOT \audio_configuration|current_state.st5~DUPLICATE_q\;
\audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\ <= NOT \audio_configuration|current_state.st3~DUPLICATE_q\;
\audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\ <= NOT \audio_data_sender|bit_index[0]~DUPLICATE_q\;
\ALT_INV_DISP4[4]~DUPLICATE_q\ <= NOT \DISP4[4]~DUPLICATE_q\;
\audio_data_sender|ALT_INV_daclr~DUPLICATE_q\ <= NOT \audio_data_sender|daclr~DUPLICATE_q\;
\u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ <= NOT \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\;
\ALT_INV_sw[3]~input_o\ <= NOT \sw[3]~input_o\;
\ALT_INV_sw[2]~input_o\ <= NOT \sw[2]~input_o\;
\ALT_INV_sw[1]~input_o\ <= NOT \sw[1]~input_o\;
\ALT_INV_sw[0]~input_o\ <= NOT \sw[0]~input_o\;
\ALT_INV_key[2]~input_o\ <= NOT \key[2]~input_o\;
\ALT_INV_key[1]~input_o\ <= NOT \key[1]~input_o\;
\ALT_INV_key[3]~input_o\ <= NOT \key[3]~input_o\;
\ALT_INV_sw[9]~input_o\ <= NOT \sw[9]~input_o\;
\ALT_INV_key[0]~input_o\ <= NOT \key[0]~input_o\;
\ALT_INV_FPGA_I2C_SDAT~input_o\ <= NOT \FPGA_I2C_SDAT~input_o\;
\ALT_INV_~GND~combout\ <= NOT \~GND~combout\;
\audio_configuration|ALT_INV_bit_index~9_combout\ <= NOT \audio_configuration|bit_index~9_combout\;
\audio_configuration|ALT_INV_bit_index~8_combout\ <= NOT \audio_configuration|bit_index~8_combout\;

-- Location: IOOBUF_X16_Y81_N19
\AUD_BCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_BCLK);

-- Location: IOOBUF_X2_Y81_N76
\AUD_XCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_XCK);

-- Location: IOOBUF_X8_Y81_N19
\AUD_ADCLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AUD_ADCLRCK);

-- Location: IOOBUF_X24_Y81_N2
\AUD_DACLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \audio_data_sender|daclr~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_AUD_DACLRCK);

-- Location: IOOBUF_X16_Y81_N2
\AUD_DACDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \audio_data_sender|dacdat~q\,
	devoe => ww_devoe,
	o => ww_AUD_DACDAT);

-- Location: IOOBUF_X52_Y0_N2
\ledr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(0));

-- Location: IOOBUF_X52_Y0_N19
\ledr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(1));

-- Location: IOOBUF_X60_Y0_N2
\ledr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(2));

-- Location: IOOBUF_X80_Y0_N2
\ledr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(3));

-- Location: IOOBUF_X60_Y0_N19
\ledr[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(4));

-- Location: IOOBUF_X80_Y0_N19
\ledr[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(5));

-- Location: IOOBUF_X84_Y0_N2
\ledr[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(6));

-- Location: IOOBUF_X89_Y6_N5
\ledr[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(7));

-- Location: IOOBUF_X89_Y8_N5
\ledr[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(8));

-- Location: IOOBUF_X89_Y6_N22
\ledr[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(9));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|ALT_INV_Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|ALT_INV_Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|ALT_INV_Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|ALT_INV_Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|ALT_INV_Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X12_Y81_N19
\FPGA_I2C_SCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \audio_configuration|sclk~q\,
	devoe => ww_devoe,
	o => ww_FPGA_I2C_SCLK);

-- Location: IOOBUF_X12_Y81_N2
\FPGA_I2C_SDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \audio_configuration|sdin~reg0_q\,
	oe => \audio_configuration|sdin~en_q\,
	devoe => ww_devoe,
	o => ww_FPGA_I2C_SDAT);

-- Location: IOIBUF_X32_Y0_N1
\clock_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock_50,
	o => \clock_50~input_o\);

-- Location: CLKCTRL_G6
\clock_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock_50~input_o\,
	outclk => \clock_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X24_Y14_N30
\audio_configuration|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~5_sumout\ = SUM(( \audio_configuration|clk_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \audio_configuration|Add0~6\ = CARRY(( \audio_configuration|clk_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(0),
	cin => GND,
	sumout => \audio_configuration|Add0~5_sumout\,
	cout => \audio_configuration|Add0~6\);

-- Location: LABCELL_X24_Y14_N36
\audio_configuration|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~1_sumout\ = SUM(( \audio_configuration|clk_counter\(2) ) + ( GND ) + ( \audio_configuration|Add0~10\ ))
-- \audio_configuration|Add0~2\ = CARRY(( \audio_configuration|clk_counter\(2) ) + ( GND ) + ( \audio_configuration|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(2),
	cin => \audio_configuration|Add0~10\,
	sumout => \audio_configuration|Add0~1_sumout\,
	cout => \audio_configuration|Add0~2\);

-- Location: LABCELL_X24_Y14_N39
\audio_configuration|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~25_sumout\ = SUM(( \audio_configuration|clk_counter\(3) ) + ( GND ) + ( \audio_configuration|Add0~2\ ))
-- \audio_configuration|Add0~26\ = CARRY(( \audio_configuration|clk_counter\(3) ) + ( GND ) + ( \audio_configuration|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(3),
	cin => \audio_configuration|Add0~2\,
	sumout => \audio_configuration|Add0~25_sumout\,
	cout => \audio_configuration|Add0~26\);

-- Location: FF_X24_Y14_N41
\audio_configuration|clk_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~25_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(3));

-- Location: LABCELL_X24_Y14_N42
\audio_configuration|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~17_sumout\ = SUM(( \audio_configuration|clk_counter\(4) ) + ( GND ) + ( \audio_configuration|Add0~26\ ))
-- \audio_configuration|Add0~18\ = CARRY(( \audio_configuration|clk_counter\(4) ) + ( GND ) + ( \audio_configuration|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(4),
	cin => \audio_configuration|Add0~26\,
	sumout => \audio_configuration|Add0~17_sumout\,
	cout => \audio_configuration|Add0~18\);

-- Location: FF_X24_Y14_N44
\audio_configuration|clk_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~17_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(4));

-- Location: LABCELL_X24_Y14_N45
\audio_configuration|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~21_sumout\ = SUM(( \audio_configuration|clk_counter\(5) ) + ( GND ) + ( \audio_configuration|Add0~18\ ))
-- \audio_configuration|Add0~22\ = CARRY(( \audio_configuration|clk_counter\(5) ) + ( GND ) + ( \audio_configuration|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(5),
	cin => \audio_configuration|Add0~18\,
	sumout => \audio_configuration|Add0~21_sumout\,
	cout => \audio_configuration|Add0~22\);

-- Location: FF_X24_Y14_N47
\audio_configuration|clk_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~21_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(5));

-- Location: LABCELL_X24_Y14_N48
\audio_configuration|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~13_sumout\ = SUM(( \audio_configuration|clk_counter\(6) ) + ( GND ) + ( \audio_configuration|Add0~22\ ))
-- \audio_configuration|Add0~14\ = CARRY(( \audio_configuration|clk_counter\(6) ) + ( GND ) + ( \audio_configuration|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(6),
	cin => \audio_configuration|Add0~22\,
	sumout => \audio_configuration|Add0~13_sumout\,
	cout => \audio_configuration|Add0~14\);

-- Location: FF_X24_Y14_N50
\audio_configuration|clk_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~13_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(6));

-- Location: LABCELL_X24_Y14_N51
\audio_configuration|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~29_sumout\ = SUM(( \audio_configuration|clk_counter\(7) ) + ( GND ) + ( \audio_configuration|Add0~14\ ))
-- \audio_configuration|Add0~30\ = CARRY(( \audio_configuration|clk_counter\(7) ) + ( GND ) + ( \audio_configuration|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(7),
	cin => \audio_configuration|Add0~14\,
	sumout => \audio_configuration|Add0~29_sumout\,
	cout => \audio_configuration|Add0~30\);

-- Location: FF_X24_Y14_N52
\audio_configuration|clk_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~29_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(7));

-- Location: LABCELL_X24_Y14_N54
\audio_configuration|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~33_sumout\ = SUM(( \audio_configuration|clk_counter\(8) ) + ( GND ) + ( \audio_configuration|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(8),
	cin => \audio_configuration|Add0~30\,
	sumout => \audio_configuration|Add0~33_sumout\);

-- Location: FF_X24_Y14_N56
\audio_configuration|clk_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~33_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(8));

-- Location: LABCELL_X24_Y14_N12
\audio_configuration|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|LessThan1~0_combout\ = ( \audio_configuration|clk_counter\(5) & ( \audio_configuration|clk_counter\(4) & ( (\audio_configuration|clk_counter\(3) & \audio_configuration|clk_counter\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_clk_counter\(3),
	datac => \audio_configuration|ALT_INV_clk_counter\(6),
	datae => \audio_configuration|ALT_INV_clk_counter\(5),
	dataf => \audio_configuration|ALT_INV_clk_counter\(4),
	combout => \audio_configuration|LessThan1~0_combout\);

-- Location: LABCELL_X24_Y14_N27
\audio_configuration|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|LessThan0~0_combout\ = ( \audio_configuration|clk_counter\(2) & ( \audio_configuration|clk_counter\(1) & ( ((\audio_configuration|clk_counter\(7) & \audio_configuration|LessThan1~0_combout\)) # (\audio_configuration|clk_counter\(8)) ) 
-- ) ) # ( !\audio_configuration|clk_counter\(2) & ( \audio_configuration|clk_counter\(1) & ( ((\audio_configuration|clk_counter\(7) & \audio_configuration|LessThan1~0_combout\)) # (\audio_configuration|clk_counter\(8)) ) ) ) # ( 
-- \audio_configuration|clk_counter\(2) & ( !\audio_configuration|clk_counter\(1) & ( ((\audio_configuration|clk_counter\(7) & \audio_configuration|LessThan1~0_combout\)) # (\audio_configuration|clk_counter\(8)) ) ) ) # ( 
-- !\audio_configuration|clk_counter\(2) & ( !\audio_configuration|clk_counter\(1) & ( \audio_configuration|clk_counter\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101110101011101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_counter\(8),
	datab => \audio_configuration|ALT_INV_clk_counter\(7),
	datac => \audio_configuration|ALT_INV_LessThan1~0_combout\,
	datae => \audio_configuration|ALT_INV_clk_counter\(2),
	dataf => \audio_configuration|ALT_INV_clk_counter\(1),
	combout => \audio_configuration|LessThan0~0_combout\);

-- Location: FF_X24_Y14_N32
\audio_configuration|clk_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~5_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(0));

-- Location: LABCELL_X24_Y14_N33
\audio_configuration|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~9_sumout\ = SUM(( \audio_configuration|clk_counter\(1) ) + ( GND ) + ( \audio_configuration|Add0~6\ ))
-- \audio_configuration|Add0~10\ = CARRY(( \audio_configuration|clk_counter\(1) ) + ( GND ) + ( \audio_configuration|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(1),
	cin => \audio_configuration|Add0~6\,
	sumout => \audio_configuration|Add0~9_sumout\,
	cout => \audio_configuration|Add0~10\);

-- Location: FF_X24_Y14_N34
\audio_configuration|clk_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~9_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(1));

-- Location: FF_X24_Y14_N38
\audio_configuration|clk_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~1_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(2));

-- Location: LABCELL_X24_Y14_N18
\audio_configuration|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Equal0~0_combout\ = ( !\audio_configuration|clk_counter\(8) & ( \audio_configuration|clk_counter\(4) & ( (\audio_configuration|clk_counter\(1) & (\audio_configuration|clk_counter\(3) & (!\audio_configuration|clk_counter\(6) & 
-- \audio_configuration|clk_counter\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_counter\(1),
	datab => \audio_configuration|ALT_INV_clk_counter\(3),
	datac => \audio_configuration|ALT_INV_clk_counter\(6),
	datad => \audio_configuration|ALT_INV_clk_counter\(5),
	datae => \audio_configuration|ALT_INV_clk_counter\(8),
	dataf => \audio_configuration|ALT_INV_clk_counter\(4),
	combout => \audio_configuration|Equal0~0_combout\);

-- Location: LABCELL_X24_Y14_N6
\audio_configuration|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Equal1~0_combout\ = ( \audio_configuration|Equal0~0_combout\ & ( (!\audio_configuration|clk_counter\(2) & (\audio_configuration|clk_counter\(0) & \audio_configuration|clk_counter\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_counter\(2),
	datab => \audio_configuration|ALT_INV_clk_counter\(0),
	datad => \audio_configuration|ALT_INV_clk_counter\(7),
	dataf => \audio_configuration|ALT_INV_Equal0~0_combout\,
	combout => \audio_configuration|Equal1~0_combout\);

-- Location: FF_X24_Y14_N8
\audio_configuration|clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_en~q\);

-- Location: LABCELL_X24_Y14_N9
\audio_configuration|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Equal0~1_combout\ = ( \audio_configuration|Equal0~0_combout\ & ( (\audio_configuration|clk_counter\(2) & (!\audio_configuration|clk_counter\(0) & !\audio_configuration|clk_counter\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_counter\(2),
	datac => \audio_configuration|ALT_INV_clk_counter\(0),
	datad => \audio_configuration|ALT_INV_clk_counter\(7),
	dataf => \audio_configuration|ALT_INV_Equal0~0_combout\,
	combout => \audio_configuration|Equal0~1_combout\);

-- Location: FF_X24_Y14_N10
\audio_configuration|ack_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|ack_en~q\);

-- Location: FF_X27_Y14_N41
\audio_configuration|current_state.st3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st3~q\);

-- Location: LABCELL_X27_Y14_N39
\audio_configuration|current_state~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~16_combout\ = ( \audio_configuration|get_ack~q\ & ( (!\audio_configuration|ack_en~q\ & (((\audio_configuration|current_state.st2~q\ & \audio_configuration|clk_en~q\)) # (\audio_configuration|current_state.st3~q\))) # 
-- (\audio_configuration|ack_en~q\ & (\audio_configuration|current_state.st2~q\ & (\audio_configuration|clk_en~q\))) ) ) # ( !\audio_configuration|get_ack~q\ & ( (!\audio_configuration|ack_en~q\ & \audio_configuration|current_state.st3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_current_state.st2~q\,
	datac => \audio_configuration|ALT_INV_clk_en~q\,
	datad => \audio_configuration|ALT_INV_current_state.st3~q\,
	dataf => \audio_configuration|ALT_INV_get_ack~q\,
	combout => \audio_configuration|current_state~16_combout\);

-- Location: FF_X27_Y14_N40
\audio_configuration|current_state.st3~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st3~DUPLICATE_q\);

-- Location: FF_X27_Y14_N43
\audio_configuration|current_state.st5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st5~q\);

-- Location: IOIBUF_X12_Y81_N1
\FPGA_I2C_SDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FPGA_I2C_SDAT,
	o => \FPGA_I2C_SDAT~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\key[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(1),
	o => \key[1]~input_o\);

-- Location: IOIBUF_X36_Y0_N1
\key[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(0),
	o => \key[0]~input_o\);

-- Location: FF_X27_Y14_N52
\audio_configuration|current_state.st7~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st7~DUPLICATE_q\);

-- Location: LABCELL_X27_Y14_N57
\audio_configuration|WideNor0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|WideNor0~combout\ = ( \audio_configuration|current_state.st3~q\ ) # ( !\audio_configuration|current_state.st3~q\ & ( (\audio_configuration|current_state.st7~DUPLICATE_q\) # (\audio_configuration|current_state.st5~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	datad => \audio_configuration|ALT_INV_current_state.st7~DUPLICATE_q\,
	dataf => \audio_configuration|ALT_INV_current_state.st3~q\,
	combout => \audio_configuration|WideNor0~combout\);

-- Location: LABCELL_X27_Y14_N12
\audio_configuration|current_state~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~25_combout\ = ( \audio_configuration|current_state.st8~q\ & ( \audio_configuration|current_state.st7~q\ & ( (!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\) ) ) ) # ( 
-- !\audio_configuration|current_state.st8~q\ & ( \audio_configuration|current_state.st7~q\ & ( (\audio_configuration|ack_en~q\ & (!\FPGA_I2C_SDAT~input_o\ & ((!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\)))) ) ) ) 
-- # ( \audio_configuration|current_state.st8~q\ & ( !\audio_configuration|current_state.st7~q\ & ( (!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001111111101000000010100001100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_sdin~1_combout\,
	datac => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datad => \audio_configuration|ALT_INV_current_state~20_combout\,
	datae => \audio_configuration|ALT_INV_current_state.st8~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st7~q\,
	combout => \audio_configuration|current_state~25_combout\);

-- Location: FF_X27_Y14_N14
\audio_configuration|current_state.st8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st8~q\);

-- Location: MLABCELL_X28_Y14_N33
\audio_configuration|current_state~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~23_combout\ = ( !\audio_configuration|current_state.st8~q\ & ( \audio_configuration|current_state.st0~q\ ) ) # ( !\audio_configuration|current_state.st8~q\ & ( !\audio_configuration|current_state.st0~q\ & ( 
-- \config_send_flag~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_config_send_flag~q\,
	datae => \audio_configuration|ALT_INV_current_state.st8~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st0~q\,
	combout => \audio_configuration|current_state~23_combout\);

-- Location: MLABCELL_X28_Y14_N42
\audio_configuration|current_state~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~24_combout\ = ( \audio_configuration|current_state.st0~q\ & ( \audio_configuration|current_state~23_combout\ & ( (!\audio_configuration|ack_en~q\) # ((!\FPGA_I2C_SDAT~input_o\) # 
-- (!\audio_configuration|WideNor0~combout\)) ) ) ) # ( !\audio_configuration|current_state.st0~q\ & ( \audio_configuration|current_state~23_combout\ & ( (!\audio_configuration|WideNor0~combout\ & (((\audio_configuration|clk_en~q\)))) # 
-- (\audio_configuration|WideNor0~combout\ & (\audio_configuration|ack_en~q\ & ((!\FPGA_I2C_SDAT~input_o\)))) ) ) ) # ( \audio_configuration|current_state.st0~q\ & ( !\audio_configuration|current_state~23_combout\ & ( (!\audio_configuration|clk_en~q\ & 
-- ((!\audio_configuration|ack_en~q\) # ((!\FPGA_I2C_SDAT~input_o\) # (!\audio_configuration|WideNor0~combout\)))) ) ) ) # ( !\audio_configuration|current_state.st0~q\ & ( !\audio_configuration|current_state~23_combout\ & ( (\audio_configuration|ack_en~q\ & 
-- (!\audio_configuration|clk_en~q\ & (!\FPGA_I2C_SDAT~input_o\ & \audio_configuration|WideNor0~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000110011001100100000110011010100001111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datad => \audio_configuration|ALT_INV_WideNor0~combout\,
	datae => \audio_configuration|ALT_INV_current_state.st0~q\,
	dataf => \audio_configuration|ALT_INV_current_state~23_combout\,
	combout => \audio_configuration|current_state~24_combout\);

-- Location: FF_X28_Y14_N44
\audio_configuration|current_state.st0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st0~q\);

-- Location: MLABCELL_X28_Y14_N36
\audio_configuration|busy_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|busy_flag~0_combout\ = ( \audio_configuration|busy_flag~q\ & ( \audio_configuration|current_state.st0~q\ ) ) # ( \audio_configuration|busy_flag~q\ & ( !\audio_configuration|current_state.st0~q\ & ( (!\audio_configuration|clk_en~q\) # 
-- (\config_send_flag~q\) ) ) ) # ( !\audio_configuration|busy_flag~q\ & ( !\audio_configuration|current_state.st0~q\ & ( (\audio_configuration|clk_en~q\ & \config_send_flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datad => \ALT_INV_config_send_flag~q\,
	datae => \audio_configuration|ALT_INV_busy_flag~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st0~q\,
	combout => \audio_configuration|busy_flag~0_combout\);

-- Location: FF_X28_Y14_N37
\audio_configuration|busy_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|busy_flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|busy_flag~q\);

-- Location: IOIBUF_X40_Y0_N18
\key[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(3),
	o => \key[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\sw[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(9),
	o => \sw[9]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\key[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(2),
	o => \key[2]~input_o\);

-- Location: MLABCELL_X28_Y10_N54
\config_count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_count[0]~0_combout\ = ( \sw[9]~input_o\ & ( \key[2]~input_o\ & ( !\audio_configuration|busy_flag~q\ ) ) ) # ( !\sw[9]~input_o\ & ( \key[2]~input_o\ & ( (\key[1]~input_o\ & (\key[0]~input_o\ & (!\audio_configuration|busy_flag~q\ & 
-- \key[3]~input_o\))) ) ) ) # ( \sw[9]~input_o\ & ( !\key[2]~input_o\ & ( !\audio_configuration|busy_flag~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[0]~input_o\,
	datac => \audio_configuration|ALT_INV_busy_flag~q\,
	datad => \ALT_INV_key[3]~input_o\,
	datae => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \config_count[0]~0_combout\);

-- Location: IOIBUF_X8_Y0_N35
\sw[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(2),
	o => \sw[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\sw[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(3),
	o => \sw[3]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\sw[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(1),
	o => \sw[1]~input_o\);

-- Location: IOIBUF_X12_Y0_N18
\sw[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(0),
	o => \sw[0]~input_o\);

-- Location: MLABCELL_X28_Y10_N33
\config_send_flag~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_send_flag~2_combout\ = ( !\sw[0]~input_o\ & ( (!\sw[2]~input_o\ & (!\sw[3]~input_o\ & !\sw[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[2]~input_o\,
	datac => \ALT_INV_sw[3]~input_o\,
	datad => \ALT_INV_sw[1]~input_o\,
	dataf => \ALT_INV_sw[0]~input_o\,
	combout => \config_send_flag~2_combout\);

-- Location: MLABCELL_X28_Y10_N51
\config_count[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_count[0]~1_combout\ = ( \config_send_flag~2_combout\ & ( !config_count(0) $ (((!\config_count[0]~0_combout\) # (!\config_send_flag~1_combout\))) ) ) # ( !\config_send_flag~2_combout\ & ( !\config_count[0]~0_combout\ $ (!config_count(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101000010001111011100001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_count[0]~0_combout\,
	datab => \ALT_INV_config_send_flag~1_combout\,
	datad => ALT_INV_config_count(0),
	dataf => \ALT_INV_config_send_flag~2_combout\,
	combout => \config_count[0]~1_combout\);

-- Location: FF_X28_Y10_N53
\config_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_count(0));

-- Location: MLABCELL_X28_Y10_N48
\config_count[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_count[1]~2_combout\ = ( \config_send_flag~2_combout\ & ( !config_count(1) $ (((!\config_count[0]~0_combout\) # ((!\config_send_flag~1_combout\) # (!config_count(0))))) ) ) # ( !\config_send_flag~2_combout\ & ( !config_count(1) $ 
-- (((!\config_count[0]~0_combout\) # (!config_count(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111010000001011111101000000001111111100000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_count[0]~0_combout\,
	datab => \ALT_INV_config_send_flag~1_combout\,
	datac => ALT_INV_config_count(0),
	datad => ALT_INV_config_count(1),
	dataf => \ALT_INV_config_send_flag~2_combout\,
	combout => \config_count[1]~2_combout\);

-- Location: FF_X28_Y10_N50
\config_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_count[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_count(1));

-- Location: LABCELL_X27_Y14_N6
\audio_configuration|bit_index[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index[2]~2_combout\ = ( !\audio_configuration|current_state.st2~q\ & ( (!\audio_configuration|current_state.st6~q\ & !\audio_configuration|current_state.st4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_current_state.st6~q\,
	datac => \audio_configuration|ALT_INV_current_state.st4~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st2~q\,
	combout => \audio_configuration|bit_index[2]~2_combout\);

-- Location: FF_X28_Y14_N11
\audio_configuration|current_state.st1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st1~q\);

-- Location: LABCELL_X27_Y14_N45
\audio_configuration|current_state~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~14_combout\ = ( \audio_configuration|current_state.st7~q\ & ( !\audio_configuration|ack_en~q\ ) ) # ( !\audio_configuration|current_state.st7~q\ & ( (!\audio_configuration|current_state.st5~DUPLICATE_q\ & 
-- ((!\audio_configuration|current_state.st3~DUPLICATE_q\ & ((!\audio_configuration|clk_en~q\))) # (\audio_configuration|current_state.st3~DUPLICATE_q\ & (!\audio_configuration|ack_en~q\)))) # (\audio_configuration|current_state.st5~DUPLICATE_q\ & 
-- (!\audio_configuration|ack_en~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101010101010110010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	datad => \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\,
	dataf => \audio_configuration|ALT_INV_current_state.st7~q\,
	combout => \audio_configuration|current_state~14_combout\);

-- Location: MLABCELL_X28_Y14_N9
\audio_configuration|current_state~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~19_combout\ = ( \audio_configuration|current_state.st1~q\ & ( \audio_configuration|current_state~14_combout\ ) ) # ( !\audio_configuration|current_state.st1~q\ & ( \audio_configuration|current_state~14_combout\ & ( 
-- (\audio_configuration|clk_en~q\ & (\config_send_flag~q\ & !\audio_configuration|current_state.st0~q\)) ) ) ) # ( \audio_configuration|current_state.st1~q\ & ( !\audio_configuration|current_state~14_combout\ & ( (\audio_configuration|clk_en~q\ & 
-- (\config_send_flag~q\ & !\audio_configuration|current_state.st0~q\)) ) ) ) # ( !\audio_configuration|current_state.st1~q\ & ( !\audio_configuration|current_state~14_combout\ & ( (\audio_configuration|clk_en~q\ & (\config_send_flag~q\ & 
-- !\audio_configuration|current_state.st0~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_en~q\,
	datab => \ALT_INV_config_send_flag~q\,
	datac => \audio_configuration|ALT_INV_current_state.st0~q\,
	datae => \audio_configuration|ALT_INV_current_state.st1~q\,
	dataf => \audio_configuration|ALT_INV_current_state~14_combout\,
	combout => \audio_configuration|current_state~19_combout\);

-- Location: FF_X28_Y14_N10
\audio_configuration|current_state.st1~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st1~DUPLICATE_q\);

-- Location: LABCELL_X27_Y14_N18
\audio_configuration|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector8~0_combout\ = ( \audio_configuration|current_state.st1~DUPLICATE_q\ & ( (\audio_configuration|done_flag~q\) # (\audio_configuration|current_state.st8~q\) ) ) # ( !\audio_configuration|current_state.st1~DUPLICATE_q\ & ( 
-- ((\audio_configuration|done_flag~q\ & ((!\audio_configuration|bit_index[2]~2_combout\) # (\audio_configuration|WideNor0~combout\)))) # (\audio_configuration|current_state.st8~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110111010101011111011101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st8~q\,
	datab => \audio_configuration|ALT_INV_WideNor0~combout\,
	datac => \audio_configuration|ALT_INV_bit_index[2]~2_combout\,
	datad => \audio_configuration|ALT_INV_done_flag~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st1~DUPLICATE_q\,
	combout => \audio_configuration|Selector8~0_combout\);

-- Location: FF_X27_Y14_N19
\audio_configuration|done_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Selector8~0_combout\,
	ena => \audio_configuration|clk_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|done_flag~q\);

-- Location: MLABCELL_X28_Y10_N6
\config_count[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_count[2]~3_combout\ = ( config_count(2) & ( config_count(1) & ( (!config_count(0)) # ((!\config_count[0]~0_combout\) # (\config_send_flag~2_combout\)) ) ) ) # ( !config_count(2) & ( config_count(1) & ( (config_count(0) & 
-- (\config_count[0]~0_combout\ & ((!\config_send_flag~2_combout\) # (\audio_configuration|done_flag~q\)))) ) ) ) # ( config_count(2) & ( !config_count(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000010100011111111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(0),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_config_send_flag~2_combout\,
	datad => \ALT_INV_config_count[0]~0_combout\,
	datae => ALT_INV_config_count(2),
	dataf => ALT_INV_config_count(1),
	combout => \config_count[2]~3_combout\);

-- Location: FF_X28_Y10_N8
\config_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_count[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_count(2));

-- Location: MLABCELL_X28_Y10_N27
\config_send_flag~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_send_flag~1_combout\ = ( config_count(0) & ( (\audio_configuration|done_flag~q\ & ((!config_count(1)) # (!config_count(2)))) ) ) # ( !config_count(0) & ( \audio_configuration|done_flag~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datac => ALT_INV_config_count(2),
	datad => \audio_configuration|ALT_INV_done_flag~q\,
	dataf => ALT_INV_config_count(0),
	combout => \config_send_flag~1_combout\);

-- Location: MLABCELL_X28_Y10_N42
\config_send_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_send_flag~0_combout\ = ( \key[2]~input_o\ & ( (!\sw[9]~input_o\ & ((!\key[1]~input_o\) # ((!\key[3]~input_o\) # (!\key[0]~input_o\)))) ) ) # ( !\key[2]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111000001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \config_send_flag~0_combout\);

-- Location: MLABCELL_X28_Y10_N36
\config_send_flag~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_send_flag~3_combout\ = ( !\audio_configuration|busy_flag~q\ & ( ((!\config_send_flag~2_combout\) # (\config_send_flag~0_combout\)) # (\config_send_flag~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111111111111100111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_config_send_flag~1_combout\,
	datac => \ALT_INV_config_send_flag~2_combout\,
	datad => \ALT_INV_config_send_flag~0_combout\,
	dataf => \audio_configuration|ALT_INV_busy_flag~q\,
	combout => \config_send_flag~3_combout\);

-- Location: FF_X28_Y10_N11
config_send_flag : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	asdata => \config_send_flag~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \config_send_flag~q\);

-- Location: MLABCELL_X28_Y14_N54
\audio_configuration|current_state~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~20_combout\ = ( !\audio_configuration|get_ack~q\ & ( \audio_configuration|current_state.st0~q\ & ( ((\audio_configuration|current_state.st6~q\) # (\audio_configuration|current_state.st4~q\)) # 
-- (\audio_configuration|current_state.st2~q\) ) ) ) # ( \audio_configuration|get_ack~q\ & ( !\audio_configuration|current_state.st0~q\ & ( !\config_send_flag~q\ ) ) ) # ( !\audio_configuration|get_ack~q\ & ( !\audio_configuration|current_state.st0~q\ & ( 
-- !\config_send_flag~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000001111111011111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st2~q\,
	datab => \audio_configuration|ALT_INV_current_state.st4~q\,
	datac => \audio_configuration|ALT_INV_current_state.st6~q\,
	datad => \ALT_INV_config_send_flag~q\,
	datae => \audio_configuration|ALT_INV_get_ack~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st0~q\,
	combout => \audio_configuration|current_state~20_combout\);

-- Location: LABCELL_X27_Y14_N30
\audio_configuration|current_state~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~22_combout\ = ( \audio_configuration|current_state.st6~q\ & ( \audio_configuration|current_state.st5~DUPLICATE_q\ & ( (!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\) ) ) ) # ( 
-- !\audio_configuration|current_state.st6~q\ & ( \audio_configuration|current_state.st5~DUPLICATE_q\ & ( (!\FPGA_I2C_SDAT~input_o\ & (\audio_configuration|ack_en~q\ & ((!\audio_configuration|sdin~1_combout\) # 
-- (\audio_configuration|current_state~20_combout\)))) ) ) ) # ( \audio_configuration|current_state.st6~q\ & ( !\audio_configuration|current_state.st5~DUPLICATE_q\ & ( (!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001111111100001000000010101100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \audio_configuration|ALT_INV_sdin~1_combout\,
	datac => \audio_configuration|ALT_INV_ack_en~q\,
	datad => \audio_configuration|ALT_INV_current_state~20_combout\,
	datae => \audio_configuration|ALT_INV_current_state.st6~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	combout => \audio_configuration|current_state~22_combout\);

-- Location: FF_X27_Y14_N32
\audio_configuration|current_state.st6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st6~q\);

-- Location: LABCELL_X27_Y14_N51
\audio_configuration|current_state~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~18_combout\ = ( \audio_configuration|get_ack~q\ & ( (!\audio_configuration|ack_en~q\ & (((\audio_configuration|clk_en~q\ & \audio_configuration|current_state.st6~q\)) # (\audio_configuration|current_state.st7~q\))) # 
-- (\audio_configuration|ack_en~q\ & (\audio_configuration|clk_en~q\ & (\audio_configuration|current_state.st6~q\))) ) ) # ( !\audio_configuration|get_ack~q\ & ( (!\audio_configuration|ack_en~q\ & \audio_configuration|current_state.st7~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_current_state.st6~q\,
	datad => \audio_configuration|ALT_INV_current_state.st7~q\,
	dataf => \audio_configuration|ALT_INV_get_ack~q\,
	combout => \audio_configuration|current_state~18_combout\);

-- Location: FF_X27_Y14_N53
\audio_configuration|current_state.st7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st7~q\);

-- Location: LABCELL_X27_Y14_N48
\audio_configuration|sdin~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|sdin~1_combout\ = ( !\audio_configuration|current_state.st5~DUPLICATE_q\ & ( (\audio_configuration|clk_en~q\ & (!\audio_configuration|current_state.st7~q\ & !\audio_configuration|current_state.st3~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_current_state.st7~q\,
	datad => \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\,
	dataf => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	combout => \audio_configuration|sdin~1_combout\);

-- Location: LABCELL_X27_Y14_N33
\audio_configuration|current_state~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~21_combout\ = ( \audio_configuration|current_state.st4~q\ & ( \audio_configuration|current_state.st3~DUPLICATE_q\ & ( (!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\) ) ) ) # ( 
-- !\audio_configuration|current_state.st4~q\ & ( \audio_configuration|current_state.st3~DUPLICATE_q\ & ( (!\FPGA_I2C_SDAT~input_o\ & (\audio_configuration|ack_en~q\ & ((!\audio_configuration|sdin~1_combout\) # 
-- (\audio_configuration|current_state~20_combout\)))) ) ) ) # ( \audio_configuration|current_state.st4~q\ & ( !\audio_configuration|current_state.st3~DUPLICATE_q\ & ( (!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000100010101100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \audio_configuration|ALT_INV_sdin~1_combout\,
	datac => \audio_configuration|ALT_INV_current_state~20_combout\,
	datad => \audio_configuration|ALT_INV_ack_en~q\,
	datae => \audio_configuration|ALT_INV_current_state.st4~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\,
	combout => \audio_configuration|current_state~21_combout\);

-- Location: FF_X27_Y14_N35
\audio_configuration|current_state.st4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st4~q\);

-- Location: LABCELL_X27_Y14_N42
\audio_configuration|current_state~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~17_combout\ = ( \audio_configuration|current_state.st4~q\ & ( (!\audio_configuration|ack_en~q\ & (((\audio_configuration|clk_en~q\ & \audio_configuration|get_ack~q\)) # (\audio_configuration|current_state.st5~q\))) # 
-- (\audio_configuration|ack_en~q\ & (\audio_configuration|clk_en~q\ & (\audio_configuration|get_ack~q\))) ) ) # ( !\audio_configuration|current_state.st4~q\ & ( (!\audio_configuration|ack_en~q\ & \audio_configuration|current_state.st5~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_get_ack~q\,
	datad => \audio_configuration|ALT_INV_current_state.st5~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st4~q\,
	combout => \audio_configuration|current_state~17_combout\);

-- Location: FF_X27_Y14_N44
\audio_configuration|current_state.st5~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st5~DUPLICATE_q\);

-- Location: LABCELL_X27_Y14_N24
\audio_configuration|Selector23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector23~3_combout\ = ( \audio_configuration|current_state.st0~q\ & ( !\audio_configuration|current_state.st1~DUPLICATE_q\ & ( (!\audio_configuration|current_state.st3~DUPLICATE_q\ & 
-- (!\audio_configuration|current_state.st5~DUPLICATE_q\ & (!\audio_configuration|current_state.st7~q\ & !\audio_configuration|current_state.st8~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\,
	datab => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	datac => \audio_configuration|ALT_INV_current_state.st7~q\,
	datad => \audio_configuration|ALT_INV_current_state.st8~q\,
	datae => \audio_configuration|ALT_INV_current_state.st0~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st1~DUPLICATE_q\,
	combout => \audio_configuration|Selector23~3_combout\);

-- Location: LABCELL_X27_Y14_N21
\audio_configuration|Selector23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector23~1_combout\ = ( !\audio_configuration|current_state.st2~q\ & ( !\audio_configuration|current_state.st6~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_configuration|ALT_INV_current_state.st6~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st2~q\,
	combout => \audio_configuration|Selector23~1_combout\);

-- Location: MLABCELL_X25_Y14_N12
\audio_configuration|bit_index~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index~1_combout\ = ( \audio_configuration|bit_index\(0) & ( \audio_configuration|Selector23~3_combout\ & ( ((!\audio_configuration|clk_en~q\) # ((!\audio_configuration|Selector23~1_combout\ & 
-- \audio_configuration|bit_index[2]~0_combout\))) # (\audio_configuration|Selector23~0_combout\) ) ) ) # ( !\audio_configuration|bit_index\(0) & ( \audio_configuration|Selector23~3_combout\ ) ) # ( \audio_configuration|bit_index\(0) & ( 
-- !\audio_configuration|Selector23~3_combout\ ) ) # ( !\audio_configuration|bit_index\(0) & ( !\audio_configuration|Selector23~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111101110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_Selector23~0_combout\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_Selector23~1_combout\,
	datad => \audio_configuration|ALT_INV_bit_index[2]~0_combout\,
	datae => \audio_configuration|ALT_INV_bit_index\(0),
	dataf => \audio_configuration|ALT_INV_Selector23~3_combout\,
	combout => \audio_configuration|bit_index~1_combout\);

-- Location: MLABCELL_X25_Y14_N42
\audio_configuration|bit_index[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index[2]~7_combout\ = ( \audio_configuration|current_state.st0~q\ & ( (\audio_configuration|clk_en~q\ & (!\audio_configuration|current_state.st8~q\ & ((!\audio_configuration|bit_index[2]~0_combout\) # 
-- (\audio_configuration|bit_index[2]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110001000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_bit_index[2]~2_combout\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_bit_index[2]~0_combout\,
	datad => \audio_configuration|ALT_INV_current_state.st8~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st0~q\,
	combout => \audio_configuration|bit_index[2]~7_combout\);

-- Location: MLABCELL_X25_Y14_N36
\audio_configuration|bit_index[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index[2]~3_combout\ = ( !\audio_configuration|current_state.st7~DUPLICATE_q\ & ( \FPGA_I2C_SDAT~input_o\ & ( (!\audio_configuration|current_state.st3~DUPLICATE_q\ & (\audio_configuration|bit_index[2]~7_combout\ & 
-- !\audio_configuration|current_state.st5~DUPLICATE_q\)) ) ) ) # ( !\audio_configuration|current_state.st7~DUPLICATE_q\ & ( !\FPGA_I2C_SDAT~input_o\ & ( (!\audio_configuration|current_state.st3~DUPLICATE_q\ & 
-- ((!\audio_configuration|current_state.st5~DUPLICATE_q\ & (\audio_configuration|bit_index[2]~7_combout\)) # (\audio_configuration|current_state.st5~DUPLICATE_q\ & ((\audio_configuration|ack_en~q\))))) # (\audio_configuration|current_state.st3~DUPLICATE_q\ 
-- & (((\audio_configuration|ack_en~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100001111000000000000000000100010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\,
	datab => \audio_configuration|ALT_INV_bit_index[2]~7_combout\,
	datac => \audio_configuration|ALT_INV_ack_en~q\,
	datad => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	datae => \audio_configuration|ALT_INV_current_state.st7~DUPLICATE_q\,
	dataf => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	combout => \audio_configuration|bit_index[2]~3_combout\);

-- Location: FF_X25_Y14_N14
\audio_configuration|bit_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|bit_index~1_combout\,
	ena => \audio_configuration|bit_index[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|bit_index\(0));

-- Location: MLABCELL_X25_Y14_N45
\audio_configuration|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Mux1~5_combout\ = ( \audio_configuration|bit_index\(1) & ( !\audio_configuration|bit_index\(0) ) ) # ( !\audio_configuration|bit_index\(1) & ( \audio_configuration|bit_index\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_configuration|ALT_INV_bit_index\(0),
	dataf => \audio_configuration|ALT_INV_bit_index\(1),
	combout => \audio_configuration|Mux1~5_combout\);

-- Location: MLABCELL_X25_Y14_N15
\audio_configuration|bit_index~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index~4_combout\ = ( \audio_configuration|Mux1~5_combout\ & ( \audio_configuration|Selector23~3_combout\ & ( ((!\audio_configuration|clk_en~q\) # ((\audio_configuration|bit_index[2]~0_combout\ & 
-- !\audio_configuration|Selector23~1_combout\))) # (\audio_configuration|Selector23~0_combout\) ) ) ) # ( !\audio_configuration|Mux1~5_combout\ & ( \audio_configuration|Selector23~3_combout\ ) ) # ( \audio_configuration|Mux1~5_combout\ & ( 
-- !\audio_configuration|Selector23~3_combout\ ) ) # ( !\audio_configuration|Mux1~5_combout\ & ( !\audio_configuration|Selector23~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111101111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_Selector23~0_combout\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_bit_index[2]~0_combout\,
	datad => \audio_configuration|ALT_INV_Selector23~1_combout\,
	datae => \audio_configuration|ALT_INV_Mux1~5_combout\,
	dataf => \audio_configuration|ALT_INV_Selector23~3_combout\,
	combout => \audio_configuration|bit_index~4_combout\);

-- Location: FF_X25_Y14_N17
\audio_configuration|bit_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|bit_index~4_combout\,
	ena => \audio_configuration|bit_index[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|bit_index\(1));

-- Location: MLABCELL_X25_Y14_N18
\audio_configuration|bit_index~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index~8_combout\ = ( !\audio_configuration|bit_index[2]~2_combout\ & ( \audio_configuration|current_state.st5~q\ & ( (\audio_configuration|clk_en~q\ & (((\audio_configuration|bit_index\(0)) # (\audio_configuration|bit_index\(2))) 
-- # (\audio_configuration|bit_index\(1)))) ) ) ) # ( \audio_configuration|bit_index[2]~2_combout\ & ( !\audio_configuration|current_state.st5~q\ & ( !\audio_configuration|clk_en~q\ ) ) ) # ( !\audio_configuration|bit_index[2]~2_combout\ & ( 
-- !\audio_configuration|current_state.st5~q\ & ( (!\audio_configuration|clk_en~q\) # (((\audio_configuration|bit_index\(0)) # (\audio_configuration|bit_index\(2))) # (\audio_configuration|bit_index\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111111111111101010101010101000010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_en~q\,
	datab => \audio_configuration|ALT_INV_bit_index\(1),
	datac => \audio_configuration|ALT_INV_bit_index\(2),
	datad => \audio_configuration|ALT_INV_bit_index\(0),
	datae => \audio_configuration|ALT_INV_bit_index[2]~2_combout\,
	dataf => \audio_configuration|ALT_INV_current_state.st5~q\,
	combout => \audio_configuration|bit_index~8_combout\);

-- Location: MLABCELL_X25_Y14_N54
\audio_configuration|bit_index~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index~9_combout\ = ( \audio_configuration|current_state.st4~q\ & ( \audio_configuration|current_state.st0~q\ & ( (\audio_configuration|current_state.st5~DUPLICATE_q\ & !\audio_configuration|bit_index~8_combout\) ) ) ) # ( 
-- !\audio_configuration|current_state.st4~q\ & ( \audio_configuration|current_state.st0~q\ & ( (!\audio_configuration|bit_index~8_combout\ & (((!\audio_configuration|current_state.st7~DUPLICATE_q\ & !\audio_configuration|current_state.st8~q\)) # 
-- (\audio_configuration|current_state.st5~DUPLICATE_q\))) ) ) ) # ( \audio_configuration|current_state.st4~q\ & ( !\audio_configuration|current_state.st0~q\ & ( (\audio_configuration|current_state.st5~DUPLICATE_q\ & 
-- !\audio_configuration|bit_index~8_combout\) ) ) ) # ( !\audio_configuration|current_state.st4~q\ & ( !\audio_configuration|current_state.st0~q\ & ( (\audio_configuration|current_state.st5~DUPLICATE_q\ & !\audio_configuration|bit_index~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000010110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st7~DUPLICATE_q\,
	datab => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	datac => \audio_configuration|ALT_INV_bit_index~8_combout\,
	datad => \audio_configuration|ALT_INV_current_state.st8~q\,
	datae => \audio_configuration|ALT_INV_current_state.st4~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st0~q\,
	combout => \audio_configuration|bit_index~9_combout\);

-- Location: MLABCELL_X25_Y14_N24
\audio_configuration|bit_index~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index~6_combout\ = ( \audio_configuration|bit_index\(3) & ( \audio_configuration|current_state.st3~DUPLICATE_q\ ) ) # ( !\audio_configuration|bit_index\(3) & ( \audio_configuration|current_state.st3~DUPLICATE_q\ & ( 
-- (\audio_configuration|ack_en~q\ & !\FPGA_I2C_SDAT~input_o\) ) ) ) # ( \audio_configuration|bit_index\(3) & ( !\audio_configuration|current_state.st3~DUPLICATE_q\ & ( (!\audio_configuration|bit_index~9_combout\) # 
-- ((\audio_configuration|current_state.st5~DUPLICATE_q\ & ((!\audio_configuration|ack_en~q\) # (\FPGA_I2C_SDAT~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100101111001101010101000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	datac => \audio_configuration|ALT_INV_bit_index~9_combout\,
	datad => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datae => \audio_configuration|ALT_INV_bit_index\(3),
	dataf => \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\,
	combout => \audio_configuration|bit_index~6_combout\);

-- Location: FF_X25_Y14_N26
\audio_configuration|bit_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|bit_index~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|bit_index\(3));

-- Location: MLABCELL_X25_Y14_N0
\audio_configuration|bit_index[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index[2]~0_combout\ = ( \audio_configuration|bit_index\(1) & ( (!\audio_configuration|bit_index\(3) & \audio_configuration|current_state.st4~q\) ) ) # ( !\audio_configuration|bit_index\(1) & ( (!\audio_configuration|bit_index\(3) 
-- & (((!\audio_configuration|bit_index\(2) & !\audio_configuration|bit_index\(0))) # (\audio_configuration|current_state.st4~q\))) # (\audio_configuration|bit_index\(3) & (!\audio_configuration|bit_index\(2) & (!\audio_configuration|bit_index\(0) & 
-- \audio_configuration|current_state.st4~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011111000100000001111100000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_bit_index\(2),
	datab => \audio_configuration|ALT_INV_bit_index\(0),
	datac => \audio_configuration|ALT_INV_bit_index\(3),
	datad => \audio_configuration|ALT_INV_current_state.st4~q\,
	dataf => \audio_configuration|ALT_INV_bit_index\(1),
	combout => \audio_configuration|bit_index[2]~0_combout\);

-- Location: MLABCELL_X25_Y14_N9
\audio_configuration|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add1~0_combout\ = ( \audio_configuration|bit_index\(2) & ( (!\audio_configuration|bit_index\(1) & !\audio_configuration|bit_index\(0)) ) ) # ( !\audio_configuration|bit_index\(2) & ( (\audio_configuration|bit_index\(0)) # 
-- (\audio_configuration|bit_index\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_configuration|ALT_INV_bit_index\(1),
	datad => \audio_configuration|ALT_INV_bit_index\(0),
	dataf => \audio_configuration|ALT_INV_bit_index\(2),
	combout => \audio_configuration|Add1~0_combout\);

-- Location: MLABCELL_X25_Y14_N48
\audio_configuration|bit_index~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index~5_combout\ = ( \audio_configuration|Selector23~0_combout\ & ( \audio_configuration|Selector23~3_combout\ ) ) # ( !\audio_configuration|Selector23~0_combout\ & ( \audio_configuration|Selector23~3_combout\ & ( 
-- (!\audio_configuration|clk_en~q\) # ((!\audio_configuration|Add1~0_combout\) # ((!\audio_configuration|Selector23~1_combout\ & \audio_configuration|bit_index[2]~0_combout\))) ) ) ) # ( \audio_configuration|Selector23~0_combout\ & ( 
-- !\audio_configuration|Selector23~3_combout\ ) ) # ( !\audio_configuration|Selector23~0_combout\ & ( !\audio_configuration|Selector23~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111110011101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_Selector23~1_combout\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_bit_index[2]~0_combout\,
	datad => \audio_configuration|ALT_INV_Add1~0_combout\,
	datae => \audio_configuration|ALT_INV_Selector23~0_combout\,
	dataf => \audio_configuration|ALT_INV_Selector23~3_combout\,
	combout => \audio_configuration|bit_index~5_combout\);

-- Location: FF_X25_Y14_N50
\audio_configuration|bit_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|bit_index~5_combout\,
	ena => \audio_configuration|bit_index[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|bit_index\(2));

-- Location: MLABCELL_X25_Y14_N3
\audio_configuration|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector23~0_combout\ = ( \audio_configuration|bit_index\(1) & ( (\audio_configuration|current_state.st4~q\ & !\audio_configuration|bit_index\(3)) ) ) # ( !\audio_configuration|bit_index\(1) & ( 
-- (\audio_configuration|current_state.st4~q\ & ((!\audio_configuration|bit_index\(3)) # ((!\audio_configuration|bit_index\(2) & !\audio_configuration|bit_index\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001000000011110000100000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_bit_index\(2),
	datab => \audio_configuration|ALT_INV_bit_index\(0),
	datac => \audio_configuration|ALT_INV_current_state.st4~q\,
	datad => \audio_configuration|ALT_INV_bit_index\(3),
	dataf => \audio_configuration|ALT_INV_bit_index\(1),
	combout => \audio_configuration|Selector23~0_combout\);

-- Location: MLABCELL_X25_Y14_N30
\audio_configuration|Selector23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector23~2_combout\ = ( !\audio_configuration|bit_index\(0) & ( (!\audio_configuration|bit_index\(1) & (!\audio_configuration|bit_index\(2) & !\audio_configuration|bit_index\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_bit_index\(1),
	datac => \audio_configuration|ALT_INV_bit_index\(2),
	datad => \audio_configuration|ALT_INV_bit_index\(3),
	dataf => \audio_configuration|ALT_INV_bit_index\(0),
	combout => \audio_configuration|Selector23~2_combout\);

-- Location: MLABCELL_X25_Y14_N6
\audio_configuration|Selector23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector23~4_combout\ = ( \audio_configuration|Selector23~2_combout\ & ( (!\audio_configuration|get_ack~q\ & (((!\audio_configuration|Selector23~1_combout\) # (\audio_configuration|Selector23~0_combout\)))) # 
-- (\audio_configuration|get_ack~q\ & (!\audio_configuration|Selector23~3_combout\)) ) ) # ( !\audio_configuration|Selector23~2_combout\ & ( (!\audio_configuration|get_ack~q\ & ((\audio_configuration|Selector23~0_combout\))) # 
-- (\audio_configuration|get_ack~q\ & (!\audio_configuration|Selector23~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010000011111010101011001111101010101100111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_Selector23~3_combout\,
	datab => \audio_configuration|ALT_INV_Selector23~1_combout\,
	datac => \audio_configuration|ALT_INV_Selector23~0_combout\,
	datad => \audio_configuration|ALT_INV_get_ack~q\,
	dataf => \audio_configuration|ALT_INV_Selector23~2_combout\,
	combout => \audio_configuration|Selector23~4_combout\);

-- Location: FF_X25_Y14_N7
\audio_configuration|get_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Selector23~4_combout\,
	ena => \audio_configuration|clk_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|get_ack~q\);

-- Location: MLABCELL_X28_Y14_N0
\audio_configuration|current_state~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~15_combout\ = ( \audio_configuration|current_state.st2~q\ & ( \audio_configuration|current_state~14_combout\ ) ) # ( !\audio_configuration|current_state.st2~q\ & ( \audio_configuration|current_state~14_combout\ & ( 
-- (\audio_configuration|clk_en~q\ & \audio_configuration|current_state.st1~q\) ) ) ) # ( \audio_configuration|current_state.st2~q\ & ( !\audio_configuration|current_state~14_combout\ & ( (\audio_configuration|clk_en~q\ & ((!\audio_configuration|get_ack~q\) 
-- # (\audio_configuration|current_state.st1~q\))) ) ) ) # ( !\audio_configuration|current_state.st2~q\ & ( !\audio_configuration|current_state~14_combout\ & ( (\audio_configuration|clk_en~q\ & \audio_configuration|current_state.st1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001100000011001100000000001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_get_ack~q\,
	datad => \audio_configuration|ALT_INV_current_state.st1~q\,
	datae => \audio_configuration|ALT_INV_current_state.st2~q\,
	dataf => \audio_configuration|ALT_INV_current_state~14_combout\,
	combout => \audio_configuration|current_state~15_combout\);

-- Location: FF_X28_Y14_N1
\audio_configuration|current_state.st2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st2~q\);

-- Location: LABCELL_X27_Y14_N36
\audio_configuration|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector25~0_combout\ = ( \audio_configuration|bit_index\(2) & ( (\audio_configuration|current_state.st2~q\ & !\audio_configuration|bit_index\(1)) ) ) # ( !\audio_configuration|bit_index\(2) & ( 
-- (\audio_configuration|current_state.st2~q\ & (!\audio_configuration|bit_index\(0) & \audio_configuration|bit_index\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_current_state.st2~q\,
	datac => \audio_configuration|ALT_INV_bit_index\(0),
	datad => \audio_configuration|ALT_INV_bit_index\(1),
	dataf => \audio_configuration|ALT_INV_bit_index\(2),
	combout => \audio_configuration|Selector25~0_combout\);

-- Location: MLABCELL_X28_Y10_N39
\config_data~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~16_combout\ = ( \key[2]~input_o\ & ( (!\sw[9]~input_o\ & ((!\key[1]~input_o\) # (!\key[3]~input_o\))) ) ) # ( !\key[2]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \config_data~16_combout\);

-- Location: LABCELL_X30_Y10_N48
\process_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_1~0_combout\ = ( \sw[0]~input_o\ & ( config_count(0) & ( \sw[1]~input_o\ ) ) ) # ( \sw[0]~input_o\ & ( !config_count(0) & ( ((config_count(1) & (\audio_configuration|done_flag~q\ & !config_count(2)))) # (\sw[1]~input_o\) ) ) ) # ( 
-- !\sw[0]~input_o\ & ( !config_count(0) & ( (config_count(1) & (\audio_configuration|done_flag~q\ & !config_count(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000111110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[1]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[0]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \process_1~0_combout\);

-- Location: LABCELL_X30_Y10_N36
\process_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_1~1_combout\ = ( \sw[0]~input_o\ & ( config_count(0) & ( !\sw[1]~input_o\ ) ) ) # ( \sw[0]~input_o\ & ( !config_count(0) & ( (!\sw[1]~input_o\) # ((!config_count(1) & (\audio_configuration|done_flag~q\ & !config_count(2)))) ) ) ) # ( 
-- !\sw[0]~input_o\ & ( !config_count(0) & ( (!config_count(1) & (\audio_configuration|done_flag~q\ & !config_count(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000111100101111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[1]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[0]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \process_1~1_combout\);

-- Location: LABCELL_X30_Y10_N54
\config_data~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~22_combout\ = ( \sw[3]~input_o\ & ( config_count(0) & ( (!config_count(1)) # ((!\audio_configuration|done_flag~q\) # (config_count(2))) ) ) ) # ( !\sw[3]~input_o\ & ( config_count(0) & ( (!config_count(1) & (\audio_configuration|done_flag~q\ 
-- & (!\sw[2]~input_o\ & config_count(2)))) ) ) ) # ( \sw[3]~input_o\ & ( !config_count(0) ) ) # ( !\sw[3]~input_o\ & ( !config_count(0) & ( (!config_count(1) & (\audio_configuration|done_flag~q\ & (!\sw[2]~input_o\ & config_count(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000111111111111111100000000001000001110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[2]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[3]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \config_data~22_combout\);

-- Location: LABCELL_X30_Y10_N12
\process_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_1~2_combout\ = ( \sw[0]~input_o\ & ( config_count(0) & ( (!config_count(1) & (\audio_configuration|done_flag~q\ & !config_count(2))) ) ) ) # ( !\sw[0]~input_o\ & ( config_count(0) & ( ((!config_count(1) & (\audio_configuration|done_flag~q\ & 
-- !config_count(2)))) # (\sw[1]~input_o\) ) ) ) # ( !\sw[0]~input_o\ & ( !config_count(0) & ( \sw[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000101111000011110010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[1]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[0]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \process_1~2_combout\);

-- Location: LABCELL_X29_Y10_N12
\config_data~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~23_combout\ = ( \process_1~2_combout\ & ( (!\config_data~16_combout\ & !\process_1~1_combout\) ) ) # ( !\process_1~2_combout\ & ( (!\config_data~16_combout\ & (!\process_1~1_combout\ & ((\config_data~22_combout\) # (\process_1~0_combout\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010100000001000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~16_combout\,
	datab => \ALT_INV_process_1~0_combout\,
	datac => \ALT_INV_process_1~1_combout\,
	datad => \ALT_INV_config_data~22_combout\,
	dataf => \ALT_INV_process_1~2_combout\,
	combout => \config_data~23_combout\);

-- Location: MLABCELL_X34_Y10_N39
\process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~2_combout\ = ( !\sw[9]~input_o\ & ( !\key[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \process_0~2_combout\);

-- Location: FF_X29_Y10_N13
\config_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~23_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(11));

-- Location: LABCELL_X30_Y10_N30
\config_data~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~11_combout\ = ( !\sw[3]~input_o\ & ( config_count(0) & ( (!\sw[2]~input_o\ & ((!\audio_configuration|done_flag~q\) # (!config_count(1) $ (config_count(2))))) ) ) ) # ( !\sw[3]~input_o\ & ( !config_count(0) & ( (!\sw[2]~input_o\ & 
-- (((!\audio_configuration|done_flag~q\) # (!config_count(2))) # (config_count(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011010000000000000000000011100000110100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[2]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[3]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \config_data~11_combout\);

-- Location: LABCELL_X29_Y10_N36
\config_data~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~15_combout\ = ( \process_1~2_combout\ & ( (\config_send_flag~0_combout\) # (\process_1~1_combout\) ) ) # ( !\process_1~2_combout\ & ( (((\config_data~11_combout\ & !\process_1~0_combout\)) # (\config_send_flag~0_combout\)) # 
-- (\process_1~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111111111111010011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~11_combout\,
	datab => \ALT_INV_process_1~0_combout\,
	datac => \ALT_INV_process_1~1_combout\,
	datad => \ALT_INV_config_send_flag~0_combout\,
	dataf => \ALT_INV_process_1~2_combout\,
	combout => \config_data~15_combout\);

-- Location: FF_X29_Y10_N38
\config_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~15_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(5));

-- Location: LABCELL_X30_Y10_N18
\config_data~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~19_combout\ = ( \sw[3]~input_o\ & ( config_count(0) & ( (\sw[2]~input_o\ & ((!config_count(1)) # ((!\audio_configuration|done_flag~q\) # (config_count(2))))) ) ) ) # ( !\sw[3]~input_o\ & ( config_count(0) & ( (!config_count(1) & 
-- (\audio_configuration|done_flag~q\ & (!\sw[2]~input_o\ & config_count(2)))) ) ) ) # ( \sw[3]~input_o\ & ( !config_count(0) & ( (\sw[2]~input_o\ & (((!\audio_configuration|done_flag~q\) # (!config_count(2))) # (config_count(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000110100000000001000000000111000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[2]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[3]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \config_data~19_combout\);

-- Location: LABCELL_X29_Y10_N15
\config_data~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~20_combout\ = ( \process_1~2_combout\ & ( (!\config_data~16_combout\ & \process_1~1_combout\) ) ) # ( !\process_1~2_combout\ & ( (!\config_data~16_combout\ & (((\config_data~19_combout\) # (\process_1~1_combout\)) # (\process_1~0_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101010001010101010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~16_combout\,
	datab => \ALT_INV_process_1~0_combout\,
	datac => \ALT_INV_process_1~1_combout\,
	datad => \ALT_INV_config_data~19_combout\,
	dataf => \ALT_INV_process_1~2_combout\,
	combout => \config_data~20_combout\);

-- Location: FF_X29_Y10_N16
\config_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~20_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(9));

-- Location: LABCELL_X29_Y10_N39
\config_data~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~21_combout\ = ( \process_1~2_combout\ & ( (!\process_1~1_combout\) # (\config_send_flag~0_combout\) ) ) # ( !\process_1~2_combout\ & ( ((!\process_1~1_combout\ & ((\process_1~0_combout\) # (\config_data~11_combout\)))) # 
-- (\config_send_flag~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000011111111011100001111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~11_combout\,
	datab => \ALT_INV_process_1~0_combout\,
	datac => \ALT_INV_process_1~1_combout\,
	datad => \ALT_INV_config_send_flag~0_combout\,
	dataf => \ALT_INV_process_1~2_combout\,
	combout => \config_data~21_combout\);

-- Location: FF_X29_Y10_N41
\config_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~21_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(10));

-- Location: LABCELL_X29_Y10_N18
\audio_configuration|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Mux1~2_combout\ = ( config_data(9) & ( config_data(10) & ( (!\audio_configuration|bit_index\(0) & (((\audio_configuration|bit_index\(1)) # (config_data(5))))) # (\audio_configuration|bit_index\(0) & 
-- (((!\audio_configuration|bit_index\(1))) # (config_data(11)))) ) ) ) # ( !config_data(9) & ( config_data(10) & ( (!\audio_configuration|bit_index\(0) & (((\audio_configuration|bit_index\(1)) # (config_data(5))))) # (\audio_configuration|bit_index\(0) & 
-- (config_data(11) & ((\audio_configuration|bit_index\(1))))) ) ) ) # ( config_data(9) & ( !config_data(10) & ( (!\audio_configuration|bit_index\(0) & (((config_data(5) & !\audio_configuration|bit_index\(1))))) # (\audio_configuration|bit_index\(0) & 
-- (((!\audio_configuration|bit_index\(1))) # (config_data(11)))) ) ) ) # ( !config_data(9) & ( !config_data(10) & ( (!\audio_configuration|bit_index\(0) & (((config_data(5) & !\audio_configuration|bit_index\(1))))) # (\audio_configuration|bit_index\(0) & 
-- (config_data(11) & ((\audio_configuration|bit_index\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_data(11),
	datab => \audio_configuration|ALT_INV_bit_index\(0),
	datac => ALT_INV_config_data(5),
	datad => \audio_configuration|ALT_INV_bit_index\(1),
	datae => ALT_INV_config_data(9),
	dataf => ALT_INV_config_data(10),
	combout => \audio_configuration|Mux1~2_combout\);

-- Location: MLABCELL_X28_Y10_N45
\process_1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_1~4_combout\ = ( \sw[2]~input_o\ & ( !\sw[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sw[3]~input_o\,
	dataf => \ALT_INV_sw[2]~input_o\,
	combout => \process_1~4_combout\);

-- Location: LABCELL_X30_Y10_N6
\Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = ( config_count(0) & ( (config_count(1) & (!config_count(2) & \audio_configuration|done_flag~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => ALT_INV_config_count(2),
	datac => \audio_configuration|ALT_INV_done_flag~q\,
	dataf => ALT_INV_config_count(0),
	combout => \Equal0~3_combout\);

-- Location: LABCELL_X29_Y10_N48
\config_data~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~24_combout\ = ( \process_1~0_combout\ & ( \Equal0~3_combout\ & ( (!\config_data~16_combout\ & \process_1~1_combout\) ) ) ) # ( !\process_1~0_combout\ & ( \Equal0~3_combout\ & ( (!\config_data~16_combout\ & ((!\process_1~2_combout\) # 
-- (\process_1~1_combout\))) ) ) ) # ( \process_1~0_combout\ & ( !\Equal0~3_combout\ & ( (!\config_data~16_combout\ & \process_1~1_combout\) ) ) ) # ( !\process_1~0_combout\ & ( !\Equal0~3_combout\ & ( (!\config_data~16_combout\ & (((\process_1~4_combout\ & 
-- !\process_1~2_combout\)) # (\process_1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000100010001000100010001010101010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~16_combout\,
	datab => \ALT_INV_process_1~1_combout\,
	datac => \ALT_INV_process_1~4_combout\,
	datad => \ALT_INV_process_1~2_combout\,
	datae => \ALT_INV_process_1~0_combout\,
	dataf => \ALT_INV_Equal0~3_combout\,
	combout => \config_data~24_combout\);

-- Location: FF_X29_Y10_N50
\config_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~24_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(12));

-- Location: LABCELL_X29_Y10_N45
\audio_configuration|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Mux1~3_combout\ = ( config_data(12) & ( (!\audio_configuration|bit_index\(1) & !\audio_configuration|bit_index\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_bit_index\(1),
	datac => \audio_configuration|ALT_INV_bit_index\(0),
	dataf => ALT_INV_config_data(12),
	combout => \audio_configuration|Mux1~3_combout\);

-- Location: LABCELL_X30_Y10_N24
\config_data~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~7_combout\ = ( \sw[3]~input_o\ & ( config_count(0) & ( (!\sw[2]~input_o\ & ((!config_count(1)) # ((!\audio_configuration|done_flag~q\) # (config_count(2))))) ) ) ) # ( !\sw[3]~input_o\ & ( config_count(0) & ( (!\sw[2]~input_o\ & 
-- ((!\audio_configuration|done_flag~q\) # (!config_count(1) $ (config_count(2))))) ) ) ) # ( \sw[3]~input_o\ & ( !config_count(0) & ( (!\sw[2]~input_o\) # ((!config_count(1) & (\audio_configuration|done_flag~q\ & config_count(2)))) ) ) ) # ( 
-- !\sw[3]~input_o\ & ( !config_count(0) & ( !\sw[2]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111001011100000110100001110000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[2]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[3]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \config_data~7_combout\);

-- Location: MLABCELL_X34_Y10_N48
\config_data~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~8_combout\ = ( !\sw[9]~input_o\ & ( \key[2]~input_o\ & ( !\key[1]~input_o\ ) ) ) # ( !\sw[9]~input_o\ & ( !\key[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_key[1]~input_o\,
	datae => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \config_data~8_combout\);

-- Location: MLABCELL_X34_Y10_N42
\process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~3_combout\ = ( !\sw[9]~input_o\ & ( !\key[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \process_0~3_combout\);

-- Location: LABCELL_X30_Y10_N9
\config_data~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~9_combout\ = ( \audio_configuration|done_flag~q\ & ( (!config_count(1) & (config_count(2) & (!\sw[0]~input_o\ $ (\sw[1]~input_o\)))) # (config_count(1) & ((!\sw[0]~input_o\ $ (\sw[1]~input_o\)))) ) ) # ( !\audio_configuration|done_flag~q\ & ( 
-- !\sw[0]~input_o\ $ (\sw[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111101110000000001110111000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => ALT_INV_config_count(2),
	datac => \ALT_INV_sw[0]~input_o\,
	datad => \ALT_INV_sw[1]~input_o\,
	dataf => \audio_configuration|ALT_INV_done_flag~q\,
	combout => \config_data~9_combout\);

-- Location: LABCELL_X31_Y10_N33
\config_data~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~10_combout\ = ( \process_0~3_combout\ & ( \config_data~9_combout\ & ( (!\config_data~8_combout\) # (\process_0~2_combout\) ) ) ) # ( !\process_0~3_combout\ & ( \config_data~9_combout\ & ( ((!\config_data~8_combout\ & ((\process_1~0_combout\) 
-- # (\config_data~7_combout\)))) # (\process_0~2_combout\) ) ) ) # ( \process_0~3_combout\ & ( !\config_data~9_combout\ & ( (!\config_data~8_combout\) # (\process_0~2_combout\) ) ) ) # ( !\process_0~3_combout\ & ( !\config_data~9_combout\ & ( 
-- (!\config_data~8_combout\) # (\process_0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010101110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~2_combout\,
	datab => \ALT_INV_config_data~7_combout\,
	datac => \ALT_INV_config_data~8_combout\,
	datad => \ALT_INV_process_1~0_combout\,
	datae => \ALT_INV_process_0~3_combout\,
	dataf => \ALT_INV_config_data~9_combout\,
	combout => \config_data~10_combout\);

-- Location: FF_X31_Y10_N34
\config_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~10_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(1));

-- Location: MLABCELL_X28_Y10_N21
\config_data~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~3_combout\ = ( \sw[2]~input_o\ & ( (!\key[2]~input_o\ & (\sw[9]~input_o\ & ((!\sw[3]~input_o\) # (\Equal0~3_combout\)))) # (\key[2]~input_o\ & (((!\sw[3]~input_o\) # (\Equal0~3_combout\)))) ) ) # ( !\sw[2]~input_o\ & ( (\Equal0~3_combout\ & 
-- ((\sw[9]~input_o\) # (\key[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011101110000011101110111000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_sw[3]~input_o\,
	datad => \ALT_INV_Equal0~3_combout\,
	dataf => \ALT_INV_sw[2]~input_o\,
	combout => \config_data~3_combout\);

-- Location: MLABCELL_X28_Y10_N30
\config_data~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~5_combout\ = ( \key[2]~input_o\ & ( (!\sw[9]~input_o\ & ((!\key[1]~input_o\) # (!\key[3]~input_o\))) ) ) # ( !\key[2]~input_o\ & ( (!\sw[9]~input_o\ & !\key[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011001100110000001100110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \config_data~5_combout\);

-- Location: LABCELL_X30_Y10_N3
\Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = ( !config_count(0) & ( (config_count(1) & (!config_count(2) & \audio_configuration|done_flag~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datac => ALT_INV_config_count(2),
	datad => \audio_configuration|ALT_INV_done_flag~q\,
	dataf => ALT_INV_config_count(0),
	combout => \Equal0~2_combout\);

-- Location: MLABCELL_X28_Y10_N18
\config_data~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~2_combout\ = ( \Equal0~2_combout\ & ( (\sw[9]~input_o\) # (\key[2]~input_o\) ) ) # ( !\Equal0~2_combout\ & ( (\sw[0]~input_o\ & (\sw[1]~input_o\ & ((\sw[9]~input_o\) # (\key[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_sw[0]~input_o\,
	datad => \ALT_INV_sw[1]~input_o\,
	dataf => \ALT_INV_Equal0~2_combout\,
	combout => \config_data~2_combout\);

-- Location: LABCELL_X30_Y10_N0
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( config_count(0) & ( (!config_count(1) & (!config_count(2) & \audio_configuration|done_flag~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => ALT_INV_config_count(2),
	datac => \audio_configuration|ALT_INV_done_flag~q\,
	dataf => ALT_INV_config_count(0),
	combout => \Equal0~1_combout\);

-- Location: MLABCELL_X28_Y10_N12
\config_data~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~1_combout\ = ( \sw[1]~input_o\ & ( (!\key[2]~input_o\ & (\sw[9]~input_o\ & ((!\sw[0]~input_o\) # (\Equal0~1_combout\)))) # (\key[2]~input_o\ & ((!\sw[0]~input_o\) # ((\Equal0~1_combout\)))) ) ) # ( !\sw[1]~input_o\ & ( (\Equal0~1_combout\ & 
-- ((\sw[9]~input_o\) # (\key[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111101000101110011110100010111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[0]~input_o\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_sw[1]~input_o\,
	combout => \config_data~1_combout\);

-- Location: LABCELL_X30_Y10_N42
\config_data~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~4_combout\ = ( !\sw[3]~input_o\ & ( \sw[9]~input_o\ & ( (!config_count(2)) # ((!\audio_configuration|done_flag~q\) # (config_count(1))) ) ) ) # ( !\sw[3]~input_o\ & ( !\sw[9]~input_o\ & ( (\key[2]~input_o\ & ((!config_count(2)) # 
-- ((!\audio_configuration|done_flag~q\) # (config_count(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000101000000000000000011111111110011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => ALT_INV_config_count(2),
	datac => ALT_INV_config_count(1),
	datad => \audio_configuration|ALT_INV_done_flag~q\,
	datae => \ALT_INV_sw[3]~input_o\,
	dataf => \ALT_INV_sw[9]~input_o\,
	combout => \config_data~4_combout\);

-- Location: MLABCELL_X28_Y10_N24
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( !config_count(0) & ( (!config_count(2) & (!config_count(1) & \audio_configuration|done_flag~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_config_count(2),
	datac => ALT_INV_config_count(1),
	datad => \audio_configuration|ALT_INV_done_flag~q\,
	dataf => ALT_INV_config_count(0),
	combout => \Equal0~0_combout\);

-- Location: MLABCELL_X28_Y10_N15
\config_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~0_combout\ = ( \Equal0~0_combout\ & ( (\sw[9]~input_o\) # (\key[2]~input_o\) ) ) # ( !\Equal0~0_combout\ & ( (\sw[0]~input_o\ & (!\sw[1]~input_o\ & ((\sw[9]~input_o\) # (\key[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110000000100000011000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[0]~input_o\,
	datac => \ALT_INV_sw[1]~input_o\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_Equal0~0_combout\,
	combout => \config_data~0_combout\);

-- Location: MLABCELL_X28_Y10_N0
\config_data~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~6_combout\ = ( \config_data~4_combout\ & ( \config_data~0_combout\ ) ) # ( !\config_data~4_combout\ & ( \config_data~0_combout\ ) ) # ( \config_data~4_combout\ & ( !\config_data~0_combout\ ) ) # ( !\config_data~4_combout\ & ( 
-- !\config_data~0_combout\ & ( (((\config_data~1_combout\) # (\config_data~2_combout\)) # (\config_data~5_combout\)) # (\config_data~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~3_combout\,
	datab => \ALT_INV_config_data~5_combout\,
	datac => \ALT_INV_config_data~2_combout\,
	datad => \ALT_INV_config_data~1_combout\,
	datae => \ALT_INV_config_data~4_combout\,
	dataf => \ALT_INV_config_data~0_combout\,
	combout => \config_data~6_combout\);

-- Location: FF_X28_Y10_N1
\config_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~6_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(0));

-- Location: LABCELL_X29_Y10_N3
\process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~4_combout\ = (!\key[1]~input_o\ & !\sw[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_sw[9]~input_o\,
	combout => \process_0~4_combout\);

-- Location: MLABCELL_X34_Y10_N57
\config_data~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~13_combout\ = ( !\sw[9]~input_o\ & ( \key[3]~input_o\ & ( (!\key[0]~input_o\) # ((\key[1]~input_o\ & !\key[2]~input_o\)) ) ) ) # ( !\sw[9]~input_o\ & ( !\key[3]~input_o\ & ( (!\key[0]~input_o\) # (\key[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111000000000000000010101111101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[0]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[2]~input_o\,
	datae => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \config_data~13_combout\);

-- Location: LABCELL_X29_Y10_N54
\config_data~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~14_combout\ = ( \process_1~0_combout\ & ( \config_data~13_combout\ ) ) # ( !\process_1~0_combout\ & ( \config_data~13_combout\ ) ) # ( \process_1~0_combout\ & ( !\config_data~13_combout\ & ( (\process_1~1_combout\ & !\process_0~4_combout\) ) 
-- ) ) # ( !\process_1~0_combout\ & ( !\config_data~13_combout\ & ( (!\process_0~4_combout\ & (((\config_data~11_combout\ & !\process_1~2_combout\)) # (\process_1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000110000001100000011000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~11_combout\,
	datab => \ALT_INV_process_1~1_combout\,
	datac => \ALT_INV_process_0~4_combout\,
	datad => \ALT_INV_process_1~2_combout\,
	datae => \ALT_INV_process_1~0_combout\,
	dataf => \ALT_INV_config_data~13_combout\,
	combout => \config_data~14_combout\);

-- Location: FF_X29_Y10_N56
\config_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~14_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(3));

-- Location: LABCELL_X29_Y10_N0
\config_data~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~12_combout\ = ( !\config_data~8_combout\ & ( (!\config_data~9_combout\) # (((!\process_1~0_combout\ & \config_data~11_combout\)) # (\process_0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111011111111101011101111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~9_combout\,
	datab => \ALT_INV_process_1~0_combout\,
	datac => \ALT_INV_config_data~11_combout\,
	datad => \ALT_INV_process_0~3_combout\,
	dataf => \ALT_INV_config_data~8_combout\,
	combout => \config_data~12_combout\);

-- Location: FF_X29_Y10_N2
\config_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~12_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(2));

-- Location: LABCELL_X29_Y10_N30
\audio_configuration|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Mux1~0_combout\ = ( config_data(2) & ( \audio_configuration|bit_index\(0) & ( (!\audio_configuration|bit_index\(1) & (config_data(1))) # (\audio_configuration|bit_index\(1) & ((config_data(3)))) ) ) ) # ( !config_data(2) & ( 
-- \audio_configuration|bit_index\(0) & ( (!\audio_configuration|bit_index\(1) & (config_data(1))) # (\audio_configuration|bit_index\(1) & ((config_data(3)))) ) ) ) # ( config_data(2) & ( !\audio_configuration|bit_index\(0) & ( 
-- (\audio_configuration|bit_index\(1)) # (config_data(0)) ) ) ) # ( !config_data(2) & ( !\audio_configuration|bit_index\(0) & ( (config_data(0) & !\audio_configuration|bit_index\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_data(1),
	datab => ALT_INV_config_data(0),
	datac => ALT_INV_config_data(3),
	datad => \audio_configuration|ALT_INV_bit_index\(1),
	datae => ALT_INV_config_data(2),
	dataf => \audio_configuration|ALT_INV_bit_index\(0),
	combout => \audio_configuration|Mux1~0_combout\);

-- Location: LABCELL_X29_Y10_N6
\config_data~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~18_combout\ = ( \config_data~7_combout\ & ( ((!\process_1~2_combout\) # (\process_1~1_combout\)) # (\config_data~16_combout\) ) ) # ( !\config_data~7_combout\ & ( (((!\process_1~2_combout\ & \process_1~0_combout\)) # (\process_1~1_combout\)) 
-- # (\config_data~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111011111010111111101111111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~16_combout\,
	datab => \ALT_INV_process_1~2_combout\,
	datac => \ALT_INV_process_1~1_combout\,
	datad => \ALT_INV_process_1~0_combout\,
	dataf => \ALT_INV_config_data~7_combout\,
	combout => \config_data~18_combout\);

-- Location: FF_X29_Y10_N7
\config_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~18_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(4));

-- Location: LABCELL_X29_Y10_N9
\process_1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_1~3_combout\ = (\sw[0]~input_o\ & !\sw[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sw[0]~input_o\,
	datad => \ALT_INV_sw[1]~input_o\,
	combout => \process_1~3_combout\);

-- Location: LABCELL_X29_Y11_N3
\config_data~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~17_combout\ = ( config_count(1) & ( \process_1~3_combout\ & ( !\config_data~16_combout\ ) ) ) # ( !config_count(1) & ( \process_1~3_combout\ & ( !\config_data~16_combout\ ) ) ) # ( !config_count(1) & ( !\process_1~3_combout\ & ( 
-- (\audio_configuration|done_flag~q\ & (!\config_data~16_combout\ & (!config_count(2) & !config_count(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_done_flag~q\,
	datab => \ALT_INV_config_data~16_combout\,
	datac => ALT_INV_config_count(2),
	datad => ALT_INV_config_count(0),
	datae => ALT_INV_config_count(1),
	dataf => \ALT_INV_process_1~3_combout\,
	combout => \config_data~17_combout\);

-- Location: FF_X29_Y11_N4
\config_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~17_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(7));

-- Location: LABCELL_X29_Y10_N42
\audio_configuration|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Mux1~1_combout\ = ( config_data(7) & ( (!\audio_configuration|bit_index\(1) & ((!\audio_configuration|bit_index\(0) & ((config_data(4)))) # (\audio_configuration|bit_index\(0) & (config_data(5))))) # 
-- (\audio_configuration|bit_index\(1) & (((config_data(5))) # (\audio_configuration|bit_index\(0)))) ) ) # ( !config_data(7) & ( (!\audio_configuration|bit_index\(1) & ((!\audio_configuration|bit_index\(0) & ((config_data(4)))) # 
-- (\audio_configuration|bit_index\(0) & (config_data(5))))) # (\audio_configuration|bit_index\(1) & (!\audio_configuration|bit_index\(0) & (config_data(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010001110000001101000111000010111100111110001011110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_bit_index\(1),
	datab => \audio_configuration|ALT_INV_bit_index\(0),
	datac => ALT_INV_config_data(5),
	datad => ALT_INV_config_data(4),
	dataf => ALT_INV_config_data(7),
	combout => \audio_configuration|Mux1~1_combout\);

-- Location: LABCELL_X29_Y10_N24
\audio_configuration|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Mux1~4_combout\ = ( \audio_configuration|bit_index\(3) & ( \audio_configuration|Mux1~1_combout\ & ( (!\audio_configuration|bit_index\(2) & (\audio_configuration|Mux1~2_combout\)) # (\audio_configuration|bit_index\(2) & 
-- ((\audio_configuration|Mux1~3_combout\))) ) ) ) # ( !\audio_configuration|bit_index\(3) & ( \audio_configuration|Mux1~1_combout\ & ( (\audio_configuration|Mux1~0_combout\) # (\audio_configuration|bit_index\(2)) ) ) ) # ( \audio_configuration|bit_index\(3) 
-- & ( !\audio_configuration|Mux1~1_combout\ & ( (!\audio_configuration|bit_index\(2) & (\audio_configuration|Mux1~2_combout\)) # (\audio_configuration|bit_index\(2) & ((\audio_configuration|Mux1~3_combout\))) ) ) ) # ( !\audio_configuration|bit_index\(3) & 
-- ( !\audio_configuration|Mux1~1_combout\ & ( (!\audio_configuration|bit_index\(2) & \audio_configuration|Mux1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_Mux1~2_combout\,
	datab => \audio_configuration|ALT_INV_Mux1~3_combout\,
	datac => \audio_configuration|ALT_INV_bit_index\(2),
	datad => \audio_configuration|ALT_INV_Mux1~0_combout\,
	datae => \audio_configuration|ALT_INV_bit_index\(3),
	dataf => \audio_configuration|ALT_INV_Mux1~1_combout\,
	combout => \audio_configuration|Mux1~4_combout\);

-- Location: LABCELL_X27_Y14_N54
\audio_configuration|Selector25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector25~1_combout\ = ( \audio_configuration|current_state.st6~q\ & ( ((!\audio_configuration|current_state.st0~q\) # (\audio_configuration|Mux1~4_combout\)) # (\audio_configuration|Selector25~0_combout\) ) ) # ( 
-- !\audio_configuration|current_state.st6~q\ & ( ((!\audio_configuration|current_state.st0~q\) # ((\audio_configuration|Mux1~4_combout\ & \audio_configuration|current_state.st4~q\))) # (\audio_configuration|Selector25~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010111111111110101011111111111011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_Selector25~0_combout\,
	datab => \audio_configuration|ALT_INV_Mux1~4_combout\,
	datac => \audio_configuration|ALT_INV_current_state.st4~q\,
	datad => \audio_configuration|ALT_INV_current_state.st0~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st6~q\,
	combout => \audio_configuration|Selector25~1_combout\);

-- Location: FF_X27_Y14_N55
\audio_configuration|sdin~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Selector25~1_combout\,
	ena => \audio_configuration|sdin~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|sdin~reg0_q\);

-- Location: LABCELL_X27_Y14_N9
\audio_configuration|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector26~0_combout\ = ( \audio_configuration|current_state.st2~q\ & ( !\audio_configuration|get_ack~q\ ) ) # ( !\audio_configuration|current_state.st2~q\ & ( (!\audio_configuration|get_ack~q\) # 
-- ((!\audio_configuration|current_state.st4~q\ & !\audio_configuration|current_state.st6~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011111000111110001111100011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st4~q\,
	datab => \audio_configuration|ALT_INV_current_state.st6~q\,
	datac => \audio_configuration|ALT_INV_get_ack~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st2~q\,
	combout => \audio_configuration|Selector26~0_combout\);

-- Location: FF_X27_Y14_N11
\audio_configuration|sdin~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Selector26~0_combout\,
	ena => \audio_configuration|sdin~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|sdin~en_q\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \u0|pll_0|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \u0|pll_0|altera_pll_i|fboutclk_wire\(0),
	tclk => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 13,
	dprio0_cnt_lo_div => 12,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "12.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \u0|pll_0|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G5
\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \u0|pll_0|altera_pll_i|outclk_wire\(0),
	outclk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: MLABCELL_X47_Y18_N30
\audio_data_sender|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~33_sumout\ = SUM(( \audio_data_sender|sampling_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \audio_data_sender|Add0~34\ = CARRY(( \audio_data_sender|sampling_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(0),
	cin => GND,
	sumout => \audio_data_sender|Add0~33_sumout\,
	cout => \audio_data_sender|Add0~34\);

-- Location: FF_X47_Y18_N32
\audio_data_sender|sampling_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~33_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(0));

-- Location: MLABCELL_X47_Y18_N33
\audio_data_sender|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~5_sumout\ = SUM(( \audio_data_sender|sampling_counter\(1) ) + ( GND ) + ( \audio_data_sender|Add0~34\ ))
-- \audio_data_sender|Add0~6\ = CARRY(( \audio_data_sender|sampling_counter\(1) ) + ( GND ) + ( \audio_data_sender|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(1),
	cin => \audio_data_sender|Add0~34\,
	sumout => \audio_data_sender|Add0~5_sumout\,
	cout => \audio_data_sender|Add0~6\);

-- Location: FF_X47_Y18_N34
\audio_data_sender|sampling_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~5_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(1));

-- Location: MLABCELL_X47_Y18_N36
\audio_data_sender|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~9_sumout\ = SUM(( \audio_data_sender|sampling_counter\(2) ) + ( GND ) + ( \audio_data_sender|Add0~6\ ))
-- \audio_data_sender|Add0~10\ = CARRY(( \audio_data_sender|sampling_counter\(2) ) + ( GND ) + ( \audio_data_sender|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(2),
	cin => \audio_data_sender|Add0~6\,
	sumout => \audio_data_sender|Add0~9_sumout\,
	cout => \audio_data_sender|Add0~10\);

-- Location: FF_X47_Y18_N37
\audio_data_sender|sampling_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~9_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(2));

-- Location: MLABCELL_X47_Y18_N39
\audio_data_sender|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~17_sumout\ = SUM(( \audio_data_sender|sampling_counter\(3) ) + ( GND ) + ( \audio_data_sender|Add0~10\ ))
-- \audio_data_sender|Add0~18\ = CARRY(( \audio_data_sender|sampling_counter\(3) ) + ( GND ) + ( \audio_data_sender|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(3),
	cin => \audio_data_sender|Add0~10\,
	sumout => \audio_data_sender|Add0~17_sumout\,
	cout => \audio_data_sender|Add0~18\);

-- Location: FF_X47_Y18_N41
\audio_data_sender|sampling_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~17_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(3));

-- Location: MLABCELL_X47_Y18_N42
\audio_data_sender|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~13_sumout\ = SUM(( \audio_data_sender|sampling_counter\(4) ) + ( GND ) + ( \audio_data_sender|Add0~18\ ))
-- \audio_data_sender|Add0~14\ = CARRY(( \audio_data_sender|sampling_counter\(4) ) + ( GND ) + ( \audio_data_sender|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(4),
	cin => \audio_data_sender|Add0~18\,
	sumout => \audio_data_sender|Add0~13_sumout\,
	cout => \audio_data_sender|Add0~14\);

-- Location: FF_X47_Y18_N43
\audio_data_sender|sampling_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~13_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(4));

-- Location: MLABCELL_X47_Y18_N45
\audio_data_sender|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~29_sumout\ = SUM(( \audio_data_sender|sampling_counter\(5) ) + ( GND ) + ( \audio_data_sender|Add0~14\ ))
-- \audio_data_sender|Add0~30\ = CARRY(( \audio_data_sender|sampling_counter\(5) ) + ( GND ) + ( \audio_data_sender|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(5),
	cin => \audio_data_sender|Add0~14\,
	sumout => \audio_data_sender|Add0~29_sumout\,
	cout => \audio_data_sender|Add0~30\);

-- Location: FF_X47_Y18_N47
\audio_data_sender|sampling_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~29_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(5));

-- Location: MLABCELL_X47_Y18_N48
\audio_data_sender|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~25_sumout\ = SUM(( \audio_data_sender|sampling_counter\(6) ) + ( GND ) + ( \audio_data_sender|Add0~30\ ))
-- \audio_data_sender|Add0~26\ = CARRY(( \audio_data_sender|sampling_counter\(6) ) + ( GND ) + ( \audio_data_sender|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(6),
	cin => \audio_data_sender|Add0~30\,
	sumout => \audio_data_sender|Add0~25_sumout\,
	cout => \audio_data_sender|Add0~26\);

-- Location: FF_X47_Y18_N50
\audio_data_sender|sampling_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~25_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(6));

-- Location: MLABCELL_X47_Y18_N51
\audio_data_sender|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~21_sumout\ = SUM(( \audio_data_sender|sampling_counter\(7) ) + ( GND ) + ( \audio_data_sender|Add0~26\ ))
-- \audio_data_sender|Add0~22\ = CARRY(( \audio_data_sender|sampling_counter\(7) ) + ( GND ) + ( \audio_data_sender|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(7),
	cin => \audio_data_sender|Add0~26\,
	sumout => \audio_data_sender|Add0~21_sumout\,
	cout => \audio_data_sender|Add0~22\);

-- Location: FF_X47_Y18_N53
\audio_data_sender|sampling_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~21_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(7));

-- Location: MLABCELL_X47_Y18_N0
\audio_data_sender|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|LessThan0~1_combout\ = ( \audio_data_sender|sampling_counter\(3) & ( (\audio_data_sender|sampling_counter\(6) & (\audio_data_sender|sampling_counter\(5) & (\audio_data_sender|sampling_counter\(7) & 
-- \audio_data_sender|sampling_counter\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_sampling_counter\(6),
	datab => \audio_data_sender|ALT_INV_sampling_counter\(5),
	datac => \audio_data_sender|ALT_INV_sampling_counter\(7),
	datad => \audio_data_sender|ALT_INV_sampling_counter\(4),
	dataf => \audio_data_sender|ALT_INV_sampling_counter\(3),
	combout => \audio_data_sender|LessThan0~1_combout\);

-- Location: MLABCELL_X47_Y18_N54
\audio_data_sender|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~1_sumout\ = SUM(( \audio_data_sender|sampling_counter\(8) ) + ( GND ) + ( \audio_data_sender|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(8),
	cin => \audio_data_sender|Add0~22\,
	sumout => \audio_data_sender|Add0~1_sumout\);

-- Location: FF_X47_Y18_N55
\audio_data_sender|sampling_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~1_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(8));

-- Location: MLABCELL_X47_Y18_N3
\audio_data_sender|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|LessThan0~0_combout\ = ( !\audio_data_sender|sampling_counter\(1) & ( !\audio_data_sender|sampling_counter\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_data_sender|ALT_INV_sampling_counter\(2),
	dataf => \audio_data_sender|ALT_INV_sampling_counter\(1),
	combout => \audio_data_sender|LessThan0~0_combout\);

-- Location: LABCELL_X46_Y18_N42
\audio_data_sender|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|LessThan0~2_combout\ = ( \audio_data_sender|LessThan0~0_combout\ & ( \audio_data_sender|sampling_counter\(8) ) ) # ( !\audio_data_sender|LessThan0~0_combout\ & ( (\audio_data_sender|sampling_counter\(8)) # 
-- (\audio_data_sender|LessThan0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datab => \audio_data_sender|ALT_INV_sampling_counter\(8),
	dataf => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	combout => \audio_data_sender|LessThan0~2_combout\);

-- Location: LABCELL_X46_Y18_N6
\audio_data_sender|clk_en~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|clk_en~feeder_combout\ = ( \audio_data_sender|LessThan0~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \audio_data_sender|ALT_INV_LessThan0~2_combout\,
	combout => \audio_data_sender|clk_en~feeder_combout\);

-- Location: FF_X46_Y18_N7
\audio_data_sender|clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|clk_en~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|clk_en~q\);

-- Location: FF_X43_Y16_N34
\audio_data_sender|daclr~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => \audio_data_sender|clk_en~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|daclr~DUPLICATE_q\);

-- Location: FF_X46_Y18_N1
\audio_data_sender|bit_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|bit_index[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|bit_index\(0));

-- Location: LABCELL_X46_Y18_N0
\audio_data_sender|bit_index[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index[0]~3_combout\ = ( \audio_data_sender|bit_index\(0) & ( \audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|sending_sample~q\) # ((!\audio_data_sender|bit_index~0_combout\ & 
-- !\audio_data_sender|sampling_counter\(8))) ) ) ) # ( !\audio_data_sender|bit_index\(0) & ( \audio_data_sender|LessThan0~0_combout\ & ( (\audio_data_sender|sampling_counter\(8)) # (\audio_data_sender|bit_index~0_combout\) ) ) ) # ( 
-- \audio_data_sender|bit_index\(0) & ( !\audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|sending_sample~q\) # ((!\audio_data_sender|bit_index~0_combout\ & (!\audio_data_sender|LessThan0~1_combout\ & 
-- !\audio_data_sender|sampling_counter\(8)))) ) ) ) # ( !\audio_data_sender|bit_index\(0) & ( !\audio_data_sender|LessThan0~0_combout\ & ( ((\audio_data_sender|sampling_counter\(8)) # (\audio_data_sender|LessThan0~1_combout\)) # 
-- (\audio_data_sender|bit_index~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111111011001100110001010101111111111110111011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index~0_combout\,
	datab => \audio_data_sender|ALT_INV_sending_sample~q\,
	datac => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datad => \audio_data_sender|ALT_INV_sampling_counter\(8),
	datae => \audio_data_sender|ALT_INV_bit_index\(0),
	dataf => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	combout => \audio_data_sender|bit_index[0]~3_combout\);

-- Location: FF_X46_Y18_N2
\audio_data_sender|bit_index[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|bit_index[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|bit_index[0]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y18_N18
\audio_data_sender|bit_index[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index[1]~1_combout\ = ( \audio_data_sender|bit_index\(1) & ( \audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|bit_index~0_combout\) # (\audio_data_sender|bit_index[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\audio_data_sender|bit_index\(1) & ( \audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|bit_index~0_combout\ & ((\audio_data_sender|sampling_counter\(8)))) # (\audio_data_sender|bit_index~0_combout\ & 
-- (!\audio_data_sender|bit_index[0]~DUPLICATE_q\)) ) ) ) # ( \audio_data_sender|bit_index\(1) & ( !\audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|bit_index~0_combout\) # (\audio_data_sender|bit_index[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\audio_data_sender|bit_index\(1) & ( !\audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|bit_index~0_combout\ & (((\audio_data_sender|sampling_counter\(8)) # (\audio_data_sender|LessThan0~1_combout\)))) # 
-- (\audio_data_sender|bit_index~0_combout\ & (!\audio_data_sender|bit_index[0]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111011101110110111011101110100100010111011101101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\,
	datab => \audio_data_sender|ALT_INV_bit_index~0_combout\,
	datac => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datad => \audio_data_sender|ALT_INV_sampling_counter\(8),
	datae => \audio_data_sender|ALT_INV_bit_index\(1),
	dataf => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	combout => \audio_data_sender|bit_index[1]~1_combout\);

-- Location: FF_X46_Y18_N19
\audio_data_sender|bit_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|bit_index[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|bit_index\(1));

-- Location: LABCELL_X46_Y18_N51
\audio_data_sender|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add1~0_combout\ = ( !\audio_data_sender|bit_index\(1) & ( !\audio_data_sender|bit_index[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\,
	dataf => \audio_data_sender|ALT_INV_bit_index\(1),
	combout => \audio_data_sender|Add1~0_combout\);

-- Location: LABCELL_X46_Y18_N54
\audio_data_sender|bit_index[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index[2]~2_combout\ = ( \audio_data_sender|bit_index\(2) & ( \audio_data_sender|Add1~0_combout\ & ( !\audio_data_sender|bit_index~0_combout\ ) ) ) # ( !\audio_data_sender|bit_index\(2) & ( \audio_data_sender|Add1~0_combout\ & ( 
-- (((!\audio_data_sender|LessThan0~0_combout\ & \audio_data_sender|LessThan0~1_combout\)) # (\audio_data_sender|sampling_counter\(8))) # (\audio_data_sender|bit_index~0_combout\) ) ) ) # ( \audio_data_sender|bit_index\(2) & ( 
-- !\audio_data_sender|Add1~0_combout\ ) ) # ( !\audio_data_sender|bit_index\(2) & ( !\audio_data_sender|Add1~0_combout\ & ( (!\audio_data_sender|bit_index~0_combout\ & (((!\audio_data_sender|LessThan0~0_combout\ & \audio_data_sender|LessThan0~1_combout\)) # 
-- (\audio_data_sender|sampling_counter\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001100111111111111111100111011111111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	datab => \audio_data_sender|ALT_INV_bit_index~0_combout\,
	datac => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datad => \audio_data_sender|ALT_INV_sampling_counter\(8),
	datae => \audio_data_sender|ALT_INV_bit_index\(2),
	dataf => \audio_data_sender|ALT_INV_Add1~0_combout\,
	combout => \audio_data_sender|bit_index[2]~2_combout\);

-- Location: FF_X46_Y18_N55
\audio_data_sender|bit_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|bit_index[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|bit_index\(2));

-- Location: LABCELL_X46_Y18_N27
\audio_data_sender|bit_index~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index~4_combout\ = ( !\audio_data_sender|bit_index\(2) & ( !\audio_data_sender|bit_index\(1) & ( !\audio_data_sender|bit_index\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_data_sender|ALT_INV_bit_index\(0),
	datae => \audio_data_sender|ALT_INV_bit_index\(2),
	dataf => \audio_data_sender|ALT_INV_bit_index\(1),
	combout => \audio_data_sender|bit_index~4_combout\);

-- Location: LABCELL_X46_Y18_N57
\audio_data_sender|bit_index[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index[3]~5_combout\ = ( \audio_data_sender|bit_index\(3) & ( \audio_data_sender|bit_index~4_combout\ & ( !\audio_data_sender|bit_index~0_combout\ ) ) ) # ( !\audio_data_sender|bit_index\(3) & ( 
-- \audio_data_sender|bit_index~4_combout\ & ( (((!\audio_data_sender|LessThan0~0_combout\ & \audio_data_sender|LessThan0~1_combout\)) # (\audio_data_sender|sampling_counter\(8))) # (\audio_data_sender|bit_index~0_combout\) ) ) ) # ( 
-- \audio_data_sender|bit_index\(3) & ( !\audio_data_sender|bit_index~4_combout\ ) ) # ( !\audio_data_sender|bit_index\(3) & ( !\audio_data_sender|bit_index~4_combout\ & ( (!\audio_data_sender|bit_index~0_combout\ & 
-- (((!\audio_data_sender|LessThan0~0_combout\ & \audio_data_sender|LessThan0~1_combout\)) # (\audio_data_sender|sampling_counter\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010001100111111111111111100111111101111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	datab => \audio_data_sender|ALT_INV_bit_index~0_combout\,
	datac => \audio_data_sender|ALT_INV_sampling_counter\(8),
	datad => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datae => \audio_data_sender|ALT_INV_bit_index\(3),
	dataf => \audio_data_sender|ALT_INV_bit_index~4_combout\,
	combout => \audio_data_sender|bit_index[3]~5_combout\);

-- Location: FF_X46_Y18_N59
\audio_data_sender|bit_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|bit_index[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|bit_index\(3));

-- Location: LABCELL_X46_Y18_N48
\audio_data_sender|bit_index~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index~6_combout\ = ( !\audio_data_sender|bit_index\(1) & ( (!\audio_data_sender|bit_index[0]~DUPLICATE_q\ & (!\audio_data_sender|bit_index\(2) & !\audio_data_sender|bit_index\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\,
	datab => \audio_data_sender|ALT_INV_bit_index\(2),
	datad => \audio_data_sender|ALT_INV_bit_index\(3),
	dataf => \audio_data_sender|ALT_INV_bit_index\(1),
	combout => \audio_data_sender|bit_index~6_combout\);

-- Location: LABCELL_X46_Y18_N36
\audio_data_sender|bit_index[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index[4]~7_combout\ = ( \audio_data_sender|bit_index\(4) & ( \audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|bit_index~6_combout\) # (!\audio_data_sender|sending_sample~q\) ) ) ) # ( 
-- !\audio_data_sender|bit_index\(4) & ( \audio_data_sender|LessThan0~0_combout\ & ( (\audio_data_sender|sampling_counter\(8) & ((!\audio_data_sender|sending_sample~q\) # (\audio_data_sender|bit_index~6_combout\))) ) ) ) # ( \audio_data_sender|bit_index\(4) 
-- & ( !\audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|bit_index~6_combout\) # (!\audio_data_sender|sending_sample~q\) ) ) ) # ( !\audio_data_sender|bit_index\(4) & ( !\audio_data_sender|LessThan0~0_combout\ & ( 
-- (!\audio_data_sender|bit_index~6_combout\ & (!\audio_data_sender|sending_sample~q\ & ((\audio_data_sender|sampling_counter\(8)) # (\audio_data_sender|LessThan0~1_combout\)))) # (\audio_data_sender|bit_index~6_combout\ & 
-- (((\audio_data_sender|sampling_counter\(8)) # (\audio_data_sender|LessThan0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110111011101111011101110111000000000110111011110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index~6_combout\,
	datab => \audio_data_sender|ALT_INV_sending_sample~q\,
	datac => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datad => \audio_data_sender|ALT_INV_sampling_counter\(8),
	datae => \audio_data_sender|ALT_INV_bit_index\(4),
	dataf => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	combout => \audio_data_sender|bit_index[4]~7_combout\);

-- Location: FF_X46_Y18_N38
\audio_data_sender|bit_index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|bit_index[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|bit_index\(4));

-- Location: LABCELL_X46_Y18_N12
\audio_data_sender|bit_index~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index~0_combout\ = ( \audio_data_sender|bit_index\(2) & ( \audio_data_sender|bit_index\(1) & ( \audio_data_sender|sending_sample~q\ ) ) ) # ( !\audio_data_sender|bit_index\(2) & ( \audio_data_sender|bit_index\(1) & ( 
-- \audio_data_sender|sending_sample~q\ ) ) ) # ( \audio_data_sender|bit_index\(2) & ( !\audio_data_sender|bit_index\(1) & ( \audio_data_sender|sending_sample~q\ ) ) ) # ( !\audio_data_sender|bit_index\(2) & ( !\audio_data_sender|bit_index\(1) & ( 
-- (\audio_data_sender|sending_sample~q\ & (((\audio_data_sender|bit_index\(4)) # (\audio_data_sender|bit_index\(3))) # (\audio_data_sender|bit_index[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\,
	datab => \audio_data_sender|ALT_INV_bit_index\(3),
	datac => \audio_data_sender|ALT_INV_bit_index\(4),
	datad => \audio_data_sender|ALT_INV_sending_sample~q\,
	datae => \audio_data_sender|ALT_INV_bit_index\(2),
	dataf => \audio_data_sender|ALT_INV_bit_index\(1),
	combout => \audio_data_sender|bit_index~0_combout\);

-- Location: LABCELL_X46_Y18_N45
\audio_data_sender|sending_sample~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|sending_sample~0_combout\ = ( \audio_data_sender|LessThan0~0_combout\ & ( ((\audio_data_sender|sampling_counter\(8) & !\audio_data_sender|sending_sample~q\)) # (\audio_data_sender|bit_index~0_combout\) ) ) # ( 
-- !\audio_data_sender|LessThan0~0_combout\ & ( ((!\audio_data_sender|sending_sample~q\ & ((\audio_data_sender|sampling_counter\(8)) # (\audio_data_sender|LessThan0~1_combout\)))) # (\audio_data_sender|bit_index~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100001111011111110000111100111111000011110011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datab => \audio_data_sender|ALT_INV_sampling_counter\(8),
	datac => \audio_data_sender|ALT_INV_bit_index~0_combout\,
	datad => \audio_data_sender|ALT_INV_sending_sample~q\,
	dataf => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	combout => \audio_data_sender|sending_sample~0_combout\);

-- Location: FF_X46_Y18_N47
\audio_data_sender|sending_sample\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|sending_sample~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sending_sample~q\);

-- Location: LABCELL_X51_Y18_N48
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: MLABCELL_X47_Y16_N30
\read_addr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~1_combout\ = (\sw[9]~input_o\ & (\key[1]~input_o\ & ((!\key[3]~input_o\) # (!\key[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010100000000000101010000000000010101000000000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	combout => \read_addr~1_combout\);

-- Location: MLABCELL_X47_Y16_N0
\read_addr[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[0]~feeder_combout\ = \read_addr~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_read_addr~1_combout\,
	combout => \read_addr[0]~feeder_combout\);

-- Location: LABCELL_X46_Y16_N0
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( read_addr(0) ) + ( VCC ) + ( !VCC ))
-- \Add0~2\ = CARRY(( read_addr(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(0),
	cin => GND,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: LABCELL_X43_Y16_N39
\process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~0_combout\ = ( !\key[0]~input_o\ & ( \sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \process_0~0_combout\);

-- Location: LABCELL_X45_Y16_N54
\k1_sig~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \k1_sig~1_combout\ = ( \key[3]~input_o\ & ( (\k1_sig~q\ & ((!\sw[9]~input_o\) # ((\key[0]~input_o\ & \key[2]~input_o\)))) ) ) # ( !\key[3]~input_o\ & ( (!\sw[9]~input_o\ & \k1_sig~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000110010001000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datab => \ALT_INV_k1_sig~q\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[2]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \k1_sig~1_combout\);

-- Location: LABCELL_X45_Y16_N15
\process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~1_combout\ = (!\key[1]~input_o\ & \sw[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	combout => \process_0~1_combout\);

-- Location: LABCELL_X45_Y16_N51
\k0_sig~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \k0_sig~1_combout\ = (!\sw[9]~input_o\ & (\k0_sig~q\)) # (\sw[9]~input_o\ & ((!\key[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110000001111110011000000111111001100000011111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_k0_sig~q\,
	datac => \ALT_INV_sw[9]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	combout => \k0_sig~1_combout\);

-- Location: MLABCELL_X47_Y16_N12
\read_addr[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[17]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \read_addr[17]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N36
\read_addr[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[16]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \read_addr[16]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N39
\read_addr~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~9_combout\ = ( \key[3]~input_o\ & ( (\sw[9]~input_o\ & !\key[1]~input_o\) ) ) # ( !\key[3]~input_o\ & ( (\sw[9]~input_o\ & ((!\key[1]~input_o\) # (\key[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010100010101000101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datab => \ALT_INV_key[2]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \read_addr~9_combout\);

-- Location: MLABCELL_X47_Y16_N18
\read_addr[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[14]~feeder_combout\ = ( \read_addr~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_read_addr~9_combout\,
	combout => \read_addr[14]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N33
\k0_sig~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \k0_sig~0_combout\ = (\sw[9]~input_o\ & ((!\key[3]~input_o\) # ((!\key[2]~input_o\) # (!\key[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	combout => \k0_sig~0_combout\);

-- Location: MLABCELL_X47_Y16_N57
\read_addr[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[12]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \read_addr[12]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N54
\read_addr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~11_combout\ = ( \key[2]~input_o\ & ( (!\key[1]~input_o\ & \sw[9]~input_o\) ) ) # ( !\key[2]~input_o\ & ( \sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \read_addr~11_combout\);

-- Location: MLABCELL_X47_Y16_N6
\read_addr[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[10]~feeder_combout\ = \k0_sig~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_k0_sig~0_combout\,
	combout => \read_addr[10]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N3
\read_addr[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[8]~feeder_combout\ = \read_addr~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_read_addr~1_combout\,
	combout => \read_addr[8]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N21
\read_addr[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[7]~feeder_combout\ = ( \k0_sig~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_k0_sig~0_combout\,
	combout => \read_addr[7]~feeder_combout\);

-- Location: LABCELL_X45_Y16_N36
\read_addr~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~10_combout\ = (\sw[9]~input_o\ & (!\key[3]~input_o\ & (\key[2]~input_o\ & \key[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	combout => \read_addr~10_combout\);

-- Location: LABCELL_X45_Y16_N12
\read_addr[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[6]~feeder_combout\ = \read_addr~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_read_addr~10_combout\,
	combout => \read_addr[6]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N45
\read_addr[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[5]~feeder_combout\ = \read_addr~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_read_addr~9_combout\,
	combout => \read_addr[5]~feeder_combout\);

-- Location: LABCELL_X45_Y16_N39
\read_addr[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[4]~feeder_combout\ = \read_addr~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_read_addr~10_combout\,
	combout => \read_addr[4]~feeder_combout\);

-- Location: LABCELL_X45_Y16_N0
\read_addr[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[3]~feeder_combout\ = \read_addr~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_read_addr~10_combout\,
	combout => \read_addr[3]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N42
\read_addr[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~feeder_combout\ = \read_addr~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_read_addr~9_combout\,
	combout => \read_addr[2]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N9
\read_addr[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[1]~feeder_combout\ = \read_addr~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_read_addr~9_combout\,
	combout => \read_addr[1]~feeder_combout\);

-- Location: LABCELL_X46_Y16_N3
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( read_addr(1) ) + ( GND ) + ( \Add0~2\ ))
-- \Add0~6\ = CARRY(( read_addr(1) ) + ( GND ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(1),
	cin => \Add0~2\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: LABCELL_X45_Y16_N48
\k2_sig~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \k2_sig~1_combout\ = ( !\k1_sig~q\ & ( (!\k0_sig~q\ & (\audio_data_sender|daclr~DUPLICATE_q\ & \sw[9]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_k0_sig~q\,
	datac => \audio_data_sender|ALT_INV_daclr~DUPLICATE_q\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_k1_sig~q\,
	combout => \k2_sig~1_combout\);

-- Location: LABCELL_X45_Y16_N42
\k2_sig~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \k2_sig~2_combout\ = ( \key[3]~input_o\ & ( (\k2_sig~q\ & ((!\sw[9]~input_o\) # ((\key[0]~input_o\ & \key[1]~input_o\)))) ) ) # ( !\key[3]~input_o\ & ( (\k2_sig~q\ & !\sw[9]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000010000111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[0]~input_o\,
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_k2_sig~q\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \k2_sig~2_combout\);

-- Location: LABCELL_X50_Y16_N18
\LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~3_combout\ = ( read_addr(13) & ( read_addr(15) & ( (!read_addr(14) & !read_addr(16)) ) ) ) # ( !read_addr(13) & ( read_addr(15) & ( !read_addr(16) ) ) ) # ( read_addr(13) & ( !read_addr(15) & ( !read_addr(16) ) ) ) # ( !read_addr(13) & ( 
-- !read_addr(15) & ( !read_addr(16) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(14),
	datad => ALT_INV_read_addr(16),
	datae => ALT_INV_read_addr(13),
	dataf => ALT_INV_read_addr(15),
	combout => \LessThan2~3_combout\);

-- Location: LABCELL_X50_Y16_N42
\LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~1_combout\ = ( !read_addr(10) & ( (!read_addr(12) & (!read_addr(16) & !read_addr(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(12),
	datab => ALT_INV_read_addr(16),
	datac => ALT_INV_read_addr(11),
	dataf => ALT_INV_read_addr(10),
	combout => \LessThan2~1_combout\);

-- Location: MLABCELL_X47_Y18_N6
\LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~0_combout\ = ( read_addr(5) & ( read_addr(2) & ( (read_addr(4) & (read_addr(3) & (read_addr(6) & read_addr(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(4),
	datab => ALT_INV_read_addr(3),
	datac => ALT_INV_read_addr(6),
	datad => ALT_INV_read_addr(7),
	datae => ALT_INV_read_addr(5),
	dataf => ALT_INV_read_addr(2),
	combout => \LessThan2~0_combout\);

-- Location: LABCELL_X50_Y16_N45
\LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~2_combout\ = ( !read_addr(11) & ( (!read_addr(12) & (!read_addr(16) & !read_addr(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(12),
	datab => ALT_INV_read_addr(16),
	datac => ALT_INV_read_addr(9),
	dataf => ALT_INV_read_addr(11),
	combout => \LessThan2~2_combout\);

-- Location: LABCELL_X50_Y16_N54
\LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~4_combout\ = ( read_addr(8) & ( read_addr(1) & ( (!\LessThan2~3_combout\ & (!\LessThan2~1_combout\ & ((!\LessThan2~2_combout\) # (\LessThan2~0_combout\)))) ) ) ) # ( !read_addr(8) & ( read_addr(1) & ( (!\LessThan2~3_combout\ & 
-- (!\LessThan2~1_combout\ & !\LessThan2~2_combout\)) ) ) ) # ( read_addr(8) & ( !read_addr(1) & ( (!\LessThan2~3_combout\ & (!\LessThan2~1_combout\ & !\LessThan2~2_combout\)) ) ) ) # ( !read_addr(8) & ( !read_addr(1) & ( (!\LessThan2~3_combout\ & 
-- (!\LessThan2~1_combout\ & !\LessThan2~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010001000000000001000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan2~3_combout\,
	datab => \ALT_INV_LessThan2~1_combout\,
	datac => \ALT_INV_LessThan2~0_combout\,
	datad => \ALT_INV_LessThan2~2_combout\,
	datae => ALT_INV_read_addr(8),
	dataf => ALT_INV_read_addr(1),
	combout => \LessThan2~4_combout\);

-- Location: LABCELL_X45_Y16_N45
\k2_sig~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \k2_sig~0_combout\ = (\key[0]~input_o\ & (\key[1]~input_o\ & (\sw[9]~input_o\ & !\key[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[0]~input_o\,
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	datad => \ALT_INV_key[2]~input_o\,
	combout => \k2_sig~0_combout\);

-- Location: LABCELL_X45_Y16_N24
\k2_sig~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \k2_sig~3_combout\ = ( read_addr(17) & ( ((!\k2_sig~1_combout\ & \k2_sig~2_combout\)) # (\k2_sig~0_combout\) ) ) # ( !read_addr(17) & ( ((\k2_sig~2_combout\ & ((!\k2_sig~1_combout\) # (!\LessThan2~4_combout\)))) # (\k2_sig~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001011111111001100101111111100100010111111110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k2_sig~1_combout\,
	datab => \ALT_INV_k2_sig~2_combout\,
	datac => \ALT_INV_LessThan2~4_combout\,
	datad => \ALT_INV_k2_sig~0_combout\,
	dataf => ALT_INV_read_addr(17),
	combout => \k2_sig~3_combout\);

-- Location: FF_X45_Y16_N26
k2_sig : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \k2_sig~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \k2_sig~q\);

-- Location: FF_X43_Y16_N35
\audio_data_sender|daclr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => \audio_data_sender|clk_en~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|daclr~q\);

-- Location: LABCELL_X43_Y16_N18
\DISP5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP5~2_combout\ = (\key[0]~input_o\ & (\key[2]~input_o\ & \key[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_key[0]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	combout => \DISP5~2_combout\);

-- Location: LABCELL_X43_Y16_N0
\k3_sig~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \k3_sig~3_combout\ = ( \k0_sig~q\ & ( \DISP5~2_combout\ & ( \k3_sig~q\ ) ) ) # ( !\k0_sig~q\ & ( \DISP5~2_combout\ & ( (\k3_sig~q\ & ((!\audio_data_sender|daclr~q\) # ((\k2_sig~q\) # (\k1_sig~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_daclr~q\,
	datab => \ALT_INV_k1_sig~q\,
	datac => \ALT_INV_k2_sig~q\,
	datad => \ALT_INV_k3_sig~q\,
	datae => \ALT_INV_k0_sig~q\,
	dataf => \ALT_INV_DISP5~2_combout\,
	combout => \k3_sig~3_combout\);

-- Location: LABCELL_X50_Y16_N9
\LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~2_combout\ = ( !read_addr(13) & ( !read_addr(15) & ( (!read_addr(12) & !read_addr(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(12),
	datac => ALT_INV_read_addr(14),
	datae => ALT_INV_read_addr(13),
	dataf => ALT_INV_read_addr(15),
	combout => \LessThan3~2_combout\);

-- Location: LABCELL_X45_Y16_N27
\LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = ( read_addr(10) & ( read_addr(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(11),
	dataf => ALT_INV_read_addr(10),
	combout => \LessThan3~0_combout\);

-- Location: LABCELL_X50_Y16_N0
\LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~1_combout\ = ( read_addr(9) & ( read_addr(1) & ( \LessThan3~0_combout\ ) ) ) # ( !read_addr(9) & ( read_addr(1) & ( (\LessThan3~0_combout\ & (((\LessThan2~0_combout\ & read_addr(0))) # (read_addr(8)))) ) ) ) # ( read_addr(9) & ( !read_addr(1) & 
-- ( \LessThan3~0_combout\ ) ) ) # ( !read_addr(9) & ( !read_addr(1) & ( (read_addr(8) & \LessThan3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000001111111100000000001101110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan2~0_combout\,
	datab => ALT_INV_read_addr(8),
	datac => ALT_INV_read_addr(0),
	datad => \ALT_INV_LessThan3~0_combout\,
	datae => ALT_INV_read_addr(9),
	dataf => ALT_INV_read_addr(1),
	combout => \LessThan3~1_combout\);

-- Location: LABCELL_X43_Y16_N54
\k3_sig~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \k3_sig~2_combout\ = ( \key[1]~input_o\ & ( \key[3]~input_o\ & ( (!\sw[9]~input_o\ & \k3_sig~q\) ) ) ) # ( !\key[1]~input_o\ & ( \key[3]~input_o\ & ( (!\sw[9]~input_o\ & \k3_sig~q\) ) ) ) # ( \key[1]~input_o\ & ( !\key[3]~input_o\ & ( (!\sw[9]~input_o\ & 
-- (((\k3_sig~q\)))) # (\sw[9]~input_o\ & (\key[2]~input_o\ & (\key[0]~input_o\))) ) ) ) # ( !\key[1]~input_o\ & ( !\key[3]~input_o\ & ( (!\sw[9]~input_o\ & \k3_sig~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000011111000100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[0]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	datad => \ALT_INV_k3_sig~q\,
	datae => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \k3_sig~2_combout\);

-- Location: LABCELL_X43_Y16_N21
\k3_sig~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \k3_sig~1_combout\ = ( \k3_sig~q\ & ( (\key[2]~input_o\ & (\key[0]~input_o\ & (!read_addr(17) & \key[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[0]~input_o\,
	datac => ALT_INV_read_addr(17),
	datad => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_k3_sig~q\,
	combout => \k3_sig~1_combout\);

-- Location: LABCELL_X43_Y16_N12
\k3_sig~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \k3_sig~4_combout\ = ( \k3_sig~2_combout\ & ( \k3_sig~1_combout\ ) ) # ( !\k3_sig~2_combout\ & ( \k3_sig~1_combout\ & ( ((!read_addr(16)) # ((\LessThan3~2_combout\ & !\LessThan3~1_combout\))) # (\k3_sig~3_combout\) ) ) ) # ( \k3_sig~2_combout\ & ( 
-- !\k3_sig~1_combout\ ) ) # ( !\k3_sig~2_combout\ & ( !\k3_sig~1_combout\ & ( \k3_sig~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111111111111011101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k3_sig~3_combout\,
	datab => \ALT_INV_LessThan3~2_combout\,
	datac => \ALT_INV_LessThan3~1_combout\,
	datad => ALT_INV_read_addr(16),
	datae => \ALT_INV_k3_sig~2_combout\,
	dataf => \ALT_INV_k3_sig~1_combout\,
	combout => \k3_sig~4_combout\);

-- Location: FF_X43_Y16_N14
k3_sig : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \k3_sig~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \k3_sig~q\);

-- Location: LABCELL_X43_Y16_N9
\process_0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~5_combout\ = ( !\k3_sig~q\ & ( (!\k2_sig~q\ & (!\k0_sig~q\ & !\k1_sig~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k2_sig~q\,
	datab => \ALT_INV_k0_sig~q\,
	datad => \ALT_INV_k1_sig~q\,
	dataf => \ALT_INV_k3_sig~q\,
	combout => \process_0~5_combout\);

-- Location: MLABCELL_X84_Y9_N0
\DISP0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP0~2_combout\ = ( \key[2]~input_o\ & ( (\key[3]~input_o\ & (\key[1]~input_o\ & \key[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[3]~input_o\,
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \DISP0~2_combout\);

-- Location: LABCELL_X43_Y16_N51
\read_addr[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~8_combout\ = ( \audio_data_sender|daclr~q\ ) # ( !\audio_data_sender|daclr~q\ & ( (!\sw[9]~input_o\) # ((!\DISP0~2_combout\) # (\process_0~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101111111111111010111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_process_0~5_combout\,
	datad => \ALT_INV_DISP0~2_combout\,
	dataf => \audio_data_sender|ALT_INV_daclr~q\,
	combout => \read_addr[2]~8_combout\);

-- Location: FF_X47_Y16_N11
\read_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[1]~feeder_combout\,
	asdata => \Add0~5_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(1));

-- Location: LABCELL_X46_Y16_N6
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( read_addr(2) ) + ( GND ) + ( \Add0~6\ ))
-- \Add0~10\ = CARRY(( read_addr(2) ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(2),
	cin => \Add0~6\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: FF_X47_Y16_N44
\read_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[2]~feeder_combout\,
	asdata => \Add0~9_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(2));

-- Location: LABCELL_X46_Y16_N9
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( read_addr(3) ) + ( GND ) + ( \Add0~10\ ))
-- \Add0~14\ = CARRY(( read_addr(3) ) + ( GND ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(3),
	cin => \Add0~10\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: FF_X45_Y16_N2
\read_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[3]~feeder_combout\,
	asdata => \Add0~13_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(3));

-- Location: LABCELL_X46_Y16_N12
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( read_addr(4) ) + ( GND ) + ( \Add0~14\ ))
-- \Add0~18\ = CARRY(( read_addr(4) ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(4),
	cin => \Add0~14\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: FF_X45_Y16_N41
\read_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[4]~feeder_combout\,
	asdata => \Add0~17_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(4));

-- Location: LABCELL_X46_Y16_N15
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( read_addr(5) ) + ( GND ) + ( \Add0~18\ ))
-- \Add0~22\ = CARRY(( read_addr(5) ) + ( GND ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(5),
	cin => \Add0~18\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: FF_X47_Y16_N47
\read_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[5]~feeder_combout\,
	asdata => \Add0~21_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(5));

-- Location: LABCELL_X46_Y16_N18
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( read_addr(6) ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~26\ = CARRY(( read_addr(6) ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(6),
	cin => \Add0~22\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: FF_X45_Y16_N14
\read_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[6]~feeder_combout\,
	asdata => \Add0~25_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(6));

-- Location: LABCELL_X46_Y16_N21
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( read_addr(7) ) + ( GND ) + ( \Add0~26\ ))
-- \Add0~30\ = CARRY(( read_addr(7) ) + ( GND ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(7),
	cin => \Add0~26\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: FF_X47_Y16_N23
\read_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[7]~feeder_combout\,
	asdata => \Add0~29_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(7));

-- Location: LABCELL_X46_Y16_N24
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( read_addr(8) ) + ( GND ) + ( \Add0~30\ ))
-- \Add0~34\ = CARRY(( read_addr(8) ) + ( GND ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(8),
	cin => \Add0~30\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: FF_X47_Y16_N5
\read_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[8]~feeder_combout\,
	asdata => \Add0~33_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(8));

-- Location: LABCELL_X46_Y16_N27
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( read_addr(9) ) + ( GND ) + ( \Add0~34\ ))
-- \Add0~38\ = CARRY(( read_addr(9) ) + ( GND ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(9),
	cin => \Add0~34\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: FF_X45_Y16_N17
\read_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \process_0~1_combout\,
	asdata => \Add0~37_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(9));

-- Location: LABCELL_X46_Y16_N30
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( read_addr(10) ) + ( GND ) + ( \Add0~38\ ))
-- \Add0~42\ = CARRY(( read_addr(10) ) + ( GND ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(10),
	cin => \Add0~38\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: FF_X47_Y16_N8
\read_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[10]~feeder_combout\,
	asdata => \Add0~41_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(10));

-- Location: LABCELL_X46_Y16_N33
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( read_addr(11) ) + ( GND ) + ( \Add0~42\ ))
-- \Add0~46\ = CARRY(( read_addr(11) ) + ( GND ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(11),
	cin => \Add0~42\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: FF_X47_Y16_N56
\read_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr~11_combout\,
	asdata => \Add0~45_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(11));

-- Location: LABCELL_X46_Y16_N36
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( read_addr(12) ) + ( GND ) + ( \Add0~46\ ))
-- \Add0~50\ = CARRY(( read_addr(12) ) + ( GND ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(12),
	cin => \Add0~46\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: FF_X47_Y16_N59
\read_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[12]~feeder_combout\,
	asdata => \Add0~49_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(12));

-- Location: LABCELL_X46_Y16_N39
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( read_addr(13) ) + ( GND ) + ( \Add0~50\ ))
-- \Add0~54\ = CARRY(( read_addr(13) ) + ( GND ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(13),
	cin => \Add0~50\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: FF_X47_Y16_N35
\read_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \k0_sig~0_combout\,
	asdata => \Add0~53_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(13));

-- Location: LABCELL_X46_Y16_N42
\Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~57_sumout\ = SUM(( read_addr(14) ) + ( GND ) + ( \Add0~54\ ))
-- \Add0~58\ = CARRY(( read_addr(14) ) + ( GND ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(14),
	cin => \Add0~54\,
	sumout => \Add0~57_sumout\,
	cout => \Add0~58\);

-- Location: FF_X47_Y16_N20
\read_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[14]~feeder_combout\,
	asdata => \Add0~57_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(14));

-- Location: LABCELL_X46_Y16_N45
\Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~61_sumout\ = SUM(( read_addr(15) ) + ( GND ) + ( \Add0~58\ ))
-- \Add0~62\ = CARRY(( read_addr(15) ) + ( GND ) + ( \Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(15),
	cin => \Add0~58\,
	sumout => \Add0~61_sumout\,
	cout => \Add0~62\);

-- Location: FF_X47_Y16_N32
\read_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr~1_combout\,
	asdata => \Add0~61_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(15));

-- Location: LABCELL_X46_Y16_N48
\Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~65_sumout\ = SUM(( read_addr(16) ) + ( GND ) + ( \Add0~62\ ))
-- \Add0~66\ = CARRY(( read_addr(16) ) + ( GND ) + ( \Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(16),
	cin => \Add0~62\,
	sumout => \Add0~65_sumout\,
	cout => \Add0~66\);

-- Location: FF_X47_Y16_N38
\read_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[16]~feeder_combout\,
	asdata => \Add0~65_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(16));

-- Location: LABCELL_X46_Y16_N51
\Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~69_sumout\ = SUM(( read_addr(17) ) + ( GND ) + ( \Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(17),
	cin => \Add0~66\,
	sumout => \Add0~69_sumout\);

-- Location: FF_X47_Y16_N14
\read_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[17]~feeder_combout\,
	asdata => \Add0~69_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(17));

-- Location: MLABCELL_X47_Y16_N51
\LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~3_combout\ = ( !read_addr(8) & ( (!read_addr(12) & ((!read_addr(7)) # ((!read_addr(6) & !read_addr(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011000000110010001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(6),
	datab => ALT_INV_read_addr(12),
	datac => ALT_INV_read_addr(7),
	datad => ALT_INV_read_addr(5),
	dataf => ALT_INV_read_addr(8),
	combout => \LessThan0~3_combout\);

-- Location: LABCELL_X50_Y16_N12
\LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = ( read_addr(13) & ( read_addr(10) & ( (read_addr(14) & (((read_addr(9) & read_addr(11))) # (read_addr(12)))) ) ) ) # ( read_addr(13) & ( !read_addr(10) & ( (read_addr(14) & read_addr(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(9),
	datab => ALT_INV_read_addr(14),
	datac => ALT_INV_read_addr(11),
	datad => ALT_INV_read_addr(12),
	datae => ALT_INV_read_addr(13),
	dataf => ALT_INV_read_addr(10),
	combout => \LessThan0~2_combout\);

-- Location: MLABCELL_X47_Y16_N48
\LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ( !read_addr(8) & ( (!read_addr(6) & !read_addr(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(6),
	datab => ALT_INV_read_addr(12),
	dataf => ALT_INV_read_addr(8),
	combout => \LessThan0~0_combout\);

-- Location: MLABCELL_X47_Y16_N15
\LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = ( read_addr(1) & ( (!read_addr(4) & (!read_addr(3) & !read_addr(2))) ) ) # ( !read_addr(1) & ( (!read_addr(4) & (!read_addr(3) & ((!read_addr(2)) # (!read_addr(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(4),
	datab => ALT_INV_read_addr(3),
	datac => ALT_INV_read_addr(2),
	datad => ALT_INV_read_addr(0),
	dataf => ALT_INV_read_addr(1),
	combout => \LessThan0~1_combout\);

-- Location: MLABCELL_X47_Y16_N24
\read_addr[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~0_combout\ = ( !read_addr(16) & ( !read_addr(15) & ( ((!\LessThan0~2_combout\) # ((\LessThan0~0_combout\ & \LessThan0~1_combout\))) # (\LessThan0~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan0~3_combout\,
	datab => \ALT_INV_LessThan0~2_combout\,
	datac => \ALT_INV_LessThan0~0_combout\,
	datad => \ALT_INV_LessThan0~1_combout\,
	datae => ALT_INV_read_addr(16),
	dataf => ALT_INV_read_addr(15),
	combout => \read_addr[2]~0_combout\);

-- Location: LABCELL_X45_Y16_N6
\k0_sig~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \k0_sig~2_combout\ = ( \k0_sig~q\ & ( \k0_sig~0_combout\ & ( \k0_sig~1_combout\ ) ) ) # ( !\k0_sig~q\ & ( \k0_sig~0_combout\ & ( \k0_sig~1_combout\ ) ) ) # ( \k0_sig~q\ & ( !\k0_sig~0_combout\ & ( ((!\audio_data_sender|daclr~DUPLICATE_q\) # 
-- ((!read_addr(17) & \read_addr[2]~0_combout\))) # (\k0_sig~1_combout\) ) ) ) # ( !\k0_sig~q\ & ( !\k0_sig~0_combout\ & ( \k0_sig~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111101011111110101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k0_sig~1_combout\,
	datab => ALT_INV_read_addr(17),
	datac => \audio_data_sender|ALT_INV_daclr~DUPLICATE_q\,
	datad => \ALT_INV_read_addr[2]~0_combout\,
	datae => \ALT_INV_k0_sig~q\,
	dataf => \ALT_INV_k0_sig~0_combout\,
	combout => \k0_sig~2_combout\);

-- Location: FF_X45_Y16_N8
k0_sig : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \k0_sig~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \k0_sig~q\);

-- Location: LABCELL_X45_Y16_N57
\k1_sig~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \k1_sig~0_combout\ = ( \audio_data_sender|daclr~DUPLICATE_q\ & ( (\k1_sig~q\ & (!\k0_sig~q\ & \sw[9]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_k1_sig~q\,
	datac => \ALT_INV_k0_sig~q\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \audio_data_sender|ALT_INV_daclr~DUPLICATE_q\,
	combout => \k1_sig~0_combout\);

-- Location: LABCELL_X50_Y16_N30
\LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = ( read_addr(11) & ( (read_addr(10) & (((read_addr(8) & read_addr(7))) # (read_addr(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001101110000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(8),
	datab => ALT_INV_read_addr(9),
	datac => ALT_INV_read_addr(7),
	datad => ALT_INV_read_addr(10),
	dataf => ALT_INV_read_addr(11),
	combout => \LessThan1~0_combout\);

-- Location: LABCELL_X50_Y16_N36
\LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = ( read_addr(13) & ( \LessThan1~0_combout\ & ( (!read_addr(15) & !read_addr(16)) ) ) ) # ( !read_addr(13) & ( \LessThan1~0_combout\ & ( (!read_addr(16) & ((!read_addr(15)) # (!read_addr(14)))) ) ) ) # ( read_addr(13) & ( 
-- !\LessThan1~0_combout\ & ( (!read_addr(16) & ((!read_addr(15)) # ((!read_addr(14) & !read_addr(12))))) ) ) ) # ( !read_addr(13) & ( !\LessThan1~0_combout\ & ( (!read_addr(16) & ((!read_addr(15)) # (!read_addr(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111010100000000011101110000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(15),
	datab => ALT_INV_read_addr(14),
	datac => ALT_INV_read_addr(12),
	datad => ALT_INV_read_addr(16),
	datae => ALT_INV_read_addr(13),
	dataf => \ALT_INV_LessThan1~0_combout\,
	combout => \LessThan1~1_combout\);

-- Location: LABCELL_X45_Y16_N30
\k1_sig~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \k1_sig~2_combout\ = ( \process_0~0_combout\ & ( \LessThan1~1_combout\ & ( (\k1_sig~1_combout\ & ((!\k1_sig~0_combout\) # (!read_addr(17)))) ) ) ) # ( !\process_0~0_combout\ & ( \LessThan1~1_combout\ & ( ((\k1_sig~1_combout\ & ((!\k1_sig~0_combout\) # 
-- (!read_addr(17))))) # (\process_0~1_combout\) ) ) ) # ( \process_0~0_combout\ & ( !\LessThan1~1_combout\ & ( (\k1_sig~1_combout\ & !\k1_sig~0_combout\) ) ) ) # ( !\process_0~0_combout\ & ( !\LessThan1~1_combout\ & ( ((\k1_sig~1_combout\ & 
-- !\k1_sig~0_combout\)) # (\process_0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101110011010100000101000001110111011100110101010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k1_sig~1_combout\,
	datab => \ALT_INV_process_0~1_combout\,
	datac => \ALT_INV_k1_sig~0_combout\,
	datad => ALT_INV_read_addr(17),
	datae => \ALT_INV_process_0~0_combout\,
	dataf => \ALT_INV_LessThan1~1_combout\,
	combout => \k1_sig~2_combout\);

-- Location: FF_X45_Y16_N32
k1_sig : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \k1_sig~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \k1_sig~q\);

-- Location: LABCELL_X45_Y16_N21
\read_addr[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~5_combout\ = ( \read_addr[2]~0_combout\ & ( \LessThan1~1_combout\ & ( (\audio_data_sender|daclr~DUPLICATE_q\ & ((\k0_sig~q\) # (\k1_sig~q\))) ) ) ) # ( !\read_addr[2]~0_combout\ & ( \LessThan1~1_combout\ & ( 
-- (\audio_data_sender|daclr~DUPLICATE_q\ & (\k1_sig~q\ & !\k0_sig~q\)) ) ) ) # ( \read_addr[2]~0_combout\ & ( !\LessThan1~1_combout\ & ( (\audio_data_sender|daclr~DUPLICATE_q\ & \k0_sig~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100010000000100000001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_daclr~DUPLICATE_q\,
	datab => \ALT_INV_k1_sig~q\,
	datac => \ALT_INV_k0_sig~q\,
	datae => \ALT_INV_read_addr[2]~0_combout\,
	dataf => \ALT_INV_LessThan1~1_combout\,
	combout => \read_addr[2]~5_combout\);

-- Location: LABCELL_X43_Y16_N45
\read_addr[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~4_combout\ = ( \audio_data_sender|daclr~q\ & ( ((\k0_sig~q\) # (\k1_sig~q\)) # (\k2_sig~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k2_sig~q\,
	datab => \ALT_INV_k1_sig~q\,
	datad => \ALT_INV_k0_sig~q\,
	dataf => \audio_data_sender|ALT_INV_daclr~q\,
	combout => \read_addr[2]~4_combout\);

-- Location: LABCELL_X43_Y16_N48
\read_addr[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~6_combout\ = ( !read_addr(17) & ( (\sw[9]~input_o\ & (\key[1]~input_o\ & \key[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[2]~input_o\,
	dataf => ALT_INV_read_addr(17),
	combout => \read_addr[2]~6_combout\);

-- Location: LABCELL_X43_Y16_N42
\read_addr[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~3_combout\ = ( \audio_data_sender|daclr~q\ & ( (\k2_sig~q\ & (!\k1_sig~q\ & (!\k0_sig~q\ & !\LessThan2~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k2_sig~q\,
	datab => \ALT_INV_k1_sig~q\,
	datac => \ALT_INV_k0_sig~q\,
	datad => \ALT_INV_LessThan2~4_combout\,
	dataf => \audio_data_sender|ALT_INV_daclr~q\,
	combout => \read_addr[2]~3_combout\);

-- Location: LABCELL_X43_Y16_N36
\LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~3_combout\ = ( \LessThan3~2_combout\ & ( (read_addr(16) & \LessThan3~1_combout\) ) ) # ( !\LessThan3~2_combout\ & ( read_addr(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(16),
	datac => \ALT_INV_LessThan3~1_combout\,
	dataf => \ALT_INV_LessThan3~2_combout\,
	combout => \LessThan3~3_combout\);

-- Location: LABCELL_X43_Y16_N6
\read_addr[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~2_combout\ = ( \k3_sig~q\ & ( \key[3]~input_o\ ) ) # ( !\k3_sig~q\ & ( (\key[3]~input_o\ & (((\k1_sig~q\) # (\k0_sig~q\)) # (\k2_sig~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001111000001110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k2_sig~q\,
	datab => \ALT_INV_k0_sig~q\,
	datac => \ALT_INV_key[3]~input_o\,
	datad => \ALT_INV_k1_sig~q\,
	dataf => \ALT_INV_k3_sig~q\,
	combout => \read_addr[2]~2_combout\);

-- Location: LABCELL_X43_Y16_N24
\read_addr[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~7_combout\ = ( \LessThan3~3_combout\ & ( \read_addr[2]~2_combout\ & ( (\read_addr[2]~6_combout\ & ((\read_addr[2]~3_combout\) # (\read_addr[2]~5_combout\))) ) ) ) # ( !\LessThan3~3_combout\ & ( \read_addr[2]~2_combout\ & ( 
-- (\read_addr[2]~6_combout\ & (((!\read_addr[2]~4_combout\) # (\read_addr[2]~3_combout\)) # (\read_addr[2]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_addr[2]~5_combout\,
	datab => \ALT_INV_read_addr[2]~4_combout\,
	datac => \ALT_INV_read_addr[2]~6_combout\,
	datad => \ALT_INV_read_addr[2]~3_combout\,
	datae => \ALT_INV_LessThan3~3_combout\,
	dataf => \ALT_INV_read_addr[2]~2_combout\,
	combout => \read_addr[2]~7_combout\);

-- Location: FF_X47_Y16_N2
\read_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[0]~feeder_combout\,
	asdata => \Add0~1_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(0));

-- Location: M10K_X58_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "52A7B8E3615AA6A10EE95895A5E35BD8FA8D8CCFD8AC29E3AC14FC207805CFB2FD1487B3E12B795D5A21F4F92EC8246AA27E5B9C47A2F289AC4234716BC5C7C4671C484A76BD34AFEE9F83D589A68191F55C419982B36EB77143268EAC8FA5003991586C53447660DAD1CF170083F6AEC86BE5512311074A9CC242BB2F9CA2BCB8A471E15B4922B17C3A86089C5274EC788B0D3825CB3D20EE83CD87135719205923919D908F9431F44A7F55A05C495F522AE60AD53EE782922C9C182921A9B8C50753AFDE67D103256188388CA960393C459809110F104F0D1F77B885521D9D1FCACC3C116B72BE60DE8FD94FA0F03042E87BC9B9F7AF04B47BBD73253D8DBB",
	mem_init2 => "9FF45D8454CE38726281806C169DBFEB15317BB13269E0884889C6E1F0A2F2A4BF0C9CFADCBF7748F6A9EE57E5CBAC604C11E24D2EE401CE68E2798D2FBFAC6013BB99D18BD291B5BC170519F9F832668EA38B30640FF2BE14FAAD64F5678C221E0946F81600D45DDC18F9768BBA26C31490D09E413F10AC73D94EDEB5994AD425E1607E1B362AE6FC54C74DCEC74937357731D402CD9D0BFD3F9F9317FC75FC4BA9897857969E9CDC338784145E3C1E51A4C5ED97CDCEE962A5D11CD96D5DB2E57EFA6861452B5087024B9D5E1B89CD49F4FE421C086C902ED00A9F22FA8C2DB71DEAEA50AED21A7A005B40BFD5BFCD93C953FEDF65A21D9C32C974269305F7",
	mem_init1 => "669010494D935DFE9E027B688FDDA788B551A59275B3C5FE6D3703CFC2107DD320A464FCA19388611A40A65ED4AB90FACC68AB100F9A99030EA277DF0076D5D4EAE8092BB94FC417F2BEAF8002F0424B431054588B2A8E45169F1DA91BF6ED9C6A845E7167904AF2E8A8D174782E772164EB640DF3D204D03477B9BC8E4699E0F9AC73874B7573365D0C82C95FD38FF14504CBBEC4BE74AC0D66D89C88E30054C66FF65783C626329FECE3878B211ECBAF39A7025F5CB7034E7094A2ABF4C656F22879C2A0BAD837ADB523B30412E08916BB362699685D2213697DA307EDC9EF04E8E6937E2DF32DE720A235B4D18C3825E589AAF86F27BDD81F65B077691C59",
	mem_init0 => "FB1C21732307EF2FE9F89AFAA39906878FDD580C070ACAADD774769A48030B06C31552E077F27DDCEE12AA762660E00B0707BD635D6DB64D6268B67F39DDBE913F0E5358A56927D54D3BDED7EF0075217270C576B29DA50B0D21621669E2C14B5E10DBBF1C67E081E2DE3BFBBFB5EA8AC0DAAD0AEFD40DF0C906237E1DECFA853FB09BBDF04B568EFAB8E55365C8D7BD183D0D7343684B855D1ECCAA00534C565C8CD8A9C843A151F9B6FD3C6497BADC98F47580AC6FB74045A63851F62474E5CB60DE7153338B1EEC7E27BF718C68AE40DD9EDAAD7240006184E034627140F87F2C2107E7520D57A209FA6F66C36FC923A07976D3F8D29528EF4F19238D0F14",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6D58D43DBB6E81C5AC037552FBCAE007BC595AA2DBED0DBA80CE43B627BDAFD53A4CBF07154A210DCF7F0518565FB8E48F9C9A20778678C921BDF04262B5EFA1020976F2123DA4C06394101EDD77C4CDE009878FC34D70E361DC277FFE30A2D49FB7C2492FAB52069595D570C27FF3A6996E7A8B08EC7F75669328FF863CA5DCFA8B5F3C4DB747635084F11A40FB16902607FBDF233AF95F650CCF7EFF29C3299371992A85C392AB3442BE9FBCC6E5C645E82E22A1D97EF4753BDA030A031585E604C9CB7130C73C57A441C6C3DE51C117D0504FA59616541E2EF12504CC417B74C7F7CB5116FD0692037A15FA9D212E23ECD5F919FDB5FA4A94B4BBF61FE493",
	mem_init2 => "2A9983D26040A155832A19D2032BAC95B9E2FDCC0D87A27CD4C68D58317782DE9B9568F0301D9D840F7132203C69BB3A67AB350C4DD93E5490D125B2144C6D0DA930B00EEB29E6E1A7B8FA842DD302BEEDD7A9E548D470F530B8D0BB72DAD9E389829F7826737D6D1256246A217F57E88ECA04347A3E95EE93D8E7E350264E15F830F5E2441B4AF98EA6FCA00D10383681E0FEEC3FC6870AE230A439F720520310DD3C25DC86715FEA937DEDC1C953E1A518FCDA13963B7AD5C68BE0CF1B4EB4AE76AB944813D6DEE23870F71C4C8C737578ADBCD068E1AE84F9CA4FA583589166D9D9F0198D67514B0B962EF4320BCB75E1A0A05E80B559CF6BBB6C69E16C93",
	mem_init1 => "1F797A04E4C071FCE571E106A2C979247569552BAFD4C4FD3C330E7461069EB77264BBA74024C0DBB8496B890BF3E38E266426886CBDB7409ADF9B8EF1B8C5DE2F081A7DBA8F59D303C3E9AA7E6F7AF782C5F1700E08963FE43458CC91546A437CCEC747383437C840717756898EB52AB52F9112B390DC00306F3AAA84D0DD694EB96DFED4F4C20068B8206CD8097AFE1C3FC068264AC401480A543A38CBA523BFD90715B35E85D743B4423FCD3D02B71D9433834E2019A9D9C7EFBBF5625270ADE6E42882E097D8FC6698798E51791A3866D6E189EFF0085E62DD559734AF72FA424DDBE06EADDF331832A31E4D53316CB65FF0A1C8BE59194A0726F6829A22",
	mem_init0 => "D575DB7CAB76A1656130DB85369451FF630435E45FA9604B956893ED44A0DECE43FAF8FAC35D7351536CD32E36B97EE647465BA945C1D6394F2D17989279B4C01A892D1612EBEEE88D9495E9D01C6355F758B2B1740BEFCAC40F3ED50AAE542F16152DDB5E13D48C8CAFBC88DF5C3EA6F18CF56F6F84A5CA762990B7C5868EDDDB1BB87E9020AB9C8069C089767E4DD7D5D8A7B689120475C5EF63EE307E368104D9D4BF0BC78F26D9F608C0360D043D56328349C9DB1C0B6918582A57101B04E367E9CB0274F3BEA8D3DE73B3017FB691F4028192FF7EFDF6DAE2964238E24D006B9D3827BF2FFE74F3A6D36AB4BC8D7C5EA575B8A61C125E39E0C157346663",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ = ( read_addr(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_read_addr(13),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X46_Y15_N1
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\);

-- Location: M10K_X41_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "68610D01EA5322AC5AA752BDB63639DF2862BF252CC721605A03FD8E80DD8A6AC01B7BBF7BF1D2F37D3293B1A3FBD6440E45747D858CC6C49398FB24C32ED1BFD397E60EBA2F8176763FB1F110722018D96F8E41810282DC006A9D815B00644D6288EF883F4F7866890D0B9587CB51EAEA3BBDA4F321EED0678795ECAF773562A00F5FFC0E9C363FB17970D5A642C6202512F841F096B4C8B2A25E23A5CB92129CF658ECD7A429E99D413EC040F51939D38D681825F84772E207A1C21D316D4FE3207A7FC8D4A5E58D5194DD6BA5DF7E71C48144E2D4A190EEA69E221896EBABD73609B4AA383C7C250218C7349E40189152257D19BE6B34DEFA11CA0EF55D89",
	mem_init2 => "E8D4315E743B9C4E34B5B275F35818CEE845708DF205C31B91DC0E8BE4D31CCDC8BD085B305F6AE7BDDBF3F02BE75C4B80A5714759B15723C93ECF1F14ACDC98F2FE2F5FD073843A736036A17A695EE8B77B12909871D9CD6A99594C935B1FB4BBAF38E5FF320E22E76633854A2409511A74E44D10DAF67B087A45FE74DE0816279AA1EEA0B68D79CE55A573F8909A67E856104EB242F676C89A30056E47CC284196EB7E433CC50680BCC1B8F4A715D9226C06E48C8622FE06C8CB7180D85FFF37C2654628BD0B46C314763B7A916F9F4E3E556E8546E908474984ED38E2E27FE7BBE815AF9C04C05F8F1A2DD4C61C1FEE938AF279C1434DC84CDAFEFB05BF31",
	mem_init1 => "873591467448940518A506A9A042E2A74160A35697DAE2DAE97B216FEB7DF2493D5A8674E2277A88AEF230CE045C4FF8AC1D9ECA0B96B1615898A42E9D7FF0D563CD2224E635A335EFA2966A8A3530A9EAB6B51DB372B833730D027CB4F00A42B17CB323AF61A38A4AEBEDC889CF411E05EB4BB69CE88B70D0CB2660528CF4D1EF32017B66D30BC046EAE751C87B2D74006437B1FECA65143ABC8FFF5BAC6F181DF2F4A5E002AF2A6DA169674C5DC81A079A12D23654FD3384AA948E7DFC6B8F4F2B22A4F226E03597F52093A8597BCE148CA55FFD8506C179AB56CB2F5C21855B9B26C530C6007BAF9F65F723F618FCB51D1C543BC4F916D5C3A79EE20EB8BF",
	mem_init0 => "53B96B017062D5CBEC4E90DF0EF35F201A276D4BB7C671DC3E96961BE7ECC0A77343ACC8BD782F9E4DFCE5A9EA49FB1C5776032ABDF07BF00E178E882BE3A7F3176B0AF0D545A846389524B0377DE6C39D201DC30CA7F273161DDCF98CFE2B3C306B130FCD69000786E37284FCF8065ED55C50828E8D1F6B0712375D4575C057C696D6922748699ABBA3A92B95A0BDA13C3AB4299F3B56A9550AA6932C49414CD75F225AC735DA5A8C4A49415672FE364A4AB2F5028B4497509335CAC89B886F955B50E03C81770D534EFDA4C1B9393240BA32658EB102FF11557A366EC495B2AF1FDAC8571A42FCC1EC8CF0C91F83790C4B5A9D36D120A2DD1BB3CF0146DE83",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N6
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\ = ( read_addr(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_read_addr(14),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X46_Y15_N8
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1));

-- Location: M10K_X76_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF84DECD0EF292CA0251F35958006A104AAFEB170EB8DF36F28C7FE4B47F67D3585F4918A66669EF6A4068B399DF8D3C48365448ADD5B2985391FDBC2AEFAE5DFD03AB3A3B2F511508856278E34B71FA5DCC16ECBCC3E0F252A0222D56922178F1EA60FC2E31D0B16DD21E0814C0B963DB9DBE1C507BE8FB2773B502AD4CB7E4737D55A1C7C112DA657FD6A1134446DC7FDBD361DCBB0EAFA1B5047F436F4D375881842505B37C883865DC3AD8A8529AB493E420C2D5EAED0914B6E86F91553EB929AADFDFA0560910654F6CC909A325E3305B070D21913E33FEC8940FE3E0294C45FFE7CA1CF0A7305E08FC8DD02C9028D9ABCF9757FB6C682F57515214EE1B",
	mem_init2 => "A90EEFBC9399001A7E83670E1DA4E351CC2BB939B2F1C44403A0CA4A1AA44133732A728926BB7267BBE826E29F20B9D1482BC89C0A47BDD7BE0D73CA3A0436B95BA8DCB66E3F9858664C06CC585B77353D2EFF837533AAE3400DA3F62296CBFFFAD3DF2FAAC08C86ED510BE9C9BE8B09E4E692E89FB8B188C92C9AC16AD6627808C921C976D533CD0052ED67F5A17572AF49098E3C5162A5D7693B9DF702DE75BB45D133534883091F0DD7518363742DA64043B3860E6E3617170703DE85442CC97D5DFF63F61C964F4076AF92C99CB483110604D604B4878F8459C8E8B57B0234D847EDAE603268BAA2D04069668DD45D3C05D3C28DBDA77B1C1FA5F56E6FF2",
	mem_init1 => "7CCD5AFD920028946CE08FEF5C538812BED6E8F4C0554037A6E898A04292A8D4E250263C1CA3388E44A6295186586A50A5719314E3DE31DE52F0484E70E2A798215111289F4FB79C4E3E9F0CDD53A5F8FB47F369BA05138B303847DAED18A759B68826D27856FBBE0133E55FBCC8A2C84DEB710036B780F92A517E1E61F705885966B837E4F10A4A4B26529861CB54EB0EF16BC559636D3A6256DFE3B26BF4292544F1D2C772A659CEC1C537F2BCA874D3BB196B42AD670A0C0BE2ED333CE207BD4D6C086005DE531C60C4079971B1EF3F03F95DC6F703CC63AB041CA009650FBA17D0793957308E0D2239DDBB5C5564D8AF3C59163B0C3767C2E6423327B870",
	mem_init0 => "C2B7737DE258116A71A594CAC93C8143CFD46A0BD21EA3DCABAC3E1458EDD1746FBE06307179B98775A2C1E8C346FE8C4EC98AEAB2161F52280599D015672F603A4F713E9F7469523D2981B618B0BC5D13D302A6484C57B3B2F4CD5235198F2F824A68E793AE3CBF95FED6C2C573F0F839045174122BEC5ACFA16F20082489C71352A8B717BB31FCFA9FBB8BD22DE6080C1960C3BFBF8431E18069D8B5263A278C5FA970F2CD874D06597DE21B9C65A440566AA016A57D95C0657DD0E16E682E5C8376518B5C1E356C15EEA44C5ECA64A50B32F748B1B27BC554DB01022E0E508D806E5B3C93FE26FEABFF33042E0A9619465CCB7590EC72E048B046525F2F02",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y17_N30
\aud_mono~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~6_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	combout => \aud_mono~6_combout\);

-- Location: M10K_X38_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y10_N30
\aud_mono~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~9_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	combout => \aud_mono~9_combout\);

-- Location: FF_X46_Y15_N13
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => read_addr(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\);

-- Location: M10K_X38_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "58E33906A9CA195E04E4EA179F4887B640E5DB5FA9BB5D1F557352298B95AF7F5D2831C23152D207CF13EC2DF04528AD275E48D8357A5A0735FBD1252866E0AB4C323D8F88A94B2DE135F8FF8E0CBB58A63219AD1C63EC914B343C8E5E4EBDC8F1432FBE5F6C0E96F3792053A3C0E7B298339E14A825ECE6256463FA7A3C940414B16622FF0884CED1D85EFA327C2894E72AD281329AB96EC20F652BC16DC01B07C9AD394D0FD8ECA35D83933F3316767AF4C72A8077F4679696AE6E4A8C4743F5A6A9F518B2E32C149C5F8B9D81BC6F5E5E0EA37107FB2F725005AC836D5335B6612C9ED9B0832CF16353B64EC205C1567DED27767C0F8ACE9530F0149F0207",
	mem_init2 => "EF0C3EEE7047F2E83FEA0DADCACCB73CB5258014C9C44E55AE4BE7CE95A9B237808966695D0B7A6942A762168FD3B4F5F32D503F1D185D518C97EFD464057D897F3E1F94A6C35D4FE1349E343BCE5B871E00364DD9079C7E5AC57563FB9C5F58D1EFC31F71338482E42BFB3ED52943ED75532ECDC4BCB678B16ED44EE8A1D9D88CA93EC11A2D62A72D6229A261D5C560FFF1878600BDDAFBA000D73078896D7015F722410E65809E4DE1935D4C0516826C1E82ED50A617BB94EBD8F215AB5FBC9E86669FF96B710E0BCCA20C7C466D01E866729A32010201277ABDB4B056459B7B842CC28262AF1B96DB6D47B5876C8C26F55AE0CCA8907ACB307C3C8E6651FF",
	mem_init1 => "66B876CBF5AB0FC5FB2307A39407723C7513E04E6A9A0AC487E963D36F3FCB0960470F6BCC9EAE572038A3CCD5AC59978375634925084DF7C9AE80750B795699E3CD7DBDDF9683BDC80C3D5EB8F1B51658F9B79FB44E9395A4D22A593272A2A2822D7CDC970537CC01B7ABE47065EC155330968F7AAC30328DB130E64088FC164ECBF2D30CC54C033B6EAB7783685C75B37FD1497CD353FEDE7C6397566D315A025BBF27C613193E346069C453DE279FCBF93B110D592E66BE7ACA63DD7CE4A5BE2A211F779D30B9187C60F8D3EB6936C7DB98408FEFCA19E40BE9D03DC00039FA43B995261F39BDC1B9A334CF09DD7FD6F5D7927C6BDBB3E9A1D0AECEFC26D4",
	mem_init0 => "00CD13A697BF2F5FF9FCFFE572A30922C2348B6BE8A5697CFC9D13B3C58FA02C19C04F0FEAD933AEDFEF2F1E201524874C9142E438FBF68D5488F428F0AFCAF38117949EE7356C8C9A2A6B5313117424062C55D2CC7C4D84072618DE77F249EA3CFA55AA0A6893AAEE7E3C8A055B8429C6A53C3D5BAEC0AD70A1CC2BD05C2F7FFAF8625D7C1961B79FDBCCAEE2F30F8FC2EF5DFD45DD6732F249CD42CBAC482E14572A86B816FBD0F2ACAE46D50503CDFA70A2B83ED7D79796E0FA16E9415FCF15D4C953A96F8C96F08E3917B7562C9E9E5A5972D88F5053337F867844F8115D414325B0AABAA96721E340EBC2B19F14AC447BC8B9B40D0738DB8724515E0067",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "633615A301E3A36D066C9883EFDEDF0969B65139A92D94838F2A9ED05E0DF5507A6BB7F82F454D4C910749E949832661CB49461497247BCF13773D12B9B28E6A727CCCD802D0FF938FF04E7A74575C234B8060C9E2271B708D88D26CFCE694CAF3BA306292532894FF51E5370312C8DF710A4115EDC7853AA38F0DF5C730940D627AC507079BC799222D269CE34273984F13A336A7E2A4E51363B3BF0D40C96A1A872AFBBAB711EFABAEFD979A1B5718483465E3BC0F7594524BCB39E933EE646369BCBFF6303E66B003D4969B6C336A8CF721C09AE43DA64418300D699EE3F8F04B662289B6BA903F9C81A2C880BF11E6EBFC2C24A1AFCDEC11F453A7E85039",
	mem_init2 => "052E95B3F6E35409F5E5409C7D414149E129B11EB0D68425D422D68ECA5659EC26B3D8F29D67EBE8B0BF670B957CC46ECF78A5B4C90418EDC9B0976AAE36A6F99ED5C86A57C4890ABA26D1A17A42F2BEB12CB56BB336F13FF29D9CD6933D95BE8A41DAD5F83E55D869BD7B983508EDD916689E0BF9E2452AE1120B603AC93085B834E378110F513E069BBF1DE1E099100DA6E4D53E00F41D124BF9F519BE68BDFC93E78C8ED41B7FA68156C412CB9D824AF4C295CA75DABBDA8D27B1090DEE12F53584143A06AE6D0132E561E0367B59C721A262A8460B8511E5BB5E6BD45194727081222C5618B997FA05FC2AA5519EBF09B5A7966F3168883B844EEA1C0C36",
	mem_init1 => "80E28858151929AF9A23A48E2CD5E44CC55B6D6E439E35BAFFC0EAF686F03A4FE833F2FC8D24F0B18B8D466ED20DA4BBF34D425C63A878070E3082EA0E0B29818CC595DF03274FA00C79FC0BEA86F4065B3A3B6A51C0C547DC6A5B5808AAE06DE2628030EAE3715432B93387807E7AF7B2F606EFC7438E5800C58DB606C32E9F25F34AD408DBA4598A2C2841F370BFB56C6D3E907240AC63E1AC798920AD8F49903D6DBF96335B0CC47A11A70A865D452A38B424A442A9D0C3069E7420ACC6EEB2EC6E1D275FC589A22413713F111A004174AA848BF431D85041F821E57D02F2E53F9469DCC9ECE5284A0A0BE9E28411EE728793795BC567EC7907C95512F540",
	mem_init0 => "16665197251CFA613C75425D36304FC34D9E3A39B14110B988DCDB35E81FDB3D699F95DF7B1962FC1A61D4B6497DFBAB0F5EAC8848F758AE33C67DA28FAA1D30AF9FA84C5040E7C556E6437F9EF7AE693396BAC03C2A14D75550800094200800540000108500005094400281090500050000A00B47DC727EDD18AA607443B365A6F3B910EBA9BE5B21D55573AA5EC1F5F438449E69DFFFFFFAFFFFFFD5FFFFFEAFFFF7FD7D7FFFFBFFD7FFFFFFFFFFFFFFBFEE599D8D4AB0C61A6270AB0AEBC6D7DA191B3D0DCA07AD242440AE7C981C797FE4077445C52F5D01E9C22CBF5C5994ACE5BA9ECE6549348961E79E358431F269B58FF9917C17CF829CDE81C00A00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A7CA69752987C47C3207DE90F70675A7F2B62B7FE98F23B30FA77679A1AA793CB7D6F84124E627B559CE4768D53B90A648E0AB459C86B04A83F76DFE48ED0B797B032D6745673D74055F4C4028F1EEFD66D0682210A9DD8705F994A3F61A07968A3F0A034C2C9CF0E705624FEF304FE14E23A1E7D6423C46570B335318D2F0AE86B98605FDADD2A9FA375C0C4D53BEF06F3602D5BAC401C92FD66C50E5BB48344AC11F97D38F3BBA2E79652089DF40A2390C2CE51A76C162BC34A6146F3BFF130152111A5D31B0FA9318C4F9FF9FE41F22A7993AD3F7C5A81F3F01B55C038299C300534FF2B7732ED2A589AFB6E26426EDB6F1425F8F5A0CBDB899D180C9A791",
	mem_init2 => "55CF1F0CAC61CB19DC73B4CB8FDE1A77F74C559C159BD85625A73FA0BAC638EE5E61233E1BF456435FEC3C0E01130C0D45E72C8DB70D2FB564F4B404AE6A316F4F5C07DB412BC4BC05C4838DDD3922566349A02E8D62F8E4D65BE2E4A11F7CCC9B7CB5D672CB5B6B1395757B59680A16731B7F2FE1B8AAA0F2101B114CA29747940765FBECC6C3732BE981D8F801D542B722ABC28BF8CB88F88F2AA1B019487AE940CD86A0965C20B9E487BF146D903C63CBA7456EE3CC1D0282FBBFB55AEC2D7CC044DB7D2388FC13C4E696A654C4E17431E53806CA20A8A01B881F774EF0056D07D95C2268C1724525426B63730918BCECC46881DDD80BCE8296123741220F",
	mem_init1 => "CE21A4884AD25A478F40390E941D1A9709BF9324510633E09CFD84FB3E0B6A523D57C23923448C70CE19FEA52CC86751B560DC8460231C83D2E1A9C1342A4F424D9B0E9E9EE81D520CB8FFDE0E707EF31B219ABEAC5CC364E06148DC51F9EEFFED7767BC88F8CB1BF89EFFD24A5A6B19E250AAE9C874B0F3005AF09FB319D0BD25B820B287D332D675D4A4B8E6888D92516D09551BFCF94665FAD121E03DE9EE7EF7F1374E57DAFC3CA57217873251DD70B93E9EEF219F9EC0B2C087F1083CE9C6CBF39EC76F33ED0F6A937020CE13117662B63E975F0F84CB4E1F11560810BDD2B10A93713B554108B5DAEA43C03A8E258D2EF7E4CE5AA869251106D4399B19",
	mem_init0 => "2D8C37C47CF67939CDF432C86B29F0E37CA94BEFDB6E868C247492664445C35D2EF0338D30B4989290B71A01781202CFC39ED8DCFF4AC0D86E376098E094F0ABA570C9AA0F6C1CF303A24AEF3503DBF47D85F3C172CF6EEF9124C6A56505628939E7F058EB24299008EDEBA35F9169402FFC1119D60B83C42F6F3CDCD545A7D5740260AF86263419E6B3D56CA496E6062BE482C9B2D4B793AFACB0FFAE5B822E6F42A0482C7750305876337742CFE1AC8E1F45F63AEED7F931BB1141EA7B75B62F886846D500CDAD158A08AD48D58F39ED9540315264FFAEDE2466F4019FEDA297E91333F9430EE71A013216893F3C8BAA4DC7CE237EFFA287004BF2A816448D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0200000001005000400000540ACB89437B0B2B43EE6811E56C6E0B9CC0BCCD7ABAEF6C18453B49BF2B11A35AAC7DDFFFFFEFEBFFFFFEFFFFFDFFFFFFFFF7FFFFFFFF7FFFA15E2981F3A0C5002175099308E8DE1CDCD9140EC839B196317D0A3CEAF642B83A5803A9D52921BA23EC42192F8727E4651B9C7ED464288716B0B8840100285084000000040000A14104041400079A6ECC80CB22F51AD4663C90ED8BE22F1642A431A4F3502B48E3F10C3F53C6ABB1FFFFFFFBFFFFF7FEBEFFFFFFFFFFFFFFFBFBFEACDAC1C80E408E11CABC9937A5DCF877FFBE0F06F6E77F4A01864AE84B00000205000800000000540288000050800040AD7DDF38EC7E775A0497",
	mem_init2 => "3919044F10C258A0FF6CD8EE61D701AF20A898A4F77FFBFBEFFFD7F7F7FFFFFFFFFDEFFFFFFFFFFF4F2DDE38A9F56BFCF5A52CB7ABAA67E7C5C4C5620F936B169D90290000140000029028105102028500200854000040881A2D82CE1B01654718521D667821B3F5AA10B1D7FFFFFFFFFF7FFFFFDFEFFFFFFEFFFFFFFFF57F33862FC2F94D00C58E51AFB7D3D851201F277EC00000080200A80000A808050500210400AB80C38871DEFDC58E8EBCBDD0274A2FFF5F75FFFFFF5FFAFFFFFFFFFFBFFFFFFBF5D9025ACDA0DD016569941680000008000001500021400000205400002C450C67F5D01FFFFFFFFFFFFEFABFFFFFBFFBFFFFFFDD5A9C0002AAA10000",
	mem_init1 => "0204000000000200B91FFFFBFFFFDFFFD7F7BDBFFFF0802A5000000012800522A4055001000061AAFF7FFEFFEBFBFFFFBD93C72020001E8AC46AAD92DA31CCAD6FB0D9F1B610089257039E8FA47A02052859FCD225718610348F51B8916752EFA1434D019AB9319B79095C5599E843E61998B4C006F5749F9FB1991609A7997BAF6F83A58FB3205E8E5A40F74FCB965EE3F34C63CEAB148E34431C3123290181652AD8FF063A0731926F13705BEDCD9B78AB802386E706E3530CC59C0E022ED9DDF643B8A36F45A1AE668814CFAC955C91B3E58F3309AFD6E017423133572326438CE89C332ED4831DF04E126E19575BE66023954FC7F9B47961FD21270EEC21",
	mem_init0 => "90D7DF4897F3209CF0CFC5A736CB88C6F14663E81DBC441015B42614AA133350B58998E87D949EBE21D1AC7979CE106039D2537E723B8BE64C07E0DA12BF4DBDEAFE06E7219C659AB7CF092240322AFB192EA780765467904E478174495955D2C73DA745CC70DEF0F62F2DE2B0FF7A38AB9D7C81BAEA7A608BFD7E1D1FEEE66C2F57BA871B7179395D4B9D2CFC84811F74713F87DAA973822DA5E92DACD2859EA961FD8E625F8401C2C1A4EEE1F174E34A00235A69835623B8B533A72A5AB2B4F7DBF908756635E422686564DE2F4F96EB2CD723AD438D55E0906FF6DC1A47FF8F34643744E1F4DD6EB1A91D5025F64311A3C47187503E7B4B907064DD3659F1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y15_N6
\aud_mono~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~7_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	combout => \aud_mono~7_combout\);

-- Location: M10K_X41_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AD86D84F2B0C4E6477312892553758BC361661A86373549CFAD86B5A71B801EDFD540A4C856E50FABA02EAA8024621FA2627BFFE6E80B8A78083EF5435DCAF1149F87F95F843D2E5885161EA06CA0A657F5B731D8515804F8AC535C2AEFE98355525FFA57DAC45F93DE1BCC54B9D4BC2DCA42EE64A3121F4CB40747ADDE2E30B1B44A9E6C4A053282C18389869B76365767451C90809D4B25B7682B1604BC1FB",
	mem_init0 => "FF033CF0741FAF56BB2B46B83D0EFCA45A2EF7EF026CB09D2A2043A740BCE89E7121707B679572E50E4E2B4A5F3F343F315AFC34FC63D7E25AE77E2FEB800816BB721D89CFBF2F7808D4655E0CA488DB2C67FB144E018D7A3B66887AB7CE5F468218C130BC46A10D4B6ACBEAC6886843CFE6DE3637C3C314101EB9ABD3267F27056714C18CBC91F3D6EE9DCADEF21AEA11E6801EB6CDDE5FA185AD4DB2CDA66E02E7DE9200344939DCDE40F09625890FFDED632CED5D584001344588178325CDA2B608C18C02F1A48A74157DEA0DA42C9973A0CE1B5276F61D7AF95EC8403EEAF403D7BD142F0799C0FFE44921C14429F8B7AE69D315FA958818A14E40DE6439",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N6
\aud_mono~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~8_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	combout => \aud_mono~8_combout\);

-- Location: LABCELL_X48_Y16_N30
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\ = ( read_addr(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_read_addr(15),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X48_Y16_N31
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2));

-- Location: LABCELL_X45_Y15_N30
\aud_mono~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~10_combout\ = ( \aud_mono~8_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\aud_mono~7_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\aud_mono~9_combout\)) ) ) ) # ( !\aud_mono~8_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\aud_mono~7_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\aud_mono~9_combout\)) ) ) ) # ( \aud_mono~8_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\aud_mono~6_combout\) ) ) ) # ( !\aud_mono~8_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\aud_mono~6_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~6_combout\,
	datab => \ALT_INV_aud_mono~9_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datad => \ALT_INV_aud_mono~7_combout\,
	datae => \ALT_INV_aud_mono~8_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~10_combout\);

-- Location: MLABCELL_X84_Y13_N39
\k3_sig~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \k3_sig~0_combout\ = ( \key[1]~input_o\ & ( (\sw[9]~input_o\ & (\key[2]~input_o\ & \key[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \k3_sig~0_combout\);

-- Location: LABCELL_X43_Y16_N30
\aud_mono[11]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono[11]~5_combout\ = ( \k0_sig~q\ & ( \k3_sig~0_combout\ & ( !\key[3]~input_o\ ) ) ) # ( !\k0_sig~q\ & ( \k3_sig~0_combout\ & ( (!\key[3]~input_o\) # ((!\k2_sig~q\ & (!\k3_sig~q\ & !\k1_sig~q\))) ) ) ) # ( \k0_sig~q\ & ( !\k3_sig~0_combout\ ) ) # ( 
-- !\k0_sig~q\ & ( !\k3_sig~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k2_sig~q\,
	datab => \ALT_INV_k3_sig~q\,
	datac => \ALT_INV_key[3]~input_o\,
	datad => \ALT_INV_k1_sig~q\,
	datae => \ALT_INV_k0_sig~q\,
	dataf => \ALT_INV_k3_sig~0_combout\,
	combout => \aud_mono[11]~5_combout\);

-- Location: FF_X45_Y15_N32
\aud_mono[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~10_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(18));

-- Location: FF_X45_Y18_N46
\audio_data_sender|data_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(18),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(18));

-- Location: M10K_X76_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y20_N24
\aud_mono~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~14_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	combout => \aud_mono~14_combout\);

-- Location: M10K_X49_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B4FE6F31280945487EAF4E15A517CD5C243F552591BC64A0D59A9E7CF74587349314A4B7B63314620BB5AA989B84AFA3A02DC5ECED4095F8F2673E8C484EBC2A997016975D1C535B53EE7C525CD1DD2C5CE78CFA9922EB3BB66B4752987EE7BB2701E0856ED9F20C9CDF9994C2EC0A7F7747140F1F2AB084F44976BD33B50623B3CB17E3DA98E0A7AF1B338EFB783031DA497CAA0F0AF927AF8CD11F29AFBB54",
	mem_init0 => "006DDB6E1AD1BEE8FDA37DFCC0CF15858370BF875DF2CA7E6EAA9D733EF09B77189F689E57AFC19351DB4144637459C69BBF29271BCE0B348295CA04197C895C779AE76636913F78B3AB3C31A7815FFAC6062E70A30BC1322327CB247DB25038A8FBB34731C6A3BD327318FF86A72BFC72BAEF17A1C63D6FA2161ADE4F84F3F6E9B0691ABC0CDAA70618F7150D171C5D65C7BC8CE78EEC74412B316BEB09B3B7FB4348F9BC59806648637175ADBCDAAF5063D73A9F31A11692903F4BAB5992D153CE34B0AD0896E91D16A05AD16FAEE4EE5A03DAECD2C4A77928314149116CCC405D00F266E891FC3A40D64E760076E1AE508730345E5442B6839F99727DD8C4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y20_N6
\aud_mono~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~13_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	combout => \aud_mono~13_combout\);

-- Location: M10K_X58_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AD83F40B820322458B68F0B737B3454E95FEE4FDA58A217E9DFB1E0647F068B20BF18B307299EAB3F89A1C4E6FB8289E31F0A5F87CB84E0E7F36A7C590A5D70E70FD9B82B22038A347C45998281AC05C4440093EC5D29EE9C70250845574368FA5148D10EB768FE92EA0AF2847982EF223FBD2FBF30C0ECA672972FF9BB6A99F3C2CD823E466BF2C1133057351D4700975EF6B31CAD0F5EC63B5760E858CA9F987D245F996EABB50C02FFAE57310067664F505A8942250D0F5DE3F5DA6B2C11C7E7CF471078AD616BDCD4B5D3CF7133E134E12DE89262591F13D61E3D07B4047AACC9345091F74E8E1B1D77831B1E32279541211C3EE0FC0D757BE74CAAF6AD2",
	mem_init2 => "5AD599A5996A86FC8E9BE803A67E98E10C22F9B57882052E22BDE426403BA30644FF9D2DF346F03BE869726932EEC75F4938AFAA0CE6C7FA75BD5F61D1E2F756A85A9F4E78551C38040EB2D5E002F20D25C7FFE81F6A71090003386F27011FFFF7711065E2614D470DC1DFFA436D50A09DF9BDCE7C740CB148DD02606C7421A10F3F2B46B70F824D0000D3D738C58FF0ADF6F626AA014D99E9BE1697FCB75FCC5C11F0326CE9297789FE12CF47E5BC991397A43E66505FE5B0C04BDF9E32F78FCF7BCC1B096FDEB983B15B9C8864F57FFE0E3D06E8D917826FF76FC694EF78D6FBB1018A5E51867ED3A98A48E048E3218BD16591629315A69B0227EAB4E36FF9",
	mem_init1 => "229547C61B0001ED341807EFFF69740A7C03E68B93BC97D992C2F542A6A171ED90A8F5A7B31B5B523D942C804ABCC01C7FD0D9B4CAA50D5FADBF33B4AE2F59AD9CD128F3B7FF801116AEB48AD14F3CC688F0641E3DC9ECA601A07DF295610E92162D5E16A6949B52E627B264B22D40A61600412D181650BA69B246E3A48D9F2D91F5F8F37E7BB2DFB3FA42004055D8E43ACD446C8481D762696ACBBB6EF152B3437664AFCA50E07A894FD207FB64E9CD92DDE995D04E2B7FB3F6010F865CB2E0CCDC8B4878C6760A349348D3D5E64A81BD30D5178C1FA453D9EA9EDA7CACE6A53BDF4B332CEC1D0C1DBB81C2F4B435D83FD6756B3CEF225E99048BA0D2E4CDD1",
	mem_init0 => "CEB721C06CD62A587FBB2008087C8BF533BBADC88F45BAEE27C16C44EAB4EC4ADB802572D05EF0E4B13DF2D172609552E8E7AEE9BA4D945E93413E7E43F9A8A9AC2D66D1801C4C342AADD7D2885AEF5F6D8D7BD4E21B85CF4803672D1A64CE4C59561FCC06CDC2D283E903A02959F1BEB84D20B17CC7992A5E18214314255FDDB526BC1651E227C8592138E1E336213980CA95BF8B6D8ADB9AF4B8F43B0D9948110ECC52C050DCD76702A4D2C75373E81E3E8BDF32302A274892596C8742480C96B027981D2C9B520D1D46A4F762C08A3BAC3551BBB40AC0A5FB23053B350FE46D6C922A9D0E7963A03F60305D1541CCC4DB2A77C831CAC94271ADFD10B3AC12",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D7E700A5EA4CC049E081A55BE3D32547A5554E3810C3BA54D4CCE97366A237EAB99C3534822FCBC7E35B3D3DD2CA230922A442A4A1BBBBE749967DC5E47022CF8CCAE1FB713B27D52C5DB56FFB6AB8BB6B21AD6AC582D8FFF7D250BC9A32ED8016CA8A0FC0EBCE5D9F8CCB448F751A555BE8B93E77C1A9845F3C45EFED25BF13001E5F2DEC21CB9399DFA47829A92A4BFCA0B63783A56FAECEF24BBBF1CB96BA3B4E75692A5C6CB7EF770B54E7B99FF230866D4488A217AE422E43355F4CDB7E1ED58038EF2091D3814E46297EBF4304369A0EFE70B9818ACD3CB02D52E1F6B2C22F23540C962C5C2CDCCA6775564C204F84BEE6B2195F7C8FB4BE3AB22ED730",
	mem_init2 => "9B53A6B5CF0251B2032F9DACBE336FA3D3536A4381221D355F4E82C637E61CD4C7187E1F89C971F6E87DA763280B83AEF8E430DBC5B38564D9CF5E03ACF890F39075838913ED9C141F1CA24E47583E0B1527EF9E23FAF4F9F380FF8A9A9E9D7E8FB616047BD78E6184B67BDD0D80A17E0C157675B18490E3A7D8C89AD2FDFBDBDED91AB876C5D4ACF30E428AB918D119DB677B486AC147BB63F5C3F4FCB7C98D60BE8C0602207B2F61FB9F96EF5BE38E9BC80AD169704DCCC63B4EFDF8F82A2DA43BB5C4E2054CBCEC630F25EFEFE542E848E04969E8F64DFFF590F0AB1965F605C1FF2B5F164D05EF527A1B22B628639F42BE09EB7F7732F443DBB839E0E034",
	mem_init1 => "4D1FE446B884E12C4EC006DCE687E5B37E906BC1E8F37584D1C790C85B57BC470D7F63663708FBD045848316879067619E7BFCB8805FC4E29A48733E2FAD4C4C03F831185CF33BB8105F1E4F97B55076C04676E4A2A4CDA9A5399374E37B1817062880B91CA43563F1BC6AF594B1FE54CC2630BB2DC982CDD82194F7ED5ECA95CFAA9753BB7B09FA794E7EB851B09A860CF25FF08FAC301E85774258069BEFCC72F221EAA87AA10AAFD5B50B2147B3D23205BAA19BDD3581F0C2D550C07902E1BE9037470ED61B2C614C568BDA8F8E6FB9611A2D1412EEF29207157F35D44D6C29B3E347B1F48302C222BB096DFE54F3BF3811F925C292D136CF01461884C5DB",
	mem_init0 => "36ECB7C0E2A045DA887EE6DB76B0AC17A5064EAE2DAD371585CC73FC1F69B43143437FA1C4802D01C5D0ED3B3BB41169EAA87221F66370286C8EBDAFDC7BD9DDBA2BB25F05479F02FF2CB66E3A678A00FAB52ACC15D00C69537C57A699429D8999EFF90DBB2637D3320DE812F2D77B60B5FEC8A982C1CDFEB3FD4042C59650FC88E47502648676DDC0887B1D7662DFBFDEB0AC8965B9CF395BD2A3A0AE5F92892AEF77DF709588797FE922B4462B547E1D614C94887522B25D9E937C8B55912B81E78E1FD9A78A2C9FDB1CB18E0F92C459742A0EA3A5C421274308F036D08190AC606461D8B7173A9A82C504705B98DC58F987F0FDA420289FEB027EE4EEA271",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A5714E1C171CCB26B61F6ECF1AC5029E7D827350FEE9685A94C29F053DC819219DFBF66B2A580BD9AE3FDF689AAA8B160D94C45ABEA7AEB1D59833722641157D5EB56DBFB57F5150717F09FC1B122696853F12F532CB17968E1FD4407069FA5815BEF0A3B538672E121D26AFCDF600E9588646E70DA1A65FCB3B9D9EA2077104E546308505433C210F9AEA9AB6E34C1DD7DA073DDD8EA4918DCA70DB0B646FB7652D5824BB3E9CFADA7758107E55CC533950221D32B1D24706A7E53F438D7BBD7B8471688FD452628ADA6E92B07E40492DD40F0E445D36B4802FE0F7CA5EA7651A7969C8242219A824D292AA34BA4303396F390BFC807CBA1782976C08DC787F",
	mem_init2 => "46A38EFF7ADE4263FCFEE1F03CBBA1060745F6AB2680704DB30CB16505481D0AA876081E2BF49732948FE79477EF648F7FE31170C8CAC0FE26F82130C3C51F73B701F827BC35876D9B9B65BABAD4222563F7C5AE89D850EE3E0F7CB85F0AC0221DDA5D0CE56AFFE570EDB56BC40E69C5719CA68021A62EFE9A6F5B79A18D442B9ACBFE17F2ACB4CCA72981D73D2B2BA82F1504168C17660F199140FBCF400F8181F59A0C37506704CFFCEA0FCAB755434438007B29C7ACC1A1CC099EEF75A8250C50B711995EFBEDBCD521D4CE7E8B7C9422400CD9EA0E583C2B33B289E8C677BB4EFCE04D04B5706486393686078868929E3D9F82FAE647EFA90E0B662BB130",
	mem_init1 => "F3EA0BC4D495D5200F051CB1D458750FC775976FF58E751FE3258A377E61A51F554D4A6C91CB29EC8CB1D571BC4D39436FEC09E3285EAB11084B9EC6E6197B2148C44FF85B45AB160DF10D35320BE905DF9749D96E09DF7D91879713EB6C28CBFE15AB3C1952163EFADBB0A45B5F2436700492AD7A83F7BC5B1DF0A8A39567BA41014E8985182CD5C406DA6E3702E658201BC5C9E40E62BA19121789ECB98E93E6BA29BD1A96AF094459209A3689411A4033A369B8114A059C8DA6E8011E31F83FED613EC5516650EB04D2B6B6A9C32848A2609858F73EBBD87C9992B75A4337CAFB219A7E7D9D5DE0A6F74A84E1D0EA1B9FD25836F4FD231018ADDE09840EDF",
	mem_init0 => "075A75FEFEB7A5D9A953A6E6C55DD879D96E88BC4E892C8D3BD5AFDB9D1637A80A858B307945BD2902455BE12FE0CD13721B68A5BAFB94D0C1D359DE9C917D8849A8DCA7EACF5B1D3AEBEB6EBA2453BA052E4A12B051938F5F2DD7DD20CDA1A8DF60FE451198633F7A721F6A457F00D68F079C0971C736D37DF11477922CF9EFB82001FD197D7B4A5791F5A2F00DB87C39C126E1EFC8BBBFEE133DF417EAAA91FD3F82CDD8B8A0CCA2D4A7503E80E293AE434A008D2926C6CECD8AC589A90A4E46815EC8357A0751CFD07E1182DA8E033AA039E14F8D08BFFE4B1FAEE3D6E9CF713DC87FC0C60ADE09166ABD70D2F24717D59875BDF3E962DCA30E4CFF537670",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F049DD3EB6D9E6146F831F889DB5E427D6AC6E5A56A6BE6003189394471CCE41B16993C01803C0D417142FE190B759CFA879978D6C2C83F819FA6F45678E369D5F26FA358AF6DF3B6F34B537A83054B4EE87979B0B8ACD78162C09A7E69E510BC338EFBC690A096893D63A59AA29183075505625C81075811BED309F09F462FA18278159987E171D2D67E7F0D61636642861385538CE6C707D35086844D232FF13D5A3FA6224394CD5A2A8D6A52C9018581AFD7A153F79A319C9894CCBE4DDC65709034CF818886D67D1025BF25A24B9E65C305F068F57F1F414B268201B79A0C0E44C93D22499D6B42C077B98BFB58F0645812C77DA30A22A34B1D19856B125",
	mem_init2 => "C668CEBDC72D9D69E7CB783F3BBA9ED2D968455F24A78561E01181C91B303D4FC4532C070CD798E505BC9163C816AB85440FAD9644E83C46DCB01652CD05F9453B98BC7BD71AAA5D0640BCCDF1FF1BF32C4AC5846C83AA1FF9DDDC587971F788C9EFF247D0D0CCA0FB17153A90F6323A36E0305BF6E73BE449C04684AFEBDE49FF631975114941429E995972A79984FC0D921FEE858C7A22D5141779B8F195FDC0EFC1B3A98AEE2D4C5D200E0D549605E2507B2F8E080455449A1004408350BEBA83C18627C0E70058CD5E46BD5C0D836916F5A7E92B1115AECE73CC8886E68C7E590FD1DA70F380C27D72CB58D2213B3B8A76439612A2F15C65662AEC2A7A20",
	mem_init1 => "713F951F6E5865F435810598EBD630B90AF4622117CF9808FD1B41AB134B2650AED29876FB3D46E32BCFB75D86C3365EB0ED9080CF7479465D495E677122A416502050A75D212B958C630D8057A8B0BCCFE36A926AD2F374859DD4D29C0D4DB5B1B260D49DF21CC9B3FC7890BF141ED37C6003FEBFBBACE5BFFBB1D99509D63305623297BBE2697913FA86CE06B2B87E19378E76F00A8BD3B435D8FD6684C4BAAF5BC51272356FD87F846CFF0C59DBD35F054B3C8E80B07C48A5818EB5E9DFCA7FFFA9E2A3AC62186C1FD2F6436037038A98C054CB7291D4CCB40C668C1013618B261240C5FA971F6107995B7B348E632B705ED5EC7E2ED1F92C2E38B45F35EA",
	mem_init0 => "F768C9EEB4F5C7AEAFBF177290574E0CE40940F6DA3C2BBEBA096974F30C65C8C92371D473D14AD5A4CE227A3DF71CA59F5F44352811475D4BEDCA484B7D14676A7146A9F21932E9984BA1CF9E00C261B5BF2B8445D63DBDEA9FD785F9298424F928AE8C3FA48A4E16D5535230A1BF234B1A3515DC3F20948638435E4697A0408FF32AAE08B27CEBE0AE0364C8AE39E826D33F853622C498DDC0D383DA5AC21A343971BFD53FA35362D90E5B1EBAB4E27400D9DFB5C759538366B05F3C0E5AE859A1BD40D40693BFAB2ED414A5E54387D663552B705D6AF7CDAEDEC7488EECD3F13B9E8138BE8238BEE88C46ED5647E9A6B73DA2FB32074F844FB49ECF3F8746",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y20_N42
\aud_mono~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~11_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	combout => \aud_mono~11_combout\);

-- Location: M10K_X26_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "90F47FA584EE4F3E2386BD2D8207840EF7AA62AF49D27CCB2BBCE4420C2019771E08D172BE85D4115147A95E68BBFA1FD5C7B4192F206FA426D43AF3946DA2B8692A60085269E6D4557F42C117E16A47E267502204F14DC89FA29D0587AF315FE358B6F1D392E09BC4FB1EEA4EB51A64C176C3880207A30CC4382C7EA3C8704046BE16512FCD390E463879A332E5734FE011FC5C0324A95F3B58377ED15E1F3E7867B0DEC838010152817BFE40774AF866F7B93798726D93AD4C9733926EE00AC1FF04252071AB217E2A111DEF824E863E4CABC2967860CFAC2D6EE55C4F1086BA9C9D31FEBD28F0CB91CE6928717EE6D6787BEFB44204257BA4661A3F03366C",
	mem_init2 => "B966AFED03D55853B9AD39BC778661DC37A04ED42519A7977D63E2B77B3A6D09234897F60B44374581DA3569FA485E3ABAC779EA0DFD6E12C4D116C6A38D3D2E0DC668DDDB8D257525F705C50CD6390484FFA9BE75C31D8A0EA72F825662935AC92E0F8FC351CAFD2B7C05FB44E8819EAC14509D09AC5278B3A8CC5D9B6B2ED3654A33C376C673C2C0B3B673F148613E4B1C38A7683FBE31E9FFCF5E09B9BC11A0CE5E7596DB029BB30C40646247BA88B5BF80755E66D8BDED5570057DF5539C62F51E20FAFE3E2FD386670E9591535EC341EE93095C46F22D4124E8EFE476AE66F3A5AFADCDFEB7F72DE0BFE931AD16BEB292F757648C63180845E215A48727",
	mem_init1 => "3AE5070307323213A2E8EF8A4B107E3DC96A3DD43F21EA4628ECE4E5B950D008169E4F97ADAC80DD801CA344244B9618E518D987C175F69760D5E726F1166E0743FDC3705D46F814C7C346AC621F49DA29AAA865AD02E7E2F258BDFE7003CF9FE7EEBCECB624107143336899D768A3163DADCBC9FCCFBA79263A4CC0219328572CF675726FCD029E5FDCE05B5D4DAF7907D90F04958CA9E2C8FB781FE27D29F1BFC51D80A54049B3B72CF09CF274F23F58509AE5738165BC6C6135530A04955BE6130537CC24AF4CC27C49DE58B1FB09F03216B7CEB80AA01A9C012569FAA56E82C5E8FC824668AC9DF8A8D7D7BCFBFA87DF4AE07C381E4B9F70EA7D137B1255",
	mem_init0 => "CFFF193B65DA43AC2D90FF142CE662089566DF2BC984CEA0D4C7AA48A969A572276BEB0ECA98F25EF04CFC10299FFDE27BB3CF14DA41BEF561E130920FE07CB3E1D9E204B39E5E986A36451E1BF5E59F43C5C5EF41171626A25D6F8F9F152143DEDCBE992FD8E993ACCFD43EAB8AFB8D24657FD9E465F16AE91D462C61219DD62CB5FDD76CC31943BB614201DBA19F63D3DFD4C0016B678A943C0F0A4EF11EBB6FE1C2854BFC661C20DB00E82F1D0A8BE4D1479790385DF6B9F8F9E08CE603985D26286D421B5BA0D1A223A87E6CBE81A23A4025AD19DAC9678EC7F42A04069BAE4230D53CD3F0C78B607550E766C4FA8948B8DC145560A3BCADC4A88D4938F4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000014BF9E41BA57255EEB9C3D45503F0620F885BF16E4450E4B523F1328C614979E4A78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF811FF3D88A80611BD947FBF0FC31F967E98E889B3BA1712B8185146A7306DE057C3B6808DED34EA30A4B03DF796968B5E1BE9C10335EF6B1FB252A00000000000000000000000000000000000005B1F1D16A64D1040EC4579E852F3E2FEB564DB0D698E5A6CA82D5D9A789F09ABD037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E84133E882210491497FF49033B52A8C35C65085CA01B2BBAA5B69C33800000000000000000000000000000000000020B7E81B7BB4AFA23956",
	mem_init2 => "AA5574A0FBC72DED45174ACDCA89C384849FA0BB8D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8A6DBD68B3060B8EC4E97DF202144266F380CC41680132B5DC43A3A0000000000000000000000000000000000000001E1429C183B621BF354BB5794A0C4AD0678CE1B51FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4BD9D4D59AF356B73BCEA0D90E92C46181C548000000000000000000000000000000000003E00710F5BD3299BEBD435D8A26D2CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFB15CC00FD62A430A652F8900000000000000000000000000000000000592C09739E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC6CC000000000000",
	mem_init1 => "000000000000000025AFFFFFFFFFFFFFFFFFFFFFFFEEC000000000000000080C240000000000602FFFFFFFFFFFFFFFFFFE7E860000001C82158D07438616F7E2D5D66492187C41683B9B904BF2193FF76EF098B77AB222401C515C06A7BBD557E1092E553D91556D281FFFAAC4751006AD9851EFBD690C94DF2FBF3F5400467ECA48645CA762F32A73E0C42B5BA64510B05D8398232D16634A5308D66C451B685BA91E7CA35E53B7D9704D2622373B51C8E1039A7C5542EA9FA21C13CEF2D2647BFBABF015CD02D598CB0EB8475C9330CFE1577DF3479850FD3C2AE0E019578EF6FCC07424901A6720C0E4C35904A990C92B33B58822EA45B1FAC5E017E2A0A4",
	mem_init0 => "278B00BD337722348DE92D0B1C1076C04B5AE934DCE0E6066DD7F3920A973BFA2E615DB361FC5AE49B1B0889A23BF5A20FD84557C71876DD70D17B632E30B8A7D344AB3FD360D1EAF2A57F2FB6EC7BCAA7252B9FA7811E9CE6F32D68CE72424A613BF56046CF0211FF0FD8AA09EFFB551C9D391B5E00915F7D5022E661C696E62828D1F2BDF2E1829AF4B6C3A138C3AADD65D4917891CA13F970ABEDD364B87FB96048C06D83AEAB5807CD03D3375670E31FDFB66D23DF451B48793B0D333C2E2DD66682AF3535707396609DE245B4E8ADF369534A75CCE936165A2312E4DDC616FA90AA5EF06CEAAC5842B28A5634366F92B30976F9431C45BB428DC7C830A3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FC9EA4187DC2A4EA404E3598C7ABAB3AAFEB8E6A3137D8A6FB4823AA7D5DDB47EDFA8798A9611E39117009199A6FC89B2FC744E40DB058B758C875E446457B44A81AAF71A87F225066B09D07184671084A4317C39C5E30826CBA96A299C5B418EB0405086B62FD9F0F35031FED3B47CCBC682AB401EC955F3674E1C5AE46D9009621242FF675D2F187CF9B72143BDCE4F220071B3FC66543389D7F95DFA9D4575C843D017058DF8C5665883EF5C89D0B1D2FA7C996F259E7C5AE6EE73A68B5246644107D1E2B4D7A600B3DDB61B7FCD42936CAA417BCF49A4598DAC618D82A9ACA200314579C446130316A4A66C09B18D295A3F2B471BA93EBB7D24CB5318D38",
	mem_init2 => "4756FD20B3CBAFDD938F2866691C6ECF66EB3B0F730C203DA859887E2A9CC07F17E22297826756C83C295BBD643B06279F20EC865CAE9D012DC6302E21004D6CE5E6DEC9B555E820F8756790D750AADED089D21750E417FF7B20ED04C223B7628E559B004171D6865CADF3E3946C580AC29DCF25B8AE3F42B816A65CA7A24B61C123AFA36D1D8BC6F414CF6A7E635E0F82C14104C043AC27F0EAF502765649A52E0598E1F3F917F875E8E1514D24D3ECC1B81272EFD1141EEE56D6740A0079A37A444A51E26D2663B889EDD785A554F62C58DBCC7E329CA2D0E3FE3176F46498533B6D0DBAB6E22B3400E152021CCA94C6B4AAA5C309988FCF058DA39350790D",
	mem_init1 => "C55C139569EE6F5910498591AB1FB08066714563611178992C0760B05258D2737CC136245782116334D4B033C9FA789EB44D46EBF9A2FD35A6A6AB47E9998AD4E8E1A5E60C458AB6CE603465D8B57E1CB537C16774216BA0B5ECC51BE3EBBB113ABAD1ED14EEFBBDF10B694B510D2FACA2C9F824C03DE877ADEC5ACC8A0EA5A21BAE1461700370F66EB738C61FEE82BB06AA1C9BA0E0131845DB861FA997221006AB26E6C99A9DB946338442F0F1BFC44957CF74AA966A38A94EF6A6AC375A67C641B695FC370906FBBDC300E9A8A5CA342F2367685D2FE94A89E975C020EA034CD0C147B041B7783557F4BE2F2DF9410BD73F135E3BE38D9A06BA1E0CDB7B39",
	mem_init0 => "FAC7589AA6C5DEC7226672EF2B33B46F3037AB228BEAEAA4548876F5E64050816902202D8C563FB7C96D28E8237CE77EB239CDC4114FDDD3BDF4CC797ED926C278EA2C916D6A853461ED11F56EF6DAEF5F1214E4F9581CBFBC000000000000000000000000000000000000000000000000000001D28EB7DEFE18F4109ECFC764140DC825D857F3ABBE5D7571C83EB5CCF96EB1D22FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE75A57C330AB72BD79BB9BE748426809FDA24B1907F4574BEDBA980C497E68599E1A50FE0F500191C5E177A8F2F44B0EACBFD87C499519069C4755C9E08C28469A329F70A5B146E5BA64E1400000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "29C68E1C2A63C0058494FBB550EEED43DEAB9033C4C180F39EB68533EA5ED6C496E387E29B5A8380DB9FDF245BD899A5E8B7A726123954F8B778D952BDDB1CD9CAE2117ED5A06EEFC879EB68013EB310387C540BFF08387651D9AEC47552A245098770275AB72E9D7514B4CF9A4D311FC98164A87CFA62EECD1BC1367DC343F0CC76DD40CF3EC2F697DEE13DA9B0AFB9029DEBA5705CCCAC8A75AFDE16F03D22EC6C16A4847068D75293288733CB6F8F27FAC05ECB5D584DDB0B654B8D8020409FEFE4FBE759EA8F466DF4A9EC42726C1B69BAF6D1E2213A17174000B5E2C4AF7321C001BD6EB4CC61BB4978DB4A703BEA6DF00573375CB686B47135AD5F8505",
	mem_init2 => "6A43A9063937B8AC1C9557BD3B454F75D8DB00F44A434A978586E6645E07D887B2C4C6D498717CD0849738E696C842F703331DCABAE37C9DE6EC7631BABB6A71F10B535E7D3CBF1CFB779D15298BE551F89BAD1026949A6DBE944FBA94C4D3DD52377FA60467B23B88CDCF32F45988A4732B6DED833BE180B77F13B76BA29DF4888BD201C9B56DD33039185EF87D39B973ADED86C3A2301FF3E2052B2DD54BE70B0966A4CE39851C598AA65E6FE10DDB6D43B28FE1B31C558AD39F0A073F96699F25BE464A7489EEE34E531A2C1FF3FA73CC53154CD98B2BB778EBA22C3F70593D8C5446CBD934EC9AD5AA9CA108E24B4FF98FC60363A98777E15336FA095ACC",
	mem_init1 => "4BFF2B60923D354D9EE74D5088BB1596D75FBC51059C45C002D1CC368210965543A1A2933A7676938BC7B2DF8753319F0D20B43CF6865A82DE29EEC0F60FF0C2E44F4480C253A8A8A7D02D2DFE05B2E91D70E9A87D6A575906D38F998423FEBCD5694D2EAFCBF8AEB6F7EB5075922AB498A4635C293E15679743F3569FA5C05E852BE316AA208CFCA5A27D3E857642D12A1BEF97CC945A9CE165964A42ED0D596A098B0C80261638B60EDFA77D514E8791D05DFBC8FC0856F7E127D2F76A418F5BC8223D097D2A63AC14462BFB4F4D48315DE9C12ECE1AFCE17B28E313C0038B18C168A5A608BFEBD2BFF38AACD5CA6F2B3AA0185CE1F7F61514F88400D7B840",
	mem_init0 => "062F809A03EBF87CF4FD7FB122A6880044018DC3E02F4A78FF3EF837E18F802E09C00740EC585BBA1FDE801E800F51EF072D30D4F8EB1E27A2D0E418EE1B7553BF520A39F1336DDD584ADDAB4C6E2393CEBC485F21599F6F8EA3C1183E9E50BC70B3A16EAB245E1653D09388A3C1FCADEA7BC279C095D7952D4F1BD85356A185967DDA96E5CB37B7DF6873D5167984607EDF73F5F4E73AB8693B7B3C0D7702CC56C984B581B4C71D5FA3D24B6C72605BD74F3CFEE42FFFF7623264C9582DDA49931761BEBB666F13ECA6BA246241A7AF55C0494859F4389B1F55337F4E8B6E06BE64A2B8AF53B155A7111884F1E828B409A0E85AEE2221A1A9978CC689BDBC20",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y20_N51
\aud_mono~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~12_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \aud_mono~12_combout\);

-- Location: MLABCELL_X52_Y20_N0
\aud_mono~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~15_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~12_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~13_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~14_combout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~12_combout\ & ( (\aud_mono~11_combout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~12_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~13_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~14_combout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~12_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~14_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \ALT_INV_aud_mono~13_combout\,
	datad => \ALT_INV_aud_mono~11_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~12_combout\,
	combout => \aud_mono~15_combout\);

-- Location: FF_X52_Y20_N1
\aud_mono[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~15_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(20));

-- Location: FF_X45_Y18_N44
\audio_data_sender|data_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(20),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(20));

-- Location: M10K_X14_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N42
\aud_mono~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~3_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \aud_mono~3_combout\);

-- Location: M10K_X38_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5632406B1051EC67C4E11420CCE11B482AED6C99C9284FBC7100DE5839B36A60051B114765E8D9B6A32888E121AB2F4D9A6AF75DC7A4659852EC84977EB59178ECCC98F613B42918045E14CBF919ABDA5394F5E18B9BFD962F786462A21A82D0F2C2ABDD3D786CE28E8592A3E950E0FC50A1CCFB1B7D4F76C794DDFBBFB63D2944B55D990C0601F3D86AAB0D3942447FA31D4F76CDAE8AAB05D1CC737F76D38ECB0301BA503CEBD7480AFA77D55EF7012C5CDE0BC34A8FCC9765B1FF041A458FFE6552786B86AEF7F8EC278564F51BCB692546AA0642FAB547809F883CC437E6868ECFB8A14390FCAFE9BD403D8134D2D22D891DB3EA6A80C2C35789454259C3",
	mem_init2 => "FFB125A132D128BFCF067D9B4F09D7011DD22CC618BABF51E421B940F8E532B6D9B1A1338EB1DA0C1BFBCC586201683872FE569019E281195889A063E3ACDF6BB2A257EE5BE901F332844088BE947B725D4C2B654E8AA5FEF007B542C47C19D374292A373866C6011CC0F6122A76BAC32C5391273A13267F810C539715B7A4B630F0923AD21A986B9FDAA3DC2666646E30FA6CD8C6BE7358CC37DFCA49135D29F309404CA68721775F70DF2FA0E2250317BEC39668FCC0407725A921187C4AAE794FCC24B277CE19E6C4D74F2AC09F0DCDFDB595599FA61CF2133BC9E0D67CCC681ED88C60981D02B11AE3EC6ACE46176E522C210961AABEED6E70FE19A159CC",
	mem_init1 => "E5576F4405C2D3FF28C2FF63DBD051A0581E964AF253E88983B5B09CD85C602728D5522344037BA80414A8844997A6C4E1CDE122892196AC18E880C2C3D95D989B25B822493B1BC9B0F9203E8269E65E0769D4D73EA574128116CD80122E44B03F23B92C9B9DBF177AD32BBE9D9F1FA2D01AF185798EAAD9E407466A06036F03FE42DEF2122943E6B689AACD011CCBB7F9F0A900E1AC55888EFCC870C79F2237EED6777AAFE127D7F8887550820FC0E90001D473C4ADF95D4FF1489C4309CD68797941820811D8C8A1CBE7C7FEF8A9CF03515420225AECB17E435955C0E54980B3B0CE2448F470ADC8B4D4C7876FB76DD022F67D062E3B57D8520A85CD13D489",
	mem_init0 => "81E2A784D5ED1EEE180DC962F0C0E242763BCFCE2A69D762FAE2D586064100F573620AE54B58522AD92B350D290D7D497260445FBB714D1B4FE8AAF50B63B1EEDBF54C407F8D30983F57A4E6B9ED1151301A2C6D6D2A027EF2CB4A05F335D1DFE09FC80F1A668191F688C3AD7546C8DFEAEDDBEE7FC7020B149606BFCA514E73F4A4C43C65DDCBDCA6B272EA92B52927C14C486A34C032BBD163F81E66EFF06802FFDB06D5F3630FC3420BA8F7A3500ACD89541414DFD12F7690A108BCCA99ADB4004C9EFB40689FA49F32A76DBCEC4C866FAFE217F73664D04C8130D26AF3CF61AB429E08C6943C06F88259B354135C781484A285F0F1330555A3B7F2AE7D53",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8A793D82CEDFD741D9A3E997246304832945D8643EA2A86B00AEDC25E52D5218CFC416FAD98A5C1B8E8DD0DE274B4E4937CD07E9185632BB199E14D2FC272E7B5F5D488D8704DD6897DB58F5E2F8B52CD3D6FD6E5C4DF0F6A256A402BF3B8AA9D3FDB750C19CE0AFBED19F21D769F41876D42742AB5697A7D4E6E542A28079594374307D594981FD8F3F39FD00EA2CCC3EB70339A1E2F16CBAB37EFDF67E35E87706D2990AB3F540E22AE07D8DFD985F6956963B247BB6B41B9435419B0028CDB307FF501D6AFAF389B31317287325E22096B8C7F2CBE152EF446539EE1E9975E4C9165D0F904C3D331A291FE741BFC2A53401608F760CAC2A14F8F2B803E9B0",
	mem_init2 => "259C3FB0CF3D5405DA0EF3992636038C1AB4D717E3F16342902E29650653834D2C57E5649B4ECA9A8AAB657F5F7CE772A8229EF73F55D68B483A5B61E1A54E8CFB1684754288312545A4947B852FB3A81D3BA53CA3BE6F3D38CDEFE959896AAB1AE695C00BEE6D0CEF7A54FC8BB2E82A5E8A05B79A9CB25D3CB4987906EA1BF7570834FF89CFAB2730F2091446F918253196FEEBC74D6253C979E43816828CDB2AFB1A2F1913B012C67828FB6E7831F1B14840745FF944486F92F11DB53F7F3507FB7020C535ADDD360DDA4A8976436D7B0839CCA1AD468CE3B01D7D5B34796C4A25194FAFA3090A2EF5457AABC73A8003E0663EA70C6041A7CE3B53A35254EE",
	mem_init1 => "A85ED35C2ECC5FE05241A90D87E34BC5B9A49488AD607E9E250136DC116C8BB8232EB33BE18CE3BC600D2926E3A88DB264BA33B08F45DFB31EB482AEF82A275ACE5AA05DCA06DC32CE7576A430B11AF4D32013CF1E0E85E969ECC7D57F895CA7B9F45A1D298B6BBD0C572A3ACF1DF7929F10A1780CA28B03E547982984D76DB621EE590E21728780B00ACB910AFF830790419DF548A29E9A05645E5F6AEAB4EBB671AC51D83A4CDE595548EFFF4CCEBCDD32530FD460E486D6237DBC7BF1C7D382891271F562B5142BF5AA2ED95B46E4854DB3F4AC09AD88975B855A80074182B806759102807E47ACFDCCBCD271B82E3331FA047E3764AC28204B519DF11146",
	mem_init0 => "7792CE9515FB7D3558B6FB2CC649FD7B73F44A91C422D8163D54849B1F14889DEB3E32D7B7BA96786DA1E0EF5599CA1C5099CCB1076A3E7A10D626E91439CE2299B2F12D398C93B8AEEFBAEA3C5B6A7204578B4943DEF66F6789CA310056359471B5CFB1195F7E14CF146C8FCCE880924354BF10D4656FA09DF8150479E126D0E50FBFE45D6C5B1E29359CD61F137059C9F789F211DCE7C02997080979E7F1453DC86AF94C162D5B4AE79669D484B4F4CA3AE79A61EB5787F1750811726309F5FA956400C9C1C6ED4B5458BCA3FE01C9ACCE791775018A0F6E0A5E51E3D476D1EDFE3C096051290F06979D9CC9CD21611FFBC7A3846734D0211D4539897258B8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F789A84520483B610A05893E79E8A0564CC8FF219B63EF86640454B4B82B5E92CD4D15E00F82728D4065FD606177B7FA1127D2B8262BAB14AE8D740E91E542F8E8DB6E7A6A69566B20B0C2F00750EFF3BABCCC651F5985F570730818BA61522BB6CE19A8F3B71C20A54E79C1F5DEB869AC12728F0EA06419D6974BCD823761CDECC55B6E0ACC728AA6A1A9F3B52C81F7AE4465E4008BAA6747E197F654E1A818BC2E49C1F39F319DAEE0F37C32CB5FD55E2D6427D231B112CC36D64EFDF0A92633A90D7B76AAABDA7048DD7061E6B5548E578C11B620CE930AF5C4C4B1359F91F77D8D3E8C527B5FE97671EDD19AB89667A22198B89288AECBAE148CDB219863",
	mem_init2 => "FC525494A8D9F301B2E9AA03B61180D967ECA8729968852C4B35FB83E131D7D1B05422787F2B29D0B3A3F773159A712790BBEA6235E60D25C2227DE8407DDDFCE66B86D4FA5A33ABCF336EB27D0640504C79EBF218B032C0543FFA04AE977F92A24D9BF3F6659A0F536A924896497993F8AC22E02911DF976ABE8927A1EBAA3DDF457CB9E8240C901504450CF83E177ADBB990E9E7000BE4BEB7C4E15F601DD6C5742C15DCEC822224238E088F5D3E7AC7DA918F9D20DC5F07EE91D9D9EE3572DB71F27E1047D5F47B24DAB5746F07233140DC4DFF3418795D884BEA39655E2FB5FC87F21C2C7AFEB7A2E4C95936C24705CAABE27B122CAEA01D51BAB046BFFA",
	mem_init1 => "8E20A44A3A120A56C9EDEC9B750CCA946D4E0C2C51786021957250E84D00907EB063F3ECC715EA14522D236B2C75C46F7869E425A6CDD3D4A298A0F22E319DABD7822AE043EA9EF352150DC7C2050713E071798E01E05AC0621DBF17B191994D5A039D90DE4DAD53E168113185C7FB70B6E1DA54D9CB3F5FB8D2682504438681AFF2F695A75FFBED8BF911A94637439E361FD5F92B031B3CAA14982C1755E161FE25749CDE9E08595AC2D2D55BE6AFA01BEBFBCD6B41646A834DEF9B78350E299398F47D299EB70160E6EB9B5E52046F7328DC578042B79EEBD4A4E749BC5146FA690554A6B78D78BD3FE677FD24042D771F918A49C7DB11022A91A44C9F6E48",
	mem_init0 => "818AF0ED76EFD8B2DA459A0F01152452C23E8CC2AFA6CA9F73663A28431075C9056DDCA0E5695F868EB5669BD8C385B301128D0958873D4C83248CCB060332FA19172990A6461C024CF0DE7DC2B50010E9F35F41CA53980F22EAD24215D90CBFC619BABED969F117E1409FEA1127EDBDD0D4FE80ED4D8CEBB73C9926B1E3BC141BF97A9F1D87B6E5FFB060716EF0B87AA668C059165B99A9FB2E0594F04FD86AAB95DA1AEA9C9D1F5CAC902C1ED79A73983A23AD458AA4BC39506B3FF4A6A2EC62551C863F7CBEDD8928C92E4DA648871ED86B8EB58076B08254EC0D774D5F1A0DF351758190F167475D6835BE6A61D338291C3ADE696A4E7A50455CAAD2C8FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A23CA61B61CB4C5EA7F170D58EEB7D5D34DE47F0779B308A13C9E3FBF791DED453B982EC8F16843C9F15BF4BFFAADA8276A2D7938C3F686B89E57EC3BAF82469865DA6B7606F12FA5AB412D7EE8634B467EB76B28FA9EF5260FE4CA282713CAB94D24C6FE57044D050260B425401BB92A1D29CA7A25EBCF14DFED9BBDB7663E81C2A92D99512E8E8652DF2CE194668F2A97DC3A0598842566B9EB86AE907AB67A5FA95D0F8353DA48A98F428B21196A5F981FFED7747717A672C05E1A83C622FFB61D808115E91F64B232C3BBA1656E8C0E6718FE13FE3F493C3DFF8E8CC72155E1EF2EC54A7BE4718A9CA5933D3E5FFE6981F88177A0C56707500F693207D8B",
	mem_init2 => "75EDF490383303A44B1B3C2FB8EF2268F00783ED381ABF64CB67BE55806DA4A1A9F87BB483E35E6A0B7285F8BA6634C5D53FAD00CB273F955D091E7631D50C71DCD122EF11CF457ADE1A5DB56F1A692F46238B67FB269F601CE669C54E285536B293BD36D7A485FFCCC1EC6350AAB4A038783B38191D01C5B50778BF305C2C4DF63ACC47F08C5EF8278A363B627BDE6349C2C58D446577688D79B0726DBBBE82B4878EF8FF8B28DA05A24F68CE37B36E3E1E369A85793FED203C389F76EC25341A7D19DEB55B3F49B5AC7B6AC7DD116F1693E37251567F4939B5DCF1BF2BC0F42DBCDBE21A19B1D860AE0B315BE3E943F21B5E9A320FA59A9D2DAA8F5AE751A9",
	mem_init1 => "D9FB4B84469E41234107B2AD6C0DDC99BD5117C33C1BD8A315B31F0E129141C48DF91B89230B6AB0C557D960FDD6B046D326F35297DACB27A9AFC9CFEBA354C22E627A440C4E11228CDDAEFE05C332C94E8E74906D5159B2D4B672A6658F7B069BF28CC222ED9A2D7CA31324271B27BF0CB87883F4F474C4023360F64B59997855ABF53364E3ED339ED825B971CF48CCC0FFF28FB9E677CC89861D3EF0A44B8AA3E529E7EE6B86067DAC0BC6F0F046EF87B7F462D554DC415413D391C9C8D8BE61B1F115D332C75FF9C09DC8B18A90EA00026773D329D62CFE3099EA52536B6B5E7D74FFD86E6C09E10BCDA17CE605EA97A16CCB90D9BC7C7B8B2B64025DB907",
	mem_init0 => "E495D96E5C5D0D8211A53572D447CBCD9F89798058C0EF10E9FAF5C51B768589A5177558416CADD17C8A20CB0154A2B9664B24D3DC069C47215A480496BC344E3CE09E6FD8BD11C6B139FE7B6514E4BEFE7BB06322DA1A5BB9F0139440B2B2F359AB3514DA0A8E74D1BEDE4D783E1C24EA967F58C16A27EB4E1F9D065F72286CB6A2A5CCA63BF8BB92E51589B2696F81A9653193883D86F4CF0146A401143A2754FC925A601BD0D4A0934D6BB5D3F01CAB13814EB2AE76C88D261BBF8A3F6F2B95CF1396E0156AB236AD7A3DD2191598E1677E80D502C0FF7997135B42917FCAFE2D22CE0A52A3C527A3EC4FD3347812722D33503373092AA59EB61785D46A3E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y11_N30
\aud_mono~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) 
-- # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	combout => \aud_mono~0_combout\);

-- Location: M10K_X26_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007B6426FCF2D5F4591ADED58116C7C0D84149912C880C8B1879CAFFDB03E83DB7ED89B8B816229ACF2B7492A9E7830BA8318EAC1346E313D0E29EC44D175DA214533E4247712E97D8E0675ACF4023B7A99C33486C70789BAABC50C2759942B12F9D893AC6B18B5D562CCD2523A7FEBD52BF9CF2F6E5729ED63021585F45C3B50E2E8E1C027C6E6DCD83A214604C8359B6AC84810FBF8B754F3C9FAB776076A5A1",
	mem_init0 => "3439BCED1BE1918415800CD5B77A6AA7B7C999E1B365C8BFED6AAFB7C1B2637E19A1C992E4A7A9D6FA339103F3AFF3533F2E7271E1609C8BBFEB1F2380D9E3FBEBE59593FFBAFF9332C85A4D16A541A845E7A5820A24AF9EE93EAFCAE0921EC55108CCC9D70F653F3A06B777FB438F04228DE786CE9AC143AF537517DD2A9CC7877D613126BC63D49CE702B220C0A77CCCD641D2ABC221E5CC9061810601334BBD1629C8BC38108E45721A42C47B583E5D80A1AE0BFAD9FA1ACD690E74F7C603F61F107F70EC7139ED971567A39AD6B5E75065B30939754DA31119076459FE79C28B0D6B9DB8E3A63567E69D6F429ACD065EA6415C830B4711EC7BD31C6D1B2C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N6
\aud_mono~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~2_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \aud_mono~2_combout\);

-- Location: M10K_X69_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8DF1D45E60E9FC013B1673ABFF14CF7A9E9940DDD22AE408EBDD2645DD83BAE39DCD6EEB91CCF09FF46D83E172F3D54B1DFA3A9D8A193120F42A05181B66E361B5E50B4DBF34A07A691BE62BFE7EA35C277B6EC4A697FA9E9BF83401A2BB1A95934CF3E8ACDDFBB28FA3F75E135E387B0AC2F080576B16B25F9C370E3E78D11E7BB6B9D11FAC4FF96972A8FFFD887052410489BD8A4AF9F830440E7A65AACFD16D80F0D29B125D375F471C713C3963F967A80189563A8AEBFD5341C433327109780AF424C134ABDD1DF6C7BECE243315F84098596708CCF91E0B0EF45E73445F931CAE01A1D0E558CF8065046AA8B9DBDFAA6187DEB627D8631357E5E0D91166",
	mem_init2 => "5BD71A0394C5DE8994221088C588BCD83F70389DAADE026126CBA2731E6DBAE371A60149CE5CF09DAB91F2F96062BE5F1C605EC39FE2D8B0856D8DAF16AA42AE91A36E67C76A12263455F078B25C811307A5C5A73578DB34D2120AFA604666893F522872E1702BA0411611CB15A410FD93919F1A8A724EC38FDF20F46E9D369C5B68826ACCF80B2F995FCE5F7A67D857BB6232F9400ACA6AE8C196743013DDDAF7162C2789A7E7B73600C6F5EE2F7AEEAE952674B1882D087EC50BC0F3FD980281FDC5CD269178260AE994B7D2B507C15B515C1DA911761317493CEBECC4C7FF6602D425F611EB729F59BE50DE28318798862DE72CEE78B2DD64BFDDA4199A97",
	mem_init1 => "F654044B1378CFC4015B78C2F0E23E0875C0ECC635921F8F19EAE4A683974BA9219720DA7A6CFDDBE411BCE0A43EAE29398127FCFE3866C24AC705D510076DA7901182533D05FE142BC79E1AC52A18053912143604A774DC489F5611C7C239FF09418CA3DDC2030E42C8ECFC45B47CF4F4315F79A305B4A51005F328AEB524D7B994777055314FEAA8B5710A2C3BB3DFB633B0DAE781EE550A6776125DC92CFDF4CDAF2D9B4493472FF5F86347B4D8875E021209F72E00BBA721C6E7FB6A1B2A73CC65D2D157AF17965C279A51F2D0FDE0AC12E263E8241B6D2BE1E9D6AAC7691724778ADECCD2D74FF9AB986270904B4A12A5B4E8268DB0B15AD2CCEBAA49C5",
	mem_init0 => "85CD1986DDFE72F450FEFF4CE3CEC277751B1D4A2414A8B02ADEB56AC9ACD02968680EE8844EFB7C6FEF0808352719578761698A4F1F292F1DDEBED1A87FEA4757545E6B5B39E20A925C2A9EDF29D1F434619A73EAF8BFE859B105C6CD49DAB5D8EC113E53935B49DDEC661C91B1DD718BA6BAAE5A8ABB305A9909112CD576A0F8500B32C2565EDC10BA825DCED9839A3DF5E1A680AE03915768942EAC7C2A25C6BC2075E127FDACE37658C485306235DCF6DAA9020AF3CC4125A62CF31067B6A13A873FDEC22E336611DDA88403AE0EDA8A8EBC35CD32BBF46E1AA6DE3CF8543820660535C4DFBC02E687211A359A85A357EF9AA159C41E3DC3EEF1CA996F8D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "08F82D1AA045000024238454043C8E8EC703D689BCFBEFE083434F438778FEB54DD1E7DADC0DBB703C5AA732B48C2EAF4ABAABBFAEEBFEBD276BEEBF76F4F5A2BB3B4B5D7974EA4D338544E6C03D1D3F528C09A6CD02B7E755ABC1AD685F23DB4C33F69E9F4C89E23C489D8EEE21CC13908B582B42C8DA8B768FFD02D15142B1A402084500237443507C4A815405210780496AF78440180C6A7DECCB3D45E32A08E118C1874672C1EA6B8CD8B865E2978BDC4E3CED52AEDAB7BDD6AFBF5D5BADAFDFF5AFBFF68054B4FF22B4F0B0033B4CC0B3C7CB9CC61CD4AAF8F72B56508BB4241D54C228E0C4A00029C801410CA2E52904251106AB511EB277AC9383C603",
	mem_init2 => "3171064A646DAE9A764F70664C701C5183CCC74D53F7FFEFFFAF7DFEFD7BAED77F7F7B50C31D2ABDB73ACD6326C3C72CCAC2F1297206694C53BCF2072489E878E119A1E96A10A89B3A840042544AD210408D28411489401AA7A8D2C88329D33055915D10F6AA476A2AF8103BBDD6A5BD71DF2EA976B36FFAEBBB7B9FAA5F7512846D912A0894B9A6D00DA75EDA54B381836F4CAA95202AA02A8A4C21016C45A5AC100420C5172EA0121B10CD5B0BB5D4FE3C6F5D55DF5DACAFF6FFBF7BDEEFCCEDFE3DF7D74DCEB66775652E0494826C4C10ACA0E6810842080C596C058D0110A50700EFB1D0777ACD7EAEB7557BF3EDDFCEFFFE53FDDE36ECEE74418CAC4110",
	mem_init1 => "229132A10A32201232EA6FAFED5375EF75AFE66DFBFCCA080552082880873D829C58024123C0D51BFAF6BFB7FE5EFEFEE634E9888C4007F05A19B8A0B99854A63054AC9956258EDDC3F7B517EBCD6BB4E73EB8B442EACF1CA04EAC2CED611BCE423D8216BF28D6DE3BF95A1A95D58FA36A99198A0CFA9DF834FE6BFBDDEDC6E72F10B7AB2DA13062AFFA42FE59685285261F66FAE6FA1F8EAFC39FE20B2C7134BAE8459D058C3BB9AC052F39A7D74F99F4062F9B01E01915862DACE02059EA8D7BB09334C84E0B6D514523901CF02A047B131AA29FEC37F5D0B4C2F08A0D9A71E45EE65FF9DA7DBEE0EF45915137C944541C89FCFA815A78DFAA1585484EBFBE",
	mem_init0 => "E4B831CC87B282252673F34C4893544BAC3BF4254DC6E89C2CF851ECD9A22B0C3A546BA22EEE233C36FA160C9E75C513EC2534DBBFF478B54B16D7154F1A7EC8B8A72D3C74D65780783131DD3056712E1D18F2DA4F9D82CF6FE479DF80F87D5D8D8A6C0ACB4D7954400E2B7B844A44DEEA6FD00214B1E535F5D78F72CFCBCC290C2F7785D87BF19C063852D6ECF554B2CB7D9683DE8C55E1DAAC8A66F7816BF5EDED97F275C9946888DEB4D54730BF0767B35F7BF58C5C79E6550F6C0A08A702CAB5DA1CD7CF55AF285C0EFAACB164833B42BF45CB205EFA2A1C2E28047A50D51E811BB1D69268C9AF025D71D7EEFFB0BD3B9B2ACF622F7553BB08E23180AC3E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9B8E9C9159A46175B953DF809AD6457AE2B86719AAA2ED6C9D94F0BFB190047963CE16DA25908BCCFE719311A6EFA8CE18F097FBB23A7DA2EC8262974540FAC38F95525E6E43366250C3939A0EF3C2BA83AAE5DA7D151593E6A12DA406EDE5EF06C2031DA4DA0C49C3D9BDBD9085F7F8125C046EA7581665230DC30ED7BDD4F6AE2BB927CA08387B91C72B1B41286962E120D927B3381307435CE0A8A06DC77D1B78A2584EC1E6FA40C17D24AB91DBB414FC6F67F950BC61729EB7312D15E9A88A322E176F5288FEA39DD6C3D70A6A56BC8329543A5BE06FADA08F2AED9F423A60C43B9CA3C03C7E59C38AF54919D91E6DA24D6B9447F2BF08943FAF9E3E142F",
	mem_init2 => "31DD8885B845829B0F86F8B6391C40E512798721B892377364D4F5C0B8EBF92F3F3CDDA0780722D405FE11D067B606D8613F5F9267E9B39F2989E36D5A697E2EEF4C84CB1C1EC06BD0F7E1C3E48A87C037C388E4502DC8099C58F1ADE1B8CFEC4D91284F57F8A6826F4FDA1AB8155899FFBE2374BAE6AAB2BD04BABDCEEA286CFCE168B4015E02BCD3B9989853FF1795CF5A6D3A8419DE5FEE5BAE52513566B470D8058BE740DDF1851A89789EC8E51371BD3E40CEE8818C0A69C2ECF8188F2E1A57D01FFC8E3B5B17D2A1D771C52717AEA853ED75F22D055243BF4173215515FB82DFE746C20525FEFC5F5580C5397B319015D0A49853B2F778E7DFB2750CF4",
	mem_init1 => "2F66A64D0C255D5C3E155856EE6FC8FB9E4DD09D8CD5C72194E693FCE576062C08ABD4917FA6F0CEEC898BF27EB22877451337A6C0DC00FEFD05135204AF7A85EA9875C55EBA516CCC124726D09977CC0654C3111D30CCEC4944C3B8E86770530788CCAB442AF4D6D063A4E886462D81FE35CA47261926440950092B9717B1245E9928D1CCD7DC60326FE5EAC7BCA1C0BE1A49467255E410D8AF44211C931F31A2FBCE32AABBF5F5E8A79736DBD1B8601E5542682957807C6354270E461A7BB17B50227B49D2E1378788F214F34B556F453EAC3B1B81EB050B0C10AE83006E8802C4EE7A0BE3D6AF9E88B3DD4A27A6533EB38B1B74F34911B21747945CA7562D",
	mem_init0 => "AAEA808716C8E63F35DC5C346A556A34F04F5D9526D94FD0025E6D7AE16A44CB42A38D7F3CD7847C94911E6BD005DC0127036B9247CC7D95546F9CBEE755F3B2E2209EAAA00948A0834F6BF4B8A37243394E8FCE5B7397EE3108251200084289052B6952300B7D400512182028144A11040E0818462C97A3E1FDF94DE0B310C4A40F956EDD39E678FB224053F687E0696B2B06943357B3EFEAB39E7D55EF66FABEAFDD77FD3AF26ED6F6EEEFDFFDD5AFFFCBCCC30F402AB0116D8495C802C65FE2F4EAA8B08DD4F30DB6D61B2AF9090687FC82F3F1DED9F28D9F93CE13862322B6657268B3472AC9249DEA5194C0EB09FDFB942E0696BBFCC2FFEFA340212080",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EAEA5E5906CBBC23B1D1BFFFF37A7FA94F2930C5670FB712554C90E2B1433D1A15D23C72C091E7299181781442356FA8E1999AAE4F883C91B32448A65CEA196BAAC4F1CF436D35922C3A5F712724413E895E6D6C468DEEE7A0405237AA937DD2C45511FD159E222D11A7AF53D4A9F9ADEF1F48CC9D5DBB10A9CA59D2DCB6BCE820DAEF877B74D079240F96F2377C4E58F861187FADAD96471C815430B2DA179051115651E89CAB0AD0632EBF246C715AF1FCCBBF6DE53321FEE81A8B9C884C9F573713DBA6F1EED4E94ABA7A5C6190BD67AD6568F7EF0EB427CAC6561D8F40E1D281506F5BB9C070E49E3F4E734331E342999CBFA3268486E2878D5C543C543B",
	mem_init2 => "5B3D0E5137EE024478ED3BB7F5239E192BD186C5E855FFE3B1533C731AFCE3F0EC2D6D21513EC4B63EC70E1C32166906EE4DE1BFCB3B7FDF638512C9DF8C744791EC716E5B6FEADE892D45722F95A5D20F9C5D0104E7C6189B1C3F1E6EF7DF39B499C9DE72E46C7AC7A126B1ED53016BE09049E69E011AD7D331F677F2F7098BD7A340EEB52ACB4902DBB3F338077B254827B8579414D6A85569AD40918039E5F347AF47121BA1CA0EA024BEE33FB44526C2332ADE24BA204CA4D26A1F6E27A5C53797C97C7C92B592AAFFE9D13C42A86AC806E5B2A20CD9803C0E3F3D1B4704C1F41A958041CAFDF45EFD4C6A61F343FC182FE0E5B76143E5E1D703C62B9B08",
	mem_init1 => "DD4C1057D29DD649EC910CC31D05D0EEF4B2657AA647D0C53D019C7BCC2866E1533AEC242C4BC8AD5B159C9FC860E9E96EAD2D2662D797FAC52240BD8CE962B48623E03B7FBD65672DF4E40BF73428ABFA853751FB0911AA42B432150A42AD7386E4A72CB16E58796F1ADDA1A7DD515DB5F8ACF237CBD37DEDEFC2CDEEA7A18F956B1FE60AD4F6C4C3703F0313AE1B2058283CE880560CFF27F4C42887BC5C5A37FE000E97A6E62D1C70B94B73D7BFD3B714A2F7AF1B54DB4214E109ECD28233CD7AB6DFEBB3B4ABAA023B8C47453FE412A0718FE75CBB80AF93C93EB0AB461F26CBDBFB5095546680CB51B5E1657CADD3BD9A792771D60501CA45FC86373FC3",
	mem_init0 => "A8D1FE8C02B8858A01A9966BD072B8DC31A3941B5C2BF96035EC8BF1D67E40F314C87E6284F4A347BEAF1BF0A7C8F3F2FC24CC09A3D25FC6F4D02463A5C01B063A60A642D6215A925A754D9E18328E8BD954BDFE5BCAF9BAE817A47A1717B32D59A9F0B06932C7C2FA0A7888817DB937B11F84D69C055B1C7F5ADFBBB6CFB807F2D1D9E6DD3C242EDBFF04AAEB689C293629BE70A3F6BBCFC140E4D138065FE7BD166233AA545F246BAD28ADD2CC5BBCF20234290AF2929CE19B1B53F749259E49725369BCEFF27373BD68C960D277DC2DD227A5782F9F049BB03EE4322EBA82AEA8AB8CF436497256FCF0D90EE19E1CC5B06FAEB56CFD4A397A65461AD62EEE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y20_N6
\aud_mono~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~1_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	combout => \aud_mono~1_combout\);

-- Location: LABCELL_X42_Y20_N0
\aud_mono~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~4_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~1_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~2_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~3_combout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~1_combout\ & ( (\aud_mono~0_combout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~1_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~2_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~3_combout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~1_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \ALT_INV_aud_mono~3_combout\,
	datac => \ALT_INV_aud_mono~0_combout\,
	datad => \ALT_INV_aud_mono~2_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~1_combout\,
	combout => \aud_mono~4_combout\);

-- Location: FF_X42_Y20_N1
\aud_mono[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~4_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(0));

-- Location: LABCELL_X45_Y18_N39
\audio_data_sender|data_out[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|data_out[0]~feeder_combout\ = ( aud_mono(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono(0),
	combout => \audio_data_sender|data_out[0]~feeder_combout\);

-- Location: FF_X45_Y18_N41
\audio_data_sender|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|data_out[0]~feeder_combout\,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(0));

-- Location: M10K_X49_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "17F80B1EB44F7051417815F9354DA5886151B165494D50EF1BCC7E2C8E798BFD97F1BAF0FA977C9AA58BB50A4533C295A65852762A90DC36D43CF34FC6BDF8EFD08DB23B9B35CED6494FD5D6C71FC5E39D47E709FFCDE59F11E4A067668F422958FB892D4F30133C45E7F1FA8AC6240104D63DA7B8BBD38223A485ED44990D2CEB005314BAAC071D9E21EDD69A29BCE3F84B9A5DB06956A37D3EC3F47DFCD24BE6C4D73E6AA33587224AE64CF662666ED44E26B7075514D9DBFB00F467CAA2981AAA6D171065F43705429D3560F8A3F7B32062C2CCB4328E765C14C18091F5E54E7AB21539164595FA2DABAD08910E166F4F4E5CB7BA2F38F59B68B32B2AC6F9",
	mem_init2 => "B384B1669640DEE4AB069CA5944A75C9D6026FAFC99E4D345904DD3E5919434B503104950214E24C59DC0E282272E23857905999CE9DD8DF44ED3D19D3575F29E4127C7C9B94590CF28EEC1E0BB47595B6EDA20B8DE19B5E7E18F1098AD29B6779FFD64C710FA7439FDE69330C841EE70BDF31D3E4C911229F2D56DF731628BFC3EBAEC2555E5B80FD81E4795D56B55981FCCE647ACFED5C94C76CD4790A05846FFD0D5BB622353954EF41000265F34131BA15AE20B78006F46FD21C05BE1ED5BEA0CA8BC2D4F1E30B6CCA32612A8EBEC2980B5B550FCD318302430638ACDDC6FE1E7F2C78F81FDBDEA916B952A5E979F951E3EB237138B141684F83802A1ECB",
	mem_init1 => "A1BD48DD848ED219F8D0D26605946394E36F15C2752519F8BD8F054C3F97FD636EB3C41F2011E05B43A8E547267645FDF5113916B75C15FA8F50B9E391D86463FF0014684007A2F8D8E2C4335C911FA92ED3E1F84A68FC6AE2E4C1B4AD09C8CFB8AE445FF41DD283BC5DDB1786775B34FB75E1329EB0C625F0C0AB88159E4A5156CFAF76AC994C1C68BE664A62301C2D66E5BCDD5941293CBC46D9602112018392AAE5586CA8FE36C4F3BB56CC1448E6269E44B1E08CE48FF92B6FB6D365AD4FBB6DC51B64B4522F4484024ED2278767D11741E7A684A6BCF18355A3AF80002BA3D35F934F5C3C35E0FBE7FD99103B4D48F1C63F7709E79DDEECFEF4CC768E44",
	mem_init0 => "838D1F1ECCFC747FF8FFFF77740B1D04C4024585011E83BAFD9E8CF7D3B3B03C00400B40D87CACB3BFD7023E800F58FF0A19505E3C383754A3A07C6875670552FF71F8083CF9E3C00007FFFFFFFE3DF01803801FFFE3C2373F03FFFFFF19FFC7C78C0C0298FC7E003FCC63183F0E3C1E70061C01FF1F07FA0F801FFFFF5CA001FC01C3033FC0C18FE0E001F801FFD47FFF87F1EA000703CCF86000000F8F7DFCF887B86F80F40043C03E71FFF0F01F8FFFFFFCFF073C063FCCFD19F871FFF041F3808E7F18E31F81FB1EB8300F41FCF8C21FF94F07F87F1FFF87C00079F40E1F0005FE0C3FC0190FFE83FC9BF81C87E0071F03E1F0203801FFE8F00701E7F0E1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000030F88E129C31C5E26A435A1A5B3FCC1FF83333556561F7C1D6AAD9C000038DCD9AD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF913E885E60F170846A21EC794C10BE6D1675A05CBC63952DAAAFAD2638F060E7AAA92601F3A8144B895C26594DEC137A58BA451F2A9DB764A42916000000000000000000000000000000000000065F1B9C95DA335554D9EB1CFFFFFFEC1431E818701E31A5B694981F352D838557FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8B79332B696AAD8F1B0030E00F03C3F0F30866D256FC06D6598D75C000000000000000000000000000000000000000066DF3F71669A4CB9CE7",
	mem_init2 => "005571E00701FC601E0F3659A991876528C652B3F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB46EB65256B1385C3FE3FDF067F87F3664AAA9E6066236700E9AA560000000000000000000000000000000000000004A3701AA34A4C6D200A3FD552C6016BB00329FF097FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFABE37C36B31C3EE4D4FC193CB38FF12B31DA4B08E4000000000000000000000000000000000004152C524EA3A9919E363FC52CFB56FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF2EFDE7F0DAD6B33C75A57F800000000000000000000000000000000001BB276BFB86B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2E59800000000000",
	mem_init1 => "00000000000000000E9FFFFFFFFFFFFFFFFFFFFFFFEB00000000000000000D0410000000000021DFFFFFFFFFFFFFFFFFFE99948000000CF26E495793C72C8E6C3D298C35950D4E07F00CFFFFF3DF3FF471E1E00CFE0DEE000301E6670E7E1987E33B6078048C787E33F8000F0330FFFE1C01FC1018CE037C003FF0E63DCC41CEFC0FE0007FC600F800C003E0801C081F8F8FFFDE7F1C07E3FFF1FFF8C07C7FEE7A1B3F3F5FFE0C431C7F0100C1FCE0F0F8FFC3FC7FE004078ECC1C6CC7FEE47F0FFE6DFFCBF1FFC201C6FC3FFE3083FF0007C003FF40FFB836D8E1FFFCC8C99FFF8000F43ADE3C7E3C0031CCC1F018630E4FF3C7E67FFFFFA00CFE1E33FF8CCF",
	mem_init0 => "F1B80003F1FE0338FC0FF6CFC61E6D9C78007C20FF8D4B9638E3FE5AFE003E01804AE393001F000380E1CFE400D9F05C3FF9C08700FE03ACFC9B299A486AC0BFE07C69E67F03CC095E90F1C01C1FE60465DB03E61CC1D4662679BF1E1B366B4FDB64C0003F031871EED010B9FE79C94E009C833821C606D019692653C900194B0CFCC6B04E1CC60CFF3BF7805439F07CC06525624387E39B014A61968FFD1C9AEC06313303AAA581B40707E5071F97EF91AF06EEDE7B1638C26D266AD0551D9993B35DB29FDD701FEE060C7ECCA0364E7CFFB3FC9C2094075FAC47E56530550953CBAA66F87FCC96845FC0C1F660F80CCD1B699A4198E8DEE8D4F65D5B253F52",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8F9E0FFC7DEFE381FFFCE7E03F879C018000C0418FB73F3EF1F8C3FF300E20330F80F03CEE27E07807C0073C38E0078F60DC3F1C0000F8BF8FC03E0073806047C39FC001F0E0385006BF8FFE03E07F0035FFFC0CF3FC31FF8700F8CE0367BCE0FC0FFE1FF3B7F007FE71F03A600127CC73F91E73C7FA03C08803E0FAFFFD20001E3F07F03FFE33FE7FC1BBF137DB402DC0E60EC7FCCE00FF33FEF8100F0C07FC7303E7E6000E0DCFA81C3671003FFF3F1F1FE30FF20C1F000073FFF191EE3CF33BF9AC0DAB01A9FC9E6C619320363F80F38D00FBE307B01C3FFCEFF8362D831CF359C6334638CC39DB079F3F3E01FCFFF7F193F204C806C6006C0D8070E180E0",
	mem_init2 => "3072E0E739DC781E0073E8C0BBEC61894F9797CA8D58D6D76AF5653DB5F3BEFC9F2C13F9BF46B3363CFCCC2BE0F8CD01CD667B65D4E28D2D40B53278BCBF540C059ABC927779C1C5C4A18D318EEBE3946C351BBC317152923CC7E83B44EA008D6DEACE179E29C17BA4FE53269ACAF102FBB0CBE86C9E684969B8B3A68F8FC6DCD8F24852C5209F51DC075A6AAF197F2B49B21DF3560CF23DDBAF20C5F22238B366B4EC9384B7D6E08136FB611E5AC958BC71A7F88F9E1C1961AF744D965CC716165329D7C6432B491A037323A72B6F990A783BA0F15A30B0AED7BE83AFF7286AFA333FF698D0FD6165F28713D7E3E45DDBD06BA974A170CE748FBFD6B2930224",
	mem_init1 => "48AD7549D81181BA046C4F1BB0F926F88FA4CA8E89D9ACBEFEC0A7F8D22D9DC343708C5D26CFA6D1F18B4BE5527CF6B1D9BA09D14B87D6C028AA292CF9FC39A8E587F7D93C864B2D13E2B3062A80B968B5A2D2A587396729664112567776FA3A5530AE83D036C961919C3F246713CE6A00CD636927E26A43A14C5602F4DF4809C59FAA459EC20C1A467AFBE008239CCB73A3C676CB1F35225B3CCF4F698EB349C18C952DEE391E8E24119DB1EF864E31EF107183D799FA8BA54EF9C0A4C7D9C29847F2EF67E3CC57593D440A3573D842EE74BD7620779CD8A8E8A05C0E2B34A99542994758C6B20108E7A088F2B308BFC0500D11DB57F62E143EDF98182CCC82",
	mem_init0 => "23E99D587B43360B315DDCA69E25794776416573EDD71230ACC3CC18D4A8C4AC2CBA91A7499B50EA18F82844CA8DF378AB553DEC18154A931841CD5128A95C1FA12A79C999DDC606A2C459D0637CBFCC6C9E5F0DB2193C0964000000000000000000000000000000000000000000000000000009ED22595A69EFE23402B2DBB1619E1CF3C6666AB3271FCCC9476C6170049D824CB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C9904128A43BBB4F178A60469B38963B7271CD954949295B6E9F0B3E3542C6723CA560AE27F97C02E21F2803F629F388942332F5BAA8C42BABD892E7E4F5049B8F69B040D3D0F049CB60800000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E16627BC6E632C42CD3C5B655308CD8E769BCF1E08BF1FA82ADB6035BF428A64F87F220270C95929738C267B251623F4FD99C0600CECC4EE5B698556F3E443FEDC71F0EE7520D48CA68003BE0F10C234B466B5D68ACBA5354FE7026939CDA3CD4AADD409CC9200F4E23C0C0052F34E6D7274CAEDC8E3533E5A8D9DEAD5A92B78872919705DE1B906A1B319E1746F17ACDD050B5B5CE2496E52B3505D41CAECC07212D2EB2150CB52E63F770C3B2F219673605F0CA5E9BC31A74B8A1F2732662F1A31866C3A6C2019D9119D8C330B0F68656F94AA53283054FEBDC177BCBD860FF3539AC6D12CEA62FA5F1F3C9ED1DFA31599049F1E4A7B7D0F39A03F28D83F69",
	mem_init2 => "381BC905E0FE528C15196FE35B2D4586FD13E4AD7E199F5CB37E82D8102EB4F39B7ED2BB9636A536D557427298704E5BFB5535B27B6E10BBE5DFF3C8FCC9CB40D72A8EF62782FFCCA7CDA932800222F0325E5EAB67962B50CFD66D2F5B07330114BBFFCCF1E83FF475752248ACDDB9078CE8FA2F9D0FECD07946AB459C0223ACB5F9886E5BEAA31E5856ED3A6D1BCEA24D3BF95851A579850AE30982930BBF5C59EA24AFE404682E880AB550FE4A55D47886DBF6E52D3C019CBDDB14DE56C8E295D02199280DEFFAA25863971F7AD57E8A01E2EA04AEF362992B618B34B244CD38396CA030054E64D1BEAD27E62D2F46298B6348FB38DB7A7456F687AF2628B5",
	mem_init1 => "E8B31AEB1646A49CB55C42C7101747D6FB949D0823F661DB527413BFD2FE401FC592D0A0BF1CD391AA81621FE28DB89F973FF5E9B04632FD0A5420A34EBE20849D9FA611DBDB2D5DBF9291516FBD05125CF8D1AFCC7D5B373A346947BD53814E263B8F75FE5D3E76C6BB1A46C2C839E64194711707A79AB6E56E955F580179D50AF3FE75C8E156A860603C402DF43176499A3B041DF6077B8BA72C995E7970D3B986C2D5CCF1ED48DD7FFC8942FE538D36237ACF759AA2D4985B084A2235CA5BDECB11F723A154741D9D4C881E1BE9C83CF051CDBDD2C4DB04BAA9F6315958456DE9F8BFD0BD2B8D55B2F9779753139D4F4DF5B703B9C7F5D6A93BB4914F454D",
	mem_init0 => "F39258DC570E620633E92E4EC2FF1918D223274C35D6E5E31DA69FED81808899DBD1BA01ED708A3DF87E1916BB5DE5C1DA6CA683B04F70669EC050CE3A56ABF91554D0288B915B4E568C2F2CC65741BE29F5F69026F54521FA00315B35A5D2B122813C5780408CBCDD07AFDE45EF1B97AF32A28047AFCD55972F0B0C7CFE29CC242CBF9F25E02F27709313D28367CDB82EC6E2A6A48DFF1C64CDA4841F90AFB9BC73CAC7BA3C4D01A6C04FAFE07D25A302CA0B92922BA99FBC7CD8DCF1A1F967AA234640C6356A646EF2135B63BEAAE1AED983E815CB01AC397190422D2590268E2080A57B0A552B3260A3F497620F1527BC89FF84C5F0D338650BB0512A7222",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y17_N0
\aud_mono~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~17_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	combout => \aud_mono~17_combout\);

-- Location: M10K_X38_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BD04C36B3D3EF9F8B7003F738BCF1B83C1FE257003C1C030A66815780F96FFB4C9815F0A7386709AE0B2CF769CB9CE32C5F93B471353E7A05572E143808A3D808FA4619454CBBCD16FDCAF2D16123620BFE9A1AA5AE5859BC30416105D119F568A07089C45DE102501C4E84D8AF26C575BFBC1ABAE44689197103209FB5EAEB7DD070ED31BC90A18F8EABC03F4F52EC0CAA81C569C6622FE5176BB196BA7ED7",
	mem_init0 => "6C5737AA9C72F26EC63FED861E958B852DD104F34829DF5F1E448E862A9C001FE80FF187705B4A875B135556A48009561498E5F505E898E9CE3B9F95E9AE5548BC0C503C5E2F3C971217AF8E81B89169923F6EAAD17D4700AC7CF724E1F1B72F1F20A5AE25763D0533FB8B323FC553350B0162E7798C2158441DCD28D9FA4A4B6D2B20569F8B94EDE5DBF57AF6388E3AFA8528263E8EDD4B74F4C2F16F9C7CC89A0AB26273AC60A7C9BA77B59CAE246A67F5F00F39E0A62427FF20F675634A71B55391B0CC31C3E7752BD39D8DA70841A1B322E82D04250E9948C962965E77C5AAC9BBF8A313C8FEDDCB8797143AD20B671DF35D82B35F98A75296E07F037BA4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y19_N0
\aud_mono~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~18_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	combout => \aud_mono~18_combout\);

-- Location: M10K_X41_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N18
\aud_mono~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~19_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	combout => \aud_mono~19_combout\);

-- Location: M10K_X41_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C4454A59D2813324B5B8BA3A520B3B36F22B40E7D6A9A94A24C25F2DD89BF5CE5B1537C603CD0B12D9C1AA9114455A58B5210C1823C4568B4C16090BF67CFA13CD8156FE30F4D05F4F789AB9D5199A82FAB0A27733D37B64526B94805B67465310B8522B47CA064015DABACEA00FFB95138212BB2C20E0D56D80DB9D3A837924881243E13FC9399EE91F5337A81957804A5B3631F5438E7E3D1C37448C7091E7524034EB13E72BCCE7B9E61759FB20DD8A205AB2BAAD4078AA6698E63D091EFF879843F5EB4D7EDD682724AD99B2DC71F6E1BA9FB8B99DC3F617A68426F2B6CDB25AFB41C4B6E0CFC557126B0FB193D5BB1E6916C054FB6CC328FADD455E112D",
	mem_init2 => "F84E03F9D522BC3DA070411A0BD04A6AF7CC28996AF765EC3B12884AA2292031B273A657E65BB02814ADE92F47199FD34663CF830FFDFD4FA90629B5B30FE278BC5EB8F1A885DE85FC407EB566E073F5E2E114F87117482699B07C32A46FB948ED23DB9A75DE3E7B24471F0BC76581A4B0EE3FE05582A7CC9AD1E004FCBBAC4B0DADCDB7D918A336704BB011A4989FA587AB2B2E73DB2E69D2B9D75290204D2FF425279CCED7955B47CE21DDE4B9F564FEA9D9EA50BE78CDDB2DE94E3DA29A4C3ADA276DDB585DE110C658BBDEC1AF2B3DFE7450F42D7C2C964D9C127691C974F8586ECC607EE5F9E85B24A2CE6A5F9E90F8D96D9FC80F0F07875B370DBF05D2",
	mem_init1 => "7390D6C4D04A4A5DA4CC05A719CE082F20845F8464FE743CE32A86E0847BFF0222B6660696C05D191C98DBB958A5651443D2DF9E459EC671645B0812790DCD712BBBBAABDE26D1C39DE1CDF9CB7BB8B3B9255778061F91DF6DC97862B30AB73AA269F25979FFF1A342F2544D5902F47ACE51323A14B3B04D925D2DF1AF32E4F8AF3A7933FC91B476B37FB9D82A02AD5E317EAA9793FDA52C96C585829A2137826776443C202D007DD30DEE48E4462A1AE1FE1CB2EC30740272BFD70482483AD637D352E4FB93977C8607A2A11F19D0F19CE1930558031D3EAE53394CB065BE06F9EC4A02D61E3205F1B2ED53364A4EFA6A3D96A8486DEAA1AD61962BBEFA930F",
	mem_init0 => "BFE1F36BCD2EACD044C9CCBE432F6C01892D77359C9BB445A8F89B3EBBFFE5C68F51E3EE580ABA507EA420F599FDCE1C3094420311986121DFFD7F72A36D2B3BCF492BC823F4AEC97261397400AE64D4BA41196FEAF0E0CE96A9B372EE0044E82E31FAD7A18E8725CCA5E2DB32238FA853D362C9873571562A481D2F2AF16F826F9A9FE97B537E3265E2137E90549866CA01F46568C74F450BC0822D23E1E52F3C5807C3167C9706D55ADB4F496164DA67B8FA68309ABA84456A8CB435A2BDFA88BFE97198236F971C2C29A7715E5C08A5A430CABAFE4702BCF29397560A248E5A4893DB13BAE245CE74B000B1840934AE84E504C6CF69BEB7BBDF55F49AC5D1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "05788059F0A0B165BCEAA14414A04894E7DC57A39277F04FF3F40B6DB120A691A9744C0B66A1515D632DC574AC799EE736877D102AF062BC0DE09E237317E6C0424C4DD862F29314833F76B17EAECCB8B7C41E69EA2EC43E2302679E33EEC6837C3A893A56A3340FF3F60223391C4652DF4B5A723CB337F3768C86A1CD6EB84C294066357369647B8AF7CAF136D0830CB04FA43D963A0AC1A2B7A98799A08F97A755758D3B5A455E186029EDA90688D4717A735D0E2D9528DADBC40F93282F09C3B3B69EA455613D09E978AB37F71B81F5D3C432F0CADF43694BA37F5F57BDDF1FE971D76BB18512AB222C83F3420E912154673215AEFE811F0033791FB7DE2A",
	mem_init2 => "11933DA35C48DC174A775DC68D34BA8F1D9560ADA7255D2C50686C5070FE55FE8B03D8548F673D455EBA601D627EDD65D245A5A2DFEA1CEBB210E57A01147D510CB6180826C1146D406CEE1C41F4910A0E97645C128C79F27A5A61838DAF464A255C0D359916A8F71EA7B01C8D0BE895470D6F50F461B16F9283BF765798B241208EBD85F3E7F4B8A4C5EC24DB1C6B7902A2447BFAF3D6B57F4A11DDBA1C918484CF0C8B5F1D7581D3B0A0ACE1C5BF0CF16BDAA6E4240ACDD86BC4B43D3A0E7C7D226A8ED18AB40073AA0770D618CF2E6C6F498416ADDB9CD3C7AA20B7F5A831E0F033C36089227B6BED9D286E2786C0851577ADF018E0A35EFA460EC7414E60",
	mem_init1 => "3B7487C17917E678AAC40E72BB14238830BEE13B994482274BE674D3B782447D6001B475BC73E8BA6592E83D4E4AEBF3CF16B830EB7D547545EEDF9326DDB52FBF2DFDB2AE7A698411752310700B0ED7183D96C876199B16944883917133A1F1F6A76F652E91D7CD4F66AB1420422B290561E9AAE0E85298F43697D4EA9AC756623C6A8639F6EA4C65B06B4AE80CC511F3A41899C14C5B6D9A0260B0303F9E685C369F39DED7BA231300474D75940EDB5ABD0BF20F6F7AFC5EA69D67D631573342E85026E52109404EAD5E91505D33EB8FFEF200C6B5A039A6C08CF498E5C704913E1F83E1C85993B406427E27B6E390DB78B7FF0720B1E65A50F6D3357F1C91",
	mem_init0 => "E2A3560AF7F8FE63BA22C5DCDE201A72A85592E80B2D31366A09FF461B03ADBDA74CB5C8D05EFFC47E1DCAB5AF7C1AD969B3B39002C4563C80A80E9FE43BEB5AFF91A71FD98A64092E39FF368267C18EB64837F427B47572C508C23B643CDA8BB86C5037C82B2029C2BF9D9CDF7305C09D9599B7822B60BF13F45B50AE3022B9CE0CDBAC785D538B0345A6FFC8CA22F383B517FDAD77197BD1B42FF261987681151C12654CB0A7C3C94520B97A82BC4CA5CF50836E11288C5C76B6F1B68F0059910C996D997924C2C41CFCABE900AF2B4DD4E2D6EF9A73578B1BECB3DA64CC5B79680784EAC66EB1C01AD03C2D7F02C8CEE18AF77E768C246169FBF9B23FDEE1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8875F8CDB93E01E8ABDDD1C165229CE3E8A79BDE6E2F6E61BDE4493EDF51C06BAD81362ADA8606B65CB7FD3D074B957FCC73FBB41BFC2B3B8B9D17B6D49FF929968F1307314897555766C01F8F2BB5D9DEAAC5D21B3FBE3BD602DD9A68F7C976FED13C2A04E61C7A75FE8EEA42701D8290ADB612C0E129CA9A726A28AA423C31508C33F0809188B3AE031663DD1CF4BEF936727AD75310A5E06127C7C9C294A898154420BEA21CFDD9ABEDA3F2320F31DBA01EBE2F24A18510877C2464E0F1C01B7A95DDF7227F50EB7788B5BEA295412E9B88479E07FD282EF83A43CB0E4F835544DA83EA324E33C24B229385C7006AA7433D28809E3B744ADC336A257012E0",
	mem_init2 => "88ECA4834B5C5ACBD9C9FE3C62E3DB4D36B00B37E2E0B0331EC5743006A006A4CD65A831881685D37AF45D2C24F0B2B0E88C81BD11A1561B0D48DF2AC704D1685CE421D025B2FF272E6554BA9E36C55D8D77537F927B7664AF54237B93DD851442425AB5D221D95EFC02C63841992AD1E8C924FA6B2C7FF7EB455807B72EE1F875B0A0EEA53F4F4E6ADD111BAEDC0801217AEB3630B853B1C90C3D44DF8865F1BBEBBF74D8FE4479425A718BE19527E0CEBCB6BCF11E4B85BC153D9076C0AFCF92DD5611F6FC269984ECA3375DDF0CD9E3312B8D35B5C1751504509C0C62444CA1FB4E713E8BCAA0E130B86DDC7564B20ED55DF8C5C4B746448363C7D6639173",
	mem_init1 => "6C9E0CC06D50A8E67BFA7B34775C2767F6F941A6F7DC1984D67028C5F31ED781B9ED6D94C9C6B8C0552F2FBD2861B6FB1DE57531F62DD9D76553A0EF071A7668B373E6B88D08C60D9B9B009C5046B2359F3051E02361F18A4A5AE982F7242CEC98FFD867A870B3E87FAB1EDBCF69B0EE05F945A1DCC3D8D3071B0786EC26621065B22A8AEE623DC0A20E73AE9F68D4EF317C92F1C4A22D0EED1E2ACF62AB9ACF77A76CA1170A8C06C815771A8884C61E9B84916D8DF4D6E26002EF5C3FBEE3D368CC29770399D33A873D9C1D03EFE716EBA900EB8957922BE02DF4D16590BDAC22F5D25633A17A89FA913E2339220988A6FBBFFD68EA39515306A7EF59EC96ED",
	mem_init0 => "26E2F2371BD7FA187E0E46174A36D102B6F1DD84149ACDCB9B9EB1D3F03D765F1E4757BE86288B63E77CF9B85C285DE7B462FD9D55E9E2520B99514CAF61BE6B717F9A85A7C08C7F6E7373CDC7A785A86810952982AC0DEF8DAA58AA4D5C871967E2D9DBC714750F44417FE87D5EE858A3287E5F46EA1E90AEC46F27ED95A9C809B8ABDEA38BBBC7EEF5A298DD2FFDF72C6AF326E461D81D7D4D2F5D6061D698DB20A9EE479FF704B9C1E78E01453609185D1FD37CAEAA0927AC3FECC35C273E7C35C82BBAB68166B068138117CF1966966738B74D039940264206CAF69AFF0B666499406668A224EA57BFCA7FB9D5E2D605FC98012F49C6474F0DBA89599769",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B54DED1C42B23F366FE23B3F4D063359EECB0D46B064B708849F0672726A7B92557C9C9B001F0989C6E18A71FB5D613F9DD41C0201464486081E1A5CBFC745C580A929AC35C984A9BE6D9AC769D27EAC8D0E586FBEBD58AA7CAE88EBD1F57CC028DBBB50C8A34F7E80DA286FF73D1DD2A5884A9AE3CDE08ABDF72905026B033CC6460FA0592CF7319D835B9AEDCA571FC06725FB469CACB61FD03AB29261F985CC041F80AA195A3783B8CB6BD6E2BA6729A76FDD3E79765F089D18B18E6D41761AA5773FC41C64EBD529D2673A845212B803CEDB307E26B05FA0292F0CD608FC9D67B7E1D62436BAD229EE6B4304C90C3018B77402AED81A2D03A6FEB9E87996",
	mem_init2 => "CF752C78CE872E9AFDAA6B85CB1523EFFD83EB2B69B201E0F3377AB7ECDE3BC71D587BD5B7545646EE114A5DA28F305DFD6B1B8E2621F3900E6430D54DE323785FAC149B524655B264D218C6A00B13BDC78FFFBFB88FB9790002DC3F15A07FFFF951C6BE5FC0849DDDD96311C96ECC5AFB2318B9E8621A20F5F8D661E52726D1DC47B145B88C5E2D0006C49112CA2FF1899CFE02AC000EB175DCDEEBFE4AF691D901B03E4C8629EBC94805CF4EDA3F443D5C586A5E29BE742F736EA580FA55A3A8E2C71ECCB5030A0A9DCAE7E06A3BABA57E17D9FC2899DABFCF90916CE92208CB7A8BCDCF77077EB71808292F65569FD4E91E23650EA02D5F02CE9140594FF6",
	mem_init1 => "02DEAA9DF50002B324625FFFFC91A4234C48D91B2DF68C400938AC5B91C8C850934BF69CF60328DB5BA309EFB2C6BFD7ADD3D54EAC43438592AE4D3F3A2D82A7B3AFE6CC77C1B3C9989C970BCCCA64526411F5965352646C70AC74DD882769E39DA1A9441B9ED5E28E92C204A94DC58517CD6DC71AEFDE392913EBEE986FB874A0EB4277A86656CE1ED630B3AD7846777AC2F227D67BE033091A1D56E7FEFF20A258129BDEEC1830A75C9EE82361A2CFB5D06E8A1CD1E0857E8AF7C6E46A928C2F57561423FD1FAC9D9B5621CCD6C0108E5CFCDAFEEE35B919D9CB819D635BFF3F7F742E2F20448D597F0CE6951DFD08B76EBC1721747370B010F88C01A34E2E",
	mem_init0 => "62F45B34B5B9BB6138F7E77F54B7F315BCCE051E9032C6D4B25E6A7AF398EEE1AAB11E24723E899CF2BAA249370F3999E3824FDEAF2248180CD779004A328155BC9C438D2F492027DFB1C09CF2A1FC4BA401B6C6E69A38D130CA1C0ECF3A38A26E2DE35759E743E3D24C88D8116B5AE48F38116BC4703751774828E560DB63BB7AC72975AD84F128BBEC7679E59D4F1E77339D3831C02DC052216B1CD77741C389448905BB5994EBCD973AB9641312B30DB784618C1DC21BC71985867B843413F7FBE5B2FFD196EED4DDE3C3AE6C66875FC6C5841BBFA9337937DA5A58DCDDBCCB171170D15954A1795AE879F187B8FF18CA9A617343FD7D8C936D674C8888DB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N42
\aud_mono~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~16_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	combout => \aud_mono~16_combout\);

-- Location: LABCELL_X42_Y19_N30
\aud_mono~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~20_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~19_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~18_combout\ ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~17_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~16_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~17_combout\,
	datab => \ALT_INV_aud_mono~18_combout\,
	datac => \ALT_INV_aud_mono~19_combout\,
	datad => \ALT_INV_aud_mono~16_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~20_combout\);

-- Location: FF_X42_Y19_N31
\aud_mono[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~20_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(22));

-- Location: FF_X45_Y18_N20
\audio_data_sender|data_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(22),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(22));

-- Location: LABCELL_X45_Y18_N18
\audio_data_sender|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Mux0~0_combout\ = ( \audio_data_sender|data_out\(22) & ( \audio_data_sender|bit_index\(1) & ( (\audio_data_sender|bit_index\(2)) # (\audio_data_sender|data_out\(18)) ) ) ) # ( !\audio_data_sender|data_out\(22) & ( 
-- \audio_data_sender|bit_index\(1) & ( (\audio_data_sender|data_out\(18) & !\audio_data_sender|bit_index\(2)) ) ) ) # ( \audio_data_sender|data_out\(22) & ( !\audio_data_sender|bit_index\(1) & ( (!\audio_data_sender|bit_index\(2) & 
-- ((\audio_data_sender|data_out\(0)))) # (\audio_data_sender|bit_index\(2) & (\audio_data_sender|data_out\(20))) ) ) ) # ( !\audio_data_sender|data_out\(22) & ( !\audio_data_sender|bit_index\(1) & ( (!\audio_data_sender|bit_index\(2) & 
-- ((\audio_data_sender|data_out\(0)))) # (\audio_data_sender|bit_index\(2) & (\audio_data_sender|data_out\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_data_out\(18),
	datab => \audio_data_sender|ALT_INV_data_out\(20),
	datac => \audio_data_sender|ALT_INV_bit_index\(2),
	datad => \audio_data_sender|ALT_INV_data_out\(0),
	datae => \audio_data_sender|ALT_INV_data_out\(22),
	dataf => \audio_data_sender|ALT_INV_bit_index\(1),
	combout => \audio_data_sender|Mux0~0_combout\);

-- Location: M10K_X58_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F757759523D38B33E865FD1A1FB252921EC1DD034407E28E58E5C0404D32709482CF188983AE44F1F5690CC575212726EA7EC5DB44970D7153E511614117B44ED22020602890711FAF80D7FD11A9A770CAC424C7B2372E96E52A1D96C7DD1070C98475B93940A47E9C7BC5E0D14457AC79DF7B2AB52E902E15790335BDD00B15ABEE1645668D759E035A359536F6196A299C84590C0776DC8AF88481AA856446ABAB1579E426F76901ACF1ACAB5CC486FFC0833989B9EF94BF7884A48B22FB12EA8CEEBBFB03E2887A3DAF8EA601702E6EA985726AEE174F121CD97CB5A92A4A01D7EFE943728B5053CFBCEB0F7B7CC918800C286723B16E3C283C0546DD62E1",
	mem_init2 => "662312E0BC983CFE903C3CCFC8194D4D0CAD4A1FCAE010CBB9E394E9B6AB304E646C427DE887CD9AB77430ED3DC44F8C9E523A784C0B2777D86480E4C4941F3E54643C8239C7AD8C840CD236AD3C9B267D72FAF7C5C15D441BD2814C4BE0DA9710EE0F3166C71D69E70D73BF02362A773CD4A2A9EA06004211D303BEDCA5CEA25BC757BE8482B94C851CCE53999320B5C4E22A7D3D796EB2CE4113E3890DFB3A8137D9B01613BF7CC054B9F88EB410FCD4FBB9A62EE222764F5A369E4F56B43C12E2E769F5D2DEF646E70CD0D084D912A74EA6849E511821F565BC781D95B27DF85E2F8D46E4EC9079BDBF5E22AAFBCA14A183B3BFFF55B84FCE32DF5C89EE5D",
	mem_init1 => "3D4682F14C41D555F31E9190B68C41A8CFE2D9733276348FDAFA1035D21C8B922B4C679DAB814E17E820C3FA581528A9A6C91EB3D7F7CB4D2D0339BDA7C55CDA17D8F7CD09D8BD6F2F956E4F127650F0DA29DEC7C43383FB66C127CBBA76BDE8C6F30BC9EB006BF4BAA077E7226A64E7200BC0599D7E840166939D5D5B0DA18FD6E3B61A136337085C2140FDE0D1AAC93E1F1FE5F39154B702C7946B434176630B7AA6F4A83DC2B0A67BD42DB49BB6C773655DEB074CA61D54610F509220611B48C4486FA2EB3F5D1E645E174F41A8D6973F4499E228C6F10F7E668AF21AD77C5150A6E7364887166907CBDBBE7D8245FECF98091948B292D0361604973FFCCE",
	mem_init0 => "3251D2E5FCE66175B293E8D33437AE93C357AE526E98542A25CDF5C490DE75CE37561E45E8C1DAAD2D32C381047370EB0BD0DC9B18BA3DD2BD13D4C25015643743BC191EF0577381CA00857E3463B555E03B394F08C63C702357CEEB7E383ABF748913758DF8E24D049DD92924AA5AA8045637ACEDEF35262B0F764BB3C85F427919490F4D795F880FA5A12CD66B1447BC1311F92DE147E63504521DEF3201FB79AE01AA7C7CA6100C99DD4F208B7EBE80D7D2F99431556FCDBED4E2AD59228F2047CC56659CC509312ECE18FCAE5853359852CF74B82E75D3BF23EF32AFCC220314E05A4C02B3EDA363B94474EF0C5DED3D00DC9AB9895A5FA512FFE7F072C7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: FF_X46_Y15_N14
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => read_addr(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3));

-- Location: M10K_X14_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0E18A937DF703A1A385B1A8471192E57010275EFC4EF9A65F1BA82DA85CCAC80BF396DED6CDB940F218F4AFDC5D02F7F00318DDFA14A477AD35D4ABE2878330C8592C54E9BBB66F56930D77788A9233C73C797B3BACE165208DB3CA6B73C67C529F5B6ABCD6E02F330AFAC8D195D51D9887CB7461629B6ADF591675ECEE4B245CDA7C8C9B3A9937DDF9624A93554286FB762C69A3BCDA817B7D33475904E4B997BF718595A8957FAEAA67B52ABC091A1D8CDC54F418E037387BC978000E2F8FFEEE66B5169CD30CD36230BEE63033859F0743656A66DE2BBDA1F251F2301158D9F42DFD04DF9F9B52E67B34A50D17F03BF437A219FC6BA3CE7AF372B8C0DB54E",
	mem_init2 => "A9B7671B2F5C65137105D331E7665C289F343D3A0C90A3812E2A4B87C8986B375485E16C53D1C746727ACCB1FDD6B229C42FEC1FDA82D5B1822BD84C44E098A677321E2C2DA9585CB5CBF882F7347B41247866C7602B10D7B7DD0278F44680E3651D825C74E5F0BE2080CDE28167B02F8B070283FBFBA0FE1AAC087C51E9D4EA08E74AB2DC14B474904D3AD5EDBE4FE31F786515F70E7021C8A72FBA5D2530B11EC93148B59B4A2581380F9D95D7D06B790C484A35A0B17D0E4FAB810923423C150EA7186B823C8C4CBD96F574DD0FD1E713FD52B3EED2E289709CA75157AE6A60F54AD160A2F9EEB635BBE983511AB60544EDA734048F971E6A7D1DF5420B8B",
	mem_init1 => "C6ABD9842200D583A9FBE6F62C6A096D047B72A4140FEB21D9E1F53D95E58A52BAFD2D73B97489E3424D59D610F0AE8A634FF5336E65139622633A2DFA000E80D8F33013943BE3522456A900E57816FF5FC79360EE118F30559C971C85BC091DF14C7C1C8622688270F2AADB80614E422F5CE6397E2961A31B84B361D4C3F167305D859666E8B1A206A7EB91B852C4196C54C595FB65A6A88DBF03E6EAB86C356CD2F57856800955B08A1AFA9D4798F1A92D8D47C85D42629DCDBD3AEC9E537690CBEAB2D2463BA552B186B4325C88E322FE332A3A6247854D18F26DFB35825BAD448FFE2CA63EE4D859C57D6EE242DFAA6BF14181195D4524FE4E82F87054A7",
	mem_init0 => "B4DFC1B4358A7D577F7D26C906DDC2319CC6EFD9BEDA1555F0B9EF19F7585C0E48F9901758A6BAD9D5E53F50848E3B02C272BA4165933869DC89F5D72212354FB19FD3653634A601BD9DE79573B02B0CCDA3D109DDAE52371246533EB8F3C74008A6EAB2B55453B011B34E44346063FD0F9D72796F03E7C2F8BF9BF728EFF120D29C77AAAEFE4D9F87831F9BCDD269BA2699FC4EB74B6165730A70B3007E461B9A4F8807E4190BEB460CF0C6CB773318B4A276DF76010D03B381E22AD45D5AFF4FFB6E4EE8DF664E55D2BAAD74F0F5470E1C01826E88A228EB656A249728CCEC1B5771988235C25C2B9C4BD6473439847A980D2E69BC25872F2247BDCB2ADE9D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D174F78895945885B6DE3BEA7039E780B650D8131780F110C9BA3E40DAE1507136D742A1321666D9805D444FC53E59F5A580E8FF20280ED9D863785AE29B66FDEAFAEE13264AA4C4992E0F26E4827062BD4DB505C27E434853BCC4A702022FB8CA2F646AEC22AA90208439DB41D711AECD12A80ED4DD986013E2FB5B13B750C5865EF37118F45DA210B88A461C83718083DCEEA23E6D9E9E991F47B041060C43",
	mem_init0 => "695F4B5B9C9E61A5AF801BE1B250056889D07F5EBAC1C4CBA3240BB8FD66C99DFFAB204AA488C39273FF77E68FF36A5670159A97D888EEC5B18785E5EE80D55C04EA9DA4FB1DAA79BE5357CBB3ED93ABC2CDB1FA5169D3E1D885478525FA7D9B08232051C008AB15EFFF1742CEB358D2BB0AE526FF51BBAA3DE2819D86FB9D6D4F69B7F46C1DBA0EFC9D6CC0897C1F554C98F9D511BA8F39C40B6497497012D9AC094E48934011EF3D7BE4A2555DD79684B2E0052D46CDC62602379D469F90CE862AD77E2E5D3F0B6135B3C6CDC12DE59470B9F08E549729B2D96F3B87D863527CB8E6263FA2110574AB34591C92A6B741510DA724CAC2049242F0B0190C6B1E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N18
\aud_mono~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~21_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\,
	combout => \aud_mono~21_combout\);

-- Location: M10K_X14_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E5DCF09161D6AFE321E7BF555CAAD65F1CA17BB7838D896F1F3B3744BEFA3C6CC2A6285CFB3A83EE065D1470B4E23E71EBF5CF53A718FE4C6C42915C4B95E8FDF8940DA97AB53C640022B66FE5C59A08BE0B4A767C49261DF2549E6E96FE1E15AF23472003DAF0A69AFD05ECD1B8C9F5C88CBC8DB84F6A8E31DDC1B8FA4695D88837F2101F3E3C5A03E0F4016179ACACF136DA413FA27281B82A8808CDFD0E94751D99B3724D6D041C56EBDEE3F37CEBB680985F487C5F002299E165DC0A0A6277C95C5A83237476F43D9EBB719C4073BFC2A2EC8F49BED7C27DFCF82FC93390B055D7A4B02A3D9B591594825EC4378EF6A8C0495A9240FCA06CA89F0018AD46",
	mem_init2 => "06B8881E5D6530224E95D3ED39F2AA67CF129ED451C84E44C6B70C95322636AF684A2E31A0CBB58FC5C31CF44739D0C24E412DCC0D6607E9D90260A3C3BCAD7DD03BC52311BEFE8270A5445F33A26DB42CF628D0209296B0484A5566BD776DAB00240481CD019E1C291BB1A05164546FE792F14346A07DBF81B6D55A910C3111CE0B60CB2E8A04FDFF984876BF6A4B781813DD39BFD983F3CD99F3D4A3C7830398517965D267564B26C638F2ACBFA0EE4694254153859363D45586C9AE745D2992104B7D1B3C64B221D43CA7668408F267606E8D664732C50072A92874E881A9A8032EF12B65508C117550ADC65B9EC9B69C141C030A313368E123B1F3BA3D93",
	mem_init1 => "AB32BF0920A217C066759938F4BF646BDD6AEBACF1761CE0F8A04D67F4149482BB2AFE9BD5132B2333E82F064633F185022167291B5A93FEC73B6BECACABB8D914BE31C3D42C44408551742188BF32D583A2A70CE5426F8580C635F0F94E6D8915EFF7AE76A3A60E308C6533BB8BF342B759842878D2CC3B528251DCA09CAEBA43F0726BE28D98362CDA4D8DA53C8978D523D848F3514ED99928867F4A4CE9F10532A966590422DD4D96DAEE5F4453389658B580E99154C940497A3640C04093EAF3A5FD48C5EB0B6D62E185B076542255CA4DB80B7FBCEB3E783110B93AE34698A5572D3F0ABB2F4A9F4F8C81A031EF3E190A3FB7A514D9B293C03D0ADD51D1",
	mem_init0 => "6C7B9207585B9C9A715E01BA32C35BB0B699A1CE4330B7A956A8E3E060AF24BAC81A500C6FDD95DDFB734C27E9C88F3A3EF71C80CD5DF4F6A56E72298595DDB1E9854CD84B309B66F863205EF30C38C6659F12B68372D51D7142280210812229152800548048150201105284604020B4505205466EBCEEA33FF61F89DD51F5F4376B4AA159EC7FF51569C31AC0DA217DE0E682E3CF76D6BD5FDEF5D77F6BFFBABBFB5D5F55EBDFEF5FFDABBC555756B557FEF7FAF773DCC1335846F0ADDA4C3BC0BFD1A2FB7098C64851C4378E47D942CA776DF989C998A030F0104686B67C44D59A1C42E3E81F1DD260DED9F037C08D4E7D2734BEF4C63D93493770934D60AB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E79929A1B2DC0836CFE889FD6E3877B785CDD087D425AEB4CC237DCB9141AC2ABB4472C85FE61940B42644C5986F8A94F9ACC86D41370610519A742C061E84EBF621DD29E98DB46DF7CCF683538F38262EE8484EFB2F97A2D5BE3C25EE11EB70B219817A9C58FABAE3A3AF40327D6F76E1E2C239F3D354417533718B228D16736423AED65D6B270C33C31B47AF17672AD6E39BF3ACB22379EAFF3B11EE99520E7A5446B60439FDD7352E13A0A645E50AFBAD45E5601D4860524F12305EF699601080FDE872F0820FA60756EE0FF6E2D69772BE124BBAB69FD40BAB678BB38BCBD66B647797B2F1121146A86333891FEA9248F65D8D68530EE82BB49EB29DEB4B",
	mem_init2 => "6DDD614C4AD3E41B65E736F68D8343308BB255618446252E1A02A3D439ED45C42B2AFBA04BE3DB907F4960935FEA011F752DFB4013B680032300BB4C5EC550F9C6C661AA04DB99CA0689DA735CA24A2FD54390234533C4B4029EAC3230CB4417B9F7F9DDF101C29623EC34D5056B74A0E510353CFD81B364FE8B6E45D4E4224658853C979464435DD03869513335A584CC67A779C0D808E6F296542DB81EEAA39B8667F9371197F9ACE86CEE576AADD0B29BD58759E041B14EB0476C8CD57EF5C94BE1D4ECC46474F74CED011DA07FB1E6BEE2D6BDF62E0CBE1CF53A608AB2A8B8B2AD8C23467EE4AFDE7AD785662A42873DB91A6D964A782F497549F1909382",
	mem_init1 => "4B58C5D9C7BBE6D0E9936982BB987FCEAB41DEBAD741094F8396D81A4D2D40E783C5E69A532852A538A5E0CD64C46EC8C692705C7B27D9583879739B126D70B7B1E8010E2B381B374E674625D11D7B432CA38BF4E301FE2B5697E88C87A387206FB936320BCD0096B5EEA258A1623A1261BC367FE77500569EE4AEB3120CE11012A956DCCAFB3CB780DAE98A5B8D3E8D4C93EA90243718F5A051AB48451603DDA7A2270FF1F72E363BF85454D6C677038D0652ADE2FEE38197114287621D6BDCA16DF74F1DCAD2D058581EB932E41C394D00460B8BD16C5F779F2BF6E91FF9F164D0E54012899D6C9BAE6D18411336DE9FD9405150610B8B5A5822C87E6450C0",
	mem_init0 => "9302AB12147798746828D2F1007417115E993885993FF2AF34E80ABBFDCD1E067722FA8CB78CF27481D3C3107310B64F65A4D5E8CF9546310E8F0E880A83F633C189E693DD291A760EF32540D2AFBDD1683F987E24FA376FBE5D32B145E7C023415C6A579598C1CAF9FF4A4A8B607E0BB4DEF201FECF12064AE957458FC2BE5A6D8903312922B6E50020028394D2B806E3B41C43CEC122415CB9C46F562DA025B29E1F5A35B8C43DCB4AA17CA26268CCF176D9AFC79A7C37F308232C44C275D802CFB79B02D99294D7FEC5962DEC91BADA56A1F90171081623B73CB67FD59967748306EDBFD9D87D558F6CC64A503EBA3535CB7BFCF4DFE4D851EFFE2B39691C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y19_N24
\aud_mono~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~23_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\,
	combout => \aud_mono~23_combout\);

-- Location: M10K_X5_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "22E9E1C2EA55B95D2611AA92E23BC0AC29079600997B7FAF4274DC8CD7AAB07A39E0A5018FCA39E8B2608F0A54F33D319B0097C2F864429A5A761316D671FF865637CDE131D4C71EDB794535DAF01BDE79169A0308856E484189E8E2A430E23977BD6CBFBDAA472AC7F38B8BD9A67B79F4DBFDDCC598E60B717F8388F96B61368B5CBC07B9E30521601CFD0DCA553BF66EE557A6165CD1FFDEF69A44BC0A20657A24DA6142E246243303EF16248B7F6FEB6AFA0ED98A40D53A4A5D40E349B317796F8FD8B040C82C0A4656A557A4C7B83A3B94AAD351852D6AF4E445679DE52B7F6651675AD9EFA509785FD41F2D24AAD8B99D7A96E52ED53F8D049334836475",
	mem_init2 => "9F0E79DE7C3934D84E3E3CE8E5C69CF6C8DABC999C4BE1401AAED14041B1D170DC8BEA4AC784AAFEAD50D18A07091BFB24DA290177967F66BB2301125999983A3A23160BB81D0738C8D5B317EC13BD6D1A27BEB4DEF24B11018942DCE1CE3EFEE9F97C120441DB51841A831613C370DE7194BBD0A89B3CFD9DBC9AB96A1275FE5335423A1816D2F0454328FB8BB37DD1E3911D8AA80692D997EB7FFAD9584E61DF6B60438A7416C040FC127C3C4AFD1E1983B2170608734E056482767BDDC7AE48A7CC28FCB98AA21964A03265C8B8EA2AC86185222975034FCDBDFD7AB276126CFAF9A947AAF0FD3D8E20C9236BAB8813AD2B44DF672E968B4A158043B1AAA3",
	mem_init1 => "4E84962D9180828907CFBAAD57BB8676A8011F1197EA3CA305D5256F90E8BF8D9243BA0B961E920F198CB5EF5B3311678A769DF47AD57823342981F9C3E8FE987DCDDB02106008BAF510F1084F2A47CA31CB948F91799CA69B1411DBE95DC41825964769AB58DE0C85EE11EF52D2B6EAAC1F7DA82AA438C3E0C290A693E40695DB0238D9A9F9FF78B1CA0921A24FF162FA13E984BAE35394DAF0EA723C782BED0F7C027A0A2C967FC0DAB0E64A24F0DCBD895A50EB824DFC0C9EE9AD905177FF4BC4AC387C9D9D2D746A925E3936334CA471E0F45933F205AE0A7A804A289A2B389BC7CCEEECDA41961BA506A90411D5F3EDBE66E1B16D659D05D4A22B32B718",
	mem_init0 => "A7D172736F3407625E4AF82D0A8A98B6A20ABF63A24BE84B12573AE87C6DE73FF6A5902FCAEABA08FC74E24C878BECBE641242280341B6E16B81D608391B997996BB512E96AB9F35409184464CE210B497309FF8C0B23E8C2A8758BFEE7653C51F57CFFF2099B772B3B1A9969142E39D511D0A8E708D6A0445DF47902853B67B2BDF8DEF75EEABF6B3F997ED07160AC926BDADDB4EDC3BA25AAB4CB039D34EF075A06F0C10BCDA01D2BC239AA433563506940850F11F13EF174EEC25B1EDCBBE998AF2CB78912FF1E417000C64974B00E6C7AD8D6D26BA9C52A903F65591BCFCE0A047C8AF5DB94A9437AEED56A5EE7C75D0A36327EC33CAAF08D401E5207BF7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9DAA8C5AD48DBF446501836E30562C219B9AA65464743BB2D399340771C00CCD6450AA8F397683CC640E73A615408B12577BCBF5AB2FDFE7CC6E62744B77FA7A07F8098209E3B876399C1E5C4E87DCE2B981CA9CD4D9E44509E36FBF74CE547B0F2F8DD28759B4D013D987EE89A4F8A50D1F9F0666424AFE83005FD2EDAB98721178774B1E1E2BD89E6079DD73D09AEFAF560A1F6735305263094A4CF9019A4C9A3DD1D487EC6E480E0B6E171DEAA669E1F0D9D96EDA1E168B53E9FA088A77B531EE431BB004214B23A6129A70F49A80127D80B1CFE5F71B3806049B4004333E45A16BAEF5DACD136438D1DC5B37D5CB0AE2C507D0B86265847AD99957F46F26",
	mem_init2 => "0462DC8BDD8F8A6E7E990E80DD101E42640452E24E91564B5FED22F7AC1067BC215FBB0B9EE6C4BE43A80176FBF442FA18B4879CE75AC07E89EBB9B452E4539E3C309DADFBA651C8BF497A28B362DDB9A04279A55B8ACCE0FA1D4A58B9583A82BEB42F553A55CB43119B2FAB5D7DE4F95DA4E489FC2626359CBA42633E79FB5606D44AE44AEA0802F4ABE098226DC1E6E2BEF701362CE18253E26FD60F25BE683A8B281F487164D8094573E73FEE39AFFAD18EB177224D11DAB7E7D8D323018CE57DEAF7E9A543E409D159EACA4529FC75269DAD4921C16097A466BBD645A6A7FBD91D3FA64084ABE0048C1E830F811873DF62DCE92029F0B4DADF6458FA89EE",
	mem_init1 => "C03BF3B283493A4A6526936627ED1715CB07F213424C4968CC5DD92F8AD3D7C915C8F4E51824FEAC796060D3DCF147675A4DE0C3082B9038ADB1BFE5EAA0385280F5982E48ED0BB4963B7D6CCA9F6EF0E5329A39C994708CA714C5AA93AC0CB6D9B9951BED7F5A19CADB1A3A0F9DA0D5AD4F5CA179A0F7A403A3F0D46664FE9DE656B686C10BFA768AEBCAC4A901D6F1852FBD159A12E279E593D53B93B5DB764915841A77D9627C332ACD3285C3B63E6BF76F989D03CD86E000F8ED17FB533D14D14B1372A58087FEF15196F5D3F55A512C36DD8B7DC08D044975E5DFE2081039216B0D2F52DA8F7B72F3C8DC28DB6B5BDA07F691C59775F4ED7DC80E690214",
	mem_init0 => "2AE03D1710AAFF14597D5702301CB672820C83046BFE33F2FF0FB6DEF5848144034A2A0F704AB43E1AF2253EA58728C3847BD319B8B5BCC81A0EDE34FA3F89BAD70CCA6156C5C65E2F1E70A6D919D97FB392BE7C9449E9B7333E3EC91182D613BA9CA0BEA7FB0FC7561E07C1055BF4E4535B404B0943C480C4EEB0EE712EAFC73009768EF26BB85B5C24DA500DCC135BA917CC07C34715DFB2F7BE1986882C904912F5F583A70F1A099A2C5658AC598C840B47499C012F2FCC95FB8AE82C1683686E37806300293ACCA55DAF22FB7D3A83E345346B0510DAFFEE5C32ABC18655B954EC916516E98172CC8FF22052ED0CCBE57D7A46EDA6708636E867B307B2D8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y19_N0
\aud_mono~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~24_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	combout => \aud_mono~24_combout\);

-- Location: M10K_X14_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "62F0EEDA106C20C1EC38C0331EE67FFA2DB61956F430574CB194EEE0AEB5AC7FDB4CB4EE64903942FCF0FE090CD6E1D899E5552CF92E3BB532B0B5FA306A844F1BB5B6C39E3A7C3388C40871E3960F493E925DB927F70EB21339AF67400AA3CCD20AE0C996AC0D88962A5D7A9285953F40A3115F4E74093426BAAB75BE26771362773FFF189D5434174291A5D306A90DC498DE290BD7749DD3B2C3043B824CC1DE033CD85AFBBD257D76AA36C62FAAADB59195D9D6E791691A00917344A87831F5C7031267BAD941A22FE5E21532031D34B38CBF9354A563813E62F4F04745F551BBE8FC07419879C106C9804168EB0A03563CBB1F993744AB42476670E3F1B9",
	mem_init2 => "2FF4F2AD0842EFCDA18BD2B637540E339207AB2B74772EE360855495A17476AD43FA8DEAE5B1D387C42571FBC39B5958AD0BF3BB30044BB344D2AAF6E790B81237F7B058CFB23A2897DD935EB898CAFBC7B8230F6E5C73BA402065D237D42593D6793933675A8EC24C03132CA5AD7D8F25EE3021A59064E46D432C328E5BA8271736E66A4AB444164633625903E7F07407D302A21F6A7B1E93AE94393A0FB0578A617DA74CE23F90BD50C37DB91A4623AA897FBE9EE8E4AF6D4C5BBC07F9F3B62674B863662BDCC1379742D8F5E0E4CEF20931FF8BD5B215691E3F3B91044FC63B607E4787E050E733102784C5B25AE9EACE438DA17BFEBAB98DE686EDF0A96D",
	mem_init1 => "E1A0367F53173AC6F1BBE066996176045EA93D5E809D578134354A39356BEB1F55FA4CAF165949986C3673889918855B770284B0AD475EA76CB315BEBE0C18AEE5F9C144F3489DBFA4B7334F873D14DAC94A3CC551054AE488476CA86D290B0AA39D195664686D0E6CE9E7C844C6458DBAF945C56A29AB4216BC02FDB54F7FD31155F66F311FD6BB0857D7A6607A60A0197C76451FFDBD728DE001B86E093E6B7364C35E541DE34CB9F4C0CCCA7BF2BC0C746F32C4CC11B7116F0481FCBF0664613327CDF4DA99F249A182EAFCB38CEB51566183E030A9513554D323A1F908801C2977476E1318F127CBA813145AE7C360D2F1AB272F1504D489D156F40C2314",
	mem_init0 => "455B8C8EC5E3A0C6549A3636013A2B33862937CBCCABCEDFC0447A9E342A0AD9DE31307DEA79B3B3144FE9ECCD9B13416B2B1D8641355B8895AB9C62C5E0DF09860D6F2C8EAE3AB421711CFFA211DC832DC5B3C19AB80BDB816CB8F1638C6ABD7D56E4038AADD9BDBF4401E00212CB989AF3070EB271894CC0697C97ADA172629C53F1E011B3F9A05E7B309475F594EA7C544DCA83E568B5AD49647CBF724528E29898D8C5D340307B8FBDF5731D71F9FBB9689B86732AA238A076F26A5C19E6E419089246436E7E1EAA6E1C7991BC7E51687CD20789C38C516C91CC0D724D155E9A2E0D7F2615A46B3759ACB4BBAB7CBBD42A24FFAC5F12969F9B44CD26D0FB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4A108242845155A910AC1501208A275A6B731E585E1AB893A6E902EC0DE9EFBA84DB2FE5D8AD7BE58C7628F2656D72AD57BBFEAD7FFBBFEDF76AB7EB5FBDBFDEBFEDFB550B0ADC5B886818297F6E913110AC9C8E3191B89483E054E296C89C6854891AB83ACF97AD0E4A3D9DFA86150C00830F96C0DB2E50FF648436D5D97800A4548104310DC1485101420C100521416A5C0F02D075442B562F4FD21DCAA51D63237E31D80C235E629E340CBF68D2C7CE6840ABAF7FEEBFFEDFFBEBB5FD7AFF2B7F57BEEEDBED11AA1239AF4E4C910AC498C86461BD72E9963584E7D85C18DC7DE9D60214A89020A2A496A29501508A1555562945103B38EC7EA12CAC8E58C1",
	mem_init2 => "57F23D282947C96102D16DAAF79AE0A80E819DFF525FAEFFFABD7D5DBDFFAAB5FDF77B7FFEF5EFEDE1BAB1D9F96DB5FCF21E60DF36E1B3150E147F75DD122AA31517C7450A412AA688048140044A90A055816B55047A122CAD5C4E39EACC961EC7E57EDC106E51B1BF49C1B7EF76BFAD7DD4ABEB7FBFFB5EBBFFFF6AFBDF94AEF9FC105F93F8C4BFE874D6A3373B345B6F97A0A2A048C880221692002201506808510021F123609FDE488EDF4BCD8FE475483DF5F5DFF57BEBFFAFFDEFFEBAFFEFE9EAD6FD98510182230BC44ECF63F7805402A20015E44242810B01148100550880D0027F7AC83FFFEBFEFD5BDFAEF57B7AED6FDED7FAF6E31DE10800045445",
	mem_init1 => "089080086AA4A89222BFFAFEBD5EF7FF7DDCFFEF5EA6E880054AAAAA4014099019014294494A002BD5DFFB95BB6EABBAFE241D2AA95258FA96B71A6052E6C8DAD2B3CDB51A7DF29C2CA0ADFCBCC71FF423E04995B8B7079F8F9C0FDE4CE1ACAED300983FACB31CB960A43F78EC7D818896124E2D4C40AA4BEB0885DE619D8CE5C6802E28A8E53FA780CA609115E7E4A9DAC57FDB18390D4EA261EE0E778A9AF7410DD03CFB601F294DAD8A00D24783E718D4D4280A4728D3AAEF123C6B6E69A2B4216A49B841C8CC46C9511D3551EECC4A78938CD7FBA2FA432AD5C34EC837EFB89237848F33E2651F41350BBD1566E579FD17CF906C73EE25A62663C860CFEB",
	mem_init0 => "A64F1960391D50CA10EE80664E4699A0626D935DA2A8267DBDD128DBA5B52D0B1975636DF30589E1056DD7F8572190753A9FD9876EF363AA5149E45168C3763FF7A7861C38D6457B02EAC14B64947D0C1A16FF4C548EC4567F1C7C640F80CE38B4FC17C6987850E716629DF03582A13C26ED231EC62F1C060F1308178C179F44620F7B8EFA0208C2AEAB6CCAB55A22D154D96425C4F4B3A81F00F586E30C328DF41762AC5D8A47641DDCE136E95E6A809139D023EB344F4332EBAFFEB6EBCC29B97AB0037447BF18AD6AB3DFE410C8B2493350A24BE56B34F77E037985E0D1E2E18FD98CEAE5A9019D2D11B881A352C55EBF6C477339C3E09489A9C9853C19E1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y19_N18
\aud_mono~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~22_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	combout => \aud_mono~22_combout\);

-- Location: LABCELL_X46_Y19_N30
\aud_mono~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~25_combout\ = ( \aud_mono~24_combout\ & ( \aud_mono~22_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~21_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\aud_mono~23_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\aud_mono~24_combout\ & ( \aud_mono~22_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~21_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) 
-- & ((\aud_mono~23_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( \aud_mono~24_combout\ & ( !\aud_mono~22_combout\ & 
-- ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~21_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\aud_mono~23_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\aud_mono~24_combout\ & ( !\aud_mono~22_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~21_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\aud_mono~23_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~21_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \ALT_INV_aud_mono~23_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \ALT_INV_aud_mono~24_combout\,
	dataf => \ALT_INV_aud_mono~22_combout\,
	combout => \aud_mono~25_combout\);

-- Location: FF_X46_Y19_N31
\aud_mono[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~25_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(17));

-- Location: FF_X45_Y18_N29
\audio_data_sender|data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(17),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(17));

-- Location: M10K_X41_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8ACBA58500DCCBE70962A1BA9676759E923713CBE94B4E174052A715BDB609367A05CA56FAF3F28510C49792A4CF366B2083369B07284A44AF733B08C092E1B12D37E248775726C8B9540AB9CFFCAE22426012D38D27139F844B2FB959554E9C7E0963FEF377A6EC0E09C38A960351D6FE1672EBB2D79C2E3F237766F2DE04E753B3F1BA0D9A9FDFDDF442EA2BBCFEBDBE1A37DABE49FFEF803D094254255039E6DC87DEA9F2F95B16A04DB52B180BB9303876F891C5DA55DDF3D849D841796E2D1FD6F193566243DF028FCCA47D7BE5B42EF0B14578FE5E34BD0D425A8FF2A46FE8200634576D29FA4FB9377E709411CB0FC5F343499EBF2E823A72E7596E87",
	mem_init2 => "4B881F2205F630898A4F7A04F2D0EE014368CA7F5D1957C1DEB74E81F6DF9FD6D8E56F5A184066BF6B80B756D74853E2A26B13EED19A7BA19BACD89C4E8112C83D5F5D4C8B43A9BAA8DEC985CF7A28DEDA0A31376DC68DD7B0E082C81C0E822D3D1DE18FE525937D6609552670915C09A1F0B8819F782A955A2C811FEFADCF8C34CD6838028E93D9563CE8C30FE069AEB652C9D91646E8816BCA27F2A6BB9DCE84CFA2F27629D1C406039258C9C96C7D80CB3DABD405AD7188820281BD61334E116ED93901E85857ED8788767D0C19D49E6A9462C3E5EE67DB7B9D9140ED2D2FD008EFE7605A7845F9B542D3DEFF95D0E45675112E985E4811075407746D00D2",
	mem_init1 => "4CC858A71D78C44A7534C99068E11143FF52B0458E5CCEF6BD0BED321ADECA6FB0E6D95F72B3FDF523EB5C333B26E48A94455F6F315AFE52B38FCC3A63BA84E55FB6DA50EC2C8419CFC9D25716DAA0B36E4DF7B965E266C06B999919DED5A4139FF884D67C26709406C9E900F93249605C7BD55D9BE1E649DB29691C72F4A931BEDE6EB9C0C999CA17707649C795CD355904B339747476D04126679E043317EEB0E411A3EA80A7B2B3955279725421ED1EAB228C04E6C46CB9459F764036C358490CA43DE21D875F9471711145DC29136C1FF7F464A113005A3288910D3CFD40FD4767F96245B458FF7EDB84F78131FCA7750A7B128BFCFE8E8B9B6545FE4A8E",
	mem_init0 => "896A57309AEAA1BE6EB44C0ED48F615AFF75EE8B20511E63637FBA58FD6F9CFB09572235D73EC41514F3D4FE47C8F1D6122734CA8B9518CB888DFCFA402F33DAB54426003E0CB1CC7AAE46550A2BE206BE423BDC199086649445A188080CD332CD5FF41A49E4FA0DE77B39AC67FD4848881A4E61DA920386354D2DADFEE213225FD228749EDE8BE85A60FBE83B96ED9FE6DC5767F194FF4AB4FB2AA6E5B24CFC4C35727BE832451D8445578120331D9793EEED3DA5C399C9C29180504BF48EE2326EA68203858DE418C012031D60AD9742581C186869DF92B878EF9F07F8D4F95813AE18B89F57B8FE90B115F7F8940F997A8EF1CB57222C48379111D42D3100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "28168AAB0C30D24888C0723849E1B63B3E00282B816E4F1F0ED5AA714C4FFB0B89A7E57767343886FADE00E3914722C3527D9B3D5D6AADA44C11AA9F506B56F6E23CB888B0AEFFD194096A9E16A9EE8F8ADE0EE411A4A58C42D3CA9812BF3355F769EC747BC93675B4F392D1C21B086270C01F8C4F1842D776BF6D653EC24B3129D77A0446E0B70892D689BAC43FCB05A84CB2B9443EE7C1A78FE71ACCB951A0E2F45CD9358BB41C71B73CB008C94F4504AC3325F6B33A30CAB239311C6BB20027D930592BB7EB899CCC16B929019636EADE19F0557BE8698B075AA265DA52FF81000D4BE395BAA77B4664EBAD66915683916DF435F050AF0DFF8598158EB0E8",
	mem_init2 => "134093744E8F91692783C165796766DED8017B0DAE11B25490DF01D67186F70AAF63B74409015DBF7CCAE909BDD33772266EB88CE16D8A6DA8CE62A2948CC29CF50D76AB40317889D3F9C81954ED9A5B22FC8B8A68B2BD2DC7AD1E1BF090EA637E69E5A37D4FB24F43D1A985584887808F2FDA664D2028A19496833F026B2CF222F315817672AC6680C50614BE40529F8D34DE08E09ED7D2D8050DEBBBABC5B507A17D46EDAE802C9CD9CF7A3640488B00D59F0E145E79A09130BB52F787C5FADA31981BD92153C263C639AC361998864164C2860A29DA168572E1233425F19D1BD54A703DF4CEBB964A2F45B3A89BD6A64FD3409C4103F3C59E9F043BA5E1FA",
	mem_init1 => "196BFD355DD9158A255AB4E284427E2873A53A02BED0741330C7DB0545A2E7F1BF961F68A08CDC2FB3ED4A6CD18A299B30BA091C0D7F6CF440620C70CD1BB2EDC7AC50062693D0B3707CDCBF0FEFEB0619B235BAD58CCD3898EF0F4C34A2EC9D9C61D1B9D47C181DC78D248DC9DD19F6ACE15101DD219E0DC95B2B89D42375D0AC83C6439CA6D100131CF739B6060D8846543FBD7B8076540551671A6F54BA452ACB68C502CC6504DEC5862B1936D270011E9AE5F524057BE1F1D1FE8189B165B64C9AFCF74E6F29C184D435623F1C4121C4099900DF334B0185DC45B0EBE763AB0AEB96763ED37B6AB11EA057423B824F051577D1395B4D2F8CA16495267A43",
	mem_init0 => "47250840ADCD5642DA59AE08463C5DC2C6D6A9B2D4F1A8CA6FF9F0BB26D92B3C518B2C1668873A2918C998FCA35F083FB046E299B25AF53775D74144BBF6C56C7F3F7A78B88D41791236E2779DE9F529775D66DC1EC9BB2BE80000000000000000000000000000000000000000000000000000034A2A719F3B09C72A109F1E6C8D12F1BF77BA1FB28495E776353EAC9EAFECB0CE37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FD1DC8194C893152F22F18882F72AE04AB9966E826723FB2F2183C1A48A8870B29461A5CD298141E39A2F1329BBC2818A9332CF64A3956E420DC4A5A632156A312CC161909A323976DB1800000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N54
\aud_mono~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~28_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	combout => \aud_mono~28_combout\);

-- Location: M10K_X14_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A39A7D2FD63CF1077350BB3F4E793B6E38F4003D19501DC1FA776301306687562D9CDE1FC48EEE62638C132064D218F6C161A39C3F1979932D2AC4C7DF67614C21B8E00C882EE016C88CE57DD2CFB7895CD1314F168E60FEB99D08D37B41B48D3E9025097C6CBE44BA9C3F01B21F61D44346A100D314D34377945F86E4D69DAAC90BFE825F582C2A84530D19BE8BADB8FFD6CD52043E781B9A323FDEC4087EB33E50E6F5FAD6B6BEA1F1EBCC9789C07F803789E8C3E31A76E0BA1482089A92C0247E1A293C4FC7316C5ADA371DDE55B8EDB61CD975C211769B3BE69D34B7B37D35553E01AA5D9630C71383F331EBCC34F6764AA37691AD659E6D2C0F376421CE",
	mem_init2 => "4196F4CD147E8331025500E4600A0B0342071BA38DE19A5B8C83A31F03EDDCFA646F437AB4AB68667003A04B5C16BBA0F8DDC4B3153540C80C134AC37CC01E544B54A2F3C4EFDD9CBA1E21FE903C22987CDFFFE7AB6E7E151408A5B826EA9FFFE7CAEB11BB415CC308DCC5E6F8439E8767F71DDB0D907D67F1A9D6E0A6DA6B90E0E0BA45295DE1CC000024C45C112FF09228A39C9E0123500E0B6E00FDBBB14D5F05408F0BC8EF8B6841CA0FCB7F07C0805D819666C7F44AB4C7739B9A6EDA1551A1CE34D19E42541BC702A1FB18ABB8470BA4C738B8ABB7EF9A6021C61DAB85DB0C3E276534393E26D6F692788AD6689039A1B7153E561B2D1E86FDB7A9AFF0",
	mem_init1 => "43108986C60000A3125FD7EFFED63C12D308EEDCF308FC6B91868E5972EF6E69C91433717B960C04CDDEEEFF3FFFA9536DA91FB57723160B5362A97062A9E436234BD8DC658CEEFDA48E5BF6AB0738491F5DD40D67A45B379078571DC9D4C15C8380C8F75F7634BFB7039B7E2856B673AA3A3E7C1C3DE11DC30439FF23A7AF62C428FC8D2C52F2B6502322891F438396B675E697AC98344083EB3E726A572BBF856CD78921EAE263D9A2DD844064C568D358DFBAB447C56D4F5CB5BDC12FEB3619205A57BE9E75568BFEB3AB4857756B4C25A3E05C5969B8AFDDDEBB2406F3615E0C057228C6085D1BE874DA5C9F7EA5E438547F1D94303BCFBC9D8E8A92D2CC",
	mem_init0 => "29F98A7C4666996BB98E88694DFB206E39E9AF347CEB47DDF9EBD8772A1555C8184A8EA1C2417DE61C02F571D338EA5E9B228D2C6DD11F43EB3EB1D40664BE1BB78125DDA577FC614C9DB1B5452DD1767C9E576FBBCAE7604955CEA87617EC628895AA33F732AB3FB266340942E09B001BBC789EE3550F3A9A53EF63308B64F28A89BC908B2C82824EF71873C876E3C97EE7097308CDAAE52019F9F51BD7DB3664995144D1F9AEE61C273F328E162DD81678632527E34EC2A7E3519961732815159B1CFF02CB4A8388D8FF7150AC57776419046BA5ED4CB1E8C9B7B5697B05D1C781C6C57AC17FD6EB81174F936DBE09BE361C8349FCBC6F5253837C5F1CB448",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DBBED21D1C0293FA6FF85C4F4A2BB7EB4824632904CC5AB1C5339C6C721A05EBD4B80A757AC9CD9DCDCE6A5687BCE786F04F85A13F502D7461A7ED16AD005979D7F6B26479FAE9E77C00EACAB09831E66D604EA953A97DD728DC8BFC89CD98014B2A521372D49C747FF43731E1934387B6ACABE558B0DEED8F6C9862E4F8E7A5BF0E4BBADB67B205AAD2C4A040912A0D17A0757E7109B80369E53E7A85D7884BD4CF835A7B39E182523B24537C683C867B7AA1CFCA184B41B6DAC888834D43EB4C7093ED57DAFD8BB7FA1C2B546BE952C71211B7DA8B47437E41F3E1CF2B24003534A2A3F8870B88579DFB3C4A4C09F896CDD34399B519F41F2519770B12477B",
	mem_init2 => "A8387DEF97B14262F4788B4F082E378EB98D5E624DB08E9DEEB9BA63D84EC5E5A982387F67D7898F93436B5741867DC0D46C8AC91C451D573A54F95AD8FA8D2BBFFFF8EEFF9A6472E6DD4777E2C20339BB36CD4CA2F5514AB2EFF9F79FA0C5E2159DA42F9BB536A872AF101ABCB5FFC17DF212F9EF03F6AB2EED132A1D4316CDE9573107B3D591B71082CC818BE492420C0A0ACBC34A1A3160A80EAB286899DBEA2A126B59A4FECB5197C7C15548A7E1747BA35B163B4543E6F5763A854E0F837E17CF2161370AF4C984081928DB89C5E42A6B329AA6C145C68AD772EA3D6B830B066AA72FFD79BD82A6B7127F024BA24E748C1150A3072A04490484E1D683C3",
	mem_init1 => "D57329C7F4D82E8A87FBCC18AD1AB422B6052467DB4C815F6008FB6A7EE64409923FEF3CBD6C2B36B140495E38C9C0AA282058BDD9122594CB31E5CCF4796E50652C22E6C425283B0490BB182A9781324A47B001711FA8E32B5C5F5C598A04D4881384E13DB62382FD48316DCF65E0B2ACF24D64D5B23C908A830860080DDB9795D7240D119A1F4A7BD0888C67B067E4274A9365F5666C802F7F1D5D2402ADE289B26CC359DC7F78789CD471E38689CBAC16D73C2802BE5BF8333CEEDB7CE9551E4BA3CA16B2EF69C43C66F1AB7EEE254178AE5C5F82E7D91FAAD0E86362018CF5A9069473B73AAFC8FBE33D5187071D58E422DC8B778EFB1952F3944EADB304",
	mem_init0 => "03E79111E8F8729EF8FFFF973E334427C60DD3C30157E23DFCFD2B77E7E5981E18020BCB28596BF21FEF8D3F0007C18F0BBAC39CB833FE7E0068F2387D8D2552AB605B0B686E219E29483CF5A13E711BFC4C2BBDDEE355B676B12610E91308692B63009A6AEC391347A3BEAB5C377F6A71A897444AB55D05410EDCB4904094D0C5C01DF92B4FA68787F568CFBB991E5F987541189882C274541D260AEB536E62F99D806E5B7C75904723109459540657D746CCC2995D6C47C38ED71A6457AA2D63F5112BD055D6699D30B94F912906458717516ED9A768621ED2F17561484A9A8345DD41783F2911E865EF05C0E58850382E5C576F6BBF04507433B2178DFAC8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N18
\aud_mono~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~29_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~29_combout\);

-- Location: M10K_X49_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C42B59BB9E2E2D3E12A7BF82E38A4721DA8992A6EB87608A347AD4CA1FB441DC8399C1C888E703694B1865ACC9AA0CA6E9905E12D06A15FDB86DCC3FFA4D79A236BE17AB0C7678D29B6318A6492C949959A4CF46BE9EE55B60A52EEE9DC0A5B1AD9B5DAB870AB4D9E32F611EFD1FB8AEDFE95B321C4A290B046684FDA897E20B67F03BECB438AFECAAD9DBC7F3BFCE090EF5BE17F4BEF2E2FF15B75E006B849FA8CF0A15C9445836C862B83C05F3061A572C2F2701B8CBB03D4722D28C7A4F43D3988A42C19E71043A52EC0C42F904C413F5A1D04786C5D399FE8F1ACE2235EA4DA6D29ADAB40E33DE3BC3AEAD505FFE6AE4BB932004A981ACB2BEE3AB570C67",
	mem_init2 => "8DB9D9E5F978E9D15107F1F028E641D782E06AE4255F6538ADE84D8AD1E69B1E0EBB6E72AFBA92515A0304E2ACB87D7BFF075F4DB5F73E4F47C6ED8742A6C3090CB6761ED86D4F9E9FBEBB098E8AA3F28F2C3B2AB184D09BF75C48D8ECCA45B82491EC0BCE9A690AAB35671E588F077A39A42E107F8237CA35343052D058740722ABB62B88A3C6A7268993A5A31DD19F960B796422DACCF50E1EF59218C2640381183A53EBCBAF86316F1C65263402385282790A3552A529FF0F2A65DF0625C95861F5E2305041620F57A45E45EE7725271576135D1B988DB256F80CB69089EB4D3EA6ECB057C78C12D496A31EDBD76243CA104557D62F270D7E8086E52B2175",
	mem_init1 => "3494EC31D53F4E52D8DEFFF563D91380EC4C7ABF48E7F6F05009E43CC32EF7F8E853FDEFD7B94303D6272637B441F140A55B83EF0F3254B2D2681557CDA4215E32D3DBE1B4B79544010AE1CA0B24BF61B1273F28284974574451ABA83139DAB468DA857E6245EC6D480A9097620548E5EA385A7472DB17498E1D81597E0A95098E9F9D1F5F67DF7ED6AD593568A427E72572AD7D11B7E0F7DC72B81E074C32B48EBE02A46C9193E6272CF5023A63344CC7B1AB5A2BCD4F6A55DF9E754E26DD5A16502141934717E9DC2868B5C867BC25D8B98B089B654F1C3DB6E8047AC6B438B8C0E0DCFBA8B620C5C47EDB1F585660C0DBB997E6CD4225CDF75F938BEE93B8",
	mem_init0 => "8286BD9CF5B31C9E4C0EB4CC0A84C2869C04901ACA026B868F8FC25B0B324929FC7C3A42E183B350813566904E034F0A5B5D2F02C41113882C688D806D1B0557F5E20D34A3FB7F057276B3DF1F653E4AACFCBB09CFDF139AEB93DC5C16B0BE6098180EC3BD56CDD201C24D2A1F9FA6BA3887863E358C84EC2996098A1B35D693CDE04DE988CF3FF62FAC5A03B762627143FA2994E17B71C581EE55BC0F7A21908BEAD56166271B80D6DFC4AA4EA834C517BD3936BBBD5A19390AB5F7AEA1E431A26A788A5B8ED0119555597495F663379777B0DE8CD102842D3F3070AF81E901FD07378898878FCE372CDD844AB4C490787C6A745A247D1602B3BA3BC5A28E6B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007D436D9768462F43DE1F4AD0F4949FBACD8A40E3F7F94FE8B271DC2EE61C6A73D473EB78FA794CF84FC5473232F13993651C493B12113382FB4941DE0B09EFA4D6135B429B62FE0BC857C46B9F71C67B83C0FAA4C3E240A677609B6CDDED9FB8F70FD48504B2C2105296BBD139D57F49B667EAF64A41BB23C9785EE02F0F9B3374468B2FBA7B36DA94CE761D62FC1D7D61FC2FDB46B0302D44149B4BEC0B5F8",
	mem_init0 => "ABCA54C808B3B585C3168A76C212AC57F06B6BCFF51EF42EBF173DA91CFC6C6C558006871702B43A4750F792692AA49D3C8E8BB3B3B0F5EE3BF932FB8CA26A924D670E687B6FCA9030F4BA902C0ABAB6A80C2641B0210BAC1B8BAF3B44AE41A9F6F5DA920408857AF83029F13B8621F427A3AB63798E037BAFA53F92330379069B49F6B2A77232CEFEEFEAE8A2579B0FAF09E1236444250D2C6C494E0565EFD45374D5564E2068434B688D6D47DDF04F8233BD17CE5B2CD7A8A3CDE365286DEC8CB07FC564D4BBF46631C20475D4F38D2DF2608FF97003215CD764B58ECAA84D124C2B5B34B609A5053C4330D84A2891B7ECF3818D45FE04785FF444D3B00692",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9B9922EE35B19D1DC00106FB0905D88F125148EE07A0763F9729C9179F5A0468EF2B91CD67C4AD10EF57848435E5331261AA5E9777A06AAC29FCAB16A169896920A4B6C0340F8120566BC54B862380784CF9A9BF4F20CDF753B93CFD8A19F7DFA9CBF9EDDD0CD0310BED3FD27F4637DA59B5A14CEB59341FD597A48C82700CF6C4946E486E0827514D4E2AFA098DADA7626FD08A43838FBF0AC93177ADA79666E3A7D2FB58DE770A382DAA289D5396736F92A414645087025EC05690DCFD632BCAA46267A83AD8851ADE2F95CBC7D2DA7D0DBF3B9B7E63C16DAAFAE70DACA9F40DE94670865058DF9032188A1700E9128ECA6D2A88CE0213984B197F00742E22",
	mem_init2 => "AAD28C9B24DC321677869E1D2BA0F6B3EEEA51BD36026AE49BFDBACAC98CC264BA87FBDB312C65BDB598C78BD8D8708C375107739FCD9E231BC995048C452311A0EC82C7B8C208B39005EC8E7DE98B5F33F5235095A6CFC0279893CAB4063E0C49C497F7DA4FF4AE2DD23107D5FD19DB0AD90769157CC09D4DC036B78F208E8D549B49D8D9A0A1FABE8E1EB81ED46B6E36CAB5766CC5EAAB91720C66F8D2C85B2892C1807B39BC4D1F8F2A461622339257329940E26BBF765B4E6E114149005045325967D5DB89E473C3576E1ED9E209F1D52A2790AA0012A7ADA87AB3F98A56305FB11B9335F44C4AA7F9D12AF1583459CBDF00EA7A5797574D01009DFB26B7",
	mem_init1 => "EF8B7C9BE1BCFBD1AAEC6EF61FEA39E0613FC925B0EA3AFCA6572C9FF559A3EAE953648B137756062A4A3D8761FBC688CF1F1428B3F969DFDE0457843428D35B47F24C4636A1C6BA040472E9EB1B4A61A1AFFFD8149B25911E1443C65985677FE24F903BBA5C16E14C64D6CD821C26181AFAF54DD6AA672F2D5E9008BF679ABB5CDA2E6828340CCFF45297B40D6C91FD786BA2AAFCC5553C8152017D37B42B07A49B24D68E139167CE0E915AB2DA820381DA0F2A988AEF2E25E908E3B6D4E900037E77197C18EB20C45E2B785B5F0009D9D523149621E6CF09D2E25ECA53BB66085A76E17D32B4930DE1B27BC08D067E193833B5D964E6FD1F87D3D53284E9F0",
	mem_init0 => "7378F9A31062EB288D9622826020A35AFAAB5BF7ED6A5E353975466E5F5B9C61B8995AB37696C53802E7CC9DA4337B4BF01F0D5B1007E680D224B7828C0197750DEC068137D45026C391CD011DCD1486F0AD6D7201A49F590B956B85F4622B0814C9E2933BA667A6D2D941896C308093E76A616084A29AE3DECD399D4F9A8AE84DCEE53177B780182864637148AE8BC7C8E2687DE7D2780D83845C95B238FFC302C7EB3C329DCF145966EF777674C375CB5C2EC07AEBF510A4F2C6C31B092926100CB156710F888DB8D799B580DAF0CDFAF7FFFF5907AFD434396023C56D225BAB016DC8D2BF7130BB35600F52D5D39258AF17FAF4C1AEFFD59903EDA74BF704",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y15_N15
\aud_mono~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~26_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	combout => \aud_mono~26_combout\);

-- Location: M10K_X58_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000003CF389B54EE429DD2C86179F1C519963CB19CBA2C1B3C8D2495D90756EA5999FAB13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC449A539DFD091AEEB50B7546FF81B435518A831CE1ED90A1D6F66AE981EDC9E30F30B4C00A3EB48C9DE5B29EB6E52A47E321EC7ABD06F82914D890000000000000000000000000000500000000E92F7B2ADA8DE49CA1B8B1DF4EA6BF108F1CBFB12C6824C1F5734C19DEC95F01F2C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBD9BC3AAB79AD32BBDA0DFB55EBE9C786983F629E8AC87D7F163EE4EF8000000000000000000000020000000000000316FBAB0713DA8E454DB",
	mem_init2 => "5455E3C7982A138968AC1D4BB42EF79DB5A036C3D07FFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDE07BA80A6C1ED763C89F0F8E9389D7C1ED8D656220FAF5DA3DC00000000000000000000000000000000000000004C3527A14EC8C50B1D5C9FB554DA77B46E7446DD27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF07F1FBC00BC1D09FB1A2AD7FA591799963C73D600000020000000000000000000000000000012CAAA25CC16063E41A03CF8CFA6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDD8E9B1C3AD68F72A5A0954000000000000000000000000000000000068E2CD70E6223FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9B20000000000000",
	mem_init1 => "00000000000000001A3FFFFFFFFFFFFFFFFFFFFFFFF840000000000000000E0C080000000000004FFFFFFFFFFFFFFFFFFED81880000019D1AB89B9F9656B0EAB8220895C17B6EEC36DC753FDD0537FF5101CFE92D8F221B475B6AF7F82634E8F498857A0DCF3E0EAA755A0C502BED1F97881DC8F5CC81CA1DC8F8FA8092B4C7A572EABBFE869757D5E69D96134BC9C89620E9B5D741FC972233E65481F75BB2FF66ECEEFB826F396EF3DC90BE4C040131098BF5435A32328D6B8D9271A843A479BC0C8CCAC0418F1DBBA5383DD26E53C2C4BF88E404D3C02B696686702B86046C98B1C860F34C4DCEC5FE20564B07BD7606F3EF939B6D5980E1A73E97E618F5C",
	mem_init0 => "6179928A0A8E5F9857C6CF9B5AAA64B52B1ECF2A19D9E5315A32DEC03114FF690517DE428515082EE91719717D2CB3B087D3CA729BA7225DF4BC71724FB95E971F4BBF95F16A377EA7278BDCAC65BA5A7D05287962DD78AFF87CAE8C154482E2695226F0995E0EDF176FA06F0B030A9D7DD68939DF27F467CAAD947FF75886D054AD514FE94D274204A5F7D6CA0E71623B7CDB778002CEF69A4359CE5853AF1C254DEFF0A5E40CF67BF647D832AE7025B95B4F8023B64CC651AB44F090C8CFE8030D2E7D66DBE264D2DABFAEBF1A68E39A846CBACCB90E05B78D86E76A822AB49D2C65C657292BB8554EA42FFF1A78FE743CD245E17586CA06EB100AE6E04CBE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1B7F066FCE7F9AAE4583ACE0122FB6340244B49E962E97747ED30EF3CC3882DA83341AB14FE3119EA2F53DA3911E61921FB3D2184AC0FCA05CF8CAD0651C8C3830EDE912F29A0B750AA4B9C7024DB3D98AE957D73ACA9813F7B61EB369596B8B348F0E7DF61D605E2ED4B56E9062B71CF12894A9908AFE61BD40E06439F214CFBB63F34E4B0677ADDC8854D0257FAC799E4A2C7EA3DEF05A8784B8BB1D696B8327A75DCDD82E8E0DDFAAD4B6730276903D949650B43AAE981488AA7F216E2DD9C39E03867A0E0AF4F67E7F4FE0F9D0449CCA22DA01812ECA9ADBA11F693713901E8E47D7B3A1E2DEC3046F68C1118D1B2B6DBFA30A48CD2D2EE66DD3DA2D3DBE",
	mem_init2 => "C09702C1BA7BDEB6308FE5481853D78EFE00F080D3F34785BA53EC4CB8EDBD7244F3F115533407F76F57F9EC391FCC27C3EF3A56400F05476B79A5D1121306201F0007FCF1E91969E8427E238691DF8C9748AB3F27DBDC398442DB388C0B3B8A07A99C8A31BB226011AAC22E1A68CAD16626582C427D8F1888BF47209625368FFBF22494839912A51C8AD64B5B66CA0901844ABCC0083A49DC64FC09701C59292709764C86BE8085CB28057B4760B9980250773A8717A6D6678304B0232B76C8AFDBC67FDF91EE66AD0CBB0C5D157ACFCE2307C0447F636245131E4262CB7EDD22D251111DD1DFD5CD8F623B4828937EA5C12E36FD0DC0A70754E3D5E59D3828",
	mem_init1 => "D58CBE354236681B59A9378A39DFA2BAE52829EC08363CAE42B93557BDB4E93B62E14EBC69EE0F6D44C4ADFECCD7CB5CBDA23BE53152BAA7F332DAC80C25C557F39676001227C0904694F9D4509FA80C12D84597D991DCE9C94F1A227343D88320B9EC9323E9761C04A7E34F023196BCAF7F43DF0FB140EE670F8D4BB29ED4717401D34270F72055003E4BDB47818062BC70E8100D7CE34A2243D2D3C3C31292A8065385658ADEA83136C710986099ED19AC44216DC589ECBD4E73CA42867655AD4798E5A863D5BEE9D3AADB4CD55FF3D0821A009545E1D136FC340A8ADD8C34762F87EE43A7430B5A4F17715B12084F820C54CD5367F9AC0905871F2354FB7E",
	mem_init0 => "5DC114B6759CDF55E593ED72A2BC292AE37AE91D7A0DAD297E0612F431FF035F0109765CE96B35CCE8D4D8A390B4375F6B197EEB4A376BB63F20B701CF8D6604BED7A272A43DF0F64D0F77FEE5EBB115FF9B37B827AA4E17EC344931FF3D50D85A610974D241738B6A9E319D529BC3BE39841EA656D9F467E793349F60302F221F9DFDA1B3B0943D629270F0B289EC5882B8C6944CB278F16EB05471A0CD71D1E17268B0E1BF626B0C7791F2D5A483C4AE39D4AE1AB3B6FF6D3A07D809DB749F30A921DE3E27A6786FB39C4B75AD8C415B977BEFFC01E5770014487A73473FEA572578086B91A5837F92C50BBF75F2E9C6285D6D60CC886C4C40921BDEF9804E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y11_N36
\aud_mono~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~27_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\,
	combout => \aud_mono~27_combout\);

-- Location: MLABCELL_X47_Y20_N0
\aud_mono~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~30_combout\ = ( \aud_mono~27_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\aud_mono~29_combout\) ) ) ) # ( 
-- !\aud_mono~27_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & \aud_mono~29_combout\) ) ) ) # ( \aud_mono~27_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\aud_mono~26_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~28_combout\)) ) ) ) # ( !\aud_mono~27_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\aud_mono~26_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~28_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \ALT_INV_aud_mono~28_combout\,
	datac => \ALT_INV_aud_mono~29_combout\,
	datad => \ALT_INV_aud_mono~26_combout\,
	datae => \ALT_INV_aud_mono~27_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	combout => \aud_mono~30_combout\);

-- Location: FF_X47_Y20_N1
\aud_mono[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~30_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(19));

-- Location: LABCELL_X45_Y18_N36
\audio_data_sender|data_out[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|data_out[19]~feeder_combout\ = ( aud_mono(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono(19),
	combout => \audio_data_sender|data_out[19]~feeder_combout\);

-- Location: FF_X45_Y18_N37
\audio_data_sender|data_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|data_out[19]~feeder_combout\,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(19));

-- Location: M10K_X38_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C2E73EAE65B9DCE7FBFBE3DC9954DF14D7781758A781109131B47629F6D02AA6BC695608D2DDD0009A05CB82D1B45CDC66C4429EE17A6295C2CD02A2B7F13ACBEAF42F7B56CEEDB342853CB3B654C1B2F7F2D58C24931901C29F1C70483339132253B91C41FCDDDB4BA2EC2D4575483EBC3E428D596B94B077B35093A3141F9738373B68105C6AEE4685FF4855DB9FF832133AA0F4F28C61A6FBF679BF87A09C8635A63F3073FAC57961F7A44EC74D665E0DB92E9692091556FAD0DDD446E91019CF9BBC90663262B2CC7CB4BCEB6D515AACF282B4726B08FFCBA05CAD1CB2E1DB9A7318F2643F517B8E0196196D14733AF6357A9876266DF0BC5E873DFD608B",
	mem_init2 => "ED84D35B9D7B26C7082909629978B529661EDAC84B0AEF54D3615EA2BFC7A491E49B34DC2A5D25FA835A5894FEF175B563F2B4A8211039ED661D1A6A215C36678A2F29DE575298CBE33E2CC37F91B2CCCB239E159D47866BB1A2509FBF0493AC52DC17DE41B7D7842183A6FF620D00CFF1987ABB1FB09F0F98B6FED65DDA69D388850B826EDF98681EA311A055C9E2800760216C062A8F31562FBFDC60151024B47CFD1D87CF32BA9862BCCE943C2274415AC946F5FA0E5AA675D08AB2A746FE0049C310B74455CF6B0FB163EC78834FFD10CB38CDF0682D5D060D82E7692730D2D56F7E18A7163604AA8872268241B3ED03642D070BD6FBD3FCE97B960B9632",
	mem_init1 => "271CB88F032DF09470943B372EC7AD7749BB5172ED52540FDB59C6D4A999BD82BE407196ED9C281FEAC51A7644F664466CA71425B9F9BA0AAC26B37B44A10BADA6F1801203BA46A37A9865898044929A3D491F82248010F39E05AB10CE8ECBBC134E0C1F69E3ED04EA93382ED15F96F4739EB43AC6E4843C3C26894741BB12943AD251903D94F10E151D834B18198A9FAA06AF8EEED14607B8D1DFA761266B4C3B0BEECF90464DC9094C775F18AAA0C543FB0EF86F524B95813586413776016C1D51CE0E1629F6ABDC35C07B085CFC430941B813A4A2B108E13FEEF23680BB986CC6737838A283BC8945199899E06750DF87EADD3E2663DDBA53D184D777EBAA",
	mem_init0 => "35489DFA6FDA1F8B508153D2E3135129465B5DE39F4283E33860B9FB5076B42A0B06F7738FD369C8CC1916BBBBD7CCA9B00929A27DD5E7CE5BDE8FBB0FD92B0F4784FCA1991898047098E735563B1FB9D174779BD5C8BE7113C408AAA7A52F38DDEBD67C92158150C778C4E4B6C2F962E0939EFB8546BBB199F326DE415CA3601CAD14911F93F97B4B71C65F628B9B7C9AE852CA1A765C523C0959C6A7D68CDC121D1C1FED36DFC287FD14954C3A252294A309AC9F693F4A68423686DFBA7A16D03F028AF48983DF579DCCD5C0C53FDDF825A949AA0FA05F4FFAA7442A375994919954FFBBA8DA3F2FD62F9F6941B7DC95D9686A6ED2140E51557682BC8EA6ED",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000000B5841A20748FA1D724F39332A02BE0385755C1D3D989C6E3FF85B0380DF7284C60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6EFF3A932BE2C566C8768309B772494C08371AF902240997E05074AC93178D6000242F13564F340DAC2E519B07070E8CE3DEF58477CF23EABB9B10000000000000000000000000000000000001EF046F7F15E5583F7B18EDCC3D0FFF4EBC22869B16652C893CE42175B9B6D8D46FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8A7EB2964B3FE6B72F0050DFF0CC330CCAEC7D86F37C4582CE68C6C0FC000000000000000000000000000000000000096E43F122FCCE075284",
	mem_init2 => "C0557260013EFCA2A6731282FD5D672B8E3AC76A367FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8174718C3D358C5CBE4FDF054067CAD567F322AF55B5013E8D7CC2000000000000000000000000000000000000000AE1A86512672B499C3534EFE7B5033129857D0733FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFEC3D48BBF529BEBD83D58C14B00C9956331936D200000000000000000000000000000000001614FAEAE81D054EA65D3FCF9899DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDB6CE3CEB19395C343483E40000000000000000000000000000000000675DCA0090BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7B40000000000000",
	mem_init1 => "00000000000000002C6FFFFFFFFFFFFFFFFFFFFFFFF580000000000000000F34280000000000606FFFFFFFFFFFFFFFFFFEE4C18000000F305E6720C8BEF1B15FF1452E45BAF2B2F80FF36FF713DF3FF64E191F7D067276000F299554F29D9567E45DA0660932667183E6000CFD532FFE6461AC6FD6BDFC8C20304F6ACDAA42D6F38FE0039FB58F19FCB03CE7606DEE1F906FE0DD4164E7E380B6F024B07C84ED7A7D40B0A5FE33BA9243311CBE0D673738FE33E34398F719B6EB1CA5590ED77B37FD590058A9FFCDE65F732039A883C0F018CFFC0F437E492C97261FFAA81AA101BF00F4339E4379BC3FD255C1F3E19A8D7CF326629D0003A7F539E1AB818AA8",
	mem_init0 => "12D8E004F6FEFAA6FC0FC4ACCA1EB42C78AF7220E38BE3BAD8DB0EEAC6683D869F609CA51E1B201D871DAE2CFC9503A3302AC364FF06FB503A4479D025FE40B81C7DF2D56F13FCE31F330DB06DE3EE3B53A95215ED41BF2A4A65732129F50E2DCDAAB81FC08515B1924C5E1E0075A811FE418448DE350A7794CC9685AC8157290AD54A11BD9AB5E8E0A47761DC3A3090CE6A505B258B9342DBEEA55C778FA228E69ACDAA9CFFCF9D2B04F610896FCC23B50F3BB7404686C7415875BCB77CE4FAB492FD943FB628E026781581B6E02CEE12C02CFECBC2C1F5D9C449E7ADA9876DE6537EAB2747BAB2FA5FC8E2E8ACC7F66B564B6D2AAB19724E828E171167BE47",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y10_N51
\aud_mono~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~32_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\,
	combout => \aud_mono~32_combout\);

-- Location: M10K_X49_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "67DB42A67308F0BFDE41343F21ED8FB9D14903E4EBADE5A459293ABCD71138C47314E64B5AB43FE71422DBFA2A1044C43533F0899B73A54EE0CC2DFA8D704393825FD56C914E5F7EF33A3800B4DAA133382C6B501CBD62B2719FEB81BA5C076D456F2C3D24428EF0CD4DC9A36B30A6A1069F75AED45CDC85626257D52CE211C7B6DB7DB5AFDA64928B3613CB9D60E214E9B804D8A65BF53FD245FA5ED929B0D231D594AB44CBA1E16732D778E477C1C3D11FAAE3ECC39112045C4B4ADACC25F243B6328EE41007AACC7EDF124A99A64D7D54A8CAD5BDD95A323E5D88D880D4A38BF6492A15CA0EF187A8F804C403AC96DBEE4198D3EF7DAFCBBE4BBCB4E9E89A",
	mem_init2 => "C58D9795DCFE2909FB61B64E5B25CA627F20DBB3F82C07298B8FC89AB4293436678C1313DEB850440AD44E1DC4F2C05E0F138CBD438BFCEBC62FADBC7124479C99EB43BC68B5F56D52951E4277883E31A304A3058D7716A0FCA1207241A56A26D57C00D740A016BDCA244ECF6D19A0BF1B81A01B573FC251642D582BBF8ACA3C386A7B8D8857317F0B4D25D936324455C30A6D60F3EB88AB45E557164B8C43B05D4DCCB4C6B0105D0D9EF6F8A80A72771C63EDEECB6E9B718025B66796117876166682EE7CDC45AF32F4FA1F79800C8AF6959C92914EBC68A6B6C22527C142D4B17D03346256BB991D73C212823EEC2EF3D3FE12846C5D6BD621791C6B230F13",
	mem_init1 => "6967FEFD84394FBDDB331ADBCEC8DD7182AE0F746A7BC46FA6ED461713652C53A04D73049BF2FF47564A9D40193F2C4E8F0E64B0987D249AFD3FEC202F2ED6523FF2271CBF09E80111339E205787D055EE88C315D5215BB4A0570626C15FBBEB68BBB592EECD957ACA3453481D384CA64F8B264BA4190427FF309F5824623D16C140A17AF15B2F87F1F31E773DBA26A23D575AA7F75A98AC8BEB4EFE115EF3B772AC76CE6D74598123D0785CFA2A18A1EC6A8BB1F3A37D01AF39F01EC349273DE292309E202791CAB3231D4BBF2B3621E43F2BF75CED93D3F3FF835F7E55A5336A2FC7D1B80E3DE8471DC7273EB3B6D9ED60DF5AD52B3BA9F34EFC5742046318",
	mem_init0 => "3E29A6FF6D02ADE85798A22DF46EA0349F3E3BC4F8687BDF910E32E6AB2EFDEAB850BB44B3040D762AC9D2A859256AFDFB4175395F3F3F940E54EFDF0BA7786D6D386B280F01A6313143C8F773A7E7C2D56091EEAB5FDBB5B08C31A8BD49091A35FD8D4D6ED35509956E010D68636A447B691BCE32F61A1538163767899E123E40D074151C06CD03B9030E64CD15FC15A36E7DC341850DB8748D71B08BE3B628DB0F93DFEC2699BC100541CCCB591562AF7792424277B30E2418369B1D645DB328C5BB6454B834CF87A948AE5E2C8A93CC34F0BD6F1DCA8E28F403F4E2529465A90996E0648D988E7180CF5AB65FAA1BC9158F757FE8544D277C28D534DF5966",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4F9F48727D916C763FBD681FC399E3C69FFF5E36966F7EBECDB8F3FCAAA9DCCA8F9CC8256DABD19808CFFB42492019B7516CC0EC02FCF8B86FC039F86B7E1C47335F3001CCE0345006BF8FFEEC207F70CA3C0DEAF43B310076FCE40E6257BA9E83CFF9E78E51F3E60291F0CCA7C6781594136610D81E0CC1978C230501F2DEFFDE3F07C8C9F9C5E181C2DBF7772D80464F2A7248FD521B3F34010613EB4227FA6AFDD6148FED3DA057EC2596FFC7E3C71B606D0E04739F783F8B80113EED3ABAB3A70BEB7EDD1582D95A594EA62D3F68C272F4C41A8B6BD3DE728D07A5C97FD00E1535AA2526AB3596C660B4B202632F3971B414455BC34AF0A5F4B013660367",
	mem_init2 => "D074DF6745E386200F8A30BB5A24626B91B0BED394EB434D23302E7AE476C205AF73E5E6C19D44D23D75CE40E308571E54381928E1673676D321349A5DDC9C0C0AA098D6DB51B52D452F15390043D37F4A8FD8FBABAD1760A52C1FA82AC48A1A81B989D6633CD74EA23ACC6DD72DEA6360A817FD24DFD9BB4B35A6FAD8AA2A55A232AF35EF58BD89D058297735536E566F493F019696583767BB1236EBB70E4171DC57297AD4239FE4B9F1D894331E298858DACBE35D5B071DEA971286DE0DC1B81B10CFB070034CE96F565EB664145A19DE568D476EEDC6B84A1A85DA61527028A9576C9C2ED3A65502A5CA7CF2F6F4BE044E421BF4931D7CAB01E0B5C1FE34",
	mem_init1 => "7566BB60BDEEB5E585741542B9A3B86B18A8EF98EE96E3FED67AFAC395171A546518C6D557AC05723D6C4E6875222C96331E88876AC79FA9C79C06B08C72F94A1DA7905DD0666AA67AC6364C2FCA214C9BB7B02AB15A08D7FE86B3C86F381AA13E953B1F80EDABA4E590A8D5F381162C18B2903CCE96AA824AE193124227DF1109E188A432E07E370FDD571BB0D3499B5D4AC6DA975C365F4DD629069EC13AC66AAD1C70CD2908A57C7B77EF6D5C9FE19390D9A1164C622543BBBBACF35273E6FBB275C5D0CB0E010638F5E41368A71ECFB26A3BCA48CBA615F064B8D0C3FFD864234809907BE9214CE972A254AFA93D5D0609B1706716A7BC2E9FA730F2982F",
	mem_init0 => "52111443E4F6A7BA67ECCEB09B95A46221251645CDFAD7504A7E4489FAD1F17FDE400D36EA457AAF2E9A297CA16B149A4E00CB5FB3529E52B4A8CEB6C4E070E47D4562181737C36BA487D37B195C4E4BE2CDE6A9577827C83C000000000000000000000000000000000000000000000000000000B065E5EB13A4AEDCBA14B224595192D0CAAAAFEEBE9ADFDA3B45F9570597226A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5EC0C617559043F58F5034D5AE60975C9116DAB5FED9A73C93B25832443CD0ABA5D3E85F2A87DE41EE0B1729240787A9DA7A60483565D355C4F0045C2C571C026AB0B288605881F26A4D0400000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y10_N24
\aud_mono~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~33_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\,
	combout => \aud_mono~33_combout\);

-- Location: M10K_X14_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "64401FE0C0DCDA277A31C8BF2453A6827DAE76D1B4BD216859135C722F4FCF5E60F348305FE155A30AAFDC3C66CA9DD8DB08E3041F91AC2723E96369ECB464EBE62F7913A69213EBF4EF6941522F760DF6FFD6C92FAFF6AD6B124F5AA24FAF1579A6E37C0A653D827412BB5BED0905D134B9F14221AE7776BA4C9B245B3E4C3257B6AB5F1A0826BF625F66520D06C6B31586934D9F03D60498CC1D17E00FE1F1719D0E746EE3CDE3DA2B198A3C5D9E2853986490D2C9B861EA6DB310A2443D1ED600E9E841F3AFB116AEE59EF6F1129A9D911070656A0F84F5D0B9AD46B0C07FD2E49396B8301D48AECB3833FCF17BEAE090F363B263FCAC24D55C929C9439AE",
	mem_init2 => "EB2946F3A449413475A06D609B94126FBC19FFD93FF2547C97A7BA701153AD3F3DAF4173765962D20BB3FF8A7CA28B7EDBA381C34C1992EDBA2215F2ACEBFEC018B4F2DA321E7F36E27A26DEB3E45ABA0D3D699FAF4489083F487B12064194891256ACC850DB2B4FB6CF6559C24EC1ABDB84A98D6EAC348F81110B7CC0A18E61C1EEE9FFA09103839E17AC234AE72867FCCA3DD448D6FDACB06EA8B54834CD9A58C5247DD5CF675F984FF69DAC923A6D9638CFA18FF5F63F5626972B662308500B9AB46A23F328364C45A41C10780312DED88369899EE37F0ADF819AC65F3D73822028E43BE041262D09044EF6C8020AF728E9D167F3208F28B56188AA195F31",
	mem_init1 => "E3D4622E850536DACBF6705B5A6C342A37B7BF6A649E1E305781E78D1DBB8B51C68FAED2EC84CE3CD285F279E5D52412F007E46C2A623DC87BCBF80FFB3CFE9DCC143765023AEFAA3AA13E44315C743E3D5DE8002C81728AC15F06AD3D42BB23E68D99407348285E78DE0DEA87547591DEDD86F162B68AEFAA65F03D894DD48703D1FF910D8D165043D41E012814A2BFB1F973F0EF5A4236AE2076C942C9F3F9E5E96DEB0348C1C7C3FA7FFCD807307C19217B6F752FDA9CBDFD838514B9A83D25304B3C21F918415CDA6CE12A5089D6E5C83E6773B780B0BAB8E3FAC6FDCF8E06C472FDC4555BA3E1946EF38D41ACE97655075E1BA67ADC4C766ACD3DE262E4",
	mem_init0 => "5FEA3A69987D079CA77950092221C8742A65D8C54317E2CD665C39A86F06A7244580EDB199610E1FA7153D1B8DE162997F9B99B740D6BC8762C7A7CCDA7664A4076ED8668FB8BBA854D10BB32B1288C150CB1B09C91249911D9336F3E086ACB7007E14AC9D737D77D148314F646C7BF82D177A76350167C5571A82E257C9A6D6CC1328E4E2CC8A2F17A39B37152C02D7F00AF0CF9F1F2779EA3873B2F1AF87E410D62960F8AC16566853BBC16FC7F2D8D4AFEBD26A0D10898A8BD5D3E423AB9F9381960C84546523E4051BE9A3F9F0BCAE9D45DD084F81473328004946E038FEBF901658E2F4C67613B9A8E1FF831B43C7E2C059047566E653B043EFCBDD90E7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B6B4881CA726B46729BA10E00B61414EB5E0ECE123212F839CC2D1DCDED273D174B15B84902FF16CAA6B22B118D0F3EE8DA53F42957A6AD2D5CC990BCA38B3FC4A5E0EED784699FF5CC7BB9DF0F72AD2E6A49F583F592D1FF068BFBC322B1A07E3B903EC052600FD1E3215F534F19D546B596498215DCA5C9C988D9D1C8B4673C6256AF6728CB28C59351560E035E31B4477723AEEEEA4CF79997E40218F157DC737098EF5074DFA9236D16671E9D0A24A599301E69EBCF24B258AD9B3D76DB49629C55CEF6417E4D7C09F37AD6E8C4CA99B84FCF643E686C402DEEE51E88A72C609DC64B0449E5834C0D0B58B7C0F9B794EAF694EFC4E4E88EA9FD13B7E38CE",
	mem_init2 => "26268B7EEF490EE62E00B791903500247C1B97E7F41C43EAC51E4564153821EC2A1D1403F35213DFE3E4CEB7966CAA2E78DF9329CF9FCE6F3BB49922B6A4A1F146BB3A86C4C3EDE418367F2A03E1FE32FE421A7E4E9B15D32747B4B438FA73C54492CE6A4683E712E3A617E1A9437BBDF0B31E272CC64BD8C8FDAB97A903D87B96431E929D9757BD09CB6D06699B486694AB6541E4BE571CBD96AB54F9683E2E24186BE61D10965263AB0E4BBE59A848599D455D59B585CE6A9260B9CDDAEE9BD7A16C21BB80EAD70E1FB6E6EBDD8B5E6F477E97570D82650C33DC1A1CC7651CE1D608A35FF947611B6FF43266CAEEE2C968C5C8BC8DB60274FBCD008FEF8E60",
	mem_init1 => "DFEE5E180A6C61E220CBFA9A913F11FFFF655832885B468828D02D0913A77326C58491AF2BD41609A841E2925D33BBCEA49E7553DEE084547D75180E81035B41D3A8ECA0FF94BEA3B8C3ECF8880724A60B85B8488CC1C4785AC190AAA6F2592777E799518E3516CAE83D32BFDC85EC0BB05A167E507AEF884A2D756701108AE7981EBEFE1AA2FB825AA4FDDB7689CB152D0207F35CA0918D4E7D1B805694ECDCC65CBF06BE29D4FD071A4B4B9D799B17140CB2CE614AE0836EE09CD6F0ABA61ACB8BAD83DECB0906A36D800F0CD1E3E505B9C619D9F088AD53D512915888E7535920EC13C9F48F1300BD60FF9092689EDF065AD211E5F753FEBC0120233AF7DE",
	mem_init0 => "09C1E6FC7519F876FD32619BA993AA46F5A8492D13AB812B67CC615494FE0D7A1B28F89741467F716C43FD6A3FA4F1FD2BCFD5628907859E7ED0CDA80F0565C514352ABDAE092D20BC49E70017F9EB11E5CC68DDEB307B2191BE97C7A3C6E12FF5C76EA5D5C97E6E97FC4761EFF6ECA915AF5B0B57538821E57BD914A07809570F349E44BB52A50C776B25FA22BD69C48A790A3F26AC394CB96078DCEC93ACA916E1F96D02FE99BDC3865688308D7B38A16E71F53037FF5F5275D37781D0975E1FF4C6C8D873D09ACC2D6B88E850D8E677120B291CADD02B63B1DDC2F39576484EFC4FE31F80735A9A5B08FBBB8017BD9CD7BC8C86318279CAB34B099B22841C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000526335D8EA7498675C57FDDF401B28483C1F9EA700822C44F15543F7490F084484F177C1B524BB784ECCB32E184C73F6D6B7DF00DEAD8865FAB1555FB5C63838D6577D3B13530FD828E633824DC1C5339AC77309DD6100144BE34F250AE8757A0A64CB974DCC0B0ED080337EDED00DD7431C0738A9F5041CD2BB9B51FED604F3EC1467E4DC660988DEA1593027370A6C825E1046CA68A4FFEA01BE33718BF8CE",
	mem_init0 => "AA920A95970DCE098264160E0A8AA4F4703D82A7F11CEE561A67EA29691C4B91142ABB415402C764489F1FF912476F4941F16D7F3AF6884DB886B7E4BCAC6C6B0B64C61D976036243E3F3781DD10F940D559BB75069573A25A797726B71270B8D51926F62B0D4D5D028E7CB093326C5788D05FB1E3C21389FE0F802E011AA8C5852631878A2167908DABDE0D39A8C279F3DAB4132CB768F1C4D940DA924251AA727C5C28633260C40A9EA6B3E160FE2D58D5EDE407837E9080DFC6B15327091E7DE7B9963878849EBBE5A98E993FFD0FFDFB746403D457C7F456C03E654E4399ACE47B71C8F5A08438C6E07210BF62CDDDE0955DF9C9E5EBBEDD0C8E70602B32",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y10_N42
\aud_mono~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~31_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\,
	combout => \aud_mono~31_combout\);

-- Location: M10K_X38_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A82668BD7CDCEE6DB15343E61DDA1ED80F44D308082871ADBB26C94848C03929AE35BA20E5660056039141D57E3DAB103C38B9A6FCC61105E94C73110B762E6CC8CD0AD2F9A08EA7F0E89FCCADE927DB5C7BCF95AD7108F068A05405E0C4B56691F998CF145D6937DC17A2C4A2A5D9874047BE4B29F786B6EAACF216720120B6D4384A274F749BFA63BF4EDE5576D44590763A5D5446CDE81F247BC24DE549E06F5DE47208BAF6C91730BA55499751058E323B4E8C5C2952C2569367D808F137B9F108D18050EB58FBD24A3AD3F826D8FAE3F58899863181C5579B16436760892764A2AD7AB67FF71A59A32C20EF1C94183FAD7EC89F098ED793B238A2A75F02",
	mem_init2 => "670706F446CC9F74BDEC77F7B8CD2DC6F2A155BD67C307948BC2482CA82E42B6B7F905D022D08FDAB1355DEC476E4568D999DD2986297EB542078E4446355C7D5130F0A73A1F8C0DCBA2F853A64BD8DBC9B697671929095F3054364EE69E066B8A187ED5B840E469D7D81B9577E24705EC4829AC5D40807B34BB578828846B3A5BF54C9665501819F35B22CFB96964A5F6CABAC8B149BCC0AF3AD96FF6CCCBF35C48E97BD6F1D2F437F722B964A31952A549E6FB89AABB7AC7615C74F8379F07A29EDC9FD7BD8DB7BF70D4C0FB72607C01C558143B0A0927098A2DD77F36342C20041E04B49256AD47413715D55E8A840564F54F4C1DF1F9470BBF02D052289F",
	mem_init1 => "E3AE6C158F26E52F5B5179BF7CF65F149666830DADF38F44C24B1548066EB9312AF835FDAF2029CC9E74EB299184A813E36174C02E8E413FF19F46775BCB2C27BA889C23DBF77DB3445A95E9926A26ABA93F652BA32612F4A6A6B04BD0C6AE5E002FB911D0E78BAFF6BB40A6A43B1B7C4680D60F42CE8E0A88BACB22583334FFBC2F62A1F8846B866D10FBE16760F81B4756E40EC101C009BEC793CB9662744B88D3902B44A94B7B85AA2815F83ACDCBF752FD0F634988C7FA9331B9F1708C59B9CBE5FD4A35906D4C58008284DA364B9C8000D91E2846DC8250813BFEA0015319968D08AB2C7823F839F3EE98032F89D93527789151E68509D8D4B4C1579C04",
	mem_init0 => "833F0A1632E0779EF3FE7F01702A5525C20AD544A1D70978FEBCB8F7E7BFD42E19400D439839C9F5FFEE0D3E6037893706F771D8B82BC6E1505020506CF145537F7601C8CC05844007B9E200F01E3BF797FC779FFF924DAF5CC3FFE000D8073BB99214F2811C660DCFC59AE3A331BC714C1E1B81A0DB262C8E701FE02F5BA079ED81C7ED5FC73E101F2786260E06D47FFF66B195FF07032A985E80FF0E73723D24BBB7A3877438CCC03EB63F8F31E06C28BFFCFC06BCF5C838C2E5386983EC41F26B719CD92D206D196EB8D3F341DD774D9FB94CAA06469CE0663C80750B8E18C0BDFE7430CC6933C3BA05240BE51BDBFB6084BE082036F9FE16CF04E1D64CE1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "563CBE3C046FFABA8E73DCB38EE7AEC4AD104E7955EAEE1E3842F98C9D3A07B1A953451B73555FBDDE91E344F91F01E67ED915C45AE6BA6F729C807903FFE22624BEB2F518F5FC1048DCBA1E2641837D1CE0413C5767B2B9D305F62C7D69B26DC1E8515A52D52F25526BD9A9F81D9373C3E41AED42AE26B2DEFE91E43BE72E214FC6FA8DBF0D36FCDBCD142329B705FA06D584A23490E9D42E9FCB676FAB73C0355B7109699EFA869F3393E09B23D52879763825083BFC5625B911C5A66DBEEEB04E8D5A67CFCE389EA4B67F60C446088132A4BB279C0EDE5EB357C8C65F1D3610F2CBB160DAFBF66560FBF75803D968E21E4BFA425183668B50275BC1D92DBA",
	mem_init2 => "2A9EE1CAEF15CAB0F9F9566A58F9647209FB67069BE6225D03CC8356D739381217A181B8DF639148A5DA6463BA16A98D3272FDBDB6ED6ED2992FB29C82417EF74CC474DEBA6C386A4F58FBCA2032C5720997FF95BD0967640008EB2FB8FBBFFFEA69C85546A1CE122A2561EE2AF4BEEE3BE240C18970A1B3321C54E1D3CBFD2F39D526C865DC8BE300066576D53D1FF731BDBE6A7401619E7E112E00FECF103FD538A0A723A5353C14D07BBE5BAFB20BF3216BF38E8CCDD231FCAAFFB27AB5590CF4988D029457EA6174CD499F75F11A90DE2E066C8FD67B6FAF01394C485B091B99F83B69E1D2FF1F373AEFCE45D4A62DD4CEAFA2E9F1573B0E3F75ACB55FF1",
	mem_init1 => "6DDEB27B650003A09FD327FFFDDB9C086D0C7F241E2A306F22D743C23F2F3A52620F59D6B701CEC97FEB595D3AC46B6520846F4917BBA595C610BB6CFA90AAD705F502B119BDC8B28BF52DA4F43CE273EA9FACFA1723794D6092A3B5256C00A35F173314ADD27A10992113E17B1CF2C028F77AEDDC15221F017C3079A2B66E7EEDFBAC6023C4C67302DA76F1F4CD8AB1901D8880AEB0159A75E3CD2EE6E0BA97DE950FD51C8AFF6B5FE91C34E3A9DA7179413F36D053CDD6735EBC76FF842CBAED0912B4049E08D5F76F04CA450A28BB4E96E3FAFAEDF205C5D6FBC81E793D8BB48AEA3C9F9C3721D7BE342C32ADC54D93E32B71EC491BB27881DE957A023797",
	mem_init0 => "9AD80279A3F8C4E84ED441C4108F7E69A723714B9F430EACAAE9E41DFDE9E3600D5D7CE6FE47B834AC9262C8542CBE183D82974F8993C63E6E44CEB05D146A27A04C84E55D1070AB38B4369F1C52C3C7D6F52004CE0B00C48F53B234725F4B90708381EA1BBEFAE89B8F85A4E69AA13A2819CEAACDC6C1EDEFF317168A31BB35C4582B2B5C6BDA2BDF5CBC40AA9679B36754547FA2FFD5FE8ED7576C744E6B8E1ED18E519C77C64F97F4CCCA0681E04E728D6E5AEEACE9D118B718C6745F1D12AF3DB34791291D6FA43CDE5CD4B8ACD21CAFBF0AC4E192B829832140F4E7D91F285A9D61965CF6E110CD26A523D6689A4340AF183A6105B033D955CFEBEE5DF9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y10_N0
\aud_mono~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~34_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~34_combout\);

-- Location: LABCELL_X43_Y10_N30
\aud_mono~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~35_combout\ = ( \aud_mono~34_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (\aud_mono~33_combout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\aud_mono~34_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & \aud_mono~33_combout\) ) ) ) # ( \aud_mono~34_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~31_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~32_combout\)) ) ) ) # ( !\aud_mono~34_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~31_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~32_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~32_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \ALT_INV_aud_mono~33_combout\,
	datad => \ALT_INV_aud_mono~31_combout\,
	datae => \ALT_INV_aud_mono~34_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \aud_mono~35_combout\);

-- Location: FF_X43_Y10_N31
\aud_mono[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~35_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(21));

-- Location: FF_X45_Y18_N23
\audio_data_sender|data_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(21),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(21));

-- Location: M10K_X26_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000104140A9800C0217665536B6C96AA55552A5A599867E003FCE664B55555529F14633FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E044A35198C5C68588A549F577FF419B4BFBF88CAC419CE3336364B52A52A529998E1FE0FCFE79902A702A53E56CB579B61242901009812052DBC0000000000000000000000000000000000001FAE86A3E5E9F0CCCDB4A6B655555549555ABD52A554A536DB18E01F0C9B55299800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA9256B3CC724CC92A52555A55555556AA56A52DB1CE03F8E492A4D3C00000000000000000000000000000000000000033E6BC0F0E1B9DA6B5AD",
	mem_init2 => "5500254AAA5556B554AA5B6D31E1F8E365AB64C3F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAE11879C9B25AD69554AA8A52D552A92D26667E1F87C5B5AA5B6630000000000000000000000000000000000000000F80F95E6926DADB6AAA956664F800E76AAA4E00F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FBBF1BF2C124411E554B658F8001CDA54938FF0600000000000000000000000000000000000E116DD040AA31E07E0D6A9630F8CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFB1C9CFFF1CE4DA552C9CFFC0000000000000000000000000000000000381E819520197FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE146D800000000000",
	mem_init1 => "00000000000000003D3FFFFFFFFFFFFFFFFFFFFFFFE60000000000000000020434000000000060DFFFFFFFFFFFFFFFFFFFDD9A80000004A34423516A891DC557447CD335039A91FFFFFFFFFFF3DF3FF78001FFFC01FFE1FFFF01F87801FFE1F81F071F8003807F803C00000FFF0FFFFE03FE03FFE0F00003FFC0001E020FBFC1000FE0000007FFF800FFFFE00003F01F800FFFDF80FC07E3FFF00000FF83FFEF85F8FFC00001FFFC1F80FEFF0003E00FF8FFFC007FFFF8007EF01C1C3FFEF87F000071FFC7FE003FFFC1FFC0003F7C0000003FFFFF400007C71FE00000F7C780007FFF0BC31E007FC3FFF03C3E0FF803F0700C07E1FFFFFFA003FFFFC3FF8F0F",
	mem_init0 => "F07800000FFE03C0FC0FF8F03E1E1C7C78007FDF00718C71F8FC01C501FFC0007F8CFF8F001F00007FFE0FE3FF1E0FFFC007C007FFFE03FC00E0E61C7019C0BFFF83E7F87F03C3F2618FFE0003FFE1FF860703F803C1E7E1E181C0FFF8F78C7038E0FFFFFFFF1FF1FE3FE0C7FF81F73FFF1C7F07FFF801CFE18E39CFF1FFE0D8F0FC3E700FE0F80F003FF7FFCC380FFF3F9CF983807FFC1C07261E18FFFC80D31C01FE3C00666381C007F80600FFE7E071CF019E3F83E6003C71B819B06603878F8C698E7FE640001E01FC00FD9FC771FF003FFF1015B3F99F9C4019B63FCCF19BC699E1FF800F71285FC0FFFE1F000224E38DF87F87F29E25B0FB633719C064",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A9F82EDFBF07EBA1A04963A0485A9BC0820C6350EDF109360A5B18619AF4A485ED6B06F356120B26915ED895BA7483A1789B5318644A815725E50AC84F709DEDF351C1D3A3995D5566D3915F2E858C7759F4C351858CE90266C228FFD13A60DC91C0B38B390A270CDD5B71AB833F2E7EAD87BDA1626F3EDB6DDF4060888DA3B39B76B824FD46E85EA68251F80D28E6A80863D9E36E3A7CEF36309F0ABA2968EE58F65A0AFDA9373B9EF9E16EDB8399C8124FBABC6A95DD259EC3A724F1D422A333DE3EBF10589276C4D64A8A163BD38AA303893D9E5F3279ACEA308725218A7C1E3713339F4E62C033D9B3BCC6EDCC9919ED363BFADC1E7EDB4D53F6BA8B2529",
	mem_init2 => "3C1AF0441DDBA78F1E9F704906A6A99DDD6B0AA1F254F9EDD58D981770BED51AD57ECD9E5981D27522DED24678C5D20BDE8FDF613B09F2CA5719846FEA2E2B6A1802AAF62AA603A7F2D6409117AE0ACE7A1DFDECDC1A05DDC3C4399E22BDA8114DC37C6BE236387CC15C26CFF6C38A1B8A281AF5827961DD7C9AC5FCF49CCDF1E8185054689FC02D5B4025ECC6C12AE6142CD80D9CE34F39E03BDB2EF922726C2EE4819BE2709A1847334668F1C34605FCDB86B20F2B30F6E07B72705B841F5CF4F777131E8839FF9EEEDDBEFEF085271B1A51BE8FCD68E2EE6B752F86F8AB9ADDF9690E33AD527D6B9E64BEAF8424434441402F9128C144CEA2C91BFAE3076D",
	mem_init1 => "4D5DD41964D97497AA32E6152E86F287D4D3F4987DB37CFCFA5CE39E1C4932910A33C9386509E7CB961A4C94CF82E056127CB01A0D41F2D6204D23E56AA46679430E6E8A0CBF0360F8A67FBE6F43AC3DDBCD60A175002B49DAB397A88800AC9BFEC35B951BFCD279A5C077C359B5B9061597217653F5549BE6D41FCAA19704C50A3126AC697D2FA61F5F4A3B12EB4D4B1B97AFB6715B7F59D939DE6F385B3B2683DC34B3B562E2CBFCF3840009A037DB10A0ADBDA8B311D7F98687906B2F4FC282F0CF00FF916DFF81DF5F465AEB237B9F16DCFB4A0FEB222DCAAAE3FDDFE253B7C552118B71DC39678666AFECB416E60774CD3AC8DBA9A7F31089EB29DDDB6D",
	mem_init0 => "E500958978652F62E01C8EA4A65088F60D6C34EAAB4979009CB8EE6C782A76A826CEF19362C0CBE15AAD5090C6E50E44B16C5503766F4ABCED730F239116C490B167A10D5966F99479FF61CDFB7704784D2002F201C158E9167F3578BF18B719072541451E45F0019401BFC37DE00CE0B6E54CA1DA57283E99C851DBE91205CFBD63D5F3513AFCAB46F6EFFCED18D906B94BC5A2307DFEF141C9759D1F2FFBBB23343D052D979E138D89DDCF76F2E8C32A9DEECB17F511BC35F78C3E0E632CA80B2AEB9FC0863D7CACC1FC3C1D72C820E2CFC106899E0E22D0F030FA43416200B99B73A8E43BE82E2C6FE43B526835EE865E363165B6DEF8E774F121B1C56D4B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y10_N6
\aud_mono~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~37_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\,
	combout => \aud_mono~37_combout\);

-- Location: M10K_X5_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C307C0F3C300FFFF8700018FF8001F83C1FFE07003FFC00078700C800010FFFC31FF7F047380077EE0F203F09CF831BD80F90531C3BFE7DF310EFDC0FAE2305F9F9CBFC84878C9A67BCC07590E10AC4E6A18D673849CA16F4536EF6D0DFAB2985A7E6C1EB5B1BE1053FD0459B0B6D9E9242E7FBE16D1981B5B5F0D24D06CF80F42C80D646F95B7B1E0728782290AEDE8EB18F9383DCA1F1FC166ADC1500F5FE",
	mem_init0 => "7FDCDA3A7405056C91F237C38F8872186DC30DE252B133DC41261B49DDF17D5A8BCD16FFDE556199840B1D8A93DF4FF438A3D10977D61DD60BD0CC2C9E39C2CC19C1F25EEE046EDC5D7B2762409D3007A4A488ED20F92B8761EDD690D99C54EE6F3367893FFFE3481E2772F94710D9440DE4B1F580244A14177D4D786577E2E71D811B5608084613E99AE3A633A335A673711999A016E3558D2898B3FF7CEB47342BA88A2E4B130476C78E4B72F65224F2FEE6816384F3E61931AB3556B39E44A2420A0D7392625CC3A608846D04CF1AB4EEE3393A6B10F7AB0E5449C0C9C310A609E23D91735885B68A8AF81D66C0EE667545AC41DF878AC03BAEA7CEFAE287",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "652E4C510DF9E9DE347CE53191D784F9669F204E96DBC8A9C985E8869033B5A1A533E231849CED544E9F5E394277563AD65FA14B333EA52BA0CF5C3C4251CBB974D903DE5757E6734D7D6637343ABA759DCA8B5E6397AEA2EB318D4ADB1C196969D24F0699FDF4C46CFDDC46C95BA9E41A14A88BA57A6ECC57F0FB4929CEAC36F882163BB4C202C3ABB6061558496C9CA8B2938383F761B9968FF00C5DA173EEB4FD090FB0C1DFE730EB834C07157EF2AB1F70D69A07F380623602BCF14B7108F9FD9C4ABB330190C33652B6F2516EB433BB33766C76E7DD8850763D5060AB1392F2EC2B5618335F5BA26C5512A2D785E03175B57A33A6D32345FDD6153E9E7F",
	mem_init2 => "ACFA5F05C2C166EBFD78D2AC23F7A1B2AB78C0278F2C7AF55C8ECADD77FF46EC73AA383D04C109B243E77805C612BDDAE8698EE9B0D3328957BB0606BF5BEF26EC6C99F6AD18FA7A25189DCEC387BE1485F3E69AC70E1D09EDF9CAD3B98D5400B61D92D8C2C6FC9DD17DF7C27DBD68FFA0D637F59DF6540EB2AA537D6B4E1730381A2596BF35DDA6B9A55B13BE801D45CC28A57B8F309A42C32F0F6D3EF87655ACE47ABC8063B4A2E5EFA73CA690B0FC79943575A87FB4402EF0BEDDFC80EFDEA20B9DD9F7934D56EFEF24B83E4B927C5A82903D61F9212FB67BE274786B5E601221761988F1C4D77245A40D533C179F104F71A05FB155E2147B5BB0F241AF35",
	mem_init1 => "0C70706C71260C87BDAC118087737997063FC1142AAC7E2E8A51023F1EAB2CB997F6A6406CA46F347D03FAF3C28D5BDD9A18B530D0E7FCF8A69F3D7D7E0FB01393F7789BFB2F2908E810E9BB42DF36ED5958E2B1D88F00831B48015383E43971F987137CFE340309A2758F73BE1738AD1A2392E9DF008F7C96FB668E3EEACD4FFEFEFC4D6574EB364CE21D3758E28A6E2F11ABF3311EC43C68BFFFA3771BF2C86FD28E8D96033D1723F77879B91A866AC8F90E44AD724942B3D04743EB03725FF7E77507D3DA29A5B5812B1610229FE4AAC9881D5C6EFD444FA975824FBE0A929A795AC5CB137B73126991B4631FD2C9D5A591003259F0404DC4ABE09FED1791",
	mem_init0 => "1D45960988969EACB4DE728F6BBC9F772F04953D0F936C88E625263794DC5949C5ABA9FC4AEDCB6563534B97D281E9BAAC94F66C1A51992B90594CFDF49B5BBB2BB14D2C3ACC99444EFCCDCBCFF26354B8AA403D84B973DEF79D87E2A23E74A2DFA9AA344ABE686AAA0396112D1218F1EF5B96326F16B38C820251977F262AC26FD34A826032F40A8CDCA67E2EA47F6536619400356577AF1DF8F91E053C5FFF79F3BBB831799F11509D345AC1670F7B6C2FF9653D90FE2F8538EC78C94C5E30659EED3EC05123020DD3C5E131CCF7E4B121B1F252A0220EA0DA07E158DCB34E5C25A898AAE52ECA183AD1EBDF23EFC0B68402648C227634F3323F9A03C77C65",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C012353C1D1E9C7E0E3FC8499CF03DF1F72C25550D3F0067CCEC7FF38068F92C0000FC01F0F19EE4FC0FDE02434E3C07027E007FFC1A20F49F247E64FC1C03FF6F8AAF10731F1903F8FFFC7FFFF00DF26DE726318C92350CC01FD41B680E3C3CDB31E7F1C38E00F3FE3FFC0064F0C0767C73D9A40D7F36FF74847DF319371928F824F8706AE4420201CF1E1F07E30FCFC30653993F1E0E713677651CD4B356802C0E1CF3EB30326251C070F7FDB0FF8E7C7FE0FC66AF968FCA7079E0905B9D601C95AD23CC63C001DF1F9C83C0F3F0701CF073336EE7EF67026BC052A39B81FF5EC848871A1C598303601FC38631C06919ED43FA41CCD3835832C00A67C29535",
	mem_init2 => "C80308FC1FC063A80CA9E02A63632978A9F6ACC9AD4F02C0D07E54BFE5CE6C002ED53B296459930DE66794B4C8D57379538CD9C3D2F54193E94EF2A4970E8D803299D90DE8564BF6C2A964C30001635A34E16999279BEF275FCC1C9F9D014C8199A92A8F455815583B034427996B78828722BC8DD35FDA0A877DBACE7A08223074875209CE5CED3E929E198330E60DCA3C9BEE306EE67021D88148BB5DA53F8D140E1D37F95D5DEE47D1971F7E46BBC8452236D8299C83FEAF223D33CD24D8FCE325E17C980712033A57C458C0CECE3E593B0A1309CF06C184CCF4414CD136D3900A5422B557616695CA637F1A1A3AD1B5DC4F025787B4E2D99E12FA4D9C6EC6",
	mem_init1 => "A73E550FA18331A0EC6FD0EBE6FCC54DF875121137BB90B9D626AF20BE6938013B3199B52F1FA49E7614E34FC08472427080220E7584B1B9A6DE15342AD96EB95D8363A437F832213FB30893657A01F37ADCF6B0597E667AF20C09D8C233ED4A66BB858D7E213B782A68F279618430A761826F71249EC83F08E36446DA0BCCCFF839D6817D6D9B66ABF1DB223003D521249289F8FD789292B25C1AC31B597524BCA25463A1FF49B01CCF15188859696438D38CD5B008CB185CDE0571A9A3C2593D4E0A95C250E8E29EC4860D76B78B434FBE0CE1D0C8C406BAA12295635D15B8104C0E8653B5CBE199C7711AEB145A120A79107373A8505BE52E137C68122724",
	mem_init0 => "CE46F8913634F6A083BAAA44969F803D90945981F344FEE4EBEB9E23519A7158151687A2418F067D3ACDF7B712EF2B1244F2E38D04A5B7FFB874D202CBF49AAA77361D2FCDECE9F7689198D653FB45F4E8313E85E105A38EF9CAE3D922EDA23FF76358B251E52B43F87A417E57308BBF6E05C98023BCD86D91FCF256A2B52240816ACCF5CFFC2185B772FA00F1EE4304D3DEE3D5AF8570ED1BA4A80F065295A5DC9D8D30477D6CDAE9EEB207B97B4F4220A63C552AF51EC31FD04CE2A058C9E5C0E3D290BB79FAFC527DF666F5DDB02C4543991F96351BEC286B60EEFFB7511798C39BDAEC8C25AD4729C8CBA0CF6138FB79917DEF9949C1E508D71DE8A84603",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N0
\aud_mono~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~36_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~36_combout\);

-- Location: M10K_X41_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0F9E0FFF82001FFFFFFC1FFFFF807FFF80003F807FC7003EFE0703FFC00FFFFC0F80FFC3EFDFFFF8003FFF0007E0007F7FC3FFFC0000F8BFF03FC0007C007FB803E00001FF1FC05006BF8FFE001F80FFFFFFFC0F0FFFCE0007FF00F1FC7840FF000FFFFFFC0FF007FE0E0FF9E000E03C0FF8FE0FC006003F80001FFFFFFFFFFFE1C0F80000000FFFFFC07BF0F7F8C01C3FE1FE3FFC3E0000CFFFFFEFF0F007FF83FFF807FFF0020FFFFC380FFFFFFF00E0FFE0F00E001F000003FFF1DFEFC0C3C3FE300E33FE31FF1F8F81E3DFC7C000FC0000FFFC003FE00000F000380E03E0FC61F83C783F0FC1E3F8003FC1FFFFFFF00E700E043801C1FFE3FC7FF01F801F",
	mem_init2 => "F0710018FE3FFFFFFFFC18FFFBE39FF73F8F8FC67CC7CE3319F31CFF93F181FC7F1FF0007F380FF1C3FC30181FF83CFFC31E071C33E1831CC06CCE067C7FCC0C03837F4C8F61FE09C6DE0261FF73FC1870C30C7FC21191DE3C080FC780F1D1D045475594C6CE98BE105CF59B51A1C6651C52EFF70E8EB954F44974D3E517208A8A7DDD14603B36CCED000577C5A5C905D2D17C978122EAFEC9E9FD714D2B571E030BF6467EBA50E087672D2327ED99502E60AC755D995984BD0822C2C774D4B18418A6E56864F4E69923CC06CF9448E26F022EC53D26AB93FCF82B50DECE2A39BB440EA7E7C3E7FC15ADA8E6EECD2416D13979022D67EAFE29E3D2AD213B5B9F",
	mem_init1 => "2DA16C84122AA1B0A83C964CEAF77FE8852472504C69673D3544C48890E74D9FDB8D26845010EA49A1D6FAC4245AB61372EA9191A7FA49D024610A0E02D7CAC7C8A459C0CCA279722D57C629C836EB1E41004E83802A91C146FFA4C97211182E4D65212F17D9180724C29AEC999836825ACA396DBB11EAADD0F30A54AC2E8DF5536FFB7905BF00C11979D968CEC350B3279EBD453D47F5944EBC29F8B2FD4B8772C3D13EF5585C4B08AC453706F4C4233DB91106584AC32557A2A12CE688AE3C297AA4F67809CC673DC33CC8B1975F3C600730FBE70EFA105FA4ABC293D344E558D637942C2B39F4732216E8DF32CFBB4ACD224DE3760FB0EE88DA2E65CEFE16",
	mem_init0 => "733148CB0BAF01B595633992D1496E5132159E62C5DF9A8E91B63A87BEB66F773768C2A7881F6193F8F8287CF3F1F0533399F48BA2C6C6468BD4324E1A665B589EE6F14640BC3B556BFE6C78FF7D35E61282B3089CAA58DE900000000000000000000000000000000000000000000000000000101B02510313F43D4B8C71B6932B4AB5A56B4B4CC3C7E03C38D5DC1A32939020C8C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFB5AD294BA357974548CDB27CA912CD52592B5B4CDB38E738E67F59B1ED874607FEE233E54E70691861C199C6B845EEBE2B449B8C8EBC17F08BA8A5E1CF03E6AF0721BA40F68824020370800000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "88F752365D96179D03A2C5992A6F8F31EC7EC43B278491060BFC375A7C3580C66C0F80909556AE02D3A8BF3638D1EC2E3536F3309DD12BEE143675B0A6C24E28B85F70CEA50963256D55302F8B39448FB6C4AD0D0838E1C9ECA4ED7C047F10D2EDD40452C30599DDAC828A4476C11F2B869267921C8A4910747C46C7D3BAE11F13F8F33F9370BFF99A1041FDF321C7459ABF4C54B8BCAF0072B9CF9E45F039F7A33CB49DEDABBE1C755982EDF22AE070E15812B0AF00AF4F8DCA77D5FB40B6FE8B81DBCD018A731A17A52C5E9ECEE1F46308B3698F1338EBFBF0954FE685C79A4C4858E56AB1CB9CAF1CA6ADCE29C376FE5BCF437B793958EA253657CA7890BF",
	mem_init2 => "39A7F29D09949375ADC49F85C78CD0005E1AA926E4A83A29A6E13AEA6C4580B5CFF2AF49C5E855A7248F16E815124B58C654C6276615912B425B144C511C599FC0B9B493DD9FDA67B951450606D7327C89AE5E7642FC08D05F0A81C6D59ADBE3C64D6F4C19A22A680FA123BDFA42CB999B5F6CAFE7AF118551B14F33CB7B258BD75E608FAC01796B25431ADCC59DD665BACD2FB74C6FE72457EF139BE4F0B7C029D7D9E936852DE76A345A227D8443194B1C89AE2B41D505EF2BFF3B8DD7E3902ACC56EDCF6AB35FE705E0308A7F49C2E13E58C89700655A00CE30BB087BCBB681EFA37D1CCAF8749770BD8F153C13D699E1371667A27D83F98DE9A17AEAA27B",
	mem_init1 => "336DF02820577F971E571D33A473544A299EF71D76F12F7109954BDA7B8149B19CA0BC228B90B37CB4D46C3DFA96C0C438C5B9C3A72367C5FA4B865641560D4A07594E618B291831B5D40F1D6B4640BB6C29B63D06D791057780C21CE8039044EF8715363A5E7393946BFC392CC2307DDFE7337A727D449BD6C695A97FC136E9643F834AFEBD3C483575215A0289B47B83056B1445BFD78C35D8EF9A4296E209E0D3E878C6F9726CCBFFFD83909F9C79F284A78252B9ACCE3E5AEECBC4E1184C243DB0D4BFD8A1534E51A38F529B299CF7137CD779C7782832CA406E2A8F8754AF048589B372A764AF04311B1F889FE985ADEC6C7DBEEEEF4E226D5E9F46D94D",
	mem_init0 => "2A9D74A9AD9CEFA71E92F78A6855D245BF0B00763D5216E54AE3BD32BAC1D4D25B706C45EFC947DB25070A0B099986007C64C1CC51066328A676ADCE8BCE1A9F5A94D091A25EB92A7DD62ECFE7CBE1287F968D2FA29625A40734D9C632B711D2FBD8998DE97E41615B319D1B0FC067ED986CA316740FF1FFC8B9A5F02226462072B110A71DCC122A6498858DE2D78B55A6C8548CD16A24A507885FC315A9CF5B3466BD38120E119137B7F926A8FE21125AFF68F8AFE9A5FAE348A5A31874221DCF22FCE03073EE56A88A14A3DAC19AE9F6EDB71006BDB7C444756B12EE53D24234A2D332F8978449BACAE9F36E48BE8495F63AA82D22D30EFA6F871949AF995F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y10_N12
\aud_mono~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~38_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	combout => \aud_mono~38_combout\);

-- Location: M10K_X14_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5F22BE20E3347A4AD4C9886B268E18D7C6FE6F6A53A4D7409B4A0A0CDF52590DECB39B8D55DA16BB3CC8CF7562B5EF3E0CE4343EAF160C67E64029BAEEF41B3013AD6AA8FAA3B00BB5F07947465AA32EC287063FE0EEFDDE2279D050C4C40DE081A03E5A7120943C72DD71C6D4C9EB21FC31B61B3E4E33DA53F86DD558ABC240D88A2439C7E6FFA7BD68952025F283E8396386A68BB9B8F913073ADABD5097DC4CEE6C49CFA93AA75940208B95BDB3C3927844551A49B9F5C7D8287DC7AA5C80AA0AA99C0B17931936017FF33BC18448E7C6A403CD91A2FBC78314A818BA93703C0AA10D098EE479A59489D84DBFE3ED0D6BA8AEA659DE896FD5740144B51BB0",
	mem_init2 => "6F9BE6B2FCB50C07B5C94071B4D86B4D66EE0A8E02E1910B16DDD01E52152DEE72EB77C7EB4F9E1B899517656F8233FE725FD81EA6546662903D4DA8BBE375C566AC1834DF41B845042987AEC8175BDD8527FF8F1E19ED3E000B775EA3C0FFFFF293BB77D7E0026CF9EDCA61CEFD365E78814DA2C61B8ADFA6835CE1B8B33EE9F319594A83BE995900027E133037FFF8E5F60CDB74008D3A7BEFB815FC507A497A74B03F12A8CEC4F8B81CE9E0D98975B97201359C31FD504B290295E2B810B7FADA0EB470393AE340A5BA688CEFCFD9B43D916D32D59EFCCFF7C008C09298D90FABE02C609078DE2D9286794181D3348D210B2E00C95CEA4616F1E199EB9FFE",
	mem_init1 => "67691500DF00017AF7D32FDFFF4C141DD30D3F9A9173A867039D00DB6A574D8B25F6B2A1DECD44F8656E43082C1C36AC114BF17A4CC034B2E2D517D1E154375C1E646B2BF50AC3AFFB9D4748A4D5306567EEF960CDAE6EA2E890F5673549E73AC0E554148107A37BF5E2DA8423A3EDCF92E215D1BED35573E075891D2AC6DB1F31829E81A1A89059D3429BE97E8D1D5C0E7AF1D7B0282DA588C05A81C0994E797FF881150417415838F52F51828A1D1E7F21B30039CCFDDB1F52DD08FAD47E8AB35E11E64DCA061D101DE6A2F8B45793774B644A34010C3E23072BA19166D4DBE1F63526D9CAA2B02492B89C0B7788B9455CDEFAF0022EF18871239467B6103C",
	mem_init0 => "D947DCE46E0DBC2EAC3D4FA48DAD89CDF305D305246AC4047B1B2AEB4A6205995CE53113ED6CB9C768B690B0C07B0519D4F0FECB5FD6082CD5793AE1AD1C28BA4E8E0E410C63C208339FC386667F81AE28C56496DCF9866D2B68143D5E045D78B765A6CE6DB3A758B9E1E40B58458364D99DA56DE75B18E528C2BC1DE7E60E0521FCD7C20436B374CEC026F4F9F353C4F8954F09A1FB4F25D6436B4E861E390F5019476D608E624E5DF18EC68E4641E088262584CF3F884F3DB9F540871F251B25F9BB55FF9966B9D6AE9C3014114469A3965EEE3A03F2975F268849CB63824889ED075455BF2034E2B9109FA5847A16E036B0B53912F57498D06EB9E91D8ED4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6AF00D25958089F6FEA1A520B0BBE84434E4365437EB62F1750E9D4EA6831CF880EAC8A58ED3F158AB02A4DD170F72469FC7966885660847D58D321942D352CCE6517173CC933C859ED60571B0E037D95E561AD63DBE949653D143EB1CB84EBCCDEB088AFC9F56E4342D7513B6102F903378E3BEF4D743E9E19E68605A14DDD328351A05584630A9361C1CE161C501D0642A92FD557E8FCA12A38E68A25BDBCC8C870ACEFA9BB11D30DA3726B6CFD99C59C05467124D62B333410865E6D82C2DBF082757AD316D5795C6E0380C2F69992E466C5FF66BED3CCB920C4137AB7004CE0042489BD24FDE71413EDAB8819243F8748F47A281268EF689A54369EB301D",
	mem_init2 => "AC9A70BE3F4BBE0DB9F7DAE542F3FD817AE0503A469FA160695DB4D1EFD3656D994074E4C3D4097F11CCED4C3150CD5FEAB83B9ADCCF32CBE33BD491DE28BE00A093410C7A71329236A2551FBDE87E6563FA426FC811FD24725B8B12445A81B3BC5620BB7D9131493D856B7A3F465EAA8E56880FC7E0CE02EB462EF49F47DABD6DB6BA23DD2EEF120C2F0D13CCF6BE33FBAB73289F950AF86E8EB8C8A6A96CED994BC5B100E0B21079D3F06BBD3B9BB12543A3810611FCDFDC0232537DA613B87EB182A00651C59CF850B99FC2377F3DA5B2AE7D98FC465686EDBC5837B1EFF2DA3DED054561E19B1CECD65D8D77B5657BDE36CC37ABA78796C726BA6D70157F",
	mem_init1 => "6C5CC6F5B670256EFD7FEAFE115058549DAFFBE3D66AE10EA6709E0F5C61761B326835824BD6B386A8D10C35DA8FCD6C0B529782918BE0FF005B4EC9F7B0DBEF8FC434ECAC1BDF730691D8531B30F372A2485094E45670CD8B0017EFE094737BB55CB814C06148C308CC7804340C817D3D0F7B984B58AD0649AC3A2502AE90D21A8F2EFEA1E475757C74EF9100175DE12B65D9E1BE17764239DE4E86789A111133659690086510A1D3455033A4B56BB428A54225E215916EF487A2523BFA669B3BD5236C46BC5A728438616A94B3BF75D761FFD05E9D51BEFC03D52D9DE202F8031B83319FBE3DB9D23DFFEE7AE0A959B1CA2630C7059952435FFC6843633140",
	mem_init0 => "85DF9826BAEBE5DFF0FEFF73A9B65C25C015970580774C79FE3D2BFFE1D2F4040802050AB079B57CBFCF803E2017911FCBE760E4F8B4E59544187820F1100553FF7007F7FC01E03FFFFFFFFFFFFE3E0FE000001FFFFC3FC70003FFFFFFE7FFFFFF8003FD780381FFFFC3FC07C0FFC3FF8001E001FFE0F8000FFFE00000A0A001FC01C3FF003FFF80001FFFFFFFFFD47FFFF80E00000703F0F87FFFFFF0008003FF7FBFE07FF4003FC03E0FFFFFF0000FFFFFFCFFF83C07FFF0FFFE0781FFFFBE0C000000181F0001F8FEB80FFF41FC003FE006B000007FE00007FFFF81FFF1E00005FE03C03FF9000183FC7FF803800000FFFFFFFFDFC001FFFF0007FE07FF1E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y10_N6
\aud_mono~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~39_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	combout => \aud_mono~39_combout\);

-- Location: LABCELL_X43_Y10_N36
\aud_mono~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~40_combout\ = ( \aud_mono~39_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (\aud_mono~37_combout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\aud_mono~39_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & \aud_mono~37_combout\) ) ) ) # ( \aud_mono~39_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~36_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) 
-- & ((\aud_mono~38_combout\))) ) ) ) # ( !\aud_mono~39_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~36_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\aud_mono~38_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \ALT_INV_aud_mono~37_combout\,
	datac => \ALT_INV_aud_mono~36_combout\,
	datad => \ALT_INV_aud_mono~38_combout\,
	datae => \ALT_INV_aud_mono~39_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	combout => \aud_mono~40_combout\);

-- Location: FF_X43_Y10_N37
\aud_mono[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~40_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(23));

-- Location: FF_X45_Y18_N32
\audio_data_sender|data_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(23),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(23));

-- Location: LABCELL_X45_Y18_N30
\audio_data_sender|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Mux0~1_combout\ = ( \audio_data_sender|data_out\(23) & ( \audio_data_sender|bit_index\(2) & ( (\audio_data_sender|bit_index\(1)) # (\audio_data_sender|data_out\(21)) ) ) ) # ( !\audio_data_sender|data_out\(23) & ( 
-- \audio_data_sender|bit_index\(2) & ( (\audio_data_sender|data_out\(21) & !\audio_data_sender|bit_index\(1)) ) ) ) # ( \audio_data_sender|data_out\(23) & ( !\audio_data_sender|bit_index\(2) & ( (!\audio_data_sender|bit_index\(1) & 
-- (\audio_data_sender|data_out\(17))) # (\audio_data_sender|bit_index\(1) & ((\audio_data_sender|data_out\(19)))) ) ) ) # ( !\audio_data_sender|data_out\(23) & ( !\audio_data_sender|bit_index\(2) & ( (!\audio_data_sender|bit_index\(1) & 
-- (\audio_data_sender|data_out\(17))) # (\audio_data_sender|bit_index\(1) & ((\audio_data_sender|data_out\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_data_out\(17),
	datab => \audio_data_sender|ALT_INV_data_out\(19),
	datac => \audio_data_sender|ALT_INV_data_out\(21),
	datad => \audio_data_sender|ALT_INV_bit_index\(1),
	datae => \audio_data_sender|ALT_INV_data_out\(23),
	dataf => \audio_data_sender|ALT_INV_bit_index\(2),
	combout => \audio_data_sender|Mux0~1_combout\);

-- Location: M10K_X14_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000000245E071E1C3C3838FF000FFF007FC03F80FC0F83E1E1E1C38E38E31CE318CCE1C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87877CFC07F87387FFFFC1E1C1C1C1FEFC03FE383E001FFFFC0007FE007F01FC1F07C3C3C3878E30FCC706780BFF7E077E067CE81FFF80CEE70080000000000000000000000000000000000000E4CB7AC90000FFFFC007FF00FF00FE03FC07F01FC03F01F81F0787C78E38C633999FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDB552000FFFF0003FE007FC07F807F80FE03F81F87C1E1E38E38CE673300000000000000000000000000000000000001326800000007FFE007F",
	mem_init2 => "C03FE03F80FF01FC03F80FC0F83C1E1C71C6339999FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5EBBFFF0007FE007F803FC03F807F03F83F0783C3879C71CE63398000000000000000000000000000000000000000D8265E9FFE001FFE01FF01F03E1E1E38E719CCCC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF1BF04673EAF68F3807E07E1F0F1E38E739999980000000000000000000000000000000000080A3C5BB907E0F0F1E38E731999B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF633D7C3C38F1C718C63333000000000000000000000000000000000002091CC9B6D297FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF21F000000000000",
	mem_init1 => "00000000000000002A2FFFFFFFFFFFFFFFFFFFFFFFE10000000000000000062C3C0000000000210FFFFFFFFFFFFFFFFFFE32BA80000019E3D6CE362EE2E522838781241C79279FFFFFFFFFFFF3DF3FF7FFFFFFFFFFFFE0000000007FFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFE000FFFC0000FE0000007FFF800FFFFE00000001F800FFFDFFFFC07E3FFF00000FFFFFFEFFFF80000000000001FFFFFFFFFFFE000000000007FFFFFFFFEFFFFFC0000007F00007FFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFF40000007FFFFFFFFFFFF800000000003FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFA000000003FF8FFF",
	mem_init0 => "FFF8000000000000FC0FFFFFFFFFFC00000000000001FFFFF8FFFFC000000000000FFFFF001F000000000FE0001FFFFFFFFFC007FFFE03FC00FFE01FFFFFC0BFFFFFE0007F03C003FFFFFFFFFFFFE00007FF03FFFFC1FFFFE001FFFFF8000FFFFFE0FFFFFFFF1FF1FE0000FFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFF800FC00000000000FFFFFFFFFFC38000000000003FFFFFFFFFFE00000FFFC001FFFFFFFFFFFFE000000000007FFFFFFFFF1FFFF8000000600007FFFFFF07FFFFF80000FFE0007FFFFFFFFFC00FC00007FFFFFFFFFFFFF80001F8000003FFFFFFFFFFFF800000000000FFFFFFFFFFFFFFE000001F87F8003FFFC00007F00000007",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "969DAD6476110239484E597955D98D80D5E4BE37A4E2A5C55E055D879BF466236022787CEB2F849B3E9696A637F6F16C4D68F11FBDCF390451D97AA14358922CC4E6FC2F903D348CE560A7FC852CE672CAF091B290E72675E0A8BF0FBE2EF11B1A31C4D5A737908B500482EC3C30125A11262501ADD1CFED893AE5066FD237E603B244F26D08A0F13315E1DDE2FF59A6C7C8C4F41B509A1D04BFAF9841C991280D3B3D97EE3CDAFCFF18EC8C462D61B4EFE9B26240D7B32C9668C971CE5168AA976F163DE0B02890972046B359B4EBC4444DE952EF5176363C2A8FBE2B56D4E73D504D4BEF6F262238BC7B1307A7EEC2549BDE00D0BEF4C1D9EF2359279DF60D",
	mem_init2 => "32DC4BB00718EEF8D365FB8F4CBAD98B241342E7412F4019A2BCED6D75236BFB40CBB3E4F9B57319D5105843C16D8FDB6F074FAB3CA44660274DC2B55D21E90E40A1E2D783713FE774315C567B82BD541788540DCCE8FFE9FE75A8678BB7EF09F0BDFFC41E94601FEB7DBDCFFBDDDE31A8F0062AE2A49E64C33013B8CB7CCE23584743760AE7E5809C6F67261B1248059D83F232D2F00BACB58DC28A97D5DE0CCFF320EEC9C4018895585D0AF028ADAF5E826492B52056D9BE2DF21F09970F9B62519BCEDBAF1B708BD00A3D8986B24FFC058E4639536655CFBD3E273C8F872D6809D773B776BE28EF2B23447C889C4847699F16CAE506817725075884703112",
	mem_init1 => "A2CF5A82B70CD556A80BFE67E7AAE4042421B1D0666901BE86343669C149DA2B4E76B344F530B4EEE7230795977B41A4A2F0A033F8DEE7EBDA37BDF711551FBD9DE414FDAD4A85A226BBD33DEE5036B12B63E3AE468BF0861518A9F571D40861807E7220CFADA4B864FE97E629B7FCDDFAA9681AE6B89DF2078AB3F402B7DF651C69A41B0249FFCE197CA7E9813F30E3A5680FA452CF33F5A1F1AAC9588FF36354CC23B4D971C8DAC6D720736B275570FE8E75CB3B45BBECF175F03A31F551483EE7239A354D1027047C229BB6920D677D901E7AAEB00E5DB9983D2078800321A124A193AA59B9B1ED3BE7801C7CE71C8708658CBABFD16470DCF34889DE2F06",
	mem_init0 => "02691F3B88EAE67DF4FFFFD673BE1E02460283C0415EF87BBF7C4977E19EA83A010005049C3918BA5FD6841F000F304702B04244FC69D3E04208F418FBAE0553FFFFFFFFFC01E00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000703FFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FC00000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFE3FFFFFFE000000000001FFFFFFFFFFFFFFC000000000000FFFFF807FFFFC000000000001FFFC000FFE03FFC00007FFFFFFFFFFF80000FFE00007FFFFFFFFFFFFE000700001FFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE0003FFC0001FFFFFFFE00F00000000007FFC07FFFFFFF80007F000007FC0003FFFFFFE00020000003FC03FE01FF1FFF07E0000000001FFFFFFE0FFFF000007FC00007FFFFFE1FFFFF00007FC000000001FFFFFE7FFFFFFFE7FFFE0003FFFFFF801FFF0000FE7FE00FFFFFFFFFFFFF800003FFFFFFFFF03FFFFFE07FFFE00007FFFFFFFFFFF800001FFFC00003FFFFFFFFF1C0000001FFFE00001FFFC003FFFE00001FC3",
	mem_init2 => "E0000800000000FFFFE0000FFFFFE00001F003000FE0780007FFFC00000E000003F807E0001F800000001FFF801FFC00FE03E00007FE07C003FFFFC001E0700001FFFC3E0FC01FFF01FC000000001C00E00007FFE79FF8F07C1FFFFFFFC3FFE0F803F81F01FC3F800FFE000007E0007FFE001E30000007F0001C7F80007E003878000FFE0E3C1C1F001E007C00F007FDFFFFF80F000E3FFF801E00000F803FF8F003E03FFFE3FF801E003FF0FFFFFF801FC1FF8007FC00003FFF87F87FFFFFFFFC0FC7FFC1E03E03FE01FFFC0F003C003FFF8F0FF80007FFFFFFFE003C3FFC7FFFFFC7FF03FC0F9800F8001E00F003F83C07CF87FFF87F003FFFFF00380FFF83",
	mem_init1 => "FFFF0707C001F1FFC0E3E1F83FC1C0FFFFFBF3C07FF1E00FFE01FF80070F03C3FF800F0E3FFF1F9FE1C0000F001F01FF0780000071E000000F8707FFFF81F8E0FF8783800FE33380000001CFE30FC1F3FE00F8E1F00000E00F0E1FFE3C0C00FF3B8FFC1C000E703FF03F02063C000000FE731FF0FFF01C3FF1F1FFC0183807FF3600E3FE7E3003E018CFFCF0700000000FC7C61E19C3FC7187CE07FFE0000E3807C1FE30E3FFFFC3C7FF1FF0006038FFF3831C0D87300FFFFF1F873F07F33F9FFE32639E03FC3E1819FC67C0F007987B600C00003538301E3CFF80F26380E00034E70731849800F8E1FC6639CC01F94BF8E0399873FF9BC70FFE189C7FF1F635",
	mem_init0 => "63C7CFCFF7E6CE3FF0767F18CACF18780E0DB0FFFF00FC0FFDB70C7C0E72673B380398FF070F0F99E3803E7164CFC7C7F0CCFF9FFE223FFE67C7C67C93FE338C1F001207F0C7E4E00EFE30E61C7033601F00E5C7FF087FD3FDB1C19F1F3307FFE3FF9FC00001547E38DBC3F1B3E656681FFF53F3F82B3E319CABF26C92479CFCC9C9F2539C0B87FC656B319E391E259E3807C653E9A5A1E1FFF3E64B400087C73F8195560003F8F956946C4A01CC355639C73F1F32AAABD4CF03581F7DBFE47F0E20344B7CB1303CF349C1357F8CC755500CE652732DB73C072806093F8FC3839572A34FF349F2A7FF261F8FE40D30E993E54B0AA4AFFF1F5500C7B0D5E780E6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFC0000000000000000000000000000000000000000000040FFFFFFFFFFFE00000000000000000000000000000000000000000000FFFFC3FFFFFFFFF00000000000000000000000000000000FFFFFFFFF0000001FFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFC000000003FFFFFFFFE000000000000000000000001FBFFFFFFFFFFFC0000000000",
	mem_init2 => "000000000000000000000700041FFFFFFFFFFFC000003FFFF80000007FFFFFFC000000000000000FFFFFFFFFFFFFFC00000000FFFFFF8000001FFFFFFC0000000000000000000001C7FFFFFE000000007FFFFFFFFFFFEFE1C3F000000000001FFFFFE3C0060FFFE0001E1FE0E0001FFFC300000FFEFFFFFFF0FF87E1C1E00700000E0F1FFFFF8073DDFFE70E64710007FFF108E79FC3C43C3104333C3E1B01A3CCC8C4DCFBF25CF626EE1C701FFDC86F1ED55000003FFFC0021FFE0039FCC00FC7C01F3F0E000FFFF9E31801C0FFFFFFFE0E00981883FF9D77807F33FE031F9EC38730003C3FF3FFF8630E56ECFC07FF838C3369C7FE006096FC30BFF2AED098",
	mem_init1 => "9238FE130E50612ADA75007FC007C008F800FF800FFF803FCFE000FFFF8000007FFFFFE3E3E0000F01FFFF3E000E3FFFFFE00001E3FE7FFCFFF30FFC1800078CC842387CD660024F877E7B13840E6406900E523F130646D93B33B2A5EB92D8A7FC03FF03FE00FF007F8007FF8003FFFE000007C3FFFFFF8C1E607C3FFC3C020FFC7C00FFF1C0007FFC7F0F8004E070F863FFC01FFFE406733FB1823FC0D91C0FC30661E3600199F6CC4CC723EC3CC03FDFC191B89C1D0D80D846500016ABA146FF8007FFFFF00000000001E031F07FFFFFFFFFFC1F8001E03FFFFFC0007FF0003FC03F801C07E07C0FF3FE07803007F03FC038700F1F0C13F8007F800FFFC0FF",
	mem_init0 => "F031E03B07FE7F1930D097F8E98B699C001E1C1F71EC79BDC01F71C900E0CE10BC517A80081F7F83F8F8287CFFFFFFFC0001FFF03FE01F03F07F0FE1E07C7F1FC3C0F07C1E0F8780C0783F1F80701C03F8FC7F8FE0E07C1C000000000000000000000000000000000000000000000000000000007CC0C0CFE043E01FF8007FF000FF801FC0FE07C1E0F0F1E3CE38F638CC8FF66CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007F07F03F83E0FE1F03C0701FC07FC01FC0FE0FC1F07C1F0781FC00FFFE00000E7F3FFFC3E1F0700000000FE7FF1008FF003FE063F3801E3F00008C5CF0F8E6B9DFB4F793001857FC0000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y10_N0
\aud_mono~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~47_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	combout => \aud_mono~47_combout\);

-- Location: M10K_X26_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF07C003FF00FFFF870001FFF8001F83C1FFE07003FFC000007FFC000010FFFC01FF7F00738007FEE0F203F09CF8003FFFF90101C3FFE7FF3100FDC0FEE2301F9F9CFFC0407BF9807FCC0761003FBC0CEE00F633909C81CE463603791DC8FE00623F3D9C8484F63713919CCCFEF6437119FFFC0E677139199DCFE4263331989FDC4607737B9988CFE0623301098DECEE23301198DCCE4642731099CFC867636",
	mem_init0 => "13D89CCEC66773381FC9EC6E27A13399ECCF846733B1FE9CC666737B1989C86E6F673381DC9CC4263713919C86C646733B9BC8486E673F21B99CCCE4E7B3B09C98CEC672731399D8CE6E676339BD8DEC26F73231905CCEE16213DBD8C8CC676371398D8C2C667739519CDCC6763373D818CEEE676339981DCCEC6436379D8CC65E65331398D8EE47633B79198DEC6E273331D99C8D46E21310989EC26663B30B8988EC672133918EFC86E633B39ADBEEC222637A19C9CC6F6722A2B1FC8CE677321399A0CEC222FB1981C9DC272321335D8C84C62A51A888D96E4773731DD9CC4E6EA2309D998CC0D632534F0546C36E4135E109C4AF6351195B888CE2EE0FC9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y14_N42
\aud_mono~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~48_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	combout => \aud_mono~48_combout\);

-- Location: M10K_X26_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y20_N30
\aud_mono~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~49_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	combout => \aud_mono~49_combout\);

-- Location: M10K_X49_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0BA81FDF28F991620F83F89B1E7309EE7232A92893262C054127A1FFF63AA6A9A333C56B816C34CE051A803E52E96C07C62FEA7FF90A92C104E5BFDE5B1658FB606AC25BCE0030861D66466A0CDF3E259A35CF64FE4DD3A9136B4F4079B143427DBA19421838AF4CC797F3FB8079BECC9EDFBAA881E8A25356C3E8596F98D701338EF4B563FF85E9BD39B3A7767F419F4129930B8FC8B36499D7EFD150E546F1C3F6EFD9912408251FC80DAD00CB65F11532ED5F4195C77BBD66B3F66EECEC74AD4E4733904E100D35DD6D69ACC7B5534FA16FE81C587C641430350436585807AFA3E75ACE301CCD1B264CEAD2E31C77BB3AF0BB54D2FADD845EDA43ECE07CB2",
	mem_init2 => "D6A53F8CD55ACA9BEBFD8A1EC10F39D972E9357B7F7EA5DD343E40D0EAEAE086A0A7D6BAC041DBB92C6AC2176DC7B985FCADDF01AA915F187F21EB92286461E948084CF7CC547C07D28BBA297038513E461FFFFCF32811AC000DE1AA12DB5FFFE6A5CD571440611B1C076D9D74442A78855CE1B32502F0948C0C10E08DEFE1A265DA2B4F9683F9400004DCA8E102FFFD49ED6F01400189FDD9524B27FDE13A540E5420AC3D812164D41156B6B5E421E291590C46D746BDB7569A1C9D5E15056CA607FC8694945046469ACF3996B89F5066AA80E8B09351A9DFCA2CAD85132242D0ACB13865F467FEFB08F5AEEAF1CFDDA8AFDA267D8D01504309BB656D0B5FFE",
	mem_init1 => "178F977F4300018E2762AFFFFD3D941C42478777DBE5707EED19E5549695C001A4993DE481AB9BA6D82E3A098E1C3E3C31C3F178CCC30787861C71F1E31C3338F0E1E38E770E338F9B9C71C8E4C7307063E38E3C71E3C78E3898F1F1E30C7073C1C5C71C3307C38E38F878E1A3399CF1878F1DC733C3C73371F1E3E38F0E78C71F0E1E3C31E0F271C3C7878F0EC38F1F0E1E7870F0E1E1B189C38F0FC799CE671E1C3898E31C790E3E670E738703193877238706331CE718DE63C70CEE701E1E1F1F078E0FCF8CE38E1E1C78FC3CE19C7CC1C70B8F8E38F38F3C78789C639C1C71C78E3C6F0E8E1C3E3C7CC78E678F38F1E6FE3E3870E38E383C70CC4F8F0C87",
	mem_init0 => "C71C73387C70F1CE3C3878E3878F38F1BF0E673C3C7860F0F0F0E271E38E1C1C3CE71C0E3C78CCD8F8E141E39C7871F1E3871E0EB8C38E1C3C787A3189C638F1D78503C1C6730E3E38F3C31C3E71C787C1C1E1C4E4F1C61C163B9E3F1E1C618E63E1E1EAA79E3B638E3E3C39DC71B871CF871C71E70F72BF8E1E270CE3E1CF8C70E38F1C1C278E6C8E70E70C719E631C28FCC78F1E1063671E0E1C647E38F8C7C3C1C7271C3F1071F91EA82EC3C316319C0E0F1C70E3671E1EA070E3871F38F881F19B9CF0E1AE8EC43E71D0E19D7A6ED961F0F31CC7871E1E3C8F8798E33B16ADE37070F0B5E3BB2339CCCCEE1C7870F079F1EC43E35687AE718CCE3C296A95",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "43B33878AE53C71CF0EC70E38E143871E2B062306387E390E1E147A870F153831E38F8C8F066218CC71992AB1EC7C18E3E7548C78F1C1CE3871C63C6E18A4E78F870F1C70A0CC31AA3C638E2A9DE3C7C780CC71D54AD6ADB57835CC61C343EC72758718E7557C3E8EF7E30FAD8CAD2D570F1B14070F077D67C38EE67C28E557CA81E7050F0538A9F5CDA3D8FBC8BD1E1128AF87B9395AA8BBE3AF1E3C1C75CABDA8707D56E6F8B2955E1E3AE436143E3872F0E1E39383E70F5E02E5D0E71E79C73856A1CC78CAE7798F557A38E30E1BBAF74CC71511EA17351B871F8AD0F1FA8E20EB831E15548A54CE7B10DD924A90AE7472BE078AB113CE0B3D9DD760D0387",
	mem_init2 => "4552BE40DC3671B2B9478F894781E5D48CC35A2DCC2A0F093871D0EB92AC1D54BF0A2F090ABDB50EDDF0FAF83C1E26B52FE3AB694AE44E14E715DE6ED56FB4E26CBCA71DD8C59E1D934B50EB4263BA31C27278DCE64FCAAEA576FB4A26FDC1E441CEB875BBF2383F579D2E2738B87056A5B411895353358668921CA31A88D23E19B5A6CE97559BC3DA5204F01A7F325AE12B6EAA9D0D714B05BFFE2A283C2F120FC40241C891F58B5D75A8E556F386845131938F1E8CA32A15F751AE2AAA95074D954EA90FD0FC3F0D70D0F87B7C539D2298F9B169C9EAA0678E479A865A74F2DF3F7FA054153EAAA918F2DE1C5716CB163139CE36B5E93D21584689555E0A67",
	mem_init1 => "7875C8C2717A4F25F24F541704376EEA60F7F9AA7BAE0D8C4EC4F8AF0DD54C8755A3642B232B53C88724DCF9F73BFD5D7C3C80996EB9E3E5D64505071553E8F614C183214B66DCFF594A2FD4406529089D33DB94544A43D2B5EE3E5910E00B3A54303103A6FD1562AD8D3A5B044CC28C54F1627E4E39AB61243A90463662B2289A8F6FABC84CF3165584A0D563F75D58B8104128D2B95907C1683A8B3590C2AF3D31FCBF3DB19CC0E11BC864DA3777F475E154CEFB94172D82EDF9690B29D39BAEC853D0CC81B9A6285B1F75A638949A709C6F0DE0D0EC22339209A995CDD7915324497CB6C04952E6C6A41FD5B18D912126347947EDADBAB0E32F8F50BCDFD7",
	mem_init0 => "62157A5974F9997C7933F3DE7F193FF0BBCAA4298EA8D845730A52F0A2B36BFA1877C0C815FADEE6D65CA59AB90B0D4B4B708E68CAB876B59F71C9D6B818540A5C26BA6CEAB7374C1B2F6254FCF9045FCAFEEA9582600FA681BAEB724E167DB8FE876CA1CCB7F71E94591C22347178A7FB760E8A6B9C8321059319EDE389937F60E244FD42F5B85597BD94AA56F13A30CAA26904AEF704E0D888A37F980C672B366CD5A43B40B9FB6F3884F1EBC36DD6D08686DE593E84C0B1290A869402436C7D323B5AC8C5B89A7443C853C3D8CA2D9CCA24E56462FAC4821C28B88AB36927DC6F4DD7B98439C79867DBA751B0172010E9514660B464C05EA31E1227D3435F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4E2F04E16893FB1A80530816A0B07569C8EEFF38160312101D08CC2EF0904AF0C7ED815DE0ADA68E90E952A8AC407B42BDD6BF40E164AE7B9FB84D510EA0BF334E63B08C0665F2BF1B7BE2B72B0BDB4F86A3738EC2972823BC3B3E9E7610F5F7541EAD7E1557CF7C41BCAE51122AD6C04368DF351F10591262BBB19731463D54FE3C9D8D5D649A3BC758E7681854E040EB19DFCD0FA9F8FBB022815C7C969B59A9ABCF7316D93E6675AB15E04695B71829928F8D9ABAA3E21EC9D3B1D73F5E143ED1E6FC61BFAF78A912BE1B3E250C15E7380E4FE0E46CB12CCFAEAE226EFF57B60440F4EA5ABFFDD1493ED81D9965EB3562A6013F9D3F3BEABEDBFB3C42BBBA",
	mem_init2 => "D86A542C1D79DE3A84DACFAFB76CD54384452BCAB38FBC5469658E8931020F9580BD27E98EF493AA40581F17ED48CFE1A923628AC8097409367C18D71FFCEDDB37E522DE5D03397B3346A3C5AA9FCD8FCF47A5B036024DC8C0F81030DCE930F94F8CDA131B1503BB2A0B07F718F9BB51D8A30C83696259B00669FD232A4DB4E49FF9CEE8FAD8F7B3D8C540B006196522B14C71BC31B1DDEB026FF66F7A03217B1E270A6C03DE0B40F5F243D391EA37AF62D36E88C26233AD90F3861EF0972074F8B06AEBBAC46253856BDE5F0807DAF9F741DE76A85129B989A9142BFE614632E6C3A94202294BBD8C329231C983C264BC1746F7BC919041334AED5915DA5C71",
	mem_init1 => "F1BC51CAD2E59950F96F8C27B0681536E1F4A61E265B5DCA7B25E73DE8FD8678F84313A84489E8F2DDC67665BEC1CFDBED62CA98AF6D8095D4B8E63597EC872490294700FDB17A2894835FAD0E88962FD5424F67CC306B14B9B4D9637216D8BCA0C20C7D7105371F284C1433DE6A0C150A9FE359B5DDE885FD31F77691AB8B24E1C27395EA94F2C1FF91F76D79185AE3208F563865AE93112632F2A621F105716169B36DAFFCC20F9619B4C3A7E341CA20110A98D6E1E07C3FBB6C6BE5EC292F497D12B980AA0587E2A68E3B34F4C9EA2D84F6ECD20412304C9A30FFE0473980320F0A86D6AE89D0AA1AD1D67697B46106A52E32972A859075EBB086C55F5966",
	mem_init0 => "CC83B608A42876151E8A28335DF02F6EF572BD3EA1F2BA70A2FA1ACA19943234D98E85016C377DFBEBFE042DDD53AF2A9B3BB8A2EA026420A233D80546972353414D3B16768E52ACF0AC592D6286242FF48BE9729089E324BFF7FB4B4EDD5A000EAD873DE04BFD27DD3BEFE7059196D45CC251D224020A31CE748E58834272C277F643B8AE8AD3E61E0E17F5D62B547DF1B6051D4091930C599164271FA19E63E465206D23CEA2F7BEF18AB5EF3D9E6E52CAA3AA3F3961F4C769CCE5602331E8B4A63F19A63DB75FC4E2C37A79BD73444A3B16A545D7DFCB0CE0EDBB799B6628DED4FC8BE8074E36D8F7E2F8F8A98BA54931C203A3BF50C4DF35190212D3636F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B9974143EA9BC5C9EB3BDA4390C35A299C62F915FE5AFE34CFD978C412FFCD17D12BF959B9D0FAF62B4CDB9255F56B1F73D07615135AA47E42E4E5FF7BB6118CBAEFDD9595BA45635577A1D9E4A007366BC03C4B2C33AC1F5CF9069D922532B7B0A22B85C17BA0E22ABE688AA2AD67766B6AA05189EC703238A2BA7DD1534D376B0BDE402C9703C93124AF1452531E42A18E9DA52C53E1D9DF71763986F7BE0ADEF360992D86585BB50D7DC286FB2ED8DA810869409AA84A0B17960D96BA23920497F94606E984CC0B92652EE6367D724B105940D43836FE70DB837DBD76489A3483C0599AB49642B79DF55C30B2DF2204AC6BC5D4EFCD29440F3DF2905304FD",
	mem_init2 => "170000CB03E23F3F1F97F4EC813B1FFB08083C915C014A14C192EE2798133007697296275D471FF8452C244BAFB51E73B430C55C281EB9B57FDC01DB7AFC1852443240435F6B6CEB7AB03D384134A23959F9FCDF0F42484AF458B8F960DF28002714AF52F9BAC1C86E29EB740201C187104F54FA9A9BC930318CA03980680DF167BFC74E2B710DA39E9C2A1E23603BD388FE432588D8EACD0E491F92E1821CA75F3E1FE0F158272E63F1D4F65F9CE7D5F49AFE7B2858A9EC7013135FF509EE2B7B54D7586D3FDA0CAF4DC87B019470C97F1BF149279439E7AD647EE4E5D8C26097A19B90A9C067A2022C4548C0A98C66F7F07AE022AEC3EF704CA40F115CD154",
	mem_init1 => "B4203FDEA1CE706A12D69AB979EC78856112B91EABF3F40D712A1CB4B335D5ED1071665682BA01FB8B2B032DEA73C4E3DCCF79D3908FF11CAB047C6DA881747BDE4C20B26B69421B244EC2FB3AFCF62504FC3C2A3361202846E9D5983C7A8FBE20908A3F9A05BB0D3B96E04C821F846228606568A1FADE3AC6C486C40A4F985DCF3360022B5C07CE65F7ECC02E320FBAAA8F38AC030C554A4BE3DD5024B97A96D607BB8813A2D248433D875AB3AF7407B0C71E1B97F969FF2C2A0BCE592525009A7A07C5390EC794FDFCE92D3F9B3D833BA7B82270605707214CE11E083E70D61F4E79B0BA9A3D588DB3138323E172B20A4624B3E9CD7A5C78BD781734589E80",
	mem_init0 => "B601CBD3CC83357791FBCB6EB741C3356692D8FFC00489671751E57D9D80B1578DD85B895179385F1542FA393134AFD8AD6A1820B671A1F085715944275E127EB8D0A10A355DD9F67B788D09B7999417C2E7D31CA208F251374097FB12A7CBFDB55E11AE1DD68AD08E71600D7A1C1FB354C2ED8B21D8A62E709E97719A556438D83292C4A64C27712A4FBC84DC767CB890AB2B2DCD4719FF405925A5263DC73A78BB41A9746E6D8434DEE2F79D0060348915ACECA042A66466E5CB27E5308EBA0CC8A455F9E517F1CCDDCCBCECAD9BD5F9AB02740B124E58882152F52D0EAFF390CB646741602FDCA9D7D3BA7A3F93D5FE7C0017BB2F9DBA6418FF9A8435A759",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y14_N6
\aud_mono~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~46_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	combout => \aud_mono~46_combout\);

-- Location: LABCELL_X51_Y14_N36
\aud_mono~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~50_combout\ = ( \aud_mono~49_combout\ & ( \aud_mono~46_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # 
-- (\aud_mono~48_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)) # (\aud_mono~47_combout\))) ) ) ) # ( !\aud_mono~49_combout\ & ( 
-- \aud_mono~46_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\aud_mono~48_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~47_combout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) ) # ( \aud_mono~49_combout\ & ( !\aud_mono~46_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & \aud_mono~48_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)) # (\aud_mono~47_combout\))) ) ) ) # ( !\aud_mono~49_combout\ & ( !\aud_mono~46_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & \aud_mono~48_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~47_combout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \ALT_INV_aud_mono~47_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datad => \ALT_INV_aud_mono~48_combout\,
	datae => \ALT_INV_aud_mono~49_combout\,
	dataf => \ALT_INV_aud_mono~46_combout\,
	combout => \aud_mono~50_combout\);

-- Location: FF_X51_Y14_N37
\aud_mono[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~50_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(10));

-- Location: LABCELL_X45_Y18_N12
\audio_data_sender|data_out[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|data_out[10]~feeder_combout\ = ( aud_mono(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono(10),
	combout => \audio_data_sender|data_out[10]~feeder_combout\);

-- Location: FF_X45_Y18_N14
\audio_data_sender|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|data_out[10]~feeder_combout\,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(10));

-- Location: M10K_X38_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y14_N30
\aud_mono~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~44_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	combout => \aud_mono~44_combout\);

-- Location: M10K_X76_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000E39C3FCFE7C7E0FC03871E000020008301CCCF1C0FFE00F0F800F8073071C000000000F01E01C000FFE0380C1C007FFFFFF8003F9E0F8E0E3FF870003FC007006600070FFE1FFFF000000000FF00E1C18380F8F1C3AFC3FFFE7F8E7F03FFC3BC1F801C07E00F001C003FF870FC0787F8FC79C0E7F0E00677C0203E1C0F8E70023F870731C03FE01FF1FFF07E0FFF03F079C18FFFE0F80F1F08663CC7C67001FFE1F03E70FFC7DCFFF8FF801C0007E7F800003E730727FF38007FF8F9C031FE0D99CE00F9FFFFE20E063800003FF8003FFF03C7E1FE07801E7C064C0787FFF9E3838F81C03C7FC03801FFF81F1C018E1F18006C0309C00C7C30006E03CD9BC",
	mem_init2 => "A7FC0803FFC07CCFFC661FCC7CE0E4FF31F19CF1C990A9C0E581CD80060E1C0033660967079F8F03F87818CDB899838736BC1E03C9F99523E4C0F33772A58E000E7812A94FCE27F8FE64E3FC0000E39C9880D878E79C1A506A97FC7FE1AA7FAB4BB219A53992A660170587E07B270781829CD599E0C039ECFF291B6806A69C955EFF360D6E95B4D4E31E0483BEABDBF203841AF520CD203CB8D5887C349E3FF9B3F35638019CC14E2ABD273501BE7D6F963E0F601B7C7FFF303EAB256CF8C700FA134B012D575603C7257835EA919501C70258F6FBF004807C0FF978D64F02602006C6DCCCCC8A671359E0EAFCAC33653CBACA79CFD78D5DCBE1E4FCA62811AD",
	mem_init1 => "9FC127583FFE913F36DA9E5950A2933C07A4B2A090295F2DCE12609F8B0F02AA008FB6EC8F1D2D9FEB4C1C6A80D6B63CA780100EA6ACCF81CB72A63819BD9B2B23284B93F017C141C073FAE73657A9F38641A5956E7F83A9F756A63DABF3F3CCE66C7CA8FE16D6D74CB2A2292AFC3F9AC1A1A0DB132B193FA54EFB109952E53DF882B304D119E3E1B3FBE896BBFFE6EE4937275522559BA329BDF9BD9C64ACAD6B3E32853400CE2AB68519ED0730D259E0B42FF9E4030C1FC1CEA992D87FE2AA0133FB9C83755AA4A0BE9C5B252576627860E85E7E12BFAA29C09CC9971B19FF74715B7A72CE0974B4FAFFDCFD12CD18E6D1B00E72D9261D53DAA306A223270C",
	mem_init0 => "7BC4BBE4F7E204CF2B39ECC26E0A84ABBA62C35E0F38FDC8094EC14A31A601981B1A7EC134AAAB03EC9EA22689F465B46A01BF7882E567FC7DD9C1C956898666230874450F0BC3AF88A17AB97177036846B08AC61F5740590179BE28311D69C0AA968F2431DACB7EEA28D4D414B97C56BFEF019E0E01FA7667F4C398CB36D47077D852E9F4348B737FA00FEDAD8AAF32E9CABAE970173559FD027052CF6C86F9EE5F2BB77EFCD94EE55CDE233A7CBF05614B2D05C711FC7E0A9B3754997079A6AEE7FEB59AC8625BECA8A2F998AE95E8BE10597A4829ABC40DCB9E3BDF3CC45A63D858A40CA31E3CE8E6A7445B3866A7D1CEDD33DD1279DC779C3526CEAF234D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F061F000000000000003FFFFFF8000007FFFFFFFFFF8FFC1000003FFFFF000000F80FFFFEFFFFFF8000000FFFFE00000803FFFFC0000F8BFFFFFFFFF80007FFFFC000001FFFFFFAFF9407001FFFFFFFFFFFFFC0FFFFFFFFFF80000FFFF8000FFFFF0000000000FF801FFFFF81FFFE003FFF801FFC001FFFF80000000000000000000000000000000003FFBF00807C003FFE001FFFC01FFFFFFFFFFFFFFFFF80003FFFFF80000000FFFFC3FFFFFFFFF0000001FFFFE001F000003FFF1E01000FC03FFC00FC3FFC1FFE00FFE03FFF80000FFFFFF0000003FFFFFFF00003FF003FF007E003F803FF001FC00003FFFFFFFFFF0000FFE0407FFC0001FFC000FFF8000",
	mem_init2 => "0F8FFFFFFFFFFFFFFFFFF8FFFBE00000FF807FC1FC3FC1F0F80F03FF8FF07FFC00FFF00000FFFFF00003FFF80007FC003F01FF03F01F80FC3FE3FE01FC003C0C007C003F0081FFF1C7000041FF83FFE07F00EFFFFC0E101E3C0FF00000FFE01F827F9C3A160F1FD1DDB219D1003016F7A48CF128F2D18F62C504FB1E2EDFA8EE60C4787108CE46A2A81A64E59D8D30F6BE05FB8B6228BB7E79ADCF84F6B3AA979CCA53D1BC45B16E2C546FEEE8BEAC879EC4F02E3E49B65115E7EE3E46CCCC70C7C860D30ED81020F1E365FC2D78CFB50AEE1C82A70F35932ABE9AF9BE0FEB7168977D437E646C173ECEF747F9848DAE4C5E309C507DDA9178F651CB911ABDB4",
	mem_init1 => "B990020B5E91883B2F87986F3305BF48D62683608E86483EB39703B8EF4393E067FE3D5EBDCDCE6F41E084D9F86FE664E1DD9BC1E2FBDB74A34CEAC5D87801B309BD1D67C68C32BE2BED842DF19D1E7C19FD3395F3BBC1204043DBD6489EBC193CEC9F6512BF475893BE79E3BF6523C63DB3E8B7C7F0158D3394081654680565B4457248715EFFBF8C7C3BAF2B4502B25D5DF1D8088523A3A7BA7D2F2F1343CE0BE60408FE7D78A53583F02A2A2C24E907239A45B12D92599BFAC93EAF74A6B4F27CC707800DCC78FE00F92731F060FF6007C003E07F061FC06327C19EBCD31CCBCE50B3EE1968ACD7FDF39D84C6039719C34875D61952A2EA71A6D43A976171",
	mem_init0 => "9B47724B593A3D210BD640C36164F825CC28041EA786E68228EE658BE737FA1219779298081F7F83F8F8287CFC01F063C3E1F90D3C98949B2D66AB95534AE2CF2AB4AA6A95295666F3572EDD5029D20A86064D5EC8956AFBD8000000000000000000000000000000000000000000000000000001C4DFC750254C4F287A0F8E70E7398C6CD926DA56AD5556AD6669585B0F9BDAA703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D6764C72CA6525E9951A2B95CDA316639DB26D969252B5AD4B55923A09FF960400E412E70BD348889FE886C4DA760EC286A8695B67ED3491C19F3895E886CE05E07AD8F5B8CF543C63F0400000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9FFCEC2B8C016D0983AAC3E5ED04409E0F45CA26A2C51A4489D334F790120603C2E2B436782A01326101F374C2139A45EB9EA8CC1528A0294785E4AD9BD14291D5513EC5F78F2622ECEFBBB9A5C3E45175CBC9F43472684E4D114F5E1D6F9302A352FBFE3F46AC02D51537B60394FB0AA426A738B4F20BD067F6FEDBB3B1632AD22F1775AF26E044C51374A05839FB4B77E96589DF1FBAE030F6D8F97295EA948C84FEE4C3E9CBFE4132FA558A1270B12DBC874E909E2A78DC0FEAF87B4DA0A647BED2F37A7FD5419C4E501C5C99AA761713BB3E0875F3069C8C5CC2EE08BF126474F7FB24686E3E91D39D9D824161DD68DCA9CF5B7CF532763BF97314A411F4",
	mem_init2 => "F0855F8BA70895F5998A14DEC69C588D78312A0C7412EE4B2F5AA383F9F8FCCE1F719150FA3AD31087C742A8B4A6B5DA7223A5324DB41C79E7F557895BE881F7ECE8A9099B4DC8E3F9ED4872041EDDE95EACF6AA857047DDE02E889DE8B8919549070FA2DA8CD9D5C3586302F518FA8D0F424E6632FDB687421995BB8EDF337906828F09E5FEE0AC2BB07E060C49409EEB2F4B87BD8AB9BF5EB743986752D822AD084B08D53D7045C00B735DCD1360BD9761503A1F8F497FE9F087B749EDA5605A0088C6536098FE52DE73402DFFC235916187DD1425D89301C8002CC0483B05DF59FEAC13687EEF4C6BE834A8A7C2E170C54DEA727F3628FAB6EE0A50E7EF81",
	mem_init1 => "0BEDD0FDEB63E1A38EF88BF75B080E031852F5EF8FE82E61EAC4D1049B597D150139D819DA19340BC33B21351B21CFF60EA7E251272D9A7B74B06FDCF3D23C90DFAA8353EC01138EEC9266A8B15FD5639B51C3DD416401DE5D01A002EFB0719BB3B185D6B05280D7609440FD376D4E4FCCFCB85D20F53699CFAAEBA2E5EF7CF2D5C2383F8EFC68DAA20F31ABA4786AB8376BEFCBACA712A6C7C648776FD7BE3543381A8287875082D5D9F3A03806C6FAD9E8AD955803398DF8901D9A97637DADDE8265B0A165687FB46407DDB41E401FF9D9B5C95FAB563AC0E050EDE5000293AE1BBFB5FAFBFDE5DEFBEBF5E359C1CB3E7547F2CACDCEB2CF64F41848BDA6C2",
	mem_init0 => "03609B497BF06DDCF5FDFF3DAE879D05000A5982A1A6543EBE3C7EFFE5D19C2611C0030FD87CA3FE5FCE853E4007503F4C92D2FF3C78EF9731103A20F65C0552008FFFFFFC01E000000000000001C0000000001FFFFFFFF8FFFC000000000000007FFFFFF8000000003FFFFFFFFFFFFFFFFFFFFE000000000FFFFFFFFFFF5FFE03FE3C00FFFFFF800000000000002B8000000000000703FF07800000000000000000401FFFF400003FC1FFFFFFF0000FFFFFFCFFFFC3F80000FFFFFFFE000000000000001800FFFE07FEB80000BE03FFFFFFFFFFFFFF80000007FFFFFE0000000005FE00000006FFFF83FC0007FF80000000000000000001FFFFFFF80007FFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000204E0A6D2AA9555ACB330E71C7199CCCC9936CB4AD2AAAAA94B49266666631FE6B5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5562989A6410A3B071C76329D5DDC1393281B5A5357E1F03C3838739CC64C9B2D2D4AAAAAA552B8AC82EB7C41420F4914607E458CC823D32CF93500000000000000000000000000000000000014531CC7A227F03C3C739E7233333324CCC99B366CCD936DB6B5AAB5A92D99CE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF8D2DCC0F838F0E339C666366666664CC9B3649256B5555ADB663CFC0000000000000000000000000000000000000003BD30000FE07839E739C",
	mem_init2 => "CCCCECD99933326CCD9936DB6B54AAB5B6CC78FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAE1A7E0E3C6318E66733139B6664CDB64B4B54AAAD536C99C71E0E0000000000000000000000000000000000000003430E8A18E1C638E666732D2DAAAAB5B3338FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFA7E11D63C854F59666DB6D52AAB5B6CC707FFF80000000000000000000000000000000000001E23A636196B5554A9B3183F07C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDBB20AAAB5ADB6CCE383FFC00000000000000000000000000000000000B84FF8C95527FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE263B800000000000",
	mem_init1 => "0000000000000000239FFFFFFFFFFFFFFFFFFFFFFFF640000000000000000934280000000000406FFFFFFFFFFFFFFFFFFFE20F8000000371968D86A9406E310A3AD6AA2EFD769FFFFFFFFFFFF3DF3FF7FFFE0003FFFFE00000FE007FFFFFFE0000FF0000007F80003FFFFFF000FFFFFE0000000000FFFFFFFFFFFFFE000FFFC0000FE0000007FFF800FFFFE00000001F800FFFDFFFFC07E3FFF00000FFFFFFEFFFF80000000000001FFFFFFFFFFFE000070000007FFFFFFFFEFFE3FC0001007F00007E003FFFFFFFFFC00000003FFFFFFFFFFFFFFF40000007E01FFFFF003F800000000003E1FF8000000FFC000007FC007FFFF81FFFFFFFA000000003FF8FF0",
	mem_init0 => "0FF800000001FC00FC0FFF0001E1FC0387FF80000001F00FF8FFFFC000000000000F007F001F000000000FE0001FFFFFFFFFC007FFFE03FC00FFE01F8007C0BFFFFFE0007F03C003807FFFFFFFFFE00007FF03FFFFC1F81FE001FFFFF8080F8007E0FFFFFFFF1FF1FE0000FFFFFE00FFFFE3FF000000003FFE0FC03FFE00003800FC01F00FFF000FFFC008003C3800000003FE03FFFFFFE000E1FFE0FFFC7F1C03FFFFC0001E1F81FFF80007FFFFF81FF1F0FF81FFFC0600007E3FF87078007F807F8E7E0007800001FFFC00FC7FF87FFFFFC0001FF38FFE1F83BFFE383FC3FE1C3E781FFFFFF00FCFA03F0001FFFFFE1C03F1F87F80031E1C70FC7F0F01FF87",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y14_N24
\aud_mono~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~42_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) 
-- # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	combout => \aud_mono~42_combout\);

-- Location: M10K_X41_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D49F54BE0BFC7F85B1C2A26DD2A480242D7E2BEA49A48C8B7C651B45A25A1BD6AC7681A90929106338D44DA7984D59D80AF62A7F9DC6B0B15BDD1E53B56B508C00B6A14D33BDCE5584BF0287DC8B708865AA7330CDCA7945D9F9457AA2DFFC297860E8B49E4EE7C8384CE677623681E867D8176E84EBCF049DAD8DEE3E2CF7C31B5BEE1379A5B4FF040C32EE665C61839596DBEBC0A07D8710D0F12F185333841BC4C4ED3AC8D7A36DA1EC57141910C64ACF73F46F1AB59F74C07E056753F6E4700214F13B1C8152E51E075AD347045B6323568183B447A74750674D9BE87C88A9FED4125694092BC48FD5321AAE24DBDE7F4B5A8B2F1DE929E6A497B2AABB41",
	mem_init2 => "07CA48605A7AA12E1A5455AB95DFE4385B79CE51577A0EE8C30946FF3ADEACD058E1109E962F75001D0FD52712962D4B742795167DF863C3428466CBCBA607B1DAEC9FD5E8F61CB9F2562E5F250A74F856AF2D1B1B2ED5C9ACB05C9C28ED012C01ED836E3A9DD9F0380592BD0772F964919CE4A10B6DCBA16E47D5470E500D97F9E1E3A05A76C9EEFF2E6EE281F4FDBBE5D3FD9A839B1D5D56EA9546196FB6D8F035446455FB2D3C9A055379F8C76BA429204725794F086E86B29486DB811BD3E627376CA6D67704F5067EA9DC65A95905733FF8673D6C74242390474CB6ED8566DE23B4523FC3CB9411704153257792FC84734D78BF015F91095E6401E69CEC",
	mem_init1 => "2118E41AD6798D541261CB8194D631C0C641BB800D33146B0EBBC77D0DCD506F661851BF4F4A227AFACB3998ED1C00F67068DE991FC7B806FDAD24D7C5D49BABEB00C6DA4C19E453F60609E6071CE4507E10A6E1408D467DFF2D17B354CC32F7A3A973FC9839FD7D66A94CDB0AB1DFDF8D68D1079CEFBDD09906D70EE38D151D915C6BC8C4573C5580D2B26A04BAC3A1DD841483B4DB9CA166C69DB32260DFE06676595DA6491F03E93ECD44C8A9A3AD4758E2AC82D88E1C6FFC60D49D9676B231E5F2E5C00C79DA1FDCEB0F44A7DA263788E68E81CC7F82A959A2D0E7E8D9AEEDEBBA9F5A66E890997D6AC0EDCAF8F68B287834221782D2B11DA0D4427A869E",
	mem_init0 => "2D1E548893A215D5D09A1BA786FA86774193A4F019FEB6867171F645E165B61C5AFE805F145348A6336509A93391103F7865AC0768C20EEBC27FAAC0EA8133F03A7B96B274432DFB0657024D445CDD59813D729E78426D6D1DAD270B8D824339EE0FAEDE56FDD70D65B125F025D0B66945A3A4FB65903C91C70E11791900587E7CCD24BF9413EC42AC696D346A35BA7E0EDE08E5C5D15D8078AAD742A2C4072B9566AAA03D671118F589C75056D7273E71095ED0C2E22273C00AAB454A219A9FE9F9F73B49C93053677D2B1662A94AEF20DE6D71CE35E85ED21DAE0CD74F0605E99F6E9586BDD8FEE0967E7D51701B307F45193E6C679B244C5B1AB47C761A63",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "21619BBAA56D2D078276132B053D79B0C14F88E6CA452BFFB1AE16B40C0DF3623AADEFB1C2E82894CDB057A29FD52A1A82E5FA56DC48A0CA466F4D47774ED6D9D2EAA525079976F86094797F1E04A2C74A34DD746749A8755A69C9E53B7983027F606034153429F8FF0F8F9F5F265ADAC092E229778FFB88AA50045E9CF1375937519F0B8CDBCB53549BCACB15055B1EF5732FC15421FF34C10DB29DE3059425594E3440A98AD72E74FBDDF39ED403E43A80F5847D055EAB9904ED04F649E8116466DB4369F726A2EFCB2F55EB151B0170B35B721D2E1841953258E6241361C46C349A04AA2825D914B2E898BBE354A7106BA8898C7512047C02853EA7963D9A",
	mem_init2 => "BB8B2960BD3E2D0389A755D8847DCDFD3C451C18A5DA483D732E304538AAF759BC2D8AB6ED55E8DCDCEBA5614BA12774161504ECF4DAAF6C016331FBC83EA759E4802DA6880EC45F796FD8D7933946020F5755ECFEE6B6F71FDB0437BB0686038BF15C1A8FCCDB63755DB19A91086F69AACD6E006AF84B94CD06CE3F6F2E0B25D9F180CF1C514036B9290E57583824FE39079AC9A90646D6A1310FA81EE77ABEA9A8367B5FB29EB3A8291B82260C943A07193352FE77E918EC109811562FE504CA914D377683B205600AC8354308B7568D2250BB975C6CA3B482DF5955D1EC833AB72E0A66CBC374B19C36C83828B967B2EC1F174D4D78B8F4989090677BABAE",
	mem_init1 => "5CBC7930E05A5185CD3B5B6CA48D1DFA5467ED01A33AA4280613616CB0110EB869FCB0EDEBA3EE5F576BD0857F5B501ABCDE6B2FD87A0C8398C1B16A9718AFF37A3831143E76B68D223FFD825D254C0066FF558D4E60D2BFBE989F4BE4EF4AE660C4D981E91F51BED1F8B5329042A1AFDDEC9C6797A1AB49BDFBECF4D41072B05F9734ED716A4E1E5ACD5EBBF123E67F9EF6090AD3CFCD2735EFA865C14E392576DEBEEB22FEFB7778050224DD393B0DCCA5EDB3342C24B5C597F8AFFB98EFC9641BECB401880FCA620940D509CD81CC0AB239E50C4A600E1A1A863DE16F52F49775B553FC45491E7E292560A211696EC87AB5EA3CF43DEDD4DD5D9D06419B7C",
	mem_init0 => "5383572B1C069704C53A7A1C5C0EC7745AB255644DFBB7869A33D6859BD81893BAC95DDA76F6C3C9A7BA976312BBC84B8C1AB01BDA100882F7D9AC9FDD31C9A7A9A90E1E91979EF24DDEB97E5FA318703068DF692539689C27F785E871C5C0B08E8FD5245BBD5B0FD4E5B48D9A6E04065587921E389A191E3C8C350A626BDEE454585BD0DC9BF72435502495B8D6225522B73AD8773D377618FD5EDAEA5BB0D5A18019DD73FFF7321D7C4B4BC64B163BCE3AB19FB89E9298529B5C85C3FDE348FACC74F07C87D42C63F6CEF4618F2AB696FBF98FD7CEC03049B276F26B3E35F17EBC4BA864E3F2A802660ABCE04DB9E4B3D1B1026AEA1A0C25CC04C5BAAAD1D0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F5526B38CA400B387EB2EE58BF591397DE82643E430E2176591EF1D2041CA6D8683293773B85757E65DEB827F74E38802ED52D81815B8B713BC66322D84E511D6EDE8CAE8E6217ADF3485791AC0579079F41065D839B48CD4978F938B8706A2201D9C67CBED2B70CF5BE3CC2DAB67360E13D44FB64F236E2EF6708EC2B5E70C983BBC3D6081DA4F7DED4B44EBC02C81691DF34DFDB0AA9B76134ECB9EA616958F4CEC9A009537921CF6C230F0ED2CEA9529C40719BE7A1F14078FDE61524DCC2F554FC0DDE64FE3332844626487288348E5BD4C0AD7837FA89FAFAE3E87D84ECB00364E28579F3048A235CA3B0888F58E955DCB609D026DA2AFDBD64D35653A3",
	mem_init2 => "7BCBC6D0D1D8018D038D58F7AD5818CEE1697DC50E59EEBEEF19413CDDDBE54D9A1084063465767511129C4D02DEA0DD78854D0F19DC34BDC7B8FD61AEFD641930ABD8B126C0642A468E99A6D0204AE5EE1FFFE661BCE77900032FBC4ABB1FFFE120802DCD401691B64C2F8FDAABF644D471CC6DD9150F4753043540FE57692C0929A0B7B963D0A80005D0A000EFEFFE5503E9E76400BA80CD9B42BCFF85FA3E066120E9A883C8843A2D80F9AB349C4FEF38AA4CA4915A7F29433AFED7912979CF17B5969EB1CCE7D69EB4777422919ED7FDD4710AF2059F5FE7DE1B0AD7DBD407FB8669A05B8D5DEA332785E8C895BFC714C9708F1F96399C0CBDBA70183FFF",
	mem_init1 => "289C1BE2C80001C3A8DC2FFFFF7F4828B80C844BB7CB29B1498ED90113C32BED910CE3BD787DB53690B4A6898E1C3E3C31C3F178CCC30787841C71F1E31C332AF089E38E770E338F9B9C71C8E4C730700BE88ABD71E3D4F8B89B99F1EA0C5057C155C779330759B82AF96CE9A33996F425B9DDC7334A673353E73EEA3D6778915F60D3BC1760FA744FCEE58F0AC2987F0E12CB40F0E5E1B189D89A0E6799CE65D211EA8AAB45F923BE6C4A7F43105928572A93C4B31CB702DE2F130DAA6013565F1F24DC8FFFACEB4AD41B4FB724E1EF7C848628EBD46ADEB93CF9DC9C0EB10C57CFAB702F0EBDD1BB79DF17BA63B9E49F7EFA173CCC5A28317C14694FB94087",
	mem_init0 => "751C73715D52E86FC591E33F8C2E6E9CBF6A6C778C412391A1428313A50E0414BCE7083D07649CDA9A099368DAC3E7F8FAB57F8864DA1E15A2D14A3489C63FF508B7A24AA27665B645C6C945AFE8A695D1E32D446C18D085DEBBD6CBCE04613E426FD837139AEB6D5E782C2D15DFAF4DBF8C07E5E66C5F2ED4F6270E7BE1DFA2889FF1DD5DA78BE817106481E21BA0573EBEC6C946CB2B71F23ED5657B4EFA562D58686F561560D7E963B1189B105467350D8E3153EB75DE0E4B8253891B3E7A28D50E8CE4C0061019AF735629B20512A233CAD954CFA3831F34AF2CFFA70955C469734A1A1A38CD692FCC82AA0BEEB201509DB9A66FDE30789404FEDFB2D1EC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D4AE342F5B6A7A56F266F786E2B8526EF15138A44E17FB767CA3BD7062FE0AF81E29F90AC74620BBFFD9955FD6035C307B51296E8F55D785017C8144892C56F6EB36B1DC15CADAC7EAA4B873F14F5F0C5B040843EA34BE62DC80B403C66A3711B02ECE427B65FE791740F19552E9FA9407B1B2F06E2886E07FA2ABF66B6EBBB54886476C830E85BF054CE6C73629F780F92649B2EC8C796626C9B797D111B35C483F6546EABF4EC22E06E5C1F10F3299E007838FBB700F61832CD0A722F77EDFC5938C2C594DC0303466D3A6BB1058C5A95DCCDF34435CD804E8D06E6E9810CC0EDB7422A1BA79CC3E87035A3813DE6CA595C568A8578E76B6CB9C5FD82E6B22",
	mem_init2 => "D2FDDBBA943D73BC9B237E8ECE61346C886372BDFEF34919CC1F141ABD40DDDB01E64F0F755E2F5B3C75064BD0CEA3CE11AE5D9A853B4ABBBDE65409A4DB1B331145131666A384115BA66EAB93408A8B42D1494BBE789BF7F48BECE030E5568ABE6B264A4D6D2C3B4FEEB28486EAA47C5D49D12033EAC1B46668C98DD722478404C4D078448C42501568F88477E21A91ED5F78015563F9CD2E49F2C1D685216C61E1D83DCBECBEF324154FB7B1E544416A15D7444C6D70EE4190EB7AE5E19695A0449948639A013AFBA39BAB0FE9A0A5FB027E05A11511EC538DCB04A2A48A8291A1B4876CA8E10BF7CC9DA6E513FADDB8208EE3BF095EC0D19E72E1248AB905",
	mem_init1 => "08EFD1299BAD9CFD55EBAA040EB38705E2890BC715E44D0A2BB492D99F0EBBF5FAFF99242DE031D7E81230C631226E27D48608B171A0D6C3CC0FEBA68DBDD9DA6E450FECFB1E9A34E426A2C2B7CF98AA5614ADE17F0D636FE6C8E2EAF916FA35C5D4B310E7E2748C4215E820CA30B2504994491A5264A5F1C8213F95B54347A4A51EC2C4631F0D1A8F4AD20F75FE44006B74B32EDA68574DD5AB6D0398844CC952454D7EC98EB0C01F200A3F62CB44A44640A23AE49576E75A7430F0268C22961187BAC77AC0D00FD4BA56960F7E69E430246C753F6E3CF974793B7B0CFF0085642E3F4ACEC05C25899FCEFD6CA0CE3A301955900C1718F0303C4D9F282E791A",
	mem_init0 => "34BF3218B5E5CAA0B59676711ACA707DEF1388C8EF48709B7D856A90469847BF20FE93488F127A1E206268080EF55FAC90B63388269379EF01BF0B36FC725FD93204D80A8329AC17FC766777727F30566F24AD91BDAF8CF7AF6AB4ABF96AD8F4B86337FEAC144E59703A82B2A29BF83924D4D6229E3B7F828E471CA2C74E825552D15DBC85E858DECABA7981819163AB08141AD4EB284C4D50D04FAB76801145B82827EBA93F3B91FE62D8B4E52542CAD512E459D0A2620E0BFC355C03058F71E582639E0EAD0400174407E51D9014F6CC287DB12184D9F541F6B31B24A95A694F9A9EEFB5894629DAB31C2635F3F061D039C364D169581B1F0F6A2F39F797AA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y14_N18
\aud_mono~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~41_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	combout => \aud_mono~41_combout\);

-- Location: M10K_X38_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF07C003FF00FFFF870001FFF8001F83C1FFE07003FFC000007FFC000010FFFC01FF7F00738007FEE0F203F09CF8003FFFF90101C3FFE7FF3100FDC0FEE2301F9F9CFFC0407BF98077CC1761002FBC0CEE00F633909C81CE46B6037915C8FE0062BF359C8684D63713919CECFEF4437519F7B41E6571395895CBE4223B31189F1C77857378BFA8CFB00292454B8D7B8A3B7C51CADFC944486A1491E6B955E24",
	mem_init0 => "D0580DCC87A504A676C3203804A1B35961CD9847287376B5E72F927F81CFB1627FCC33C7DE967936FD5FC4351F77F6B77E376A722C859EEDF47A5C75C98096E442AD7B586755B5F9C2BE4FEB082DAEB13A9F3A2C30B008643D855E46CA8DBDD0F20BF52D3C445F1B1D40FF02172B71DA7D72E0D2AA78D4DC825C8C66BE442F965E639E7422E188975C1B4031CC382AB9E622993C0854EA436EC2B58324272783A820B5CBA9C8DFAD74BDF679066A43C322C08F318D47C3118E618E67E820E035464AA51293D2D90D04F47A0C7FFAD55553C1295AD5E70011E1039DB5C4233F1CD62A5F19CEDBB6DC0C17B336FDF3FAA832A1FBC4544101357F02A408086768A4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y18_N15
\aud_mono~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~43_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	combout => \aud_mono~43_combout\);

-- Location: LABCELL_X51_Y14_N0
\aud_mono~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~45_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~43_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono~44_combout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~43_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~41_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~42_combout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~43_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~44_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~43_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~41_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~42_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \ALT_INV_aud_mono~44_combout\,
	datac => \ALT_INV_aud_mono~42_combout\,
	datad => \ALT_INV_aud_mono~41_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~43_combout\,
	combout => \aud_mono~45_combout\);

-- Location: FF_X51_Y14_N1
\aud_mono[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~45_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(24));

-- Location: FF_X45_Y18_N10
\audio_data_sender|data_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(24),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(24));

-- Location: M10K_X14_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF07C003FF00FFFF870001FFF8001F83C1FFE07003FFC000007FFC000010FFFC01FF7F00738007FEE0F203F09CF8003FFFF90101C3FFE7FF3100FDC0FEE2301F9F9CFFC0407BF9807FCC0761003FBC0CEE00F633909C81CE463603791DC8FE00623F3D9C8484F63713919CCCFEF6437119FFFC0E677139199DCFE4263331989FDC4607737B9988CFE0623301098DECEE23301198DCCE4642731099CFC867636",
	mem_init0 => "13D89CCEC66773381FC9EC6E27A13399ECCF846733B1FE9CC666737B1989C86E6F673381DC9CC4263713919C86C646733B9BC8486E673F21B99CCCE4E7B3B09C98CEC672731399D8CE6E676339BD8DEC26F7323190DCCEE06213DBD8C8CC676371398D8C2C667739119CDCC6763373D818CEEE676339981DCCEC6436379D8CC65E67331398D8CE47633B79198DEC6E273331999C8C46E21310989EC26663330B8988EC672133918CFC86E633B39ADBCEC262637B19C9CC6F6723A3B1FC8CE67732139980CEC2627B1981C9CC672321311D8C84C62271B898D84E47737319D9CC4E6E23319D998CC4F632131F9DC6C26E7331F909CCEF637139198C8CE6E63F81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y20_N12
\aud_mono~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~53_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\,
	combout => \aud_mono~53_combout\);

-- Location: M10K_X41_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C787FFE00F001E3E0F83F8FE7F1807FFFC3F0F8FE01FE003C10073FFF800F83E0C33C3E1803C03F1F81F000078FC63FE601FF8000003E0FFFF01C0003E703800FFFC039C00000F1800E0431E0C00FFC71007FFFFFE01C7E3FCE0FFFF3039FC000383F3CE1FFF800CFFF99CFE00001839FE3FFF08000E3C7C1FC3E038F987F001C38F01CFCC0078E380CC0FE06067FFE01F0E7FF8FFF7981C1FE00CE07FFE006C00063FC01F180331FFF0018701C1CFFF98F007807FE1FC7000E61807FE0307030F8C303FFF833F98EFF1F1F83F1B03C00FFFC01CCDF030000727F807E6F87FF87980003C0FFFE671F8E300FC0E00C07CFF01CF1B1E7F987FFFE38E3983FF8073",
	mem_init2 => "870E007F3DE79E67F831F00018E66C0606C7FEE7CCFF07193180731FFE01FF9C73FE77CD33BE03FE1C78395F8FC19839992E1061F0FFC52B19FFF0C0073A9668873CFFC99B0FCE67F071AD8E000ACC00D58FFFE6C60FF92C00049F87F1C53FFFFAD80F866180194B7F3023B39F34D3057E29FF6B4CCC01F80216AA8040C0D800CB3E7C97F0E7316A0002A60B1FA95FF842B79CF29400499F3D8E1A91FEA6C90304B8C06A9232C06D4BE0B91FD278D400ABC6263EB4FE32A4D25BB6E7F3F4410B3663332BEFC7CA0B4CE1AABE1C001F0F96BE353833607B5ABFFA8387EB67C0E1F02AD9FA3C0C3D7F9369F7C0FB92AA71561FF7CCB962F47F8C04145ED754FFF1",
	mem_init1 => "E29B619A82000195993B6FFFFE688819824B99FFE003E666C73FFE1E38F80001F8E1FE1F801F8671E00C00098E1C3E3C31C3F178CCC30787861C71F1E31C3338F0E1E38E770E338F9B9C71C8E4C7307063E38E3C71E3C78E3898F1F1E30C7073C1C5C71C3307C38E38F878E1A3399CF1878F1DC733C3C73371F1E3E38F0E78C71F0E1E3C31E0F271C3C7878F0EC38F1F0E1E7870F0E1E1B189C38F0FC799CE671E1C3898E31C790E3E670E738703193877238706331CE718DE63C70CEE701E1E1F1F078E0FCF8CE38E1E1C78FC3CE19C7CC1C70B8F8E38F38F3C78789C639C1C71C78E3C6F0E8E1C3E3C7CC78E678F38F1E6FE3E3870E38E383C70CC4F8F0C87",
	mem_init0 => "C71C73387C70F1CE3C3878E3878F38F1BF0E673C3C7860F0F0F0E271E38E1C1C3CE71C0E3C78CCD8F8E1C1E39C7871F1E3871E0E38C38E1C3C787A3189C638F1C78703C1C6730E3E38F3C31C3E71C787C1C1E1C4E4F1C61C1E3B9E3F1E1C618E63E1E1E3879E3B638E3E3C39DC71B871CF871C71E70F1E3F8E1E270CE3E1CF8C70E38F1C1C278E6C8E70E70C719E631C38FCC78F1E1863671E0E1C647E38F8C7C3C1C7271C3C7071F91E3838C3C316319C0E0F1C70E3671E1E3870E3871F38F8E1F19B9CF0E18E8E1C3E71D0E19C7878F1E1F0F31CC7871E1E3C8F8798E33870E1E37070F0F1E38F2339CCCCEE1C7870F078F1E1C3E3C7878E718CCE3C3878F1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8C9E32798CE291C73335503E9D33AB8E330E2E9262AE583CFA067BE6C3100EF141E28F3D461A71E759D7CA2AA9EB0081B92B325D9920C9E2B4850B1F32AD6A23A9111229C0EC8A00375F31C29798796C38618A779404D559F56540C5AED9D380486108DF6FE2CE2AA0D1A4E516CAE568E80EFD9C7C781A84E4F43B1381D5C461DAB5C3FF09723BC57594EB47C645A5C100B99F1C06B4485C1F6784A2BE6F2E4E5B91BD9022F0B78EA9D00E6D1C234BBD6F9F14F6B5437496CBAE5D2104BB794B524AA17830572BC1E08A80B5B39C3555721F19E0F22DF0A26B9D35303FE14234D301196E59E2A83B1B467A91D0AE663EADF4C1E95C8A3C661AA84F2D91E0B7FD",
	mem_init2 => "4C0E1B3303233ED94484606E6EC1DB38E073B568F2957B5F5C051CD7C1FA4329AA9E19E3BC8BF3F0BDB0BDD5588DB2D8A4F4470AF8F3D87D868C8055FBB731BBB188C184780C777DD75AFA10639F554659EF772B2AF557231DFD628F83C3563B866DCAD3FEA38304962AAAF60AFA6981EF759D77CEEC13BAD4A16C680C3851402344E11FEE6A0372045C4071AD567E4D535FFEB768EFF1E70C5A3AB0BB90DDD4AA5E12FAB0E5ACD27638E95E8818F8ADB191E1A4E1EAF71091A8C86AC141439467069AA571FE04FC0E424022BF6E14AA650FC5C7529439834A6766460F1B13280043157936E58F4E1E09EA54ABB153E34E14F6291BC8E16F1DF8BDF80395B921",
	mem_init1 => "FF09C8CBA87073040DD193D8F7586C2BF9DB871803FC64FC7ECC4D6B0DAA6B4A49AC9BA60F4A6A985043653EB24B4020D71F5F75F5571953DAB9AE1E59BDFE40C0CA8AF18F68DE034AAE7773B5D60518E94559120F1AF538603B1203ED731F24F9E4D539D57078848C3E5F6765D42FF0BECA67541CF8F63F625E3E1709A8D05FCAE870768A3E63E2BF67B833031E0BE5DEE14169FDF81DAF84E73D7E34B3E8F07B506E5A96B834AF6B6707A99775FAD00F529D64FFBC68FFBAB00578F89E271D48EC7D1C7757BF2E4EEB41C7C825964C13CF1F0E2B1705818C94B48E080947ABB60F7190FDDDCC6DCE46EBC3D4763A57FA475ABB21ACD59FD0AC9AC8ECA84A07",
	mem_init0 => "A4F87F52B6E7C02D63F0B89567723A6087B0F7E43E803EEE5EC3965C202B26AD4492C8AE7D4252BB02DBAB59C4B0F8F5890F421A2C7A5CE0BE41C3B8C1A555F34EEC2AA3B2C324FACC47642837825802B534C16BEF651AF27D8BC8AE6D80A14C5FEA465785F338D3BD5BFD661A589A85A5191F962CCC2AB8F5EF1956060CCE7A1C180EAC45AD26DE231B7B290C70AD5DCFCBFF4348F255E3B761DCD450A4CBE2F52C509530DE94D2D15A031F8C922831C2D9771390777B71AA196AE4DB7C5FB74F79216517B76118894C49EA89A32D6554E5CDFC2100916DBA34B49703575B7E4A584991F736DC0F7C0FBD8345ACE0925323E6BE82655E4AC7541E237B53471F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F89C1C78E1C39BC781C7587C3C331C68E0F8F9F1C675C3871E1C143C387062F0F121E1E38639E0D5AE12C538EC6071E1414B83E1E366263E1C7C7C70E3C63CF1E2E0E70E33C68E3E19C287873878A1C798E3C719C7870F18FC39E38732301BE3738E3C7C1EB9CCE701C38E71EBD587070F143C70F0F0F9C0E1E3871CC7070B1F72A8F441F130F1C7739987E31C478F0E6330F3E30F8C3C73E387AE1C7A46E378CE31F19C1D718F87878D518C70F1897B5E9D63C75F5439D4E96F198C713C7C7055754747AF54E7638F481578F1E62A6AE723850FE0F1C39871CE3D799C6ECF0F1C71C79CA3C343FC1C7A45438F99C71467639F5F543C28531588E3F44A83C7C7",
	mem_init2 => "19CF1E3C7C2078F54003C296868785C1CA4E14381578E38D8C6787AE31838FC70E5D178A858F93CA61C3871CAC3C3F0F1C0E685E0FD773D2A6AB0E1E199E67143CE4E3C5AE38E1D4874608C5BEAB0D8E7C28D73907870F140A541D3DE38F5E39C720A0F39F541C78F80EDC72AF07E6B918E0D754B8357C3C070CFBE070E1C5C1CCE2A20E15FD5BC508E76B9CF071C73E375E141FD21EAAE36851F08C63C73EA8C7070B0C3821B31D71F271F19988FF39E2F27153E0A5F8E1B18D8EA4E57AAB19FB6143F8D6A0A95EBD0F1F8FC70C1EC2F1E1A055E1C7228CE296A769BF1C7A917D4AD0E383871B8EEB0384146E1C70AB919C65429D8383C31F5981C84735CCC7",
	mem_init1 => "1F33178BC518AA1CF83EE43131D505E8E1C35CB44A63299B9E3954246C79C718F8E11A3A8A542AFD7E40AC859CE383FA6C56E61C347C70E66702B637C7469F55FD887C294B69E3966CE31F2177A3A9CB26FBB17DA19D13C0778ED05C5577C5237B1581FC45E12BC3EBC3E9E71C1EC51AA8957B879F290F8D3A9F249A1F63E07F7CD98D4A43E3EBC39CE731C8CC8BB021AD57754261F53D5316198B71E13D5A9DE457DD3775E6C38243878AB8C1E0C42E18A8C318F2EB1C5F5983EEFF8CE0CA1BC31C13306D57D4495B40ED43EBC5B8D2DB4F1F03F22EF2819638E8878A6960D2D623555E4F9E2DBDCE30F0F471E959C9338F3E3E6D4C2B4AF091CCE6D4376F06",
	mem_init0 => "27239E552B95F42AB0CE38EBC9CC3B44F4CF5AB7E2F8E3F4EF1412788DC5F5C9830E1C0DC581F011D6896FFB38F45B5AE38F055239D7D660469D438209B1E7AE616438F0BFE330C50A20185F5AF3CA8FCFAF1DC510C850507C7C404517C275BB1F57C4AAB7D589D0DC2AA0EC8280C2AE478C5F8BBC3878CD23615761531677C3CE71D1FB8CDBBE0EC2AFB1C723E1C7045F555C3E4513E48F40B5D0E08E3E09C8E55C495F5E72134F121E557CACC9A85165F8993E3A150C761E0BA77C08DEA33B2BE91E1C9D75585BBE0868B8AA87C3676B95AD0B7BB19F46CB90F7EA5C83E684DE1CDEBEE3504D6ECA75B4A34004E1D5FC022294B399F19C4844F6BBF2B02955",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C3B33878E3C3C71CF0EC70E38E1C3871E3870E306387E390E1E1C73870F1C3831E38F8C8F066218CC719938F1EC7C18E3E71C8C78F1C1CE3871C63C6E18E4E78F870F1C70E0CC318E3C638E38F1E3C7C780CC71C70E1E3C3C7831CC61C3C3E1C3C78718E71C7C3E38F1E30F8D8CE1E1C70F1B1C070F1C7C67C38EE67C38E1C7C381E7070F070E39F1CD8E78F8E0E71E1C38E7878F0F1E38E3E38F1E3C1C71CE3C387071C6E6F8E3871E1E3E3C361C3E3870F0E1E39383E70F1E0E3C70E71E79C73870E1CC78CE3C798F1C7A38E30E1E38F1CCC71C1C38C7871B871E38F0F1F8E0E0E3831E1C748E1CCE7870F8F078F0E3C71E3E078E3313CE3871F1F1E0F0387",
	mem_init2 => "1C739E18DC3671B38F078F89C781E71C8CC31A3C7C2E0F093871C63B938C1C718F0E2F0F0E3CE70F9CF0F8F83C1E38F1E3E38F0F0E3C4E1CE71C7878F1CF9CE3C787871C78C79E1C387870E3C2638E31C3C678DCE679CE3E3C70E3C70E3DC1E1C1CE3871B9E6383F1CF1E3878E387070E59C1C387373318663838F83C388C63F1C3C3C78F1C5C3C3C3C38CC61E7C721E3C3C6E38C70DC70F078FF38E383C39C60FC4C319C3873C387C758E3C7638E6070F31938F1E38E38E1C771C3E38E3871C78F1C3C38F1C7C3F0F1E1C78E37C70F1E398F9870F0F0E38678E6398E0E270F0F1BC7E3C7C1C738E3870F39E1C71C6CE1E3C39CE33B1E387307870E171CE0E3C",
	mem_init1 => "787C78C31C78E0E1F0E37071C71F0F8E639F398E73E0E1F0E3E1C38F0F1C78C71CE33C3871E313C3870CCE1F1F38F1C77070E0F1E3838E65C64707071C73E3F0F0E0E1E1CB66739F19C70FC718671C0E1C71E3C3870E43C3C78E3E1C383879E31C1C31C387871C638D8D9C78F04CC38C479C631E4E399C7870E39C1C3C63870F1E39CF8E781C7070E38C8E1C67E78F18E311C138DE2A71E3C70C38E36387838F0F1C7C3E38F8F0C0E1C3C8E3C71F1D9C7198DC78F8F071E1C2E383C38F0C389C38C9C3C4E1C78783C3C38FC78E1C38F870F1CE65F8F0E18E338E398F1CCE47191861CC78E3C671C63C73871E1C318D87272670E0AB8F2E3C70E33E1F463CC7C3",
	mem_init0 => "D71E331B1CCE3C38F1871CE0E3F543C38F1CE63C0E381E317303C2F0E153C78E187CC38F5A1578E6E670E198E1E1C7C70E660F8F0EA878F1E1F1C9C6398F0E0F870E3B0E3A3C51E399E36671E78F071E1C78E39C3860E387831E3B33C704BC3E38E38CE1F8F6770F871998E233C3788C78E60E38CE1C0F198F19C38F38CC31E1E3E0719C71CD8F0F1E28DC7138F0F0F0CE83C387850A0E38D8C87848F870E1E1C50D83050F0F42F8787898FB55F1E1D391838F8F1C739C199C390E1C7AE0AECDE73055C38E0E3C3A3C78798FC3D1C8C7C60E24E5C63B939CF0C78F8E23851E3E3C7CCDC7B8FAA1C799C78F5E199E1C3C38EC71C61E31EBCBC68E6630E1F31E15",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N54
\aud_mono~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~51_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	combout => \aud_mono~51_combout\);

-- Location: M10K_X26_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000001FFFE0003FFF800000000FFFFFFFF8000007FFFE0003FFE001FFC00FFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFF800000001FFFFF80003FFF8003FFF0007FFF0007FFFFFFFFFFFFFFFFFF100000000000000000000000000000000000000000003FE07C0FFFFFFFFFFFFFF00000001FFFFFFF0000000FFFFFF00003FFE003FF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3878000FFFFFFFFFFFF800000007FFFFFFC000007FFFE000FFF007FC0000000000000000000000000000000000000010F1FFFFFFFFFFFE0000",
	mem_init2 => "00001FFFFFFF00000007FFFFF80001FFF001FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE91E3FFFFFFFFFFF800000003FFFFFFC000007FFFC001FFE007FC00000000000000000000000000000000000000000B804F9FFFE0000000000FFFFFE0001FFE007FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F62953CF00FFFFF800001FFFE000FFC01FE0000000000000000000000000000000000002409968E38FFFFF0001FFE00FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D72003FFF0007FF003FC00000000000000000000000000000000000046F003F81F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFA4C000000000000",
	mem_init1 => "00000000000000000B1FFFFFFFFFFFFFFFFFFFFFFFF080000000000000000418380000000000019FFFFFFFFFFFFFFFFFFF49DA0000001FB044DF0E2F952B4E38F8C71C3C79E79FFFFFFFFFFFF3DF3FF7FFFFFFFFFFFFE0000000007FFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFE000FFFC0000FE0000007FFF800FFFFE00000001F800FFFDFFFFC07E3FFF00000FFFFFFEFFFF80000000000001FFFFFFFFFFFE000000000007FFFFFFFFEFFFFFC0000007F00007FFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFF40000007FFFFFFFFFFFF800000000003FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFA000000003FF8FFF",
	mem_init0 => "FFF8000000000000FC0FFFFFFFFFFC00000000000001FFFFF8FFFFC000000000000FFFFF001F000000000FE0001FFFFFFFFFC007FFFE03FC00FFE01FFFFFC0BFFFFFE0007F03C003FFFFFFFFFFFFE00007FF03FFFFC1FFFFE001FFFFF8000FFFFFE0FFFFFFFF1FF1FE0000FFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFF800FC00000000000FFFFFFFFFFC38000000000003FFFFFFFFFFE00000FFFC001FFFFFFFFFFFFE000000000007FFFFFFFFF1FFFF8000000600007FFFFFF07FFFFF80000FFE0007FFFFFFFFFC00FC00007FFFFFFFFFFFFF80001F8000003FFFFFFFFFFFF800000000000FFFFFFFFFFFFFFE000001F87F8003FFFC00007F00000007",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFE3FFFFFFE000000000001FFFFFFFFFFFFFFC000000000000FFFFF807FFFFC000000000001FFFC000FFE03FFC00007FFFFFFFFFFF80000FFE00007FFFFFFFFFFFFE000700001FFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE0003FFC0001FFFFFFFE00F00000000007FFC07FFFFFFF80007F000007FC0003FFFFFFE00020000003FC03FE01FF1FFF07E0000000001FFFFFFE0FFFF000007FC00007FFFFFE1FFFFF00007FC000000001FFFFFE7FFFFFFFE7FFFE0003FFFFFF801FFF0000FFFFE00FFFFFFFFFFFFF800003FFFFFFFFF03FFFFFE07FFFE00007FFFFFFFFFFF800001FFFC00003FFFFFFFFF1C0000001FFFE00001FFFC003FFFE00001FFF",
	mem_init2 => "E0000800000000FFFFE0000FFFFFE00001F000000FFFF80007FFFC00000E000003FFFFE0001F800000001FFF801FFFFFFE000000000007FFFFFFFFFFFFE000000000003FFFFFFFFFFFFC000000000000FFFFFFFFE79FF800001FFFFFFFFFFFFFF803F80000003FFFFFFFFFFFFFE000000000003FFFFFFFFFFFFC0000000000007FFFFFFFFFFC0000001E000000FFFFFFFFFFF80000003FFF801FFFFFFF803FF80000003FFFFFFFFFFE003FF0000000001FFFFFFFFFFC00003FFF80007FFFFFFFFFFFC00001FFFE03FE01FFFC0FFFFC0000000FFFF80007FFFFFFFFFFFC00007FFFFFC7FFFFFC0FFFFFF80000000003FFFFFFCFFFFFFFFF00000000003FFFFFFF",
	mem_init1 => "FFFF07000000000000FFFFFFFFFFC000000000000001FFFFFFFFFF8000000003FF80000FFFFFFF9FE0000000001FFFFFFFFFFFFFF00000000007FFFFFFFFFFE00000000000003FFFFFFFFFFFE0000000000000FFFFFFFFFFFF000000000000003FF003FFFFFE0000000002003FFFFFFFFFFF00000000003FFFFFFFFFFFF807FF01FF00007FFFFC1FFFC000F0000000000007FFE007FFFFF00000000000000FFFFFFFFFF00000000007FF1FFFFFFFFFFFF000FFFE003FFFFFFFE07FFFFFF0007FFFC07FFFFC03FFFFF80000000FF8007F8003FFFFFC07C001C0000003FC0000000FE000FFFF000000FFFF80003FFFF83FFFFFC01FFFFFE000FFFFF803FFFFFFC1",
	mem_init0 => "FC380000081FC000000FFFFF03F0000001FF800000FF03F0003FF0000001FF00FFFFE000000FFFE0007FC1FF03FFFFF8000FFFE001FFFFFFE0003FFFE0003FF000FFFE07FFC003FFFF0000FFE0000FE00000E03800FF8003FFC00000FFF000001C0000000001E07E003FC0007FE0780FFFFFE003FFE0FFF003E0007F03F800000FF801F003FF80007E3C000001FE038007FFFFC00307C001FFF001F8FFFFFFFFFFFFC787FFFFF800F1C3807C003FF87801C000000F8787E0FFFC1FFFFE0003FFF1FFF1F8003F8000FF81FF03FF8FF8F0F000FFE07FC1FFFC001FFE00FFFFC003F87F03F000E00F8000FE000FFFF07F0FE003C0FE1F8000007800FFC01E1FFFFC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000003FFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000001E1FFFFFFFFFFFFFFFFFF00100000000000000000000000000000000000003C1FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFCCFC7DC03F01C0600E00000000180000021C0000000003FFFFFFFFFFFFCC00000000000F1FFFFFFFFFFFFFFFFFFFFFFFE0E0080000000000000000C01FFFFFFFFFFFFFFFFFFFFFFFFE3FFF7FFFFFFFFFFFFFCF0000000000000000000E11FFF",
	mem_init1 => "9E3FFFFFFFFFFFDF07C400000007FFFFFFFF00000000003FFFFFFFFFFFFFFFFF800000000000000000000000000E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FC8000000201FFDFFFFFFFFFFFC0FE00600004000E001803C073FCDFFF83F81E0000000FFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFF8C1E000000000000000383FFFFFFFFFFFFFC7F0F8000E070F87FFFFFFFFFFBF80C0000003FFFFFFFF03C0000006001FFFFFFF03800003CFFFFE000003F9FFE0000C07E7FFFE070200FFFFFFFFFFFFFFFFFFFFFFE1FCE0F800000000000000000000000003FFFFFFFFFFFC0000003FFFFFC000001FFFFF00000003FFFFFFF1F00000000007FFFFFFFFF",
	mem_init0 => "F0000004FFFFFF01000F0FFFF9F860000001E3FFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF07FF7E0807C0707D78300000000000000003FFFFFFC00000FFFFF80001FFFFF00001FFFF800007FFFE000001FFFFF00000FFFFF800000000000000000000000000000000000000000000000000000000000003FFFC0003FFFFFF800000000007FFFFFFE00001FFFF0003FF801FFC07FFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003FFFFE000007FFFFF80000000FFFFFE00001FFFFE0000000000000E7F3FFFFFFFFFFFFFFFFFFFFFFFFFF70000000063F3FFFFFFFFFF0380000000381FBFFFFFFFE020000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "909C8C6676130019C84E4F6171198D8CC5E43E37B08084C45E77119F9BDC4663602339FCEFEFE4333F9097FEF602F37FD9C8C04FFF63390001CDFE210311908CC4C6F63390191CCEE76023398DECE46663F191B09CE62677F3B89FCFFE6E731B1BF9CCC42737B1B9DC0486E6301013DADC66200339D9CFEDEC2221003F9CE7E6023210900C0EE0733311F81DEE6001FFFFC80484FFCFBE1F009C0FFE0071E7880DEFFF000001603C000107FF9F8040079F03C8EC40C0182E0F2183F67E01D04FFF0064FC3EFE039891C05EC68FBC7DFDE0EFEF6847883FCE1C020DBE03DF3EE63C7C9937F19DDBE0C6301F9CE4003D13EF9807AFBE3E000399EDEF7F27F0500F",
	mem_init2 => "6F7EFEF03FFE188C0CFFE304907EFA73960401F0020079F0061061CE387811CF03C8400FE6388825839F27F00B5FC4ECC31E1C0DB07C21F7634060017D81D1EF7DF62C19E619E1DBF808E62670F1E01603F6F39CF0C5C7306DB870F04412250FB643A17397C9C2EC27B7E4D2FF4E9D3BE9CFE0CF0023847B7D2704047AECE347F0C048092DE01C289077FA41703CE04D2FFF83814320E0337CBE75FE3962093F780973978183B80639E7E9DB67F07C3FFCE70C127802A695ED193A0D339EE15463FC789DD5CB0FFBFAAAECFA003EDA421F477D3F8C08FCE19E27552C6DE2262F7FB92C4D5577792F44FC35E3142645AB0962AC11B88A471D65EA523A8FA28BEC",
	mem_init1 => "0DA6B2C72581508196DBAE12216CD57D24E904E1E9DF06D014815BA73DE97E8885A7588CF224186F53C367DD8272D89274A595218462EBC730A47C6AAEF3A08A676DED75E11518655090D2445408FD6D871D04A3A8E9E0E9499A7E47993D40AD12304FB60F233BEC647A4D2A0E35BB98E4C61FAE8C16D5ED2D4D22A7ECF7DBC4041930BE134DF30A564EBD9B47A7DFCD5D72DA7BE0CE62A338697CF04FD384B71FDB4F73E7C0C6B782A9A86409E470169927691006D93515F646EDB2ABF621C85CE7A0520C7C42F3DC70040989FCA07355F7D4ECDED529FB032A006F06E002A832F1F993BFCEBD37F8FDEF04FD203838821665C18573EF89F413D6B800DF3984",
	mem_init0 => "005E1E2C45F8FC9DF1FFFFAE7C8DC120421C8C86408FF5B8BD7FC8FFD5C5E00E0902458CE03DA7B5FFEF063E001F108FC8C3C09D38612C79C2882E786E580553FFFFFFFFFC01E00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000703FFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FC00000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y19_N36
\aud_mono~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~52_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	combout => \aud_mono~52_combout\);

-- Location: M10K_X14_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y17_N6
\aud_mono~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~54_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # 
-- ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\,
	combout => \aud_mono~54_combout\);

-- Location: LABCELL_X46_Y19_N6
\aud_mono~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~55_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~54_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~53_combout\ ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~52_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~51_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~53_combout\,
	datab => \ALT_INV_aud_mono~51_combout\,
	datac => \ALT_INV_aud_mono~52_combout\,
	datad => \ALT_INV_aud_mono~54_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~55_combout\);

-- Location: FF_X46_Y19_N7
\aud_mono[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~55_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(12));

-- Location: LABCELL_X45_Y18_N15
\audio_data_sender|data_out[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|data_out[12]~feeder_combout\ = ( aud_mono(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono(12),
	combout => \audio_data_sender|data_out[12]~feeder_combout\);

-- Location: FF_X45_Y18_N17
\audio_data_sender|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|data_out[12]~feeder_combout\,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(12));

-- Location: M10K_X41_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "789C1C78E1C39BC781C7187C3C331C68E0F8F9F1C671C3871E1C1C3C387062F0F1E1E1E38639E0C78E1E1C38EC6071E1C1C383E1E366263E1C7C7C70E3C63CF1E2E0E70E33C78E3E19C387873878E1C798E3C719C7870F18FC39E387323073E3738E3C7C1E39CCE701C38E71E3C787070F1C3C70F0F0F9C0E1E3871CC7070F1F1E38F1C1F130F1C7739987E31C478F0E6330F3E30F8C3C73E3878E1C78C6E378CE31F19C1C718F87878F118C70F18C7878F1E3C71F1C39C78F0F198C713C7C7071F1C7C78F1CE7638F181C78F1E63878E723870FE0F1C39871CE3C799C6ECF0F1C71C79CE3C3C3FC1C7871C38F99C71C67639F1F1C3C38731C38E3F1C383C7C7",
	mem_init2 => "19CF1E3C7C3878F1C0C3C387878785C1CE4E1C381C78E38D8C67878E31838FC70E1D1CE3878F93CA61C3871CEC3C3F0F1C0E631E0FC773C386E30E1E199E671C3CE4E3C78E38E1C787460E1C3E3B0D8E7C38F1E307870F1C0E1C1C3CE38F1E39C720E0F39F1C1C78F80E1C738F07E63918E0C71C383C7C3C070CF9E070E1C5C1CCE38E0E1C7C73C70E3C78F0F071C73E371E1C1F1E1E38E33871F0E1E3C73E38C7070B0C3831B31C71F271F1998E3F39E2F271C3E0E1F8E1B18D8E3CE71E3871F9E1C3F8F0E0E31E3D0F1F8FC70C1E18F1E1E071E1C7238CE387870F3F1C78F07C78F0E383871B8F8F03871C6E1C70E3919C71C39D8383C31F198C7871F1CCC7",
	mem_init1 => "1F33178BC7198E1CF83E3C3131C70738E1C3C7870E63399B9E3C743C6C79C718F8E1C38E0E1C38FC7E463C859CE383F8E1C6E61C3C7C70E6670E3637C7C69F1C7C387C387879E38667831F21C78E387870F8F17C38F1C3C1C78ED071C71E1C3878718C7C71E1E3C3E3C3E1E71C1E1C1E389C78F0F1E1C7C738F1E49E1F0E607C7CD8E1C3C3E3E3C39CE731C8CC38F0E1E1C771C261E73C7336198E71E1E718F1E1C7C73C71E6C383C3878E38E1E0E18E1838C318F38F1C5F1983E3CF8CE0CE1BC31C1331C71E71C9C3C0E1C3E3C78E1E1F0F1F0E7238F0E1C638E387C70F0E1E1E23471E78F8E1F1CE30F0F1C78F1F19338F3E3E3C783878F199CCE6C7070F06",
	mem_init0 => "27239E1C38F1F438F0CE38E3C9CC3B1CF4CF1E3E38F8E3C78F1C72788C71F1F1C30E1C0DC581F1871E3878F1E39C7878E38F071239C7C66070F1C38309B1E78E61E738F0E7E330E47870C31F1E33C38FC78F1DC710C870707C7C71C1C7C3C7838FC7C638E71C3870DC38E1C78381C78E478C5CCE3C3878C70E61C761C3C3C7C3CF1C71F38E1E3E0EC38F9C7C63E1C7071F171C3E47138E0F419C70E0E38E0F0E3C71C31F1E7383CF1E1E1C7C8E1C381C71E3838E3E1C61C78E0E3C7C0E1E3871E3E31E1C9C7C785E3E0E0E38E387C367639C3C3878F19F1E1C70E7E3C783E630DE1CDE3E38704F0E1A3CF0E3C184E1F1F98E0E1CB399F19C7870F1E3F0F03871",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C3B33878E3C3C71CF0EC70E38E1C3871E3870E306387E390E1E1C73870F1C3831E38F8C8F066218CC719938F1EC7C18E3E71C8C78F1C1CE3871C63C6E18E4E78F870F1C70E0CC318E3C638E38F1E3C7C780CC71C70E1E3C3C7831CC61C3C3E1C3C78718E71C7C3E38F1E30F8D8CE1E1C70F1B1C070F1C7C67C38EE67C38E1C7C381E7070F070E39F1CD8E78F8E0E71E1C38E7878F0F1E38E3E38F1E3C1C71CE3C387071C6E6F8E3871E1E3E3C361C3E3870F0E1E39383E70F1E0E3C70E71E79C73870E1CC78CE3C798F1C7A38E30E1E38F1CCC71C1C38C7871B871E38F0F1F8E0E0E3831E1C748E1CCE7870F8F078F0E3C71E3E078E3313CE3871F1F1E0F0387",
	mem_init2 => "1C739E18DC3671B38F078F89C781E71C8CC31A3C7C2E0F093871C63B938C1C718F0E2F0F0E3CE70F9CF0F8F83C1E38F1E3E38F0F0E3C4E1CE71C7878F1CF9CE3C787871C78C79E1C387870E3C2638E31C3C678DCE679CE3E3C70E3C70E3DC1E1C1CE3871B9E6383F1CF1E3878E387070E59C1C387373318663838F83C388C63F1C3C3C78F1C5C3C3C3C38CC61E7C721E3C3C6E38C70DC70F078FF38E383C39C60FC4C319C3873C387C758E3C7638E6070F31938F1E38E38E1C771C3E38E3871C78F1C3C38F1C7C3F0F1E1C78E37C70F1E398F9870F0F0E38678E6398E0E270F0F1BC7E3C7C1C738E3870F39E1C71C6CE1E3C39CE33B1E387307870E171CE0E3C",
	mem_init1 => "787C78C31C78E0E1F0E37071C71F0F8E639F398E73E0E1F0E3E1C38F0F1C78C71CE33C3871E313C3870CCE1F1F38F1C77070E0F1E3838E65C64707071C73E3F0F0E0E1E1CB66739F19C70FC718671C0E1C71E3C3870E43C3C78E3E1C383879E31C1C31C387871C638D8D9C78F04CC38C479C631E4E399C7870E39C1C3C63870F1E39CF8E781C7070E38C8E1C67E78F18E311C138DE3871E3C70C38E36387838F0F1C7C3E38F8F0C0E1C3C8E3C71F1D9C7198DC78F8F071E1C2E383C38F0C389C38C9C3C4E1C78783C3C38FC78E1C38F870F1CE65F8F0E18E338E398F1CCE47191861CC78E3C671C63C73871E1C318D87272670E0E38F2E3C70E33E1F463CC7C3",
	mem_init0 => "C71E331B1CCE3C38F1871CE0E3F1C3C38F1CE63C0E381E317303C2F0E1C3C78E187CC38F1E1C78E6E670E198E1E1C7C70E660F8F0E3878F1E1F1C9C6398F0E0F870E3B0E3A3C71E399E36671E78F071E1C78E39C3860E387831E3B33C7063C3E38E38CE1F8F6770F871998E233C3788C78E60E38CE1C0F198F19C38F38CC31E1E3E0719C71CD8F0F1E38DC7138F0F0F0CE83C387870E0E38D8C87878F870E1E1C70D87070F0F18F8787898F871F1E1D391838F8F1C739C199C390E1C78E0E3CDE73071C38E0E3C3A3C78798FC3D1C8C7C60E24E5C638F39CF0C78F8E23871E3E3C7CCDC7B8F8E1C799C78F1E199E1C3C38EC71C61E31E3C3C68E6630E1F31E1C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C000000000001FFFFFFFFFFFFF00000000000FFFFFFFFFFFC10000000000003FFFCC3FFF80000000000000007FFF9FFFE0000000000000FFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFE000000000003FFFFFFFFFFFC0000000000001FF01FFFFFFF80000000000003FFFE03C1FFFF8000FFE000001FFFFFFFF1FFFC0001F8007FFFFFFFFFFFFFFFF8003E00000FFFFFFFFFC000600000000003FFFFFFE7FFFC00000000000007FFFFF8FFFFE0000000000000FFFFFFFFFFFFF801FFE0000001FFFFFFFFFFFFC03FFC000003FFFF81FF87FFFF8000000000007FE07FF00FFFE000000FF000003FF807FFFFFFF800000000000",
	mem_init2 => "07FFFFFFFFFFFE0007C000000000700001FFFFE003FFF801FF807FE001FFFFFC0001FFF03FFFFC000387FF0000007FFFE03FE01E00000387FE00003FFFC0E007FFC3FFF807FFFF8000003E000001FFFFC3FFFFFF000FFFC000007FFFF003FFFFFF000FFF800000F80000007FFFC0FC03FFF0001F1FFFFFFFFFF83C00000007FFE0FFFFE0000001F000007E0FFFE0FFFFFF07FC03E00007FFFFFFF87FFFC0F80007C000078003FFFC3FFFC01FC000F80078000FFF83FFFC3FF03FC7F80FFC3EF03FE00FC3FFFFF803F0001E000000000007000F0003FF87C1FFFF007FF1F80000001FE00183FFC3FFC31F380000370FFFC1FFFFF8FEEF9F8000007FC0070FFFFC",
	mem_init1 => "077E0F9F00000070F938FFFFFF8300073E807E0000001FE03FFFFFFFC0000001FFFE00007FFFFE00000000098E1C3E3C31C3F178CCC30787861C71F1E31C3338F0E1E38E770E338F9B9C71C8E4C7307063E38E3C71E3C78E3898F1F1E30C7073C1C5C71C3307C38E38F878E1A3399CF1878F1DC733C3C73371F1E3E38F0E78C71F0E1E3C31E0F271C3C7878F0EC38F1F0E1E7870F0E1E1B189C38F0FC799CE671E1C3898E31C790E3E670E738703193877238706331CE718DE63C70CEE701E1E1F1F078E0FCF8CE38E1E1C78FC3CE19C7CC1C70B8F8E38F38F3C78789C639C1C71C78E3C6F0E8E1C3E3C7CC78E678F38F1E6FE3E3870E38E383C70CC4F8F0C87",
	mem_init0 => "C71C73387C70F1CE3C3878E3878F38F1BF0E673C3C7860F0F0F0E271E38E1C1C3CE71C0E3C78CCD8F8E1C1E39C7871F1E3871E0E38C38E1C3C787A3189C638F1C78703C1C6730E3E38F3C31C3E71C787C1C1E1C4E4F1C61C1E3B9E3F1E1C618E63E1E1E3879E3B638E3E3C39DC71B871CF871C71E70F1E3F8E1E270CE3E1CF8C70E38F1C1C278E6C8E70E70C719E631C38FCC78F1E1863671E0E1C647E38F8C7C3C1C7271C3C7071F91E3838C3C316319C0E0F1C70E3671E1E3870E3871F38F8E1F19B9CF0E18E8E1C3E71D0E19C7878F1E1F0F31CC7871E1E3C8F8798E33870E1E37070F0F1E38F2339CCCCEE1C7870F078F1E1C3E3C7878E718CCE3C3878F1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8F1F1E398CE391C73331D0E39C38E38E330E38F0E38E783CF8C67B8E187038F1C1E38F3C70CE733C79C7CE38E38F0381F1E3325C39E0E1E387870F1F1E3C638E38707239C1E383C3871F31C38798787C3878E3C7870E1D19F1E1C0F1B8CF1E3078630E1F0F38CE38E0F18CE1C6CE3C78E30EE78E3C71C3863C7C387381C71C671B87C3E70C70E3CC7C3C7871C64731C180E39F1C30F078DC1F1CE38E3E672E4E5B9C3C30E0F0F1C789C1C7C71C3878F8E39C70FC71C3C78ECB8E71E3878E787870C38C7871DC63C1E0E3C3878E3C371C731F19E0F0E1F0E271C731871E3C63878701C363C3E0E071F31C7E1C70E3C78F8D8E19E1DC8E3C3C1E3879E1C3C787F1",
	mem_init2 => "CC0E1B1E38633E1F1C870C6E63C1DB38E078E70E1E1C7B1F1C071CC7C1F371E38E1E19E39C38F3F0F1B0BC71C38D861E27871F0E38F3F1F1E38CE1C78F1E3E3B3188C71C7871E3CF1F18F8C1C71F1C70C38F1E386E38C70E71FC638F83C3C66386671C78F8E3871C1E38E3C78E33C387E371F1F3CF8F1E3E1C38E1E30C3871E1E3C78C1F8F0F0F1E1C78F0F1C77078E1C38F1F1F0B8FC38C61C338F038F0C7C78E1E1E3B878D8E1E38E38F1E3818F1C7AE31E1C78C78FC38F18E1878C1C1C3870F06C38C7C3C7C7C0E71C623870F878E670FC71C70F0E38F0E3C66718F1B1E381C631C738F1F1F0E1E09E3C4E3BC38F878C79E2C3B8F8F0F1C78BC781C78F938",
	mem_init1 => "FC638F8FA0E3C38E1F1C38DC7E7878E3E1C78718E3C7C63C7E1D7C6E3C3C7879C1C78FE3C7C70E38DC78671C726370E0F19F1F71F1C71F1C78E38F8F18F8F0E398CE38F18F0E1E0318E3C7C3E3F0F0F1CE3C5C720F0E3C3878E3C3C38F1E3F278F1CC71C717078E1C673DF0E3C770FC63E1C71E1E3B8F0E3E31E3E1E398E1E1FC7387071C3C7C7E23F0E3E38631E0F3CF8F1F1F8FC78C78F878E3F1F1F1F38F071F0F8D8E3B8C78F0F1F078F1E3C78F0F1E39C7C7F8E38FF8F1E1C78F838E71C638F1C7C71C79CE678F1F1C71C319C5D738F1F0E3871C71C38F0F1E338CE38E3878F199C78F19C6C7878E3C3C71CE3C7C70F1C79B8EC719C78ECC3D78CE1C387",
	mem_init0 => "8C7871F0F0E71C3AE3F1C71F0E3E31E0E3B8FCE1E3C38FC7C7C7C71C3871BC78E19E38EE71E3C3C7C3C38F1C70F0F8F18F1C70F1C7C3C7C6E3C1C38E1C3C71F878FAE383C78F38F8CF0F1C383783C387C786C1E38F8E38FC719C78E3C7E1C761C7CBC61E39C71E1E3C5C71C7C3C383C7E1C31F870F8F0F5E3C71E370E338F8E2731F5E2E1E3F0E1E23C371E18C70E1C71F1C7EB878E3C5E3F1E1C78E1E3C78E71F5EAAF1F0E3C7C78C75C31F8E375C31C38C70F5E0EBC670F4E2D50E1EBFFF87C7387AA1F1EBC73AE1C7FF5F5C3871AB1D51EBF18E38C7BF8BD71E3EB871F5EBCE78712767075F0E3F0F18EBE9BAE0F1C3D7AEE3C38F1E1C671C1E387871C71F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N57
\aud_mono~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~56_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	combout => \aud_mono~56_combout\);

-- Location: M10K_X76_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000003FFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000FFFFFFE00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF81F800000FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000007FFE38000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC03FFFFFFFFF800000000000000000000000000000000000000000001F800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03E0000000000000",
	mem_init1 => "0000000000000000073FFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFBE0100000007C108C001D008030E38F8C71C3C79E79FFFFFFFFFFFF3DF3FF7FFFFFFFFFFFFE0000000007FFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFE000FFFC0000FE0000007FFF800FFFFE00000001F800FFFDFFFFC07E3FFF00000FFFFFFEFFFF80000000000001FFFFFFFFFFFE000000000007FFFFFFFFEFFFFFC0000007F00007FFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFF40000007FFFFFFFFFFFF800000000003FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFA000000003FF8FFF",
	mem_init0 => "FFF8000000000000FC0FFFFFFFFFFC00000000000001FFFFF8FFFFC000000000000FFFFF001F000000000FE0001FFFFFFFFFC007FFFE03FC00FFE01FFFFFC0BFFFFFE0007F03C003FFFFFFFFFFFFE00007FF03FFFFC1FFFFE001FFFFF8000FFFFFE0FFFFFFFF1FF1FE0000FFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFF800FC00000000000FFFFFFFFFFC38000000000003FFFFFFFFFFE00000FFFC001FFFFFFFFFFFFE000000000007FFFFFFFFF1FFFF8000000600007FFFFFF07FFFFF80000FFE0007FFFFFFFFFC00FC00007FFFFFFFFFFFFF80001F8000003FFFFFFFFFFFF800000000000FFFFFFFFFFFFFFE000001F87F8003FFFC00007F00000007",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFE3FFFFFFE000000000001FFFFFFFFFFFFFFC000000000000FFFFF807FFFFC000000000001FFFC000FFE03FFC00007FFFFFFFFFFF80000FFE00007FFFFFFFFFFFFE000700001FFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE0003FFC0001FFFFFFFE00F00000000007FFC07FFFFFFF80007F000007FC0003FFFFFFE00020000003FC03FE01FF1FFF07E0000000001FFFFFFE0FFFF000007FC00007FFFFFE1FFFFF00007FC000000001FFFFFE7FFFFFFFE7FFFE0003FFFFFF801FFF0000FFFFE00FFFFFFFFFFFFF800003FFFFFFFFF03FFFFFE07FFFE00007FFFFFFFFFFF800001FFFC00003FFFFFFFFF1C0000001FFFE00001FFFC003FFFE00001FFF",
	mem_init2 => "E0000800000000FFFFE0000FFFFFE00001F000000FFFF80007FFFC00000E000003FFFFE0001F800000001FFF801FFFFFFE000000000007FFFFFFFFFFFFE000000000003FFFFFFFFFFFFC000000000000FFFFFFFFE79FF800001FFFFFFFFFFFFFF803F80000003FFFFFFFFFFFFFE000000000003FFFFFFFFFFFFC0000000000007FFFFFFFFFFC0000001E000000FFFFFFFFFFF80000003FFF801FFFFFFF803FF80000003FFFFFFFFFFE003FF0000000001FFFFFFFFFFC00003FFF80007FFFFFFFFFFFC00001FFFE03FE01FFFC0FFFFC0000000FFFF80007FFFFFFFFFFFC00007FFFFFC7FFFFFC0FFFFFF80000000003FFFFFFCFFFFFFFFF00000000003FFFFFFF",
	mem_init1 => "FFFF07000000000000FFFFFFFFFFC000000000000001FFFFFFFFFF8000000003FF80000FFFFFFF9FE0000000001FFFFFFFFFFFFFF00000000007FFFFFFFFFFE00000000000003FFFFFFFFFFFE0000000000000FFFFFFFFFFFF000000000000003FFFFFFFFFFE0000000002003FFFFFFFFFFF00000000003FFFFFFFFFFFF807FF000000007FFFFFFFFFC000F0000000000007FFFFFFFFFFF00000000000000FFFFFFFFFF00000000007FF1FFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFF80000000000007FFFFFFFFFFC00000000000003FFFFFFFFFFE0000000000000FFFFFFFFFFFFF8000000001FFFFFFFFFFFFFF80000000001",
	mem_init0 => "FFFFFFFFFFFFC0000000000003FFFFFFFFFF800000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE000000000003FFFFFFFFE07FFC00000000000FFFFFFFFE00000E00000000003FFFFFFFFFFF00000000000000001FFFFFFFFC0000000000FFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFF000000000003FFFFFFFFFFF80000000000007FFFFFFFFFFF800000000000007FFFFFFFFFFF00000000000007FFFFFFFFFFF80000000001FFFFFFFFFFFFFFFF00000000000FFFFFFFFFF8FFFF0000000007FFFFFFFFFFFFE0000000000007FFFFFFFFFFF800000000000007FFFFFFFFFFE000000000000FFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "909C8C6676130019C84E4F6171198D8CC5E43E37B08084C45E77119F9BDC4663602339FCEFEFE4333F9097FEF602F37FD9C8C04FFF63390001CDFE210311908CC4C6F63390191CCEE76023398DECE46663F191B09CE62677F3B89FCFFE6E731B1BF9CCC42737B1B9DC0486E6301013DADC66200339D9CFEDEC2221003F9CE7E6023210900C0EE0733311F81DEE6001FFFFC80484FFFFBE1F009C0FFE0071FF880DEFFF000001FFFC000007FF9F804007FF03F80FC0C0002FFF218007FE01F00FFF0004FC3EFE039891C05EFE0FBC01FDE0EFEF7E0781FFFE1C020FBE03DFFEE63C7FF90001FDFFE000301F9CE4000013FF98000FFE3E000399EDEF7F27F0100F",
	mem_init2 => "FFFEFEF03FFE188C0FFFE3001FFEF8000607FFF000007FF0061001CFF87FF00F03C8000FE03FF83D800007FFFF0000FFFFFE00003FFFFFF000407FFF0001C1EFFFF620180619FFC3FFF800007FFFE00003FFFF800007FFF000007FFFFC00010FFFFFE003F001FFFFE03FE400FFC0FFF80FC0000FFFE0007F7F2001FC03FC007FFFFFC0000FFFFFE0007FFE40003FE07D0FFFFF800000FF81FC8007FE3F03F8000008039F81FF80003FFFF80007FFFC3FF0FFFC1FFFFE3EFC0F81FFFFE00000781C7F8078C0F80FFFFFE1F003FFFFFF00000FFF878000FFE0FE3FFC11F80067E1FFFFFC00270387FF000037FFF403C43819F03E0FFE078001FE20003667FC3003",
	mem_init1 => "F180CFFFFF9F9CFFFFC0001130FFFF67800F0001FC18C3F3C000031FE0E01F018FC030006FFCC013F0003832F3FE2639FCF01C718FDE0FC00EFFC70877C2009E007FFBFF000003EFE01FF77FFC000207C7F0186380EF3FEC1FFF17F9FC7E1C720C0E13180FC0CE01E463FCF03FCF801C78070FE08C001FF37EF1FFDFE01C1FC2F809F741180C401C01BE784E01A7C792FC3D41FE000FE37C10F08F1DC82CA0D2043FF104BE0807F003FA14190BDFCDFB58261CDCF0BD49C7FE1C92E59FF6383F3C3C0040502C0DBBA8280283DF0C82160EE60BFF1E30DBDE844090731C0000FC27807320EEB4FE7FF97DFFA5C18DFA1E603720B3F691FE113FBFFED40B8C0000",
	mem_init0 => "00E70DD0AFEFEFFFFBFE7F65B31E8A0000130B41417FB77DFD5FCB7FF7BA9432198043C0E47814B3BFFE0A1E201760870E1BA14DFCF64B6373907C1879C00553FFFFFFFFFC01E00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000703FFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FC00000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: FF_X46_Y15_N2
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: M10K_X38_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC00000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00080000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000400000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C0000000000000000000000000000000007037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF83F81E0000000000000000000000000000000000000000000000073E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000003CFFFFFFFFFFFFFFFFFFFF3F8180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF1F00000000000000000000",
	mem_init0 => "00000000000000FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C0C000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N33
\aud_mono~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~57_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	combout => \aud_mono~57_combout\);

-- Location: M10K_X14_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y20_N48
\aud_mono~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~59_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	combout => \aud_mono~59_combout\);

-- Location: M10K_X76_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF07C003FF00FFFF870001FFF8001F83C1FFE07003FFC000007FFC000010FFFC01FF7F00738007FEE0F203F09CF8003FFFF90101C3FFE7FF3100FDC0FEE2301F9F9CFFC0407BF9807FCC0761003FBC0CEE00F633909C81CE463603791DC8FE00623F3D9C8484F63713919CCCFEF6437119FFFC0E677139199DCFE4263331989FDC4607737B9988CFE0623301098DECEE23301198DCCE4642731099CFC867636",
	mem_init0 => "13D89CCEC66773381FC9EC6E27A13399ECCF846733B1FE9CC666737B1989C86E6F673381DC9CC4263713919C86C646733B9BC8486E673F21B99CCCE4E7B3B09C98CEC672731399D8CE6E676339BD8DEC26F7323190DCCEE06213DBD8C8CC676371398D8C2C667739119CDCC6763373D818CEEE676339981DCCEC6436379D8CC65E67331398D8CE47633B79198DEC6E273331999C8C46E21310989EC26663330B8988EC672133918CFC86E633B39ADBCEC262637B19C9CC6F6723A3B1FC8CE67732139980CEC2627B1981C9CC672321311D8C84C62271B898D84E47737319D9CC4E6E23319D998CC4F632131F9DC6C26E7331F909CCEF637139198C8CE6E63F81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y17_N36
\aud_mono~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~58_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) 
-- # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	combout => \aud_mono~58_combout\);

-- Location: LABCELL_X45_Y18_N0
\aud_mono~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~60_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~58_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono~59_combout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~58_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~56_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~57_combout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~58_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~59_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~58_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~56_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~57_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \ALT_INV_aud_mono~56_combout\,
	datac => \ALT_INV_aud_mono~57_combout\,
	datad => \ALT_INV_aud_mono~59_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~58_combout\,
	combout => \aud_mono~60_combout\);

-- Location: FF_X45_Y18_N2
\aud_mono[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~60_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(14));

-- Location: FF_X45_Y18_N8
\audio_data_sender|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(14),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(14));

-- Location: LABCELL_X45_Y18_N6
\audio_data_sender|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Mux0~2_combout\ = ( \audio_data_sender|data_out\(14) & ( \audio_data_sender|bit_index\(1) & ( (\audio_data_sender|data_out\(10)) # (\audio_data_sender|bit_index\(2)) ) ) ) # ( !\audio_data_sender|data_out\(14) & ( 
-- \audio_data_sender|bit_index\(1) & ( (!\audio_data_sender|bit_index\(2) & \audio_data_sender|data_out\(10)) ) ) ) # ( \audio_data_sender|data_out\(14) & ( !\audio_data_sender|bit_index\(1) & ( (!\audio_data_sender|bit_index\(2) & 
-- (\audio_data_sender|data_out\(24))) # (\audio_data_sender|bit_index\(2) & ((\audio_data_sender|data_out\(12)))) ) ) ) # ( !\audio_data_sender|data_out\(14) & ( !\audio_data_sender|bit_index\(1) & ( (!\audio_data_sender|bit_index\(2) & 
-- (\audio_data_sender|data_out\(24))) # (\audio_data_sender|bit_index\(2) & ((\audio_data_sender|data_out\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index\(2),
	datab => \audio_data_sender|ALT_INV_data_out\(10),
	datac => \audio_data_sender|ALT_INV_data_out\(24),
	datad => \audio_data_sender|ALT_INV_data_out\(12),
	datae => \audio_data_sender|ALT_INV_data_out\(14),
	dataf => \audio_data_sender|ALT_INV_bit_index\(1),
	combout => \audio_data_sender|Mux0~2_combout\);

-- Location: M10K_X14_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFE3E0003FE0381F0000781FFFFFFFFFFC003C3FE00001FF00FFFFF807C00FC000000000001FFFC000FFE03FFC00007FFFFFFFFFFF81F00FFE00007FFFFFFFF8001E000700001FFFFFFFFFFFFFFFFFE03FFC000701FC003FFFFF807E0003FFC0401FFFE3FFE00F00000000007FFC07F80003F83F07F01FF87FC0003FE0007E00020078F83FC03FE01FF1FFF07E0000000F81FE7FFFE0FFFF00FF87FC3FF87FFFFFE1FFC1F00007FC000000001FFFFFE7FFFFFFFE7C00E0003FFFFFF801FFF0000E183E00FFFFFFFFFFFFF800003FFFFFFFFF03F81FFE07FFFE03F870007FFFFE1F807001FFFC00003FFE0007FF1C007FE01FFFE3FFF1FFFC003FFFE1FFF1E3C",
	mem_init2 => "60000800003F80F003E0000F801FE3FFC1F07CFE0E1F983F06003C7FF80E03FFC387F8E0F81F80FFFF801F03871E03FF0E7C1FFC3801E63C1C3F0C380E638FFFFE07E3318FC1E000FE1C1FFFFFFFE3E0DF003807E79FF930731803FFFE3380673843F86301E3387FF0F9F81FF8E0FF807E7F192E003FF80F00E48470019E7F266700F1F18E4C6C18FC1E0383C0CC3802007FF9F31F09BFC38719F7FFF3803FFB7003983FFE1C3E71E67E38F30001FE70183E007FF8FC00003FC198C673FF3FFF03F0D8FE3198CE03FEF9800C0CE04CFFC0FC6CF1F800070003F00187CDC0FB7FC001C700FC3C0C67EF381FE600CFC3863C79CC783FE7833FC7FFF8FF37CFFF9C",
	mem_init1 => "7FFF07383FFE71C038931E38CF3E4F03FFC4733F8FCD9FCE3E0E1F80790F0333FF8070C930E3639FE6C3FF8CFF18CE00C7800FF19263007E0C64C7C00781F9670098738FF01AAA7E000C0650ED3031F3FE3EC6D98F800167F132600133F3FF30B34FFC6401F2B1CF8F3CC219B303C07C819560370FCC123FC98E00CF18C9F603527CDBF961AE03E06957F2F197FFF81F8E243599EACC63969829F87E1F83C936183E0E536C00303327031E0E005FC93E158D65EB46AC0FE03E919B4CF8155DA401A95399038CC6676A7D97C713C65476D015F03FDF49286632FF80EB5A671E00D92B39566657F706D90355CA54EE3A1DF49E2554730653CB300669AD9C16CDA3",
	mem_init0 => "D3C72C53F7EB525FCC929094A1ACD7987614973FFF00FC0FF324EA73F194AB4D48E354FF06CCCC55E5BF3E932D53B6278CAAC0507E4DB802ABCBCAB2CB012B4BEF0026F60F582D600DC1ACD59A70D5A020CEEC47FF367FBA032D3EA76F571800630F50380E3DF67E594DCC329C69054C601EFA6BF44146D2ADF9E94A59675D3AADD234F4AC1998FA503EAEA134E64F2E583938F4DAF31991FE15EA9E1F80873B5F6137CD81FC3B3B1CC14B61C6D420FDB5D9331B540E01BEACE2F79883202C98CE4FDED93E2C6DC28A653F503F8A2710703299F96A9B695C1B700A134093CC635C6832680D62F7CBF14A6068160868BD4A2F1F1FE9E7869EF8FEA668B178412D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF07C003FF00FFFF870001FFF8001F83C1FFE07003FFC000007FFC000010FFFC01FF7F00738007FEE0F203F09CF8003FFFF90101C3FFE7FF3100FDC0FEE2301F9F9CFFC0407BF9807FCC0761003FBC0CEE00F633909C81CE463603791DC8FE00623F3D9C8484F63713919CCCFEF6437119FFFC0E677139199DCFE4263331989FDD4607737B9988CFE0623301098DECEE233011985CCE4642771099CFC827636",
	mem_init0 => "13C8B4CEC66773381FC9EC6EA7A1729BEECB856D33A5EEBCF664717B1CA9CA2E6F77F2805C98D42E371381FCA6864479AB9ACE483A673F20BB94C8E0E79BA09CB84A8432719299128E6EF4463FB7CD683ED77271D2DCCEA8EAD2CBD8E0FDE76355FC8F9E287A57E9319C5DC77CB166CC328EAE2547BC9A1758A8449676CD0C435B6F21039CD0D34523B87C53BDFF4A07DB71BB1F8848E89F14A7B2F236E1166A839AF8150112D04C398229B8AF9AE35E997A604F50FB1C6B518BE3337E09E3593A05C9012E8F604BFC87C1E357BB2805073894DF2A6DB89E5A597D71F018D7E75A1E3915D41B0B55B20B991FB987822DB020F923A8B9FA71A8957498F7969CE5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0E2297FE015854A3F9615A61CD1F1FB726D01FFC6655E2788B8131E840551998F365FAEC0CA734737BC19D3CAD658BA7101E44D840B9B963D4FB12419C5C61FCE76B66B51C3621808E89CBE9F1D84BCF166E9F88C7C24BD38DAD46B1332ED163D9F9DC823976D29609EA562B7E5C08049B2878DE606A17069C24CF81CC6C99DCB21C537511ECC83FE107D02DDEE8C5CEF0A7F36DD6FFC9D00A9E36C08212A5C377232D464B0A048E295BC3F068023B0FC236604B7AF3D9575D1DB15BFA0853A397DD74DA166D8E32E2E736513B732436B755EA64A1546802EECDD08E92F53D24E63317384C415D327D7B60AA2C787FB5A526F97316976C3795746DE96DBC4848",
	mem_init2 => "8509BB116F50E0D3FEBE20E2131AEB63232B08229D2A3DB1E814644A4D93FB2163DA9D4BD0A097E791938BCF381872645CB995A2F6C13B5DC6C2F8BF6707CD61CC389071DCD3E1DF3EE57A4EE0E93B91441A742BE5335CA9DAEB39E6A7AA8DE1BF1EB53738A6B3144CE19E48EB998EEA111BB913AE98147D4D0616A72F98091AA3388A16123E3E95E543BC9395A2F842852671EC7FC458038C5CC1F8424E32E5ECFFF8AA6AF4C8DE2848DC77662049285FE7A0F132C72697B5547135514EA0C8B0A2C460568EB384EE55081B39D9EF6DF234F44F56E49A03A630BACF3E2B9DB27E8B9DDD951E8E58524962F9CBBDFD546845C00C3AE5D111C50A8C2373B0161D",
	mem_init1 => "C4D4EA6D1423E0E11381163F41BF495C23C2964DF5A2743413281E1F72B64CA9165B52D642FA61D6855DC2DF907E439424920308E780C76E97EB7E5FD7CC75CA1CF3F984A1846C3B8C24DC48AB0DE788E3BB4AC26303E2AFB1BFE8E912C72F7DEEF35EB8E90D7AAB963673CDC7616FDFC107AAD762BD17842871B6D5F9D4AE6B5151E402119DFAFB6F6DC7481B47320FB59A43FEDDB7C4F6FB90BADD72F9684A55005D930B47C1B72EEA06D3E8D629E4AA35484CEE9400FA8FC564E8C93592194A1DFE0DD6701771F81D2FF61303119CC48FC4694D59DDEF88B90D13BC00F3BD283A57F80A2D1201BA3E5F0C9D401879EF4AFFE617683B38E2B115CC66ABBC5D",
	mem_init0 => "15E6ECA5AA4FB38CE6F246D9002A87CF5BF3D50281773317C47C4214C6D4C51DD4AA4D9C763858E4856692DA45F00731BAC223F65F9580BE3CBE980CC798AECC85CED0D266EA773EE9CF6C3AF23322DFD595A46E9FFBA92CC4D825E2084EBA64FAC96FFE3B420BF245C7E08844BB8A89C5FBBB9F86CF2132416C47499C72DD9E471D8829F53C4E5FC7F68D471D4359E65D5FB47851B7B74BFF3D8CAB518B444FB8C7E7BEB1E8C0C0EDD973CF7BB9B81DF07303CBF94663E462BD236CEDD2061D6666346F6896A374C3ADE7165B1E6CB44F362410DAADA56DDF1B0DD9DE471CC524F8A985506182C48578CA97C07E7315C87C1D027848304E01FD7C6C3B9DB374",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y11_N12
\aud_mono~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~61_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	combout => \aud_mono~61_combout\);

-- Location: M10K_X49_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "192698627492E8D4A3560E05F25887EE41A548C05A8014845975B19FB3D56C41CCB427F6B64B4FC74F58771F93828F7FD0C9C649DEF3E714DA479F798B15561B0DD89612F7595D4BD3643AAF2EE6F5E663D557234B3AAF7FFFAE97E17FFD1EC652C812948790B907DB008F0BD88715E27D4C2A53786F06273462AB4832FCEB00564A9AB53CA620F8A6109DB97F607C0542C4B0BBA8B1EC432B705CD318365FBDECA6185EA4508AD7D39696AEB616DF163F153799B709B5642182C4C7F81B12B976E718BA27D11A86B1895C8C4AEC16A688C06252EAC798A212E44BEBD7FF1E701676F161CACD05C5BC65CDCAEC24801A1697614C7EC01F90B3A30F5DF68DBAD6",
	mem_init2 => "D5E3FE0B5B8765A439AEDD2AC5A0D47842AFE3F168E5725002CC1B028F56E5F662EC325BD1A19E396E9507AACCA540B324E33EA7A9C840EC49FBD8D307388BCC74A3DD4B659B92FEEA033DFD6F09B124F08FA9E5ED8A9548C2FC490ECD24BBC17A37F2A97F1DE7190F250993C4DA5EB743707E8C9A1D6AF17AA0135185BC047E6309E7D813DDEE8647EC41DB1939D8F4423D34070F9C979938435FC16051A8A2804A838F72F8BB90B419EE6848F60CB6BD4C59BEE7802B5A1895D20D2B404D84B341C3B78DBB6516FEAE29141B006AEB7360B05F7A32A75DFFFA9DC50422EAD1092808F74C6B244DDE3C3C0880F9C3A1918C43687A6C6AFF7901058F51DBC282",
	mem_init1 => "0350B3A76BDA0B8A635C13FA5366242D5B2B887F44E2376259D8ED551790817404D914C156403C522954B3EF38DBCF36B67B9B6BC7A0B516EE5FAE4B9EFECA4D8B6D3408D9D11D73894F8071DFE8135284E93F93C03953845B6B7075AAC46887CA8C56F1A6AD368F66514F04083AB361B162F25BC7ED845EE503DAFE943104091244F87F7EF4A7EA23F0E1A986F970E7860D99F5DDA25B5C9957A7DE1FD1863DC1209F169945527F1E0AAFB551CFEDA5429BB4BBF8E48084F587E8274DFC9EFF9E57A382D86F3AFA2C2063B2EAB84D0934E8D1CC6E86E27CBCCAC96888A0003FCD14539ACFC6BDBBFF3BEBEBF2F5FFECFA57258B67DBE4BBD30FD4680A96A442",
	mem_init0 => "84181C1564FE7FBEFCFC7FD33E9DCB0346061B45E0CF1978BCBC6FFFC3B7AC0A01C04DC2A45C0CFBDFCE861EE027516FCC5C93963C272C306AB8BE0866E80553FFFFFFFFFC01E00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000703FFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000000FFFF0000003000000000000FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFEB8000000000000000000000000000007FFFFFFFFFFFFFFFA01FFFFFFFFFFFF83FC0000007FFFFFFFFFFFFFFFFFFE000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E939E790B2855BB4E98318DEA3690212A4A99C44CB4A4489FD699CE1EDC715E505B357A23E44D92EF39747B9049A79CC2A620280752C586276908790EE9AB309A19FB3A32E1C5E1DDCC9554ECD6F5D8899CFD0D97EC9F9841BDD16E68D123204877735A3D4457EECA798144EA185BA6A228E9F09421914F8065A3397BC4978875B8B8D3E96039E8D7CC4DC88113E9D5FD25BBCF32C2AB931558FD74DC1263AB7A1E796495EA6E02890A7C998649E57CC1397F782D65F331027D9E80D5474841DCB9332AC4F351C90B7E0C47A024430046F30432467AC7FAB1C2E4C166A6B77F7C863E707A9AFCB57EE950ADCCB56C26381C8E65E9D6CF1A15D04931455186360",
	mem_init2 => "73ECD9B20DF8A0A7E1B7D137C0162709DFD24171C7BC164FF381FF48931063F4077C341FB959B324C85F5189BA4DB2DD820F54ED7FCA1DC31992C5535EA7B0A3026C6B1BB53FFC1A073D4F5B680C13DA34DFFF9A9587D1FA0009437E399EDFFFF219281AA040D811498069A2B6AE3A9F9FA09589E5A16282CD2423413E2AE7D7EA8FECDA3FE0E9D100034A2A2E58FFFC52EC7E6A2A01927680AEB0E7FE3F9C6ABAA0201A2D9A08AA84BE42D54C31D79173913D98FDAC7E5E92C254AC81F141E7A9E47B6851E29392AAB5293B29785F088AABC21B4C6A1D669FE55A0E2456B0904AFDE8BB616D587FE54A0D784317621CDAFE75B1ABE84FC07D0C8D9BF19E0FF5",
	mem_init1 => "939A40423700027A93BF47FFFF66C41203490869F22C208218CA163DA3C1B7F171ADB969BE80B47537F351098E1C3E3C31C3F178CCC30787861C71F1E31C3338F0E1E38E770E338F9B9C71C8E4C7307063E38E3C71E3C78E3898F1F1E30C7073C1C5C71C3307C28E38F878E1A3399CF1878F1DC733C3C73375F1E3E38F0A78C71F0E1E3C31E0F271C275878F0EC3AF1F0E1F7870F0E1E1B189C3AD6FD799CE671E1C3898E31C790E3E670E72B503193877238506331CE718DE63C70CEFD01E1E1F1F07AA0FCF8CE2AE1AC578FC3FA1947CC15D0B8FAAB8F38FE7434A9C639C147114E2BD6F0E8A1C3EA57CC78E678F3AF1A6FFAE8B16A38EE8A770CC4F8F2C87",
	mem_init0 => "C71C732A7C70D5D8BC2A4E8A36CF38F1BF0E67EC3DF860F2D6B4E2753AB8DC1C3CE7D40ABC7A4CD8FE3CCD3BB57851F52E0712030A03AE1C3D6A7A3189C6389C64F243C556730AFEAAF3C31C3E555787C141E1C4B4F570D0CBBBBBBDC6DC608E6BE12D3114F63B62A8BEFC3FDF11B8174F875C51E7099C7FAA1E270CA3E1CF8D5628A9C490278E6CAA76BD0C559E633193FCC7A7DE0B03671E0891847EA8F89DDAC1D5A4C5A47D05F913538043CB16859C0A0F5C7083671E137B46AB85DF3ABFEDF0DAF7922C1AA81F33C5D0E196C95982AD34F31CD4955E92BC8FB4988B2608403B701CE7D33A0DA33979CDEED45944F66A9D01DBBAAD3CC37C8E48A59275FA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y18_N24
\aud_mono~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~64_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\)))) 
-- ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\)))) 
-- ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	combout => \aud_mono~64_combout\);

-- Location: M10K_X41_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000001866E61B6664CCC9D90F01F03F0783C3C78F1C739CE666664D92492D2D2D6B5526C9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE667482E3F7E78B87FFF8DDE1C9C1C1FD0302793639801FFC03FC07C1F078F1C31CE7333333664D2CF2B4C567EA1E490ACE067C931307432E98D1600000000000000000000000000000000000002932805301FF003FC0F81F1F0F0F0E3C3C7870E1C3C70E38E73998C9B64B4A54AAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8D0F7000FFC0FF03C1F8783878787870F1C3871C673999936DB4A956AA80000000000000000000000000000000000001D75800001FF807E0F83",
	mem_init2 => "C3C3E3C7870F0E1C3C78F1C718CC666C925AD5AAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFADBBF800FC07C1F0787C3E3E387870E38738C67333665B6D295AB54000000000000000000000000000000000000000BE11B1E07E03E07E1E1F0E31C66666C9696A55552FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE37E47817D77472A7871C719CCCD92496A5555540000000000000000000000000000000000361512DBED78E733326496B56AAA95FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFBDF7733326C92496B52AAA800000000000000000000000000000000004FB255292663BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2D59800000000000",
	mem_init1 => "0000000000000000200FFFFFFFFFFFFFFFFFFFFFFFE2C00000000000000006383C000000000061CFFFFFFFFFFFFFFFFFFF0DE18000000500F038F1ADE67B5CE1A554912DE93D9FFFFFFFFFFFF3DF3FF7FFFFFFFFFFFFE0000000007FFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFE000FFFC0000FE0000007FFF800FFFFE00000001F800FFFDFFFFC07E3FFF00000FFFFFFEFFFF80000000000001FFFFFFFFFFFE000000000007FFFFFFFFEFFFFFC0000007F00007FFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFF40000007FFFFFFFFFFFF800000000003FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFA000000003FF8FFF",
	mem_init0 => "FFF8000000000000FC0FFFFFFFFFFC00000000000001FFFFF8FFFFC000000000000FFFFF001F000000000FE0001FFFFFFFFFC007FFFE03FC00FFE01FFFFFC0BFFFFFE0007F03C003FFFFFFFFFFFFE00007FF03FFFFC1FFFFE001FFFFF8000FFFFFE0FFFFFFFF1FF1FE0000FFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFF800FC000FF000000FFFFFFFFFFC38000000000003FFFFFFFFFFE00000FFFC001FFFFFFFFFFFFE007E00000007FFFFFFFFF1FFFF8000000600007FC007F07FFFFF80000FFE0007FFFFFFFFFC00FC00007FFFFFFFFFE00F80001F8000003FC03FFFE001F800000000000FFFFFFFFFFFFFFE03FC01F87F8003E1FC0F007F00FE0007",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1B98C250B45A72E571F8940A078352A150CB65B573FBD45EFA3FDD1CC211A68399839C9C95CFE63BC78C1C410971C76755328EF1E8EC023891170D5357929E959FCEBE6B7F41A2C6B3BFE7CC16585816FDFDDE81CF317B32F64CF5A7AA97572017A66BD4574BEFE5CD295E3FC17F72504DFD6560828CC842CE7872B25A434FD8C2727B43D68AB8875BB918F25C068D6C11A38A66A4FEB3511B00DADC30C3A95E78D51668EECD74992B791DC70DC3244DBBEE76EA22D927BEB35F360043236F1440FA07E4FD8FA64B91A4DECDB9BFB74EF5A687F6E0DDD12A841ECDA3AE8EF3D40B9117B4681EC8931EDD89D359AB70BC2F98BA6298ED82F2344027845CFA4CF3",
	mem_init2 => "CF6BB4401F1B8A978ED73B49555A93756D619D182EDBBF0CA55EDE8AA7A023684890ECAE668A55CCAA3620DD5DF481781BE8B55BE73A7A3C16CA16DB0312538B025C03BA0EE3C70DC3EB6D483373185D3C22B66A7EA68FE911BFF82E8532A29FD544BFB2F50F37E424881D30B954747950838631706CAF0FC695E0DD383EA91EBEC202B262C863506318DD3912078A6784A2ABBC259FA7BF290EF6D6FE0BCA4723BE7B89D9A727BC9FD2EED15C1EE0605AA24107CEBF5DD2252CF473BD1E7014FDD4BB52554B10932771A72C57B08099EBB5594118447390C7646431439D4FEFD4F6C6CC1D4271F9DEB8FEAE75011709958B66870DD6B7917B383124FC18A400",
	mem_init1 => "2F6C679A0CCB7CEAA1ABB5107E61AF94F98BDBEBE3707FF6426AE4408CBF4912283B13ED1AE7CDB88D79BAF8FAF36BA74DE52431AC59D641D8D64F3F85A2FC2B1C3BB29DFD939701E1C1F1468922A8BAA92BF359D2CEDF348272F4478BC09BD13173ED4FF046D142FA4F362F685507BB50FDCA966CA46F53A9053ABC79DC0650D682E4068C3FF1831E617B34445439E714EB5FDB0565FCBFFCFBBF0FF401A53B692B408F0E2490FF06E1B40EAF8CB5A45A37D01DEA0FE446AB16CE0D89386F9BC98C83A7C75F83D0157AE452E8E623BB1991D5B82F3D11980328576B03AFA0462228ED1BA9CE139F28948513432501C5561FF3133221DF3181CB69F50BFE6CFF",
	mem_init0 => "A125651A1BE1D186F870FCE54944C3161A88F56A99D70D14355A51F3002D49A4410D0EA99804D4E8D3BA536AA21F7B9E3C4DDF121C52E143890CB83B09269C8E38B6D971998C47E670DF12B38B9B81B985C2455B44473E885E29A7C91E623491D82D25246809A2529BCFED0C0151A3E3B705015AE89055D76E6B95507AF0B032EB545E5AE21CE784F9DC3D256D2402378AFDC4EA4ED0BEAE5652FD1BBBCCF0617AB254199253883FE9D0DDC4D7D44095DD36AAAEBF7F6F40854892A8E786A80366623F48FA57A9960166C16373C71655B539ECAC2326824596CEB54D6101EE54C6D7D24CD284CF06D720DCF96D248F8F387CD46CAC79DA551CCD92E115203122",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y12_N30
\aud_mono~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~62_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\,
	combout => \aud_mono~62_combout\);

-- Location: M10K_X58_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CBB32B5AC2E8751CF4AD422E8E59A8552F256F900E27E892216CD173449CE8805EE2FAC9B026210C111193C57EF7C03ABECACA173B1814BAB4D16ADEE1B7CB78FC10F1D16E84C04073D23AE95F06ADDDC809D770B240B540AC9806D0C5AF2E049DAB51AF1A2E43B2881330E998D6070A70DC3D81161B470E7C0EEE67D1E088CC705E7033C7246DDC36D9BEAE274661EF49FD5B0CC4FB573E0F8C1D2A61C707C61131010A0F6FA6B28B2D3BDB9B4CDBEA3459685E0D2B3ED39B0EBB326371E79176A604D6C6ECDBC79A9A2CAA6230AD6D548CCD1628C80CE83CE34DA25B6F7FC60E202835678F48CACDBCC5EA8357F7E531B1F3A15EC1A52DBB66773A1ACBC215",
	mem_init2 => "9E3F509BDC36C5B34E84AF2B9781EE6E8CC00AD175A78F0923470E3FD36412290867A9FFB326EAEDB2B2E99E2C1FCBD3FA3A3507AC9FC25FA5C9F353AADEDEEE6310D5C06A5EFEC0B7B0A616E22A4C351FD4FAD72DED75737A46CEA7AD2DC139711E0306AD3CB0BDA0D7D8D6AB61542245D8C7E2FB77220233A89BD2C18824FF482A641BDB25521B0EB8D852F77552273565B85C426714A7D28BF1BDB86D9B749B74F17B47272880BE75878EF305AC124FEC12AF5E243A9E7855245CF4712B5FC1BAB2D8EF644DBD0BDB84F9C175F0DCFFDBB9064F2B41CBEDBA8091EE6E121530B14A7C2F4FF3D51A14DFB247AD03CAD66CB9CE0BB23F91F0AEC5353BAC0560",
	mem_init1 => "DB4B6ED154CFE0E187E3634F682609B67BF32C07D340AB513DA493612C8E3CC623CA3F9F5BC40618F14BEC554FE7FC93413EBB70A51F2A4502561645DAEBBFE7BEED625CEB7178F60BA6336F7A629FC343C633D3812E582ECB9BB3AD5ED44EE06255878F5EB21209DC6E7C4EF045922D63F9A1146E8A9F47352DFD252C696CE567E1DD9796815079CB41AB889DF7BFE2791D5C5CFB4615825EE18DB543A8AD701F83504261C940862646CE8FC43E054B4090DA607A3A6172FAA2064E195ABEF513CF08F5DD5CC7024AF14B9AEA129F6F7171CED77E08197EB8149934A2E46AF80A05DC99584EF285805A5410004E0319249EEE1270E9E41DEF8BDE1556F6F15F",
	mem_init0 => "65AE03BAC251BD3C090DC50AB21444EA3BFEDA2F137B0D211110E2B97AAAFF2181EC0AA771F52F8BA48708D41DA9728EA9A87267EA344C69F9F11A88CC7169EC92146DC29B23AF43EF025DE98DADE5C6C4FE47C8ED0649F5C167CA97BA6E2A676C1C981DFD4795A811F28D0A6AFA72AC8B0A11EEC04921987E7D996F2E1571661B61CD2AF9A9B71C35F3DE45329FF6367789680B06EAC4AC726A2010D708CC273EA4A4AA22F190887AD8016A8C1E59532CB868C9BF7EB15925B14C5159E6004DBA58675DAE08C5DB590FF7B8F853C0A34000A5CE9571C2E6D7B41FCA381ABBDA61C65D1CA13D4F68F7DE451B53733BF63D6E11C0935F2584B2BAE4A4872E1E53",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFFFFFFF07F000010000007FFFFFFFFFFE0000000000003FFFF07400000000000007FFFFFFFFFFE000000000000000000000000000003F000000000000000FFFFFFFF00000000000000000000000007FFFFE0000007FFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF000003FFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFC3FFFFFFFFF000000000001FFE0FFFFFC000E000000FFFC00000FFC0001FFFFF00003FFFFFFFF0000000000003FFFFFFFFFFFC00003FFFF80003FFFC00001FFFFFFC0000000000FFFFFFE0400003FFFFFFC0000007FFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFF8FFFBE00000007FFFC003FFC00FF800FFFF800FFFFC00000FFFFFFFFFF000000007FFFFFC0000FFFF000FFF8003FFE001FFFC0003F3FFFFFFFFFFFE0001C7FFFF81FFFC00007FFFF0000000101E3C0FFFFFFF00001FFF801C21E60FE01FE3DE1E1F1FC019F83CFF00CFFEE07081EB03481E321FD8F1F1EAEF18F007798B433C26919489000701F09ED86C353BDBD4DFAD21A26770BDB4C57F5D73F67D0644A1E44F3F199CA6D358F01FFFC60FCE0DE01E01C63CC3F047C7E0CF0E3FF01F09E3260233003078F60E00A46745C39A058184D27E04846D53BC48FFDBD80C0E07A21175B2FC767F64724B06AB99E59EFFFBC650724A4EA1",
	mem_init1 => "C6E47D2B28B827A3A3F760703C063F88E7D8FC7F0F00703F301800C7007FE0007FFFC39DDC13F18F01FF00C1FF8E39F8001067E1E306678CDF8D7DFC183FF8EB4BBDCA7D5E2002B75942836C4C69AA360E1141834B43E9437B9D3212BD2C3F88FC1C7F1CEE7F3F3F8F81F81F80FCC1FE007C183C000FFF8CDE98B3C9E1B5FD920C7CFD30F1C1FF80047F6C901AAE77C9DCE0239FF014C592BFAE45B0313613EFDEF699E26F81DA7D376B46A3E83CB8309E3D8E3C1938F27DE4637E1F50DB6FFB7C7F07F8000E3380000001E031F07FFF9FF80003E07FFE1FC01FDFC061803003C7C1CF8FE5F8E79C30140E7BB851F870C7C0D872311F337319FF81B8170FDF0F",
	mem_init0 => "F4D1AC1B38C683655680E308B9DE016CFFE2DC2C8AD54B64306CD22719394D265A267B00081F7F83F8F8287CFFFE0F83FC01FE0E3F1F18E3CE78CC199C737C903338CC7319CE6478BC67B09E604E1BF304FB7E6F10DE7313E0000000000000000000000000000000000000000000000000000000BD417877EE9C20E7F9FF81F01F0783E3C71E39CE63333264D2DB32C95537F3B557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF818078E7CF386398E19EC33E6F1C3E783E1C38E18E39CC6318C661C3C0E0019F800E7F318F3CDA6F8FFF07F38E6780EFC89CFF23DF6332061226FC06F57508989AEA10A5249CF894DC7A1800000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y18_N18
\aud_mono~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~63_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~63_combout\);

-- Location: LABCELL_X51_Y18_N30
\aud_mono~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~65_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \aud_mono~63_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\aud_mono~64_combout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \aud_mono~63_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~61_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~62_combout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\aud_mono~63_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & \aud_mono~64_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\aud_mono~63_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~61_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~62_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~61_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \ALT_INV_aud_mono~64_combout\,
	datad => \ALT_INV_aud_mono~62_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \ALT_INV_aud_mono~63_combout\,
	combout => \aud_mono~65_combout\);

-- Location: FF_X51_Y18_N31
\aud_mono[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~65_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(25));

-- Location: FF_X45_Y18_N35
\audio_data_sender|data_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(25),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(25));

-- Location: M10K_X49_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFE3FFFFFFE000000000001FFFFFFFFFFFFFFC000000000000FFFFF807FFFFC000000000001FFFC000FFE03FFC00007FFFFFFFFFFF80000FFE00007FFFFFFFFFFFFE000700001FFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE0003FFC0001FFFFFFFE00F00000000007FFC07FFFFFFF80007F000007FC0003FFFFFFE00020000003FC03FE01FF1FFF07E0000000001FFFFFFE0FFFF000007FC00007FFFFFE1FFFFF00007FC000000001FFFFFE7FFFFFFFE7FFFE0003FFFFFF801FFF0000FFFFE00FFFFFFFFFFFFF800003FFFFFFFFF03FFFFFE07FFFE00007FFFFFFFFFFF800001FFFC00003FFFFFFFFF1C0000001FFFE00001FFFC003FFFE00001FFF",
	mem_init2 => "E0000800000000FFFFE0000FFFFFE00001F000000FFFF80007FFFC00000E000003FFFFE0001F800000001FFF801FFFFFFE000000000007FFFFFFFFFFFFE000000000003FFFFFFFFFFFFC000000000000FFFFFFFFE79FF800001FFFFFFFFFFFFFF803F80000003FFFFFFFFFFFFFE000000000003FFFFFFFFFFFFC0000000000007FFFFFFFFFFC0000001E000000FFFFFFFFFFF80000003FFF801FFFFFFF803FF80000003FFFFFFFFFFE003FF0000000001FFFFFFFFFFC00003FFF80007FFFFFFFFFFFC00001FFFE03FE01FFFC0FFFFC0000000FFFF80007FFFFFFFFFFFC00007FFFFFC7FFFFFC0FFFFFF80000000003FFFFFFCFFFFFFFFF00000000003FFFFFFF",
	mem_init1 => "FFFF07000000000000FFFFFFFFFFC000000000000001FFFFFFFFFF8000000003FF80000FFFFFFF9FE0000000001FFFFFFFFFFFFFF00000000007FFFFFFFFFFE00000000000003FFFFFFFFFFFE0000000000000FFFFFFFFFFFF000000000000003FFFFFFFFFFE0000000002003FFFFFFFFFFF00000000003FFFFFFFFFFFF807FF000000007FFFFFFFFFC000F0000000000007FFFFFFFFFFF00000000000000FFFFFFFFFF00000000007FF1FFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFF80000000000007FFFFFFFFFFC00000000000003FFFFFFFFFFE0000000000000FFFFFFFFFFFFF8000000001FFFFFFFFFFFFFF80000000001",
	mem_init0 => "FFFFFFFFFFFFC0000000000003FFFFFFFFFF800000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE000000000003FFFFFFFFE07FFC00000000000FFFFFFFFE00000E00000000003FFFFFFFFFFF00000000000000001FF81FFFFC000001F800FFFFFFFFC001FFFF0001FFF8003FFFFFFF007FFF000007FFF803FFFFFFE01FF800000003FFC07FFFE000FFFF800000000000007F8000007FFF03FFF800000007FFE3FFFFFFF807FFF00001FFFFFFFFFFFFFFFF007FFC00000FFFE00FFFF8FFFF00FFF00007FFE0003FFFFFE0000003FFC007FFC00001FFF800001FFF000007FF000003FFE007FFFFF8000FFFFE0000003",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8F5F5EA98CE391C73331D0E39C28E38E330E38F0B98E783CF8C67B8A187038F1C1E38F3C70CE733C79C7CE38E28F0381F5E3325C2FE0E1E387870F1F5E3C638E38707239C1E383DB871F31C38798787C387AE3C7876A1D19F1E1C0F1B8CF1E3078630E1F0F38CE38E0F18CE1C6CE3C78E30EE7AAA715C3863D7D887381C71C671B87C3E70C70E3CC7C2F5871C64731C180E39F1C30F07ADC1F1CEB8E3E672E4E5B9C3C26E0F0F15589C1D7D71C3878FAA39C70FD51C3C7AECB8E71FAA78E787870C38C785DDC63C1E0EF5B8788EC371C731F19E0F0E1F0E25547308752BCE387A501C363C3E0E055F31C7E1C70E3C78FCD8A19E1DC8E3C3C1E3879E14A7787F1",
	mem_init2 => "CC0E1B1EB8633E1F9C870C6E63C1DB38E078E70E1E1C7B1F1C071CC7C1F775FA8E1E19E39138F3F0F1B0BC71C38D841E2781DF0E38F3F5F1EB8CEDC68D5ABEBB3188C75C7875AACF1F18F8C1D55F1C70828F1AE06E2A870E71FC638F83C3C6638667156B8E6385DC1B98E3C7BC33D237E371F1F3CF8F7E3E1C3AA1E30C3877ADFBC78C1F8D0D6F1E1DEAF6F157704EA1C2A91D5F0B8FC28C61C338F00EF0C7C78E1E1E3B878D9A1EA8E38F1E3818F5561A31E1578C78FC2BF18E1878C1C1C3870F06C38C7C257D7C0E757623840FA78E670FC71C70F2E2EF0EBC66718F1B1EB81D631C72E95F5F0E1E09E3C4E3BCA8F878C79E2CBBAFAF0F1C78BC781D6AF93A",
	mem_init1 => "FC62AFAFA0ABC2BADF1C28D57BE31AE3E11D8718EE17D23C7E10FC6EBC35D87DC157AFEBD7D50E2EDDF86751526376E0F19F1F71F1C71FC578E28FA9C2FA90AF98CE38F18F0E1E0318E3C7C3EBF0F2F57ABC55F20F0E3C387BA3CBD88F1EBF278F5CC754717078E9565FDF0AB9774FC63E15D1A9EBB8F0E3B91E3E1BB98E1E9FD538705D53D7D7E23F0A3EE8631E0DE7B8D7F7FAFC4EC6E7878ABF1DDF5F38F045E6F8D8EBB8C78F0DDF078F5AA718E6F5AB9C7D7F8AB8FF8D5EDC78F82AE71C638F11FC71C79CE678D5F74715919D50F38F1F0E3871C75C3AF0DDE33ECEAA3887B9199D4AB19761D86E23C3C71CE3C75529C54FBAEC71916BECC3278CE5C3B4",
	mem_init0 => "E17845E670E71D80A3F1557F0ABF85E0EBABEF89EB5B8FD7C7775D1C3B55BD5AA99FA3EE71AF9B57DB183C7472C6F8F18FD474F557C37776EBC1C38E1C3C71F878CC63835DAF3ACE4F29D1983783C3B75E32C1B88EBAA3FDD19578E3D7ED5761C7CBF098EB45D61E3C5511D7C3C3835FE9C31F854FAF4D13AC55AE70EB3AFAA2737DB62ADAFF4A1E23C355CC8C70E1C4771578687AABC53BDCE1C7AA9EE763A55B9331C7F08E5F7DAC09431F8AF59431C3AC4698688614C6C22F634A18627F87D5A34DC9F130D72D2476481D34385752063F079C3ABBC17EEA615BBA631D98067FF87496D1043362BF694233848C20FD1A4C1AEB58BB1E15671C1E387871C71F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF07C003FF00FFFF870001FFF8001F83C1FFE07003FFC000007FFC000010FFFC01FF7F00738007FEE0F203F09CF8003FFFF90101C3FFE7FF3100FDC0FEE2301F9F9CFFC0407BF9807FCC0761003FBC0CEE00F633909C81CE463603791DC8FE00623F3D9C8484F63713919CCCFEF6437119FFFC0E677139199DCFE4263331989FDC4607737B9988CFE0623301098DECEE23301198DCCE4642731099CFC867636",
	mem_init0 => "13D89CCEC66773381FC9EC6E27A13399ECCF846733B1FE9CC666737B1989C86E6F673381DC9CC4263713919C86C646733B9BC8486E673F21B99CCCE4E7B3B09C98CEC672731399D8CE6E676339BD8DEC26F7323190DCCEE06213DBD8C8CC676371398D8C2C667739119CDCC6763373D818CEEE676339981DCCEC6436379D8CC65E67331398D8CE47633B79198DEC6E273331999C8C46E21310989EC26663330B8988EC672133918CFC86E633B39ADBCEC262637B19C9CC6F6723A3B1FC8CE67732139980CEC2627B1981C9CC672321311D8C84C62271B898D84E47737319D9CC4E6E23319D998CC4F632131F9DC6C26E7331F909CCEF637139198C8CE6E63F81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y18_N0
\aud_mono~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~71_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\,
	combout => \aud_mono~71_combout\);

-- Location: M10K_X76_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE3800000000000000000000000000000000000000000000000000000000000000001E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3E001800000000000000000000000000000000000000004003303823FC0FE3F9FF1FFFFFFFFE7FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000000000001F1FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FE000",
	mem_init1 => "61C0000000000000000400000007FFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FC8000000000000000000000003F01FF9FFFFBFFFFFFFFFFFFF3FFFFFF83F81E000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C1E0000000000000000000000000000000380F07FFF1F8F0780000000000000000000003FFFFFFFFFFFFFFFFF9FFE000000000000003CFFFFFFFFFFC060000000C07E7FFFFFFFDFF00000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFF1F00000000000000000000",
	mem_init0 => "0FFFFFFFFFFFFF010000000006079FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFE0000000001FFFFFFFFF80000000001FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF8000000000000000001FFFFFFFFF0000007FFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFF180C0000000000000000000000000000000000063F3FFFFFFFFFFFFFFFFFFFFC7E0400000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C3B33878E3C3C71CF0EC70E38E1C3871E3870E306387E390E1E1C73870F1C3831E38F8C8F066218CC719938F1EC7C18E3E71C8C78F1C1CE3871C63C6E18E4E78F870F1C70E0CC318E3C638E38F1E3C7C780CC71C70E1E3C3C7831CC61C3C3E1C3C78718E71C7C3E38F1E30F8D8CE1E1C70F1B1C070F1C7C67C38EE67C38E1C7C381E7070F070E39F1CD8E78F8E0E71E1C38E7878F0F1E38E3E38F1E3C1C71CE3C387071C6E6F8E3871E1E3E3C361C3E3870F0E1E39383E70F1E0E3C70E71E79C73870E1CC78CE3C798F1C7A38E30E1E38F1CCC71C1C38C7871B871E38F0F1F8E0E0E3831E1C748E1CCE7870F8F078F0E3C71E3E078E3313CE3871F1F1E0F0387",
	mem_init2 => "1C739E18DC3671B38F078F89C781E71C8CC31A3C7C2E0F093871C63B938C1C718F0E2F0F0E3CE70F9CF0F8F83C1E38F1E3E38F0F0E3C4E1CE71C7878F1CF9CE3C787871C78C79E1C387870E3C2638E31C3C678DCE679CE3E3C70E3C70E3DC1E1C1CE3871B9E6383F1CF1E3878E387070E59C1C387373318663838F83C388C63F1C3C3C78F1C5C3C3C3C38CC61E7C721E3C3C6E38C70DC70F078FF38E383C39C60FC4C319C3873C387C758E3C7638E6070F31938F1E38E38E1C771C3E38E3871C78F1C3C38F1C7C3F0F1E1C78E37C70F1E398F9870F0F0E38678E6398E0E270F0F1BC7E3C7C1C738E3870F39E1C71C6CE1E3C39CE33B1E387307870E171CE0E3C",
	mem_init1 => "787C78C31C78E0E1F0E37071C71F0F8E639F398E73E0E1F0E3E1C38F0F1C78C71CE33C3871E313C3870CCE1F1F38F1C77070E0F1E3838E65C64707071C73E3F0F0E0E1E1CB66739F19C70FC718671C0E1C71E3C3870E43C3C78E3E1C383879E31C1C31C387871C638D8D9C78F04CC38C479C631E4E399C7870E39C1C3C63870F1E39CF8E781C7070E38C8E1C67E78F18E311C138DE3871E3C70C38E36387838F0F1C7C3E38F8F0C0E1C3C8E3C71F1D9C7198DC78F8F071E1C2E383C38F0C389C38C9C3C4E1C78783C3C38FC78E1C38F870F1CE65F8F0E18E338E398F1CCE47191861CC78E3C671C63C73871E1C318D87272670E0E38F2E3C70E33E1F463CC7C3",
	mem_init0 => "C71E331B1CCE3C38F1871CE0E3F1C3C38F1CE63C0E381E317303C2F0E1C3C78E187CC38F1E1C78E6E670E198E1E1C7C70E660F8F0E3878F1E1F1C9C6398F0E0F870E3B0E3A3C71E399E36671E78F071E1C78E39C3860E387831E3B33C7063C3E38E38CE1F8F6770F871998E233C3788C78E60E38CE1C0F198F19C38F38CC31E1E3E0719C71CD8F0F1E38DC7138F0F0F0CE83C387870E0E38D8C87878F870E1E1C70D87070F0F18F8787898F871F1E1D391838F8F1C739C199C390E1C78E0E3CDE73071C38E0E3C3A3C78798FC3D1C8C7C60E24E5C638F39CF0C78F8E23871E3E3C7CCDC7B8F8E1C799C78F1E199E1C3C38EC71C61E31E3C3C68E6630E1F31E1C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y18_N36
\aud_mono~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~73_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~73_combout\);

-- Location: M10K_X76_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C07FFFFFF0001FC1F07C0701FF07FFFFFFC00FF000001FFFC1000FFFFFFF003FF033C01F8003FFFFFFE000007F006001E00007FFFFFC00FFFFFE000001F007FFFFFFFC1FFFFFFFE0001FBF01F3FFFFF81FF8000001FE3FE0001FFFFFC03E0000007C0FC1E0007FF30001E0FE000007F801FFFFF7FFF03F801FC3E007F87FF001FC7001FFF00000E07FC3FFE07F87FFFFE0F00007FFFF87FC1FFFF0FF8000001C0006003FE0FFFC3E00000180FFC03FFFE00FF8007FFE0070001E07F801FFF8000FF00FC00000FF87E001FE07C01C003FF0003FFC3C003FFFF8380007E1F87FFFF87FFFFFF0000781F81F00FFFE003F80FF003FE3E07F87FFFFFF81FE0000000C",
	mem_init2 => "07F0000002007E1FF83E000007F84FFFFE3FFFE03C0007E1CF807C1FFE00007C0FFE080E3C0003FFFC78073FF03F87FE1E301FE1FF003C98E1FFFFC0003CD818003C003878FFF0780FFE31F000063FFFCC7FFFF8F80FFE300003807FF03CFFFFFCE00FF87E000738FFC01F8FE038E3FCFFCE00E723F0000001E733003F0038002701FF180F1FC18C00019E0C00673FFFBCC7FC031800387FFE01F98FFF38F8FC073F00198FC3001CC7FF201FCF80E7FF983FC8018C01C33831C42707F00CC10C39E0F033FFF839F38F00667FE3FFE0FFE4C1F307C38078C67FFCFF800D87FF000FE71E069C03BCFF2326A7FF0458CC00CE000FF6C137587FF003B8C1E733FFFA",
	mem_init1 => "0486E89CFC0000B375391FFFFE72F00B5D8781FFFFFFE1E1C0FFFFE03F000001FF01FFFF80007E0FFFF000098E1C3E3C31C3F178CCC30787861C71F1E31C3338F0E1E38E770E338F9B9C71C8E4C7307063E38E3C71E3C78E3898F1F1E30C7073C1C5C71C3307C38E38F878E1A3399CF1878F1DC733C3C73371F1E3E38F0E78C71F0E1E3C31E0F271C3C7878F0EC38F1F0E1E7870F0E1E1B189C38F0FC799CE671E1C3898E31C790E3E670E738703193877238706331CE718DE63C70CEE701E1E1F1F078E0FCF8CE38E1E1C78FC3CE19C7CC1C70B8F8E38F38F3C78789C639C1C71C78E3C6F0E8E1C3E3C7CC78E678F38F1E6FE3E3870E38E383C70CC4F8F0C87",
	mem_init0 => "C71C73387C70F1CE3C3878E3878F38F1BF0E673C3C7860F0F0F0E271E38E1C1C3CE71C0E3C78CCD8F8E1C1E39C7871F1E3871E0E38C38E1C3C787A3189C638F1C78703C1C6730E3E38F3C31C3E71C787C1C1E1C4E4F1C61C1E3B9E3F1E1C618E63E1E1E3879E3B638E3E3C39DC71B871CF871C71E70F1E3F8E1E270CE3E1CF8C70E38F1C1C278E6C8E70E70C719E631C38FCC78F1E1863671E0E1C647E38F8C7C3C1C7271C3C7071F91E3838C3C316319C0E0F1C70E3671E1E3870E3871F38F8E1F19B9CF0E18E8E1C3E71D0E19C7878F1E1F0F31CC7871E1E3C8F8798E33870E1E37070F0F1E38F2339CCCCEE1C7870F078F1E1C3E3C7878E718CCE3C3878F1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "909C8C6676130019C84E4F6171198D8CC5E43E37B08084C45E77119F9BDC4663602339FCEFEFE4333F9097FEF602F37FD9C8C04FFF63390001CDFE210311908CC4C6F63390191CCEE76023398DECE46663F191B09CE62677F3B89FCFFE6E731B1BF9CCC42737B1B9DC0486E6301013DADC66200339D9CFEDEC2221003F9CE7E6023210900C0EE0733311F81DEE6001FFFFC80484FFFFBE1F009C0FFE0071FF880DEFFF000001FFFC000007FF9F804007FF03F80FC0C0002FFF218007FE01F00FFF0004FC3EFE039891C05EFE0FBC01FDE0EFEF7E0781FFFE1C020FBE03DFFEE63C7FF90001FDFFE000301F9CE4000013FF98000FFE3E000399EDEF7F27F0100F",
	mem_init2 => "FFFEFEF03FFE188C0FFFE3001FFEF8000607FFF000007FF0061001CFF87FF00F03C8000FE03FF83D806007FFFF0038FF3FFE03F03FFFFE1090407FFF0241C1EF83F620180619FFC3FFF800007FFFE00803FF0F830307F8F0007F7F0FBC0DC10FFFFFE083F001FFF3E038640CFFC0E3F80FC01F0CFFE0787F7F20F9FC031F1C780FFFC7F00E1FF86760780640803FE07D0FFFFF80FCC0FF8DFC8187FE3F03F8000008839F81FF87F83E001807F7FFFC3FF0FFFC1DFFFE3EEC0E81FC02EFE1FE67E3BFBF86CEF8EFE7FD660F03FFFF3D31FF88F88780F0802EFE38ECE99BC167E19FC60430DF0A78DF38003600F41BC438199732EE061878FF99C781A897C3541C",
	mem_init1 => "0998B70018A07CFFE1C47C16AF103B6A43CF0301F4175B05A3FF82E0D3262CFD883FD7F3501D202A300030156BFE59260CD3DC5188A00FDE11C3BB04C87AC096FE73F4FB1FE202309FDC38F22D870D9A27F0D7E390F6BC2C90E518E60481938DF3F6AB64C8FF361D8463FD0DB1B3801487076FE48C0F1A0D910DC12FE02ADFAF060994C6998CA0130A5EF7AD83BBC7AB3CD98D1EC03F28C02C6168E5FD49122AE640FE0A4034F735D51DEBB97488B5C8B838F4DD0CE36FCBFFA2205221EE37433BA305A50EC82BF7B06846C4CDF49A3F120576C2E79E8A9B83C0493ED2000157A44FB38E7FFDBDBBF3FBFF72628DFA2F912F85DDF1DD8CC74A7DF6E006C01C80",
	mem_init0 => "050B1ED815FEFDFEFCFDFF79300A0A05820AC700009EEEBDFFFF61B7E1F1D80408020B42383CD9331FDF0D1FC01F991F8EABD0B0BCBADF48FF68240070C00553FFFFFFFFFC01E00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000703FFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FC00000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y18_N42
\aud_mono~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~74_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~74_combout\);

-- Location: M10K_X58_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000001FFFFFFF800000000000000007FFFFFFFFFE0000001FFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE0000000003FFFFFFC0000007FFFFFF800000000000000000000000000000000000000000000000000000000000000001FFC000000000000000FFFFFFFFFFFFFFF0000000000000FFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFF000000000000000000007FFFFFFFFFFFF80000000FFFFF800000000000000000000000000000000000000000FF0000000000001FFFF",
	mem_init2 => "FFFFFFFFFFFF00000000000007FFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFC00000000000000000003FFFFFFFFFFFF80000001FFFFF800000000000000000000000000000000000000000007C1307FFFE0000000000000001FFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F77E7E66FF000FFFFFFFFFFE0000000FFFFE0000000000000000000000000000000000000018078F063800000FFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFACFBFFC0000007FFFFC00000000000000000000000000000000000000218FFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0390000000000000",
	mem_init1 => "0000000000000000195FFFFFFFFFFFFFFFFFFFFFFFF580000000000000000E001C0000000000002FFFFFFFFFFFFFFFFFFF5DE5800000082336C0FE2FF6130E38F8C71C3C79E79FFFFFFFFFFFF3DF3FF7FFFFFFFFFFFFE0000000007FFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFE000FFFC0000FE0000007FFF800FFFFE00000001F800FFFDFFFFC07E3FFF00000FFFFFFEFFFF80000000000001FFFFFFFFFFFE000000000007FFFFFFFFEFFFFFC0000007F00007FFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFF40000007FFFFFFFFFFFF800000000003FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFA000000003FF8FFF",
	mem_init0 => "FFF8000000000000FC0FFFFFFFFFFC00000000000001FFFFF8FFFFC000000000000FFFFF001F000000000FE0001FFFFFFFFFC007FFFE03FC00FFE01FFFFFC0BFFFFFE0007F03C003FFFFFFFFFFFFE00007FF03FFFFC1FFFFE001FFFFF8000FFFFFE0FFFFFFFF1FF1FE0000FFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFF800FC00000000000FFFFFFFFFFC38000000000003FFFFFFFFFFE00000FFFC001FFFFFFFFFFFFE000000000007FFFFFFFFF1FFFF8000000600007FFFFFF07FFFFF80000FFE0007FFFFFFFFFC00FC00007FFFFFFFFFFFFF80001F8000003FFFFFFFFFFFF800000000000FFFFFFFFFFFFFFE000001F87F8003FFFC00007F00000007",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "789C1C78E1C39BC781C7187C3C331C68E0F8F9F1C671C3871E1C1C3C387062F0F1E1E1E38639E0C78E1E1C38EC6071E1C1C383E1E366263E1C7C7C70E3C63CF1E2E0E70E33C78E3E19C387873878E1C798E3C719C7870F18FC39E387323073E3738E3C7C1E39CCE701C38E71E3C787070F1C3C70F0F0F9C0E1E3871CC7070F1F1E38F1C1F130F1C7739987E31C478F0E6330F3E30F8C3C73E3878E1C78C6E378CE31F19C1C718F87878F118C70F18C7878F1E3C71F1C39C78F0F198C713C7C7071F1C7C78F1CE7638F181C78F1E63878E723870FE0F1C39871CE3C799C6ECF0F1C71C79CE3C3C3FC1C7871C38F99C71C67639F1F1C3C38731C38E3F1C383C7C7",
	mem_init2 => "19CF1E3C7C3878F1C0C3C387878785C1CE4E1C381C78E38D8C67878E31838FC70E1D1CE3878F93CA61C3871CEC3C3F0F1C0E631E0FC773C386E30E1E199E671C3CE4E3C78E38E1C787460E1C3E3B0D8E7C38F1E307870F1C0E1C1C3CE38F1E39C720E0F39F1C1C78F80E1C738F07E63918E0C71C383C7C3C070CF9E070E1C5C1CCE38E0E1C7C73C70E3C78F0F071C73E371E1C1F1E1E38E33871F0E1E3C73E38C7070B0C3831B31C71F271F1998E3F39E2F271C3E0E1F8E1B18D8E3CE71E3871F9E1C3F8F0E0E31E3D0F1F8FC70C1E18F1E1E071E1C7238CE387870F3F1C78F07C78F0E383871B8F8F03875C6E1C70E3919C71C39D8383C31F198C7871F1CCC7",
	mem_init1 => "1F33178BC7198E1CF83E3C3131C70738E1C3C7870E63399B9E3C743C6C79C718F8E1C38E0E1C38FC7E463C859CE383F8A1C6E61C3C7C70E6670E3637C7C69F1C7C387C387879E38667831F21C78E387850F8F17C3AF1C3C1C78ED071C71A1C3878718C7C71E1E3C3E3C3E1E71C1E1C1E389C78F0F1E1D7D738F1E49E1F0E607C7CD8E1C3C3E3E3C39CE731C8CC38F0E1E1C771C261E73C7336198E71E1E718F1E1C7C73C51E6C383C3878E38E1E0A98E1838C318F38F1C5F1983E3CF8CE0CE1BC31C1331D71E71C9C3C0E1C3E3C78E1E1F0F1F0E7238F0ED4638E387D50F0E1E1E23471E78F8E1F1CE30F0F1C78F1F19338F3E3E3C783878F199CCE6C7040F06",
	mem_init0 => "27239E1C38F1F438F0CE38E3C9CC3B1CF4CF1E3E38F8E3C78F1D72788C71F1F7430E1C0DC581F1871E387895E39C7878E38F071239C7C66070F1C38309B1E78E61BF38F0E7E330E47956C31F1E33C38FC78F1DC710C870707C7C75C1C7C3C782AFC7C638E71C3870DC38E1578381758E478C5CCE3C3878C70E61C761C3CBC7C3CF1C71F38E163E0EC38F9C7C63E1C7071F171C3E47138A0F419C70E0E38A0F0E3C71C31F1E7383CF1E1E1C7C8A14381C71E3828E3E1C61C7AA0E3C7C0E1E3855E3E31E1C9C7E785E3E0E0E38E387C367639C3C3878F19F1E1570E7E3C783E630DE1CDE3E38704F081A2F98CEC184E1F1F9AE0E1CB399F19C78729D63F0F03871",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y17_N42
\aud_mono~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~72_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\))))) 
-- ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\))))) 
-- ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\,
	combout => \aud_mono~72_combout\);

-- Location: LABCELL_X51_Y18_N6
\aud_mono~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~75_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \aud_mono~72_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~73_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~74_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \aud_mono~72_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\aud_mono~71_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\aud_mono~72_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~73_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~74_combout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\aud_mono~72_combout\ & ( (\aud_mono~71_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~71_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \ALT_INV_aud_mono~73_combout\,
	datad => \ALT_INV_aud_mono~74_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \ALT_INV_aud_mono~72_combout\,
	combout => \aud_mono~75_combout\);

-- Location: FF_X51_Y18_N7
\aud_mono[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~75_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(13));

-- Location: FF_X45_Y18_N59
\audio_data_sender|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(13),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(13));

-- Location: M10K_X38_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE380000000000000000000000000000000000000000000000000000000000C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000003FFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000001FFFFFFFFFF00C0000000030E38F8C71C3C79E79FFFFFFFFFFFF3DF3FF7FFFFFFFFFFFFE0000000007FFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFE000FFFC0000FE0000007FFF800FFFFE00000001F800FFFDFFFFC07E3FFF00000FFFFFFEFFFF80000000000001FFFFFFFFFFFE000000000007FFFFFFFFEFFFFFC0000007F00007FFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFF40000007FFFFFFFFFFFF800000000003FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFA000000003FF8FFF",
	mem_init0 => "FFF8000000000000FC0FFFFFFFFFFC00000000000001FFFFF8FFFFC000000000000FFFFF001F000000000FE0001FFFFFFFFFC007FFFE03FC00FFE01FFFFFC0BFFFFFE0007F03C003FFFFFFFFFFFFE00007FF03FFFFC1FFFFE001FFFFF8000FFFFFE0FFFFFFFF1FF1FE0000FFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFF800FC00000000000FFFFFFFFFFC38000000000003FFFFFFFFFFE00000FFFC001FFFFFFFFFFFFE000000000007FFFFFFFFF1FFFF8000000600007FFFFFF07FFFFF80000FFE0007FFFFFFFFFC00FC00007FFFFFFFFFFFFF80001F8000003FFFFFFFFFFFF800000000000FFFFFFFFFFFFFFE000001F87F8003FFFC00007F00000007",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "789C1C78E1C39BC781C7187C3C331C68E0F8F9F1C671C3871E1C1C3C387062F0F1E1E1E38639E0C78E1E1C38EC6071E1C1C383E1E366263E1C7C7C70E3C63CF1E2E0E70E33C78E3E19C387873878E1C798E3C719C7870F18FC39E387323073E3738E3C7C1E39CCE701C38E71E3C787070F1C3C70F0F0F9C0E1E3871CC7070F1F1E38F1C1F130F1C7739987E31C478F0E6330F3E30F8C3C73E3878E1C78C6E378CE31F19C1C718F87878F118C70F18C7878F1E3C71F1C39C78F0F198C713C7C7071F1C7C78F1CE7638F181C78F1E63878E723870FE0F1C39871CE3C799C6ECF0F1C71C79CE3C3C3FC1C7871C38F99C71C67639F1F1C3C38731C38E3F1C383C7C7",
	mem_init2 => "19CF1E3C7C3878F1C0C3C387878785C1CE4E1C381C78E38D8C67878E31838FC70E1D1CE3878F93CA61C3871CEC3C3F0F1C0E631E0FC773C386E30E1E199E671C3CE4E3C78E38E1C787460E1C3E3B0D8E7C38F1E307870F1C0E1C1C3CE38F1E39C720E0F39F1C1C78F80E1C738F07E63918E0C71C383C7C3C070CF9E070E1C5C1CCE38E0E1C7C73C70E3C78F0F071C73E371E1C1F1E1E38E33871F0E1E3C73E38C7070B0C3831B31C71F271F1998E3F39E2F271C3E0E1F8E1B18D8E3CE71E3871F9E1C3F8F0E0E31E3D0F1F8FC70C1E18F1E1E071E1C7238CE387870F3F1C78F07C78F0E383871B8F8F03871C6E1C70E3919C71C39D8383C31F198C7871F1CCC7",
	mem_init1 => "1F33178BC7198E1CF83E3C3131C70738E1C3C7870E63399B9E3C743C6C79C718F8E1C38E0E1C38FC7E463C859CE383F8E1C6E61C3C7C70E6670E3637C7C69F1C7C387C387879E38667831F21C78E387870F8F17C38F1C3C1C78ED071C71E1C3878718C7C71E1E3C3E3C3E1E71C1E1C1E389C78F0F1E1C7C738F1E49E1F0E607C7CD8E1C3C3E3E3C39CE731C8CC38F0E1E1C771C261E73C7336198E71E1E718F1E1C7C73C71E6C383C3878E38E1E0E18E1838C318F38F1C5F1983E3CF8CE0CE1BC31C1331C71E71C9C3C0E1C3E3C78E1E1F0F1F0E7238F0E1C638E387C70F0E1E1E23471E78F8E1F1CE30F0F1C78F1F19338F3E3E3C783878F199CCE6C7070F06",
	mem_init0 => "27239E1C38F1F438F0CE38E3C9CC3B1CF4CF1E3E38F8E3C78F1C72788C71F1F1C30E1C0DC581F1871E3878F1E39C7878E38F071239C7C66070F1C38309B1E78E61E738F0E7E330E47870C31F1E33C38FC78F1DC710C870707C7C71C1C7C3C7838FC7C638E71C3870DC38E1C78381C78E478C5CCE3C3878C70E61C761C3C3C7C3CF1C71F38E1E3E0EC38F9C7C63E1C7071F171C3E47138E0F419C70E0E38E0F0E3C71C31F1E7383CF1E1E1C7C8E1C381C71E3838E3E1C61C78E0E3C7C0E1E3871E3E31E1C9C7C785E3E0E0E38E387C367639C3C3878F19F1E1C70E7E3C783E630DE1CDE3E38704F0E1A3CF0E3C184E1F1F98E0E1CB399F19C7870F1E3F0F03871",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N39
\aud_mono~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~77_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\,
	combout => \aud_mono~77_combout\);

-- Location: M10K_X26_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8F1F1E398CE391C73331D0E39C38E38E330E38F0E38E783CF8C67B8E187038F1C1E38F3C70CE733C79C7CE38E38F0381F1E3325C39E0E1E387870F1F1E3C638E38707239C1E383C3871F31C38798787C3878E3C7870E1D19F1E1C0F1B8CF1E3078630E1F0F38CE38E0F18CE1C6CE3C78E30EE78E3C71C3863C7C387381C71C671B87C3E70C70E3CC7C3C7871C64731C180E39F1C30F078DC1F1CE38E3E672E4E5B9C3C30E0F0F1C789C1C7C71C3878F8E39C70FC71C3C78ECB8E71E3878E787870C38C7871DC63C1E0E3C3878E3C371C731F19E0F0E1F0E271C731871E3C63878701C363C3E0E071F31C7E1C70E3C78F8D8E19E1DC8E3C3C1E3879E1C3C787F1",
	mem_init2 => "CC0E1B1E38633E1F1C870C6E63C1DB38E078E70E1E1C7B1F1C071CC7C1F371E38E1E19E39C38F3F0F1B0BC71C38D861E27871F0E38F3F1F1E38CE1C78F1E3E3B3188C71C7871E3CF1F18F8C1C71F1C70C38F1E386E38C70E71FC638F83C3C66386671C78F8E3871C1E38E3C78E33C387E371F1F3CF8F1E3E1C38E1E30C3871E1E3C78C1F8F0F0F1E1C78F0F1C77078E1C38F1F1F0B8FC38C61C338F038F0C7C78E1E1E3B878D8E1E38E38F1E3818F1C78E31E1C78C78FC38F18E1878C1C1C3870F06C38C7C3C7C7C0E71C623870F878E670FC71C70F0E38F0E3C66718F1B1E381C631C738F1F1F0E1E09E3C4E3BC38F878C79E2C3B8F8F0F1C78BC781C78F938",
	mem_init1 => "FC638F8FA0E3C38E1F1C38DC7E7878E3E1C78718E3C7C63C7E1C7C6E3C3C7879C1C78FE3C7C70E38DC78671C726370E0F19F1F71F1C71F1C78E38F8F18F8F0E398CE38F18F0E1E0318E3C7C3E3F0F0F1CE3C5C720F0E3C3878E3C3C38F1E3F278F1CC71C717078E1C673DF0E3C770FC63E1C71E1E3B8F0E3E31E3E1E398E1E1FC7387071C3C7C7E23F0E3E38631E0F3CF8F1F1F8FC78C78F878E3F1F1F1F38F071F0F8D8E3B8C78F0F1F078F1E3C78F0F1E39C7C7F8E38FF8F1E1C78F838E71C638F1C7C71C79CE678F1F1C71C319C5C738F1F0E3871C71C38F0F1E338CE38E3878F199C78F19C6C7878E3C3C71CE3C7C70F1C79B8EC719C78ECC3C78CE1C387",
	mem_init0 => "8C7871F0F0E71C38E3F1C71F0E3E31E0E3B8FCE1E3C38FC7C7C7C71C3871BC78E19E38EE71E3C3C7C3C38F1C70F0F8F18F1C70F1C7C3C7C6E3C1C38E1C3C71F878F8E383C78F38F8CF0F1C383783C387C786C1E38F8E38FC719C78E3C7E1C761C7CBC61E39C71E1E3C5C71C7C3C383C7E1C31F870F8F0F1E3C71E370E338F8E2731F1E2E1E3F0E1E23C371E18C70E1C71F1C7E3878E3C5E3F1E1C78E1E3C78E71F1E38F1F0E3C7C78C71C31F8E371C31C38C70F1E0E3C670F0E3C70E1E3E7F87C73878E1F1E3C738E1C7CF1F1C3871E31C71E3F18E38C73F8BC71E3E3871F1E3CE787187C7071F0E3F0F18E3E1B8E0F1C3C78EE3C38F1E1C671C1E387871C71F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFE3FFFFFFE000000000001FFFFFFFFFFFFFFC000000000000FFFFF807FFFFC000000000001FFFC000FFE03FFC00007FFFFFFFFFFF80000FFE00007FFFFFFFFFFFFE000700001FFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE0003FFC0001FFFFFFFE00F00000000007FFC07FFFFFFF80007F000007FC0003FFFFFFE00020000003FC03FE01FF1FFF07E0000000001FFFFFFE0FFFF000007FC00007FFFFFE1FFFFF00007FC000000001FFFFFE7FFFFFFFE7FFFE0003FFFFFF801FFF0000FFFFE00FFFFFFFFFFFFF800003FFFFFFFFF03FFFFFE07FFFE00007FFFFFFFFFFF800001FFFC00003FFFFFFFFF1C0000001FFFE00001FFFC003FFFE00001FFF",
	mem_init2 => "E0000800000000FFFFE0000FFFFFE00001F000000FFFF80007FFFC00000E000003FFFFE0001F800000001FFF801FFFFFFE000000000007FFFFFFFFFFFFE000000000003FFFFFFFFFFFFC000000000000FFFFFFFFE79FF800001FFFFFFFFFFFFFF803F80000003FFFFFFFFFFFFFE000000000003FFFFFFFFFFFFC0000000000007FFFFFFFFFFC0000001E000000FFFFFFFFFFF80000003FFF801FFFFFFF803FF80000003FFFFFFFFFFE003FF0000000001FFFFFFFFFFC00003FFF80007FFFFFFFFFFFC00001FFFE03FE01FFFC0FFFFC0000000FFFF80007FFFFFFFFFFFC00007FFFFFC7FFFFFC0FFFFFF80000000003FFFFFFCFFFFFFFFF00000000003FFFFFFF",
	mem_init1 => "FFFF07000000000000FFFFFFFFFFC000000000000001FFFFFFFFFF8000000003FF80000FFFFFFF9FE0000000001FFFFFFFFFFFFFF00000000007FFFFFFFFFFE00000000000003FFFFFFFFFFFE0000000000000FFFFFFFFFFFF000000000000003FFFFFFFFFFE0000000002003FFFFFFFFFFF00000000003FFFFFFFFFFFF807FF000000007FFFFFFFFFC000F0000000000007FFFFFFFFFFF00000000000000FFFFFFFFFF00000000007FF1FFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFF80000000000007FFFFFFFFFFC00000000000003FFFFFFFFFFE0000000000000FFFFFFFFFFFFF8000000001FFFFFFFFFFFFFF80000000001",
	mem_init0 => "FFFFFFFFFFFFC0000000000003FFFFFFFFFF800000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE000000000003FFFFFFFFE07FFC00000000000FFFFFFFFE00000E00000000003FFFFFFFFFFF00000000000000001FFFFFFFFC0000000000FFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFF000000000003FFFFFFFFFFF80000000000007FFFFFFFFFFF800000000000007FFFFFFFFFFF00000000000007FFFFFFFFFFF80000000001FFFFFFFFFFFFFFFF00000000000FFFFFFFFFF8FFFF0000000007FFFFFFFFFFFFE0000000000007FFFFFFFFFFF800000000000007FFFFFFFFFFE000000000000FFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF07C003FF00FFFF870001FFF8001F83C1FFE07003FFC000007FFC000010FFFC01FF7F00738007FEE0F203F09CF8003FFFF90101C3FFE7FF3100FDC0FEE2301F9F9CFFC0407BF9807FCC0761003FBC0CEE00F633909C81CE463603791DC8FE00623F3D9C8484F63713919CCCFEF6437119FFFC0E677139199DCFE4263331989FDC4607737B9988CFE0623301098DECEE23301198DCCE4642731099CFC867636",
	mem_init0 => "13D89CCEC66773381FC9EC6E27A13399ECCF846733B1FE9CC666737B1989C86E6F673381DC9CC4263713919C86C646733B9BC8486E673F21B99CCCE4E7B3B09C98CEC672731399D8CE6E676339BD8DEC26F7323190DCCEE06213DBD8C8CC676371398D8C2C667739119CDCC6763373D818CEEE676339981DCCEC6436379D8CC65E67331398D8CE47633B79198DEC6E273331999C8C46E21310989EC26663330B8988EC672133918CFC86E633B39ADBCEC262637B19C9CC6F6723A3B1FC8CE67732139980CEC2627B1981C9CC672321311D8C84C62271B898D84E47737319D9CC4E6E23319D998CC4F632131F9DC6C26E7331F909CCEF637139198C8CE6E63F81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y16_N39
\aud_mono~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~76_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~76_combout\);

-- Location: M10K_X41_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "909C8C6676130019C84E4F6171198D8CC5E43E37B08084C45E77119F9BDC4663602339FCEFEFE4333F9097FEF602F37FD9C8C04FFF63390001CDFE210311908CC4C6F63390191CCEE76023398DECE46663F191B09CE62677F3B89FCFFE6E731B1BF9CCC42737B1B9DC0486E6301013DADC66200339D9CFEDEC2221003F9CE7E6023210900C0EE0733311F81DEE6001FFFFC80484FFFFBE1F009C0FFE0071FF880DEFFF000001FFFC000007FF9F804007FF03F80FC0C0002FFF218007FE01F00FFF0004FC3EFE039891C05EFE0FBC01FDE0EFEF7E0781FFFE1C020FBE03DFFEE63C7FF90001FDFFE000301F9CE4000013FF98000FFE3E000399EDEF7F27F0100F",
	mem_init2 => "FFFEFEF03FFE188C0FFFE3001FFEF8000607FFF000007FF0061001CFF87FF00F03C8000FE03FF83D800007FFFF0000FFFFFE00003FFFFFF000407FFF0001C1EFFFF620180619FFC3FFF800007FFFE00003FFFF800007FFF000007FFFFC00010FFFFFE003F001FFFFE03FE400FFC0FFF80FC0000FFFE0007F7F2001FC03FC007FFFFFC0000FFFFFE0007FFE40003FE07D0FFFFF800000FF81FC8007FE3F03F8000008039F81FF80003FFFF80007FFFC3FF0FFFC1FFFFE3EFC0F81FFFFE000007FFFFF8000C0F80FFFFFE00003FFFFFF00000FFF878000FFE0FE3FFC01F80067E1FFFFFC000703FFFF000037FFF403C43819F03E0FFE000001FFE0003E07FFF000",
	mem_init1 => "0180FFFFFF801CFFFFC000103FFFFF60000F0001FC1FC3F0000003FFFFE000018FFFF0007FFC0003F0003FF003FE003FFCF01C718FFE0FC000FFFF0FFFC2009E007FFFFF000003E0001FF07FFC00000007F01FE380E03FEC1FFF1FFFFC001FFFFFFE03000FFFFE01E463FC003FFF801C00070FE08C001FFF0001FFFFE0001FFE0009F7C0180C001FFFFE000FFFBFC783FC01C1FE000FE3FC00000FFDCF0F80F207FFFF00FE0007F01FF800010FFFFDF8183E1CDC00FF79C00000FE0780063F0F003FFC071FEC0F838FEFFE0E19FC83F07E07FE0000F0F803804E1F031FFFFFFC27FFF3E0E08480000300003C798DFA03FF3F3CF3F79C00C10F800607F8FFFFFF",
	mem_init0 => "FFFFFFDE3C0E0C000E00007C03CEFBFFFFF3F87F7F003000014078001C0207F3FFFFF878E7E7C1800000FFE03FF07F8078FBFFFD87800303000F01CF0FC00553FFFFFFFFFC01E00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000703FFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FC00000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C000000000001FFFFFFFFFFFFF00000000000FFFFFFFFFFFC10000000000003FFFFFFFFF80000000000000007FFFFFFFE0000000000000FFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFE000000000003FFFFFFFFFFFC0000000000001FFFFFFFFFFF80000000000003FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFF8000000000FFFFFFFFFC000600000000003FFFFFFFFFFFC00000000000007FFFFFFFFFFE0000000000000FFFFFFFFFFFFF8000000000001FFFFFFFFFFFFC00000000003FFFFFFFF87FFFF8000000000007FFFFFF00FFFE000000FF000003FFFFFFFFFFFF800000000000",
	mem_init2 => "07FFFFFFFFFFFE000000000000007FFFFFFFFFE000000001FF807FFFFFFFFFFC000000003FFFFFFFFFFFFF0000000000003FFFFFFFFFFF80000000000000FFFFFFFFFFF80000000000003FFFFFFFFFFFC0000000000FFFFFFFFFFFFFF000000000000FFFFFFFFFF8000000000000FFFFFFFFFFFF0000000000003FFFFFFFFFFFE0000000000001FFFFFFFE0FFFE000000007FC03FFFFFFFFFFFFF8000000F80007FFFFFF8003FFFC0000001FC000FFFFF8000FFF8000003FF00007FFFFFC00003FE00003FFFFF803FFFFFE000000000007FFFF0003FFFFC00000000001FFFFFFFFFFFFFF8000000003003FFFFFF00FFFC0000000FFE01FFFFFFFFFC007000000",
	mem_init1 => "07FE0F9FFFFFFFF0013800000003FFFF00FFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFE00000000098E1C3E3C31C3F178CCC30787861C71F1E31C3338F0E1E38E770E338F9B9C71C8E4C7307063E38E3C71E3C78E3898F1F1E30C7073C1C5C71C3307C38E38F878E1A3399CF1878F1DC733C3C73371F1E3E38F0E78C71F0E1E3C31E0F271C3C7878F0EC38F1F0E1E7870F0E1E1B189C38F0FC799CE671E1C3898E31C790E3E670E738703193877238706331CE718DE63C70CEE701E1E1F1F078E0FCF8CE38E1E1C78FC3CE19C7CC1C70B8F8E38F38F3C78789C639C1C71C78E3C6F0E8E1C3E3C7CC78E678F38F1E6FE3E3870E38E383C70CC4F8F0C87",
	mem_init0 => "C71C73387C70F1CE3C3878E3878F38F1BF0E673C3C7860F0F0F0E271E38E1C1C3CE71C0E3C78CCD8F8E1C1E39C7871F1E3871E0E38C38E1C3C787A3189C638F1C78703C1C6730E3E38F3C31C3E71C787C1C1E1C4E4F1C61C1E3B9E3F1E1C618E63E1E1E3879E3B638E3E3C39DC71B871CF871C71E70F1E3F8E1E270CE3E1CF8C70E38F1C1C278E6C8E70E70C719E631C38FCC78F1E1863671E0E1C647E38F8C7C3C1C7271C3C7071F91E3838C3C316319C0E0F1C70E3671E1E3870E3871F38F8E1F19B9CF0E18E8E1C3E71D0E19C7878F1E1F0F31CC7871E1E3C8F8798E33870E1E37070F0F1E38F2339CCCCEE1C7870F078F1E1C3E3C7878E718CCE3C3878F1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y14_N0
\aud_mono~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~79_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~79_combout\);

-- Location: M10K_X69_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C3B33878E3C3C71CF0EC70E38E1C3871E3870E306387E390E1E1C73870F1C3831E38F8C8F066218CC719938F1EC7C18E3E71C8C78F1C1CE3871C63C6E18E4E78F870F1C70E0CC318E3C638E38F1E3C7C780CC71C70E1E3C3C7831CC61C3C3E1C3C78718E71C7C3E38F1E30F8D8CE1E1C70F1B1C070F1C7C67C38EE67C38E1C7C381E7070F070E39F1CD8E78F8E0E71E1C38E7878F0F1E38E3E38F1E3C1C71CE3C387071C6E6F8E3871E1E3E3C361C3E3870F0E1E39383E70F1E0E3C70E71E79C73870E1CC78CE3C798F1C7A38E30E1E38F1CCC71C1C38C7871B871E38F0F1F8E0E0E3831E1C748E1CCE7870F8F078F0E3C71E3E078E3313CE3871F1F1E0F0387",
	mem_init2 => "1C739E18DC3671B38F078F89C781E71C8CC31A3C7C2E0F093871C63B938C1C718F0E2F0F0E3CE70F9CF0F8F83C1E38F1E3E38F0F0E3C4E1CE71C7878F1CF9CE3C787871C78C79E1C387870E3C2638E31C3C678DCE679CE3E3C70E3C70E3DC1E1C1CE3871B9E6383F1CF1E3878E387070E59C1C387373318663838F83C388C63F1C3C3C78F1C5C3C3C3C38CC61E7C721E3C3C6E38C70DC70F078FF38E383C39C60FC4C319C3873C387C758E3C7638E6070F31938F1E38E38E1C771C3E38E3871C78F1C3C38F1C7C3F0F1E1C78E37C70F1E398F9870F0F0E38678E6398E0E270F0F1BC7E3C7C1C738E3870F39E1C71C6CE1E3C39CE33B1E387307870E171CE0E3C",
	mem_init1 => "787C78C31C78E0E1F0E37071C71F0F8E639F398E73E0E1F0E3E1C38F0F1C78C71CE33C3871E313C3870CCE1F1F38F1C77070E0F1E3838E65C64707071C73E3F0F0E0E1E1CB66739F19C70FC718671C0E1C71E3C3870E43C3C78E3E1C383879E31C1C31C387871C638D8D9C78F04CC38C479C631E4E399C7870E39C1C3C63870F1E39CF8E781C7070E38C8E1C67E78F18E311C138DE3871E3C70C38E36387838F0F1C7C3E38F8F0C0E1C3C8E3C71F1D9C7198DC78F8F071E1C2E383C38F0C389C38C9C3C4E1C78783C3C38FC78E1C38F870F1CE65F8F0E18E338E398F1CCE47191861CC78E3C671C63C73871E1C318D87272670E0E38F2E3C70E33E1F463CC7C3",
	mem_init0 => "C71E331B1CCE3C38F1871CE0E3F1C3C38F1CE63C0E381E317303C2F0E1C3C78E187CC38F1E1C78E6E670E198E1E1C7C70E660F8F0E3878F1E1F1C9C6398F0E0F870E3B0E3A3C71E399E36671E78F071E1C78E39C3860E387831E3B33C7063C3E38E38CE1F8F6770F871998E233C3788C78E60E38CE1C0F198F19C38F38CC31E1E3E0719C71CD8F0F1E38DC7138F0F0F0CE83C387870E0E38D8C87878F870E1E1C70D87070F0F18F8787898F871F1E1D391838F8F1C739C199C390E1C78E0E3CDE73071C38E0E3C3A3C78798FC3D1C8C7C60E24E5C638F39CF0C78F8E23871E3E3C7CCDC7B8F8E1C799C78F1E199E1C3C38EC71C61E31E3C3C68E6630E1F31E1C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000400000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF83F81E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F00000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y20_N36
\aud_mono~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~78_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	combout => \aud_mono~78_combout\);

-- Location: LABCELL_X51_Y14_N12
\aud_mono~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~80_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \aud_mono~78_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\aud_mono~79_combout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \aud_mono~78_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~76_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~77_combout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\aud_mono~78_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & \aud_mono~79_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\aud_mono~78_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~76_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~77_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~77_combout\,
	datab => \ALT_INV_aud_mono~76_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \ALT_INV_aud_mono~79_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \ALT_INV_aud_mono~78_combout\,
	combout => \aud_mono~80_combout\);

-- Location: FF_X51_Y14_N13
\aud_mono[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~80_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(15));

-- Location: FF_X45_Y18_N50
\audio_data_sender|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(15),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(15));

-- Location: M10K_X41_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C3B33878E3C3C71CF0EC70E38E1C3871E3870E306387E390E1E1C73870F1C3831E38F8C8F066218CC719938F1EC7C18E3E71C8C78F1C1CE3871C63C6E18E4E78F870F1C70E0CC318E3C638E38F1E3C7C780CC71C70E1E3C3C7831CC61C3C3E1C3C78718E71C7C3E38F1E30F8D8CE1E1C70F1B1C070F5C7C67C38EE67C38E1C7C381E7070F070E39F1CD8E78F8A0E71E1C38E7878F0F1E38E3E38F1E3C1C71CE3C387071C6E6F8E3871E1E3E3C361C3E3870F0E1E39383E70F1E0E3C70E71E79C73870E1CC78CE3C798F1C7A38E30E1E28F1CCC71C1C38C7871B871E38F0F1F8E0E0E3831E1C748E1CCE7870FAF078F0E3C71E3E078E3313CE3851F1F1E0F0387",
	mem_init2 => "1C739E18DC3671B38F078F89C781E71C8CC31A3C7C2E0F093871C63B938C1C718F0E2F0F0E3CE70F9CF0F8F83C1E38F1E3E38F0F0E3C4E1CE71C6878F1CF9CE3D787871C78C79E1C287870E3C2638E31C3C678DCE679CE3E3C7023D54A3DC1E1C1CE3871B9E6383F1CF1E3878E387070E59C1C38737331866383AF83C388C63F743C3D78F1C5C3C3C3C3ACC61E7C721E3CB46E38C70DC70F078FF38E383C39C60FC4C319C3873C387C758E3C762AE6072F31938F1E3AE38E1C771C3E38E3871C7AF1C352B91D7C3F0F1E1D4EA37C70F1E398F9870F0F0E38678E6B98E0A270F0F1BC7E3DFC1C538E3870F39E1C71C6CE1BBC39CE33B1E287307870E171CE0EBC",
	mem_init1 => "787C78C31C78A089F0A37071D75F0F8E639F398E73E0E1F6A3E9438F0F1C7A471CE33C3855E313C3870CCA1F1F3891C77050E0F73A028E65C64707071C73E3F0F0A28DE1CB66739F19D54FC71867540E1C5D2E4AA70E43C35C8E3E14A82B7DE31C1C31D885847C638D8D95CEF04CC3E0479C631E4E39D47A52E39C1C3C63854F5E39CF8E78171070AAAC8E1C67ECAB18E311C138DF9507EBC70438E36A37838F0B5C7C3E8AFAF0C0E1C3C8BA755F1D9C719ADD78F8F071E142E282D2BF04288588C9C3C4A1778783D3C2AFC78E152AF846F1DA65FBB6218E33ABB98F5CCA45491849CC7A2B7675C63D738772C1858D873F2652A0F08F2AE550E33E1F463C1CCA",
	mem_init0 => "0D5AB11B1CCAE48AF4851CA08BFA9A438D15E6F408E01EB17303C2F0E588D48E187CC3B9B6C8C8E6EE70E198E1E477D50E660FB96153CB9721F1C97039AF2A0FA56A3B0E3A3D3DAB99E36671E789C1F21548E39C3860BA0782563B33D502643E88EA8CE1FAF6770FA7199AE233C378814EA60B8CCE140F59AF19C28F38CC25A1BBE07194754D8F2B5AD2DD552B9294F0CE83D2B79364EA3AD8C95BFEEB56A1E45E4D3553CD2F19E3184E9AE003F5A1D39108EFAC7453DC19DC390E1D6C8E737DE73138038E0AE72AADF879AFC3D56857C60E24B5D2A0FF9FF0C7BF8E2333D6BEA7778DC7BAF9CD179974A992899EC43DAAEC7C70DE873256708E6630E1F31E88",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003C000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000",
	mem_init2 => "000000000000000000000000000000000000003FFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFC0000000000000000000001C7FFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFF9F00000001E1FFFFFFFE0000000000FFEFFFFFFFFFFFFFFFFFFFFFFFFF1F0E000000003C1FFE7FFFBFEFFF8000E0700000000000E03C0C3C1FCFFBFFCCFC7DC03F19C0618E003800001B01FE1D9CFFFFFFFFFC0000001FFFFFCC000383FFFFF0E000000061CFFFFFFFFFFFFFE0E008000000060F87FFFF3FE0000003C78FFFFFFFFFFFFFFE3FFB71F03F8000000030FFFFFFFFF0F000F000CE69F7F",
	mem_init1 => "9E3FFFFCF1E01E24F9A4FF800007FFF70000FFFFF000003FFFFFFF00000000007FFFFFFFFFFFFFF0FE000000000E3FFFFFFFFFFE1C0180030000F003E7FFFF8FC8000783D9E002000081FCFFFC0FE00660004C7F1CFE7FC2F92032781821BD6003FFFF0001FFFF00007FFFFF80000001FFFFFFFFFFFFFF8C1E00000003C3FFFFFC7C00000E3FFFFFFC7F0F8000E070F87FFFFFE0000407F3C040003FFFE0E00FC3F9FE1C6001E7F8038FC7DC103CFFC01FFE603F9E01FFFEC07E6000198C20E9FFFFF80000000000000001E031F07FFFFFFFFFFFFFFFFFFFFFFFFFC000000FFFFFC0007FFC001FFC000FFE007FF0000FFFC0078FFF1F000C07FFFF8000003FFF",
	mem_init0 => "F00E1FFB0001FF010F30F00719F86603FFFE1C00000387C3FFFF8FF0FFC0300F0070ED80081F7F83F8F8287CFFFFFFFFFFFE00003FFFE003FF800FFE007F801FFC00FF801FF007FF007FC01FFF801FFC00FF800FFF007FE00000000000000000000000000000000000000000000000000000000003C03FC01FC01FFFF800000FFFFF80003FFE003FE00FF01FC1F80E07C3800E1C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFC003FF001FFC007FE0007FFFE000FFF001FF801FF801FFFF000000000E7F3FFFFFFFFFFFFFFFFFF018000008FFFFC00063F3FFE1C00000FC63FF0701381FBBF860001FD8000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y19_N6
\aud_mono~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~68_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~68_combout\);

-- Location: M10K_X49_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000000183E00FE03FC07F800FFFFFF00003FFF8003FF801FE01FC07E07E0FC1F07C3E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FF0007FFFC7800003E1E3E3E3E000003FFC03FFFE000000007FFFF8001FFE007FC03FC07F03F00F807800C007FFF81F98307E000000EFFE0000000000000000000000000000000000000001C06F9C7000000003FFFFF0000FFFE0003FFF0003FFF0007FF007FC07E07C1F0787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12664000FFFFFFFC00007FFF80007FFF0003FFE007FE01FC0FC0F0783C000000000000000000000000000000000000027127FFFFFFFFFFE0000",
	mem_init2 => "3FFFE0007FFF0003FFF8003FF803FE03F03E0F8787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCE53FFFFFF800007FFFC0003FFF8003FFC007FC03F81F81F07C3E0000000000000000000000000000000000000000723C8A7FFE000001FFFF000FFE01FE07E0F83C3C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFABF1BDDF995AC88FFC007FF801FF01FC0F83E1E1E000000000000000000000000000000000000602B9FA3B001FF00FE07E0F07878FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1CE7803FC0FE07E0F83C3C000000000000000000000000000000000002BB03C78E318FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF11A000000000000",
	mem_init1 => "000000000000000006EFFFFFFFFFFFFFFFFFFFFFFFF8C000000000000000010408000000000041BFFFFFFFFFFFFFFFFFFFFF190000000A42D501722F7408A8EECAC751BC4FE79FFFFFFFFFFFF3DF3FF7FFFFFFFFFFFFE0000000007FFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFE000FFFC0000FE0000007FFF800FFFFE00000001F800FFFDFFFFC07E3FFF00000FFFFFFEFFFF80000000000001FFFFFFFFFFFE000000000007FFFFFFFFEFFFFFC0000007F00007FFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFF40000007FFFFFFFFFFFF800000000003FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFA000000003FF8FFF",
	mem_init0 => "FFF8000000000000FC0FFFFFFFFFFC00000000000001FFFFF8FFFFC000000000000FFFFF001F000000000FE0001FFFFFFFFFC007FFFE03FC00FFE01FFFFFC0BFFFFFE0007F03C003FFFFFFFFFFFFE00007FF03FFFFC1FFFFE001FFFFF8000FFFFFE0FFFFFFFF1FF1FE0000FFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFF800FC00000000000FFFFFFFFFFC38000000000003FFFFFFFFFFE00000FFFC001FFFFFFFFFFFFE000000000007FFFFFFFFF1FFFF8000000600007FFFFFF07FFFFF80000FFE0007FFFFFFFFFC00FC00007FFFFFFFFFFFFF80001F8000003FFFFFFFFFFFF800000000000FFFFFFFFFFFFFFE000001F87F8003FFFC00007F00000007",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "48941D7A8D489BD781C5837D3D331C6AA0F8F9F5C6584BA572D40FB1297062F0F7FC6F2A8639E00EC2DF988EED8815AD989003AD3B6624BE117DF786AB563CDF2AA03D62B3DDE9BA19413587387E6D179A0EC55975A44F58FC39E885322176EB7AE8F47C1A294CA700528E71E64EA505E9D9AC52F0F6BFC08D62315CC53165F91D7399F1B10675557E9987E37447B9EE63309F8B0F842573EBB5C291D89EE36EC385F1941014A9B4B0FA802C70FC24E029C7AE54352D390FE603492C6525E5726BBB9FF0D838F7626F9048CE95F29D5C2722F26FE0F1C2D857638659D56EC92B5571F79FDE78F3FC0761738EAEDCD1DC6763DDB78C27933C583E2ED9D1335755",
	mem_init2 => "197D7AFF7CBB4BC3C2DB19253DB425C17FCAD9A04E0E0AAD8C3CB4529183BFC7688558F59EEEF3CA6D1A31C7ECA5BF0F5403C3360FE57E6913D068C2C19E65CCE7A4EF1E98AE8C0FE5501E92135E0D8A7D9EE93A04F5387C3C8990A6AA399E2F1C224C9FB7A8C54EF9080159D907E42903E0213920AEF43C050CBD2054A155414C2F79C2C146365E3EECD6C69C5C57F3F1B278517ED31020BF35C68DAFD5FE70C5440B01A815B64641F2D5E589BCADF9BAF2D78BA649EE81BC0D2B7FBE15D1657DAF93FEA10ED2A64D0DC7AFF5091040C72F602B659CE36CEF25D0177F51E77218FDB6AE8E947A39B5423DA9EAD716D6119DD399F5288B9A5C872CFF9FDC6CC7",
	mem_init1 => "5F3317AB7E5D16C7F8866F91053B1A63A14AF1613F29B39BB7B5B5BF6D4B5C5A7BADE49064B9953C7A57D48514EA83EDD1A6BC45EF3747AE276F14B7DEF69F834637E5F2B05FE8A077801F20C47E4351E68CD57009D3CA4D44EAD035A3F4C62841C9AC479FAFF2C3965BA53D14161297738A18F205C405620FC5E497DC0240711FDAA097F7AB865A9DAD904A81E6D6FD5A076292232BECBBBE4126D53FBE80F60BB4C6ECA9B2DA33F8B4BC6EAD277412C14E9142F7355D5F000233438E8274DBC250117500EA6FEB82C0009E335AE21D15A9D96E529A3502BE2CB3E55F366AFC6BA0583FEA6B91515E24E68F1CBEFDD1E6E9FEBEB6FB00FD9DF97CEE8F036100",
	mem_init0 => "272B9AA3969FF467D4CF8E30E86D2B9FF4CF166A83B8E25BC962FBC2A05BCF171B027425D5207DA509E2DAF06AB9E08D0AB94212396DC8C1D5F033A1698F7CC8E7F5E2F26769B0A7DE200276952351FE544D75DF10C8E4796571DB827C7E7A054EF3D2C70D080A06D0D45C87BB2DCFF81CBC54D319EB78D04EA1B92DAB9047D9CD1C67558AEB2E0AD91FD37E4BE47D037C12F0BED3D8AF67455862B23A65ED26BB8DD2B1B3DFAAFB5FC2A27894FE10A4D32271CB379A6059DC361D4C3E135B245E7252C496610A563A38B0E99536C36F569816B202D19DBF241C8B97B7B2E71A4F0CD37089E01B9E1AB654A3DD94E5EBEBD8E773B399E59FFEC54CBFE55C32A0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y19_N42
\aud_mono~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~67_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\,
	combout => \aud_mono~67_combout\);

-- Location: M10K_X76_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFE3FFFFFFE000000000001FFFFFFFFFFFFFFC000000000000FFFFF807FFFFC000000000001FFFC000FFE03FFC00007FFFFFFFFFFF80000FFE00007FFFFFFFFFFFFE000700001FFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE0003FFC0001FFFFFFFE00F00000000007FFC07FFFFFFF80007F000007FC0003FFFFFFE00020000003FC03FE01FF1FFF07E0000000001FFFFFFE0FFFF000007FC00007FFFFFE1FFFFF00007FC000000001FFFFFE7FFFFFFFE7FFFE0003FFFFFF801FFF0000FFFFE00FFFFFFFFFFFFF800003FFFFFFFFF03FFFFFE07FFFE00007FFFFFFFFFFF800001FFFC00003FFFFFFFFF1C0000001FFFE00001FFFC003FFFE00001FFF",
	mem_init2 => "E0000800000000FFFFE0000FFFFFE00001F000000FFFF80007FFFC00000E000003FFFFE0001F800000001FFF801FFFFFFE000000000007FFFFFFFFFFFFE000000000003FF03FFFFFFFFC000000000000FFFFFFFFE79FF80F801FFFFFFFFC001FF803F800FE003FFFFFFFFFFFFFE0000001FFE03FFFFFFFFFFFFC00000001FFC07FFFFFFFF1FC03E0001E000000FFFFFFFFFFF800FFF03FFF801FFFFFFF803FF80FFC003FFFFFFFFFFE003FF0000000001FFFFFFFFFFC00003FFF80007FFFFFFFFFFFC00001FFFE03FE01FFFC0FFFFC0000000FFFF80007FFFFFFFFFFFC00007FFFFFC7FFFFFC0FFFFFF80001FF0003FFC3FFCFFFFFFFFF00000000003FF0007F",
	mem_init1 => "FFFF070000000E0000FC0007FFFFC00000000C000001FFF001FFFF8000F0FC03FF80000FC000FF9FE03FFFF0001FFFFFF87FFFFFF01FFFFFF007F800007E07E0007FFC7FFFFC3C000000003FE0FFFE0C01FF00FE0000001FFF01FFFFC00000003C0FFC03FFFE0FFFFFC002003FFFFFFF000F000FFFFFE03FFE00003FE7F807FF0E00FC007FC003E007C000F00FFFFFFFF007F81FF83FFFF07FF0000000000FC0000001F01FFFFFFC07FF1FFFFF8007FFF07F03F1F83FF000001F80FFFFF0FF80003C7C6003FC01FFF803F83FF007E07C7FFC00000CF83FFE3F007F0383FFFFFFF3E0FF0FF8E00000FE007807C3FFF8C7FF003E1F8C001C3F0001F87C000FF839",
	mem_init0 => "83C7F03FF7E1C1FFFFF1FFE0F30FE007FE038FFFFF00FC0FFE380F80000E1F0707FC1F00F80FF01E1F803E0F1C3FF807FF0F001FFE1FC001E03FC1FF1C003C0FFF000E07FFC01C1FF0FFC0F81F8FF0E00000E3C7FF007FE3FE3E007F00F0FFFFE3FFE0000001987E07C7C00F8FE0678FFFFF9C03FFE701F07C67FC70E387E3FF0E380E307C07800079B3C07FC1FE1C81F80001CFF2C63E01FFF01E393FFF7800FFFE2667FFFFF807324C7073FFC3C667C1C0C0E0F1999818F0039FE001C01C000E1FF238FF3E4000FC71FF0CFF8F07333000FF9C7C31C0FC00E7FE07007FC003E67CC38FFF27F19FFF1E000FF80E40CE1C1CC706639FFFE06600F83F19E0001D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3B613954CDAF16559602D6A99E9E90C8B86383FC0AE3E83F9CD6FABD9960A8B781F999BE16EDDB2DB927FCF57B619E6152E43A44B96C25B90FDA7DD8217607BA52524AFB6562F342A02D34582C9F62D4E359E7C4A0C64D2338AAB0FBB08F3E976F4AF61830294EF55CB40F8E46DCBEDB9373A6C5D7D34C729A4835F2A00B1F6D1932F8A47411A66AEEF5309D01C75844824AF356B04274DC1C51A27F7B152A5E5AFC18100597D9AED821640655E8766018D47AEE3BB2766AEA9A33A355CCE2FC260148EF73751651E4068202EFA5B6AAD57FC7A39C991CDAB6933D352D050FA6127C1A63B2E1412DF615775DC653D5B8A02ED936FC8CBCB1D7D9FBC0F7D58794",
	mem_init2 => "E80EDB56684F621550986D6E4B515B2299CBAB0E135AF8E384635663711B5825545079E2FEA29BC7D086B26083E48299AFB7BBE422FFE19C842CF02DBA056E091C28DDEDE3535D4A0F00CC9962A1E9F0DF20149B5CA7615E67360DE9B8728F4E06075CC49E8E673156BC5545AAB40EE6FA437EBB7D331297894DDDF34C99895808DE38C9BBBEE15FD05780E7C3F198383B3773920AA659E00D252D542436067BC4827C2F17A989855BA8AF8E3842924C4A2538FA315779B8BD8E13D008E592B0693240CAED8FFE1C42FAC2AC1766D3D66E6F7B14B161A13901190C5DBB1B7351D6A878D69FB9B422F60B3FB4D7BD3ABB22FBBBA52815DE00704EB343165BCF38",
	mem_init1 => "85FF5595B2D79B78316DBF6BE6DBFF1EA0D785CACF5CE627FE1787A164D92E1B94385777643771C0B5322625F2A73026A3B1B77C1AE51F38807F79F531C0ECCAAA7DFDC58C12860015C3649902AEF0B25C2ECB50892CAB8367C61533EA13792FA018E089C1524F35A623DF2477B98255B0DD1DCD1AA8808ACEB2FB3A8D938F0627F313206C007D221824E33339DE1B37E8ECCD5433F8249AB7B50E9B497596F13FFC0E1D298EDFD80C071C9D25C9EFDC1C7C97F24E3586FFCBD21398B91D7C768EB3767C4321D4B67A8ECC9178B088D7C0A95DCEB665DAC58D6EA66F38DB9C97606EE98FF55682A8E94FB65B0F5EBDEEA1DFD75D0E1961AD9C2CC650884C140A",
	mem_init0 => "EE1B3335842550EDDBF5F2426C2A1722A4F3948516E2B945B67BAA30E033BEEA15321EAE1FCE40CC4BC9B3C1C57D0E86194D9ACFC3DA8B1640C1C28AD4F8EE6B1BE9B712789DEB8E8B5D9BB834F9BA87C622617B5D83CE2100BF3A5837E05F39045B1C4FAD834EEE60CCF0CFDD9A273DC0185CAEA390F2ACDD295B38B72C85706E14836C930AA432A2D863A12C70C093F95C13323554ECF89D2C4619C97D7B74F4035F397EAB6C848F16D91FB1999DB15800908CE4AB7992509FDEA6D12A0712A25AF2E6FDE2CFA0ECB5E488405B07F85A25A26D7E685776136E26252822D3A0C82316EBD64037392334C8D49DD0C78661AE4DC631F3B29D8CAC12F84025D19F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF07C003FF00FFFF870001FFF8001F83C1FFE07003FFC000007FFC000010FFFC01FF7F00738007FEE0F203F09CF8003FFFF90101C3FFE7FF3100FDC0FEE2301F9F9CFFC0407BF9807FCC0761003FBC0CEE00F633909C81CE463603791DC8FE00623F3D9C8484F63713919CCCFEF6437119FFFC0E677139199DCFE4263331989FDC4607737B9988CFE0623301098DECEE23301198DCCE4642731099CFC867636",
	mem_init0 => "13D89CCEC66773381FC9EC6E27A13399ECCF846733B1FE9CC666737B1989C86E6F673381DC9CC4263713919C86C646733B9BC8486E673F21B99CCCE4E7B3B09C98CEC672731399D8CE6E676339BD8DEC26F7323190DCCEE06213DBD8C8CC676371398D8C2C667739119CDCC6763373D818CEEE676339981DCCEC6436379D8CC65E67331398D8CE47633B79198DEC6E273331999C8C46E21310989EC26663330B8988EC672133918CFC86E633B39ADBCEC262637B19C9CC6F6723A3B1FC8CE67732139980CEC2627B1981C9CC672321311D8C84C62271B898D84E47737319D9CC4E6E23319D998CC4F632131F9DC6C26E7331F909CCEF637139198C8CE6E63F81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N6
\aud_mono~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~66_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\,
	combout => \aud_mono~66_combout\);

-- Location: M10K_X41_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "909C8C6676130419C84E4F6171198D8CC5FC3E37B08084C45E77119F9BDC5663602339FCEFEFE4333F90977AF60AF37FD9C8C04FFF63390221CD9E210311908CC4C6F63390191CCEA76023398DECE46663F191B09CE62677F3B89FCFFE6E731B1BF9CCC42737B1B9DC0486E6305013DADC66208339D9CFEDECA221003F9CE7E60A3210900C0EE1733311FA15AE6081D8FE4B0484FFBFA61F609D09E6BC75F88BFDEF9F0FDFC09741F80EC74F998340616102391886FFE4A91025B4E1B239B18C697F85FDBE8EFF8891D652BBECBC907D22ABEF56B4B54F331D1BEAA606DCE2A6BCFB69CE0165B1F90933DE04E5185A919F38385F7FBE0E0299E5EF032052906A",
	mem_init2 => "90BABEDC2CE618AD2B1FA31B7E06B984CEC6FE5EF173C631C45011CDCB35B6AD83CEA7BB29F3589CEC9AD70915AE46F6C4E8A5CEEC8211236ED0DC4ABCA74F28CF56227AD63919FF841F999F610262B4CA48F7BE0C92275792C266915DE2396E4FA47F4A63F7857CDB2EBD20FE847C49DCDC2CA36567B715722865003695BAC4F123C3EED92F24888E44BE5F6CA3267552704D9BBB7ED011899A6E64A7A332D0B4884898BD70DBF521982AA08FC99D39F2D8B44BB7FDFAD6D9A4C1757752D660BB8A9524889DD9D906B9DE8077CC470EE2E816B4C3665B5EEE7197CD63A445D7A724908B96375AF1134037117447347CD031E0097F6C156D2C4F2A4B561EF385",
	mem_init1 => "65014DB8C6EC64005B0B911B9A3F250961307EDB4984CBB10972E8F92910B4073BA22F2D1C43E616742CBF495CEE79853107AC17BB6E44ED3C9DA846B99C789037DC94B47EADA3631933C46DDCDA150DD4F239AA08E0FB457673EB7E8D8BA04DF9DB632B05313C3BC32CA7DBA658C50D370D1F28AD33970028BB0CEF34C5B5107BEF428AEA6BBFDFB60762BF03C76DB960C094FA00FCBB7F0CEA52D997500FE61BBF2FAFCA9D63DAD4E9CD1F43924FED3BF2CF95B1C27D61F1664FD7E77201255D3FC4DD792542EE9C6442CCE6B0D9153D4E32C687DED53C872150A71C400135F7D48436564FF971EFB9F311AD35B18A050007C20D8584AFEAA6F054CC6C8D40",
	mem_init0 => "80AB1CC2D0F76F3EFCFFFFD4301B9D018400C7C3E117D53BBDDE39BFF5E7F800108245047C3D4FF01FE7011FE02FC0CFC7529111B87FBE89D868F42862740553FFFFFFFFFC01E00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000703FFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FC00000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5898001FCCFE1DBE0F83F8E68128F801FB3CCE4F1CE1E3FCC11F940007FCC731CA33CCE680DC0C0E061CFFC064F26402A1E019FFFEF31C80F8F93FE1C6B1C8071FF30353F1FFF0D7E3204D260C3F0036CC063F83FE31C864E3273F80AE258381FC83F4D61FFF9F8CF8655A867FFE69DA7E407CC8000D3B6399C3E7CB1AB83001A38CF933ABFF86E48354706058543E1F9F0D8FF97009E8EC1E180A9E601981A400065FC61F67F289E00FF19B0246D3FE4771F6606019FA77C32A6807821CF68CCE6BD03FE07D4FAB63E989983092CCCF8FC0DFE556EFA81FE6940607EB3860079A9C18C30FC01569F96D30F33601407AC70650D69961A9BE039DB6C57C007F93",
	mem_init2 => "64C9FF80CD99A6281829EC0F2B153A398B58F928D500C694B2806A9F06061FAD95C2B729AA41E3C1E479CBEE4FC2E847559988A1CCE0C8BD15C00F4C18B3BDB378B5305AA933A954318D794D8010720178B7FFD5A5CFE49A0001A099F64C7FFFF1960E6559002A1DBEA8C4D458A2988F39BD033DE72BFE6706DC0FC0DEB14BC1614692C470E8ACC000002A46E0830FF643E66508DE00D2AEC3762C32FC14B33AF62680303528B0B719DE96D8454682010CC98DC319022BF364EB1DD635F91902E6AD54831327C0EE2BDEF0DDDDC71F375B765F582A5C69CFFFF7C59BD9C43C9E375D95C1ACF767BEBBDC1E309BE181AA726030253561F2606A0CCF6230053FF3",
	mem_init1 => "14AED197F800015D612387FFFD5B68356347A5801C1CEAAB5B47F99924E60001C6D1C1E380678A921FCBFC098E1C3E3C31C3F178CCC30787861C71F1E31C3338F0E1E38E770E338F9B9C71C8E4C7307063E38E3C71E3C78E3898F1F1E30C7073C1C5C71C3307C38E38F878E1A3399CF1878F1DC733C3C73371F1E3E38F0E78C71F0E1E3C31E0F271C3C7878F0EC38F1F0E1E7870F0E1E1B189C38F0FC799CE671E1C3898E31C790E3E670E738703193877238706331CE718DE63C70CEE701E1E1F1F078E0FCF8CE38E1E1C78FC3CE19C7CC1C70B8F8E38F38F3C78789C639C1C71C78E3C6F0E8E1C3E3C7CC78E678F38F1E6FE3E3870E38E383C70CC4F8F0C87",
	mem_init0 => "C71C73387C70F1CE3C3878E3878F38F1BF0E673C3C7860F0F0F0E271E38E1C1C3CE71C0E3C78CCD8F8E1C1E39C7871F1E3871E0E38C38E1C3C787A3189C638F1C78703C1C6730E3E38F3C31C3E71C787C1C1E1C4E4F1C61C1E3B9E3F1E1C618E63E1E1E3879E3B638E3E3C39DC71B871CF871C71E70F1E3F8E1E270CE3E1CF8C70E38F1C1C278E6C8E70E70C719E631C38FCC78F1E1863671E0E1C647E38F8C7C3C1C7271C3C7071F91E3838C3C316319C0E0F1C70E3671E1E3870E3871F38F8E1F19B9CF0E18E8E1C3E71D0E19C7878F5E1F0F31CC7871E1E3C8F8798E33870E1E37070F0F1E38F2339CCCCEE1C7870F078F1E1C3E3C7878E718CCE3C3878F1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "D:/University/Academic Term 5/ECE 5500 - Digital Systems/MP3 Player/WM8731-Audio-codec-on-DE10Standard-FPGA-board-master/project/compiledShortened.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y19_N48
\aud_mono~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~69_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~69_combout\);

-- Location: LABCELL_X46_Y19_N12
\aud_mono~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~70_combout\ = ( \aud_mono~66_combout\ & ( \aud_mono~69_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\aud_mono~67_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\aud_mono~68_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( !\aud_mono~66_combout\ & ( 
-- \aud_mono~69_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~67_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\aud_mono~68_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( \aud_mono~66_combout\ & ( !\aud_mono~69_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\aud_mono~67_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~68_combout\))) ) ) ) # ( !\aud_mono~66_combout\ & ( !\aud_mono~69_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~67_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~68_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \ALT_INV_aud_mono~68_combout\,
	datad => \ALT_INV_aud_mono~67_combout\,
	datae => \ALT_INV_aud_mono~66_combout\,
	dataf => \ALT_INV_aud_mono~69_combout\,
	combout => \aud_mono~70_combout\);

-- Location: FF_X46_Y19_N13
\aud_mono[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~70_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(11));

-- Location: FF_X45_Y18_N53
\audio_data_sender|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(11),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(11));

-- Location: LABCELL_X45_Y18_N48
\audio_data_sender|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Mux0~3_combout\ = ( \audio_data_sender|data_out\(15) & ( \audio_data_sender|data_out\(11) & ( ((!\audio_data_sender|bit_index\(2) & (\audio_data_sender|data_out\(25))) # (\audio_data_sender|bit_index\(2) & 
-- ((\audio_data_sender|data_out\(13))))) # (\audio_data_sender|bit_index\(1)) ) ) ) # ( !\audio_data_sender|data_out\(15) & ( \audio_data_sender|data_out\(11) & ( (!\audio_data_sender|bit_index\(2) & (((\audio_data_sender|data_out\(25))) # 
-- (\audio_data_sender|bit_index\(1)))) # (\audio_data_sender|bit_index\(2) & (!\audio_data_sender|bit_index\(1) & ((\audio_data_sender|data_out\(13))))) ) ) ) # ( \audio_data_sender|data_out\(15) & ( !\audio_data_sender|data_out\(11) & ( 
-- (!\audio_data_sender|bit_index\(2) & (!\audio_data_sender|bit_index\(1) & (\audio_data_sender|data_out\(25)))) # (\audio_data_sender|bit_index\(2) & (((\audio_data_sender|data_out\(13))) # (\audio_data_sender|bit_index\(1)))) ) ) ) # ( 
-- !\audio_data_sender|data_out\(15) & ( !\audio_data_sender|data_out\(11) & ( (!\audio_data_sender|bit_index\(1) & ((!\audio_data_sender|bit_index\(2) & (\audio_data_sender|data_out\(25))) # (\audio_data_sender|bit_index\(2) & 
-- ((\audio_data_sender|data_out\(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index\(2),
	datab => \audio_data_sender|ALT_INV_bit_index\(1),
	datac => \audio_data_sender|ALT_INV_data_out\(25),
	datad => \audio_data_sender|ALT_INV_data_out\(13),
	datae => \audio_data_sender|ALT_INV_data_out\(15),
	dataf => \audio_data_sender|ALT_INV_data_out\(11),
	combout => \audio_data_sender|Mux0~3_combout\);

-- Location: LABCELL_X45_Y18_N54
\audio_data_sender|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Mux0~4_combout\ = ( \audio_data_sender|bit_index[0]~DUPLICATE_q\ & ( \audio_data_sender|Mux0~3_combout\ & ( (\audio_data_sender|bit_index\(3)) # (\audio_data_sender|Mux0~1_combout\) ) ) ) # ( 
-- !\audio_data_sender|bit_index[0]~DUPLICATE_q\ & ( \audio_data_sender|Mux0~3_combout\ & ( (!\audio_data_sender|bit_index\(3) & (\audio_data_sender|Mux0~0_combout\)) # (\audio_data_sender|bit_index\(3) & ((\audio_data_sender|Mux0~2_combout\))) ) ) ) # ( 
-- \audio_data_sender|bit_index[0]~DUPLICATE_q\ & ( !\audio_data_sender|Mux0~3_combout\ & ( (\audio_data_sender|Mux0~1_combout\ & !\audio_data_sender|bit_index\(3)) ) ) ) # ( !\audio_data_sender|bit_index[0]~DUPLICATE_q\ & ( 
-- !\audio_data_sender|Mux0~3_combout\ & ( (!\audio_data_sender|bit_index\(3) & (\audio_data_sender|Mux0~0_combout\)) # (\audio_data_sender|bit_index\(3) & ((\audio_data_sender|Mux0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_Mux0~0_combout\,
	datab => \audio_data_sender|ALT_INV_Mux0~1_combout\,
	datac => \audio_data_sender|ALT_INV_Mux0~2_combout\,
	datad => \audio_data_sender|ALT_INV_bit_index\(3),
	datae => \audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\,
	dataf => \audio_data_sender|ALT_INV_Mux0~3_combout\,
	combout => \audio_data_sender|Mux0~4_combout\);

-- Location: LABCELL_X46_Y18_N30
\audio_data_sender|dacdat~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|dacdat~0_combout\ = ( \audio_data_sender|dacdat~q\ & ( \audio_data_sender|Mux0~4_combout\ ) ) # ( !\audio_data_sender|dacdat~q\ & ( \audio_data_sender|Mux0~4_combout\ & ( \audio_data_sender|sending_sample~q\ ) ) ) # ( 
-- \audio_data_sender|dacdat~q\ & ( !\audio_data_sender|Mux0~4_combout\ & ( !\audio_data_sender|sending_sample~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_data_sender|ALT_INV_sending_sample~q\,
	datae => \audio_data_sender|ALT_INV_dacdat~q\,
	dataf => \audio_data_sender|ALT_INV_Mux0~4_combout\,
	combout => \audio_data_sender|dacdat~0_combout\);

-- Location: FF_X46_Y18_N31
\audio_data_sender|dacdat\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|dacdat~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|dacdat~q\);

-- Location: MLABCELL_X84_Y9_N33
\DISP0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP0~0_combout\ = ( \key[3]~input_o\ & ( (!\sw[9]~input_o\ & (\key[2]~input_o\ & (\key[1]~input_o\ & \key[0]~input_o\))) # (\sw[9]~input_o\ & (((!\key[0]~input_o\)))) ) ) # ( !\key[3]~input_o\ & ( (\sw[9]~input_o\ & !\key[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000001001010101000000000101010100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datab => \ALT_INV_key[2]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	datae => \ALT_INV_key[3]~input_o\,
	combout => \DISP0~0_combout\);

-- Location: FF_X84_Y9_N35
\DISP0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP0(1));

-- Location: FF_X45_Y16_N20
\DISP0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP0(3));

-- Location: MLABCELL_X84_Y13_N0
\DISP0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP0~1_combout\ = ( \key[1]~input_o\ & ( (\key[2]~input_o\ & (!\sw[9]~input_o\ & (\key[0]~input_o\ & \key[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP0~1_combout\);

-- Location: FF_X84_Y13_N2
\DISP0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP0(4));

-- Location: MLABCELL_X84_Y9_N39
\HEXDISP0|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP0|Mux6~0_combout\ = ( !DISP0(3) & ( DISP0(4) & ( DISP0(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP0(1),
	datae => ALT_INV_DISP0(3),
	dataf => ALT_INV_DISP0(4),
	combout => \HEXDISP0|Mux6~0_combout\);

-- Location: MLABCELL_X84_Y9_N42
\HEXDISP0|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP0|Mux5~0_combout\ = ( DISP0(4) & ( (DISP0(1) & DISP0(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP0(1),
	datab => ALT_INV_DISP0(3),
	dataf => ALT_INV_DISP0(4),
	combout => \HEXDISP0|Mux5~0_combout\);

-- Location: MLABCELL_X84_Y9_N45
\HEXDISP0|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP0|Mux3~0_combout\ = ( DISP0(4) & ( !DISP0(1) $ (DISP0(3)) ) ) # ( !DISP0(4) & ( (!DISP0(1)) # (!DISP0(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP0(1),
	datab => ALT_INV_DISP0(3),
	dataf => ALT_INV_DISP0(4),
	combout => \HEXDISP0|Mux3~0_combout\);

-- Location: MLABCELL_X84_Y9_N18
\HEXDISP0|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP0|Mux2~0_combout\ = ( DISP0(3) & ( DISP0(4) & ( !DISP0(1) ) ) ) # ( !DISP0(3) & ( DISP0(4) ) ) # ( DISP0(3) & ( !DISP0(4) & ( DISP0(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_DISP0(1),
	datae => ALT_INV_DISP0(3),
	dataf => ALT_INV_DISP0(4),
	combout => \HEXDISP0|Mux2~0_combout\);

-- Location: MLABCELL_X84_Y9_N24
\HEXDISP0|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP0|Mux1~0_combout\ = ( DISP0(3) & ( DISP0(4) ) ) # ( !DISP0(3) & ( DISP0(4) & ( !DISP0(1) ) ) ) # ( DISP0(3) & ( !DISP0(4) & ( !DISP0(1) ) ) ) # ( !DISP0(3) & ( !DISP0(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100001111000011110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_DISP0(1),
	datae => ALT_INV_DISP0(3),
	dataf => ALT_INV_DISP0(4),
	combout => \HEXDISP0|Mux1~0_combout\);

-- Location: MLABCELL_X84_Y13_N42
\DISP1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP1~2_combout\ = ( \key[0]~input_o\ & ( (\key[2]~input_o\ & (\key[1]~input_o\ & (!\sw[9]~input_o\ $ (!\key[3]~input_o\)))) ) ) # ( !\key[0]~input_o\ & ( \sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000001000001000000000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \DISP1~2_combout\);

-- Location: FF_X84_Y13_N44
\DISP1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP1(4));

-- Location: FF_X84_Y9_N2
\DISP1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP1(0));

-- Location: MLABCELL_X84_Y13_N33
\DISP1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP1~1_combout\ = ( \key[1]~input_o\ & ( (!\sw[9]~input_o\) # ((\key[0]~input_o\ & ((!\key[2]~input_o\) # (!\key[3]~input_o\)))) ) ) # ( !\key[1]~input_o\ & ( (!\sw[9]~input_o\) # (\key[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011101100111111001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP1~1_combout\);

-- Location: MLABCELL_X84_Y9_N3
\DISP1[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP1[3]~4_combout\ = !\DISP1~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_DISP1~1_combout\,
	combout => \DISP1[3]~4_combout\);

-- Location: FF_X84_Y9_N5
\DISP1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP1[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP1(3));

-- Location: MLABCELL_X84_Y13_N3
\DISP1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP1~0_combout\ = ( \key[1]~input_o\ & ( (!\key[0]~input_o\ & (((\sw[9]~input_o\)))) # (\key[0]~input_o\ & (\key[2]~input_o\ & ((\key[3]~input_o\) # (\sw[9]~input_o\)))) ) ) # ( !\key[1]~input_o\ & ( (\sw[9]~input_o\ & !\key[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110001001101010011000100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP1~0_combout\);

-- Location: FF_X84_Y13_N5
\DISP1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP1(1));

-- Location: FF_X84_Y13_N41
\DISP1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \k3_sig~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP1(2));

-- Location: MLABCELL_X84_Y9_N6
\HEXDISP1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux6~0_combout\ = ( DISP1(2) & ( (!DISP1(4) & ((!DISP1(0)) # ((!DISP1(3)) # (!DISP1(1))))) # (DISP1(4) & (!DISP1(3) $ (((!DISP1(0) & DISP1(1)))))) ) ) # ( !DISP1(2) & ( (!DISP1(4)) # ((!DISP1(0) & ((!DISP1(3)) # (!DISP1(1)))) # (DISP1(0) & 
-- (DISP1(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111101011111011111110101111111010101111001111101010111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datab => ALT_INV_DISP1(0),
	datac => ALT_INV_DISP1(3),
	datad => ALT_INV_DISP1(1),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux6~0_combout\);

-- Location: MLABCELL_X84_Y9_N9
\HEXDISP1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux5~0_combout\ = ( DISP1(2) & ( (!DISP1(0) & ((!DISP1(3)) # ((!DISP1(4) & DISP1(1))))) # (DISP1(0) & (!DISP1(4))) ) ) # ( !DISP1(2) & ( (!DISP1(4)) # ((!DISP1(3) & (!DISP1(0))) # (DISP1(3) & ((!DISP1(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011111010111011101111101011101110001010101110111000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datab => ALT_INV_DISP1(0),
	datac => ALT_INV_DISP1(1),
	datad => ALT_INV_DISP1(3),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux5~0_combout\);

-- Location: MLABCELL_X84_Y9_N15
\HEXDISP1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux4~0_combout\ = ( DISP1(2) & ( (!DISP1(4) & ((!DISP1(3)) # ((DISP1(1) & !DISP1(0))))) # (DISP1(4) & ((!DISP1(0) & ((!DISP1(3)))) # (DISP1(0) & (!DISP1(1) & DISP1(3))))) ) ) # ( !DISP1(2) & ( (!DISP1(4)) # ((!DISP1(1) & ((!DISP1(0)) # 
-- (!DISP1(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101010111011101110101011111010001001001111101000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datab => ALT_INV_DISP1(1),
	datac => ALT_INV_DISP1(0),
	datad => ALT_INV_DISP1(3),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux4~0_combout\);

-- Location: MLABCELL_X84_Y9_N48
\HEXDISP1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux3~0_combout\ = ( DISP1(2) & ( (!DISP1(4) & (((!DISP1(3))))) # (DISP1(4) & ((!DISP1(1) & ((!DISP1(3)))) # (DISP1(1) & (!DISP1(0) & DISP1(3))))) ) ) # ( !DISP1(2) & ( (!DISP1(3)) # ((!DISP1(4) & ((!DISP1(1)) # (!DISP1(0)))) # (DISP1(4) & 
-- (DISP1(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111001111111111011100111101110000100001110111000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datab => ALT_INV_DISP1(1),
	datac => ALT_INV_DISP1(0),
	datad => ALT_INV_DISP1(3),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux3~0_combout\);

-- Location: MLABCELL_X84_Y9_N51
\HEXDISP1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux2~0_combout\ = ( DISP1(2) & ( (!DISP1(4) & ((!DISP1(3)) # ((DISP1(1) & DISP1(0))))) # (DISP1(4) & (((!DISP1(0) & DISP1(3))))) ) ) # ( !DISP1(2) & ( !DISP1(4) $ (((DISP1(1) & (DISP1(0) & DISP1(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101001101010101010100110101010010100101010101001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datab => ALT_INV_DISP1(1),
	datac => ALT_INV_DISP1(0),
	datad => ALT_INV_DISP1(3),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux2~0_combout\);

-- Location: MLABCELL_X84_Y9_N54
\HEXDISP1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux1~0_combout\ = ( DISP1(3) & ( DISP1(2) & ( (!DISP1(0) & (DISP1(4))) # (DISP1(0) & ((!DISP1(1)))) ) ) ) # ( !DISP1(3) & ( DISP1(2) & ( (!DISP1(4)) # ((DISP1(0) & DISP1(1))) ) ) ) # ( DISP1(3) & ( !DISP1(2) & ( (!DISP1(4) & ((!DISP1(0)) # 
-- (!DISP1(1)))) # (DISP1(4) & (!DISP1(0) & !DISP1(1))) ) ) ) # ( !DISP1(3) & ( !DISP1(2) & ( (!DISP1(4)) # (!DISP1(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101010000010101010101011110101111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datac => ALT_INV_DISP1(0),
	datad => ALT_INV_DISP1(1),
	datae => ALT_INV_DISP1(3),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux1~0_combout\);

-- Location: MLABCELL_X84_Y9_N12
\HEXDISP1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux0~0_combout\ = ( DISP1(2) & ( (!DISP1(1) & ((!DISP1(4)) # ((!DISP1(0) & !DISP1(3))))) # (DISP1(1) & (!DISP1(4) $ (((DISP1(3)))))) ) ) # ( !DISP1(2) & ( (!DISP1(4)) # ((DISP1(1) & (DISP1(0) & !DISP1(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101010101010111010101011101010100110011110101010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datab => ALT_INV_DISP1(1),
	datac => ALT_INV_DISP1(0),
	datad => ALT_INV_DISP1(3),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux0~0_combout\);

-- Location: MLABCELL_X84_Y13_N24
\DISP2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP2~2_combout\ = ( \key[0]~input_o\ & ( (\key[1]~input_o\ & (!\sw[9]~input_o\ $ (((!\key[2]~input_o\) # (\key[3]~input_o\))))) ) ) # ( !\key[0]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000110000000110000011000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \DISP2~2_combout\);

-- Location: FF_X84_Y13_N26
\DISP2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP2(1));

-- Location: MLABCELL_X84_Y13_N30
\DISP2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP2~4_combout\ = ( \key[1]~input_o\ & ( (!\key[0]~input_o\) # ((!\key[2]~input_o\ & (!\sw[9]~input_o\)) # (\key[2]~input_o\ & ((!\key[3]~input_o\) # (\sw[9]~input_o\)))) ) ) # ( !\key[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111110110011111111111011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[3]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP2~4_combout\);

-- Location: FF_X84_Y13_N32
\DISP2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP2(4));

-- Location: MLABCELL_X84_Y13_N27
\DISP2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP2~1_combout\ = ( \key[1]~input_o\ & ( (!\key[2]~input_o\ & (\sw[9]~input_o\)) # (\key[2]~input_o\ & ((!\sw[9]~input_o\ & (\key[0]~input_o\)) # (\sw[9]~input_o\ & ((!\key[0]~input_o\) # (\key[3]~input_o\))))) ) ) # ( !\key[1]~input_o\ & ( 
-- !\sw[9]~input_o\ $ (!\key[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000110110001101110011011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP2~1_combout\);

-- Location: FF_X84_Y13_N29
\DISP2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP2(0));

-- Location: MLABCELL_X84_Y13_N51
\DISP2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP2~3_combout\ = ( \key[2]~input_o\ & ( (!\sw[9]~input_o\) # ((!\key[1]~input_o\ & \key[0]~input_o\)) ) ) # ( !\key[2]~input_o\ & ( (!\sw[9]~input_o\) # (\key[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001110110011101100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \DISP2~3_combout\);

-- Location: FF_X84_Y13_N53
\DISP2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP2(3));

-- Location: MLABCELL_X84_Y13_N48
\DISP2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP2~0_combout\ = ( \key[0]~input_o\ & ( (!\key[1]~input_o\ & (!\sw[9]~input_o\)) # (\key[1]~input_o\ & ((!\key[2]~input_o\) # ((!\sw[9]~input_o\ & \key[3]~input_o\)))) ) ) # ( !\key[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111011000110111001101100011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \DISP2~0_combout\);

-- Location: FF_X84_Y13_N50
\DISP2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP2(2));

-- Location: MLABCELL_X84_Y13_N6
\HEXDISP2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux6~0_combout\ = ( DISP2(2) & ( (!DISP2(1) & ((!DISP2(4)) # ((!DISP2(3))))) # (DISP2(1) & ((!DISP2(0) & ((!DISP2(4)) # (DISP2(3)))) # (DISP2(0) & ((!DISP2(3)))))) ) ) # ( !DISP2(2) & ( (!DISP2(4)) # ((!DISP2(0) & ((!DISP2(1)) # (!DISP2(3)))) # 
-- (DISP2(0) & ((DISP2(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011101111111111001110111111101111110110001110111111011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(0),
	datad => ALT_INV_DISP2(3),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux6~0_combout\);

-- Location: MLABCELL_X84_Y13_N9
\HEXDISP2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux5~0_combout\ = ( DISP2(2) & ( (!DISP2(0) & ((!DISP2(3)) # ((DISP2(1) & !DISP2(4))))) # (DISP2(0) & (((!DISP2(4))))) ) ) # ( !DISP2(2) & ( (!DISP2(4)) # ((!DISP2(3) & ((!DISP2(0)))) # (DISP2(3) & (!DISP2(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011001110111111101100111011110100110011001111010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(3),
	datad => ALT_INV_DISP2(0),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux5~0_combout\);

-- Location: MLABCELL_X84_Y13_N12
\HEXDISP2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux4~0_combout\ = ( DISP2(2) & ( (!DISP2(4) & ((!DISP2(3)) # ((DISP2(1) & !DISP2(0))))) # (DISP2(4) & ((!DISP2(3) & ((!DISP2(0)))) # (DISP2(3) & (!DISP2(1) & DISP2(0))))) ) ) # ( !DISP2(2) & ( (!DISP2(4)) # ((!DISP2(1) & ((!DISP2(3)) # 
-- (!DISP2(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101100111011101110110011110100110000101111010011000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(3),
	datad => ALT_INV_DISP2(0),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux4~0_combout\);

-- Location: MLABCELL_X84_Y13_N15
\HEXDISP2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux3~0_combout\ = ( DISP2(2) & ( (!DISP2(1) & (((!DISP2(3))))) # (DISP2(1) & ((!DISP2(4) & (!DISP2(3))) # (DISP2(4) & (DISP2(3) & !DISP2(0))))) ) ) # ( !DISP2(2) & ( (!DISP2(3)) # ((!DISP2(1) & (!DISP2(4))) # (DISP2(1) & ((!DISP2(0)) # 
-- (DISP2(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111001111111011111100111100001111000001110000111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(3),
	datad => ALT_INV_DISP2(0),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux3~0_combout\);

-- Location: MLABCELL_X84_Y13_N18
\HEXDISP2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux2~0_combout\ = ( DISP2(2) & ( (!DISP2(4) & ((!DISP2(3)) # ((DISP2(1) & DISP2(0))))) # (DISP2(4) & (((DISP2(3) & !DISP2(0))))) ) ) # ( !DISP2(2) & ( !DISP2(4) $ (((DISP2(1) & (DISP2(3) & DISP2(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001001110011001100100111000011110001001100001111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(3),
	datad => ALT_INV_DISP2(0),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux2~0_combout\);

-- Location: MLABCELL_X84_Y13_N21
\HEXDISP2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux1~0_combout\ = ( DISP2(2) & ( (!DISP2(4) & ((!DISP2(3)) # ((!DISP2(1) & DISP2(0))))) # (DISP2(4) & (!DISP2(3) $ (((!DISP2(1)) # (!DISP2(0)))))) ) ) # ( !DISP2(2) & ( (!DISP2(4) & ((!DISP2(1)) # ((!DISP2(3)) # (!DISP2(0))))) # (DISP2(4) & 
-- (!DISP2(0) & ((!DISP2(1)) # (!DISP2(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011001000111111101100100011000011110110101100001111011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(3),
	datad => ALT_INV_DISP2(0),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux1~0_combout\);

-- Location: MLABCELL_X84_Y13_N54
\HEXDISP2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux0~0_combout\ = ( DISP2(0) & ( DISP2(2) & ( !DISP2(4) $ (((DISP2(1) & DISP2(3)))) ) ) ) # ( !DISP2(0) & ( DISP2(2) & ( (!DISP2(1) & ((!DISP2(4)) # (!DISP2(3)))) # (DISP2(1) & (!DISP2(4) $ (DISP2(3)))) ) ) ) # ( DISP2(0) & ( !DISP2(2) & ( 
-- (!DISP2(4)) # ((DISP2(1) & !DISP2(3))) ) ) ) # ( !DISP2(0) & ( !DISP2(2) & ( !DISP2(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110111001101110011101001111010011100100111001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(3),
	datae => ALT_INV_DISP2(0),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux0~0_combout\);

-- Location: MLABCELL_X84_Y13_N45
\DISP3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP3~0_combout\ = ( \key[1]~input_o\ & ( (\sw[9]~input_o\ & (\key[0]~input_o\ & ((!\key[2]~input_o\) # (\key[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000110000001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP3~0_combout\);

-- Location: FF_X84_Y13_N47
\DISP3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP3(2));

-- Location: LABCELL_X83_Y12_N9
\DISP3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP3~3_combout\ = ( \key[1]~input_o\ & ( (!\sw[9]~input_o\) # (\key[0]~input_o\) ) ) # ( !\key[1]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP3~3_combout\);

-- Location: FF_X83_Y12_N11
\DISP3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP3(3));

-- Location: MLABCELL_X84_Y13_N36
\DISP3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP3~4_combout\ = ( \key[0]~input_o\ & ( (\sw[9]~input_o\ & ((!\key[1]~input_o\) # ((\key[2]~input_o\ & !\key[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110001001100000011000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \DISP3~4_combout\);

-- Location: FF_X84_Y13_N38
\DISP3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP3(4));

-- Location: LABCELL_X83_Y12_N33
\DISP3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP3~2_combout\ = ( \key[1]~input_o\ & ( (!\sw[9]~input_o\) # ((\key[0]~input_o\ & ((!\key[2]~input_o\) # (!\key[3]~input_o\)))) ) ) # ( !\key[1]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000011101111111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP3~2_combout\);

-- Location: FF_X83_Y12_N35
\DISP3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP3(1));

-- Location: LABCELL_X83_Y12_N30
\DISP3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP3~1_combout\ = ( \key[0]~input_o\ & ( (!\sw[9]~input_o\) # ((\key[1]~input_o\ & ((!\key[2]~input_o\) # (\key[3]~input_o\)))) ) ) # ( !\key[0]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000010111111111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \DISP3~1_combout\);

-- Location: FF_X83_Y12_N32
\DISP3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP3(0));

-- Location: LABCELL_X83_Y12_N12
\HEXDISP3|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux6~0_combout\ = ( DISP3(0) & ( (!DISP3(2) & (((!DISP3(4))) # (DISP3(3)))) # (DISP3(2) & ((!DISP3(3)) # ((!DISP3(4) & !DISP3(1))))) ) ) # ( !DISP3(0) & ( (!DISP3(4)) # ((!DISP3(2) & ((!DISP3(3)) # (!DISP3(1)))) # (DISP3(2) & (!DISP3(3) $ 
-- (DISP3(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111001111111101111100111110110111001101111011011100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP3(2),
	datab => ALT_INV_DISP3(3),
	datac => ALT_INV_DISP3(4),
	datad => ALT_INV_DISP3(1),
	dataf => ALT_INV_DISP3(0),
	combout => \HEXDISP3|Mux6~0_combout\);

-- Location: LABCELL_X83_Y12_N15
\HEXDISP3|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux5~0_combout\ = ( DISP3(1) & ( (!DISP3(4)) # ((!DISP3(3) & !DISP3(0))) ) ) # ( !DISP3(1) & ( (!DISP3(3) & (((!DISP3(0)) # (!DISP3(4))))) # (DISP3(3) & ((!DISP3(2)) # ((DISP3(0) & !DISP3(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111100010111011111110001011111111110000001111111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP3(2),
	datab => ALT_INV_DISP3(3),
	datac => ALT_INV_DISP3(0),
	datad => ALT_INV_DISP3(4),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP3|Mux5~0_combout\);

-- Location: LABCELL_X83_Y12_N48
\HEXDISP3|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux4~0_combout\ = ( DISP3(0) & ( (!DISP3(4) & (((!DISP3(3)) # (!DISP3(2))))) # (DISP3(4) & (!DISP3(1) & (!DISP3(3) $ (DISP3(2))))) ) ) # ( !DISP3(0) & ( (!DISP3(1) & ((!DISP3(3)) # ((!DISP3(2))))) # (DISP3(1) & ((!DISP3(4)) # ((!DISP3(3) & 
-- DISP3(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011011100111110101101110011111000110000101111100011000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP3(1),
	datab => ALT_INV_DISP3(3),
	datac => ALT_INV_DISP3(4),
	datad => ALT_INV_DISP3(2),
	dataf => ALT_INV_DISP3(0),
	combout => \HEXDISP3|Mux4~0_combout\);

-- Location: LABCELL_X83_Y12_N51
\HEXDISP3|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux3~0_combout\ = ( DISP3(0) & ( (!DISP3(1) & ((!DISP3(3)) # ((!DISP3(4) & !DISP3(2))))) # (DISP3(1) & ((!DISP3(4) & (!DISP3(3))) # (DISP3(4) & ((!DISP3(2)))))) ) ) # ( !DISP3(0) & ( (!DISP3(1) & ((!DISP3(3)) # ((!DISP3(4) & !DISP3(2))))) # 
-- (DISP3(1) & ((!DISP3(2)) # (!DISP3(3) $ (DISP3(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111001001111111011100100111101101110010001110110111001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP3(1),
	datab => ALT_INV_DISP3(3),
	datac => ALT_INV_DISP3(4),
	datad => ALT_INV_DISP3(2),
	dataf => ALT_INV_DISP3(0),
	combout => \HEXDISP3|Mux3~0_combout\);

-- Location: LABCELL_X83_Y12_N54
\HEXDISP3|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux2~0_combout\ = ( DISP3(1) & ( !DISP3(4) $ (((DISP3(3) & (!DISP3(0) $ (!DISP3(2)))))) ) ) # ( !DISP3(1) & ( (!DISP3(4) & (((!DISP3(2)) # (!DISP3(3))))) # (DISP3(4) & (!DISP3(0) & (DISP3(2) & DISP3(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100100101010101010010010101010100101101010101010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP3(4),
	datab => ALT_INV_DISP3(0),
	datac => ALT_INV_DISP3(2),
	datad => ALT_INV_DISP3(3),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP3|Mux2~0_combout\);

-- Location: LABCELL_X83_Y12_N57
\HEXDISP3|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux1~0_combout\ = ( DISP3(1) & ( (!DISP3(3) & ((!DISP3(4)) # (!DISP3(0) $ (DISP3(2))))) # (DISP3(3) & (!DISP3(0) & (!DISP3(4) $ (DISP3(2))))) ) ) # ( !DISP3(1) & ( (!DISP3(4) & (((!DISP3(3)) # (!DISP3(2))) # (DISP3(0)))) # (DISP3(4) & 
-- ((!DISP3(2) & (!DISP3(0))) # (DISP3(2) & ((DISP3(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111010100111111011101010011111101000101101001110100010110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP3(4),
	datab => ALT_INV_DISP3(0),
	datac => ALT_INV_DISP3(3),
	datad => ALT_INV_DISP3(2),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP3|Mux1~0_combout\);

-- Location: LABCELL_X83_Y12_N0
\HEXDISP3|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux0~0_combout\ = ( DISP3(4) & ( DISP3(2) & ( (!DISP3(3) & (!DISP3(1) & !DISP3(0))) # (DISP3(3) & (DISP3(1))) ) ) ) # ( !DISP3(4) & ( DISP3(2) & ( (!DISP3(3)) # (!DISP3(1)) ) ) ) # ( DISP3(4) & ( !DISP3(2) & ( (!DISP3(3) & (DISP3(1) & DISP3(0))) 
-- ) ) ) # ( !DISP3(4) & ( !DISP3(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000110011111100111111001100001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_DISP3(3),
	datac => ALT_INV_DISP3(1),
	datad => ALT_INV_DISP3(0),
	datae => ALT_INV_DISP3(4),
	dataf => ALT_INV_DISP3(2),
	combout => \HEXDISP3|Mux0~0_combout\);

-- Location: LABCELL_X83_Y13_N12
\DISP4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP4~1_combout\ = ( \key[0]~input_o\ & ( (!\sw[9]~input_o\) # ((\key[1]~input_o\ & !\key[2]~input_o\)) ) ) # ( !\key[0]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011111100110011001100110011001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[2]~input_o\,
	datae => \ALT_INV_key[0]~input_o\,
	combout => \DISP4~1_combout\);

-- Location: FF_X83_Y13_N14
\DISP4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP4(3));

-- Location: LABCELL_X83_Y13_N51
\DISP4[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP4[4]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \DISP4[4]~feeder_combout\);

-- Location: FF_X83_Y13_N53
\DISP4[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP4[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISP4[4]~DUPLICATE_q\);

-- Location: LABCELL_X83_Y13_N9
\DISP4[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP4[0]~3_combout\ = ( !\sw[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_sw[9]~input_o\,
	combout => \DISP4[0]~3_combout\);

-- Location: FF_X83_Y13_N11
\DISP4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP4[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP4(0));

-- Location: LABCELL_X83_Y13_N3
\DISP4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP4~0_combout\ = ( \key[0]~input_o\ & ( \key[1]~input_o\ & ( !\sw[9]~input_o\ ) ) ) # ( !\key[0]~input_o\ & ( \key[1]~input_o\ ) ) # ( \key[0]~input_o\ & ( !\key[1]~input_o\ ) ) # ( !\key[0]~input_o\ & ( !\key[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sw[9]~input_o\,
	datae => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP4~0_combout\);

-- Location: FF_X83_Y13_N5
\DISP4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP4(2));

-- Location: FF_X84_Y13_N35
\DISP4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP4(1));

-- Location: LABCELL_X83_Y13_N54
\HEXDISP4|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux6~0_combout\ = ( DISP4(2) & ( DISP4(1) & ( (!DISP4(3) & ((!\DISP4[4]~DUPLICATE_q\) # (DISP4(0)))) # (DISP4(3) & ((!DISP4(0)))) ) ) ) # ( !DISP4(2) & ( DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # (!DISP4(3) $ (DISP4(0))) ) ) ) # ( DISP4(2) & ( 
-- !DISP4(1) & ( (!DISP4(3)) # (!\DISP4[4]~DUPLICATE_q\) ) ) ) # ( !DISP4(2) & ( !DISP4(1) & ( ((!\DISP4[4]~DUPLICATE_q\) # (!DISP4(0))) # (DISP4(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110011111111001111110011111100111100111111001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_DISP4(3),
	datac => \ALT_INV_DISP4[4]~DUPLICATE_q\,
	datad => ALT_INV_DISP4(0),
	datae => ALT_INV_DISP4(2),
	dataf => ALT_INV_DISP4(1),
	combout => \HEXDISP4|Mux6~0_combout\);

-- Location: LABCELL_X83_Y13_N33
\HEXDISP4|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux5~0_combout\ = ( DISP4(2) & ( DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # ((!DISP4(0) & !DISP4(3))) ) ) ) # ( !DISP4(2) & ( DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # ((!DISP4(0) & !DISP4(3))) ) ) ) # ( DISP4(2) & ( !DISP4(1) & ( (!DISP4(0) & 
-- ((!DISP4(3)))) # (DISP4(0) & (!\DISP4[4]~DUPLICATE_q\)) ) ) ) # ( !DISP4(2) & ( !DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # ((!DISP4(0)) # (DISP4(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111101111111000101110001011101010111010101110101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_DISP4[4]~DUPLICATE_q\,
	datab => ALT_INV_DISP4(0),
	datac => ALT_INV_DISP4(3),
	datae => ALT_INV_DISP4(2),
	dataf => ALT_INV_DISP4(1),
	combout => \HEXDISP4|Mux5~0_combout\);

-- Location: LABCELL_X83_Y13_N39
\HEXDISP4|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux4~0_combout\ = ( DISP4(2) & ( DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\ & ((!DISP4(0)) # (!DISP4(3)))) # (\DISP4[4]~DUPLICATE_q\ & (!DISP4(0) & !DISP4(3))) ) ) ) # ( !DISP4(2) & ( DISP4(1) & ( !\DISP4[4]~DUPLICATE_q\ ) ) ) # ( DISP4(2) & ( 
-- !DISP4(1) & ( !DISP4(3) $ (((\DISP4[4]~DUPLICATE_q\ & DISP4(0)))) ) ) ) # ( !DISP4(2) & ( !DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # ((!DISP4(0)) # (!DISP4(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110111000011110000110101010101010101110100011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_DISP4[4]~DUPLICATE_q\,
	datab => ALT_INV_DISP4(0),
	datac => ALT_INV_DISP4(3),
	datae => ALT_INV_DISP4(2),
	dataf => ALT_INV_DISP4(1),
	combout => \HEXDISP4|Mux4~0_combout\);

-- Location: LABCELL_X83_Y13_N42
\HEXDISP4|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux3~0_combout\ = ( DISP4(2) & ( DISP4(1) & ( (!DISP4(3) & (!\DISP4[4]~DUPLICATE_q\)) # (DISP4(3) & (\DISP4[4]~DUPLICATE_q\ & !DISP4(0))) ) ) ) # ( !DISP4(2) & ( DISP4(1) & ( (!DISP4(3)) # ((!DISP4(0)) # (\DISP4[4]~DUPLICATE_q\)) ) ) ) # ( 
-- DISP4(2) & ( !DISP4(1) & ( !DISP4(3) ) ) ) # ( !DISP4(2) & ( !DISP4(1) & ( (!DISP4(3)) # (!\DISP4[4]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100110011001100110011111111110011111100001111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_DISP4(3),
	datac => \ALT_INV_DISP4[4]~DUPLICATE_q\,
	datad => ALT_INV_DISP4(0),
	datae => ALT_INV_DISP4(2),
	dataf => ALT_INV_DISP4(1),
	combout => \HEXDISP4|Mux3~0_combout\);

-- Location: FF_X83_Y13_N52
\DISP4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP4[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP4(4));

-- Location: LABCELL_X83_Y13_N18
\HEXDISP4|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux2~0_combout\ = ( DISP4(3) & ( (!DISP4(1) & ((!DISP4(2) & ((!DISP4(4)))) # (DISP4(2) & (!DISP4(0) & DISP4(4))))) # (DISP4(1) & (!DISP4(0) $ (!DISP4(2) $ (!DISP4(4))))) ) ) # ( !DISP4(3) & ( !DISP4(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011100001000111001110000100011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP4(1),
	datab => ALT_INV_DISP4(0),
	datac => ALT_INV_DISP4(2),
	datad => ALT_INV_DISP4(4),
	dataf => ALT_INV_DISP4(3),
	combout => \HEXDISP4|Mux2~0_combout\);

-- Location: LABCELL_X83_Y13_N21
\HEXDISP4|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux1~0_combout\ = ( \DISP4[4]~DUPLICATE_q\ & ( (!DISP4(2) & (!DISP4(0) & ((!DISP4(1)) # (!DISP4(3))))) # (DISP4(2) & (!DISP4(3) $ (((!DISP4(1)) # (!DISP4(0)))))) ) ) # ( !\DISP4[4]~DUPLICATE_q\ & ( (!DISP4(3)) # ((!DISP4(0) & ((!DISP4(2)))) # 
-- (DISP4(0) & (!DISP4(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011110010111111101111001011001000000111101100100000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP4(1),
	datab => ALT_INV_DISP4(0),
	datac => ALT_INV_DISP4(3),
	datad => ALT_INV_DISP4(2),
	dataf => \ALT_INV_DISP4[4]~DUPLICATE_q\,
	combout => \HEXDISP4|Mux1~0_combout\);

-- Location: LABCELL_X83_Y13_N24
\HEXDISP4|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux0~0_combout\ = ( DISP4(2) & ( DISP4(1) & ( !DISP4(3) $ (\DISP4[4]~DUPLICATE_q\) ) ) ) # ( !DISP4(2) & ( DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # ((!DISP4(3) & DISP4(0))) ) ) ) # ( DISP4(2) & ( !DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # 
-- ((!DISP4(3) & !DISP4(0))) ) ) ) # ( !DISP4(2) & ( !DISP4(1) & ( !\DISP4[4]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111001111000011110000111111001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_DISP4(3),
	datac => \ALT_INV_DISP4[4]~DUPLICATE_q\,
	datad => ALT_INV_DISP4(0),
	datae => ALT_INV_DISP4(2),
	dataf => ALT_INV_DISP4(1),
	combout => \HEXDISP4|Mux0~0_combout\);

-- Location: FF_X83_Y12_N5
\DISP5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \sw[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP5(0));

-- Location: LABCELL_X83_Y12_N39
\DISP5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP5~0_combout\ = ( \key[2]~input_o\ & ( ((!\key[0]~input_o\) # (!\sw[9]~input_o\)) # (\key[1]~input_o\) ) ) # ( !\key[2]~input_o\ & ( (!\key[0]~input_o\) # (!\sw[9]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110011111101111111011111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[0]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \DISP5~0_combout\);

-- Location: FF_X83_Y12_N41
\DISP5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP5(2));

-- Location: LABCELL_X83_Y12_N36
\DISP5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP5~1_combout\ = ( \key[3]~input_o\ & ( \sw[9]~input_o\ ) ) # ( !\key[3]~input_o\ & ( (\sw[9]~input_o\ & ((!\key[1]~input_o\) # ((!\key[0]~input_o\) # (!\key[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[0]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \DISP5~1_combout\);

-- Location: FF_X83_Y12_N38
\DISP5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP5(4));

-- Location: LABCELL_X83_Y12_N45
\HEXDISP5|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux6~0_combout\ = ( DISP3(1) & ( (!DISP5(0) & ((!DISP5(4)) # (!DISP5(2) $ (DISP1(2))))) # (DISP5(0) & ((!DISP5(2)) # ((!DISP1(2) & !DISP5(4))))) ) ) # ( !DISP3(1) & ( (!DISP5(4)) # ((!DISP5(0) & ((!DISP5(2)) # (!DISP1(2)))) # (DISP5(0) & 
-- (DISP5(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111001111111111011100111111110110001101111111011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP1(2),
	datad => ALT_INV_DISP5(4),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux6~0_combout\);

-- Location: LABCELL_X83_Y12_N18
\HEXDISP5|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux5~0_combout\ = ( DISP3(1) & ( (!DISP1(2) & ((!DISP5(2)) # ((DISP5(0) & !DISP5(4))))) # (DISP1(2) & (((!DISP5(4))))) ) ) # ( !DISP3(1) & ( (!DISP5(0)) # (!DISP5(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111111111010101011011111110000001101111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP1(2),
	datad => ALT_INV_DISP5(4),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux5~0_combout\);

-- Location: LABCELL_X83_Y12_N21
\HEXDISP5|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux4~0_combout\ = ( DISP3(1) & ( (!DISP1(2) & (!DISP5(2) $ (((DISP5(0) & DISP5(4)))))) # (DISP1(2) & (!DISP5(4) & ((!DISP5(0)) # (!DISP5(2))))) ) ) # ( !DISP3(1) & ( (!DISP5(4)) # ((!DISP5(2) & ((!DISP1(2)))) # (DISP5(2) & (!DISP5(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111100010111111111110001011001110100100001100111010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP1(2),
	datad => ALT_INV_DISP5(4),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux4~0_combout\);

-- Location: LABCELL_X83_Y12_N24
\HEXDISP5|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux3~0_combout\ = ( DISP3(1) & ( (!DISP5(0) & ((!DISP5(4) & (!DISP5(2))) # (DISP5(4) & ((DISP1(2)))))) # (DISP5(0) & (!DISP5(2) & (!DISP5(4) $ (DISP1(2))))) ) ) # ( !DISP3(1) & ( (!DISP5(2)) # ((!DISP5(4)) # (!DISP1(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111100111111111111110011000000100011101100000010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP5(4),
	datad => ALT_INV_DISP1(2),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux3~0_combout\);

-- Location: LABCELL_X83_Y12_N42
\HEXDISP5|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux2~0_combout\ = ( DISP3(1) & ( (!DISP5(0) & (!DISP5(2) $ (((DISP5(4)))))) # (DISP5(0) & ((!DISP5(2) & (!DISP1(2) $ (DISP5(4)))) # (DISP5(2) & (DISP1(2) & !DISP5(4))))) ) ) # ( !DISP3(1) & ( !DISP5(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011001001001001101100100100100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP1(2),
	datad => ALT_INV_DISP5(4),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux2~0_combout\);

-- Location: LABCELL_X83_Y12_N27
\HEXDISP5|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux1~0_combout\ = ( DISP3(1) & ( (!DISP5(0) & ((!DISP5(2) & ((!DISP1(2)) # (!DISP5(4)))) # (DISP5(2) & ((DISP5(4)))))) # (DISP5(0) & (!DISP1(2) & ((!DISP5(4)) # (DISP5(2))))) ) ) # ( !DISP3(1) & ( (!DISP5(4)) # ((!DISP5(0) & (!DISP5(2))) # 
-- (DISP5(0) & (DISP5(2) & DISP1(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110001001111111111000100111011000101100101101100010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP1(2),
	datad => ALT_INV_DISP5(4),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux1~0_combout\);

-- Location: LABCELL_X83_Y12_N6
\HEXDISP5|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux0~0_combout\ = ( DISP3(1) & ( !DISP5(4) $ (((DISP5(2) & DISP1(2)))) ) ) # ( !DISP3(1) & ( (!DISP5(4)) # ((!DISP5(0) & (DISP5(2) & !DISP1(2))) # (DISP5(0) & (!DISP5(2) & DISP1(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001011110100111100101111010011110000110000111111000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP5(4),
	datad => ALT_INV_DISP1(2),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux0~0_combout\);

-- Location: LABCELL_X24_Y14_N0
\audio_configuration|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|LessThan1~1_combout\ = ( \audio_configuration|clk_counter\(1) & ( \audio_configuration|LessThan1~0_combout\ & ( (!\audio_configuration|clk_counter\(2) & (!\audio_configuration|clk_counter\(7) & !\audio_configuration|clk_counter\(8))) 
-- ) ) ) # ( !\audio_configuration|clk_counter\(1) & ( \audio_configuration|LessThan1~0_combout\ & ( (!\audio_configuration|clk_counter\(7) & (!\audio_configuration|clk_counter\(8) & ((!\audio_configuration|clk_counter\(2)) # 
-- (!\audio_configuration|clk_counter\(0))))) ) ) ) # ( \audio_configuration|clk_counter\(1) & ( !\audio_configuration|LessThan1~0_combout\ & ( (!\audio_configuration|clk_counter\(7) & !\audio_configuration|clk_counter\(8)) ) ) ) # ( 
-- !\audio_configuration|clk_counter\(1) & ( !\audio_configuration|LessThan1~0_combout\ & ( (!\audio_configuration|clk_counter\(7) & !\audio_configuration|clk_counter\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_counter\(2),
	datab => \audio_configuration|ALT_INV_clk_counter\(7),
	datac => \audio_configuration|ALT_INV_clk_counter\(8),
	datad => \audio_configuration|ALT_INV_clk_counter\(0),
	datae => \audio_configuration|ALT_INV_clk_counter\(1),
	dataf => \audio_configuration|ALT_INV_LessThan1~0_combout\,
	combout => \audio_configuration|LessThan1~1_combout\);

-- Location: FF_X24_Y14_N1
\audio_configuration|sclk_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|sclk_int~q\);

-- Location: MLABCELL_X28_Y14_N21
\audio_configuration|sclk_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|sclk_en~0_combout\ = ( \audio_configuration|current_state.st4~q\ & ( \audio_configuration|current_state.st1~DUPLICATE_q\ ) ) # ( !\audio_configuration|current_state.st4~q\ & ( \audio_configuration|current_state.st1~DUPLICATE_q\ ) ) # 
-- ( \audio_configuration|current_state.st4~q\ & ( !\audio_configuration|current_state.st1~DUPLICATE_q\ ) ) # ( !\audio_configuration|current_state.st4~q\ & ( !\audio_configuration|current_state.st1~DUPLICATE_q\ & ( ((!\audio_configuration|clk_en~q\) # 
-- (!\audio_configuration|current_state.st0~q\)) # (\audio_configuration|current_state.st6~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110101111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st6~q\,
	datac => \audio_configuration|ALT_INV_clk_en~q\,
	datad => \audio_configuration|ALT_INV_current_state.st0~q\,
	datae => \audio_configuration|ALT_INV_current_state.st4~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st1~DUPLICATE_q\,
	combout => \audio_configuration|sclk_en~0_combout\);

-- Location: LABCELL_X27_Y14_N0
\audio_configuration|sclk_en~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|sclk_en~1_combout\ = ( !\audio_configuration|WideNor0~combout\ & ( (!\audio_configuration|sclk_en~q\ & (\audio_configuration|clk_en~q\ & (((\audio_configuration|current_state.st2~q\))))) # (\audio_configuration|sclk_en~q\ & 
-- (((\audio_configuration|clk_en~q\ & ((\audio_configuration|current_state.st2~q\)))) # (\audio_configuration|sclk_en~0_combout\))) ) ) # ( \audio_configuration|WideNor0~combout\ & ( (!\audio_configuration|sclk_en~q\ & (\audio_configuration|clk_en~q\ & 
-- (((\audio_configuration|current_state.st2~q\))))) # (\audio_configuration|sclk_en~q\ & ((!\audio_configuration|ack_en~q\) # ((!\FPGA_I2C_SDAT~input_o\) # ((\audio_configuration|clk_en~q\ & \audio_configuration|current_state.st2~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101010101010101000000110111001101110111011101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_sclk_en~q\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_ack_en~q\,
	datad => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datae => \audio_configuration|ALT_INV_WideNor0~combout\,
	dataf => \audio_configuration|ALT_INV_current_state.st2~q\,
	datag => \audio_configuration|ALT_INV_sclk_en~0_combout\,
	combout => \audio_configuration|sclk_en~1_combout\);

-- Location: FF_X27_Y14_N2
\audio_configuration|sclk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|sclk_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|sclk_en~q\);

-- Location: MLABCELL_X25_Y14_N33
\audio_configuration|sclk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|sclk~0_combout\ = ( \audio_configuration|sclk_en~q\ & ( \audio_configuration|sclk_int~q\ ) ) # ( !\audio_configuration|sclk_en~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_sclk_int~q\,
	dataf => \audio_configuration|ALT_INV_sclk_en~q\,
	combout => \audio_configuration|sclk~0_combout\);

-- Location: FF_X25_Y14_N35
\audio_configuration|sclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|sclk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|sclk~q\);

-- Location: IOIBUF_X8_Y81_N1
\AUD_ADCDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\sw[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(4),
	o => \sw[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\sw[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(5),
	o => \sw[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\sw[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(6),
	o => \sw[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\sw[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(7),
	o => \sw[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\sw[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(8),
	o => \sw[8]~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


