\hypertarget{struct_core_debug___type}{\section{Core\-Debug\-\_\-\-Type Struct Reference}
\label{struct_core_debug___type}\index{Core\-Debug\-\_\-\-Type@{Core\-Debug\-\_\-\-Type}}
}


Structure type to access the Core Debug Register (Core\-Debug).  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_core_debug___type_a39bc5e68dc6071187fbe2348891eabfa}{D\-H\-C\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{struct_core_debug___type_a7b49cb58573da77cc8a83a1b21262180}{D\-C\-R\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_core_debug___type_a5bcffe99d1d5471d5e5befbc6272ebf0}{D\-C\-R\-D\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_core_debug___type_a6cdfc0a6ce3e988cc02c2d6e8107d193}{D\-E\-M\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Core Debug Register (Core\-Debug). 

\subsection{Field Documentation}
\hypertarget{struct_core_debug___type_a5bcffe99d1d5471d5e5befbc6272ebf0}{\index{Core\-Debug\-\_\-\-Type@{Core\-Debug\-\_\-\-Type}!D\-C\-R\-D\-R@{D\-C\-R\-D\-R}}
\index{D\-C\-R\-D\-R@{D\-C\-R\-D\-R}!CoreDebug_Type@{Core\-Debug\-\_\-\-Type}}
\subsubsection[{D\-C\-R\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-C\-R\-D\-R}}\label{struct_core_debug___type_a5bcffe99d1d5471d5e5befbc6272ebf0}
Offset\-: 0x008 (R/\-W) Debug Core Register Data Register \hypertarget{struct_core_debug___type_a7b49cb58573da77cc8a83a1b21262180}{\index{Core\-Debug\-\_\-\-Type@{Core\-Debug\-\_\-\-Type}!D\-C\-R\-S\-R@{D\-C\-R\-S\-R}}
\index{D\-C\-R\-S\-R@{D\-C\-R\-S\-R}!CoreDebug_Type@{Core\-Debug\-\_\-\-Type}}
\subsubsection[{D\-C\-R\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t D\-C\-R\-S\-R}}\label{struct_core_debug___type_a7b49cb58573da77cc8a83a1b21262180}
Offset\-: 0x004 ( /\-W) Debug Core Register Selector Register \hypertarget{struct_core_debug___type_a6cdfc0a6ce3e988cc02c2d6e8107d193}{\index{Core\-Debug\-\_\-\-Type@{Core\-Debug\-\_\-\-Type}!D\-E\-M\-C\-R@{D\-E\-M\-C\-R}}
\index{D\-E\-M\-C\-R@{D\-E\-M\-C\-R}!CoreDebug_Type@{Core\-Debug\-\_\-\-Type}}
\subsubsection[{D\-E\-M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-E\-M\-C\-R}}\label{struct_core_debug___type_a6cdfc0a6ce3e988cc02c2d6e8107d193}
Offset\-: 0x00\-C (R/\-W) Debug Exception and Monitor Control Register \hypertarget{struct_core_debug___type_a39bc5e68dc6071187fbe2348891eabfa}{\index{Core\-Debug\-\_\-\-Type@{Core\-Debug\-\_\-\-Type}!D\-H\-C\-S\-R@{D\-H\-C\-S\-R}}
\index{D\-H\-C\-S\-R@{D\-H\-C\-S\-R}!CoreDebug_Type@{Core\-Debug\-\_\-\-Type}}
\subsubsection[{D\-H\-C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-H\-C\-S\-R}}\label{struct_core_debug___type_a39bc5e68dc6071187fbe2348891eabfa}
Offset\-: 0x000 (R/\-W) Debug Halting Control and Status Register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
Z\-:/dc/\-Simple\-Timer\-Tutorial\-\_\-\-Upload/\-Libraries/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\item 
Z\-:/dc/\-Simple\-Timer\-Tutorial\-\_\-\-Upload/\-Libraries/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\end{DoxyCompactItemize}
