09:05:41 INFO  : Registering command handlers for SDK TCF services
09:05:46 INFO  : Launching XSCT server: xsct -n -interactive /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/temp_xsdb_launch_script.tcl
09:05:49 INFO  : XSCT server has started successfully.
09:05:58 INFO  : Successfully done setting XSCT server connection channel  
09:05:58 INFO  : Successfully done setting SDK workspace  
09:05:58 INFO  : Processing command line option -hwspec /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper.hdf.
09:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:07:44 INFO  : FPGA configured successfully with bitstream "/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:09:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:09:37 INFO  : 'fpga -state' command is executed.
09:09:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:09:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:09:37 INFO  : 'jtag frequency' command is executed.
09:09:37 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:09:37 INFO  : Context for 'APU' is selected.
09:09:37 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:09:37 INFO  : 'configparams force-mem-access 1' command is executed.
09:09:38 INFO  : Context for 'APU' is selected.
09:09:38 INFO  : 'stop' command is executed.
09:09:38 INFO  : 'ps7_init' command is executed.
09:09:38 INFO  : 'ps7_post_config' command is executed.
09:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:09:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:09:38 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:09:38 INFO  : 'configparams force-mem-access 0' command is executed.
09:09:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

09:09:38 INFO  : Memory regions updated for context APU
09:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:09:38 INFO  : 'con' command is executed.
09:09:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

09:09:38 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
09:10:24 INFO  : Disconnected from the channel tcfchan#1.
09:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:10:25 INFO  : 'fpga -state' command is executed.
09:10:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:10:25 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:10:25 INFO  : 'jtag frequency' command is executed.
09:10:25 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:10:25 INFO  : Context for 'APU' is selected.
09:10:26 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:10:26 INFO  : 'configparams force-mem-access 1' command is executed.
09:10:26 INFO  : Context for 'APU' is selected.
09:10:26 INFO  : 'stop' command is executed.
09:10:27 INFO  : 'ps7_init' command is executed.
09:10:27 INFO  : 'ps7_post_config' command is executed.
09:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:27 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
09:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

09:10:27 INFO  : Memory regions updated for context APU
09:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:27 INFO  : 'con' command is executed.
09:10:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

09:10:27 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
09:11:23 INFO  : Disconnected from the channel tcfchan#2.
09:11:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:11:24 INFO  : 'fpga -state' command is executed.
09:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:11:24 INFO  : 'jtag frequency' command is executed.
09:11:24 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:11:24 INFO  : Context for 'APU' is selected.
09:11:25 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:11:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:25 INFO  : Context for 'APU' is selected.
09:11:25 INFO  : 'stop' command is executed.
09:11:25 INFO  : 'ps7_init' command is executed.
09:11:25 INFO  : 'ps7_post_config' command is executed.
09:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:25 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:11:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

09:11:25 INFO  : Memory regions updated for context APU
09:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:25 INFO  : 'con' command is executed.
09:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

09:11:25 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
09:14:28 INFO  : Disconnected from the channel tcfchan#3.
09:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:14:29 INFO  : 'fpga -state' command is executed.
09:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:14:29 INFO  : 'jtag frequency' command is executed.
09:14:29 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:14:29 INFO  : Context for 'APU' is selected.
09:14:30 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:14:30 INFO  : 'configparams force-mem-access 1' command is executed.
09:14:30 INFO  : Context for 'APU' is selected.
09:14:30 INFO  : 'stop' command is executed.
09:14:30 INFO  : 'ps7_init' command is executed.
09:14:30 INFO  : 'ps7_post_config' command is executed.
09:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:30 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:14:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:14:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

09:14:30 INFO  : Memory regions updated for context APU
09:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:31 INFO  : 'con' command is executed.
09:14:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

09:14:31 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
09:22:13 INFO  : Disconnected from the channel tcfchan#4.
09:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:22:14 INFO  : 'fpga -state' command is executed.
09:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:22:14 INFO  : 'jtag frequency' command is executed.
09:22:14 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:22:14 INFO  : Context for 'APU' is selected.
09:22:15 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:22:15 INFO  : 'configparams force-mem-access 1' command is executed.
09:22:15 INFO  : Context for 'APU' is selected.
09:22:15 INFO  : 'stop' command is executed.
09:22:15 INFO  : 'ps7_init' command is executed.
09:22:15 INFO  : 'ps7_post_config' command is executed.
09:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:22:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:22:15 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:22:15 INFO  : 'configparams force-mem-access 0' command is executed.
09:22:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

09:22:15 INFO  : Memory regions updated for context APU
09:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:22:15 INFO  : 'con' command is executed.
09:22:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

09:22:15 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
09:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:23:28 INFO  : FPGA configured successfully with bitstream "/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:23:34 INFO  : Disconnected from the channel tcfchan#5.
09:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:23:35 INFO  : 'fpga -state' command is executed.
09:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:23:35 INFO  : 'jtag frequency' command is executed.
09:23:35 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:23:35 INFO  : Context for 'APU' is selected.
09:23:37 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
09:23:37 INFO  : Context for 'APU' is selected.
09:23:37 INFO  : 'stop' command is executed.
09:23:38 INFO  : 'ps7_init' command is executed.
09:23:38 INFO  : 'ps7_post_config' command is executed.
09:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:23:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:23:40 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
09:23:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
----------------End of Script----------------

09:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:23:55 INFO  : 'fpga -state' command is executed.
09:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:23:55 INFO  : 'jtag frequency' command is executed.
09:23:55 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:23:55 INFO  : Context for 'APU' is selected.
09:23:55 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:23:55 INFO  : 'configparams force-mem-access 1' command is executed.
09:23:55 INFO  : Context for 'APU' is selected.
09:23:55 INFO  : 'stop' command is executed.
09:23:55 ERROR : AP transaction error, DAP status f0000021
09:23:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
----------------End of Script----------------

09:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:24:06 ERROR : fpga configuration failed. DONE PIN is not HIGH
09:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:24:30 INFO  : FPGA configured successfully with bitstream "/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:24:33 INFO  : 'fpga -state' command is executed.
09:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:24:33 INFO  : 'jtag frequency' command is executed.
09:24:33 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:24:33 INFO  : Context for 'APU' is selected.
09:24:33 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:24:33 INFO  : 'configparams force-mem-access 1' command is executed.
09:24:33 INFO  : Context for 'APU' is selected.
09:24:33 INFO  : 'stop' command is executed.
09:24:34 INFO  : 'ps7_init' command is executed.
09:24:34 INFO  : 'ps7_post_config' command is executed.
09:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:34 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:24:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:24:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

09:24:34 INFO  : Memory regions updated for context APU
09:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:34 INFO  : 'con' command is executed.
09:24:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

09:24:34 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
09:25:40 INFO  : Disconnected from the channel tcfchan#6.
09:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:25:41 INFO  : 'fpga -state' command is executed.
09:25:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:25:41 INFO  : 'jtag frequency' command is executed.
09:25:41 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:25:41 INFO  : Context for 'APU' is selected.
09:25:42 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:25:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:25:42 INFO  : Context for 'APU' is selected.
09:25:42 INFO  : 'stop' command is executed.
09:25:42 INFO  : 'ps7_init' command is executed.
09:25:42 INFO  : 'ps7_post_config' command is executed.
09:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:42 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:25:42 INFO  : 'configparams force-mem-access 0' command is executed.
09:25:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

09:25:42 INFO  : Memory regions updated for context APU
09:25:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:43 INFO  : 'con' command is executed.
09:25:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

09:25:43 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
09:26:01 INFO  : Disconnected from the channel tcfchan#7.
09:26:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:26:02 INFO  : 'fpga -state' command is executed.
09:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:26:02 INFO  : 'jtag frequency' command is executed.
09:26:02 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:26:02 INFO  : Context for 'APU' is selected.
09:26:04 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:26:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:04 INFO  : Context for 'APU' is selected.
09:26:04 INFO  : 'stop' command is executed.
09:26:04 INFO  : 'ps7_init' command is executed.
09:26:04 INFO  : 'ps7_post_config' command is executed.
09:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:04 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:04 INFO  : Memory regions updated for context APU
09:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:04 INFO  : 'con' command is executed.
09:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

09:26:04 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
09:26:16 INFO  : Disconnected from the channel tcfchan#8.
09:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:26:17 INFO  : 'fpga -state' command is executed.
09:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:26:17 INFO  : 'jtag frequency' command is executed.
09:26:17 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:26:17 INFO  : Context for 'APU' is selected.
09:26:18 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:26:18 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:18 INFO  : Context for 'APU' is selected.
09:26:18 INFO  : 'stop' command is executed.
09:26:18 INFO  : 'ps7_init' command is executed.
09:26:18 INFO  : 'ps7_post_config' command is executed.
09:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:18 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:18 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:18 INFO  : Memory regions updated for context APU
09:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:19 INFO  : 'con' command is executed.
09:26:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

09:26:19 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
09:32:34 INFO  : Disconnected from the channel tcfchan#9.
09:32:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:32:35 INFO  : 'fpga -state' command is executed.
09:32:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:32:35 INFO  : 'jtag frequency' command is executed.
09:32:35 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:32:35 INFO  : Context for 'APU' is selected.
09:32:36 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:32:36 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:36 INFO  : Context for 'APU' is selected.
09:32:36 INFO  : 'stop' command is executed.
09:32:37 INFO  : 'ps7_init' command is executed.
09:32:37 INFO  : 'ps7_post_config' command is executed.
09:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:37 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:37 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:37 INFO  : Memory regions updated for context APU
09:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:37 INFO  : 'con' command is executed.
09:32:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

09:32:37 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
09:34:12 INFO  : Disconnected from the channel tcfchan#10.
09:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:34:13 INFO  : 'fpga -state' command is executed.
09:34:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:34:13 INFO  : 'jtag frequency' command is executed.
09:34:13 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:34:13 INFO  : Context for 'APU' is selected.
09:34:14 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:34:14 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:14 INFO  : Context for 'APU' is selected.
09:34:14 INFO  : 'stop' command is executed.
09:34:14 INFO  : 'ps7_init' command is executed.
09:34:14 INFO  : 'ps7_post_config' command is executed.
09:34:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:34:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:15 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:34:15 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:15 INFO  : Memory regions updated for context APU
09:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:15 INFO  : 'con' command is executed.
09:34:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

09:34:15 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
09:34:58 INFO  : Disconnected from the channel tcfchan#11.
09:34:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
09:34:59 INFO  : 'fpga -state' command is executed.
09:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:59 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
09:34:59 INFO  : 'jtag frequency' command is executed.
09:34:59 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:34:59 INFO  : Context for 'APU' is selected.
09:35:01 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:35:01 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:01 INFO  : Context for 'APU' is selected.
09:35:01 INFO  : 'stop' command is executed.
09:35:01 INFO  : 'ps7_init' command is executed.
09:35:01 INFO  : 'ps7_post_config' command is executed.
09:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:01 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:01 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:01 INFO  : Memory regions updated for context APU
09:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:01 INFO  : 'con' command is executed.
09:35:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

09:35:01 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
09:36:13 INFO  : Disconnected from the channel tcfchan#12.
10:00:54 INFO  : Registering command handlers for SDK TCF services
10:00:54 INFO  : Launching XSCT server: xsct -n -interactive /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/temp_xsdb_launch_script.tcl
10:00:55 INFO  : XSCT server has started successfully.
10:00:56 INFO  : Successfully done setting XSCT server connection channel  
10:00:56 INFO  : Successfully done setting SDK workspace  
10:00:56 INFO  : Processing command line option -hwspec /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper.hdf.
10:00:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:00:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1498755444000,  Project:1498751319000
10:00:57 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper.hdf.
10:00:57 INFO  : Copied contents of /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:00:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:01:00 INFO  : 
10:01:01 INFO  : Updating hardware inferred compiler options for ArtyZTest.
10:01:01 INFO  : Clearing existing target manager status.
10:02:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:02:16 INFO  : FPGA configured successfully with bitstream "/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:03:19 INFO  : 'fpga -state' command is executed.
10:03:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:03:19 INFO  : 'jtag frequency' command is executed.
10:03:19 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:03:19 INFO  : Context for 'APU' is selected.
10:03:19 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:03:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:19 INFO  : Context for 'APU' is selected.
10:03:19 INFO  : 'stop' command is executed.
10:03:21 INFO  : 'ps7_init' command is executed.
10:03:21 INFO  : 'ps7_post_config' command is executed.
10:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:23 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
10:03:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
----------------End of Script----------------

10:03:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:03:34 ERROR : fpga configuration failed. DONE PIN is not HIGH
10:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:04:20 INFO  : FPGA configured successfully with bitstream "/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:04:24 INFO  : 'fpga -state' command is executed.
10:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:04:24 INFO  : 'jtag frequency' command is executed.
10:04:24 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:04:24 INFO  : Context for 'APU' is selected.
10:04:24 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:04:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:04:24 INFO  : Context for 'APU' is selected.
10:04:24 INFO  : 'stop' command is executed.
10:04:25 INFO  : 'ps7_init' command is executed.
10:04:25 INFO  : 'ps7_post_config' command is executed.
10:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:25 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:04:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:04:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:04:25 INFO  : Memory regions updated for context APU
10:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:25 INFO  : 'con' command is executed.
10:04:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:04:25 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:05:01 INFO  : Disconnected from the channel tcfchan#1.
10:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:05:02 INFO  : 'fpga -state' command is executed.
10:05:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:05:02 INFO  : 'jtag frequency' command is executed.
10:05:02 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:05:02 INFO  : Context for 'APU' is selected.
10:05:03 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:05:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:03 INFO  : Context for 'APU' is selected.
10:05:03 INFO  : 'stop' command is executed.
10:05:03 INFO  : 'ps7_init' command is executed.
10:05:03 INFO  : 'ps7_post_config' command is executed.
10:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:03 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:03 INFO  : Memory regions updated for context APU
10:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:03 INFO  : 'con' command is executed.
10:05:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:05:03 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:08:32 INFO  : Disconnected from the channel tcfchan#2.
10:08:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:08:33 INFO  : 'fpga -state' command is executed.
10:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:08:33 INFO  : 'jtag frequency' command is executed.
10:08:33 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:08:33 INFO  : Context for 'APU' is selected.
10:08:33 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:33 INFO  : Context for 'APU' is selected.
10:08:33 INFO  : 'stop' command is executed.
10:08:33 INFO  : 'ps7_init' command is executed.
10:08:33 INFO  : 'ps7_post_config' command is executed.
10:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:33 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:33 INFO  : Memory regions updated for context APU
10:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:33 INFO  : 'con' command is executed.
10:08:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:08:33 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:08:47 INFO  : Disconnected from the channel tcfchan#3.
10:08:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:08:48 INFO  : 'fpga -state' command is executed.
10:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:08:48 INFO  : 'jtag frequency' command is executed.
10:08:48 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:08:48 INFO  : Context for 'APU' is selected.
10:08:48 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:08:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:48 INFO  : Context for 'APU' is selected.
10:08:48 INFO  : 'stop' command is executed.
10:08:48 INFO  : 'ps7_init' command is executed.
10:08:48 INFO  : 'ps7_post_config' command is executed.
10:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:49 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:49 INFO  : Memory regions updated for context APU
10:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:49 INFO  : 'con' command is executed.
10:08:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:08:49 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:09:17 INFO  : Disconnected from the channel tcfchan#4.
10:09:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:09:18 INFO  : 'fpga -state' command is executed.
10:09:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:09:19 INFO  : 'jtag frequency' command is executed.
10:09:19 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:09:19 INFO  : Context for 'APU' is selected.
10:09:19 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:09:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:19 INFO  : Context for 'APU' is selected.
10:09:19 INFO  : 'stop' command is executed.
10:09:19 INFO  : 'ps7_init' command is executed.
10:09:19 INFO  : 'ps7_post_config' command is executed.
10:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:19 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:09:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:19 INFO  : Memory regions updated for context APU
10:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:19 INFO  : 'con' command is executed.
10:09:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:09:19 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:18:02 INFO  : Disconnected from the channel tcfchan#5.
10:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:18:03 INFO  : 'fpga -state' command is executed.
10:18:07 INFO  : Memory regions updated for context APU
10:18:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:18:24 INFO  : FPGA configured successfully with bitstream "/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:18:28 INFO  : 'fpga -state' command is executed.
10:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:18:28 INFO  : 'jtag frequency' command is executed.
10:18:28 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:18:28 INFO  : Context for 'APU' is selected.
10:18:28 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:18:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:28 INFO  : Context for 'APU' is selected.
10:18:28 INFO  : 'stop' command is executed.
10:18:28 INFO  : 'ps7_init' command is executed.
10:18:28 INFO  : 'ps7_post_config' command is executed.
10:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:28 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:28 INFO  : Memory regions updated for context APU
10:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:28 INFO  : 'con' command is executed.
10:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:18:28 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:18:53 INFO  : Disconnected from the channel tcfchan#6.
10:18:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:18:54 INFO  : 'fpga -state' command is executed.
10:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:18:54 INFO  : 'jtag frequency' command is executed.
10:18:54 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:18:54 INFO  : Context for 'APU' is selected.
10:18:54 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:18:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:54 INFO  : Context for 'APU' is selected.
10:18:54 INFO  : 'stop' command is executed.
10:18:54 INFO  : 'ps7_init' command is executed.
10:18:54 INFO  : 'ps7_post_config' command is executed.
10:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:55 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:55 INFO  : Memory regions updated for context APU
10:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:55 INFO  : 'con' command is executed.
10:18:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:18:55 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:20:43 INFO  : Disconnected from the channel tcfchan#7.
10:20:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:20:44 INFO  : 'fpga -state' command is executed.
10:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:20:44 INFO  : 'jtag frequency' command is executed.
10:20:44 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:20:44 INFO  : Context for 'APU' is selected.
10:20:44 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:20:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:44 INFO  : Context for 'APU' is selected.
10:20:44 INFO  : 'stop' command is executed.
10:20:44 INFO  : 'ps7_init' command is executed.
10:20:44 INFO  : 'ps7_post_config' command is executed.
10:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:20:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:45 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:45 INFO  : Memory regions updated for context APU
10:20:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:45 INFO  : 'con' command is executed.
10:20:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:20:45 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:21:01 INFO  : Disconnected from the channel tcfchan#8.
10:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:21:02 INFO  : 'fpga -state' command is executed.
10:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:21:02 INFO  : 'jtag frequency' command is executed.
10:21:02 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:02 INFO  : Context for 'APU' is selected.
10:21:02 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:02 INFO  : Context for 'APU' is selected.
10:21:02 INFO  : 'stop' command is executed.
10:21:03 INFO  : 'ps7_init' command is executed.
10:21:03 INFO  : 'ps7_post_config' command is executed.
10:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:03 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:03 INFO  : Memory regions updated for context APU
10:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:03 INFO  : 'con' command is executed.
10:21:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:21:03 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:21:30 INFO  : Disconnected from the channel tcfchan#9.
10:21:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:21:31 INFO  : 'fpga -state' command is executed.
10:21:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:31 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:21:31 INFO  : 'jtag frequency' command is executed.
10:21:31 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:31 INFO  : Context for 'APU' is selected.
10:21:31 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:21:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:31 INFO  : Context for 'APU' is selected.
10:21:31 INFO  : 'stop' command is executed.
10:21:31 INFO  : 'ps7_init' command is executed.
10:21:31 INFO  : 'ps7_post_config' command is executed.
10:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:31 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:31 INFO  : Memory regions updated for context APU
10:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:31 INFO  : 'con' command is executed.
10:21:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:21:31 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:54:44 INFO  : Disconnected from the channel tcfchan#10.
10:54:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:54:45 INFO  : 'fpga -state' command is executed.
10:54:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:54:45 INFO  : 'jtag frequency' command is executed.
10:54:45 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:45 INFO  : Context for 'APU' is selected.
10:54:45 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:54:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:45 INFO  : Context for 'APU' is selected.
10:54:45 INFO  : 'stop' command is executed.
10:54:45 INFO  : 'ps7_init' command is executed.
10:54:45 INFO  : 'ps7_post_config' command is executed.
10:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:45 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:45 INFO  : Memory regions updated for context APU
10:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:45 INFO  : 'con' command is executed.
10:54:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:54:45 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:56:43 INFO  : Disconnected from the channel tcfchan#11.
10:56:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:56:44 INFO  : 'fpga -state' command is executed.
10:56:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:56:45 INFO  : 'jtag frequency' command is executed.
10:56:45 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:45 INFO  : Context for 'APU' is selected.
10:56:45 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:45 INFO  : Context for 'APU' is selected.
10:56:45 INFO  : 'stop' command is executed.
10:56:45 INFO  : 'ps7_init' command is executed.
10:56:45 INFO  : 'ps7_post_config' command is executed.
10:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:45 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:45 INFO  : Memory regions updated for context APU
10:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:45 INFO  : 'con' command is executed.
10:56:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:56:45 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:57:06 INFO  : Disconnected from the channel tcfchan#12.
10:57:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:57:07 INFO  : 'fpga -state' command is executed.
10:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:57:07 INFO  : 'jtag frequency' command is executed.
10:57:07 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:07 INFO  : Context for 'APU' is selected.
10:57:07 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:57:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:07 INFO  : Context for 'APU' is selected.
10:57:07 INFO  : 'stop' command is executed.
10:57:07 INFO  : 'ps7_init' command is executed.
10:57:07 INFO  : 'ps7_post_config' command is executed.
10:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:07 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:07 INFO  : Memory regions updated for context APU
10:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:08 INFO  : 'con' command is executed.
10:57:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:57:08 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:58:18 INFO  : Disconnected from the channel tcfchan#13.
10:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:58:19 INFO  : 'fpga -state' command is executed.
10:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:58:19 INFO  : 'jtag frequency' command is executed.
10:58:19 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:19 INFO  : Context for 'APU' is selected.
10:58:19 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:58:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:19 INFO  : Context for 'APU' is selected.
10:58:19 INFO  : 'stop' command is executed.
10:58:19 INFO  : 'ps7_init' command is executed.
10:58:19 INFO  : 'ps7_post_config' command is executed.
10:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:19 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:19 INFO  : Memory regions updated for context APU
10:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:19 INFO  : 'con' command is executed.
10:58:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:58:19 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
10:58:47 INFO  : Disconnected from the channel tcfchan#14.
10:58:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
10:58:48 INFO  : 'fpga -state' command is executed.
10:58:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
10:58:48 INFO  : 'jtag frequency' command is executed.
10:58:48 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:48 INFO  : Context for 'APU' is selected.
10:58:48 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:58:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:49 INFO  : Context for 'APU' is selected.
10:58:49 INFO  : 'stop' command is executed.
10:58:49 INFO  : 'ps7_init' command is executed.
10:58:49 INFO  : 'ps7_post_config' command is executed.
10:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:49 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:49 INFO  : Memory regions updated for context APU
10:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:49 INFO  : 'con' command is executed.
10:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

10:58:49 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
11:02:11 INFO  : Disconnected from the channel tcfchan#15.
11:02:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
11:02:12 INFO  : 'fpga -state' command is executed.
11:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
11:02:12 INFO  : 'jtag frequency' command is executed.
11:02:12 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:02:12 INFO  : Context for 'APU' is selected.
11:02:13 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:02:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:13 INFO  : Context for 'APU' is selected.
11:02:13 INFO  : 'stop' command is executed.
11:02:13 INFO  : 'ps7_init' command is executed.
11:02:13 INFO  : 'ps7_post_config' command is executed.
11:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:13 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:13 INFO  : Memory regions updated for context APU
11:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:13 INFO  : 'con' command is executed.
11:02:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

11:02:13 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
11:04:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
11:04:10 INFO  : FPGA configured successfully with bitstream "/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:04:14 INFO  : Disconnected from the channel tcfchan#16.
11:04:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
11:04:15 INFO  : 'fpga -state' command is executed.
11:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
11:04:15 INFO  : 'jtag frequency' command is executed.
11:04:15 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:15 INFO  : Context for 'APU' is selected.
11:04:15 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:04:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:15 INFO  : Context for 'APU' is selected.
11:04:15 INFO  : 'stop' command is executed.
11:04:15 INFO  : 'ps7_init' command is executed.
11:04:15 INFO  : 'ps7_post_config' command is executed.
11:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:16 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:16 INFO  : Memory regions updated for context APU
11:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:16 INFO  : 'con' command is executed.
11:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

11:04:16 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
11:04:35 INFO  : Disconnected from the channel tcfchan#17.
11:04:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
11:04:36 INFO  : 'fpga -state' command is executed.
11:04:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:36 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
11:04:36 INFO  : 'jtag frequency' command is executed.
11:04:36 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:36 INFO  : Context for 'APU' is selected.
11:04:36 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:04:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:36 INFO  : Context for 'APU' is selected.
11:04:36 INFO  : 'stop' command is executed.
11:04:37 INFO  : 'ps7_init' command is executed.
11:04:37 INFO  : 'ps7_post_config' command is executed.
11:04:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:04:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:37 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:37 INFO  : Memory regions updated for context APU
11:04:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:37 INFO  : 'con' command is executed.
11:04:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

11:04:37 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
11:08:27 INFO  : Disconnected from the channel tcfchan#18.
11:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
11:08:28 INFO  : 'fpga -state' command is executed.
11:08:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
11:08:28 INFO  : 'jtag frequency' command is executed.
11:08:28 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:28 INFO  : Context for 'APU' is selected.
11:08:28 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:08:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:28 INFO  : Context for 'APU' is selected.
11:08:28 INFO  : 'stop' command is executed.
11:08:28 INFO  : 'ps7_init' command is executed.
11:08:28 INFO  : 'ps7_post_config' command is executed.
11:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:29 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:29 INFO  : Memory regions updated for context APU
11:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:29 INFO  : 'con' command is executed.
11:08:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

11:08:29 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
11:09:02 INFO  : Disconnected from the channel tcfchan#19.
11:09:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
11:09:03 INFO  : 'fpga -state' command is executed.
11:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
11:09:03 INFO  : 'jtag frequency' command is executed.
11:09:03 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:03 INFO  : Context for 'APU' is selected.
11:09:03 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:03 INFO  : Context for 'APU' is selected.
11:09:03 INFO  : 'stop' command is executed.
11:09:04 INFO  : 'ps7_init' command is executed.
11:09:04 INFO  : 'ps7_post_config' command is executed.
11:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:04 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:04 INFO  : Memory regions updated for context APU
11:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:04 INFO  : 'con' command is executed.
11:09:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

11:09:04 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
11:11:57 INFO  : Disconnected from the channel tcfchan#20.
11:11:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
11:11:58 INFO  : 'fpga -state' command is executed.
11:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:59 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
11:11:59 INFO  : 'jtag frequency' command is executed.
11:11:59 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:59 INFO  : Context for 'APU' is selected.
11:11:59 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:11:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:59 INFO  : Context for 'APU' is selected.
11:11:59 INFO  : 'stop' command is executed.
11:11:59 INFO  : 'ps7_init' command is executed.
11:11:59 INFO  : 'ps7_post_config' command is executed.
11:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:59 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:59 INFO  : Memory regions updated for context APU
11:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:59 INFO  : 'con' command is executed.
11:11:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

11:11:59 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
11:12:38 INFO  : Disconnected from the channel tcfchan#21.
11:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
11:12:39 INFO  : 'fpga -state' command is executed.
11:12:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
11:12:39 INFO  : 'jtag frequency' command is executed.
11:12:39 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:39 INFO  : Context for 'APU' is selected.
11:12:39 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:12:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:39 INFO  : Context for 'APU' is selected.
11:12:39 INFO  : 'stop' command is executed.
11:12:39 INFO  : 'ps7_init' command is executed.
11:12:39 INFO  : 'ps7_post_config' command is executed.
11:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:40 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:40 INFO  : Memory regions updated for context APU
11:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:40 INFO  : 'con' command is executed.
11:12:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

11:12:40 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
11:13:06 INFO  : Disconnected from the channel tcfchan#22.
11:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
11:13:07 INFO  : 'fpga -state' command is executed.
11:13:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
11:13:07 INFO  : 'jtag frequency' command is executed.
11:13:07 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:13:07 INFO  : Context for 'APU' is selected.
11:13:07 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:13:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:07 INFO  : Context for 'APU' is selected.
11:13:07 INFO  : 'stop' command is executed.
11:13:07 INFO  : 'ps7_init' command is executed.
11:13:07 INFO  : 'ps7_post_config' command is executed.
11:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:07 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:07 INFO  : Memory regions updated for context APU
11:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:07 INFO  : 'con' command is executed.
11:13:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

11:13:07 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
11:22:15 INFO  : Disconnected from the channel tcfchan#23.
11:22:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
11:22:16 INFO  : 'fpga -state' command is executed.
11:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
11:22:16 INFO  : 'jtag frequency' command is executed.
11:22:16 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:22:16 INFO  : Context for 'APU' is selected.
11:22:16 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:22:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:16 INFO  : Context for 'APU' is selected.
11:22:16 INFO  : 'stop' command is executed.
11:22:16 INFO  : 'ps7_init' command is executed.
11:22:16 INFO  : 'ps7_post_config' command is executed.
11:22:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:22:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:17 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:17 INFO  : Memory regions updated for context APU
11:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:17 INFO  : 'con' command is executed.
11:22:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

11:22:17 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
11:49:02 INFO  : Disconnected from the channel tcfchan#24.
11:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1' command is executed.
11:49:03 INFO  : 'fpga -state' command is executed.
11:49:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A5C5C7A' is selected.
11:49:04 INFO  : 'jtag frequency' command is executed.
11:49:04 INFO  : Sourcing of '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:04 INFO  : Context for 'APU' is selected.
11:49:04 INFO  : Hardware design information is loaded from '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:49:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:04 INFO  : Context for 'APU' is selected.
11:49:04 INFO  : 'stop' command is executed.
11:49:04 INFO  : 'ps7_init' command is executed.
11:49:04 INFO  : 'ps7_post_config' command is executed.
11:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:04 INFO  : The application '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:04 INFO  : Memory regions updated for context APU
11:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:05 INFO  : 'con' command is executed.
11:49:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0
con
----------------End of Script----------------

11:49:05 INFO  : Launch script is exported to file '/home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_artyztest.elf_on_local.tcl'
