static int F_1 ( void )\r\n{\r\nunsigned int V_1 ;\r\nunsigned int V_2 ;\r\nunsigned int V_3 ;\r\nunsigned int V_4 ;\r\nunsigned int V_5 ;\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_5 = V_6 ;\r\nF_2 ( V_5 , & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nreturn V_3 & V_7 ;\r\n}\r\nstatic int F_3 ( void )\r\n{\r\nunsigned int V_1 ;\r\nunsigned int V_2 ;\r\nunsigned int V_3 ;\r\nunsigned int V_4 ;\r\nunsigned int V_8 ;\r\nunsigned int V_5 ;\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_5 = V_9 ;\r\nF_2 ( V_5 , & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nV_8 = V_1 ;\r\nif ( V_8 >= V_10 ) {\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_5 = V_10 ;\r\nF_2 ( V_5 , & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nF_4 ( L_1 ,\r\nV_1 ,\r\nV_2 >> 16 ,\r\nV_2 & 0xFFFF ,\r\nV_3 ,\r\nV_4 >> 24 ,\r\nV_4 & 0xFFFFFF ) ;\r\n}\r\nreturn V_8 ;\r\n}\r\nstatic T_1 F_5 ( T_1 V_11 , void * V_12 , void * V_13 )\r\n{\r\n#ifdef F_6\r\nT_1 V_14 = 0 ;\r\nT_1 V_15 = ( V_12 ) ? F_7 ( V_12 ) : 0 ;\r\nT_1 V_16 = ( V_13 ) ? F_7 ( V_13 ) : 0 ;\r\nvoid * V_17 = V_18 . V_17 ;\r\n__asm__ __volatile__("mov %0, %%r8" : : "r" (output_address) : "r8");\r\n__asm__ __volatile__("call *%3" : "=a" (hv_status) :\r\n"c" (control), "d" (input_address),\r\n"m" (hypercall_page));\r\nreturn V_14 ;\r\n#else\r\nT_2 V_19 = V_11 >> 32 ;\r\nT_2 V_20 = V_11 & 0xFFFFFFFF ;\r\nT_2 V_21 = 1 ;\r\nT_2 V_22 = 1 ;\r\nT_1 V_15 = ( V_12 ) ? F_7 ( V_12 ) : 0 ;\r\nT_2 V_23 = V_15 >> 32 ;\r\nT_2 V_24 = V_15 & 0xFFFFFFFF ;\r\nT_1 V_16 = ( V_13 ) ? F_7 ( V_13 ) : 0 ;\r\nT_2 V_25 = V_16 >> 32 ;\r\nT_2 V_26 = V_16 & 0xFFFFFFFF ;\r\nvoid * V_17 = V_18 . V_17 ;\r\n__asm__ __volatile__ ("call *%8" : "=d"(hv_status_hi),\r\n"=a"(hv_status_lo) : "d" (control_hi),\r\n"a" (control_lo), "b" (input_address_hi),\r\n"c" (input_address_lo), "D"(output_address_hi),\r\n"S"(output_address_lo), "m" (hypercall_page));\r\nreturn V_22 | ( ( T_1 ) V_21 << 32 ) ;\r\n#endif\r\n}\r\nint F_8 ( void )\r\n{\r\nint V_8 ;\r\nunion V_27 V_28 ;\r\nvoid * V_29 = NULL ;\r\nmemset ( V_18 . V_30 , 0 , sizeof( void * ) * V_31 ) ;\r\nmemset ( V_18 . V_32 , 0 ,\r\nsizeof( void * ) * V_31 ) ;\r\nif ( ! F_1 () )\r\ngoto V_33;\r\nV_8 = F_3 () ;\r\nF_9 ( V_34 , V_35 ) ;\r\nV_18 . V_36 = V_35 ;\r\nF_10 ( V_37 , V_28 . V_38 ) ;\r\nV_29 = F_11 ( V_39 , V_40 , V_41 ) ;\r\nif ( ! V_29 )\r\ngoto V_33;\r\nV_28 . V_42 = 1 ;\r\nV_28 . V_43 = F_12 ( V_29 ) ;\r\nF_9 ( V_37 , V_28 . V_38 ) ;\r\nV_28 . V_38 = 0 ;\r\nF_10 ( V_37 , V_28 . V_38 ) ;\r\nif ( ! V_28 . V_42 )\r\ngoto V_33;\r\nV_18 . V_17 = V_29 ;\r\nV_18 . V_44 =\r\nF_13 ( sizeof( struct V_45 ) ,\r\nV_40 ) ;\r\nif ( ! V_18 . V_44 )\r\ngoto V_33;\r\nV_18 . V_46 =\r\n(struct V_47 * )\r\n( F_14 ( ( unsigned long )\r\nV_18 . V_44 ,\r\nV_48 ) ) ;\r\nV_18 . V_46 -> V_49 . V_50 = 0 ;\r\nV_18 . V_46 -> V_49 . V_51 . V_52 =\r\nV_53 ;\r\nV_18 . V_46 -> V_54 = 0 ;\r\nV_18 . V_46 -> V_55 = 0 ;\r\nreturn 0 ;\r\nV_33:\r\nif ( V_29 ) {\r\nif ( V_28 . V_42 ) {\r\nV_28 . V_38 = 0 ;\r\nF_9 ( V_37 , V_28 . V_38 ) ;\r\n}\r\nF_15 ( V_29 ) ;\r\n}\r\nreturn - V_56 ;\r\n}\r\nvoid F_16 ( void )\r\n{\r\nunion V_27 V_28 ;\r\nF_9 ( V_34 , 0 ) ;\r\nF_17 ( V_18 . V_44 ) ;\r\nV_18 . V_44 = NULL ;\r\nV_18 . V_46 = NULL ;\r\nif ( V_18 . V_17 ) {\r\nV_28 . V_38 = 0 ;\r\nF_9 ( V_37 , V_28 . V_38 ) ;\r\nF_15 ( V_18 . V_17 ) ;\r\nV_18 . V_17 = NULL ;\r\n}\r\n}\r\nint F_18 ( union V_57 V_58 ,\r\nenum V_59 V_60 ,\r\nvoid * V_61 , T_3 V_62 )\r\n{\r\nstruct V_63 {\r\nT_1 V_64 ;\r\nstruct V_65 V_66 ;\r\n};\r\nstruct V_65 * V_67 ;\r\nT_4 V_68 ;\r\nunsigned long V_69 ;\r\nif ( V_62 > V_70 )\r\nreturn - V_71 ;\r\nV_69 = ( unsigned long ) F_13 ( sizeof( struct V_63 ) , V_72 ) ;\r\nif ( ! V_69 )\r\nreturn - V_73 ;\r\nV_67 = (struct V_65 * )\r\n( F_14 ( V_69 , V_48 ) ) ;\r\nV_67 -> V_49 = V_58 ;\r\nV_67 -> V_60 = V_60 ;\r\nV_67 -> V_62 = V_62 ;\r\nmemcpy ( ( void * ) V_67 -> V_61 , V_61 , V_62 ) ;\r\nV_68 = F_5 ( V_74 , V_67 , NULL )\r\n& 0xFFFF ;\r\nF_17 ( ( void * ) V_69 ) ;\r\nreturn V_68 ;\r\n}\r\nT_4 F_19 ( void )\r\n{\r\nT_4 V_68 ;\r\nV_68 = F_5 ( V_75 ,\r\nV_18 . V_46 ,\r\nNULL ) & 0xFFFF ;\r\nreturn V_68 ;\r\n}\r\nvoid F_20 ( void * V_76 )\r\n{\r\nT_1 V_77 ;\r\nunion V_78 V_79 ;\r\nunion V_80 V_81 ;\r\nunion V_82 V_83 ;\r\nunion V_84 V_85 ;\r\nT_2 V_86 = * ( ( T_2 * ) ( V_76 ) ) ;\r\nint V_87 = F_21 () ;\r\nif ( ! V_18 . V_17 )\r\nreturn;\r\nF_10 ( V_88 , V_77 ) ;\r\nV_18 . V_32 [ V_87 ] =\r\n( void * ) F_22 ( V_72 ) ;\r\nif ( V_18 . V_32 [ V_87 ] == NULL ) {\r\nF_23 ( L_2 ) ;\r\ngoto V_33;\r\n}\r\nV_18 . V_30 [ V_87 ] =\r\n( void * ) F_22 ( V_72 ) ;\r\nif ( V_18 . V_30 [ V_87 ] == NULL ) {\r\nF_23 ( L_3 ) ;\r\ngoto V_33;\r\n}\r\nF_10 ( V_89 , V_79 . V_38 ) ;\r\nV_79 . V_90 = 1 ;\r\nV_79 . V_91 = F_7 ( V_18 . V_32 [ V_87 ] )\r\n>> V_92 ;\r\nF_9 ( V_89 , V_79 . V_38 ) ;\r\nF_10 ( V_93 , V_81 . V_38 ) ;\r\nV_81 . V_94 = 1 ;\r\nV_81 . V_95 = F_7 ( V_18 . V_30 [ V_87 ] )\r\n>> V_92 ;\r\nF_9 ( V_93 , V_81 . V_38 ) ;\r\nF_10 ( V_96 + V_97 , V_83 . V_38 ) ;\r\nV_83 . V_38 = 0 ;\r\nV_83 . V_98 = V_86 ;\r\nV_83 . V_99 = false ;\r\nV_83 . V_100 = false ;\r\nF_9 ( V_96 + V_97 , V_83 . V_38 ) ;\r\nF_10 ( V_101 , V_85 . V_38 ) ;\r\nV_85 . V_42 = 1 ;\r\nF_9 ( V_101 , V_85 . V_38 ) ;\r\nV_18 . V_102 = true ;\r\nreturn;\r\nV_33:\r\nif ( V_18 . V_30 [ V_87 ] )\r\nF_24 ( ( unsigned long ) V_18 . V_30 [ V_87 ] ) ;\r\nif ( V_18 . V_32 [ V_87 ] )\r\nF_24 ( ( unsigned long ) V_18 . V_32 [ V_87 ] ) ;\r\nreturn;\r\n}\r\nvoid F_25 ( void * V_103 )\r\n{\r\nunion V_82 V_83 ;\r\nunion V_78 V_79 ;\r\nunion V_80 V_81 ;\r\nint V_87 = F_21 () ;\r\nif ( ! V_18 . V_102 )\r\nreturn;\r\nF_10 ( V_96 + V_97 , V_83 . V_38 ) ;\r\nV_83 . V_99 = 1 ;\r\nF_9 ( V_96 + V_97 , V_83 . V_38 ) ;\r\nF_10 ( V_89 , V_79 . V_38 ) ;\r\nV_79 . V_90 = 0 ;\r\nV_79 . V_91 = 0 ;\r\nF_9 ( V_89 , V_79 . V_38 ) ;\r\nF_10 ( V_93 , V_81 . V_38 ) ;\r\nV_81 . V_94 = 0 ;\r\nV_81 . V_95 = 0 ;\r\nF_9 ( V_93 , V_81 . V_38 ) ;\r\nF_24 ( ( unsigned long ) V_18 . V_32 [ V_87 ] ) ;\r\nF_24 ( ( unsigned long ) V_18 . V_30 [ V_87 ] ) ;\r\n}
