# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab_7_p2.ip_user_files/ipstatic/hdl" \
"../../../../lab_7_p2.srcs/sources_1/ip/splitter/sim/splitter.v" \
"../../../../lab_7_p2.srcs/sources_1/new/top.v" \
"../../../../lab_7_p2.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
