###############################################################################
#
# IAR ANSI C/C++ Compiler V7.80.3.12102/W32 for ARM       13/Mar/2017  17:21:53
# Copyright 1999-2016 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        C:\Users\ecelab\Desktop\micro_apps\arm\7.80.3\ST\STM32F4xx\STM32F4xx_DSP_StdPeriph_Lib\Project\Lab7\system_stm32f4xx.c
#    Command line =  
#        C:\Users\ecelab\Desktop\micro_apps\arm\7.80.3\ST\STM32F4xx\STM32F4xx_DSP_StdPeriph_Lib\Project\Lab7\system_stm32f4xx.c
#        -D USE_STDPERIPH_DRIVER -D STM32F40XX -D USE_STM324xG_EVAL -lC
#        C:\Users\ecelab\Desktop\micro_apps\arm\7.80.3\ST\STM32F4xx\STM32F4xx_DSP_StdPeriph_Lib\Project\Lab7\EWARM\STM324xG_EVAL\List
#        -o
#        C:\Users\ecelab\Desktop\micro_apps\arm\7.80.3\ST\STM32F4xx\STM32F4xx_DSP_StdPeriph_Lib\Project\Lab7\EWARM\STM324xG_EVAL\Obj
#        --no_cse --no_unroll --no_inline --no_code_motion --no_tbaa
#        --no_clustering --no_scheduling --debug --endian=little
#        --cpu=Cortex-M4 -e --fpu=VFPv4_sp --dlib_config "C:\Program Files
#        (x86)\IAR Systems\Embedded Workbench 7.5\arm\INC\c\DLib_Config_Full.h"
#        -I
#        C:\Users\ecelab\Desktop\micro_apps\arm\7.80.3\ST\STM32F4xx\STM32F4xx_DSP_StdPeriph_Lib\Project\Lab7\EWARM\..\
#        -I
#        C:\Users\ecelab\Desktop\micro_apps\arm\7.80.3\ST\STM32F4xx\STM32F4xx_DSP_StdPeriph_Lib\Project\Lab7\EWARM\..\..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\
#        -I
#        C:\Users\ecelab\Desktop\micro_apps\arm\7.80.3\ST\STM32F4xx\STM32F4xx_DSP_StdPeriph_Lib\Project\Lab7\EWARM\..\..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\
#        -I
#        C:\Users\ecelab\Desktop\micro_apps\arm\7.80.3\ST\STM32F4xx\STM32F4xx_DSP_StdPeriph_Lib\Project\Lab7\EWARM\..\..\..\Utilities\STM32_EVAL\Common\
#        -I
#        C:\Users\ecelab\Desktop\micro_apps\arm\7.80.3\ST\STM32F4xx\STM32F4xx_DSP_StdPeriph_Lib\Project\Lab7\EWARM\..\..\..\Utilities\STM32_EVAL\STM3240_41_G_EVAL\
#        -Ol --use_c++_inline -I "C:\Program Files (x86)\IAR Systems\Embedded
#        Workbench 7.5\arm\CMSIS\Include\"
#    Locale       =  English_United States.1252
#    List file    =  
#        C:\Users\ecelab\Desktop\micro_apps\arm\7.80.3\ST\STM32F4xx\STM32F4xx_DSP_StdPeriph_Lib\Project\Lab7\EWARM\STM324xG_EVAL\List\system_stm32f4xx.lst
#    Object file  =  
#        C:\Users\ecelab\Desktop\micro_apps\arm\7.80.3\ST\STM32F4xx\STM32F4xx_DSP_StdPeriph_Lib\Project\Lab7\EWARM\STM324xG_EVAL\Obj\system_stm32f4xx.o
#
###############################################################################

C:\Users\ecelab\Desktop\micro_apps\arm\7.80.3\ST\STM32F4xx\STM32F4xx_DSP_StdPeriph_Lib\Project\Lab7\system_stm32f4xx.c
      1          /**
      2            ******************************************************************************
      3            * @file    system_stm32f4xx.c
      4            * @author  MCD Application Team
      5            * @version V1.2.0RC2
      6            * @date    20-February-2013
      7            * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
      8            *          This file contains the system clock configuration for STM32F4xx devices,
      9            *          and is generated by the clock configuration tool
     10            *          stm32f4xx_Clock_Configuration_V1.1.0.xls
     11            *             
     12            * 1.  This file provides two functions and one global variable to be called from 
     13            *     user application:
     14            *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
     15            *                      and Divider factors, AHB/APBx prescalers and Flash settings),
     16            *                      depending on the configuration made in the clock xls tool. 
     17            *                      This function is called at startup just after reset and 
     18            *                      before branch to main program. This call is made inside
     19            *                      the "startup_stm32f4xx.s" file.
     20            *
     21            *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
     22            *                                  by the user application to setup the SysTick 
     23            *                                  timer or configure other parameters.
     24            *                                     
     25            *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
     26            *                                 be called whenever the core clock is changed
     27            *                                 during program execution.
     28            *
     29            * 2. After each device reset the HSI (16 MHz) is used as system clock source.
     30            *    Then SystemInit() function is called, in "startup_stm32f4xx.s" file, to
     31            *    configure the system clock before to branch to main program.
     32            *
     33            * 3. If the system clock source selected by user fails to startup, the SystemInit()
     34            *    function will do nothing and HSI still used as system clock source. User can 
     35            *    add some code to deal with this issue inside the SetSysClock() function.
     36            *
     37            * 4. The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define
     38            *    in "stm32f4xx.h" file. When HSE is used as system clock source, directly or
     39            *    through PLL, and you are using different crystal you have to adapt the HSE
     40            *    value to your own configuration.
     41            *
     42            * 5. This file configures the system clock as follows:
     43            *=============================================================================
     44            *=============================================================================
     45            *        Supported STM32F40xx/41xx/427x/437x/429x/439x devices
     46            *-----------------------------------------------------------------------------
     47            *        System Clock source                    | PLL (HSE)
     48            *-----------------------------------------------------------------------------
     49            *        SYSCLK(Hz)                             | 168000000
     50            *-----------------------------------------------------------------------------
     51            *        HCLK(Hz)                               | 168000000
     52            *-----------------------------------------------------------------------------
     53            *        AHB Prescaler                          | 1
     54            *-----------------------------------------------------------------------------
     55            *        APB1 Prescaler                         | 4
     56            *-----------------------------------------------------------------------------
     57            *        APB2 Prescaler                         | 2
     58            *-----------------------------------------------------------------------------
     59            *        HSE Frequency(Hz)                      | 25000000
     60            *-----------------------------------------------------------------------------
     61            *        PLL_M                                  | 25
     62            *-----------------------------------------------------------------------------
     63            *        PLL_N                                  | 336
     64            *-----------------------------------------------------------------------------
     65            *        PLL_P                                  | 2
     66            *-----------------------------------------------------------------------------
     67            *        PLL_Q                                  | 7
     68            *-----------------------------------------------------------------------------
     69            *        PLLI2S_N                               | NA
     70            *-----------------------------------------------------------------------------
     71            *        PLLI2S_R                               | NA
     72            *-----------------------------------------------------------------------------
     73            *        I2S input clock                        | NA
     74            *-----------------------------------------------------------------------------
     75            *        VDD(V)                                 | 3.3
     76            *-----------------------------------------------------------------------------
     77            *        Main regulator output voltage          | Scale1 mode
     78            *-----------------------------------------------------------------------------
     79            *        Flash Latency(WS)                      | 5
     80            *-----------------------------------------------------------------------------
     81            *        Prefetch Buffer                        | ON
     82            *-----------------------------------------------------------------------------
     83            *        Instruction cache                      | ON
     84            *-----------------------------------------------------------------------------
     85            *        Data cache                             | ON
     86            *-----------------------------------------------------------------------------
     87            *        Require 48MHz for USB OTG FS,          | Disabled
     88            *        SDIO and RNG clock                     |
     89            *-----------------------------------------------------------------------------
     90            *=============================================================================
     91            ****************************************************************************** 
     92            * @attention
     93            *
     94            * <h2><center>&copy; COPYRIGHT 2013 STMicroelectronics</center></h2>
     95            *
     96            * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
     97            * You may not use this file except in compliance with the License.
     98            * You may obtain a copy of the License at:
     99            *
    100            *        http://www.st.com/software_license_agreement_liberty_v2
    101            *
    102            * Unless required by applicable law or agreed to in writing, software 
    103            * distributed under the License is distributed on an "AS IS" BASIS, 
    104            * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    105            * See the License for the specific language governing permissions and
    106            * limitations under the License.
    107            *
    108            ******************************************************************************
    109            */
    110          
    111          /** @addtogroup CMSIS
    112            * @{
    113            */
    114          
    115          /** @addtogroup stm32f4xx_system
    116            * @{
    117            */  
    118            
    119          /** @addtogroup STM32F4xx_System_Private_Includes
    120            * @{
    121            */
    122          
    123          #include "stm32f4xx.h"
    124          
    125          /**
    126            * @}
    127            */
    128          
    129          /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
    130            * @{
    131            */
    132          
    133          /**
    134            * @}
    135            */
    136          
    137          /** @addtogroup STM32F4xx_System_Private_Defines
    138            * @{
    139            */
    140          
    141          /************************* Miscellaneous Configuration ************************/
    142          /*!< Uncomment the following line if you need to use external SRAM or SDRAM mounted
    143               on STM324xG_EVAL/STM324x7I_EVAL/STM324x9I_EVAL boards as data memory  */
    144          /* #define DATA_IN_ExtSRAM */ 
    145          /* #define DATA_IN_ExtSDRAM */
    146          
    147          /*!< Uncomment the following line if you need to relocate your vector Table in
    148               Internal SRAM. */
    149          /* #define VECT_TAB_SRAM */
    150          #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
    151                                             This value must be a multiple of 0x200. */
    152          /******************************************************************************/
    153          
    154          /************************* PLL Parameters *************************************/
    155          /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */
    156          #define PLL_M      25
    157          #define PLL_N      336
    158          
    159          /* SYSCLK = PLL_VCO / PLL_P */
    160          #define PLL_P      2
    161          
    162          /* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */
    163          #define PLL_Q      7
    164          
    165          /******************************************************************************/
    166          
    167          /**
    168            * @}
    169            */
    170          
    171          /** @addtogroup STM32F4xx_System_Private_Macros
    172            * @{
    173            */
    174          
    175          /**
    176            * @}
    177            */
    178          
    179          /** @addtogroup STM32F4xx_System_Private_Variables
    180            * @{
    181            */
    182          

   \                                 In section .data, align 4
    183            uint32_t SystemCoreClock = 168000000;
   \                     SystemCoreClock:
   \   00000000   0x0A037A00         DC32 168000000
    184          

   \                                 In section .data, align 4
    185            __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
   \                     AHBPrescTable:
   \   00000000   0x00 0x00          DC8 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9
   \              0x00 0x00    
   \              0x00 0x00    
   \              0x00 0x00    
   \              0x01 0x02    
   \              0x03 0x04    
   \              0x06 0x07    
   \              0x08 0x09    
    186          
    187          /**
    188            * @}
    189            */
    190          
    191          /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
    192            * @{
    193            */
    194          
    195          static void SetSysClock(void);
    196          #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
    197            static void SystemInit_ExtMemCtl(void); 
    198          #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
    199          
    200          /**
    201            * @}
    202            */
    203          
    204          /** @addtogroup STM32F4xx_System_Private_Functions
    205            * @{
    206            */
    207          
    208          /**
    209            * @brief  Setup the microcontroller system
    210            *         Initialize the Embedded Flash Interface, the PLL and update the 
    211            *         SystemFrequency variable.
    212            * @param  None
    213            * @retval None
    214            */

   \                                 In section .text, align 2, keep-with-next
    215          void SystemInit(void)
    216          {
   \                     SystemInit: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
    217            /* FPU settings ------------------------------------------------------------*/
    218            #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    219              SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
   \   00000002   0x....             LDR.N    R0,??DataTable2  ;; 0xe000ed88
   \   00000004   0x6800             LDR      R0,[R0, #+0]
   \   00000006   0xF450 0x0070      ORRS     R0,R0,#0xF00000
   \   0000000A   0x....             LDR.N    R1,??DataTable2  ;; 0xe000ed88
   \   0000000C   0x6008             STR      R0,[R1, #+0]
    220            #endif
    221            /* Reset the RCC clock configuration to the default reset state ------------*/
    222            /* Set HSION bit */
    223            RCC->CR |= (uint32_t)0x00000001;
   \   0000000E   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   00000010   0x6800             LDR      R0,[R0, #+0]
   \   00000012   0xF050 0x0001      ORRS     R0,R0,#0x1
   \   00000016   0x....             LDR.N    R1,??DataTable2_1  ;; 0x40023800
   \   00000018   0x6008             STR      R0,[R1, #+0]
    224          
    225            /* Reset CFGR register */
    226            RCC->CFGR = 0x00000000;
   \   0000001A   0x2000             MOVS     R0,#+0
   \   0000001C   0x....             LDR.N    R1,??DataTable2_2  ;; 0x40023808
   \   0000001E   0x6008             STR      R0,[R1, #+0]
    227          
    228            /* Reset HSEON, CSSON and PLLON bits */
    229            RCC->CR &= (uint32_t)0xFEF6FFFF;
   \   00000020   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   00000022   0x6800             LDR      R0,[R0, #+0]
   \   00000024   0x....             LDR.N    R1,??DataTable2_3  ;; 0xfef6ffff
   \   00000026   0x4008             ANDS     R0,R1,R0
   \   00000028   0x....             LDR.N    R1,??DataTable2_1  ;; 0x40023800
   \   0000002A   0x6008             STR      R0,[R1, #+0]
    230          
    231            /* Reset PLLCFGR register */
    232            RCC->PLLCFGR = 0x24003010;
   \   0000002C   0x....             LDR.N    R0,??DataTable2_4  ;; 0x24003010
   \   0000002E   0x....             LDR.N    R1,??DataTable2_5  ;; 0x40023804
   \   00000030   0x6008             STR      R0,[R1, #+0]
    233          
    234            /* Reset HSEBYP bit */
    235            RCC->CR &= (uint32_t)0xFFFBFFFF;
   \   00000032   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   00000034   0x6800             LDR      R0,[R0, #+0]
   \   00000036   0xF430 0x2080      BICS     R0,R0,#0x40000
   \   0000003A   0x....             LDR.N    R1,??DataTable2_1  ;; 0x40023800
   \   0000003C   0x6008             STR      R0,[R1, #+0]
    236          
    237            /* Disable all interrupts */
    238            RCC->CIR = 0x00000000;
   \   0000003E   0x2000             MOVS     R0,#+0
   \   00000040   0x....             LDR.N    R1,??DataTable2_6  ;; 0x4002380c
   \   00000042   0x6008             STR      R0,[R1, #+0]
    239          
    240          #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
    241            SystemInit_ExtMemCtl(); 
    242          #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
    243                   
    244            /* Configure the System clock source, PLL Multiplier and Divider factors, 
    245               AHB/APBx prescalers and Flash settings ----------------------------------*/
    246            SetSysClock();
   \   00000044   0x.... 0x....      BL       SetSysClock
    247          
    248            /* Configure the Vector Table location add offset address ------------------*/
    249          #ifdef VECT_TAB_SRAM
    250            SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
    251          #else
    252            SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
   \   00000048   0xF05F 0x6000      MOVS     R0,#+134217728
   \   0000004C   0x....             LDR.N    R1,??DataTable2_7  ;; 0xe000ed08
   \   0000004E   0x6008             STR      R0,[R1, #+0]
    253          #endif
    254          }
   \   00000050   0xBD01             POP      {R0,PC}          ;; return
    255          
    256          /**
    257             * @brief  Update SystemCoreClock variable according to Clock Register Values.
    258            *         The SystemCoreClock variable contains the core clock (HCLK), it can
    259            *         be used by the user application to setup the SysTick timer or configure
    260            *         other parameters.
    261            *           
    262            * @note   Each time the core clock (HCLK) changes, this function must be called
    263            *         to update SystemCoreClock variable value. Otherwise, any configuration
    264            *         based on this variable will be incorrect.         
    265            *     
    266            * @note   - The system frequency computed by this function is not the real 
    267            *           frequency in the chip. It is calculated based on the predefined 
    268            *           constant and the selected clock source:
    269            *             
    270            *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
    271            *                                              
    272            *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
    273            *                          
    274            *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
    275            *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
    276            *         
    277            *         (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
    278            *             16 MHz) but the real value may vary depending on the variations
    279            *             in voltage and temperature.   
    280            *    
    281            *         (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
    282            *              25 MHz), user has to ensure that HSE_VALUE is same as the real
    283            *              frequency of the crystal used. Otherwise, this function may
    284            *              have wrong result.
    285            *                
    286            *         - The result of this function could be not correct when using fractional
    287            *           value for HSE crystal.
    288            *     
    289            * @param  None
    290            * @retval None
    291            */

   \                                 In section .text, align 2, keep-with-next
    292          void SystemCoreClockUpdate(void)
    293          {
    294            uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
   \                     SystemCoreClockUpdate: (+1)
   \   00000000   0x2000             MOVS     R0,#+0
   \   00000002   0x2000             MOVS     R0,#+0
   \   00000004   0x2102             MOVS     R1,#+2
   \   00000006   0x2000             MOVS     R0,#+0
   \   00000008   0x2102             MOVS     R1,#+2
    295            
    296            /* Get SYSCLK source -------------------------------------------------------*/
    297            tmp = RCC->CFGR & RCC_CFGR_SWS;
   \   0000000A   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   0000000C   0x6800             LDR      R0,[R0, #+0]
   \   0000000E   0xF010 0x000C      ANDS     R0,R0,#0xC
    298          
    299            switch (tmp)
   \   00000012   0x2800             CMP      R0,#+0
   \   00000014   0xD004             BEQ.N    ??SystemCoreClockUpdate_0
   \   00000016   0x2804             CMP      R0,#+4
   \   00000018   0xD006             BEQ.N    ??SystemCoreClockUpdate_1
   \   0000001A   0x2808             CMP      R0,#+8
   \   0000001C   0xD008             BEQ.N    ??SystemCoreClockUpdate_2
   \   0000001E   0xE02D             B.N      ??SystemCoreClockUpdate_3
    300            {
    301              case 0x00:  /* HSI used as system clock source */
    302                SystemCoreClock = HSI_VALUE;
   \                     ??SystemCoreClockUpdate_0: (+1)
   \   00000020   0x....             LDR.N    R0,??DataTable2_8  ;; 0xf42400
   \   00000022   0x....             LDR.N    R1,??DataTable2_9
   \   00000024   0x6008             STR      R0,[R1, #+0]
    303                break;
   \   00000026   0xE02C             B.N      ??SystemCoreClockUpdate_4
    304              case 0x04:  /* HSE used as system clock source */
    305                SystemCoreClock = HSE_VALUE;
   \                     ??SystemCoreClockUpdate_1: (+1)
   \   00000028   0x....             LDR.N    R0,??DataTable2_10  ;; 0x17d7840
   \   0000002A   0x....             LDR.N    R1,??DataTable2_9
   \   0000002C   0x6008             STR      R0,[R1, #+0]
    306                break;
   \   0000002E   0xE028             B.N      ??SystemCoreClockUpdate_4
    307              case 0x08:  /* PLL used as system clock source */
    308          
    309                /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
    310                   SYSCLK = PLL_VCO / PLL_P
    311                   */    
    312                pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
   \                     ??SystemCoreClockUpdate_2: (+1)
   \   00000030   0x....             LDR.N    R0,??DataTable2_5  ;; 0x40023804
   \   00000032   0x6800             LDR      R0,[R0, #+0]
   \   00000034   0xF3C0 0x5080      UBFX     R0,R0,#+22,#+1
    313                pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
   \   00000038   0x....             LDR.N    R1,??DataTable2_5  ;; 0x40023804
   \   0000003A   0x6809             LDR      R1,[R1, #+0]
   \   0000003C   0xF011 0x013F      ANDS     R1,R1,#0x3F
    314                
    315                if (pllsource != 0)
   \   00000040   0x2800             CMP      R0,#+0
   \   00000042   0xD008             BEQ.N    ??SystemCoreClockUpdate_5
    316                {
    317                  /* HSE used as PLL clock source */
    318                  pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
   \   00000044   0x....             LDR.N    R0,??DataTable2_10  ;; 0x17d7840
   \   00000046   0xFBB0 0xF0F1      UDIV     R0,R0,R1
   \   0000004A   0x....             LDR.N    R1,??DataTable2_5  ;; 0x40023804
   \   0000004C   0x6809             LDR      R1,[R1, #+0]
   \   0000004E   0xF3C1 0x1188      UBFX     R1,R1,#+6,#+9
   \   00000052   0x4348             MULS     R0,R1,R0
   \   00000054   0xE007             B.N      ??SystemCoreClockUpdate_6
    319                }
    320                else
    321                {
    322                  /* HSI used as PLL clock source */
    323                  pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
   \                     ??SystemCoreClockUpdate_5: (+1)
   \   00000056   0x....             LDR.N    R0,??DataTable2_8  ;; 0xf42400
   \   00000058   0xFBB0 0xF0F1      UDIV     R0,R0,R1
   \   0000005C   0x....             LDR.N    R1,??DataTable2_5  ;; 0x40023804
   \   0000005E   0x6809             LDR      R1,[R1, #+0]
   \   00000060   0xF3C1 0x1188      UBFX     R1,R1,#+6,#+9
   \   00000064   0x4348             MULS     R0,R1,R0
    324                }
    325          
    326                pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
   \                     ??SystemCoreClockUpdate_6: (+1)
   \   00000066   0x....             LDR.N    R1,??DataTable2_5  ;; 0x40023804
   \   00000068   0x6809             LDR      R1,[R1, #+0]
   \   0000006A   0xF3C1 0x4101      UBFX     R1,R1,#+16,#+2
   \   0000006E   0x1C49             ADDS     R1,R1,#+1
   \   00000070   0x0049             LSLS     R1,R1,#+1
    327                SystemCoreClock = pllvco/pllp;
   \   00000072   0xFBB0 0xF0F1      UDIV     R0,R0,R1
   \   00000076   0x....             LDR.N    R1,??DataTable2_9
   \   00000078   0x6008             STR      R0,[R1, #+0]
    328                break;
   \   0000007A   0xE002             B.N      ??SystemCoreClockUpdate_4
    329              default:
    330                SystemCoreClock = HSI_VALUE;
   \                     ??SystemCoreClockUpdate_3: (+1)
   \   0000007C   0x....             LDR.N    R0,??DataTable2_8  ;; 0xf42400
   \   0000007E   0x....             LDR.N    R1,??DataTable2_9
   \   00000080   0x6008             STR      R0,[R1, #+0]
    331                break;
    332            }
    333            /* Compute HCLK frequency --------------------------------------------------*/
    334            /* Get HCLK prescaler */
    335            tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
   \                     ??SystemCoreClockUpdate_4: (+1)
   \   00000082   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   00000084   0x6800             LDR      R0,[R0, #+0]
   \   00000086   0x....             LDR.N    R1,??DataTable2_11
   \   00000088   0xF3C0 0x1003      UBFX     R0,R0,#+4,#+4
   \   0000008C   0x5C08             LDRB     R0,[R1, R0]
    336            /* HCLK frequency */
    337            SystemCoreClock >>= tmp;
   \   0000008E   0x....             LDR.N    R1,??DataTable2_9
   \   00000090   0x6809             LDR      R1,[R1, #+0]
   \   00000092   0x40C1             LSRS     R1,R1,R0
   \   00000094   0x....             LDR.N    R0,??DataTable2_9
   \   00000096   0x6001             STR      R1,[R0, #+0]
    338          }
   \   00000098   0x4770             BX       LR               ;; return
    339          
    340          /**
    341            * @brief  Configures the System clock source, PLL Multiplier and Divider factors, 
    342            *         AHB/APBx prescalers and Flash settings
    343            * @Note   This function should be called only once the RCC clock configuration  
    344            *         is reset to the default reset state (done in SystemInit() function).   
    345            * @param  None
    346            * @retval None
    347            */

   \                                 In section .text, align 2, keep-with-next
    348          static void SetSysClock(void)
    349          {
   \                     SetSysClock: (+1)
   \   00000000   0xB082             SUB      SP,SP,#+8
    350          /******************************************************************************/
    351          /*            PLL (clocked by HSE) used as System clock source                */
    352          /******************************************************************************/
    353            __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
   \   00000002   0x2000             MOVS     R0,#+0
   \   00000004   0x9001             STR      R0,[SP, #+4]
   \   00000006   0x2000             MOVS     R0,#+0
   \   00000008   0x9000             STR      R0,[SP, #+0]
    354            
    355            /* Enable HSE */
    356            RCC->CR |= ((uint32_t)RCC_CR_HSEON);
   \   0000000A   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   0000000C   0x6800             LDR      R0,[R0, #+0]
   \   0000000E   0xF450 0x3080      ORRS     R0,R0,#0x10000
   \   00000012   0x....             LDR.N    R1,??DataTable2_1  ;; 0x40023800
   \   00000014   0x6008             STR      R0,[R1, #+0]
    357           
    358            /* Wait till HSE is ready and if Time out is reached exit */
    359            do
    360            {
    361              HSEStatus = RCC->CR & RCC_CR_HSERDY;
   \                     ??SetSysClock_0: (+1)
   \   00000016   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   00000018   0x6800             LDR      R0,[R0, #+0]
   \   0000001A   0xF410 0x3000      ANDS     R0,R0,#0x20000
   \   0000001E   0x9000             STR      R0,[SP, #+0]
    362              StartUpCounter++;
   \   00000020   0x9801             LDR      R0,[SP, #+4]
   \   00000022   0x1C40             ADDS     R0,R0,#+1
   \   00000024   0x9001             STR      R0,[SP, #+4]
    363            } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
   \   00000026   0x9800             LDR      R0,[SP, #+0]
   \   00000028   0x2800             CMP      R0,#+0
   \   0000002A   0xD103             BNE.N    ??SetSysClock_1
   \   0000002C   0x9801             LDR      R0,[SP, #+4]
   \   0000002E   0xF5B0 0x6FA0      CMP      R0,#+1280
   \   00000032   0xD1F0             BNE.N    ??SetSysClock_0
    364          
    365            if ((RCC->CR & RCC_CR_HSERDY) != RESET)
   \                     ??SetSysClock_1: (+1)
   \   00000034   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   00000036   0x6800             LDR      R0,[R0, #+0]
   \   00000038   0x0380             LSLS     R0,R0,#+14
   \   0000003A   0xD502             BPL.N    ??SetSysClock_2
    366            {
    367              HSEStatus = (uint32_t)0x01;
   \   0000003C   0x2001             MOVS     R0,#+1
   \   0000003E   0x9000             STR      R0,[SP, #+0]
   \   00000040   0xE001             B.N      ??SetSysClock_3
    368            }
    369            else
    370            {
    371              HSEStatus = (uint32_t)0x00;
   \                     ??SetSysClock_2: (+1)
   \   00000042   0x2000             MOVS     R0,#+0
   \   00000044   0x9000             STR      R0,[SP, #+0]
    372            }
    373          
    374            if (HSEStatus == (uint32_t)0x01)
   \                     ??SetSysClock_3: (+1)
   \   00000046   0x9800             LDR      R0,[SP, #+0]
   \   00000048   0x2801             CMP      R0,#+1
   \   0000004A   0xD13E             BNE.N    ??SetSysClock_4
    375            {
    376              /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    377              RCC->APB1ENR |= RCC_APB1ENR_PWREN;
   \   0000004C   0x....             LDR.N    R0,??DataTable2_12  ;; 0x40023840
   \   0000004E   0x6800             LDR      R0,[R0, #+0]
   \   00000050   0xF050 0x5080      ORRS     R0,R0,#0x10000000
   \   00000054   0x....             LDR.N    R1,??DataTable2_12  ;; 0x40023840
   \   00000056   0x6008             STR      R0,[R1, #+0]
    378              PWR->CR |= PWR_CR_VOS;
   \   00000058   0x....             LDR.N    R0,??DataTable2_13  ;; 0x40007000
   \   0000005A   0x6800             LDR      R0,[R0, #+0]
   \   0000005C   0xF450 0x4040      ORRS     R0,R0,#0xC000
   \   00000060   0x....             LDR.N    R1,??DataTable2_13  ;; 0x40007000
   \   00000062   0x6008             STR      R0,[R1, #+0]
    379          
    380              /* HCLK = SYSCLK / 1*/
    381              RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
   \   00000064   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   00000066   0x6800             LDR      R0,[R0, #+0]
   \   00000068   0x....             LDR.N    R1,??DataTable2_2  ;; 0x40023808
   \   0000006A   0x6008             STR      R0,[R1, #+0]
    382                
    383              /* PCLK2 = HCLK / 2*/
    384              RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
   \   0000006C   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   0000006E   0x6800             LDR      R0,[R0, #+0]
   \   00000070   0xF450 0x4000      ORRS     R0,R0,#0x8000
   \   00000074   0x....             LDR.N    R1,??DataTable2_2  ;; 0x40023808
   \   00000076   0x6008             STR      R0,[R1, #+0]
    385              
    386              /* PCLK1 = HCLK / 4*/
    387              RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
   \   00000078   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   0000007A   0x6800             LDR      R0,[R0, #+0]
   \   0000007C   0xF450 0x50A0      ORRS     R0,R0,#0x1400
   \   00000080   0x....             LDR.N    R1,??DataTable2_2  ;; 0x40023808
   \   00000082   0x6008             STR      R0,[R1, #+0]
    388          
    389              /* Configure the main PLL */
    390              RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
    391                             (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
   \   00000084   0x....             LDR.N    R0,??DataTable2_14  ;; 0x7405419
   \   00000086   0x....             LDR.N    R1,??DataTable2_5  ;; 0x40023804
   \   00000088   0x6008             STR      R0,[R1, #+0]
    392          
    393              /* Enable the main PLL */
    394              RCC->CR |= RCC_CR_PLLON;
   \   0000008A   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   0000008C   0x6800             LDR      R0,[R0, #+0]
   \   0000008E   0xF050 0x7080      ORRS     R0,R0,#0x1000000
   \   00000092   0x....             LDR.N    R1,??DataTable2_1  ;; 0x40023800
   \   00000094   0x6008             STR      R0,[R1, #+0]
    395          
    396              /* Wait till the main PLL is ready */
    397              while((RCC->CR & RCC_CR_PLLRDY) == 0)
   \                     ??SetSysClock_5: (+1)
   \   00000096   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   00000098   0x6800             LDR      R0,[R0, #+0]
   \   0000009A   0x0180             LSLS     R0,R0,#+6
   \   0000009C   0xD5FB             BPL.N    ??SetSysClock_5
    398              {
    399              }
    400             
    401              /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    402              FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
   \   0000009E   0xF240 0x7005      MOVW     R0,#+1797
   \   000000A2   0x....             LDR.N    R1,??DataTable2_15  ;; 0x40023c00
   \   000000A4   0x6008             STR      R0,[R1, #+0]
    403          
    404              /* Select the main PLL as system clock source */
    405              RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
   \   000000A6   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   000000A8   0x6800             LDR      R0,[R0, #+0]
   \   000000AA   0x0880             LSRS     R0,R0,#+2
   \   000000AC   0x0080             LSLS     R0,R0,#+2
   \   000000AE   0x....             LDR.N    R1,??DataTable2_2  ;; 0x40023808
   \   000000B0   0x6008             STR      R0,[R1, #+0]
    406              RCC->CFGR |= RCC_CFGR_SW_PLL;
   \   000000B2   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   000000B4   0x6800             LDR      R0,[R0, #+0]
   \   000000B6   0xF050 0x0002      ORRS     R0,R0,#0x2
   \   000000BA   0x....             LDR.N    R1,??DataTable2_2  ;; 0x40023808
   \   000000BC   0x6008             STR      R0,[R1, #+0]
    407          
    408              /* Wait till the main PLL is used as system clock source */
    409              while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
   \                     ??SetSysClock_6: (+1)
   \   000000BE   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   000000C0   0x6800             LDR      R0,[R0, #+0]
   \   000000C2   0xF010 0x000C      ANDS     R0,R0,#0xC
   \   000000C6   0x2808             CMP      R0,#+8
   \   000000C8   0xD1F9             BNE.N    ??SetSysClock_6
    410              {
    411              }
    412            }
    413            else
    414            { /* If HSE fails to start-up, the application will have wrong clock
    415                   configuration. User can add here some code to deal with this error */
    416            }
    417          
    418          }
   \                     ??SetSysClock_4: (+1)
   \   000000CA   0xB002             ADD      SP,SP,#+8
   \   000000CC   0x4770             BX       LR               ;; return

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2:
   \   00000000   0xE000ED88         DC32     0xe000ed88

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_1:
   \   00000000   0x40023800         DC32     0x40023800

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_2:
   \   00000000   0x40023808         DC32     0x40023808

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_3:
   \   00000000   0xFEF6FFFF         DC32     0xfef6ffff

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_4:
   \   00000000   0x24003010         DC32     0x24003010

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_5:
   \   00000000   0x40023804         DC32     0x40023804

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_6:
   \   00000000   0x4002380C         DC32     0x4002380c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_7:
   \   00000000   0xE000ED08         DC32     0xe000ed08

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_8:
   \   00000000   0x00F42400         DC32     0xf42400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_9:
   \   00000000   0x........         DC32     SystemCoreClock

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_10:
   \   00000000   0x017D7840         DC32     0x17d7840

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_11:
   \   00000000   0x........         DC32     AHBPrescTable

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_12:
   \   00000000   0x40023840         DC32     0x40023840

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_13:
   \   00000000   0x40007000         DC32     0x40007000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_14:
   \   00000000   0x07405419         DC32     0x7405419

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_15:
   \   00000000   0x40023C00         DC32     0x40023c00
    419          
    420          /**
    421            * @brief  Setup the external memory controller. Called in startup_stm32f4xx.s 
    422            *          before jump to __main
    423            * @param  None
    424            * @retval None
    425            */ 
    426          #ifdef DATA_IN_ExtSRAM
    427          /**
    428            * @brief  Setup the external memory controller.
    429            *         Called in startup_stm32f4xx.s before jump to main.
    430            *         This function configures the external SRAM mounted on STM324xG_EVAL/STM324x7I boards
    431            *         This SRAM will be used as program data memory (including heap and stack).
    432            * @param  None
    433            * @retval None
    434            */
    435          void SystemInit_ExtMemCtl(void)
    436          {
    437          /*-- GPIOs Configuration -----------------------------------------------------*/
    438          /*
    439           +-------------------+--------------------+------------------+--------------+
    440           +                       SRAM pins assignment                               +
    441           +-------------------+--------------------+------------------+--------------+
    442           | PD0  <-> FMC_D2  | PE0  <-> FMC_NBL0 | PF0  <-> FMC_A0 | PG0 <-> FMC_A10 | 
    443           | PD1  <-> FMC_D3  | PE1  <-> FMC_NBL1 | PF1  <-> FMC_A1 | PG1 <-> FMC_A11 | 
    444           | PD4  <-> FMC_NOE | PE3  <-> FMC_A19  | PF2  <-> FMC_A2 | PG2 <-> FMC_A12 | 
    445           | PD5  <-> FMC_NWE | PE4  <-> FMC_A20  | PF3  <-> FMC_A3 | PG3 <-> FMC_A13 | 
    446           | PD8  <-> FMC_D13 | PE7  <-> FMC_D4   | PF4  <-> FMC_A4 | PG4 <-> FMC_A14 | 
    447           | PD9  <-> FMC_D14 | PE8  <-> FMC_D5   | PF5  <-> FMC_A5 | PG5 <-> FMC_A15 | 
    448           | PD10 <-> FMC_D15 | PE9  <-> FMC_D6   | PF12 <-> FMC_A6 | PG9 <-> FMC_NE2 | 
    449           | PD11 <-> FMC_A16 | PE10 <-> FMC_D7   | PF13 <-> FMC_A7 |-----------------+
    450           | PD12 <-> FMC_A17 | PE11 <-> FMC_D8   | PF14 <-> FMC_A8 | 
    451           | PD13 <-> FMC_A18 | PE12 <-> FMC_D9   | PF15 <-> FMC_A9 | 
    452           | PD14 <-> FMC_D0  | PE13 <-> FMC_D10  |-----------------+
    453           | PD15 <-> FMC_D1  | PE14 <-> FMC_D11  |
    454           |                  | PE15 <-> FMC_D12  |
    455           +------------------+------------------+
    456          */
    457             /* Enable GPIOD, GPIOE, GPIOF and GPIOG interface clock */
    458            RCC->AHB1ENR   |= 0x00000078;
    459            
    460            /* Connect PDx pins to FMC Alternate function */
    461            GPIOD->AFR[0]  = 0x00ccc0cc;
    462            GPIOD->AFR[1]  = 0xcccccccc;
    463            /* Configure PDx pins in Alternate function mode */  
    464            GPIOD->MODER   = 0xaaaa0a8a;
    465            /* Configure PDx pins speed to 100 MHz */  
    466            GPIOD->OSPEEDR = 0xffff0fcf;
    467            /* Configure PDx pins Output type to push-pull */  
    468            GPIOD->OTYPER  = 0x00000000;
    469            /* No pull-up, pull-down for PDx pins */ 
    470            GPIOD->PUPDR   = 0x00000000;
    471          
    472            /* Connect PEx pins to FMC Alternate function */
    473            GPIOE->AFR[0]  = 0xc00cc0cc;
    474            GPIOE->AFR[1]  = 0xcccccccc;
    475            /* Configure PEx pins in Alternate function mode */ 
    476            GPIOE->MODER   = 0xaaaa828a;
    477            /* Configure PEx pins speed to 100 MHz */ 
    478            GPIOE->OSPEEDR = 0xffffc3cf;
    479            /* Configure PEx pins Output type to push-pull */  
    480            GPIOE->OTYPER  = 0x00000000;
    481            /* No pull-up, pull-down for PEx pins */ 
    482            GPIOE->PUPDR   = 0x00000000;
    483          
    484            /* Connect PFx pins to FMC Alternate function */
    485            GPIOF->AFR[0]  = 0x00cccccc;
    486            GPIOF->AFR[1]  = 0xcccc0000;
    487            /* Configure PFx pins in Alternate function mode */   
    488            GPIOF->MODER   = 0xaa000aaa;
    489            /* Configure PFx pins speed to 100 MHz */ 
    490            GPIOF->OSPEEDR = 0xff000fff;
    491            /* Configure PFx pins Output type to push-pull */  
    492            GPIOF->OTYPER  = 0x00000000;
    493            /* No pull-up, pull-down for PFx pins */ 
    494            GPIOF->PUPDR   = 0x00000000;
    495          
    496            /* Connect PGx pins to FMC Alternate function */
    497            GPIOG->AFR[0]  = 0x00cccccc;
    498            GPIOG->AFR[1]  = 0x000000c0;
    499            /* Configure PGx pins in Alternate function mode */ 
    500            GPIOG->MODER   = 0x00085aaa;
    501            /* Configure PGx pins speed to 100 MHz */ 
    502            GPIOG->OSPEEDR = 0x000cafff;
    503            /* Configure PGx pins Output type to push-pull */  
    504            GPIOG->OTYPER  = 0x00000000;
    505            /* No pull-up, pull-down for PGx pins */ 
    506            GPIOG->PUPDR   = 0x00000000;
    507            
    508          /*-- FMC Configuration ------------------------------------------------------*/
    509            /* Enable the FMC interface clock */
    510            RCC->AHB3ENR         |= 0x00000001;
    511          
    512            /* Configure and enable Bank1_SRAM2 */
    513            FMC_Bank1->BTCR[2]  = 0x00001011;
    514            FMC_Bank1->BTCR[3]  = 0x00000201;
    515            FMC_Bank1E->BWTR[2] = 0x0fffffff;
    516          /*
    517            Bank1_SRAM2 is configured as follow:
    518          
    519            NORSRAMTimingStructure.FMC_AddressSetupTime = 1;
    520            NORSRAMTimingStructure.FMC_AddressHoldTime = 0;
    521            NORSRAMTimingStructure.FMC_DataSetupTime = 2;
    522            NORSRAMTimingStructure.FMC_BusTurnAroundDuration = 0;
    523            NORSRAMTimingStructure.FMC_CLKDivision = 0;
    524            NORSRAMTimingStructure.FMC_DataLatency = 0;
    525            NORSRAMTimingStructure.FMC_AccessMode = FMC_AccessMode_A; 
    526          
    527            FMC_NORSRAMInitStructure.FMC_Bank = FMC_Bank1_NORSRAM2;
    528            FMC_NORSRAMInitStructure.FMC_DataAddressMux = FMC_DataAddressMux_Disable;
    529            FMC_NORSRAMInitStructure.FMC_MemoryType = FMC_MemoryType_SRAM;
    530            FMC_NORSRAMInitStructure.FMC_MemoryDataWidth = FMC_MemoryDataWidth_16b;
    531            FMC_NORSRAMInitStructure.FMC_BurstAccessMode = FMC_BurstAccessMode_Disable;
    532            FMC_NORSRAMInitStructure.FMC_AsynchronousWait = FMC_AsynchronousWait_Disable;  
    533            FMC_NORSRAMInitStructure.FMC_WaitSignalPolarity = FMC_WaitSignalPolarity_Low;
    534            FMC_NORSRAMInitStructure.FMC_WrapMode = FMC_WrapMode_Disable;
    535            FMC_NORSRAMInitStructure.FMC_WaitSignalActive = FMC_WaitSignalActive_BeforeWaitState;
    536            FMC_NORSRAMInitStructure.FMC_WriteOperation = FMC_WriteOperation_Enable;
    537            FMC_NORSRAMInitStructure.FMC_WaitSignal = FMC_WaitSignal_Disable;
    538            FMC_NORSRAMInitStructure.FMC_ExtendedMode = FMC_ExtendedMode_Disable;
    539            FMC_NORSRAMInitStructure.FMC_WriteBurst = FMC_WriteBurst_Disable;
    540            FMC_NORSRAMInitStructure.FMC_ContinousClock = FMC_CClock_SyncOnly;
    541            FMC_NORSRAMInitStructure.FMC_ReadWriteTimingStruct = &NORSRAMTimingStructure;
    542            FMC_NORSRAMInitStructure.FMC_WriteTimingStruct = &NORSRAMTimingStructure;
    543          */
    544            
    545          }
    546          #endif /* DATA_IN_ExtSRAM */
    547            
    548          #ifdef DATA_IN_ExtSDRAM
    549          /**
    550            * @brief  Setup the external memory controller.
    551            *         Called in startup_stm32f4xx.s before jump to main.
    552            *         This function configures the external SDRAM mounted on STM324x9I_EVAL board
    553            *         This SDRAM will be used as program data memory (including heap and stack).
    554            * @param  None
    555            * @retval None
    556            */
    557          void SystemInit_ExtMemCtl(void)
    558          {
    559            register uint32_t tmpreg = 0, timeout = 0xFFFF;
    560            register uint32_t index;
    561          
    562            /* Enable GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH and GPIOI interface 
    563                clock */
    564            RCC->AHB1ENR |= 0x000001FC;
    565            
    566            /* Connect PCx pins to FMC Alternate function */
    567            GPIOC->AFR[0]  = 0x0000000c;
    568            GPIOC->AFR[1]  = 0x00007700;
    569            /* Configure PCx pins in Alternate function mode */  
    570            GPIOC->MODER   = 0x00a00002;
    571            /* Configure PCx pins speed to 50 MHz */  
    572            GPIOC->OSPEEDR = 0x00a00002;
    573            /* Configure PCx pins Output type to push-pull */  
    574            GPIOC->OTYPER  = 0x00000000;
    575            /* No pull-up, pull-down for PCx pins */ 
    576            GPIOC->PUPDR   = 0x00500000;
    577            
    578            /* Connect PDx pins to FMC Alternate function */
    579            GPIOD->AFR[0]  = 0x000000CC;
    580            GPIOD->AFR[1]  = 0xCC000CCC;
    581            /* Configure PDx pins in Alternate function mode */  
    582            GPIOD->MODER   = 0xA02A000A;
    583            /* Configure PDx pins speed to 50 MHz */  
    584            GPIOD->OSPEEDR = 0xA02A000A;
    585            /* Configure PDx pins Output type to push-pull */  
    586            GPIOD->OTYPER  = 0x00000000;
    587            /* No pull-up, pull-down for PDx pins */ 
    588            GPIOD->PUPDR   = 0x00000000;
    589          
    590            /* Connect PEx pins to FMC Alternate function */
    591            GPIOE->AFR[0]  = 0xC00000CC;
    592            GPIOE->AFR[1]  = 0xCCCCCCCC;
    593            /* Configure PEx pins in Alternate function mode */ 
    594            GPIOE->MODER   = 0xAAAA800A;
    595            /* Configure PEx pins speed to 50 MHz */ 
    596            GPIOE->OSPEEDR = 0xAAAA800A;
    597            /* Configure PEx pins Output type to push-pull */  
    598            GPIOE->OTYPER  = 0x00000000;
    599            /* No pull-up, pull-down for PEx pins */ 
    600            GPIOE->PUPDR   = 0x00000000;
    601          
    602            /* Connect PFx pins to FMC Alternate function */
    603            GPIOF->AFR[0]  = 0xcccccccc;
    604            GPIOF->AFR[1]  = 0xcccccccc;
    605            /* Configure PFx pins in Alternate function mode */   
    606            GPIOF->MODER   = 0xAA800AAA;
    607            /* Configure PFx pins speed to 50 MHz */ 
    608            GPIOF->OSPEEDR = 0xAA800AAA;
    609            /* Configure PFx pins Output type to push-pull */  
    610            GPIOF->OTYPER  = 0x00000000;
    611            /* No pull-up, pull-down for PFx pins */ 
    612            GPIOF->PUPDR   = 0x00000000;
    613          
    614            /* Connect PGx pins to FMC Alternate function */
    615            GPIOG->AFR[0]  = 0xcccccccc;
    616            GPIOG->AFR[1]  = 0xcccccccc;
    617            /* Configure PGx pins in Alternate function mode */ 
    618            GPIOG->MODER   = 0xaaaaaaaa;
    619            /* Configure PGx pins speed to 50 MHz */ 
    620            GPIOG->OSPEEDR = 0xaaaaaaaa;
    621            /* Configure PGx pins Output type to push-pull */  
    622            GPIOG->OTYPER  = 0x00000000;
    623            /* No pull-up, pull-down for PGx pins */ 
    624            GPIOG->PUPDR   = 0x00000000;
    625            
    626            /* Connect PHx pins to FMC Alternate function */
    627            GPIOH->AFR[0]  = 0x00C0CC00;
    628            GPIOH->AFR[1]  = 0xCCCCCCCC;
    629            /* Configure PHx pins in Alternate function mode */ 
    630            GPIOH->MODER   = 0xAAAA08A0;
    631            /* Configure PHx pins speed to 50 MHz */ 
    632            GPIOH->OSPEEDR = 0xAAAA08A0;
    633            /* Configure PHx pins Output type to push-pull */  
    634            GPIOH->OTYPER  = 0x00000000;
    635            /* No pull-up, pull-down for PHx pins */ 
    636            GPIOH->PUPDR   = 0x00000000;
    637            
    638            /* Connect PIx pins to FMC Alternate function */
    639            GPIOI->AFR[0]  = 0xCCCCCCCC;
    640            GPIOI->AFR[1]  = 0x00000CC0;
    641            /* Configure PIx pins in Alternate function mode */ 
    642            GPIOI->MODER   = 0x0028AAAA;
    643            /* Configure PIx pins speed to 50 MHz */ 
    644            GPIOI->OSPEEDR = 0x0028AAAA;
    645            /* Configure PIx pins Output type to push-pull */  
    646            GPIOI->OTYPER  = 0x00000000;
    647            /* No pull-up, pull-down for PIx pins */ 
    648            GPIOI->PUPDR   = 0x00000000;
    649            
    650          /*-- FMC Configuration ------------------------------------------------------*/
    651            /* Enable the FMC interface clock */
    652            RCC->AHB3ENR |= 0x00000001;
    653            
    654            /* Configure and enable SDRAM bank1 */
    655            FMC_Bank5_6->SDCR[0] = 0x000029D0;
    656            FMC_Bank5_6->SDTR[0] = 0x01115351;      
    657            
    658            /* SDRAM initialization sequence */
    659            /* Clock enable command */
    660            FMC_Bank5_6->SDCMR = 0x00000011; 
    661            tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
    662            while((tmpreg != 0) && (timeout-- > 0))
    663            {
    664              tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
    665            }
    666          
    667            /* Delay */
    668            for (index = 0; index<1000; index++);
    669            
    670            /* PALL command */
    671            FMC_Bank5_6->SDCMR = 0x00000012;           
    672            timeout = 0xFFFF;
    673            while((tmpreg != 0) && (timeout-- > 0))
    674            {
    675              tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
    676            }
    677            
    678            /* Auto refresh command */
    679            FMC_Bank5_6->SDCMR = 0x00000073;
    680            timeout = 0xFFFF;
    681            while((tmpreg != 0) && (timeout-- > 0))
    682            {
    683              tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
    684            }
    685           
    686            /* MRD register program */
    687            FMC_Bank5_6->SDCMR = 0x00046014;
    688            timeout = 0xFFFF;
    689            while((tmpreg != 0) && (timeout-- > 0))
    690            {
    691              tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
    692            } 
    693            
    694            /* Set refresh count */
    695            tmpreg = FMC_Bank5_6->SDRTR;
    696            FMC_Bank5_6->SDRTR = (tmpreg | (0x0000027C<<1));
    697            
    698            /* Disable write protection */
    699            tmpreg = FMC_Bank5_6->SDCR[0]; 
    700            FMC_Bank5_6->SDCR[0] = (tmpreg & 0xFFFFFDFF);
    701          
    702          /*
    703            Bank1_SDRAM is configured as follow:
    704          
    705            FMC_SDRAMTimingInitStructure.FMC_LoadToActiveDelay = 2;      
    706            FMC_SDRAMTimingInitStructure.FMC_ExitSelfRefreshDelay = 6;  
    707            FMC_SDRAMTimingInitStructure.FMC_SelfRefreshTime = 4;        
    708            FMC_SDRAMTimingInitStructure.FMC_RowCycleDelay = 6;         
    709            FMC_SDRAMTimingInitStructure.FMC_WriteRecoveryTime = 2;      
    710            FMC_SDRAMTimingInitStructure.FMC_RPDelay = 2;                
    711            FMC_SDRAMTimingInitStructure.FMC_RCDDelay = 2;               
    712          
    713            FMC_SDRAMInitStructure.FMC_Bank = SDRAM_BANK;
    714            FMC_SDRAMInitStructure.FMC_ColumnBitsNumber = FMC_ColumnBits_Number_8b;
    715            FMC_SDRAMInitStructure.FMC_RowBitsNumber = FMC_RowBits_Number_11b;
    716            FMC_SDRAMInitStructure.FMC_SDMemoryDataWidth = FMC_SDMemory_Width_16b;
    717            FMC_SDRAMInitStructure.FMC_InternalBankNumber = FMC_InternalBank_Number_4;
    718            FMC_SDRAMInitStructure.FMC_CASLatency = FMC_CAS_Latency_3; 
    719            FMC_SDRAMInitStructure.FMC_WriteProtection = FMC_Write_Protection_Disable;
    720            FMC_SDRAMInitStructure.FMC_SDClockPeriod = FMC_SDClock_Period_2;
    721            FMC_SDRAMInitStructure.FMC_ReadBurst = FMC_Read_Burst_disable;
    722            FMC_SDRAMInitStructure.FMC_ReadPipeDelay = FMC_ReadPipe_Delay_1;
    723            FMC_SDRAMInitStructure.FMC_SDRAMTimingStruct = &FMC_SDRAMTimingInitStructure;
    724          */
    725          
    726          }
    727          #endif /* DATA_IN_ExtSDRAM */
    728          
    729          
    730          /**
    731            * @}
    732            */
    733          
    734          /**
    735            * @}
    736            */
    737            
    738          /**
    739            * @}
    740            */    
    741          /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       8   SetSysClock
       0   SystemCoreClockUpdate
       8   SystemInit
         8   -> SetSysClock


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable2
       4  ??DataTable2_1
       4  ??DataTable2_10
       4  ??DataTable2_11
       4  ??DataTable2_12
       4  ??DataTable2_13
       4  ??DataTable2_14
       4  ??DataTable2_15
       4  ??DataTable2_2
       4  ??DataTable2_3
       4  ??DataTable2_4
       4  ??DataTable2_5
       4  ??DataTable2_6
       4  ??DataTable2_7
       4  ??DataTable2_8
       4  ??DataTable2_9
      16  AHBPrescTable
     206  SetSysClock
       4  SystemCoreClock
     154  SystemCoreClockUpdate
      82  SystemInit

 
  20 bytes in section .data
 506 bytes in section .text
 
 506 bytes of CODE memory
  20 bytes of DATA memory

Errors: none
Warnings: none
