# compile vhdl design source files
vhdl xil_defaultlib  "../../../kcpsm6.srcs/sources_1/imports/kcpsm6/Rom_program.vhd"
vhdl xil_defaultlib  "../../../kcpsm6.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd"
vhdl xil_defaultlib  "../../../kcpsm6.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd"
vhdl xil_defaultlib  "../../../kcpsm6.srcs/sim_1/new/testb_main.vhd"

# Do not sort compile order
nosort
