###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 16:14:43 2016
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTSHold -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[27] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[27] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [27]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.648
  Slack Time                    0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.001
     = Beginpoint Arrival Time            0.601
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [27] ^ |         | 0.007 |       |   0.601 |    0.182 | 
     | U4585                           | D ^ -> Y v                   | AOI22X1 | 0.004 | 0.016 |   0.617 |    0.197 | 
     | U2686                           | A v -> Y v                   | AND2X1  | 0.005 | 0.030 |   0.647 |    0.228 | 
     | U2685                           | A v -> Y ^                   | INVX1   | 0.478 | 0.001 |   0.648 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[27] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.648 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.419 | 
     | \tx_core/tx_rs/crc_tx_d_reg[27] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.419 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[29] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[29] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [29]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.648
  Slack Time                    0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.002
     = Beginpoint Arrival Time            0.602
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [29] ^ |         | 0.000 |       |   0.602 |    0.183 | 
     | U4611                           | D ^ -> Y v                   | AOI22X1 | 0.002 | 0.014 |   0.616 |    0.197 | 
     | U2704                           | A v -> Y v                   | AND2X1  | 0.007 | 0.031 |   0.647 |    0.228 | 
     | U2703                           | A v -> Y ^                   | INVX1   | 0.478 | 0.001 |   0.648 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[29] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.648 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.419 | 
     | \tx_core/tx_rs/crc_tx_d_reg[29] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.419 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[5] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [5]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.648
  Slack Time                    0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.603
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [5] ^ |         | 0.002 |       |   0.603 |    0.184 | 
     | U4617                          | D ^ -> Y v                  | AOI22X1 | 0.002 | 0.014 |   0.618 |    0.198 | 
     | U2710                          | A v -> Y v                  | AND2X1  | 0.006 | 0.030 |   0.648 |    0.229 | 
     | U2709                          | A v -> Y ^                  | INVX1   | 0.478 | 0.000 |   0.648 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[5] | D ^                         | DFFSR   | 0.478 | 0.000 |   0.648 |    0.229 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.419 | 
     | \tx_core/tx_rs/crc_tx_d_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.419 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[25] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[25] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [25]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.649
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.603
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [25] ^ |         | 0.001 |       |   0.603 |    0.183 | 
     | U4556                           | D ^ -> Y v                   | AOI22X1 | 0.002 | 0.014 |   0.617 |    0.197 | 
     | U2670                           | A v -> Y v                   | AND2X1  | 0.005 | 0.030 |   0.647 |    0.227 | 
     | U2669                           | A v -> Y ^                   | INVX1   | 0.478 | 0.002 |   0.649 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[25] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.649 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.420 | 
     | \tx_core/tx_rs/crc_tx_d_reg[25] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.420 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[28] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[28] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [28]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.650
  Slack Time                    0.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.002
     = Beginpoint Arrival Time            0.602
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [28] ^ |         | 0.008 |       |   0.602 |    0.181 | 
     | U4601                           | D ^ -> Y v                   | AOI22X1 | 0.004 | 0.016 |   0.618 |    0.197 | 
     | U2701                           | A v -> Y v                   | AND2X1  | 0.006 | 0.031 |   0.648 |    0.228 | 
     | U2700                           | A v -> Y ^                   | INVX1   | 0.478 | 0.001 |   0.649 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[28] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.650 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.421 | 
     | \tx_core/tx_rs/crc_tx_d_reg[28] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.421 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[20] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[20] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [20]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.650
  Slack Time                    0.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.603
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [20] ^ |         | 0.001 |       |   0.603 |    0.182 | 
     | U4595                           | D ^ -> Y v                   | AOI22X1 | 0.003 | 0.014 |   0.617 |    0.196 | 
     | U2695                           | A v -> Y v                   | AND2X1  | 0.006 | 0.031 |   0.648 |    0.227 | 
     | U2694                           | A v -> Y ^                   | INVX1   | 0.478 | 0.002 |   0.650 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[20] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.650 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.421 | 
     | \tx_core/tx_rs/crc_tx_d_reg[20] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.421 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[16] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[16] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [16]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.650
  Slack Time                    0.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.604
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [16] ^ |         | 0.003 |       |   0.604 |    0.183 | 
     | U4548                           | D ^ -> Y v                   | AOI22X1 | 0.002 | 0.014 |   0.618 |    0.197 | 
     | U2663                           | A v -> Y v                   | AND2X1  | 0.006 | 0.031 |   0.649 |    0.228 | 
     | U2662                           | A v -> Y ^                   | INVX1   | 0.478 | 0.001 |   0.650 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[16] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.650 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.421 | 
     | \tx_core/tx_rs/crc_tx_d_reg[16] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.421 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[26] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[26] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [26]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.650
  Slack Time                    0.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.603
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [26] ^ |         | 0.001 |       |   0.603 |    0.182 | 
     | U4570                           | D ^ -> Y v                   | AOI22X1 | 0.002 | 0.014 |   0.617 |    0.196 | 
     | U2678                           | A v -> Y v                   | AND2X1  | 0.007 | 0.031 |   0.649 |    0.227 | 
     | U2677                           | A v -> Y ^                   | INVX1   | 0.478 | 0.002 |   0.650 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[26] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.650 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.421 | 
     | \tx_core/tx_rs/crc_tx_d_reg[26] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.421 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[3] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [3]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.650
  Slack Time                    0.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.604
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [3] ^ |         | 0.002 |       |   0.604 |    0.182 | 
     | U4591                          | D ^ -> Y v                  | AOI22X1 | 0.003 | 0.015 |   0.618 |    0.197 | 
     | U2692                          | A v -> Y v                  | AND2X1  | 0.006 | 0.031 |   0.649 |    0.228 | 
     | U2691                          | A v -> Y ^                  | INVX1   | 0.478 | 0.001 |   0.650 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[3] | D ^                         | DFFSR   | 0.478 | 0.000 |   0.650 |    0.229 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.421 | 
     | \tx_core/tx_rs/crc_tx_d_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.421 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [4]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.650
  Slack Time                    0.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.604
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [4] ^ |         | 0.003 |       |   0.604 |    0.183 | 
     | U4599                          | D ^ -> Y v                  | AOI22X1 | 0.004 | 0.015 |   0.619 |    0.198 | 
     | U2699                          | A v -> Y v                  | AND2X1  | 0.005 | 0.030 |   0.650 |    0.228 | 
     | U2698                          | A v -> Y ^                  | INVX1   | 0.478 | 0.001 |   0.650 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[4] | D ^                         | DFFSR   | 0.478 | 0.000 |   0.650 |    0.229 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.421 | 
     | \tx_core/tx_rs/crc_tx_d_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.421 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[10] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[10] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [10]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.651
  Slack Time                    0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.604
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [10] ^ |         | 0.004 |       |   0.604 |    0.183 | 
     | U4574                           | D ^ -> Y v                   | AOI22X1 | 0.003 | 0.015 |   0.619 |    0.198 | 
     | U2682                           | A v -> Y v                   | AND2X1  | 0.005 | 0.030 |   0.650 |    0.228 | 
     | U2681                           | A v -> Y ^                   | INVX1   | 0.478 | 0.001 |   0.650 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[10] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.651 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.422 | 
     | \tx_core/tx_rs/crc_tx_d_reg[10] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.422 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[14] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[14] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [14]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.651
  Slack Time                    0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.605
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [14] ^ |         | 0.004 |       |   0.605 |    0.183 | 
     | U4625                           | D ^ -> Y v                   | AOI22X1 | 0.003 | 0.015 |   0.620 |    0.198 | 
     | U2714                           | A v -> Y v                   | AND2X1  | 0.005 | 0.030 |   0.650 |    0.229 | 
     | U2713                           | A v -> Y ^                   | INVX1   | 0.478 | 0.000 |   0.651 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[14] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.651 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.422 | 
     | \tx_core/tx_rs/crc_tx_d_reg[14] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.422 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[22] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[22] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [22]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.651
  Slack Time                    0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.604
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [22] ^ |         | 0.002 |       |   0.604 |    0.182 | 
     | U4623                           | D ^ -> Y v                   | AOI22X1 | 0.003 | 0.015 |   0.619 |    0.197 | 
     | U2712                           | A v -> Y v                   | AND2X1  | 0.006 | 0.031 |   0.649 |    0.228 | 
     | U2711                           | A v -> Y ^                   | INVX1   | 0.478 | 0.001 |   0.651 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[22] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.651 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.422 | 
     | \tx_core/tx_rs/crc_tx_d_reg[22] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.422 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[13] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[13] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [13]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.651
  Slack Time                    0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.605
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [13] ^ |         | 0.005 |       |   0.605 |    0.183 | 
     | U4615                           | D ^ -> Y v                   | AOI22X1 | 0.003 | 0.015 |   0.620 |    0.198 | 
     | U2708                           | A v -> Y v                   | AND2X1  | 0.005 | 0.030 |   0.650 |    0.228 | 
     | U2707                           | A v -> Y ^                   | INVX1   | 0.478 | 0.001 |   0.651 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[13] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.651 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.422 | 
     | \tx_core/tx_rs/crc_tx_d_reg[13] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.422 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[24] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[24] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [24]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.651
  Slack Time                    0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.604
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [24] ^ |         | 0.002 |       |   0.604 |    0.182 | 
     | U4546                           | D ^ -> Y v                   | AOI22X1 | 0.002 | 0.014 |   0.618 |    0.196 | 
     | U2661                           | A v -> Y v                   | AND2X1  | 0.006 | 0.031 |   0.649 |    0.227 | 
     | U2660                           | A v -> Y ^                   | INVX1   | 0.478 | 0.002 |   0.651 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[24] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.651 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.422 | 
     | \tx_core/tx_rs/crc_tx_d_reg[24] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.422 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[11] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[11] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [11]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.651
  Slack Time                    0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.604
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [11] ^ |         | 0.004 |       |   0.604 |    0.182 | 
     | U4589                           | D ^ -> Y v                   | AOI22X1 | 0.002 | 0.015 |   0.619 |    0.197 | 
     | U2690                           | A v -> Y v                   | AND2X1  | 0.006 | 0.030 |   0.649 |    0.227 | 
     | U2689                           | A v -> Y ^                   | INVX1   | 0.478 | 0.002 |   0.651 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[11] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.651 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.422 | 
     | \tx_core/tx_rs/crc_tx_d_reg[11] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.422 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[23] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[23] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [23]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.652
  Slack Time                    0.423
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.604
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [23] ^ |         | 0.003 |       |   0.604 |    0.181 | 
     | U4637                           | D ^ -> Y v                   | AOI22X1 | 0.002 | 0.014 |   0.618 |    0.195 | 
     | U2723                           | A v -> Y v                   | AND2X1  | 0.007 | 0.031 |   0.650 |    0.226 | 
     | U2722                           | A v -> Y ^                   | INVX1   | 0.478 | 0.002 |   0.652 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[23] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.652 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.423 | 
     | \tx_core/tx_rs/crc_tx_d_reg[23] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.423 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[6] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[6] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [6]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.652
  Slack Time                    0.423
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.605
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [6] ^ |         | 0.005 |       |   0.605 |    0.182 | 
     | U4627                          | D ^ -> Y v                  | AOI22X1 | 0.003 | 0.015 |   0.621 |    0.197 | 
     | U2716                          | A v -> Y v                  | AND2X1  | 0.006 | 0.030 |   0.651 |    0.228 | 
     | U2715                          | A v -> Y ^                  | INVX1   | 0.478 | 0.001 |   0.652 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[6] | D ^                         | DFFSR   | 0.478 | 0.000 |   0.652 |    0.229 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.423 | 
     | \tx_core/tx_rs/crc_tx_d_reg[6] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.423 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[19] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[19] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [19]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.653
  Slack Time                    0.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.604
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [19] ^ |         | 0.004 |       |   0.604 |    0.181 | 
     | U4587                           | D ^ -> Y v                   | AOI22X1 | 0.003 | 0.015 |   0.619 |    0.196 | 
     | U2688                           | A v -> Y v                   | AND2X1  | 0.007 | 0.031 |   0.651 |    0.227 | 
     | U2687                           | A v -> Y ^                   | INVX1   | 0.478 | 0.002 |   0.652 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[19] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.653 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.424 | 
     | \tx_core/tx_rs/crc_tx_d_reg[19] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.424 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[15] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[15] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [15]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.653
  Slack Time                    0.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.605
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [15] ^ |         | 0.004 |       |   0.605 |    0.181 | 
     | U4639                           | D ^ -> Y v                   | AOI22X1 | 0.004 | 0.016 |   0.621 |    0.197 | 
     | U2725                           | A v -> Y v                   | AND2X1  | 0.006 | 0.031 |   0.651 |    0.228 | 
     | U2724                           | A v -> Y ^                   | INVX1   | 0.478 | 0.001 |   0.653 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[15] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.653 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.424 | 
     | \tx_core/tx_rs/crc_tx_d_reg[15] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.424 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[30] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[30] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [30]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.653
  Slack Time                    0.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.605
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [30] ^ |         | 0.005 |       |   0.605 |    0.181 | 
     | U4629                           | D ^ -> Y v                   | AOI22X1 | 0.002 | 0.014 |   0.620 |    0.196 | 
     | U2718                           | A v -> Y v                   | AND2X1  | 0.006 | 0.030 |   0.650 |    0.226 | 
     | U2717                           | A v -> Y ^                   | INVX1   | 0.478 | 0.003 |   0.653 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[30] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.653 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.424 | 
     | \tx_core/tx_rs/crc_tx_d_reg[30] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.424 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[31] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[31] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [31]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.653
  Slack Time                    0.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.001
     = Beginpoint Arrival Time            0.601
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [31] ^ |         | 0.008 |       |   0.601 |    0.177 | 
     | U4635                           | D ^ -> Y v                   | AOI22X1 | 0.004 | 0.016 |   0.617 |    0.193 | 
     | U2721                           | A v -> Y v                   | AND2X1  | 0.010 | 0.034 |   0.651 |    0.227 | 
     | U2720                           | A v -> Y ^                   | INVX1   | 0.478 | 0.002 |   0.653 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[31] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.653 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.424 | 
     | \tx_core/tx_rs/crc_tx_d_reg[31] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.424 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[7] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[7] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [7]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.653
  Slack Time                    0.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.605
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [7] ^ |         | 0.005 |       |   0.605 |    0.181 | 
     | U4641                          | D ^ -> Y v                  | AOI22X1 | 0.002 | 0.015 |   0.620 |    0.196 | 
     | U2727                          | A v -> Y v                  | AND2X1  | 0.005 | 0.030 |   0.650 |    0.226 | 
     | U2726                          | A v -> Y ^                  | INVX1   | 0.478 | 0.003 |   0.653 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[7] | D ^                         | DFFSR   | 0.478 | 0.000 |   0.653 |    0.229 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.424 | 
     | \tx_core/tx_rs/crc_tx_d_reg[7] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.424 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[8] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[8] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [8]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.654
  Slack Time                    0.425
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [8] ^ |         | 0.007 |       |   0.607 |    0.182 | 
     | U4550                          | D ^ -> Y v                  | AOI22X1 | 0.003 | 0.016 |   0.623 |    0.198 | 
     | U2665                          | A v -> Y v                  | AND2X1  | 0.005 | 0.030 |   0.653 |    0.228 | 
     | U2664                          | A v -> Y ^                  | INVX1   | 0.478 | 0.001 |   0.654 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[8] | D ^                         | DFFSR   | 0.478 | 0.000 |   0.654 |    0.229 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.425 | 
     | \tx_core/tx_rs/crc_tx_d_reg[8] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.425 | 
     +--------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[2] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[2] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [2]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.654
  Slack Time                    0.425
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [2] ^ |         | 0.007 |       |   0.607 |    0.182 | 
     | U4576                          | D ^ -> Y v                  | AOI22X1 | 0.003 | 0.016 |   0.623 |    0.198 | 
     | U2684                          | A v -> Y v                  | AND2X1  | 0.005 | 0.030 |   0.653 |    0.228 | 
     | U2683                          | A v -> Y ^                  | INVX1   | 0.478 | 0.001 |   0.654 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[2] | D ^                         | DFFSR   | 0.478 | 0.000 |   0.654 |    0.229 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.425 | 
     | \tx_core/tx_rs/crc_tx_d_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.425 | 
     +--------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [1]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.654
  Slack Time                    0.425
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.606
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [1] ^ |         | 0.007 |       |   0.606 |    0.181 | 
     | U4554                          | D ^ -> Y v                  | AOI22X1 | 0.003 | 0.016 |   0.622 |    0.197 | 
     | U2668                          | A v -> Y v                  | AND2X1  | 0.006 | 0.031 |   0.653 |    0.227 | 
     | U2667                          | A v -> Y ^                  | INVX1   | 0.478 | 0.002 |   0.654 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[1] | D ^                         | DFFSR   | 0.478 | 0.000 |   0.654 |    0.229 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.425 | 
     | \tx_core/tx_rs/crc_tx_d_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.425 | 
     +--------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[0] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [0]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.654
  Slack Time                    0.425
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.605
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [0] ^ |         | 0.005 |       |   0.605 |    0.180 | 
     | U4542                          | D ^ -> Y v                  | AOI22X1 | 0.003 | 0.015 |   0.621 |    0.195 | 
     | U2659                          | A v -> Y v                  | AND2X1  | 0.006 | 0.031 |   0.651 |    0.226 | 
     | U2658                          | A v -> Y ^                  | INVX1   | 0.478 | 0.003 |   0.654 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[0] | D ^                         | DFFSR   | 0.478 | 0.000 |   0.654 |    0.229 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.425 | 
     | \tx_core/tx_rs/crc_tx_d_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.425 | 
     +--------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[21] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[21] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [21]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.655
  Slack Time                    0.426
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.607
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [21] ^ |         | 0.008 |       |   0.607 |    0.181 | 
     | U4613                           | D ^ -> Y v                   | AOI22X1 | 0.004 | 0.017 |   0.624 |    0.198 | 
     | U2706                           | A v -> Y v                   | AND2X1  | 0.005 | 0.030 |   0.654 |    0.228 | 
     | U2705                           | A v -> Y ^                   | INVX1   | 0.478 | 0.001 |   0.655 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[21] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.655 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.426 | 
     | \tx_core/tx_rs/crc_tx_d_reg[21] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.426 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[12] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[12] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [12]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.655
  Slack Time                    0.426
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.607
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [12] ^ |         | 0.008 |       |   0.607 |    0.181 | 
     | U4597                           | D ^ -> Y v                   | AOI22X1 | 0.003 | 0.016 |   0.623 |    0.197 | 
     | U2697                           | A v -> Y v                   | AND2X1  | 0.006 | 0.031 |   0.654 |    0.228 | 
     | U2696                           | A v -> Y ^                   | INVX1   | 0.478 | 0.001 |   0.655 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[12] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.655 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.426 | 
     | \tx_core/tx_rs/crc_tx_d_reg[12] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.426 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[9] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[9] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [9]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.656
  Slack Time                    0.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.608
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [9] ^ |         | 0.009 |       |   0.608 |    0.181 | 
     | U4560                          | D ^ -> Y v                  | AOI22X1 | 0.003 | 0.016 |   0.624 |    0.198 | 
     | U2674                          | A v -> Y v                  | AND2X1  | 0.005 | 0.030 |   0.654 |    0.228 | 
     | U2673                          | A v -> Y ^                  | INVX1   | 0.478 | 0.001 |   0.655 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[9] | D ^                         | DFFSR   | 0.478 | 0.000 |   0.656 |    0.229 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.427 | 
     | \tx_core/tx_rs/crc_tx_d_reg[9] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.427 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[17] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[17] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [17]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.656
  Slack Time                    0.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.608
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [17] ^ |         | 0.008 |       |   0.608 |    0.180 | 
     | U4558                           | D ^ -> Y v                   | AOI22X1 | 0.003 | 0.016 |   0.624 |    0.196 | 
     | U2672                           | A v -> Y v                   | AND2X1  | 0.006 | 0.031 |   0.655 |    0.227 | 
     | U2671                           | A v -> Y ^                   | INVX1   | 0.478 | 0.002 |   0.656 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[17] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.656 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.427 | 
     | \tx_core/tx_rs/crc_tx_d_reg[17] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.427 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[18] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[18] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [18]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.657
  Slack Time                    0.428
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.609
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [18] ^ |         | 0.011 |       |   0.609 |    0.181 | 
     | U4572                           | D ^ -> Y v                   | AOI22X1 | 0.003 | 0.017 |   0.626 |    0.198 | 
     | U2680                           | A v -> Y v                   | AND2X1  | 0.005 | 0.030 |   0.656 |    0.228 | 
     | U2679                           | A v -> Y ^                   | INVX1   | 0.478 | 0.001 |   0.657 |    0.229 | 
     | \tx_core/tx_rs/crc_tx_d_reg[18] | D ^                          | DFFSR   | 0.478 | 0.000 |   0.657 |    0.229 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.428 | 
     | \tx_core/tx_rs/crc_tx_d_reg[18] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.428 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[29] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[29] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo2.f0_rdata [29]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.658
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.005
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo2.f0_rdata [29] ^ |         | 0.478 |       |   0.595 |    0.167 | 
     | \tx_core/axi_master /U4028           | B ^ -> Y ^                     | AND2X1  | 0.018 | 0.014 |   0.609 |    0.181 | 
     | U4784                                | D ^ -> Y v                     | AOI22X1 | 0.004 | 0.018 |   0.628 |    0.199 | 
     | U1840                                | A v -> Y v                     | AND2X1  | 0.005 | 0.030 |   0.658 |    0.229 | 
     | U2344                                | A v -> Y ^                     | INVX1   | 0.478 | 0.000 |   0.658 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[29] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.658 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.429 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[29] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.429 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[31] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[31] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo2.f0_rdata [31]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.661
  Slack Time                    0.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.005
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo2.f0_rdata [31] ^ |         | 0.478 |       |   0.595 |    0.164 | 
     | \tx_core/axi_master /U4030           | B ^ -> Y ^                     | AND2X1  | 0.018 | 0.015 |   0.610 |    0.178 | 
     | U4802                                | D ^ -> Y v                     | AOI22X1 | 0.005 | 0.019 |   0.629 |    0.197 | 
     | U1795                                | A v -> Y v                     | AND2X1  | 0.006 | 0.031 |   0.660 |    0.228 | 
     | U2346                                | A v -> Y ^                     | INVX1   | 0.478 | 0.001 |   0.661 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[31] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.661 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.432 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[31] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.432 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[59] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[59] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo1.f0_rdata [59]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.667
  Slack Time                    0.438
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.004
     = Beginpoint Arrival Time            0.596
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo1.f0_rdata [59] ^ |         | 0.478 |       |   0.596 |    0.159 | 
     | \tx_core/axi_master /U3994           | B ^ -> Y ^                     | AND2X1  | 0.021 | 0.016 |   0.613 |    0.175 | 
     | U4763                                | D ^ -> Y v                     | AOI22X1 | 0.006 | 0.020 |   0.632 |    0.195 | 
     | U1833                                | A v -> Y v                     | AND2X1  | 0.008 | 0.033 |   0.665 |    0.228 | 
     | U2743                                | A v -> Y ^                     | INVX1   | 0.478 | 0.001 |   0.667 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[59] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.667 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.438 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[59] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.438 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[27] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[27] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo0.f0_rdata [27]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.668
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.004
     = Beginpoint Arrival Time            0.596
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo0.f0_rdata [27] ^ |         | 0.478 |       |   0.596 |    0.157 | 
     | \tx_core/axi_master /U4106           | B ^ -> Y ^                     | AND2X1  | 0.015 | 0.012 |   0.609 |    0.169 | 
     | U4766                                | B ^ -> Y v                     | AOI22X1 | 0.004 | 0.029 |   0.638 |    0.198 | 
     | U1818                                | A v -> Y v                     | AND2X1  | 0.005 | 0.030 |   0.668 |    0.228 | 
     | U2342                                | A v -> Y ^                     | INVX1   | 0.478 | 0.000 |   0.668 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[27] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.668 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.439 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[27] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.439 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[47] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[47] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo2.f0_rdata [47]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.668
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.004
     = Beginpoint Arrival Time            0.596
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo2.f0_rdata [47] ^ |         | 0.478 |       |   0.596 |    0.156 | 
     | \tx_core/axi_master /U4046           | B ^ -> Y ^                     | AND2X1  | 0.020 | 0.016 |   0.612 |    0.172 | 
     | U4672                                | D ^ -> Y v                     | AOI22X1 | 0.010 | 0.023 |   0.634 |    0.195 | 
     | U1781                                | A v -> Y v                     | AND2X1  | 0.007 | 0.032 |   0.667 |    0.227 | 
     | U2335                                | A v -> Y ^                     | INVX1   | 0.478 | 0.002 |   0.668 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[47] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.668 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.439 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[47] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.439 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin \tx_core/axi_slave/w_dch_cur_state_reg[1] /CLK 
Endpoint:   \tx_core/axi_slave/w_dch_cur_state_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \memif_swchaddr.f0_rdata [35]                (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.670
  Slack Time                    0.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.608
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |               Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                                 |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+---------------------------------+---------+-------+-------+---------+----------| 
     |                                           | \memif_swchaddr.f0_rdata [35] ^ |         | 0.009 |       |   0.608 |    0.167 | 
     | U4356                                     | C ^ -> Y v                      | NAND3X1 | 0.012 | 0.015 |   0.623 |    0.182 | 
     | U2639                                     | B v -> Y v                      | AND2X1  | 0.008 | 0.045 |   0.668 |    0.227 | 
     | U2638                                     | A v -> Y ^                      | INVX1   | 0.478 | 0.002 |   0.670 |    0.229 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[1] | D ^                             | DFFSR   | 0.478 | 0.000 |   0.670 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.441 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.441 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[28] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[28] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo0.f0_rdata [28]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.671
  Slack Time                    0.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.005
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo0.f0_rdata [28] ^ |         | 0.478 |       |   0.595 |    0.154 | 
     | \tx_core/axi_master /U4107           | B ^ -> Y ^                     | AND2X1  | 0.017 | 0.014 |   0.609 |    0.168 | 
     | U4775                                | B ^ -> Y v                     | AOI22X1 | 0.005 | 0.030 |   0.640 |    0.198 | 
     | U1849                                | A v -> Y v                     | AND2X1  | 0.005 | 0.030 |   0.670 |    0.228 | 
     | U2343                                | A v -> Y ^                     | INVX1   | 0.478 | 0.001 |   0.671 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[28] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.671 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.442 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[28] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.442 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[39] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[39] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo2.f0_rdata [39]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.671
  Slack Time                    0.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.005
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo2.f0_rdata [39] ^ |         | 0.478 |       |   0.595 |    0.153 | 
     | \tx_core/axi_master /U4038           | B ^ -> Y ^                     | AND2X1  | 0.018 | 0.015 |   0.610 |    0.167 | 
     | U4686                                | D ^ -> Y v                     | AOI22X1 | 0.005 | 0.019 |   0.628 |    0.186 | 
     | U1804                                | B v -> Y v                     | AND2X1  | 0.005 | 0.042 |   0.671 |    0.228 | 
     | U2733                                | A v -> Y ^                     | INVX1   | 0.478 | 0.001 |   0.671 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[39] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.671 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.442 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[39] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.442 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[38] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[38] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo2.f0_rdata [38]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.671
  Slack Time                    0.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.005
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo2.f0_rdata [38] ^ |         | 0.478 |       |   0.595 |    0.153 | 
     | \tx_core/axi_master /U4037           | B ^ -> Y ^                     | AND2X1  | 0.018 | 0.014 |   0.609 |    0.167 | 
     | U4864                                | D ^ -> Y v                     | AOI22X1 | 0.005 | 0.019 |   0.628 |    0.186 | 
     | U1802                                | B v -> Y v                     | AND2X1  | 0.005 | 0.042 |   0.670 |    0.228 | 
     | U2758                                | A v -> Y ^                     | INVX1   | 0.478 | 0.001 |   0.671 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[38] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.671 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.442 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[38] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.442 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[5] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo2.f0_rdata [5]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.672
  Slack Time                    0.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.004
     = Beginpoint Arrival Time            0.596
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                               |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \memif_pdfifo2.f0_rdata [5] ^ |         | 0.478 |       |   0.596 |    0.154 | 
     | \tx_core/axi_master /U4004          | B ^ -> Y ^                    | AND2X1  | 0.015 | 0.013 |   0.609 |    0.167 | 
     | U4680                               | D ^ -> Y v                    | AOI22X1 | 0.005 | 0.018 |   0.627 |    0.184 | 
     | U2339                               | B v -> Y v                    | AND2X1  | 0.006 | 0.043 |   0.670 |    0.227 | 
     | U2340                               | A v -> Y ^                    | INVX1   | 0.478 | 0.002 |   0.671 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[5] | D ^                           | DFFSR   | 0.478 | 0.000 |   0.672 |    0.229 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.443 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.443 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[36] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[36] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo2.f0_rdata [36]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.672
  Slack Time                    0.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.005
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo2.f0_rdata [36] ^ |         | 0.478 |       |   0.595 |    0.152 | 
     | \tx_core/axi_master /U4035           | B ^ -> Y ^                     | AND2X1  | 0.019 | 0.015 |   0.610 |    0.167 | 
     | U4856                                | D ^ -> Y v                     | AOI22X1 | 0.004 | 0.018 |   0.628 |    0.185 | 
     | U1803                                | B v -> Y v                     | AND2X1  | 0.006 | 0.043 |   0.671 |    0.228 | 
     | U2756                                | A v -> Y ^                     | INVX1   | 0.478 | 0.001 |   0.672 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[36] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.672 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.443 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[36] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.443 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin \tx_core/tx_rs/pkt_ctrl_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_rs/pkt_ctrl_d_reg[4] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_pcfifo2.f0_rdata [4]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.673
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.004
     = Beginpoint Arrival Time            0.596
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                  | \memif_pcfifo2.f0_rdata [4] ^ |         | 0.478 |       |   0.596 |    0.152 | 
     | \tx_core/axi_master /U3923       | B ^ -> Y ^                    | AND2X1  | 0.017 | 0.014 |   0.610 |    0.166 | 
     | U4448                            | D ^ -> Y v                    | AOI22X1 | 0.005 | 0.019 |   0.629 |    0.185 | 
     | U1797                            | B v -> Y v                    | AND2X1  | 0.005 | 0.042 |   0.671 |    0.227 | 
     | U2307                            | A v -> Y ^                    | INVX1   | 0.478 | 0.002 |   0.673 |    0.229 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[4] | D ^                           | DFFSR   | 0.478 | 0.000 |   0.673 |    0.229 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |              |       |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.444 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.444 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin \tx_core/tx_rs/pkt_ctrl_d_reg[3] /CLK 
Endpoint:   \tx_core/tx_rs/pkt_ctrl_d_reg[3] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_pcfifo2.f0_rdata [3]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.673
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.005
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                  | \memif_pcfifo2.f0_rdata [3] ^ |         | 0.478 |       |   0.595 |    0.151 | 
     | \tx_core/axi_master /U3922       | B ^ -> Y ^                    | AND2X1  | 0.018 | 0.014 |   0.609 |    0.165 | 
     | U4442                            | D ^ -> Y v                    | AOI22X1 | 0.006 | 0.020 |   0.629 |    0.185 | 
     | U1782                            | B v -> Y v                    | AND2X1  | 0.005 | 0.042 |   0.671 |    0.227 | 
     | U2648                            | A v -> Y ^                    | INVX1   | 0.478 | 0.002 |   0.673 |    0.229 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[3] | D ^                           | DFFSR   | 0.478 | 0.000 |   0.673 |    0.229 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |              |       |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.444 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.444 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[53] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[53] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo0.f0_rdata [53]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.674
  Slack Time                    0.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.004
     = Beginpoint Arrival Time            0.596
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo0.f0_rdata [53] ^ |         | 0.478 |       |   0.596 |    0.150 | 
     | \tx_core/axi_master /U4132           | B ^ -> Y ^                     | AND2X1  | 0.017 | 0.014 |   0.609 |    0.164 | 
     | U4608                                | B ^ -> Y v                     | AOI22X1 | 0.009 | 0.033 |   0.642 |    0.197 | 
     | U1813                                | A v -> Y v                     | AND2X1  | 0.005 | 0.031 |   0.673 |    0.228 | 
     | U2322                                | A v -> Y ^                     | INVX1   | 0.478 | 0.001 |   0.674 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[53] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.674 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.445 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[53] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.445 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[21] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[21] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo2.f0_rdata [21]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.675
  Slack Time                    0.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.004
     = Beginpoint Arrival Time            0.596
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo2.f0_rdata [21] ^ |         | 0.478 |       |   0.596 |    0.150 | 
     | \tx_core/axi_master /U4020           | B ^ -> Y ^                     | AND2X1  | 0.018 | 0.014 |   0.610 |    0.164 | 
     | U4610                                | D ^ -> Y v                     | AOI22X1 | 0.008 | 0.021 |   0.631 |    0.185 | 
     | U1831                                | B v -> Y v                     | AND2X1  | 0.006 | 0.043 |   0.674 |    0.228 | 
     | U2702                                | A v -> Y ^                     | INVX1   | 0.478 | 0.001 |   0.675 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[21] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.675 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.446 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[21] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.446 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[37] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[37] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo1.f0_rdata [37]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.676
  Slack Time                    0.447
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.005
     = Beginpoint Arrival Time            0.595
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo1.f0_rdata [37] ^ |         | 0.478 |       |   0.595 |    0.148 | 
     | \tx_core/axi_master /U3972           | B ^ -> Y ^                     | AND2X1  | 0.017 | 0.014 |   0.609 |    0.162 | 
     | U4681                                | D ^ -> Y v                     | AOI22X1 | 0.003 | 0.018 |   0.627 |    0.180 | 
     | U1801                                | A v -> Y v                     | AND2X1  | 0.005 | 0.030 |   0.657 |    0.210 | 
     | U2731                                | A v -> Y ^                     | INVX1   | 0.478 | 0.019 |   0.676 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[37] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.676 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.447 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[37] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.447 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[26] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[26] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo0.f0_rdata [26]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.680
  Slack Time                    0.451
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.005
     = Beginpoint Arrival Time            0.596
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo0.f0_rdata [26] ^ |         | 0.478 |       |   0.596 |    0.144 | 
     | \tx_core/axi_master /U4105           | B ^ -> Y ^                     | AND2X1  | 0.017 | 0.014 |   0.609 |    0.158 | 
     | U4751                                | B ^ -> Y v                     | AOI22X1 | 0.014 | 0.036 |   0.646 |    0.194 | 
     | U1819                                | A v -> Y v                     | AND2X1  | 0.006 | 0.033 |   0.678 |    0.227 | 
     | U2341                                | A v -> Y ^                     | INVX1   | 0.478 | 0.002 |   0.680 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[26] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.680 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.451 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[26] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.451 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[54] /CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[54] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \memif_pdfifo2.f0_rdata [54]            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.229
  Arrival Time                  0.680
  Slack Time                    0.451
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                  -0.004
     = Beginpoint Arrival Time            0.596
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \memif_pdfifo2.f0_rdata [54] ^ |         | 0.478 |       |   0.596 |    0.144 | 
     | \tx_core/axi_master /U4053           | B ^ -> Y ^                     | AND2X1  | 0.018 | 0.015 |   0.611 |    0.159 | 
     | U4620                                | D ^ -> Y v                     | AOI22X1 | 0.006 | 0.019 |   0.630 |    0.178 | 
     | U1847                                | A v -> Y v                     | AND2X1  | 0.006 | 0.032 |   0.661 |    0.210 | 
     | U2323                                | A v -> Y ^                     | INVX1   | 0.478 | 0.019 |   0.680 |    0.229 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[54] | D ^                            | DFFSR   | 0.478 | 0.000 |   0.680 |    0.229 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.451 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[54] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.451 | 
     +--------------------------------------------------------------------------------------------------+ 

