cocci_test_suite() {
	u32 cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 76 */;
	struct drm_gem_object *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 75 */;
	struct drm_mode_create_dumb *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 73 */;
	struct drm_file *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 72 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 72 */;
	int cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 72 */;
	struct drm_gem_vram_object *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 52 */;
	struct drm_gem_object **cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 50 */;
	bool cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 49 */;
	struct hibmc_drm_private *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 41 */;
	void cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 41 */;
	struct drm_vram_mm *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 25 */;
	const struct drm_mode_config_funcs cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 166 */;
	long cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 161 */;
	struct drm_framebuffer *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 139 */;
	const struct drm_mode_fb_cmd2 *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 115 */;
	struct hibmc_framebuffer *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 113 */;
	const struct drm_framebuffer_funcs cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c 109 */;
}
