/*
 * This Verilog testbench was automatically generated by Utopia EDA
 * Generation started: 29-1-2023 8:52:55
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

`timescale 1ns/10ps

module IDCT_tb;
	// inputs
	reg  clock;
	reg  reset;
	reg [15:0] source__dfc_wire_45__dfc_wire_45;
	reg [15:0] source__dfc_wire_14__dfc_wire_45;
	reg [15:0] source__dfc_wire_8__dfc_wire_45;
	reg [15:0] source__dfc_wire_13__dfc_wire_45;
	reg [15:0] source__dfc_wire_0__dfc_wire_45;
	reg [15:0] source__dfc_wire_63__dfc_wire_45;
	reg [15:0] source__dfc_wire_56__dfc_wire_45;
	reg [15:0] source__dfc_wire_60__dfc_wire_45;
	reg [15:0] source__dfc_wire_11__dfc_wire_45;
	reg [15:0] source__dfc_wire_29__dfc_wire_45;
	reg [15:0] source__dfc_wire_43__dfc_wire_45;
	reg [15:0] source__dfc_wire_27__dfc_wire_45;
	reg [15:0] source__dfc_wire_23__dfc_wire_45;
	reg [15:0] source__dfc_wire_4__dfc_wire_45;
	reg [15:0] source__dfc_wire_49__dfc_wire_45;
	reg [15:0] source__dfc_wire_57__dfc_wire_45;
	reg [15:0] source__dfc_wire_52__dfc_wire_45;
	reg [15:0] source__dfc_wire_31__dfc_wire_45;
	reg [15:0] source__dfc_wire_47__dfc_wire_45;
	reg [15:0] source__dfc_wire_12__dfc_wire_45;
	reg [15:0] source__dfc_wire_2__dfc_wire_45;
	reg [15:0] source__dfc_wire_37__dfc_wire_45;
	reg [15:0] source__dfc_wire_25__dfc_wire_45;
	reg [15:0] source__dfc_wire_33__dfc_wire_45;
	reg [15:0] source__dfc_wire_30__dfc_wire_45;
	reg [15:0] source__dfc_wire_46__dfc_wire_45;
	reg [15:0] source__dfc_wire_38__dfc_wire_45;
	reg [15:0] source__dfc_wire_59__dfc_wire_45;
	reg [15:0] source__dfc_wire_51__dfc_wire_45;
	reg [15:0] source__dfc_wire_17__dfc_wire_45;
	reg [15:0] source__dfc_wire_36__dfc_wire_45;
	reg [15:0] source__dfc_wire_21__dfc_wire_45;
	reg [15:0] source__dfc_wire_5__dfc_wire_45;
	reg [15:0] source__dfc_wire_3__dfc_wire_45;
	reg [15:0] source__dfc_wire_1__dfc_wire_45;
	reg [15:0] source__dfc_wire_61__dfc_wire_45;
	reg [15:0] source__dfc_wire_39__dfc_wire_45;
	reg [15:0] source__dfc_wire_16__dfc_wire_45;
	reg [15:0] source__dfc_wire_24__dfc_wire_45;
	reg [15:0] source__dfc_wire_6__dfc_wire_45;
	reg [15:0] source__dfc_wire_58__dfc_wire_45;
	reg [15:0] source__dfc_wire_28__dfc_wire_45;
	reg [15:0] source__dfc_wire_20__dfc_wire_45;
	reg [15:0] source__dfc_wire_19__dfc_wire_45;
	reg [15:0] source__dfc_wire_53__dfc_wire_45;
	reg [15:0] source__dfc_wire_48__dfc_wire_45;
	reg [15:0] source__dfc_wire_15__dfc_wire_45;
	reg [15:0] source__dfc_wire_9__dfc_wire_45;
	reg [15:0] source__dfc_wire_35__dfc_wire_45;
	reg [15:0] source__dfc_wire_34__dfc_wire_45;
	reg [15:0] source__dfc_wire_40__dfc_wire_45;
	reg [15:0] source__dfc_wire_54__dfc_wire_45;
	reg [15:0] source__dfc_wire_41__dfc_wire_45;
	reg [15:0] source__dfc_wire_62__dfc_wire_45;
	reg [15:0] source__dfc_wire_26__dfc_wire_45;
	reg [15:0] source__dfc_wire_32__dfc_wire_45;
	reg [15:0] source__dfc_wire_50__dfc_wire_45;
	reg [15:0] source__dfc_wire_55__dfc_wire_45;
	reg [15:0] source__dfc_wire_7__dfc_wire_45;
	reg [15:0] source__dfc_wire_22__dfc_wire_45;
	reg [15:0] source__dfc_wire_18__dfc_wire_45;
	reg [15:0] source__dfc_wire_44__dfc_wire_45;
	reg [15:0] source__dfc_wire_42__dfc_wire_45;
	reg [15:0] source__dfc_wire_10__dfc_wire_45;

	// outputs
	wire [15:0] sink__dfc_wire_4799__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4777__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4733__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4711__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4667__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4369__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4347__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4303__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4093__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4049__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4027__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4005__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3983__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3961__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3939__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3707__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3685__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3597__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3365__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3321__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3575__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3277__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3211__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3343__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2979__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2913__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3299__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2637__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2615__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2593__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2571__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2549__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2505__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2483__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3729__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4689__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2891__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2163__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3619__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4755__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4325__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4071__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4391__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2251__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2273__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2957__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3255__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2185__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2527__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2935__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4435__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4457__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2207__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2869__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2847__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4413__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2141__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2229__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_2119__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3233__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3641__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3001__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_4821__dfc_wire_4799;
	wire [15:0] sink__dfc_wire_3663__dfc_wire_4799;

	localparam IDCT_latency = 2385;

	IDCT DUT(
		.clock(clock),
		.reset(reset),
		.source__dfc_wire_45__dfc_wire_45(source__dfc_wire_45__dfc_wire_45),
		.source__dfc_wire_14__dfc_wire_45(source__dfc_wire_14__dfc_wire_45),
		.source__dfc_wire_8__dfc_wire_45(source__dfc_wire_8__dfc_wire_45),
		.source__dfc_wire_13__dfc_wire_45(source__dfc_wire_13__dfc_wire_45),
		.source__dfc_wire_0__dfc_wire_45(source__dfc_wire_0__dfc_wire_45),
		.source__dfc_wire_63__dfc_wire_45(source__dfc_wire_63__dfc_wire_45),
		.source__dfc_wire_56__dfc_wire_45(source__dfc_wire_56__dfc_wire_45),
		.source__dfc_wire_60__dfc_wire_45(source__dfc_wire_60__dfc_wire_45),
		.source__dfc_wire_11__dfc_wire_45(source__dfc_wire_11__dfc_wire_45),
		.source__dfc_wire_29__dfc_wire_45(source__dfc_wire_29__dfc_wire_45),
		.source__dfc_wire_43__dfc_wire_45(source__dfc_wire_43__dfc_wire_45),
		.source__dfc_wire_27__dfc_wire_45(source__dfc_wire_27__dfc_wire_45),
		.source__dfc_wire_23__dfc_wire_45(source__dfc_wire_23__dfc_wire_45),
		.source__dfc_wire_4__dfc_wire_45(source__dfc_wire_4__dfc_wire_45),
		.source__dfc_wire_49__dfc_wire_45(source__dfc_wire_49__dfc_wire_45),
		.source__dfc_wire_57__dfc_wire_45(source__dfc_wire_57__dfc_wire_45),
		.source__dfc_wire_52__dfc_wire_45(source__dfc_wire_52__dfc_wire_45),
		.source__dfc_wire_31__dfc_wire_45(source__dfc_wire_31__dfc_wire_45),
		.source__dfc_wire_47__dfc_wire_45(source__dfc_wire_47__dfc_wire_45),
		.source__dfc_wire_12__dfc_wire_45(source__dfc_wire_12__dfc_wire_45),
		.source__dfc_wire_2__dfc_wire_45(source__dfc_wire_2__dfc_wire_45),
		.source__dfc_wire_37__dfc_wire_45(source__dfc_wire_37__dfc_wire_45),
		.source__dfc_wire_25__dfc_wire_45(source__dfc_wire_25__dfc_wire_45),
		.source__dfc_wire_33__dfc_wire_45(source__dfc_wire_33__dfc_wire_45),
		.source__dfc_wire_30__dfc_wire_45(source__dfc_wire_30__dfc_wire_45),
		.source__dfc_wire_46__dfc_wire_45(source__dfc_wire_46__dfc_wire_45),
		.source__dfc_wire_38__dfc_wire_45(source__dfc_wire_38__dfc_wire_45),
		.source__dfc_wire_59__dfc_wire_45(source__dfc_wire_59__dfc_wire_45),
		.source__dfc_wire_51__dfc_wire_45(source__dfc_wire_51__dfc_wire_45),
		.source__dfc_wire_17__dfc_wire_45(source__dfc_wire_17__dfc_wire_45),
		.source__dfc_wire_36__dfc_wire_45(source__dfc_wire_36__dfc_wire_45),
		.source__dfc_wire_21__dfc_wire_45(source__dfc_wire_21__dfc_wire_45),
		.source__dfc_wire_5__dfc_wire_45(source__dfc_wire_5__dfc_wire_45),
		.source__dfc_wire_3__dfc_wire_45(source__dfc_wire_3__dfc_wire_45),
		.source__dfc_wire_1__dfc_wire_45(source__dfc_wire_1__dfc_wire_45),
		.source__dfc_wire_61__dfc_wire_45(source__dfc_wire_61__dfc_wire_45),
		.source__dfc_wire_39__dfc_wire_45(source__dfc_wire_39__dfc_wire_45),
		.source__dfc_wire_16__dfc_wire_45(source__dfc_wire_16__dfc_wire_45),
		.source__dfc_wire_24__dfc_wire_45(source__dfc_wire_24__dfc_wire_45),
		.source__dfc_wire_6__dfc_wire_45(source__dfc_wire_6__dfc_wire_45),
		.source__dfc_wire_58__dfc_wire_45(source__dfc_wire_58__dfc_wire_45),
		.source__dfc_wire_28__dfc_wire_45(source__dfc_wire_28__dfc_wire_45),
		.source__dfc_wire_20__dfc_wire_45(source__dfc_wire_20__dfc_wire_45),
		.source__dfc_wire_19__dfc_wire_45(source__dfc_wire_19__dfc_wire_45),
		.source__dfc_wire_53__dfc_wire_45(source__dfc_wire_53__dfc_wire_45),
		.source__dfc_wire_48__dfc_wire_45(source__dfc_wire_48__dfc_wire_45),
		.source__dfc_wire_15__dfc_wire_45(source__dfc_wire_15__dfc_wire_45),
		.source__dfc_wire_9__dfc_wire_45(source__dfc_wire_9__dfc_wire_45),
		.source__dfc_wire_35__dfc_wire_45(source__dfc_wire_35__dfc_wire_45),
		.source__dfc_wire_34__dfc_wire_45(source__dfc_wire_34__dfc_wire_45),
		.source__dfc_wire_40__dfc_wire_45(source__dfc_wire_40__dfc_wire_45),
		.source__dfc_wire_54__dfc_wire_45(source__dfc_wire_54__dfc_wire_45),
		.source__dfc_wire_41__dfc_wire_45(source__dfc_wire_41__dfc_wire_45),
		.source__dfc_wire_62__dfc_wire_45(source__dfc_wire_62__dfc_wire_45),
		.source__dfc_wire_26__dfc_wire_45(source__dfc_wire_26__dfc_wire_45),
		.source__dfc_wire_32__dfc_wire_45(source__dfc_wire_32__dfc_wire_45),
		.source__dfc_wire_50__dfc_wire_45(source__dfc_wire_50__dfc_wire_45),
		.source__dfc_wire_55__dfc_wire_45(source__dfc_wire_55__dfc_wire_45),
		.source__dfc_wire_7__dfc_wire_45(source__dfc_wire_7__dfc_wire_45),
		.source__dfc_wire_22__dfc_wire_45(source__dfc_wire_22__dfc_wire_45),
		.source__dfc_wire_18__dfc_wire_45(source__dfc_wire_18__dfc_wire_45),
		.source__dfc_wire_44__dfc_wire_45(source__dfc_wire_44__dfc_wire_45),
		.source__dfc_wire_42__dfc_wire_45(source__dfc_wire_42__dfc_wire_45),
		.source__dfc_wire_10__dfc_wire_45(source__dfc_wire_10__dfc_wire_45),
		.sink__dfc_wire_4799__dfc_wire_4799(sink__dfc_wire_4799__dfc_wire_4799),
		.sink__dfc_wire_4777__dfc_wire_4799(sink__dfc_wire_4777__dfc_wire_4799),
		.sink__dfc_wire_4733__dfc_wire_4799(sink__dfc_wire_4733__dfc_wire_4799),
		.sink__dfc_wire_4711__dfc_wire_4799(sink__dfc_wire_4711__dfc_wire_4799),
		.sink__dfc_wire_4667__dfc_wire_4799(sink__dfc_wire_4667__dfc_wire_4799),
		.sink__dfc_wire_4369__dfc_wire_4799(sink__dfc_wire_4369__dfc_wire_4799),
		.sink__dfc_wire_4347__dfc_wire_4799(sink__dfc_wire_4347__dfc_wire_4799),
		.sink__dfc_wire_4303__dfc_wire_4799(sink__dfc_wire_4303__dfc_wire_4799),
		.sink__dfc_wire_4093__dfc_wire_4799(sink__dfc_wire_4093__dfc_wire_4799),
		.sink__dfc_wire_4049__dfc_wire_4799(sink__dfc_wire_4049__dfc_wire_4799),
		.sink__dfc_wire_4027__dfc_wire_4799(sink__dfc_wire_4027__dfc_wire_4799),
		.sink__dfc_wire_4005__dfc_wire_4799(sink__dfc_wire_4005__dfc_wire_4799),
		.sink__dfc_wire_3983__dfc_wire_4799(sink__dfc_wire_3983__dfc_wire_4799),
		.sink__dfc_wire_3961__dfc_wire_4799(sink__dfc_wire_3961__dfc_wire_4799),
		.sink__dfc_wire_3939__dfc_wire_4799(sink__dfc_wire_3939__dfc_wire_4799),
		.sink__dfc_wire_3707__dfc_wire_4799(sink__dfc_wire_3707__dfc_wire_4799),
		.sink__dfc_wire_3685__dfc_wire_4799(sink__dfc_wire_3685__dfc_wire_4799),
		.sink__dfc_wire_3597__dfc_wire_4799(sink__dfc_wire_3597__dfc_wire_4799),
		.sink__dfc_wire_3365__dfc_wire_4799(sink__dfc_wire_3365__dfc_wire_4799),
		.sink__dfc_wire_3321__dfc_wire_4799(sink__dfc_wire_3321__dfc_wire_4799),
		.sink__dfc_wire_3575__dfc_wire_4799(sink__dfc_wire_3575__dfc_wire_4799),
		.sink__dfc_wire_3277__dfc_wire_4799(sink__dfc_wire_3277__dfc_wire_4799),
		.sink__dfc_wire_3211__dfc_wire_4799(sink__dfc_wire_3211__dfc_wire_4799),
		.sink__dfc_wire_3343__dfc_wire_4799(sink__dfc_wire_3343__dfc_wire_4799),
		.sink__dfc_wire_2979__dfc_wire_4799(sink__dfc_wire_2979__dfc_wire_4799),
		.sink__dfc_wire_2913__dfc_wire_4799(sink__dfc_wire_2913__dfc_wire_4799),
		.sink__dfc_wire_3299__dfc_wire_4799(sink__dfc_wire_3299__dfc_wire_4799),
		.sink__dfc_wire_2637__dfc_wire_4799(sink__dfc_wire_2637__dfc_wire_4799),
		.sink__dfc_wire_2615__dfc_wire_4799(sink__dfc_wire_2615__dfc_wire_4799),
		.sink__dfc_wire_2593__dfc_wire_4799(sink__dfc_wire_2593__dfc_wire_4799),
		.sink__dfc_wire_2571__dfc_wire_4799(sink__dfc_wire_2571__dfc_wire_4799),
		.sink__dfc_wire_2549__dfc_wire_4799(sink__dfc_wire_2549__dfc_wire_4799),
		.sink__dfc_wire_2505__dfc_wire_4799(sink__dfc_wire_2505__dfc_wire_4799),
		.sink__dfc_wire_2483__dfc_wire_4799(sink__dfc_wire_2483__dfc_wire_4799),
		.sink__dfc_wire_3729__dfc_wire_4799(sink__dfc_wire_3729__dfc_wire_4799),
		.sink__dfc_wire_4689__dfc_wire_4799(sink__dfc_wire_4689__dfc_wire_4799),
		.sink__dfc_wire_2891__dfc_wire_4799(sink__dfc_wire_2891__dfc_wire_4799),
		.sink__dfc_wire_2163__dfc_wire_4799(sink__dfc_wire_2163__dfc_wire_4799),
		.sink__dfc_wire_3619__dfc_wire_4799(sink__dfc_wire_3619__dfc_wire_4799),
		.sink__dfc_wire_4755__dfc_wire_4799(sink__dfc_wire_4755__dfc_wire_4799),
		.sink__dfc_wire_4325__dfc_wire_4799(sink__dfc_wire_4325__dfc_wire_4799),
		.sink__dfc_wire_4071__dfc_wire_4799(sink__dfc_wire_4071__dfc_wire_4799),
		.sink__dfc_wire_4391__dfc_wire_4799(sink__dfc_wire_4391__dfc_wire_4799),
		.sink__dfc_wire_2251__dfc_wire_4799(sink__dfc_wire_2251__dfc_wire_4799),
		.sink__dfc_wire_2273__dfc_wire_4799(sink__dfc_wire_2273__dfc_wire_4799),
		.sink__dfc_wire_2957__dfc_wire_4799(sink__dfc_wire_2957__dfc_wire_4799),
		.sink__dfc_wire_3255__dfc_wire_4799(sink__dfc_wire_3255__dfc_wire_4799),
		.sink__dfc_wire_2185__dfc_wire_4799(sink__dfc_wire_2185__dfc_wire_4799),
		.sink__dfc_wire_2527__dfc_wire_4799(sink__dfc_wire_2527__dfc_wire_4799),
		.sink__dfc_wire_2935__dfc_wire_4799(sink__dfc_wire_2935__dfc_wire_4799),
		.sink__dfc_wire_4435__dfc_wire_4799(sink__dfc_wire_4435__dfc_wire_4799),
		.sink__dfc_wire_4457__dfc_wire_4799(sink__dfc_wire_4457__dfc_wire_4799),
		.sink__dfc_wire_2207__dfc_wire_4799(sink__dfc_wire_2207__dfc_wire_4799),
		.sink__dfc_wire_2869__dfc_wire_4799(sink__dfc_wire_2869__dfc_wire_4799),
		.sink__dfc_wire_2847__dfc_wire_4799(sink__dfc_wire_2847__dfc_wire_4799),
		.sink__dfc_wire_4413__dfc_wire_4799(sink__dfc_wire_4413__dfc_wire_4799),
		.sink__dfc_wire_2141__dfc_wire_4799(sink__dfc_wire_2141__dfc_wire_4799),
		.sink__dfc_wire_2229__dfc_wire_4799(sink__dfc_wire_2229__dfc_wire_4799),
		.sink__dfc_wire_2119__dfc_wire_4799(sink__dfc_wire_2119__dfc_wire_4799),
		.sink__dfc_wire_3233__dfc_wire_4799(sink__dfc_wire_3233__dfc_wire_4799),
		.sink__dfc_wire_3641__dfc_wire_4799(sink__dfc_wire_3641__dfc_wire_4799),
		.sink__dfc_wire_3001__dfc_wire_4799(sink__dfc_wire_3001__dfc_wire_4799),
		.sink__dfc_wire_4821__dfc_wire_4799(sink__dfc_wire_4821__dfc_wire_4799),
		.sink__dfc_wire_3663__dfc_wire_4799(sink__dfc_wire_3663__dfc_wire_4799));

	initial clock = 0;
	always clock = #(IDCT_latency) ~clock;

	initial begin
		$dumpvars(0, IDCT_tb);

		// reset the device
		@(posedge clock);
		
		reset = 0;
		#(IDCT_latency * 6);
		reset = ~0;
		

		// apply sequence of random stimuli
		
		@(posedge clock);
		
		source__dfc_wire_45__dfc_wire_45 = 0;
		source__dfc_wire_14__dfc_wire_45 = 0;
		source__dfc_wire_8__dfc_wire_45 = 0;
		source__dfc_wire_13__dfc_wire_45 = 0;
		source__dfc_wire_0__dfc_wire_45 = 0;
		source__dfc_wire_63__dfc_wire_45 = 0;
		source__dfc_wire_56__dfc_wire_45 = 0;
		source__dfc_wire_60__dfc_wire_45 = 0;
		source__dfc_wire_11__dfc_wire_45 = 0;
		source__dfc_wire_29__dfc_wire_45 = 0;
		source__dfc_wire_43__dfc_wire_45 = 0;
		source__dfc_wire_27__dfc_wire_45 = 0;
		source__dfc_wire_23__dfc_wire_45 = 0;
		source__dfc_wire_4__dfc_wire_45 = 0;
		source__dfc_wire_49__dfc_wire_45 = 0;
		source__dfc_wire_57__dfc_wire_45 = 0;
		source__dfc_wire_52__dfc_wire_45 = 0;
		source__dfc_wire_31__dfc_wire_45 = 0;
		source__dfc_wire_47__dfc_wire_45 = 0;
		source__dfc_wire_12__dfc_wire_45 = 0;
		source__dfc_wire_2__dfc_wire_45 = 0;
		source__dfc_wire_37__dfc_wire_45 = 0;
		source__dfc_wire_25__dfc_wire_45 = 0;
		source__dfc_wire_33__dfc_wire_45 = 0;
		source__dfc_wire_30__dfc_wire_45 = 0;
		source__dfc_wire_46__dfc_wire_45 = 0;
		source__dfc_wire_38__dfc_wire_45 = 0;
		source__dfc_wire_59__dfc_wire_45 = 0;
		source__dfc_wire_51__dfc_wire_45 = 0;
		source__dfc_wire_17__dfc_wire_45 = 0;
		source__dfc_wire_36__dfc_wire_45 = 0;
		source__dfc_wire_21__dfc_wire_45 = 0;
		source__dfc_wire_5__dfc_wire_45 = 0;
		source__dfc_wire_3__dfc_wire_45 = 0;
		source__dfc_wire_1__dfc_wire_45 = 0;
		source__dfc_wire_61__dfc_wire_45 = 0;
		source__dfc_wire_39__dfc_wire_45 = 0;
		source__dfc_wire_16__dfc_wire_45 = 0;
		source__dfc_wire_24__dfc_wire_45 = 0;
		source__dfc_wire_6__dfc_wire_45 = 0;
		source__dfc_wire_58__dfc_wire_45 = 0;
		source__dfc_wire_28__dfc_wire_45 = 0;
		source__dfc_wire_20__dfc_wire_45 = 0;
		source__dfc_wire_19__dfc_wire_45 = 0;
		source__dfc_wire_53__dfc_wire_45 = 0;
		source__dfc_wire_48__dfc_wire_45 = 0;
		source__dfc_wire_15__dfc_wire_45 = 0;
		source__dfc_wire_9__dfc_wire_45 = 0;
		source__dfc_wire_35__dfc_wire_45 = 0;
		source__dfc_wire_34__dfc_wire_45 = 0;
		source__dfc_wire_40__dfc_wire_45 = 0;
		source__dfc_wire_54__dfc_wire_45 = 0;
		source__dfc_wire_41__dfc_wire_45 = 0;
		source__dfc_wire_62__dfc_wire_45 = 0;
		source__dfc_wire_26__dfc_wire_45 = 0;
		source__dfc_wire_32__dfc_wire_45 = 0;
		source__dfc_wire_50__dfc_wire_45 = 0;
		source__dfc_wire_55__dfc_wire_45 = 0;
		source__dfc_wire_7__dfc_wire_45 = 0;
		source__dfc_wire_22__dfc_wire_45 = 0;
		source__dfc_wire_18__dfc_wire_45 = 0;
		source__dfc_wire_44__dfc_wire_45 = 0;
		source__dfc_wire_42__dfc_wire_45 = 0;
		source__dfc_wire_10__dfc_wire_45 = 0;
		
		#(IDCT_latency * 240);

		$finish;
	end
endmodule
