\hypertarget{struct_tc_count32}{}\section{Tc\+Count32 Struct Reference}
\label{struct_tc_count32}\index{TcCount32@{TcCount32}}


T\+C\+\_\+\+C\+O\+U\+N\+T32 hardware registers.  




{\ttfamily \#include $<$tc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_a___type}{T\+C\+\_\+\+C\+T\+R\+L\+A\+\_\+\+Type}} \mbox{\hyperlink{struct_tc_count32_a282ae6be6071506774ed492a00c9a7c5}{C\+T\+R\+LA}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 16) Control A. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type}{T\+C\+\_\+\+R\+E\+A\+D\+R\+E\+Q\+\_\+\+Type}} \mbox{\hyperlink{struct_tc_count32_a9cb0a3ec797bc9e4a1b1db94d2865b34}{R\+E\+A\+D\+R\+EQ}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x02 (R/W 16) Read Request. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type}{T\+C\+\_\+\+C\+T\+R\+L\+B\+C\+L\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_tc_count32_a5d266ecd4b84c85e2136fcdfcdd1e57f}{C\+T\+R\+L\+B\+C\+LR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 8) Control B Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type}{T\+C\+\_\+\+C\+T\+R\+L\+B\+S\+E\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_tc_count32_aad77cd2b986ac4f6e8112f1d8ef850a5}{C\+T\+R\+L\+B\+S\+ET}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x05 (R/W 8) Control B Set. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_c___type}{T\+C\+\_\+\+C\+T\+R\+L\+C\+\_\+\+Type}} \mbox{\hyperlink{struct_tc_count32_ac5a6e57255482215b0d11685290ea67a}{C\+T\+R\+LC}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x06 (R/W 8) Control C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_tc_count32_a092866123ac46d0985136e4dca2f36f4}{Reserved1}} \mbox{[}0x1\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___d_b_g_c_t_r_l___type}{T\+C\+\_\+\+D\+B\+G\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_tc_count32_ad7d3dc3cf041a0c2b409cdc6a0511ef8}{D\+B\+G\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 8) Debug Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_tc_count32_a99ee50bfa44e107c16a546d778dcdcc7}{Reserved2}} \mbox{[}0x1\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type}{T\+C\+\_\+\+E\+V\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_tc_count32_a5c530ba15b26365374f61a17c7cf5058}{E\+V\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0A (R/W 16) Event Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type}{T\+C\+\_\+\+I\+N\+T\+E\+N\+C\+L\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_tc_count32_a1076512cb13382301c336e0646e655f6}{I\+N\+T\+E\+N\+C\+LR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 8) Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type}{T\+C\+\_\+\+I\+N\+T\+E\+N\+S\+E\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_tc_count32_a59e384762759e5950e3d32d1f3b358d6}{I\+N\+T\+E\+N\+S\+ET}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0D (R/W 8) Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type}{T\+C\+\_\+\+I\+N\+T\+F\+L\+A\+G\+\_\+\+Type}} \mbox{\hyperlink{struct_tc_count32_a076bcac2737bf4d77b94d8ca8362a8f0}{I\+N\+T\+F\+L\+AG}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0E (R/W 8) Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type}{T\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} \mbox{\hyperlink{struct_tc_count32_af7f33b0963c8311ce45fe0f929a1a9c5}{S\+T\+A\+T\+US}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0F (R/ 8) Status. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_o_u_n_t___type}{T\+C\+\_\+\+C\+O\+U\+N\+T32\+\_\+\+C\+O\+U\+N\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_tc_count32_a452553d1482d934c1c9530e31a465d0f}{C\+O\+U\+NT}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 32) C\+O\+U\+N\+T32 Counter Value. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_tc_count32_a85a9b205a274d973876024028f9ec39b}{Reserved3}} \mbox{[}0x4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_c___type}{T\+C\+\_\+\+C\+O\+U\+N\+T32\+\_\+\+C\+C\+\_\+\+Type}} \mbox{\hyperlink{struct_tc_count32_a0775f63da77974d2a0882ce94fa9acff}{CC}} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 32) C\+O\+U\+N\+T32 Compare/\+Capture. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\+C\+\_\+\+C\+O\+U\+N\+T32 hardware registers. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_tc_count32_a0775f63da77974d2a0882ce94fa9acff}\label{struct_tc_count32_a0775f63da77974d2a0882ce94fa9acff}} 
\index{TcCount32@{TcCount32}!CC@{CC}}
\index{CC@{CC}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{CC}{CC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_c___type}{T\+C\+\_\+\+C\+O\+U\+N\+T32\+\_\+\+C\+C\+\_\+\+Type}} CC\mbox{[}2\mbox{]}}



Offset\+: 0x18 (R/W 32) C\+O\+U\+N\+T32 Compare/\+Capture. 

\mbox{\Hypertarget{struct_tc_count32_a452553d1482d934c1c9530e31a465d0f}\label{struct_tc_count32_a452553d1482d934c1c9530e31a465d0f}} 
\index{TcCount32@{TcCount32}!COUNT@{COUNT}}
\index{COUNT@{COUNT}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{COUNT}{COUNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_o_u_n_t___type}{T\+C\+\_\+\+C\+O\+U\+N\+T32\+\_\+\+C\+O\+U\+N\+T\+\_\+\+Type}} C\+O\+U\+NT}



Offset\+: 0x10 (R/W 32) C\+O\+U\+N\+T32 Counter Value. 

\mbox{\Hypertarget{struct_tc_count32_a282ae6be6071506774ed492a00c9a7c5}\label{struct_tc_count32_a282ae6be6071506774ed492a00c9a7c5}} 
\index{TcCount32@{TcCount32}!CTRLA@{CTRLA}}
\index{CTRLA@{CTRLA}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{CTRLA}{CTRLA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_a___type}{T\+C\+\_\+\+C\+T\+R\+L\+A\+\_\+\+Type}} C\+T\+R\+LA}



Offset\+: 0x00 (R/W 16) Control A. 

\mbox{\Hypertarget{struct_tc_count32_a5d266ecd4b84c85e2136fcdfcdd1e57f}\label{struct_tc_count32_a5d266ecd4b84c85e2136fcdfcdd1e57f}} 
\index{TcCount32@{TcCount32}!CTRLBCLR@{CTRLBCLR}}
\index{CTRLBCLR@{CTRLBCLR}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{CTRLBCLR}{CTRLBCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type}{T\+C\+\_\+\+C\+T\+R\+L\+B\+C\+L\+R\+\_\+\+Type}} C\+T\+R\+L\+B\+C\+LR}



Offset\+: 0x04 (R/W 8) Control B Clear. 

\mbox{\Hypertarget{struct_tc_count32_aad77cd2b986ac4f6e8112f1d8ef850a5}\label{struct_tc_count32_aad77cd2b986ac4f6e8112f1d8ef850a5}} 
\index{TcCount32@{TcCount32}!CTRLBSET@{CTRLBSET}}
\index{CTRLBSET@{CTRLBSET}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{CTRLBSET}{CTRLBSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type}{T\+C\+\_\+\+C\+T\+R\+L\+B\+S\+E\+T\+\_\+\+Type}} C\+T\+R\+L\+B\+S\+ET}



Offset\+: 0x05 (R/W 8) Control B Set. 

\mbox{\Hypertarget{struct_tc_count32_ac5a6e57255482215b0d11685290ea67a}\label{struct_tc_count32_ac5a6e57255482215b0d11685290ea67a}} 
\index{TcCount32@{TcCount32}!CTRLC@{CTRLC}}
\index{CTRLC@{CTRLC}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{CTRLC}{CTRLC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_c___type}{T\+C\+\_\+\+C\+T\+R\+L\+C\+\_\+\+Type}} C\+T\+R\+LC}



Offset\+: 0x06 (R/W 8) Control C. 

\mbox{\Hypertarget{struct_tc_count32_ad7d3dc3cf041a0c2b409cdc6a0511ef8}\label{struct_tc_count32_ad7d3dc3cf041a0c2b409cdc6a0511ef8}} 
\index{TcCount32@{TcCount32}!DBGCTRL@{DBGCTRL}}
\index{DBGCTRL@{DBGCTRL}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{DBGCTRL}{DBGCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___d_b_g_c_t_r_l___type}{T\+C\+\_\+\+D\+B\+G\+C\+T\+R\+L\+\_\+\+Type}} D\+B\+G\+C\+T\+RL}



Offset\+: 0x08 (R/W 8) Debug Control. 

\mbox{\Hypertarget{struct_tc_count32_a5c530ba15b26365374f61a17c7cf5058}\label{struct_tc_count32_a5c530ba15b26365374f61a17c7cf5058}} 
\index{TcCount32@{TcCount32}!EVCTRL@{EVCTRL}}
\index{EVCTRL@{EVCTRL}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{EVCTRL}{EVCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type}{T\+C\+\_\+\+E\+V\+C\+T\+R\+L\+\_\+\+Type}} E\+V\+C\+T\+RL}



Offset\+: 0x0A (R/W 16) Event Control. 

\mbox{\Hypertarget{struct_tc_count32_a1076512cb13382301c336e0646e655f6}\label{struct_tc_count32_a1076512cb13382301c336e0646e655f6}} 
\index{TcCount32@{TcCount32}!INTENCLR@{INTENCLR}}
\index{INTENCLR@{INTENCLR}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{INTENCLR}{INTENCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type}{T\+C\+\_\+\+I\+N\+T\+E\+N\+C\+L\+R\+\_\+\+Type}} I\+N\+T\+E\+N\+C\+LR}



Offset\+: 0x0C (R/W 8) Interrupt Enable Clear. 

\mbox{\Hypertarget{struct_tc_count32_a59e384762759e5950e3d32d1f3b358d6}\label{struct_tc_count32_a59e384762759e5950e3d32d1f3b358d6}} 
\index{TcCount32@{TcCount32}!INTENSET@{INTENSET}}
\index{INTENSET@{INTENSET}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{INTENSET}{INTENSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type}{T\+C\+\_\+\+I\+N\+T\+E\+N\+S\+E\+T\+\_\+\+Type}} I\+N\+T\+E\+N\+S\+ET}



Offset\+: 0x0D (R/W 8) Interrupt Enable Set. 

\mbox{\Hypertarget{struct_tc_count32_a076bcac2737bf4d77b94d8ca8362a8f0}\label{struct_tc_count32_a076bcac2737bf4d77b94d8ca8362a8f0}} 
\index{TcCount32@{TcCount32}!INTFLAG@{INTFLAG}}
\index{INTFLAG@{INTFLAG}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{INTFLAG}{INTFLAG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type}{T\+C\+\_\+\+I\+N\+T\+F\+L\+A\+G\+\_\+\+Type}} I\+N\+T\+F\+L\+AG}



Offset\+: 0x0E (R/W 8) Interrupt Flag Status and Clear. 

\mbox{\Hypertarget{struct_tc_count32_a9cb0a3ec797bc9e4a1b1db94d2865b34}\label{struct_tc_count32_a9cb0a3ec797bc9e4a1b1db94d2865b34}} 
\index{TcCount32@{TcCount32}!READREQ@{READREQ}}
\index{READREQ@{READREQ}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{READREQ}{READREQ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type}{T\+C\+\_\+\+R\+E\+A\+D\+R\+E\+Q\+\_\+\+Type}} R\+E\+A\+D\+R\+EQ}



Offset\+: 0x02 (R/W 16) Read Request. 

\mbox{\Hypertarget{struct_tc_count32_a092866123ac46d0985136e4dca2f36f4}\label{struct_tc_count32_a092866123ac46d0985136e4dca2f36f4}} 
\index{TcCount32@{TcCount32}!Reserved1@{Reserved1}}
\index{Reserved1@{Reserved1}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{Reserved1}{Reserved1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved1\mbox{[}0x1\mbox{]}}

\mbox{\Hypertarget{struct_tc_count32_a99ee50bfa44e107c16a546d778dcdcc7}\label{struct_tc_count32_a99ee50bfa44e107c16a546d778dcdcc7}} 
\index{TcCount32@{TcCount32}!Reserved2@{Reserved2}}
\index{Reserved2@{Reserved2}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{Reserved2}{Reserved2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved2\mbox{[}0x1\mbox{]}}

\mbox{\Hypertarget{struct_tc_count32_a85a9b205a274d973876024028f9ec39b}\label{struct_tc_count32_a85a9b205a274d973876024028f9ec39b}} 
\index{TcCount32@{TcCount32}!Reserved3@{Reserved3}}
\index{Reserved3@{Reserved3}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{Reserved3}{Reserved3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved3\mbox{[}0x4\mbox{]}}

\mbox{\Hypertarget{struct_tc_count32_af7f33b0963c8311ce45fe0f929a1a9c5}\label{struct_tc_count32_af7f33b0963c8311ce45fe0f929a1a9c5}} 
\index{TcCount32@{TcCount32}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!TcCount32@{TcCount32}}
\subsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type}{T\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} S\+T\+A\+T\+US}



Offset\+: 0x0F (R/ 8) Status. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{utils_2cmsis_2samd21_2include_2component_2tc_8h}{tc.\+h}}\end{DoxyCompactItemize}
