
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120662                       # Number of seconds simulated
sim_ticks                                120662311595                       # Number of ticks simulated
final_tick                               1178521132908                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67252                       # Simulator instruction rate (inst/s)
host_op_rate                                    84904                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3673658                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890560                       # Number of bytes of host memory used
host_seconds                                 32845.28                       # Real time elapsed on the host
sim_insts                                  2208900767                       # Number of instructions simulated
sim_ops                                    2788699654                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3110912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       764544                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3878784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1067648                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1067648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24304                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5973                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30303                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8341                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8341                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10608                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25781969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6336229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                32145779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10608                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16973                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8848231                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8848231                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8848231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10608                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25781969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6336229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               40994010                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144852716                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23184397                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19092999                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933806                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9390348                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8675194                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437440                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87601                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104520076                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128085028                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23184397                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11112634                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27199768                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6266382                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5706171                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12108927                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574194                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141726662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.100860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114526894     80.81%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782843      1.96%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366608      1.67%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2382057      1.68%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267345      1.60%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127015      0.80%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779134      0.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978361      1.40%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516405      9.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141726662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160055                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.884243                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103344070                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7127821                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26850990                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109581                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4294191                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732154                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6457                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154490706                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51115                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4294191                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103861359                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4460787                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1496281                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26433808                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1180228                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153029018                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1541                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399660                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624840                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        30438                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214099848                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713273608                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713273608                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45840623                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33698                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17676                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3809504                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188260                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900430                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309019                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1690923                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149159641                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33697                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139220732                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108171                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25214203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57156871                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1653                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141726662                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.982319                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581544                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84327772     59.50%     59.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23739925     16.75%     76.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11960769      8.44%     84.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7806712      5.51%     90.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6907997      4.87%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704242      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3064421      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119183      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95641      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141726662                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976980     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156390     11.98%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172426     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114985424     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012929      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362818     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843539      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139220732                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.961119                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305796                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009379                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421582093                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174408216                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135103518                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140526528                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       199895                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976131                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1035                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158760                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          594                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4294191                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3750855                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       257064                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149193338                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1167193                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188260                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900430                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17675                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        205329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13134                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151387                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236440                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136843392                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111907                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2377340                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953760                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296763                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841853                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.944707                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135109361                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135103518                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81532770                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221189191                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.932696                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368611                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26780506                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958749                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137432471                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.890779                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708351                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88329729     64.27%     64.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22506558     16.38%     80.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10813415      7.87%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819927      3.51%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763425      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1535066      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1559657      1.13%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095777      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008917      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137432471                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008917                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283625976                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302699244                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3126054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.448527                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.448527                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.690356                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.690356                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618380637                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186424174                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145857664                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144852716                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24290453                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19900886                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2059824                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9873121                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9595315                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2486773                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94600                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107764006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130375387                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24290453                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12082088                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28247327                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6174073                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4224746                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12608347                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1610662                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144332591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.105480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.530570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116085264     80.43%     80.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2277016      1.58%     82.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3870808      2.68%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2250908      1.56%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1761658      1.22%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1556649      1.08%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          951949      0.66%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2382900      1.65%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13195439      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144332591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167691                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.900055                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107081974                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5429382                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27651569                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        73427                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4096233                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3981574                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157183754                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4096233                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107623585                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         613157                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3891237                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27165857                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       942517                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156114418                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         96022                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       544107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220396600                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    726300505                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    726300505                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176389953                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44006642                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35102                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17580                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2743620                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14517201                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7410493                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71693                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1687065                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150991627                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35102                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141703781                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        90955                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22542619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     50060933                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    144332591                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.981786                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.545193                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     86518127     59.94%     59.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22187206     15.37%     75.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11944916      8.28%     83.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8880398      6.15%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8657097      6.00%     95.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3202603      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2434309      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       325188      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       182747      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144332591                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         126128     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168569     37.44%     65.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       155599     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119605382     84.41%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1918658      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17522      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12777381      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7384838      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141703781                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.978261                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             450296                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428281404                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    173569590                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138679653                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142154077                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       289894                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3055637                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       122072                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4096233                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         410965                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54604                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151026729                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       783363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14517201                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7410493                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17580                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1183475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1097600                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2281075                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139496072                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12455212                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2207709                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19839827                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19740902                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7384615                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.963020                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138679718                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138679653                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81993737                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227177241                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.957384                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360924                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102557852                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126416958                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24610093                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2077125                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    140236358                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.901456                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.711420                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89106212     63.54%     63.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24645647     17.57%     81.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9635571      6.87%     87.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5069276      3.61%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4314111      3.08%     94.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2074703      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       976070      0.70%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1512182      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2902586      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    140236358                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102557852                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126416958                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18749982                       # Number of memory references committed
system.switch_cpus1.commit.loads             11461561                       # Number of loads committed
system.switch_cpus1.commit.membars              17522                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18341759                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113807773                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2614646                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2902586                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           288360823                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          306152049                       # The number of ROB writes
system.switch_cpus1.timesIdled                  24079                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 520125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102557852                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126416958                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102557852                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.412400                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.412400                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.708015                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.708015                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       627295102                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193627774                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146713660                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35044                       # number of misc regfile writes
system.l20.replacements                         24314                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552775                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28410                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.457057                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.596466                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.399120                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3123.778573                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           969.225841                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000390                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000342                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.762641                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.236627                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        73972                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  73972                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16174                       # number of Writeback hits
system.l20.Writeback_hits::total                16174                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        73972                       # number of demand (read+write) hits
system.l20.demand_hits::total                   73972                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        73972                       # number of overall hits
system.l20.overall_hits::total                  73972                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24304                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24314                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24304                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24314                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24304                       # number of overall misses
system.l20.overall_misses::total                24314                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2114178                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5696251685                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5698365863                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2114178                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5696251685                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5698365863                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2114178                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5696251685                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5698365863                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98276                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98286                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16174                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16174                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98276                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98286                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98276                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98286                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247304                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.247380                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247304                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.247380                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247304                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.247380                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 211417.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 234375.069330                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 234365.627334                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 211417.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 234375.069330                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 234365.627334                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 211417.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 234375.069330                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 234365.627334                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4728                       # number of writebacks
system.l20.writebacks::total                     4728                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24304                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24314                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24304                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24314                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24304                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24314                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1515766                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4238749099                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4240264865                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1515766                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4238749099                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4240264865                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1515766                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4238749099                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4240264865                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247304                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.247380                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247304                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.247380                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247304                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.247380                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151576.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174405.410591                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174396.021428                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 151576.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174405.410591                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174396.021428                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 151576.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174405.410591                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174396.021428                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5989                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          271595                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10085                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.930590                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.849542                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2198.719901                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1778.430557                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001672                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.536797                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.434187                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        27789                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27789                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9069                       # number of Writeback hits
system.l21.Writeback_hits::total                 9069                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        27789                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27789                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        27789                       # number of overall hits
system.l21.overall_hits::total                  27789                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5973                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5989                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5973                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5989                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5973                       # number of overall misses
system.l21.overall_misses::total                 5989                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4283599                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1690229886                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1694513485                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4283599                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1690229886                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1694513485                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4283599                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1690229886                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1694513485                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33762                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33778                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9069                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9069                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33762                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33778                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33762                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33778                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.176915                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.177305                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.176915                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.177305                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.176915                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.177305                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 267724.937500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 282978.383727                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 282937.633161                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 267724.937500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 282978.383727                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 282937.633161                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 267724.937500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 282978.383727                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 282937.633161                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3613                       # number of writebacks
system.l21.writebacks::total                     3613                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5973                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5989                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5973                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5989                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5973                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5989                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3321934                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1331463827                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1334785761                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3321934                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1331463827                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1334785761                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3321934                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1331463827                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1334785761                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.176915                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.177305                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.176915                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.177305                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.176915                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.177305                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 207620.875000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222913.749707                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 222872.893805                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 207620.875000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 222913.749707                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 222872.893805                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 207620.875000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 222913.749707                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 222872.893805                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941613                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012116578                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840211.960000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941613                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015932                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881317                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12108917                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12108917                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12108917                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12108917                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12108917                       # number of overall hits
system.cpu0.icache.overall_hits::total       12108917                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2302178                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2302178                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2302178                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2302178                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2302178                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2302178                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12108927                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12108927                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12108927                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12108927                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12108927                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12108927                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 230217.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 230217.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 230217.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 230217.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 230217.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 230217.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2197178                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2197178                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2197178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2197178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2197178                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2197178                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 219717.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 219717.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98276                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191222841                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98532                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1940.718152                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500035                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499965                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916016                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083984                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10958306                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10958306                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17271                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17271                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18667726                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18667726                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18667726                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18667726                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       409156                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       409156                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       409261                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        409261                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       409261                       # number of overall misses
system.cpu0.dcache.overall_misses::total       409261                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  46192351682                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  46192351682                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12090689                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12090689                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  46204442371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  46204442371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  46204442371                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  46204442371                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076987                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076987                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076987                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076987                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035994                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035994                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021453                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021453                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021453                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021453                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112896.674330                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112896.674330                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 115149.419048                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 115149.419048                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112897.252294                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112897.252294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112897.252294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112897.252294                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16174                       # number of writebacks
system.cpu0.dcache.writebacks::total            16174                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       310880                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       310880                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       310985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       310985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       310985                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       310985                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98276                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98276                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98276                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98276                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10782550927                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10782550927                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10782550927                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10782550927                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10782550927                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10782550927                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005152                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005152                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005152                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005152                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109717.030882                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109717.030882                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109717.030882                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109717.030882                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109717.030882                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109717.030882                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.020125                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018958895                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205538.733766                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.020125                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024071                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738814                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12608330                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12608330                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12608330                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12608330                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12608330                       # number of overall hits
system.cpu1.icache.overall_hits::total       12608330                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4749522                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4749522                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4749522                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4749522                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4749522                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4749522                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12608347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12608347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12608347                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12608347                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12608347                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12608347                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 279383.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 279383.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 279383.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 279383.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 279383.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 279383.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4416697                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4416697                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4416697                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4416697                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4416697                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4416697                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 276043.562500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 276043.562500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 276043.562500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 276043.562500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 276043.562500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 276043.562500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33762                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163717724                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34018                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4812.679287                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.031554                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.968446                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902467                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097533                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9288575                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9288575                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7253377                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7253377                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17548                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17548                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17522                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17522                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16541952                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16541952                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16541952                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16541952                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        86373                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        86373                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        86373                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         86373                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        86373                       # number of overall misses
system.cpu1.dcache.overall_misses::total        86373                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9387455903                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9387455903                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9387455903                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9387455903                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9387455903                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9387455903                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9374948                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9374948                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7253377                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7253377                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17522                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17522                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16628325                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16628325                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16628325                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16628325                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009213                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009213                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005194                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005194                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005194                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005194                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108685.074074                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108685.074074                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108685.074074                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108685.074074                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108685.074074                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108685.074074                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9069                       # number of writebacks
system.cpu1.dcache.writebacks::total             9069                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52611                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52611                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52611                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52611                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52611                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52611                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33762                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33762                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33762                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33762                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3551675775                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3551675775                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3551675775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3551675775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3551675775                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3551675775                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105197.434246                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105197.434246                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 105197.434246                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105197.434246                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 105197.434246                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105197.434246                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
