- Faster IP Creation & Design reuse
- Increase verification throughput
- HW/SW co-ver
- Combine RTL/TLM ver
- Reuse verification IP from TLM through RTL
- Incremental design refinement

