\hypertarget{union_d_s_u___c_t_r_l___type}{}\section{D\+S\+U\+\_\+\+C\+T\+R\+L\+\_\+\+Type Union Reference}
\label{union_d_s_u___c_t_r_l___type}\index{DSU\_CTRL\_Type@{DSU\_CTRL\_Type}}


{\ttfamily \#include $<$dsu.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_d_s_u___c_t_r_l___type_a9334d5ac0548802c90a8129c52c8e490}{SWRST}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_s_u___c_t_r_l___type_a8b4eebe79ded0459acec2f4950102ba3}{\_\_pad0\_\_}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_s_u___c_t_r_l___type_a3c0a02ddbd40208239429e7c15046afe}{CRC}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_s_u___c_t_r_l___type_aab65dd9b182f6be2254611db5d495217}{MBIST}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_s_u___c_t_r_l___type_a0d48069acca0d7c87aa3b848f2959714}{CE}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_s_u___c_t_r_l___type_a77f12d2e278bd5c07712648ac0df5e08}{\_\_pad1\_\_}}:3\\
\} \mbox{\hyperlink{union_d_s_u___c_t_r_l___type_a218f12eb6a8728d8d9b1e19c56e20fb2}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_d_s_u___c_t_r_l___type_a9428adc9af4653a2050e2536b55dec8d}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_d_s_u___c_t_r_l___type_a8b4eebe79ded0459acec2f4950102ba3}\label{union_d_s_u___c_t_r_l___type_a8b4eebe79ded0459acec2f4950102ba3}} 
\index{DSU\_CTRL\_Type@{DSU\_CTRL\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!DSU\_CTRL\_Type@{DSU\_CTRL\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 1 Reserved \mbox{\Hypertarget{union_d_s_u___c_t_r_l___type_a77f12d2e278bd5c07712648ac0df5e08}\label{union_d_s_u___c_t_r_l___type_a77f12d2e278bd5c07712648ac0df5e08}} 
\index{DSU\_CTRL\_Type@{DSU\_CTRL\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!DSU\_CTRL\_Type@{DSU\_CTRL\_Type}}
\subsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 5.. 7 Reserved \mbox{\Hypertarget{union_d_s_u___c_t_r_l___type_a218f12eb6a8728d8d9b1e19c56e20fb2}\label{union_d_s_u___c_t_r_l___type_a218f12eb6a8728d8d9b1e19c56e20fb2}} 
\index{DSU\_CTRL\_Type@{DSU\_CTRL\_Type}!bit@{bit}}
\index{bit@{bit}!DSU\_CTRL\_Type@{DSU\_CTRL\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_d_s_u___c_t_r_l___type_a0d48069acca0d7c87aa3b848f2959714}\label{union_d_s_u___c_t_r_l___type_a0d48069acca0d7c87aa3b848f2959714}} 
\index{DSU\_CTRL\_Type@{DSU\_CTRL\_Type}!CE@{CE}}
\index{CE@{CE}!DSU\_CTRL\_Type@{DSU\_CTRL\_Type}}
\subsubsection{\texorpdfstring{CE}{CE}}
{\footnotesize\ttfamily uint8\+\_\+t CE}

bit\+: 4 Chip Erase \mbox{\Hypertarget{union_d_s_u___c_t_r_l___type_a3c0a02ddbd40208239429e7c15046afe}\label{union_d_s_u___c_t_r_l___type_a3c0a02ddbd40208239429e7c15046afe}} 
\index{DSU\_CTRL\_Type@{DSU\_CTRL\_Type}!CRC@{CRC}}
\index{CRC@{CRC}!DSU\_CTRL\_Type@{DSU\_CTRL\_Type}}
\subsubsection{\texorpdfstring{CRC}{CRC}}
{\footnotesize\ttfamily uint8\+\_\+t C\+RC}

bit\+: 2 32-\/bit Cyclic Redundancy Check \mbox{\Hypertarget{union_d_s_u___c_t_r_l___type_aab65dd9b182f6be2254611db5d495217}\label{union_d_s_u___c_t_r_l___type_aab65dd9b182f6be2254611db5d495217}} 
\index{DSU\_CTRL\_Type@{DSU\_CTRL\_Type}!MBIST@{MBIST}}
\index{MBIST@{MBIST}!DSU\_CTRL\_Type@{DSU\_CTRL\_Type}}
\subsubsection{\texorpdfstring{MBIST}{MBIST}}
{\footnotesize\ttfamily uint8\+\_\+t M\+B\+I\+ST}

bit\+: 3 Memory Built-\/\+In Self-\/\+Test \mbox{\Hypertarget{union_d_s_u___c_t_r_l___type_a9428adc9af4653a2050e2536b55dec8d}\label{union_d_s_u___c_t_r_l___type_a9428adc9af4653a2050e2536b55dec8d}} 
\index{DSU\_CTRL\_Type@{DSU\_CTRL\_Type}!reg@{reg}}
\index{reg@{reg}!DSU\_CTRL\_Type@{DSU\_CTRL\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t reg}

Type used for register access \mbox{\Hypertarget{union_d_s_u___c_t_r_l___type_a9334d5ac0548802c90a8129c52c8e490}\label{union_d_s_u___c_t_r_l___type_a9334d5ac0548802c90a8129c52c8e490}} 
\index{DSU\_CTRL\_Type@{DSU\_CTRL\_Type}!SWRST@{SWRST}}
\index{SWRST@{SWRST}!DSU\_CTRL\_Type@{DSU\_CTRL\_Type}}
\subsubsection{\texorpdfstring{SWRST}{SWRST}}
{\footnotesize\ttfamily uint8\+\_\+t S\+W\+R\+ST}

bit\+: 0 Software Reset 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2dsu_8h}{dsu.\+h}}\end{DoxyCompactItemize}
