<p> </p><p><u>Executive Summary</u></p><p>ISO26262 training this week for the majority of the engineering team.  We worked out a plan with Synopsys, QA and Engineering to deliver the various components of the Ncore Performance Modeling capabilities and enable QA / Release of Ncore v2.5 by end of March.  Ncore3 Formal Verification is complete with Oski.  We are advancing well on the Physical Design prototype based on iNoCs technology and should be ready for review of fully featured prototype when Federico is in Campbell in March.  Symphony HW 0.9 / SW 0.7 specifications are under review and addressing feedback. </p><p> </p><p><u>Results</u></p><ul><li>Oski completed all coherency and data integrity Formal Verification on Concerto RevC for Ncore3 and all models have run cleanly.</li></ul><p><u>Highlights</u></p><ul><li>Charles Huang accepted offer as Sr. SW Developer in Campbell starting 3/12/2018.</li></ul><p> </p><p><u>Lowlights</u></p><ul><li><u> </u></li></ul><p> </p><p><u>Engineering Progress</u></p><ul><li>HW Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Addressing feedback on 0.9 version of the Architecture Spec especially Routing section.</li><li>Microarchitecture for clocks and power domains mostly done.</li><li>Held Discussions between architecture and design about supported packet formats for Legato 1.0 and Presto 1.0.</li><li>Held Discussions on multiple fronts concerning the topology format to be used</li></ul><li>Ncore</li></ul></ul><ul><li>Advancing Ncore / Concerto RevC (CHI + ACE)</li></ul><ul><ul><ul><li>Oski Formal Verification:</li><ul><li>Reviewed results for coherency and data check runs. All models have run cleanly.</li></ul><li>Error architecture updates continuing.</li><li>Reviewed Concerto C error architecture and error packet format with Symphony architecture team.  Alignment on transport error detection and reporting in Legato.</li><li>Reviewed SMI definition with Symphony team. Achieved alignment on packet formats that will be supported in Legato for Non-data and data messages in Ncore 3.</li><li>Reviewed POR proposal for configuration and status register access interconnection structure.</li><li>Proposed an optimized construct based on Presto that better fits in with the Ncore structure by connecting directly to a DII via an AXI ATU-I instead of first transiting with APB.</li></ul></ul><li>Software / SW Architecture</li><ul><li>ISO26262 Exida Training Tue-Friday.</li><li>Conductor (Ncore 2.x support)</li><ul><li>NCore 2.5.1-ir.7 built for CONC-3910 NXP DFT Issue</li><li>SLES 11.4 Ncore: Advances in SuSE support; Solution for Piano2.2 identified.</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Worked to generate checker trace for DV team's checker and simple tests passed checker</li><li>Started to setup/test Intel PSG config</li><li>Initial tests using only two coherent AIU agents (no ACE-lite) worked fine</li><li>Found issues in missing DCE port id parameters such that AIU always sends to DCE0.  Did work-around by using nSelect bits to decode DCE id0 - id3.</li><li>Implementing multiple elements parametrization.</li><li>Improve the C++ checker included in the performance model.</li><li>Implemented a checklist for the 2.5 release.</li></ul><li>SW Architecture</li><ul><li>Engage SNPS team on the last deliverables before a joint/synchronized release of Ncore® 2.5 and the necessary support from PA®</li><li>Resolved SYM 455 :  PREP / TACHL -- Nested JSON include files with configurable path</li><li>Discussed the Topology representation format.</li></ul><li>Maestro Front-end (Client)</li><ul><li>GUI</li><ul><li>Implementation for Component View and Domain View in progress</li></ul><li>Maestro Kernel</li><ul><li>Investigated use of alternative expression parsers for Maestro parameters.</li></ul></ul><li>Maestro Back-end (Server)</li><ul><li>Bob the builder 1.0.2 (CSR backward compatible, added parameter Type  json schema generation).</li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul><li>Physical Design Awareness and Topology Synthesis</li><ul><li>Physical design prototype now has awareness of clock regions. User can edit the expansibility of those regions to accommodate the NoC.</li><li>Physical design prototype improvements: better pipelining (solves edge cases where placement may be fractionally violating constraints)</li><li>Physical design prototype improvements: improved grid search to be more flexible and powerful, eventually resulting in more optimal placement of modules</li><li>Physical design prototype improvements: now embedded into the data structures some sanity checks (link length violations, overlaps...) so that it is easier for tools and GUI to find, display and fix violations.</li><li>Working on specification for flow.  Reviewed current status of the POC timing closure flow.</li></ul><li>Infrastructure</li><ul><li>Functions written for CSR generation in IP-XACT for LLC. Integration pending.</li></ul></ul></ul><p> </p><ul><li>Solutions Architecture / Physical Design Optimization</li><ul><li>All stakeholders agreed upon terminology of network elements </li><li>First synthesis of Symphony switch component completed</li><li>Wrote detailed proposal for characterization process and database</li><li>Defined list of fixed Piano bugs to be included in Piano v2.2.1 release for Intel</li><li>Continue to interview for Physical Design position.</li></ul></ul><p> </p><ul><li>Documentation</li><ul><li>Ncore</li><ul><li>Started migrating new documents to the new structured template for Ncore 3.0 – WIP.</li><li>2.5 – awaiting input for Getting Started Guide, user guide, integration guide, reference manual (Read allocation policy &amp; Performance modeling)</li><li>3.0 – Met with Ty and discussed documentation structure for Reference manual, user guide, and integration guide. Ty will be updating/changing most of the Reference Manual for 3.0. Doc team will work with AEs and software team on User Guides.</li></ul><li>Symphony/Presto</li><ul><ul><li>No update for documentation</li></ul></ul><li>PIANO 2.5 (No update)</li><ul><li>PIANO Shell command</li><li>PIANO Editor – Reviewed Ncore information for PIANO.</li><li>PIANO Quick Start Guide – Reviewed information that needs to be added for Ncore</li></ul><li>Technical Publication Process</li><ul><li>Work with marketing on figuring out JAMA</li><li>Fixing bugs in new template</li><li>Will be attending JAMA training next week, help engineering with JAMA for internal documentation</li><li>Need information from engineers for XML input for customer documentation</li></ul></ul></ul><p> </p><p><u>Products Summary</u></p><p> </p><ul><li>Ncore v1.6.3</li><ul><li>No changes.</li></ul><li>Ncore v2.2.1 (<em>unplanned release</em>)</li><ul><li>Maintenance release with identified installation improvements including support for CentOS 6/7 and SuSE 11/12 (Intel).</li><li>Now plan on meeting NXP needs for DFT fix and tape-out releases with Ncore2.5.  Running longer regressions on NXP RTL drop.</li></ul></ul><ul><li>Ncore v2.5 – Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Extended Victim Cache/Read-allocate CMC policy and deferred errata from v2.2.  Adding support for CentOS 6/7 and SuSE 11/12 since v2.2.1 is unplanned.</li><ul><li>RTL in freeze mode. DFT ported to 2.5.</li></ul></ul><ul><ul><li>Breker Eval: Possibility to use this tool in PA.</li><li>Carbon: Checker trace issue debugged. Able to generate traces in Carbon now. Long trace is failing and need to debug.</li><li>CMC Read allocate:</li><ul><li>DMI: All regressions with read allocate look good.</li><li>System: All regressions looking good. Will selectively debug and fix remaining few failures (not Read Allocate related) over time.</li></ul><li>Customer TB: Working with SW to add fixes to IP-XACT xml so that new test cases pass.</li><li>Jama Migration: Added Ncore 2.5 DMI test scenarios to Jama and linked them to an Architectural item.</li><li>DFT NXP fix caused pass rate hit. Locally, TB fix to drive new signal is ready. Waiting for Psys top level wrapper RTL fix to check-in all changes.</li></ul></ul><ul><ul><li>Regression Results Ncore 2.x (updating Psys top level wrapper)</li></ul></ul><p> </p><p> </p><ul><li>Ncore v3.0</li><ul><li>Design</li><ul><li>Created 3.0 sprints (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830</a>)</li><li>DII à read for bring up writ path optimization and lint clean up  </li><li>IO-AIU à Not much to report was in training  </li><li>CHI-AIU à Not much to report was in training  </li><li>DMI à continued working on initial phase coding.</li><li>DCE à worked on micro arch, will have 0.7 review by end of month</li><li>CCP à Nothing to report</li></ul><li>Verification</li></ul></ul><ul><ul><ul><li>SMI agent: SMI agent updated as per latest spec</li><li>System BFM for AIU/NCB: In progress. Very close to completion</li><li>DMI: Working on compiling environment.</li><li>DII scoreboard: Code ready for bring up.</li><li>DII env: DII env compile in progress.</li><li>IO-AIU: Working on compile.</li><li>CHI: Env compile in progress.</li><li>Simple system configuration: Changes are being added and working with RTL team to compile using this configuration file.</li><li>CCP + Formal</li><ul><li>Scratchpad top level coding in progress.</li></ul></ul></ul></ul><p> </p><ul><li>CodaCache</li><ul><li>Design</li><ul><li>Coda Cache Sprints: (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34</a>)</li><li>Initial RTL in bring up phase,  2k read and write no allocate passing.</li><li>Did some bring up debug. Not much to report on coding as was in training.</li></ul><li>Verification</li><ul><li>2k reads and writes mixed with no allocate and no axid and address collisions working.</li><li>1k reads and writes with axid collision on no allocate passing.</li><li>Adding support for address collision in scoreboard.</li><li>Working on adding regression test list and running nightly regressions.</li></ul><li>SW</li><ul><li>Functions written for CSR generation in IP-XACT for LLC. Integration pending.</li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul></ul></ul><ul><li>Presto</li></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12307" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=12307</a>)</li><ul><li>uArch: Working on clock and power domain adapter</li><li>uArch: Finished  rate adapters (VC aware also) spec</li><li>RTL: Packetizer, Depacketizer and Switch</li><li>RTL: data-width adapter</li><li>RTL: symphony register</li><li>TACHL: Added functionality to return parameters and ports to instantiate an arbiter</li><li>Design review for rate adapters.</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Experimenting in memory scheduler.</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Formal: Developing formal properties to verify arb_rr*; arb_wrr_rr* and pri_rr</li><li>Held various meetings related to infrastructure and Legato + Presto synchronization</li><li>Got packets to flow through switch</li><li>Working on iATU and tATU test plans</li><li>Most of the members from verification team in Campbell for ISO26262 training.</li></ul><li>Key Deliverables</li><ul><li>February Timebox completion.  7 / 10 items trending to completion.</li></ul><li>Top Issues</li><ul><li>Need Intern to provide scripting support as there is significant effort to enable ramp of Symphony development environment.</li></ul></ul></ul><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>SW Architect – one candidate completed on-site this week.  Decision on offer next week.</li><li>SW EDA Developer (2) – 2 offers in progress (Abhishek Joshi – EDA; Charles Huang – GUI.  Accepted!)</li><li>Performance Modeling – 1 offer in progress (Alex Tsifra).</li><li>Presto HW RTL Designer – one candidate for on-site.</li><li>Physical Design – one candidate invited for on-site</li><li>Austin Intern – reviewing resumes</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Met with Benoit, Sarah and Chirag and aligned on verification improvement response to Toshiba.</li><li>Driving Ncore v2.5 Jama pilot with Alexis and team.  Determined how to enable a release from within Jama.</li><li>Worked with Manadher and Synopsys on plan to release Ncore performance models.</li><li>Held Ncore v2.5 Release review and established initial release schedule including Release Candidates to enable staged QA testing.</li><li>Drove direction on topology exchange format and terminology.</li><li>Held February timebox mid-review.</li><li>Multiple discussions on how best to meet NXP needs for final RTL and tape-out release version of Ncore.</li><li>Discussions with Sales / CAE on ways to support Socionext and Esperanto requirements.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18.</li><li>Ncore3.0 Production Release in September, 2018.</li><li>CodaCache1.0 in April, 2018.</li><li>Deliver updated Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology.</li><li>Ncore3.5 Production Release Q4’18.</li><li>Presto Production Release Q1’19.</li></ul></ul><p> </p><p><u>2018 Travel</u>:</p><p>Japan visit with SocioNext, Canon and Toshiba – 2/06 – 2/10.</p><p>Austin Feb visit 2/20 – 2/22.</p>