#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-339-g28987277a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5653bb6f8500 .scope module, "bist_tb" "bist_tb" 2 3;
 .timescale -9 -12;
v0x5653bb7295a0_0 .net *"_ivl_2", 1 0, L_0x5653bb729e60;  1 drivers
v0x5653bb7296a0_0 .net *"_ivl_5", 0 0, L_0x5653bb729f60;  1 drivers
v0x5653bb729780_0 .net "bist_end", 0 0, v0x5653bb727fd0_0;  1 drivers
v0x5653bb729820_0 .net "bist_start", 0 0, L_0x5653bb729dc0;  1 drivers
v0x5653bb729910_0 .var "clk", 0 0;
v0x5653bb729a90_0 .var/i "index", 31 0;
v0x5653bb729b50_0 .net "p_nf", 0 0, v0x5653bb729090_0;  1 drivers
v0x5653bb729bf0 .array "pattern_mem", 9 0, 0 1;
v0x5653bb729c90_0 .var "res", 0 0;
E_0x5653bb708760 .event anyedge, v0x5653bb729a90_0;
E_0x5653bb708f60 .event negedge, v0x5653bb6eedc0_0;
L_0x5653bb729dc0 .part L_0x5653bb729f60, 0, 1;
L_0x5653bb729e60 .array/port v0x5653bb729bf0, v0x5653bb729a90_0;
L_0x5653bb729f60 .part L_0x5653bb729e60, 0, 1;
S_0x5653bb6f8690 .scope module, "top_level" "top_level" 2 25, 3 3 0, S_0x5653bb6f8500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "bist_start";
    .port_info 3 /OUTPUT 1 "bist_end";
    .port_info 4 /OUTPUT 1 "pass_nfail";
v0x5653bb728d30_0 .net "bist_end", 0 0, v0x5653bb727fd0_0;  alias, 1 drivers
v0x5653bb728e20_0 .net "bist_start", 0 0, L_0x5653bb729dc0;  alias, 1 drivers
v0x5653bb728ef0_0 .net "clk", 0 0, v0x5653bb729910_0;  1 drivers
v0x5653bb728fc0_0 .net "out_proj1_ctrl", 0 0, v0x5653bb728790_0;  1 drivers
v0x5653bb729090_0 .var "pass_nfail", 0 0;
v0x5653bb729130_0 .var "pos_bist_start", 0 0;
v0x5653bb7291d0_0 .var "prev_bist_start", 0 0;
v0x5653bb729270_0 .net "reset", 0 0, v0x5653bb729c90_0;  1 drivers
v0x5653bb729310_0 .var "reset_proj1_ctrl", 0 0;
v0x5653bb729440_0 .net "running_proj1_ctrl", 0 0, v0x5653bb728a10_0;  1 drivers
S_0x5653bb707bb0 .scope module, "bist_controller" "controller" 3 42, 4 15 0, S_0x5653bb6f8690;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "bist_end";
    .port_info 5 /OUTPUT 1 "running";
P_0x5653bb707d90 .param/l "COMPLETED" 1 4 28, C4<011>;
P_0x5653bb707dd0 .param/l "IDLE" 1 4 28, C4<000>;
P_0x5653bb707e10 .param/l "M_MAX" 1 4 32, C4<1001>;
P_0x5653bb707e50 .param/l "N_MAX" 1 4 31, C4<1000>;
P_0x5653bb707e90 .param/l "RUN_H" 1 4 28, C4<001>;
P_0x5653bb707ed0 .param/l "RUN_L" 1 4 28, C4<010>;
v0x5653bb727fd0_0 .var "bist_end", 0 0;
v0x5653bb7280b0_0 .net "clk", 0 0, v0x5653bb729910_0;  alias, 1 drivers
v0x5653bb7281c0_0 .net "m", 3 0, v0x5653bb6ef590_0;  1 drivers
v0x5653bb728260_0 .var "m_en", 0 0;
v0x5653bb728300_0 .var "m_rst", 0 0;
v0x5653bb7283f0_0 .net "n", 3 0, v0x5653bb727d30_0;  1 drivers
v0x5653bb7284c0_0 .var "n_en", 0 0;
v0x5653bb728590_0 .var "n_rst", 0 0;
v0x5653bb728660_0 .var "n_state", 2 0;
v0x5653bb728790_0 .var "out", 0 0;
v0x5653bb728830_0 .var "p_start", 0 0;
v0x5653bb7288d0_0 .var "pos_start", 0 0;
v0x5653bb728970_0 .net "reset", 0 0, v0x5653bb729310_0;  1 drivers
v0x5653bb728a10_0 .var "running", 0 0;
v0x5653bb728ad0_0 .net "start", 0 0, L_0x5653bb729dc0;  alias, 1 drivers
v0x5653bb728b90_0 .var "state", 2 0;
E_0x5653bb708520 .event anyedge, v0x5653bb728b90_0, v0x5653bb7288d0_0, v0x5653bb727d30_0, v0x5653bb6ef590_0;
S_0x5653bb6bce10 .scope module, "m_counter" "counter_4b" 4 171, 5 3 0, S_0x5653bb707bb0;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
v0x5653bb6eedc0_0 .net "clk", 0 0, v0x5653bb729910_0;  alias, 1 drivers
v0x5653bb6ef590_0 .var "count", 3 0;
v0x5653bb6e9a70_0 .net "enable", 0 0, v0x5653bb728260_0;  1 drivers
v0x5653bb6ea330_0 .net "reset", 0 0, v0x5653bb728300_0;  1 drivers
E_0x5653bb7088e0 .event posedge, v0x5653bb6eedc0_0;
S_0x5653bb727aa0 .scope module, "n_counter" "counter_4b" 4 165, 5 3 0, S_0x5653bb707bb0;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
v0x5653bb6e86a0_0 .net "clk", 0 0, v0x5653bb729910_0;  alias, 1 drivers
v0x5653bb727d30_0 .var "count", 3 0;
v0x5653bb727df0_0 .net "enable", 0 0, v0x5653bb7284c0_0;  1 drivers
v0x5653bb727e90_0 .net "reset", 0 0, v0x5653bb728590_0;  1 drivers
    .scope S_0x5653bb727aa0;
T_0 ;
    %wait E_0x5653bb7088e0;
    %load/vec4 v0x5653bb727e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5653bb727d30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5653bb727df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5653bb727d30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5653bb727d30_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5653bb6bce10;
T_1 ;
    %wait E_0x5653bb7088e0;
    %load/vec4 v0x5653bb6ea330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5653bb6ef590_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5653bb6e9a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5653bb6ef590_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5653bb6ef590_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5653bb707bb0;
T_2 ;
    %wait E_0x5653bb7088e0;
    %load/vec4 v0x5653bb728970_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5653bb728b90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5653bb728660_0;
    %assign/vec4 v0x5653bb728b90_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5653bb707bb0;
T_3 ;
    %wait E_0x5653bb7088e0;
    %load/vec4 v0x5653bb728830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.2, 4;
    %load/vec4 v0x5653bb728ad0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5653bb7288d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653bb7288d0_0, 0;
T_3.1 ;
    %load/vec4 v0x5653bb728ad0_0;
    %assign/vec4 v0x5653bb728830_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5653bb707bb0;
T_4 ;
    %wait E_0x5653bb708520;
    %load/vec4 v0x5653bb728b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb727fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb728300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb7284c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb728590_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5653bb728660_0, 0, 3;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb727fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb728300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb7284c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb728590_0, 0, 1;
    %load/vec4 v0x5653bb7288d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5653bb728660_0, 0, 3;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5653bb728b90_0;
    %store/vec4 v0x5653bb728660_0, 0, 3;
T_4.7 ;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb728790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb728a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb727fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb7284c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728300_0, 0, 1;
    %load/vec4 v0x5653bb7283f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.10, 4;
    %load/vec4 v0x5653bb7281c0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5653bb728660_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x5653bb7283f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5653bb728660_0, 0, 3;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x5653bb728b90_0;
    %store/vec4 v0x5653bb728660_0, 0, 3;
T_4.12 ;
T_4.9 ;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb728a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb727fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb7284c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb728590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb728260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728300_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5653bb728660_0, 0, 3;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb727fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb728300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb728260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb728590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb7284c0_0, 0, 1;
    %load/vec4 v0x5653bb7288d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5653bb728660_0, 0, 3;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x5653bb728b90_0;
    %store/vec4 v0x5653bb728660_0, 0, 3;
T_4.14 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5653bb6f8690;
T_5 ;
    %wait E_0x5653bb7088e0;
    %load/vec4 v0x5653bb729270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5653bb729310_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653bb729310_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5653bb6f8690;
T_6 ;
    %wait E_0x5653bb7088e0;
    %load/vec4 v0x5653bb7291d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.2, 4;
    %load/vec4 v0x5653bb728e20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5653bb729130_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653bb729130_0, 0;
T_6.1 ;
    %load/vec4 v0x5653bb728e20_0;
    %assign/vec4 v0x5653bb7291d0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5653bb6f8500;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653bb729c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb729910_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653bb729c90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5653bb729a90_0, 0, 32;
    %vpi_call 2 50 "$readmemb", "bist.vec", v0x5653bb729bf0 {0 0 0};
T_7.0 ;
    %wait E_0x5653bb708f60;
    %load/vec4 v0x5653bb729a90_0;
    %addi 1, 0, 32;
    %vpi_call 2 58 "$display", "index %d, bist_start %b, bist_end %b, p_nf %b", S<0,vec4,s32>, v0x5653bb729820_0, v0x5653bb729780_0, v0x5653bb729b50_0 {1 0 0};
    %load/vec4 v0x5653bb729a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5653bb729a90_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x5653bb6f8500;
T_8 ;
    %delay 1000000, 0;
    %load/vec4 v0x5653bb729910_0;
    %inv;
    %store/vec4 v0x5653bb729910_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5653bb6f8500;
T_9 ;
T_9.0 ;
    %load/vec4 v0x5653bb729a90_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.1, 6;
    %wait E_0x5653bb708760;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "fatima/tbs/bist_tb.v";
    "fatima/src/top_level.v";
    "fatima/src/controller.v";
    "fatima/src/counter_4b.v";
