0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab7_1_1/lab7_1_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab7_1_1/lab7_1_1.srcs/sim_1/new/testbench.v,1646989850,verilog,,,,testbench,,,,,,,,
