$comment
	File created using the following command:
		vcd file myrommemory.msim.vcd -direction
$end
$date
	Wed Apr 24 09:41:43 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module myrommemory_vlg_vec_tst $end
$var reg 3 ! addr [2:0] $end
$var wire 1 " data [7] $end
$var wire 1 # data [6] $end
$var wire 1 $ data [5] $end
$var wire 1 % data [4] $end
$var wire 1 & data [3] $end
$var wire 1 ' data [2] $end
$var wire 1 ( data [1] $end
$var wire 1 ) data [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 Mux7~0_combout $end
$var wire 1 2 Mux7~1_combout $end
$var wire 1 3 Mux7~2_combout $end
$var wire 1 4 Mux7~3_combout $end
$var wire 1 5 Mux7~4_combout $end
$var wire 1 6 Mux7~5_combout $end
$var wire 1 7 Mux7~6_combout $end
$var wire 1 8 Mux7~7_combout $end
$var wire 1 9 addr~combout [2] $end
$var wire 1 : addr~combout [1] $end
$var wire 1 ; addr~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1)
0(
0'
0&
0%
0$
0#
0"
x*
0+
1,
x-
1.
1/
10
11
02
03
04
05
06
07
08
0;
0:
09
$end
#80000
b1 !
1;
0*
12
01
1(
0)
#160000
b11 !
b10 !
0;
1:
1*
13
02
1'
0(
#240000
b11 !
1;
0*
14
03
1&
0'
#400000
b111 !
b101 !
b100 !
0;
0:
19
1*
15
04
1%
0&
#480000
b101 !
1;
0*
16
05
1$
0%
#560000
b111 !
b110 !
0;
1:
1*
17
06
1#
0$
#640000
b111 !
1;
0*
18
07
1"
0#
#720000
b110 !
0;
1*
08
17
0"
1#
#800000
b100 !
b101 !
1;
0:
0*
07
16
0#
1$
#880000
b1 !
b0 !
0;
09
1*
06
11
0$
1)
#960000
b10 !
1:
0*
13
01
1'
0)
