
raspbian-preinstalled/gpgsm:     file format elf32-littlearm


Disassembly of section .init:

00015290 <.init>:
   15290:	push	{r3, lr}
   15294:	bl	193c4 <ftello64@plt+0x2e84>
   15298:	pop	{r3, pc}

Disassembly of section .plt:

0001529c <gcry_mpi_set@plt-0x14>:
   1529c:	push	{lr}		; (str lr, [sp, #-4]!)
   152a0:	ldr	lr, [pc, #4]	; 152ac <gcry_mpi_set@plt-0x4>
   152a4:	add	lr, pc, lr
   152a8:	ldr	pc, [lr, #8]!
   152ac:	andeq	sl, r6, ip, lsl #14

000152b0 <gcry_mpi_set@plt>:
   152b0:	add	ip, pc, #0, 12
   152b4:	add	ip, ip, #434176	; 0x6a000
   152b8:	ldr	pc, [ip, #1804]!	; 0x70c

000152bc <ksba_name_get_uri@plt>:
   152bc:	add	ip, pc, #0, 12
   152c0:	add	ip, ip, #434176	; 0x6a000
   152c4:	ldr	pc, [ip, #1796]!	; 0x704

000152c8 <ksba_writer_set_filter@plt>:
   152c8:	add	ip, pc, #0, 12
   152cc:	add	ip, ip, #434176	; 0x6a000
   152d0:	ldr	pc, [ip, #1788]!	; 0x6fc

000152d4 <gcry_mpi_get_nbits@plt>:
   152d4:	add	ip, pc, #0, 12
   152d8:	add	ip, ip, #434176	; 0x6a000
   152dc:	ldr	pc, [ip, #1780]!	; 0x6f4

000152e0 <gcry_xmalloc@plt>:
   152e0:	add	ip, pc, #0, 12
   152e4:	add	ip, ip, #434176	; 0x6a000
   152e8:	ldr	pc, [ip, #1772]!	; 0x6ec

000152ec <fdopen@plt>:
   152ec:	add	ip, pc, #0, 12
   152f0:	add	ip, ip, #434176	; 0x6a000
   152f4:	ldr	pc, [ip, #1764]!	; 0x6e4

000152f8 <gcry_xmalloc_secure@plt>:
   152f8:	add	ip, pc, #0, 12
   152fc:	add	ip, ip, #434176	; 0x6a000
   15300:	ldr	pc, [ip, #1756]!	; 0x6dc

00015304 <calloc@plt>:
   15304:	add	ip, pc, #0, 12
   15308:	add	ip, ip, #434176	; 0x6a000
   1530c:	ldr	pc, [ip, #1748]!	; 0x6d4

00015310 <strstr@plt>:
   15310:	add	ip, pc, #0, 12
   15314:	add	ip, ip, #434176	; 0x6a000
   15318:	ldr	pc, [ip, #1740]!	; 0x6cc

0001531c <assuan_register_input_notify@plt>:
   1531c:	add	ip, pc, #0, 12
   15320:	add	ip, ip, #434176	; 0x6a000
   15324:	ldr	pc, [ip, #1732]!	; 0x6c4

00015328 <gcry_mpi_copy@plt>:
   15328:	add	ip, pc, #0, 12
   1532c:	add	ip, ip, #434176	; 0x6a000
   15330:	ldr	pc, [ip, #1724]!	; 0x6bc

00015334 <raise@plt>:
   15334:	add	ip, pc, #0, 12
   15338:	add	ip, ip, #434176	; 0x6a000
   1533c:	ldr	pc, [ip, #1716]!	; 0x6b4

00015340 <gpgrt_funlockfile@plt>:
   15340:	add	ip, pc, #0, 12
   15344:	add	ip, ip, #434176	; 0x6a000
   15348:	ldr	pc, [ip, #1708]!	; 0x6ac

0001534c <ksba_cms_hash_signed_attrs@plt>:
   1534c:	add	ip, pc, #0, 12
   15350:	add	ip, ip, #434176	; 0x6a000
   15354:	ldr	pc, [ip, #1700]!	; 0x6a4

00015358 <ksba_cert_release@plt>:
   15358:	add	ip, pc, #0, 12
   1535c:	add	ip, ip, #434176	; 0x6a000
   15360:	ldr	pc, [ip, #1692]!	; 0x69c

00015364 <gcry_malloc@plt>:
   15364:	add	ip, pc, #0, 12
   15368:	add	ip, ip, #434176	; 0x6a000
   1536c:	ldr	pc, [ip, #1684]!	; 0x694

00015370 <ksba_certreq_set_issuer@plt>:
   15370:	add	ip, pc, #0, 12
   15374:	add	ip, ip, #434176	; 0x6a000
   15378:	ldr	pc, [ip, #1676]!	; 0x68c

0001537c <ksba_cms_get_sig_val@plt>:
   1537c:	add	ip, pc, #0, 12
   15380:	add	ip, ip, #434176	; 0x6a000
   15384:	ldr	pc, [ip, #1668]!	; 0x684

00015388 <gmtime_r@plt>:
   15388:	add	ip, pc, #0, 12
   1538c:	add	ip, ip, #434176	; 0x6a000
   15390:	ldr	pc, [ip, #1660]!	; 0x67c

00015394 <gpgrt_write@plt>:
   15394:	add	ip, pc, #0, 12
   15398:	add	ip, ip, #434176	; 0x6a000
   1539c:	ldr	pc, [ip, #1652]!	; 0x674

000153a0 <gcry_pk_algo_info@plt>:
   153a0:	add	ip, pc, #0, 12
   153a4:	add	ip, ip, #434176	; 0x6a000
   153a8:	ldr	pc, [ip, #1644]!	; 0x66c

000153ac <ksba_certreq_set_public_key@plt>:
   153ac:	add	ip, pc, #0, 12
   153b0:	add	ip, ip, #434176	; 0x6a000
   153b4:	ldr	pc, [ip, #1636]!	; 0x664

000153b8 <ksba_certreq_build@plt>:
   153b8:	add	ip, pc, #0, 12
   153bc:	add	ip, ip, #434176	; 0x6a000
   153c0:	ldr	pc, [ip, #1628]!	; 0x65c

000153c4 <gcry_mpi_cmp@plt>:
   153c4:	add	ip, pc, #0, 12
   153c8:	add	ip, ip, #434176	; 0x6a000
   153cc:	ldr	pc, [ip, #1620]!	; 0x654

000153d0 <getpwnam@plt>:
   153d0:	add	ip, pc, #0, 12
   153d4:	add	ip, ip, #434176	; 0x6a000
   153d8:	ldr	pc, [ip, #1612]!	; 0x64c

000153dc <fsync@plt>:
   153dc:	add	ip, pc, #0, 12
   153e0:	add	ip, ip, #434176	; 0x6a000
   153e4:	ldr	pc, [ip, #1604]!	; 0x644

000153e8 <iconv_close@plt>:
   153e8:	add	ip, pc, #0, 12
   153ec:	add	ip, ip, #434176	; 0x6a000
   153f0:	ldr	pc, [ip, #1596]!	; 0x63c

000153f4 <ksba_reader_set_cb@plt>:
   153f4:	add	ip, pc, #0, 12
   153f8:	add	ip, ip, #434176	; 0x6a000
   153fc:	ldr	pc, [ip, #1588]!	; 0x634

00015400 <iconv@plt>:
   15400:	add	ip, pc, #0, 12
   15404:	add	ip, ip, #434176	; 0x6a000
   15408:	ldr	pc, [ip, #1580]!	; 0x62c

0001540c <gcry_md_get_algo_dlen@plt>:
   1540c:	add	ip, pc, #0, 12
   15410:	add	ip, ip, #434176	; 0x6a000
   15414:	ldr	pc, [ip, #1572]!	; 0x624

00015418 <ksba_reader_release@plt>:
   15418:	add	ip, pc, #0, 12
   1541c:	add	ip, ip, #434176	; 0x6a000
   15420:	ldr	pc, [ip, #1564]!	; 0x61c

00015424 <strcmp@plt>:
   15424:	add	ip, pc, #0, 12
   15428:	add	ip, ip, #434176	; 0x6a000
   1542c:	ldr	pc, [ip, #1556]!	; 0x614

00015430 <ksba_cert_get_key_usage@plt>:
   15430:	add	ip, pc, #0, 12
   15434:	add	ip, ip, #434176	; 0x6a000
   15438:	ldr	pc, [ip, #1548]!	; 0x60c

0001543c <gpgrt_vfprintf_unlocked@plt>:
   1543c:	add	ip, pc, #0, 12
   15440:	add	ip, ip, #434176	; 0x6a000
   15444:	ldr	pc, [ip, #1540]!	; 0x604

00015448 <strtol@plt>:
   15448:	add	ip, pc, #0, 12
   1544c:	add	ip, ip, #434176	; 0x6a000
   15450:	ldr	pc, [ip, #1532]!	; 0x5fc

00015454 <getpwuid@plt>:
   15454:	add	ip, pc, #0, 12
   15458:	add	ip, ip, #434176	; 0x6a000
   1545c:	ldr	pc, [ip, #1524]!	; 0x5f4

00015460 <strcspn@plt>:
   15460:	add	ip, pc, #0, 12
   15464:	add	ip, ip, #434176	; 0x6a000
   15468:	ldr	pc, [ip, #1516]!	; 0x5ec

0001546c <gcry_sexp_cadr@plt>:
   1546c:	add	ip, pc, #0, 12
   15470:	add	ip, ip, #434176	; 0x6a000
   15474:	ldr	pc, [ip, #1508]!	; 0x5e4

00015478 <ksba_certreq_new@plt>:
   15478:	add	ip, pc, #0, 12
   1547c:	add	ip, ip, #434176	; 0x6a000
   15480:	ldr	pc, [ip, #1500]!	; 0x5dc

00015484 <gcry_md_close@plt>:
   15484:	add	ip, pc, #0, 12
   15488:	add	ip, ip, #434176	; 0x6a000
   1548c:	ldr	pc, [ip, #1492]!	; 0x5d4

00015490 <ksba_cert_get_crl_dist_point@plt>:
   15490:	add	ip, pc, #0, 12
   15494:	add	ip, ip, #434176	; 0x6a000
   15498:	ldr	pc, [ip, #1484]!	; 0x5cc

0001549c <gpgrt_vfprintf@plt>:
   1549c:	add	ip, pc, #0, 12
   154a0:	add	ip, ip, #434176	; 0x6a000
   154a4:	ldr	pc, [ip, #1476]!	; 0x5c4

000154a8 <setrlimit64@plt>:
   154a8:	add	ip, pc, #0, 12
   154ac:	add	ip, ip, #434176	; 0x6a000
   154b0:	ldr	pc, [ip, #1468]!	; 0x5bc

000154b4 <read@plt>:
   154b4:	add	ip, pc, #0, 12
   154b8:	add	ip, ip, #434176	; 0x6a000
   154bc:	ldr	pc, [ip, #1460]!	; 0x5b4

000154c0 <gcry_calloc_secure@plt>:
   154c0:	add	ip, pc, #0, 12
   154c4:	add	ip, ip, #434176	; 0x6a000
   154c8:	ldr	pc, [ip, #1452]!	; 0x5ac

000154cc <mktime@plt>:
   154cc:	add	ip, pc, #0, 12
   154d0:	add	ip, ip, #434176	; 0x6a000
   154d4:	ldr	pc, [ip, #1444]!	; 0x5a4

000154d8 <fflush@plt>:
   154d8:	add	ip, pc, #0, 12
   154dc:	add	ip, ip, #434176	; 0x6a000
   154e0:	ldr	pc, [ip, #1436]!	; 0x59c

000154e4 <getuid@plt>:
   154e4:	add	ip, pc, #0, 12
   154e8:	add	ip, ip, #434176	; 0x6a000
   154ec:	ldr	pc, [ip, #1428]!	; 0x594

000154f0 <gcry_mpi_sub_ui@plt>:
   154f0:	add	ip, pc, #0, 12
   154f4:	add	ip, ip, #434176	; 0x6a000
   154f8:	ldr	pc, [ip, #1420]!	; 0x58c

000154fc <sigprocmask@plt>:
   154fc:	add	ip, pc, #0, 12
   15500:	add	ip, ip, #434176	; 0x6a000
   15504:	ldr	pc, [ip, #1412]!	; 0x584

00015508 <memmove@plt>:
   15508:	add	ip, pc, #0, 12
   1550c:	add	ip, ip, #434176	; 0x6a000
   15510:	ldr	pc, [ip, #1404]!	; 0x57c

00015514 <ksba_cert_get_issuer@plt>:
   15514:	add	ip, pc, #0, 12
   15518:	add	ip, ip, #434176	; 0x6a000
   1551c:	ldr	pc, [ip, #1396]!	; 0x574

00015520 <gcry_md_read@plt>:
   15520:	add	ip, pc, #0, 12
   15524:	add	ip, ip, #434176	; 0x6a000
   15528:	ldr	pc, [ip, #1388]!	; 0x56c

0001552c <free@plt>:
   1552c:	add	ip, pc, #0, 12
   15530:	add	ip, ip, #434176	; 0x6a000
   15534:	ldr	pc, [ip, #1380]!	; 0x564

00015538 <gcry_mpi_clear_highbit@plt>:
   15538:	add	ip, pc, #0, 12
   1553c:	add	ip, ip, #434176	; 0x6a000
   15540:	ldr	pc, [ip, #1372]!	; 0x55c

00015544 <ksba_cms_add_recipient@plt>:
   15544:	add	ip, pc, #0, 12
   15548:	add	ip, ip, #434176	; 0x6a000
   1554c:	ldr	pc, [ip, #1364]!	; 0x554

00015550 <fgets@plt>:
   15550:	add	ip, pc, #0, 12
   15554:	add	ip, ip, #434176	; 0x6a000
   15558:	ldr	pc, [ip, #1356]!	; 0x54c

0001555c <rl_free_line_state@plt>:
   1555c:	add	ip, pc, #0, 12
   15560:	add	ip, ip, #434176	; 0x6a000
   15564:	ldr	pc, [ip, #1348]!	; 0x544

00015568 <ksba_check_version@plt>:
   15568:	add	ip, pc, #0, 12
   1556c:	add	ip, ip, #434176	; 0x6a000
   15570:	ldr	pc, [ip, #1340]!	; 0x53c

00015574 <_gpgrt_putc_overflow@plt>:
   15574:	add	ip, pc, #0, 12
   15578:	add	ip, ip, #434176	; 0x6a000
   1557c:	ldr	pc, [ip, #1332]!	; 0x534

00015580 <gcry_cipher_setkey@plt>:
   15580:	add	ip, pc, #0, 12
   15584:	add	ip, ip, #434176	; 0x6a000
   15588:	ldr	pc, [ip, #1324]!	; 0x52c

0001558c <nanosleep@plt>:
   1558c:	add	ip, pc, #0, 12
   15590:	add	ip, ip, #434176	; 0x6a000
   15594:	ldr	pc, [ip, #1316]!	; 0x524

00015598 <add_history@plt>:
   15598:	add	ip, pc, #0, 12
   1559c:	add	ip, ip, #434176	; 0x6a000
   155a0:	ldr	pc, [ip, #1308]!	; 0x51c

000155a4 <ferror@plt>:
   155a4:	add	ip, pc, #0, 12
   155a8:	add	ip, ip, #434176	; 0x6a000
   155ac:	ldr	pc, [ip, #1300]!	; 0x514

000155b0 <assuan_set_log_cb@plt>:
   155b0:	add	ip, pc, #0, 12
   155b4:	add	ip, ip, #434176	; 0x6a000
   155b8:	ldr	pc, [ip, #1292]!	; 0x50c

000155bc <gcry_mpi_print@plt>:
   155bc:	add	ip, pc, #0, 12
   155c0:	add	ip, ip, #434176	; 0x6a000
   155c4:	ldr	pc, [ip, #1284]!	; 0x504

000155c8 <gcry_sexp_release@plt>:
   155c8:	add	ip, pc, #0, 12
   155cc:	add	ip, ip, #434176	; 0x6a000
   155d0:	ldr	pc, [ip, #1276]!	; 0x4fc

000155d4 <gcry_mpi_get_flag@plt>:
   155d4:	add	ip, pc, #0, 12
   155d8:	add	ip, ip, #434176	; 0x6a000
   155dc:	ldr	pc, [ip, #1268]!	; 0x4f4

000155e0 <inet_pton@plt>:
   155e0:	add	ip, pc, #0, 12
   155e4:	add	ip, ip, #434176	; 0x6a000
   155e8:	ldr	pc, [ip, #1260]!	; 0x4ec

000155ec <ksba_certreq_set_siginfo@plt>:
   155ec:	add	ip, pc, #0, 12
   155f0:	add	ip, ip, #434176	; 0x6a000
   155f4:	ldr	pc, [ip, #1252]!	; 0x4e4

000155f8 <_exit@plt>:
   155f8:	add	ip, pc, #0, 12
   155fc:	add	ip, ip, #434176	; 0x6a000
   15600:	ldr	pc, [ip, #1244]!	; 0x4dc

00015604 <gcry_mpi_div@plt>:
   15604:	add	ip, pc, #0, 12
   15608:	add	ip, ip, #434176	; 0x6a000
   1560c:	ldr	pc, [ip, #1236]!	; 0x4d4

00015610 <memcpy@plt>:
   15610:	add	ip, pc, #0, 12
   15614:	add	ip, ip, #434176	; 0x6a000
   15618:	ldr	pc, [ip, #1228]!	; 0x4cc

0001561c <ksba_cms_get_signing_time@plt>:
   1561c:	add	ip, pc, #0, 12
   15620:	add	ip, ip, #434176	; 0x6a000
   15624:	ldr	pc, [ip, #1220]!	; 0x4c4

00015628 <gcry_sexp_sscan@plt>:
   15628:	add	ip, pc, #0, 12
   1562c:	add	ip, ip, #434176	; 0x6a000
   15630:	ldr	pc, [ip, #1212]!	; 0x4bc

00015634 <ksba_cms_get_issuer_serial@plt>:
   15634:	add	ip, pc, #0, 12
   15638:	add	ip, ip, #434176	; 0x6a000
   1563c:	ldr	pc, [ip, #1204]!	; 0x4b4

00015640 <gcry_md_open@plt>:
   15640:	add	ip, pc, #0, 12
   15644:	add	ip, ip, #434176	; 0x6a000
   15648:	ldr	pc, [ip, #1196]!	; 0x4ac

0001564c <gpgrt_read@plt>:
   1564c:	add	ip, pc, #0, 12
   15650:	add	ip, ip, #434176	; 0x6a000
   15654:	ldr	pc, [ip, #1188]!	; 0x4a4

00015658 <time@plt>:
   15658:	add	ip, pc, #0, 12
   1565c:	add	ip, ip, #434176	; 0x6a000
   15660:	ldr	pc, [ip, #1180]!	; 0x49c

00015664 <assuan_write_status@plt>:
   15664:	add	ip, pc, #0, 12
   15668:	add	ip, ip, #434176	; 0x6a000
   1566c:	ldr	pc, [ip, #1172]!	; 0x494

00015670 <ksba_name_enum@plt>:
   15670:	add	ip, pc, #0, 12
   15674:	add	ip, ip, #434176	; 0x6a000
   15678:	ldr	pc, [ip, #1164]!	; 0x48c

0001567c <gcry_mpi_mod@plt>:
   1567c:	add	ip, pc, #0, 12
   15680:	add	ip, ip, #434176	; 0x6a000
   15684:	ldr	pc, [ip, #1156]!	; 0x484

00015688 <gcry_md_write@plt>:
   15688:	add	ip, pc, #0, 12
   1568c:	add	ip, ip, #434176	; 0x6a000
   15690:	ldr	pc, [ip, #1148]!	; 0x47c

00015694 <gcry_cipher_encrypt@plt>:
   15694:	add	ip, pc, #0, 12
   15698:	add	ip, ip, #434176	; 0x6a000
   1569c:	ldr	pc, [ip, #1140]!	; 0x474

000156a0 <gcry_free@plt>:
   156a0:	add	ip, pc, #0, 12
   156a4:	add	ip, ip, #434176	; 0x6a000
   156a8:	ldr	pc, [ip, #1132]!	; 0x46c

000156ac <ksba_reader_clear@plt>:
   156ac:	add	ip, pc, #0, 12
   156b0:	add	ip, ip, #434176	; 0x6a000
   156b4:	ldr	pc, [ip, #1124]!	; 0x464

000156b8 <memcmp@plt>:
   156b8:	add	ip, pc, #0, 12
   156bc:	add	ip, ip, #434176	; 0x6a000
   156c0:	ldr	pc, [ip, #1116]!	; 0x45c

000156c4 <select@plt>:
   156c4:	add	ip, pc, #0, 12
   156c8:	add	ip, ip, #434176	; 0x6a000
   156cc:	ldr	pc, [ip, #1108]!	; 0x454

000156d0 <sleep@plt>:
   156d0:	add	ip, pc, #0, 12
   156d4:	add	ip, ip, #434176	; 0x6a000
   156d8:	ldr	pc, [ip, #1100]!	; 0x44c

000156dc <assuan_process@plt>:
   156dc:	add	ip, pc, #0, 12
   156e0:	add	ip, ip, #434176	; 0x6a000
   156e4:	ldr	pc, [ip, #1092]!	; 0x444

000156e8 <stpcpy@plt>:
   156e8:	add	ip, pc, #0, 12
   156ec:	add	ip, ip, #434176	; 0x6a000
   156f0:	ldr	pc, [ip, #1084]!	; 0x43c

000156f4 <ksba_reader_set_mem@plt>:
   156f4:	add	ip, pc, #0, 12
   156f8:	add	ip, ip, #434176	; 0x6a000
   156fc:	ldr	pc, [ip, #1076]!	; 0x434

00015700 <uname@plt>:
   15700:	add	ip, pc, #0, 12
   15704:	add	ip, ip, #434176	; 0x6a000
   15708:	ldr	pc, [ip, #1068]!	; 0x42c

0001570c <assuan_register_reset_notify@plt>:
   1570c:	add	ip, pc, #0, 12
   15710:	add	ip, ip, #434176	; 0x6a000
   15714:	ldr	pc, [ip, #1060]!	; 0x424

00015718 <dcgettext@plt>:
   15718:	add	ip, pc, #0, 12
   1571c:	add	ip, ip, #434176	; 0x6a000
   15720:	ldr	pc, [ip, #1052]!	; 0x41c

00015724 <strdup@plt>:
   15724:	add	ip, pc, #0, 12
   15728:	add	ip, ip, #434176	; 0x6a000
   1572c:	ldr	pc, [ip, #1044]!	; 0x414

00015730 <gcry_mpi_mul@plt>:
   15730:	add	ip, pc, #0, 12
   15734:	add	ip, ip, #434176	; 0x6a000
   15738:	ldr	pc, [ip, #1036]!	; 0x40c

0001573c <gpgrt_write_hexstring@plt>:
   1573c:	add	ip, pc, #0, 12
   15740:	add	ip, ip, #434176	; 0x6a000
   15744:	ldr	pc, [ip, #1028]!	; 0x404

00015748 <__stack_chk_fail@plt>:
   15748:	add	ip, pc, #0, 12
   1574c:	add	ip, ip, #434176	; 0x6a000
   15750:	ldr	pc, [ip, #1020]!	; 0x3fc

00015754 <gpgrt_set_alloc_func@plt>:
   15754:	add	ip, pc, #0, 12
   15758:	add	ip, ip, #434176	; 0x6a000
   1575c:	ldr	pc, [ip, #1012]!	; 0x3f4

00015760 <ksba_certreq_release@plt>:
   15760:	add	ip, pc, #0, 12
   15764:	add	ip, ip, #434176	; 0x6a000
   15768:	ldr	pc, [ip, #1004]!	; 0x3ec

0001576c <ksba_cms_add_digest_algo@plt>:
   1576c:	add	ip, pc, #0, 12
   15770:	add	ip, ip, #434176	; 0x6a000
   15774:	ldr	pc, [ip, #996]!	; 0x3e4

00015778 <sysconf@plt>:
   15778:	add	ip, pc, #0, 12
   1577c:	add	ip, ip, #434176	; 0x6a000
   15780:	ldr	pc, [ip, #988]!	; 0x3dc

00015784 <unlink@plt>:
   15784:	add	ip, pc, #0, 12
   15788:	add	ip, ip, #434176	; 0x6a000
   1578c:	ldr	pc, [ip, #980]!	; 0x3d4

00015790 <dup2@plt>:
   15790:	add	ip, pc, #0, 12
   15794:	add	ip, ip, #434176	; 0x6a000
   15798:	ldr	pc, [ip, #972]!	; 0x3cc

0001579c <gpgrt_ferror@plt>:
   1579c:	add	ip, pc, #0, 12
   157a0:	add	ip, ip, #434176	; 0x6a000
   157a4:	ldr	pc, [ip, #964]!	; 0x3c4

000157a8 <getrlimit64@plt>:
   157a8:	add	ip, pc, #0, 12
   157ac:	add	ip, ip, #434176	; 0x6a000
   157b0:	ldr	pc, [ip, #956]!	; 0x3bc

000157b4 <gcry_pk_get_curve@plt>:
   157b4:	add	ip, pc, #0, 12
   157b8:	add	ip, ip, #434176	; 0x6a000
   157bc:	ldr	pc, [ip, #948]!	; 0x3b4

000157c0 <realloc@plt>:
   157c0:	add	ip, pc, #0, 12
   157c4:	add	ip, ip, #434176	; 0x6a000
   157c8:	ldr	pc, [ip, #940]!	; 0x3ac

000157cc <gpgrt_fflush@plt>:
   157cc:	add	ip, pc, #0, 12
   157d0:	add	ip, ip, #434176	; 0x6a000
   157d4:	ldr	pc, [ip, #932]!	; 0x3a4

000157d8 <ksba_writer_new@plt>:
   157d8:	add	ip, pc, #0, 12
   157dc:	add	ip, ip, #434176	; 0x6a000
   157e0:	ldr	pc, [ip, #924]!	; 0x39c

000157e4 <dup@plt>:
   157e4:	add	ip, pc, #0, 12
   157e8:	add	ip, ip, #434176	; 0x6a000
   157ec:	ldr	pc, [ip, #916]!	; 0x394

000157f0 <textdomain@plt>:
   157f0:	add	ip, pc, #0, 12
   157f4:	add	ip, ip, #434176	; 0x6a000
   157f8:	ldr	pc, [ip, #908]!	; 0x38c

000157fc <gcry_sexp_nth_data@plt>:
   157fc:	add	ip, pc, #0, 12
   15800:	add	ip, ip, #434176	; 0x6a000
   15804:	ldr	pc, [ip, #900]!	; 0x384

00015808 <tmpfile64@plt>:
   15808:	add	ip, pc, #0, 12
   1580c:	add	ip, ip, #434176	; 0x6a000
   15810:	ldr	pc, [ip, #892]!	; 0x37c

00015814 <chdir@plt>:
   15814:	add	ip, pc, #0, 12
   15818:	add	ip, ip, #434176	; 0x6a000
   1581c:	ldr	pc, [ip, #884]!	; 0x374

00015820 <ksba_cert_set_user_data@plt>:
   15820:	add	ip, pc, #0, 12
   15824:	add	ip, ip, #434176	; 0x6a000
   15828:	ldr	pc, [ip, #876]!	; 0x36c

0001582c <ksba_cms_get_digest_algo_list@plt>:
   1582c:	add	ip, pc, #0, 12
   15830:	add	ip, ip, #434176	; 0x6a000
   15834:	ldr	pc, [ip, #868]!	; 0x364

00015838 <geteuid@plt>:
   15838:	add	ip, pc, #0, 12
   1583c:	add	ip, ip, #434176	; 0x6a000
   15840:	ldr	pc, [ip, #860]!	; 0x35c

00015844 <assuan_begin_confidential@plt>:
   15844:	add	ip, pc, #0, 12
   15848:	add	ip, ip, #434176	; 0x6a000
   1584c:	ldr	pc, [ip, #852]!	; 0x354

00015850 <gpgrt_fputs_unlocked@plt>:
   15850:	add	ip, pc, #0, 12
   15854:	add	ip, ip, #434176	; 0x6a000
   15858:	ldr	pc, [ip, #844]!	; 0x34c

0001585c <ksba_cert_get_public_key@plt>:
   1585c:	add	ip, pc, #0, 12
   15860:	add	ip, ip, #434176	; 0x6a000
   15864:	ldr	pc, [ip, #836]!	; 0x344

00015868 <ksba_certreq_add_subject@plt>:
   15868:	add	ip, pc, #0, 12
   1586c:	add	ip, ip, #434176	; 0x6a000
   15870:	ldr	pc, [ip, #828]!	; 0x33c

00015874 <ksba_cms_set_sig_val@plt>:
   15874:	add	ip, pc, #0, 12
   15878:	add	ip, ip, #434176	; 0x6a000
   1587c:	ldr	pc, [ip, #820]!	; 0x334

00015880 <assuan_inquire@plt>:
   15880:	add	ip, pc, #0, 12
   15884:	add	ip, ip, #434176	; 0x6a000
   15888:	ldr	pc, [ip, #812]!	; 0x32c

0001588c <gpgrt_fread@plt>:
   1588c:	add	ip, pc, #0, 12
   15890:	add	ip, ip, #434176	; 0x6a000
   15894:	ldr	pc, [ip, #804]!	; 0x324

00015898 <__fxstat64@plt>:
   15898:	add	ip, pc, #0, 12
   1589c:	add	ip, ip, #434176	; 0x6a000
   158a0:	ldr	pc, [ip, #796]!	; 0x31c

000158a4 <assuan_close_output_fd@plt>:
   158a4:	add	ip, pc, #0, 12
   158a8:	add	ip, ip, #434176	; 0x6a000
   158ac:	ldr	pc, [ip, #788]!	; 0x314

000158b0 <assuan_end_confidential@plt>:
   158b0:	add	ip, pc, #0, 12
   158b4:	add	ip, ip, #434176	; 0x6a000
   158b8:	ldr	pc, [ip, #780]!	; 0x30c

000158bc <sigaction@plt>:
   158bc:	add	ip, pc, #0, 12
   158c0:	add	ip, ip, #434176	; 0x6a000
   158c4:	ldr	pc, [ip, #772]!	; 0x304

000158c8 <__memcpy_chk@plt>:
   158c8:	add	ip, pc, #0, 12
   158cc:	add	ip, ip, #434176	; 0x6a000
   158d0:	ldr	pc, [ip, #764]!	; 0x2fc

000158d4 <gpg_err_code_from_errno@plt>:
   158d4:	add	ip, pc, #0, 12
   158d8:	add	ip, ip, #434176	; 0x6a000
   158dc:	ldr	pc, [ip, #756]!	; 0x2f4

000158e0 <fwrite@plt>:
   158e0:	add	ip, pc, #0, 12
   158e4:	add	ip, ip, #434176	; 0x6a000
   158e8:	ldr	pc, [ip, #748]!	; 0x2ec

000158ec <readline@plt>:
   158ec:	add	ip, pc, #0, 12
   158f0:	add	ip, ip, #434176	; 0x6a000
   158f4:	ldr	pc, [ip, #740]!	; 0x2e4

000158f8 <ksba_cert_get_authority_info_access@plt>:
   158f8:	add	ip, pc, #0, 12
   158fc:	add	ip, ip, #434176	; 0x6a000
   15900:	ldr	pc, [ip, #732]!	; 0x2dc

00015904 <lseek64@plt>:
   15904:	add	ip, pc, #0, 12
   15908:	add	ip, ip, #434176	; 0x6a000
   1590c:	ldr	pc, [ip, #724]!	; 0x2d4

00015910 <ksba_cms_set_message_digest@plt>:
   15910:	add	ip, pc, #0, 12
   15914:	add	ip, ip, #434176	; 0x6a000
   15918:	ldr	pc, [ip, #716]!	; 0x2cc

0001591c <assuan_set_pointer@plt>:
   1591c:	add	ip, pc, #0, 12
   15920:	add	ip, ip, #434176	; 0x6a000
   15924:	ldr	pc, [ip, #708]!	; 0x2c4

00015928 <gcry_mpi_add_ui@plt>:
   15928:	add	ip, pc, #0, 12
   1592c:	add	ip, ip, #434176	; 0x6a000
   15930:	ldr	pc, [ip, #700]!	; 0x2bc

00015934 <gcry_check_version@plt>:
   15934:	add	ip, pc, #0, 12
   15938:	add	ip, ip, #434176	; 0x6a000
   1593c:	ldr	pc, [ip, #692]!	; 0x2b4

00015940 <waitpid@plt>:
   15940:	add	ip, pc, #0, 12
   15944:	add	ip, ip, #434176	; 0x6a000
   15948:	ldr	pc, [ip, #684]!	; 0x2ac

0001594c <gcry_sexp_sprint@plt>:
   1594c:	add	ip, pc, #0, 12
   15950:	add	ip, ip, #434176	; 0x6a000
   15954:	ldr	pc, [ip, #676]!	; 0x2a4

00015958 <tcsetattr@plt>:
   15958:	add	ip, pc, #0, 12
   1595c:	add	ip, ip, #434176	; 0x6a000
   15960:	ldr	pc, [ip, #668]!	; 0x29c

00015964 <gcry_pk_get_nbits@plt>:
   15964:	add	ip, pc, #0, 12
   15968:	add	ip, ip, #434176	; 0x6a000
   1596c:	ldr	pc, [ip, #660]!	; 0x294

00015970 <strcpy@plt>:
   15970:	add	ip, pc, #0, 12
   15974:	add	ip, ip, #434176	; 0x6a000
   15978:	ldr	pc, [ip, #652]!	; 0x28c

0001597c <__strcpy_chk@plt>:
   1597c:	add	ip, pc, #0, 12
   15980:	add	ip, ip, #434176	; 0x6a000
   15984:	ldr	pc, [ip, #644]!	; 0x284

00015988 <ksba_cms_add_signer@plt>:
   15988:	add	ip, pc, #0, 12
   1598c:	add	ip, ip, #434176	; 0x6a000
   15990:	ldr	pc, [ip, #636]!	; 0x27c

00015994 <fread@plt>:
   15994:	add	ip, pc, #0, 12
   15998:	add	ip, ip, #434176	; 0x6a000
   1599c:	ldr	pc, [ip, #628]!	; 0x274

000159a0 <ksba_cert_ref@plt>:
   159a0:	add	ip, pc, #0, 12
   159a4:	add	ip, ip, #434176	; 0x6a000
   159a8:	ldr	pc, [ip, #620]!	; 0x26c

000159ac <ksba_cms_get_digest_algo@plt>:
   159ac:	add	ip, pc, #0, 12
   159b0:	add	ip, ip, #434176	; 0x6a000
   159b4:	ldr	pc, [ip, #612]!	; 0x264

000159b8 <gcry_pk_encrypt@plt>:
   159b8:	add	ip, pc, #0, 12
   159bc:	add	ip, ip, #434176	; 0x6a000
   159c0:	ldr	pc, [ip, #604]!	; 0x25c

000159c4 <gcry_sexp_find_token@plt>:
   159c4:	add	ip, pc, #0, 12
   159c8:	add	ip, ip, #434176	; 0x6a000
   159cc:	ldr	pc, [ip, #596]!	; 0x254

000159d0 <bind_textdomain_codeset@plt>:
   159d0:	add	ip, pc, #0, 12
   159d4:	add	ip, ip, #434176	; 0x6a000
   159d8:	ldr	pc, [ip, #588]!	; 0x24c

000159dc <ksba_certreq_add_extension@plt>:
   159dc:	add	ip, pc, #0, 12
   159e0:	add	ip, ip, #434176	; 0x6a000
   159e4:	ldr	pc, [ip, #580]!	; 0x244

000159e8 <gpgrt_fdopen_nc@plt>:
   159e8:	add	ip, pc, #0, 12
   159ec:	add	ip, ip, #434176	; 0x6a000
   159f0:	ldr	pc, [ip, #572]!	; 0x23c

000159f4 <gpgrt_fputc@plt>:
   159f4:	add	ip, pc, #0, 12
   159f8:	add	ip, ip, #434176	; 0x6a000
   159fc:	ldr	pc, [ip, #564]!	; 0x234

00015a00 <gpgrt_flockfile@plt>:
   15a00:	add	ip, pc, #0, 12
   15a04:	add	ip, ip, #434176	; 0x6a000
   15a08:	ldr	pc, [ip, #556]!	; 0x22c

00015a0c <gpgrt_fclose@plt>:
   15a0c:	add	ip, pc, #0, 12
   15a10:	add	ip, ip, #434176	; 0x6a000
   15a14:	ldr	pc, [ip, #548]!	; 0x224

00015a18 <gpgrt_setvbuf@plt>:
   15a18:	add	ip, pc, #0, 12
   15a1c:	add	ip, ip, #434176	; 0x6a000
   15a20:	ldr	pc, [ip, #540]!	; 0x21c

00015a24 <gpgrt_printf@plt>:
   15a24:	add	ip, pc, #0, 12
   15a28:	add	ip, ip, #434176	; 0x6a000
   15a2c:	ldr	pc, [ip, #532]!	; 0x214

00015a30 <assuan_get_output_fd@plt>:
   15a30:	add	ip, pc, #0, 12
   15a34:	add	ip, ip, #434176	; 0x6a000
   15a38:	ldr	pc, [ip, #524]!	; 0x20c

00015a3c <opendir@plt>:
   15a3c:	add	ip, pc, #0, 12
   15a40:	add	ip, ip, #434176	; 0x6a000
   15a44:	ldr	pc, [ip, #516]!	; 0x204

00015a48 <gcry_cipher_ctl@plt>:
   15a48:	add	ip, pc, #0, 12
   15a4c:	add	ip, ip, #434176	; 0x6a000
   15a50:	ldr	pc, [ip, #508]!	; 0x1fc

00015a54 <assuan_transact@plt>:
   15a54:	add	ip, pc, #0, 12
   15a58:	add	ip, ip, #434176	; 0x6a000
   15a5c:	ldr	pc, [ip, #500]!	; 0x1f4

00015a60 <open64@plt>:
   15a60:	add	ip, pc, #0, 12
   15a64:	add	ip, ip, #434176	; 0x6a000
   15a68:	ldr	pc, [ip, #492]!	; 0x1ec

00015a6c <getenv@plt>:
   15a6c:	add	ip, pc, #0, 12
   15a70:	add	ip, ip, #434176	; 0x6a000
   15a74:	ldr	pc, [ip, #484]!	; 0x1e4

00015a78 <gcry_malloc_secure@plt>:
   15a78:	add	ip, pc, #0, 12
   15a7c:	add	ip, ip, #434176	; 0x6a000
   15a80:	ldr	pc, [ip, #476]!	; 0x1dc

00015a84 <gpgrt_fdopen@plt>:
   15a84:	add	ip, pc, #0, 12
   15a88:	add	ip, ip, #434176	; 0x6a000
   15a8c:	ldr	pc, [ip, #468]!	; 0x1d4

00015a90 <gcry_xrealloc@plt>:
   15a90:	add	ip, pc, #0, 12
   15a94:	add	ip, ip, #434176	; 0x6a000
   15a98:	ldr	pc, [ip, #460]!	; 0x1cc

00015a9c <ksba_cms_identify@plt>:
   15a9c:	add	ip, pc, #0, 12
   15aa0:	add	ip, ip, #434176	; 0x6a000
   15aa4:	ldr	pc, [ip, #452]!	; 0x1c4

00015aa8 <ksba_cert_get_subject@plt>:
   15aa8:	add	ip, pc, #0, 12
   15aac:	add	ip, ip, #434176	; 0x6a000
   15ab0:	ldr	pc, [ip, #444]!	; 0x1bc

00015ab4 <malloc@plt>:
   15ab4:	add	ip, pc, #0, 12
   15ab8:	add	ip, ip, #434176	; 0x6a000
   15abc:	ldr	pc, [ip, #436]!	; 0x1b4

00015ac0 <gcry_pk_map_name@plt>:
   15ac0:	add	ip, pc, #0, 12
   15ac4:	add	ip, ip, #434176	; 0x6a000
   15ac8:	ldr	pc, [ip, #428]!	; 0x1ac

00015acc <iconv_open@plt>:
   15acc:	add	ip, pc, #0, 12
   15ad0:	add	ip, ip, #434176	; 0x6a000
   15ad4:	ldr	pc, [ip, #420]!	; 0x1a4

00015ad8 <__libc_start_main@plt>:
   15ad8:	add	ip, pc, #0, 12
   15adc:	add	ip, ip, #434176	; 0x6a000
   15ae0:	ldr	pc, [ip, #412]!	; 0x19c

00015ae4 <strerror@plt>:
   15ae4:	add	ip, pc, #0, 12
   15ae8:	add	ip, ip, #434176	; 0x6a000
   15aec:	ldr	pc, [ip, #404]!	; 0x194

00015af0 <strftime@plt>:
   15af0:	add	ip, pc, #0, 12
   15af4:	add	ip, ip, #434176	; 0x6a000
   15af8:	ldr	pc, [ip, #396]!	; 0x18c

00015afc <ksba_cms_set_reader_writer@plt>:
   15afc:	add	ip, pc, #0, 12
   15b00:	add	ip, ip, #434176	; 0x6a000
   15b04:	ldr	pc, [ip, #388]!	; 0x184

00015b08 <gcry_cipher_open@plt>:
   15b08:	add	ip, pc, #0, 12
   15b0c:	add	ip, ip, #434176	; 0x6a000
   15b10:	ldr	pc, [ip, #380]!	; 0x17c

00015b14 <ksba_cert_get_serial@plt>:
   15b14:	add	ip, pc, #0, 12
   15b18:	add	ip, ip, #434176	; 0x6a000
   15b1c:	ldr	pc, [ip, #372]!	; 0x174

00015b20 <gcry_sexp_nth_mpi@plt>:
   15b20:	add	ip, pc, #0, 12
   15b24:	add	ip, ip, #434176	; 0x6a000
   15b28:	ldr	pc, [ip, #364]!	; 0x16c

00015b2c <__vfprintf_chk@plt>:
   15b2c:	add	ip, pc, #0, 12
   15b30:	add	ip, ip, #434176	; 0x6a000
   15b34:	ldr	pc, [ip, #356]!	; 0x164

00015b38 <localtime@plt>:
   15b38:	add	ip, pc, #0, 12
   15b3c:	add	ip, ip, #434176	; 0x6a000
   15b40:	ldr	pc, [ip, #348]!	; 0x15c

00015b44 <strsep@plt>:
   15b44:	add	ip, pc, #0, 12
   15b48:	add	ip, ip, #434176	; 0x6a000
   15b4c:	ldr	pc, [ip, #340]!	; 0x154

00015b50 <assuan_fdopen@plt>:
   15b50:	add	ip, pc, #0, 12
   15b54:	add	ip, ip, #434176	; 0x6a000
   15b58:	ldr	pc, [ip, #332]!	; 0x14c

00015b5c <ksba_cms_set_content_type@plt>:
   15b5c:	add	ip, pc, #0, 12
   15b60:	add	ip, ip, #434176	; 0x6a000
   15b64:	ldr	pc, [ip, #324]!	; 0x144

00015b68 <ksba_cert_get_cert_policies@plt>:
   15b68:	add	ip, pc, #0, 12
   15b6c:	add	ip, ip, #434176	; 0x6a000
   15b70:	ldr	pc, [ip, #316]!	; 0x13c

00015b74 <ksba_cms_get_enc_val@plt>:
   15b74:	add	ip, pc, #0, 12
   15b78:	add	ip, ip, #434176	; 0x6a000
   15b7c:	ldr	pc, [ip, #308]!	; 0x134

00015b80 <__ctype_tolower_loc@plt>:
   15b80:	add	ip, pc, #0, 12
   15b84:	add	ip, ip, #434176	; 0x6a000
   15b88:	ldr	pc, [ip, #300]!	; 0x12c

00015b8c <__ctype_toupper_loc@plt>:
   15b8c:	add	ip, pc, #0, 12
   15b90:	add	ip, ip, #434176	; 0x6a000
   15b94:	ldr	pc, [ip, #292]!	; 0x124

00015b98 <gcry_pk_verify@plt>:
   15b98:	add	ip, pc, #0, 12
   15b9c:	add	ip, ip, #434176	; 0x6a000
   15ba0:	ldr	pc, [ip, #284]!	; 0x11c

00015ba4 <ksba_certreq_set_serial@plt>:
   15ba4:	add	ip, pc, #0, 12
   15ba8:	add	ip, ip, #434176	; 0x6a000
   15bac:	ldr	pc, [ip, #276]!	; 0x114

00015bb0 <__gmon_start__@plt>:
   15bb0:	add	ip, pc, #0, 12
   15bb4:	add	ip, ip, #434176	; 0x6a000
   15bb8:	ldr	pc, [ip, #268]!	; 0x10c

00015bbc <gcry_kdf_derive@plt>:
   15bbc:	add	ip, pc, #0, 12
   15bc0:	add	ip, ip, #434176	; 0x6a000
   15bc4:	ldr	pc, [ip, #260]!	; 0x104

00015bc8 <rename@plt>:
   15bc8:	add	ip, pc, #0, 12
   15bcc:	add	ip, ip, #434176	; 0x6a000
   15bd0:	ldr	pc, [ip, #252]!	; 0xfc

00015bd4 <gcry_mpi_gcd@plt>:
   15bd4:	add	ip, pc, #0, 12
   15bd8:	add	ip, ip, #434176	; 0x6a000
   15bdc:	ldr	pc, [ip, #244]!	; 0xf4

00015be0 <kill@plt>:
   15be0:	add	ip, pc, #0, 12
   15be4:	add	ip, ip, #434176	; 0x6a000
   15be8:	ldr	pc, [ip, #236]!	; 0xec

00015bec <__ctype_b_loc@plt>:
   15bec:	add	ip, pc, #0, 12
   15bf0:	add	ip, ip, #434176	; 0x6a000
   15bf4:	ldr	pc, [ip, #228]!	; 0xe4

00015bf8 <_gpgrt_get_std_stream@plt>:
   15bf8:	add	ip, pc, #0, 12
   15bfc:	add	ip, ip, #434176	; 0x6a000
   15c00:	ldr	pc, [ip, #220]!	; 0xdc

00015c04 <getcwd@plt>:
   15c04:	add	ip, pc, #0, 12
   15c08:	add	ip, ip, #434176	; 0x6a000
   15c0c:	ldr	pc, [ip, #212]!	; 0xd4

00015c10 <getpid@plt>:
   15c10:	add	ip, pc, #0, 12
   15c14:	add	ip, ip, #434176	; 0x6a000
   15c18:	ldr	pc, [ip, #204]!	; 0xcc

00015c1c <exit@plt>:
   15c1c:	add	ip, pc, #0, 12
   15c20:	add	ip, ip, #434176	; 0x6a000
   15c24:	ldr	pc, [ip, #196]!	; 0xc4

00015c28 <assuan_register_command@plt>:
   15c28:	add	ip, pc, #0, 12
   15c2c:	add	ip, ip, #434176	; 0x6a000
   15c30:	ldr	pc, [ip, #188]!	; 0xbc

00015c34 <feof@plt>:
   15c34:	add	ip, pc, #0, 12
   15c38:	add	ip, ip, #434176	; 0x6a000
   15c3c:	ldr	pc, [ip, #180]!	; 0xb4

00015c40 <assuan_close_input_fd@plt>:
   15c40:	add	ip, pc, #0, 12
   15c44:	add	ip, ip, #434176	; 0x6a000
   15c48:	ldr	pc, [ip, #172]!	; 0xac

00015c4c <gcry_md_debug@plt>:
   15c4c:	add	ip, pc, #0, 12
   15c50:	add	ip, ip, #434176	; 0x6a000
   15c54:	ldr	pc, [ip, #164]!	; 0xa4

00015c58 <ksba_cms_build@plt>:
   15c58:	add	ip, pc, #0, 12
   15c5c:	add	ip, ip, #434176	; 0x6a000
   15c60:	ldr	pc, [ip, #156]!	; 0x9c

00015c64 <gcry_md_is_enabled@plt>:
   15c64:	add	ip, pc, #0, 12
   15c68:	add	ip, ip, #434176	; 0x6a000
   15c6c:	ldr	pc, [ip, #148]!	; 0x94

00015c70 <gpg_strsource@plt>:
   15c70:	add	ip, pc, #0, 12
   15c74:	add	ip, ip, #434176	; 0x6a000
   15c78:	ldr	pc, [ip, #140]!	; 0x8c

00015c7c <gcry_md_map_name@plt>:
   15c7c:	add	ip, pc, #0, 12
   15c80:	add	ip, ip, #434176	; 0x6a000
   15c84:	ldr	pc, [ip, #132]!	; 0x84

00015c88 <gpgrt_fprintf_unlocked@plt>:
   15c88:	add	ip, pc, #0, 12
   15c8c:	add	ip, ip, #434176	; 0x6a000
   15c90:	ldr	pc, [ip, #124]!	; 0x7c

00015c94 <assuan_new@plt>:
   15c94:	add	ip, pc, #0, 12
   15c98:	add	ip, ip, #434176	; 0x6a000
   15c9c:	ldr	pc, [ip, #116]!	; 0x74

00015ca0 <strtoul@plt>:
   15ca0:	add	ip, pc, #0, 12
   15ca4:	add	ip, ip, #434176	; 0x6a000
   15ca8:	ldr	pc, [ip, #108]!	; 0x6c

00015cac <ttyname@plt>:
   15cac:	add	ip, pc, #0, 12
   15cb0:	add	ip, ip, #434176	; 0x6a000
   15cb4:	ldr	pc, [ip, #100]!	; 0x64

00015cb8 <strlen@plt>:
   15cb8:	add	ip, pc, #0, 12
   15cbc:	add	ip, ip, #434176	; 0x6a000
   15cc0:	ldr	pc, [ip, #92]!	; 0x5c

00015cc4 <inotify_init@plt>:
   15cc4:	add	ip, pc, #0, 12
   15cc8:	add	ip, ip, #434176	; 0x6a000
   15ccc:	ldr	pc, [ip, #84]!	; 0x54

00015cd0 <setsid@plt>:
   15cd0:	add	ip, pc, #0, 12
   15cd4:	add	ip, ip, #434176	; 0x6a000
   15cd8:	ldr	pc, [ip, #76]!	; 0x4c

00015cdc <ksba_certreq_set_hash_function@plt>:
   15cdc:	add	ip, pc, #0, 12
   15ce0:	add	ip, ip, #434176	; 0x6a000
   15ce4:	ldr	pc, [ip, #68]!	; 0x44

00015ce8 <ksba_cms_set_content_enc_algo@plt>:
   15ce8:	add	ip, pc, #0, 12
   15cec:	add	ip, ip, #434176	; 0x6a000
   15cf0:	ldr	pc, [ip, #60]!	; 0x3c

00015cf4 <ksba_certreq_set_validity@plt>:
   15cf4:	add	ip, pc, #0, 12
   15cf8:	add	ip, ip, #434176	; 0x6a000
   15cfc:	ldr	pc, [ip, #52]!	; 0x34

00015d00 <gcry_cipher_get_algo_blklen@plt>:
   15d00:	add	ip, pc, #0, 12
   15d04:	add	ip, ip, #434176	; 0x6a000
   15d08:	ldr	pc, [ip, #44]!	; 0x2c

00015d0c <gcry_md_setkey@plt>:
   15d0c:	add	ip, pc, #0, 12
   15d10:	add	ip, ip, #434176	; 0x6a000
   15d14:	ldr	pc, [ip, #36]!	; 0x24

00015d18 <gcry_pk_ctl@plt>:
   15d18:	add	ip, pc, #0, 12
   15d1c:	add	ip, ip, #434176	; 0x6a000
   15d20:	ldr	pc, [ip, #28]!

00015d24 <strchr@plt>:
   15d24:	add	ip, pc, #0, 12
   15d28:	add	ip, ip, #434176	; 0x6a000
   15d2c:	ldr	pc, [ip, #20]!

00015d30 <setenv@plt>:
   15d30:	add	ip, pc, #0, 12
   15d34:	add	ip, ip, #434176	; 0x6a000
   15d38:	ldr	pc, [ip, #12]!

00015d3c <ksba_cms_get_message_digest@plt>:
   15d3c:	add	ip, pc, #0, 12
   15d40:	add	ip, ip, #434176	; 0x6a000
   15d44:	ldr	pc, [ip, #4]!

00015d48 <gpg_err_code_from_syserror@plt>:
   15d48:	add	ip, pc, #0, 12
   15d4c:	add	ip, ip, #430080	; 0x69000
   15d50:	ldr	pc, [ip, #4092]!	; 0xffc

00015d54 <ksba_cert_new@plt>:
   15d54:	add	ip, pc, #0, 12
   15d58:	add	ip, ip, #430080	; 0x69000
   15d5c:	ldr	pc, [ip, #4084]!	; 0xff4

00015d60 <ksba_cert_is_ca@plt>:
   15d60:	add	ip, pc, #0, 12
   15d64:	add	ip, ip, #430080	; 0x69000
   15d68:	ldr	pc, [ip, #4076]!	; 0xfec

00015d6c <gcry_md_algo_info@plt>:
   15d6c:	add	ip, pc, #0, 12
   15d70:	add	ip, ip, #430080	; 0x69000
   15d74:	ldr	pc, [ip, #4068]!	; 0xfe4

00015d78 <ksba_cms_set_hash_function@plt>:
   15d78:	add	ip, pc, #0, 12
   15d7c:	add	ip, ip, #430080	; 0x69000
   15d80:	ldr	pc, [ip, #4060]!	; 0xfdc

00015d84 <assuan_init_pipe_server@plt>:
   15d84:	add	ip, pc, #0, 12
   15d88:	add	ip, ip, #430080	; 0x69000
   15d8c:	ldr	pc, [ip, #4052]!	; 0xfd4

00015d90 <ksba_certreq_set_writer@plt>:
   15d90:	add	ip, pc, #0, 12
   15d94:	add	ip, ip, #430080	; 0x69000
   15d98:	ldr	pc, [ip, #4044]!	; 0xfcc

00015d9c <gpgrt_fopenmem@plt>:
   15d9c:	add	ip, pc, #0, 12
   15da0:	add	ip, ip, #430080	; 0x69000
   15da4:	ldr	pc, [ip, #4036]!	; 0xfc4

00015da8 <gpgrt_fgets@plt>:
   15da8:	add	ip, pc, #0, 12
   15dac:	add	ip, ip, #430080	; 0x69000
   15db0:	ldr	pc, [ip, #4028]!	; 0xfbc

00015db4 <ksba_free@plt>:
   15db4:	add	ip, pc, #0, 12
   15db8:	add	ip, ip, #430080	; 0x69000
   15dbc:	ldr	pc, [ip, #4020]!	; 0xfb4

00015dc0 <execv@plt>:
   15dc0:	add	ip, pc, #0, 12
   15dc4:	add	ip, ip, #430080	; 0x69000
   15dc8:	ldr	pc, [ip, #4012]!	; 0xfac

00015dcc <__open64_2@plt>:
   15dcc:	add	ip, pc, #0, 12
   15dd0:	add	ip, ip, #430080	; 0x69000
   15dd4:	ldr	pc, [ip, #4004]!	; 0xfa4

00015dd8 <gcry_md_algo_name@plt>:
   15dd8:	add	ip, pc, #0, 12
   15ddc:	add	ip, ip, #430080	; 0x69000
   15de0:	ldr	pc, [ip, #3996]!	; 0xf9c

00015de4 <sigfillset@plt>:
   15de4:	add	ip, pc, #0, 12
   15de8:	add	ip, ip, #430080	; 0x69000
   15dec:	ldr	pc, [ip, #3988]!	; 0xf94

00015df0 <ksba_cert_read_der@plt>:
   15df0:	add	ip, pc, #0, 12
   15df4:	add	ip, ip, #430080	; 0x69000
   15df8:	ldr	pc, [ip, #3980]!	; 0xf8c

00015dfc <assuan_send_data@plt>:
   15dfc:	add	ip, pc, #0, 12
   15e00:	add	ip, ip, #430080	; 0x69000
   15e04:	ldr	pc, [ip, #3972]!	; 0xf84

00015e08 <inotify_add_watch@plt>:
   15e08:	add	ip, pc, #0, 12
   15e0c:	add	ip, ip, #430080	; 0x69000
   15e10:	ldr	pc, [ip, #3964]!	; 0xf7c

00015e14 <gcry_cipher_map_name@plt>:
   15e14:	add	ip, pc, #0, 12
   15e18:	add	ip, ip, #430080	; 0x69000
   15e1c:	ldr	pc, [ip, #3956]!	; 0xf74

00015e20 <__errno_location@plt>:
   15e20:	add	ip, pc, #0, 12
   15e24:	add	ip, ip, #430080	; 0x69000
   15e28:	ldr	pc, [ip, #3948]!	; 0xf6c

00015e2c <ksba_cert_get_sig_val@plt>:
   15e2c:	add	ip, pc, #0, 12
   15e30:	add	ip, ip, #430080	; 0x69000
   15e34:	ldr	pc, [ip, #3940]!	; 0xf64

00015e38 <__strcat_chk@plt>:
   15e38:	add	ip, pc, #0, 12
   15e3c:	add	ip, ip, #430080	; 0x69000
   15e40:	ldr	pc, [ip, #3932]!	; 0xf5c

00015e44 <strncasecmp@plt>:
   15e44:	add	ip, pc, #0, 12
   15e48:	add	ip, ip, #430080	; 0x69000
   15e4c:	ldr	pc, [ip, #3924]!	; 0xf54

00015e50 <__sprintf_chk@plt>:
   15e50:	add	ip, pc, #0, 12
   15e54:	add	ip, ip, #430080	; 0x69000
   15e58:	ldr	pc, [ip, #3916]!	; 0xf4c

00015e5c <__cxa_atexit@plt>:
   15e5c:	add	ip, pc, #0, 12
   15e60:	add	ip, ip, #430080	; 0x69000
   15e64:	ldr	pc, [ip, #3908]!	; 0xf44

00015e68 <mkdir@plt>:
   15e68:	add	ip, pc, #0, 12
   15e6c:	add	ip, ip, #430080	; 0x69000
   15e70:	ldr	pc, [ip, #3900]!	; 0xf3c

00015e74 <ksba_cms_set_enc_val@plt>:
   15e74:	add	ip, pc, #0, 12
   15e78:	add	ip, ip, #430080	; 0x69000
   15e7c:	ldr	pc, [ip, #3892]!	; 0xf34

00015e80 <ksba_reader_read@plt>:
   15e80:	add	ip, pc, #0, 12
   15e84:	add	ip, ip, #430080	; 0x69000
   15e88:	ldr	pc, [ip, #3884]!	; 0xf2c

00015e8c <gcry_md_reset@plt>:
   15e8c:	add	ip, pc, #0, 12
   15e90:	add	ip, ip, #430080	; 0x69000
   15e94:	ldr	pc, [ip, #3876]!	; 0xf24

00015e98 <gcry_cipher_setiv@plt>:
   15e98:	add	ip, pc, #0, 12
   15e9c:	add	ip, ip, #430080	; 0x69000
   15ea0:	ldr	pc, [ip, #3868]!	; 0xf1c

00015ea4 <assuan_register_option_handler@plt>:
   15ea4:	add	ip, pc, #0, 12
   15ea8:	add	ip, ip, #430080	; 0x69000
   15eac:	ldr	pc, [ip, #3860]!	; 0xf14

00015eb0 <assuan_command_parse_fd@plt>:
   15eb0:	add	ip, pc, #0, 12
   15eb4:	add	ip, ip, #430080	; 0x69000
   15eb8:	ldr	pc, [ip, #3852]!	; 0xf0c

00015ebc <memset@plt>:
   15ebc:	add	ip, pc, #0, 12
   15ec0:	add	ip, ip, #430080	; 0x69000
   15ec4:	ldr	pc, [ip, #3844]!	; 0xf04

00015ec8 <ksba_oid_to_str@plt>:
   15ec8:	add	ip, pc, #0, 12
   15ecc:	add	ip, ip, #430080	; 0x69000
   15ed0:	ldr	pc, [ip, #3836]!	; 0xefc

00015ed4 <ksba_cms_get_content_enc_iv@plt>:
   15ed4:	add	ip, pc, #0, 12
   15ed8:	add	ip, ip, #430080	; 0x69000
   15edc:	ldr	pc, [ip, #3828]!	; 0xef4

00015ee0 <ksba_cert_get_user_data@plt>:
   15ee0:	add	ip, pc, #0, 12
   15ee4:	add	ip, ip, #430080	; 0x69000
   15ee8:	ldr	pc, [ip, #3820]!	; 0xeec

00015eec <gcry_calloc@plt>:
   15eec:	add	ip, pc, #0, 12
   15ef0:	add	ip, ip, #430080	; 0x69000
   15ef4:	ldr	pc, [ip, #3812]!	; 0xee4

00015ef8 <strncpy@plt>:
   15ef8:	add	ip, pc, #0, 12
   15efc:	add	ip, ip, #430080	; 0x69000
   15f00:	ldr	pc, [ip, #3804]!	; 0xedc

00015f04 <ksba_cert_get_ext_key_usages@plt>:
   15f04:	add	ip, pc, #0, 12
   15f08:	add	ip, ip, #430080	; 0x69000
   15f0c:	ldr	pc, [ip, #3796]!	; 0xed4

00015f10 <gpgrt_vasprintf@plt>:
   15f10:	add	ip, pc, #0, 12
   15f14:	add	ip, ip, #430080	; 0x69000
   15f18:	ldr	pc, [ip, #3788]!	; 0xecc

00015f1c <gcry_cipher_algo_name@plt>:
   15f1c:	add	ip, pc, #0, 12
   15f20:	add	ip, ip, #430080	; 0x69000
   15f24:	ldr	pc, [ip, #3780]!	; 0xec4

00015f28 <gmtime@plt>:
   15f28:	add	ip, pc, #0, 12
   15f2c:	add	ip, ip, #430080	; 0x69000
   15f30:	ldr	pc, [ip, #3772]!	; 0xebc

00015f34 <gpgrt_write_sanitized@plt>:
   15f34:	add	ip, pc, #0, 12
   15f38:	add	ip, ip, #430080	; 0x69000
   15f3c:	ldr	pc, [ip, #3764]!	; 0xeb4

00015f40 <gcry_mpi_release@plt>:
   15f40:	add	ip, pc, #0, 12
   15f44:	add	ip, ip, #430080	; 0x69000
   15f48:	ldr	pc, [ip, #3756]!	; 0xeac

00015f4c <gpgrt_fopen@plt>:
   15f4c:	add	ip, pc, #0, 12
   15f50:	add	ip, ip, #430080	; 0x69000
   15f54:	ldr	pc, [ip, #3748]!	; 0xea4

00015f58 <link@plt>:
   15f58:	add	ip, pc, #0, 12
   15f5c:	add	ip, ip, #430080	; 0x69000
   15f60:	ldr	pc, [ip, #3740]!	; 0xe9c

00015f64 <write@plt>:
   15f64:	add	ip, pc, #0, 12
   15f68:	add	ip, ip, #430080	; 0x69000
   15f6c:	ldr	pc, [ip, #3732]!	; 0xe94

00015f70 <assuan_accept@plt>:
   15f70:	add	ip, pc, #0, 12
   15f74:	add	ip, ip, #430080	; 0x69000
   15f78:	ldr	pc, [ip, #3724]!	; 0xe8c

00015f7c <gpgrt_fgetc@plt>:
   15f7c:	add	ip, pc, #0, 12
   15f80:	add	ip, ip, #430080	; 0x69000
   15f84:	ldr	pc, [ip, #3716]!	; 0xe84

00015f88 <ksba_writer_write@plt>:
   15f88:	add	ip, pc, #0, 12
   15f8c:	add	ip, ip, #430080	; 0x69000
   15f90:	ldr	pc, [ip, #3708]!	; 0xe7c

00015f94 <fileno@plt>:
   15f94:	add	ip, pc, #0, 12
   15f98:	add	ip, ip, #430080	; 0x69000
   15f9c:	ldr	pc, [ip, #3700]!	; 0xe74

00015fa0 <difftime@plt>:
   15fa0:	add	ip, pc, #0, 12
   15fa4:	add	ip, ip, #430080	; 0x69000
   15fa8:	ldr	pc, [ip, #3692]!	; 0xe6c

00015fac <rl_cleanup_after_signal@plt>:
   15fac:	add	ip, pc, #0, 12
   15fb0:	add	ip, ip, #430080	; 0x69000
   15fb4:	ldr	pc, [ip, #3684]!	; 0xe64

00015fb8 <__fprintf_chk@plt>:
   15fb8:	add	ip, pc, #0, 12
   15fbc:	add	ip, ip, #430080	; 0x69000
   15fc0:	ldr	pc, [ip, #3676]!	; 0xe5c

00015fc4 <gcry_xstrdup@plt>:
   15fc4:	add	ip, pc, #0, 12
   15fc8:	add	ip, ip, #430080	; 0x69000
   15fcc:	ldr	pc, [ip, #3668]!	; 0xe54

00015fd0 <ksba_reader_new@plt>:
   15fd0:	add	ip, pc, #0, 12
   15fd4:	add	ip, ip, #430080	; 0x69000
   15fd8:	ldr	pc, [ip, #3660]!	; 0xe4c

00015fdc <access@plt>:
   15fdc:	add	ip, pc, #0, 12
   15fe0:	add	ip, ip, #430080	; 0x69000
   15fe4:	ldr	pc, [ip, #3652]!	; 0xe44

00015fe8 <ksba_writer_write_octet_string@plt>:
   15fe8:	add	ip, pc, #0, 12
   15fec:	add	ip, ip, #430080	; 0x69000
   15ff0:	ldr	pc, [ip, #3644]!	; 0xe3c

00015ff4 <gcry_realloc@plt>:
   15ff4:	add	ip, pc, #0, 12
   15ff8:	add	ip, ip, #430080	; 0x69000
   15ffc:	ldr	pc, [ip, #3636]!	; 0xe34

00016000 <fclose@plt>:
   16000:	add	ip, pc, #0, 12
   16004:	add	ip, ip, #430080	; 0x69000
   16008:	ldr	pc, [ip, #3628]!	; 0xe2c

0001600c <ksba_cms_set_signing_time@plt>:
   1600c:	add	ip, pc, #0, 12
   16010:	add	ip, ip, #430080	; 0x69000
   16014:	ldr	pc, [ip, #3620]!	; 0xe24

00016018 <gpgrt_fputs@plt>:
   16018:	add	ip, pc, #0, 12
   1601c:	add	ip, ip, #430080	; 0x69000
   16020:	ldr	pc, [ip, #3612]!	; 0xe1c

00016024 <gcry_pk_algo_name@plt>:
   16024:	add	ip, pc, #0, 12
   16028:	add	ip, ip, #430080	; 0x69000
   1602c:	ldr	pc, [ip, #3604]!	; 0xe14

00016030 <gcry_sexp_build@plt>:
   16030:	add	ip, pc, #0, 12
   16034:	add	ip, ip, #430080	; 0x69000
   16038:	ldr	pc, [ip, #3596]!	; 0xe0c

0001603c <pipe@plt>:
   1603c:	add	ip, pc, #0, 12
   16040:	add	ip, ip, #430080	; 0x69000
   16044:	ldr	pc, [ip, #3588]!	; 0xe04

00016048 <fseeko64@plt>:
   16048:	add	ip, pc, #0, 12
   1604c:	add	ip, ip, #430080	; 0x69000
   16050:	ldr	pc, [ip, #3580]!	; 0xdfc

00016054 <assuan_set_error@plt>:
   16054:	add	ip, pc, #0, 12
   16058:	add	ip, ip, #430080	; 0x69000
   1605c:	ldr	pc, [ip, #3572]!	; 0xdf4

00016060 <gpgrt_snprintf@plt>:
   16060:	add	ip, pc, #0, 12
   16064:	add	ip, ip, #430080	; 0x69000
   16068:	ldr	pc, [ip, #3564]!	; 0xdec

0001606c <gcry_mpi_scan@plt>:
   1606c:	add	ip, pc, #0, 12
   16070:	add	ip, ip, #430080	; 0x69000
   16074:	ldr	pc, [ip, #3556]!	; 0xde4

00016078 <gcry_cipher_get_algo_keylen@plt>:
   16078:	add	ip, pc, #0, 12
   1607c:	add	ip, ip, #430080	; 0x69000
   16080:	ldr	pc, [ip, #3548]!	; 0xddc

00016084 <__fread_chk@plt>:
   16084:	add	ip, pc, #0, 12
   16088:	add	ip, ip, #430080	; 0x69000
   1608c:	ldr	pc, [ip, #3540]!	; 0xdd4

00016090 <ksba_cms_new@plt>:
   16090:	add	ip, pc, #0, 12
   16094:	add	ip, ip, #430080	; 0x69000
   16098:	ldr	pc, [ip, #3532]!	; 0xdcc

0001609c <fcntl64@plt>:
   1609c:	add	ip, pc, #0, 12
   160a0:	add	ip, ip, #430080	; 0x69000
   160a4:	ldr	pc, [ip, #3524]!	; 0xdc4

000160a8 <gcry_md_hash_buffer@plt>:
   160a8:	add	ip, pc, #0, 12
   160ac:	add	ip, ip, #430080	; 0x69000
   160b0:	ldr	pc, [ip, #3516]!	; 0xdbc

000160b4 <gcry_mpi_add@plt>:
   160b4:	add	ip, pc, #0, 12
   160b8:	add	ip, ip, #430080	; 0x69000
   160bc:	ldr	pc, [ip, #3508]!	; 0xdb4

000160c0 <setlocale@plt>:
   160c0:	add	ip, pc, #0, 12
   160c4:	add	ip, ip, #430080	; 0x69000
   160c8:	ldr	pc, [ip, #3500]!	; 0xdac

000160cc <gcry_cipher_decrypt@plt>:
   160cc:	add	ip, pc, #0, 12
   160d0:	add	ip, ip, #430080	; 0x69000
   160d4:	ldr	pc, [ip, #3492]!	; 0xda4

000160d8 <sigemptyset@plt>:
   160d8:	add	ip, pc, #0, 12
   160dc:	add	ip, ip, #430080	; 0x69000
   160e0:	ldr	pc, [ip, #3484]!	; 0xd9c

000160e4 <fork@plt>:
   160e4:	add	ip, pc, #0, 12
   160e8:	add	ip, ip, #430080	; 0x69000
   160ec:	ldr	pc, [ip, #3476]!	; 0xd94

000160f0 <gcry_md_ctl@plt>:
   160f0:	add	ip, pc, #0, 12
   160f4:	add	ip, ip, #430080	; 0x69000
   160f8:	ldr	pc, [ip, #3468]!	; 0xd8c

000160fc <assuan_release@plt>:
   160fc:	add	ip, pc, #0, 12
   16100:	add	ip, ip, #430080	; 0x69000
   16104:	ldr	pc, [ip, #3460]!	; 0xd84

00016108 <ksba_certreq_set_sig_val@plt>:
   16108:	add	ip, pc, #0, 12
   1610c:	add	ip, ip, #430080	; 0x69000
   16110:	ldr	pc, [ip, #3452]!	; 0xd7c

00016114 <putenv@plt>:
   16114:	add	ip, pc, #0, 12
   16118:	add	ip, ip, #430080	; 0x69000
   1611c:	ldr	pc, [ip, #3444]!	; 0xd74

00016120 <ksba_writer_release@plt>:
   16120:	add	ip, pc, #0, 12
   16124:	add	ip, ip, #430080	; 0x69000
   16128:	ldr	pc, [ip, #3436]!	; 0xd6c

0001612c <__explicit_bzero_chk@plt>:
   1612c:	add	ip, pc, #0, 12
   16130:	add	ip, ip, #430080	; 0x69000
   16134:	ldr	pc, [ip, #3428]!	; 0xd64

00016138 <strrchr@plt>:
   16138:	add	ip, pc, #0, 12
   1613c:	add	ip, ip, #430080	; 0x69000
   16140:	ldr	pc, [ip, #3420]!	; 0xd5c

00016144 <ksba_cert_get_digest_algo@plt>:
   16144:	add	ip, pc, #0, 12
   16148:	add	ip, ip, #430080	; 0x69000
   1614c:	ldr	pc, [ip, #3412]!	; 0xd54

00016150 <gcry_set_outofcore_handler@plt>:
   16150:	add	ip, pc, #0, 12
   16154:	add	ip, ip, #430080	; 0x69000
   16158:	ldr	pc, [ip, #3404]!	; 0xd4c

0001615c <nl_langinfo@plt>:
   1615c:	add	ip, pc, #0, 12
   16160:	add	ip, ip, #430080	; 0x69000
   16164:	ldr	pc, [ip, #3396]!	; 0xd44

00016168 <gcry_cipher_mode_from_oid@plt>:
   16168:	add	ip, pc, #0, 12
   1616c:	add	ip, ip, #430080	; 0x69000
   16170:	ldr	pc, [ip, #3388]!	; 0xd3c

00016174 <gpgrt_asprintf@plt>:
   16174:	add	ip, pc, #0, 12
   16178:	add	ip, ip, #430080	; 0x69000
   1617c:	ldr	pc, [ip, #3380]!	; 0xd34

00016180 <clearerr@plt>:
   16180:	add	ip, pc, #0, 12
   16184:	add	ip, ip, #430080	; 0x69000
   16188:	ldr	pc, [ip, #3372]!	; 0xd2c

0001618c <assuan_set_gpg_err_source@plt>:
   1618c:	add	ip, pc, #0, 12
   16190:	add	ip, ip, #430080	; 0x69000
   16194:	ldr	pc, [ip, #3364]!	; 0xd24

00016198 <gcry_mpi_cmp_ui@plt>:
   16198:	add	ip, pc, #0, 12
   1619c:	add	ip, ip, #430080	; 0x69000
   161a0:	ldr	pc, [ip, #3356]!	; 0xd1c

000161a4 <gpg_err_set_errno@plt>:
   161a4:	add	ip, pc, #0, 12
   161a8:	add	ip, ip, #430080	; 0x69000
   161ac:	ldr	pc, [ip, #3348]!	; 0xd14

000161b0 <gcry_pk_get_keygrip@plt>:
   161b0:	add	ip, pc, #0, 12
   161b4:	add	ip, ip, #430080	; 0x69000
   161b8:	ldr	pc, [ip, #3340]!	; 0xd0c

000161bc <readdir64@plt>:
   161bc:	add	ip, pc, #0, 12
   161c0:	add	ip, ip, #430080	; 0x69000
   161c4:	ldr	pc, [ip, #3332]!	; 0xd04

000161c8 <gcry_sexp_nth@plt>:
   161c8:	add	ip, pc, #0, 12
   161cc:	add	ip, ip, #430080	; 0x69000
   161d0:	ldr	pc, [ip, #3324]!	; 0xcfc

000161d4 <timegm@plt>:
   161d4:	add	ip, pc, #0, 12
   161d8:	add	ip, ip, #430080	; 0x69000
   161dc:	ldr	pc, [ip, #3316]!	; 0xcf4

000161e0 <gpg_strerror@plt>:
   161e0:	add	ip, pc, #0, 12
   161e4:	add	ip, ip, #430080	; 0x69000
   161e8:	ldr	pc, [ip, #3308]!	; 0xcec

000161ec <assuan_get_input_fd@plt>:
   161ec:	add	ip, pc, #0, 12
   161f0:	add	ip, ip, #430080	; 0x69000
   161f4:	ldr	pc, [ip, #3300]!	; 0xce4

000161f8 <assuan_set_malloc_hooks@plt>:
   161f8:	add	ip, pc, #0, 12
   161fc:	add	ip, ip, #430080	; 0x69000
   16200:	ldr	pc, [ip, #3292]!	; 0xcdc

00016204 <gpgrt_fopencookie@plt>:
   16204:	add	ip, pc, #0, 12
   16208:	add	ip, ip, #430080	; 0x69000
   1620c:	ldr	pc, [ip, #3284]!	; 0xcd4

00016210 <putc@plt>:
   16210:	add	ip, pc, #0, 12
   16214:	add	ip, ip, #430080	; 0x69000
   16218:	ldr	pc, [ip, #3276]!	; 0xccc

0001621c <gcry_mpi_snew@plt>:
   1621c:	add	ip, pc, #0, 12
   16220:	add	ip, ip, #430080	; 0x69000
   16224:	ldr	pc, [ip, #3268]!	; 0xcc4

00016228 <getsockname@plt>:
   16228:	add	ip, pc, #0, 12
   1622c:	add	ip, ip, #430080	; 0x69000
   16230:	ldr	pc, [ip, #3260]!	; 0xcbc

00016234 <ksba_cms_add_cert@plt>:
   16234:	add	ip, pc, #0, 12
   16238:	add	ip, ip, #430080	; 0x69000
   1623c:	ldr	pc, [ip, #3252]!	; 0xcb4

00016240 <ksba_cert_get_auth_key_id@plt>:
   16240:	add	ip, pc, #0, 12
   16244:	add	ip, ip, #430080	; 0x69000
   16248:	ldr	pc, [ip, #3244]!	; 0xcac

0001624c <gpg_err_init@plt>:
   1624c:	add	ip, pc, #0, 12
   16250:	add	ip, ip, #430080	; 0x69000
   16254:	ldr	pc, [ip, #3236]!	; 0xca4

00016258 <remove@plt>:
   16258:	add	ip, pc, #0, 12
   1625c:	add	ip, ip, #430080	; 0x69000
   16260:	ldr	pc, [ip, #3228]!	; 0xc9c

00016264 <ksba_cms_get_content_oid@plt>:
   16264:	add	ip, pc, #0, 12
   16268:	add	ip, ip, #430080	; 0x69000
   1626c:	ldr	pc, [ip, #3220]!	; 0xc94

00016270 <fopen64@plt>:
   16270:	add	ip, pc, #0, 12
   16274:	add	ip, ip, #430080	; 0x69000
   16278:	ldr	pc, [ip, #3212]!	; 0xc8c

0001627c <gcry_create_nonce@plt>:
   1627c:	add	ip, pc, #0, 12
   16280:	add	ip, ip, #430080	; 0x69000
   16284:	ldr	pc, [ip, #3204]!	; 0xc84

00016288 <gcry_control@plt>:
   16288:	add	ip, pc, #0, 12
   1628c:	add	ip, ip, #430080	; 0x69000
   16290:	ldr	pc, [ip, #3196]!	; 0xc7c

00016294 <strpbrk@plt>:
   16294:	add	ip, pc, #0, 12
   16298:	add	ip, ip, #430080	; 0x69000
   1629c:	ldr	pc, [ip, #3188]!	; 0xc74

000162a0 <ksba_cert_get_image@plt>:
   162a0:	add	ip, pc, #0, 12
   162a4:	add	ip, ip, #430080	; 0x69000
   162a8:	ldr	pc, [ip, #3180]!	; 0xc6c

000162ac <gcry_mpi_get_opaque@plt>:
   162ac:	add	ip, pc, #0, 12
   162b0:	add	ip, ip, #430080	; 0x69000
   162b4:	ldr	pc, [ip, #3172]!	; 0xc64

000162b8 <ksba_cms_release@plt>:
   162b8:	add	ip, pc, #0, 12
   162bc:	add	ip, ip, #430080	; 0x69000
   162c0:	ldr	pc, [ip, #3164]!	; 0xc5c

000162c4 <ksba_cert_hash@plt>:
   162c4:	add	ip, pc, #0, 12
   162c8:	add	ip, ip, #430080	; 0x69000
   162cc:	ldr	pc, [ip, #3156]!	; 0xc54

000162d0 <assuan_get_pointer@plt>:
   162d0:	add	ip, pc, #0, 12
   162d4:	add	ip, ip, #430080	; 0x69000
   162d8:	ldr	pc, [ip, #3148]!	; 0xc4c

000162dc <ksba_cms_parse@plt>:
   162dc:	add	ip, pc, #0, 12
   162e0:	add	ip, ip, #430080	; 0x69000
   162e4:	ldr	pc, [ip, #3140]!	; 0xc44

000162e8 <gcry_md_enable@plt>:
   162e8:	add	ip, pc, #0, 12
   162ec:	add	ip, ip, #430080	; 0x69000
   162f0:	ldr	pc, [ip, #3132]!	; 0xc3c

000162f4 <socket@plt>:
   162f4:	add	ip, pc, #0, 12
   162f8:	add	ip, ip, #430080	; 0x69000
   162fc:	ldr	pc, [ip, #3124]!	; 0xc34

00016300 <gpgrt_rewind@plt>:
   16300:	add	ip, pc, #0, 12
   16304:	add	ip, ip, #430080	; 0x69000
   16308:	ldr	pc, [ip, #3116]!	; 0xc2c

0001630c <ksba_set_malloc_hooks@plt>:
   1630c:	add	ip, pc, #0, 12
   16310:	add	ip, ip, #430080	; 0x69000
   16314:	ldr	pc, [ip, #3108]!	; 0xc24

00016318 <gpgrt_fprintf@plt>:
   16318:	add	ip, pc, #0, 12
   1631c:	add	ip, ip, #430080	; 0x69000
   16320:	ldr	pc, [ip, #3100]!	; 0xc1c

00016324 <assuan_set_hello_line@plt>:
   16324:	add	ip, pc, #0, 12
   16328:	add	ip, ip, #430080	; 0x69000
   1632c:	ldr	pc, [ip, #3092]!	; 0xc14

00016330 <bindtextdomain@plt>:
   16330:	add	ip, pc, #0, 12
   16334:	add	ip, ip, #430080	; 0x69000
   16338:	ldr	pc, [ip, #3084]!	; 0xc0c

0001633c <gcry_xcalloc@plt>:
   1633c:	add	ip, pc, #0, 12
   16340:	add	ip, ip, #430080	; 0x69000
   16344:	ldr	pc, [ip, #3076]!	; 0xc04

00016348 <ksba_writer_set_cb@plt>:
   16348:	add	ip, pc, #0, 12
   1634c:	add	ip, ip, #430080	; 0x69000
   16350:	ldr	pc, [ip, #3068]!	; 0xbfc

00016354 <gcry_cipher_algo_info@plt>:
   16354:	add	ip, pc, #0, 12
   16358:	add	ip, ip, #430080	; 0x69000
   1635c:	ldr	pc, [ip, #3060]!	; 0xbf4

00016360 <gcry_cipher_close@plt>:
   16360:	add	ip, pc, #0, 12
   16364:	add	ip, ip, #430080	; 0x69000
   16368:	ldr	pc, [ip, #3052]!	; 0xbec

0001636c <ksba_cms_add_smime_capability@plt>:
   1636c:	add	ip, pc, #0, 12
   16370:	add	ip, ip, #430080	; 0x69000
   16374:	ldr	pc, [ip, #3044]!	; 0xbe4

00016378 <gcry_sexp_length@plt>:
   16378:	add	ip, pc, #0, 12
   1637c:	add	ip, ip, #430080	; 0x69000
   16380:	ldr	pc, [ip, #3036]!	; 0xbdc

00016384 <gcry_set_log_handler@plt>:
   16384:	add	ip, pc, #0, 12
   16388:	add	ip, ip, #430080	; 0x69000
   1638c:	ldr	pc, [ip, #3028]!	; 0xbd4

00016390 <ksba_dn_teststr@plt>:
   16390:	add	ip, pc, #0, 12
   16394:	add	ip, ip, #430080	; 0x69000
   16398:	ldr	pc, [ip, #3020]!	; 0xbcc

0001639c <umask@plt>:
   1639c:	add	ip, pc, #0, 12
   163a0:	add	ip, ip, #430080	; 0x69000
   163a4:	ldr	pc, [ip, #3012]!	; 0xbc4

000163a8 <gcry_mpi_invm@plt>:
   163a8:	add	ip, pc, #0, 12
   163ac:	add	ip, ip, #430080	; 0x69000
   163b0:	ldr	pc, [ip, #3004]!	; 0xbbc

000163b4 <gcry_set_fatalerror_handler@plt>:
   163b4:	add	ip, pc, #0, 12
   163b8:	add	ip, ip, #430080	; 0x69000
   163bc:	ldr	pc, [ip, #2996]!	; 0xbb4

000163c0 <chmod@plt>:
   163c0:	add	ip, pc, #0, 12
   163c4:	add	ip, ip, #430080	; 0x69000
   163c8:	ldr	pc, [ip, #2988]!	; 0xbac

000163cc <fseek@plt>:
   163cc:	add	ip, pc, #0, 12
   163d0:	add	ip, ip, #430080	; 0x69000
   163d4:	ldr	pc, [ip, #2980]!	; 0xba4

000163d8 <ksba_cms_get_sigattr_oids@plt>:
   163d8:	add	ip, pc, #0, 12
   163dc:	add	ip, ip, #430080	; 0x69000
   163e0:	ldr	pc, [ip, #2972]!	; 0xb9c

000163e4 <__xstat64@plt>:
   163e4:	add	ip, pc, #0, 12
   163e8:	add	ip, ip, #430080	; 0x69000
   163ec:	ldr	pc, [ip, #2964]!	; 0xb94

000163f0 <isatty@plt>:
   163f0:	add	ip, pc, #0, 12
   163f4:	add	ip, ip, #430080	; 0x69000
   163f8:	ldr	pc, [ip, #2956]!	; 0xb8c

000163fc <ksba_cms_get_cert@plt>:
   163fc:	add	ip, pc, #0, 12
   16400:	add	ip, ip, #430080	; 0x69000
   16404:	ldr	pc, [ip, #2948]!	; 0xb84

00016408 <ksba_cert_init_from_mem@plt>:
   16408:	add	ip, pc, #0, 12
   1640c:	add	ip, ip, #430080	; 0x69000
   16410:	ldr	pc, [ip, #2940]!	; 0xb7c

00016414 <unsetenv@plt>:
   16414:	add	ip, pc, #0, 12
   16418:	add	ip, ip, #430080	; 0x69000
   1641c:	ldr	pc, [ip, #2932]!	; 0xb74

00016420 <gcry_mpi_set_opaque@plt>:
   16420:	add	ip, pc, #0, 12
   16424:	add	ip, ip, #430080	; 0x69000
   16428:	ldr	pc, [ip, #2924]!	; 0xb6c

0001642c <fputs@plt>:
   1642c:	add	ip, pc, #0, 12
   16430:	add	ip, ip, #430080	; 0x69000
   16434:	ldr	pc, [ip, #2916]!	; 0xb64

00016438 <strncmp@plt>:
   16438:	add	ip, pc, #0, 12
   1643c:	add	ip, ip, #430080	; 0x69000
   16440:	ldr	pc, [ip, #2908]!	; 0xb5c

00016444 <abort@plt>:
   16444:	add	ip, pc, #0, 12
   16448:	add	ip, ip, #430080	; 0x69000
   1644c:	ldr	pc, [ip, #2900]!	; 0xb54

00016450 <getc@plt>:
   16450:	add	ip, pc, #0, 12
   16454:	add	ip, ip, #430080	; 0x69000
   16458:	ldr	pc, [ip, #2892]!	; 0xb4c

0001645c <ksba_cert_get_subj_key_id@plt>:
   1645c:	add	ip, pc, #0, 12
   16460:	add	ip, ip, #430080	; 0x69000
   16464:	ldr	pc, [ip, #2884]!	; 0xb44

00016468 <gpgrt_fileno@plt>:
   16468:	add	ip, pc, #0, 12
   1646c:	add	ip, ip, #430080	; 0x69000
   16470:	ldr	pc, [ip, #2876]!	; 0xb3c

00016474 <close@plt>:
   16474:	add	ip, pc, #0, 12
   16478:	add	ip, ip, #430080	; 0x69000
   1647c:	ldr	pc, [ip, #2868]!	; 0xb34

00016480 <ksba_cert_get_subject_info_access@plt>:
   16480:	add	ip, pc, #0, 12
   16484:	add	ip, ip, #430080	; 0x69000
   16488:	ldr	pc, [ip, #2860]!	; 0xb2c

0001648c <gcry_sexp_canon_len@plt>:
   1648c:	add	ip, pc, #0, 12
   16490:	add	ip, ip, #430080	; 0x69000
   16494:	ldr	pc, [ip, #2852]!	; 0xb24

00016498 <gcry_strdup@plt>:
   16498:	add	ip, pc, #0, 12
   1649c:	add	ip, ip, #430080	; 0x69000
   164a0:	ldr	pc, [ip, #2844]!	; 0xb1c

000164a4 <assuan_register_output_notify@plt>:
   164a4:	add	ip, pc, #0, 12
   164a8:	add	ip, ip, #430080	; 0x69000
   164ac:	ldr	pc, [ip, #2836]!	; 0xb14

000164b0 <connect@plt>:
   164b0:	add	ip, pc, #0, 12
   164b4:	add	ip, ip, #430080	; 0x69000
   164b8:	ldr	pc, [ip, #2828]!	; 0xb0c

000164bc <closedir@plt>:
   164bc:	add	ip, pc, #0, 12
   164c0:	add	ip, ip, #430080	; 0x69000
   164c4:	ldr	pc, [ip, #2820]!	; 0xb04

000164c8 <ksba_cert_get_extension@plt>:
   164c8:	add	ip, pc, #0, 12
   164cc:	add	ip, ip, #430080	; 0x69000
   164d0:	ldr	pc, [ip, #2812]!	; 0xafc

000164d4 <assuan_socket_connect@plt>:
   164d4:	add	ip, pc, #0, 12
   164d8:	add	ip, ip, #430080	; 0x69000
   164dc:	ldr	pc, [ip, #2804]!	; 0xaf4

000164e0 <ctermid@plt>:
   164e0:	add	ip, pc, #0, 12
   164e4:	add	ip, ip, #430080	; 0x69000
   164e8:	ldr	pc, [ip, #2796]!	; 0xaec

000164ec <gcry_randomize@plt>:
   164ec:	add	ip, pc, #0, 12
   164f0:	add	ip, ip, #430080	; 0x69000
   164f4:	ldr	pc, [ip, #2788]!	; 0xae4

000164f8 <strspn@plt>:
   164f8:	add	ip, pc, #0, 12
   164fc:	add	ip, ip, #430080	; 0x69000
   16500:	ldr	pc, [ip, #2780]!	; 0xadc

00016504 <__assert_fail@plt>:
   16504:	add	ip, pc, #0, 12
   16508:	add	ip, ip, #430080	; 0x69000
   1650c:	ldr	pc, [ip, #2772]!	; 0xad4

00016510 <gcry_sexp_create@plt>:
   16510:	add	ip, pc, #0, 12
   16514:	add	ip, ip, #430080	; 0x69000
   16518:	ldr	pc, [ip, #2764]!	; 0xacc

0001651c <tcgetattr@plt>:
   1651c:	add	ip, pc, #0, 12
   16520:	add	ip, ip, #430080	; 0x69000
   16524:	ldr	pc, [ip, #2756]!	; 0xac4

00016528 <ksba_name_release@plt>:
   16528:	add	ip, pc, #0, 12
   1652c:	add	ip, ip, #430080	; 0x69000
   16530:	ldr	pc, [ip, #2748]!	; 0xabc

00016534 <ksba_cert_get_validity@plt>:
   16534:	add	ip, pc, #0, 12
   16538:	add	ip, ip, #430080	; 0x69000
   1653c:	ldr	pc, [ip, #2740]!	; 0xab4

00016540 <ftello64@plt>:
   16540:	add	ip, pc, #0, 12
   16544:	add	ip, ip, #430080	; 0x69000
   16548:	ldr	pc, [ip, #2732]!	; 0xaac

Disassembly of section .text:

00016550 <.text>:
   16550:	ldr	r3, [pc, #4072]	; 17540 <ftello64@plt+0x1000>
   16554:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16558:	sub	sp, sp, #316	; 0x13c
   1655c:	ldr	r3, [r3]
   16560:	mov	r8, #0
   16564:	str	r3, [sp, #308]	; 0x134
   16568:	str	r1, [sp, #80]	; 0x50
   1656c:	str	r0, [sp, #84]	; 0x54
   16570:	str	r8, [sp, #96]	; 0x60
   16574:	str	r8, [sp, #100]	; 0x64
   16578:	str	r8, [sp, #104]	; 0x68
   1657c:	str	r8, [sp, #112]	; 0x70
   16580:	str	r8, [sp, #116]	; 0x74
   16584:	str	r8, [sp, #120]	; 0x78
   16588:	bl	4a1d4 <ftello64@plt+0x33c94>
   1658c:	ldr	r0, [pc, #4016]	; 17544 <ftello64@plt+0x1004>
   16590:	bl	4b8f8 <ftello64@plt+0x353b8>
   16594:	bl	5f1fc <ftello64@plt+0x48cbc>
   16598:	ldr	r0, [pc, #4008]	; 17548 <ftello64@plt+0x1008>
   1659c:	bl	474b4 <ftello64@plt+0x30f74>
   165a0:	mov	r0, #28
   165a4:	bl	16288 <gcry_control@plt>
   165a8:	mov	r1, #1
   165ac:	ldr	r0, [pc, #3984]	; 17544 <ftello64@plt+0x1004>
   165b0:	bl	484f8 <ftello64@plt+0x31fb8>
   165b4:	bl	42160 <ftello64@plt+0x2bc20>
   165b8:	add	r2, sp, #80	; 0x50
   165bc:	add	r1, sp, #84	; 0x54
   165c0:	mov	r0, #3
   165c4:	bl	4a1d8 <ftello64@plt+0x33c98>
   165c8:	ldr	r0, [pc, #3964]	; 1754c <ftello64@plt+0x100c>
   165cc:	bl	15568 <ksba_check_version@plt>
   165d0:	subs	r4, r0, #0
   165d4:	beq	17c14 <ftello64@plt+0x16d4>
   165d8:	mov	r0, #22
   165dc:	bl	16288 <gcry_control@plt>
   165e0:	bl	4b5c4 <ftello64@plt+0x35084>
   165e4:	ldr	r7, [pc, #3940]	; 17550 <ftello64@plt+0x1010>
   165e8:	ldr	r1, [pc, #3940]	; 17554 <ftello64@plt+0x1014>
   165ec:	mov	r4, #1
   165f0:	str	r0, [sp, #44]	; 0x2c
   165f4:	mov	r0, r8
   165f8:	bl	562d8 <ftello64@plt+0x3fd98>
   165fc:	mov	r1, r8
   16600:	mov	r0, r8
   16604:	bl	492bc <ftello64@plt+0x32d7c>
   16608:	mov	r0, #7
   1660c:	bl	5c478 <ftello64@plt+0x45f38>
   16610:	str	r4, [r7, #52]	; 0x34
   16614:	bl	59ea0 <ftello64@plt+0x43960>
   16618:	cmp	r0, #0
   1661c:	str	r0, [r7, #40]	; 0x28
   16620:	beq	18030 <ftello64@plt+0x1af0>
   16624:	str	r4, [sp, #8]
   16628:	ldr	r9, [sp, #84]	; 0x54
   1662c:	ldr	r6, [sp, #80]	; 0x50
   16630:	ldr	r4, [pc, #3872]	; 17558 <ftello64@plt+0x1018>
   16634:	ldr	r5, [pc, #3872]	; 1755c <ftello64@plt+0x101c>
   16638:	ldr	sl, [pc, #3872]	; 17560 <ftello64@plt+0x1020>
   1663c:	add	r1, sp, #84	; 0x54
   16640:	ldr	r2, [pc, #3868]	; 17564 <ftello64@plt+0x1024>
   16644:	mov	r3, #65	; 0x41
   16648:	str	r1, [sp, #140]	; 0x8c
   1664c:	add	r1, sp, #80	; 0x50
   16650:	str	r1, [sp, #144]	; 0x90
   16654:	str	r2, [r7, #108]	; 0x6c
   16658:	str	r3, [sp, #148]	; 0x94
   1665c:	mov	r1, r4
   16660:	add	r0, sp, #140	; 0x8c
   16664:	bl	45f3c <ftello64@plt+0x2f9fc>
   16668:	cmp	r0, #0
   1666c:	beq	166a8 <ftello64@plt+0x168>
   16670:	ldr	r3, [sp, #156]	; 0x9c
   16674:	bic	r2, r3, #2
   16678:	cmp	r2, r5
   1667c:	addeq	r8, r8, #1
   16680:	beq	1665c <ftello64@plt+0x11c>
   16684:	cmp	r3, #528	; 0x210
   16688:	beq	17ba8 <ftello64@plt+0x1668>
   1668c:	cmp	r3, #596	; 0x254
   16690:	beq	17bb4 <ftello64@plt+0x1674>
   16694:	cmp	r3, sl
   16698:	beq	17c08 <ftello64@plt+0x16c8>
   1669c:	ldr	r2, [pc, #3780]	; 17568 <ftello64@plt+0x1028>
   166a0:	cmp	r3, r2
   166a4:	bne	1665c <ftello64@plt+0x11c>
   166a8:	mov	r2, #0
   166ac:	mov	r1, #16384	; 0x4000
   166b0:	mov	r0, #24
   166b4:	bl	16288 <gcry_control@plt>
   166b8:	ldr	r5, [pc, #3756]	; 1756c <ftello64@plt+0x102c>
   166bc:	ldr	r3, [pc, #3824]	; 175b4 <ftello64@plt+0x1074>
   166c0:	ldr	sl, [pc, #3752]	; 17570 <ftello64@plt+0x1030>
   166c4:	ldr	fp, [pc, #3752]	; 17574 <ftello64@plt+0x1034>
   166c8:	mov	r4, #0
   166cc:	mov	r2, r5
   166d0:	mov	r1, sl
   166d4:	mov	r0, fp
   166d8:	str	r4, [r3]
   166dc:	bl	1630c <ksba_set_malloc_hooks@plt>
   166e0:	add	r0, sp, #128	; 0x80
   166e4:	str	fp, [sp, #128]	; 0x80
   166e8:	str	sl, [sp, #132]	; 0x84
   166ec:	str	r5, [sp, #136]	; 0x88
   166f0:	bl	161f8 <assuan_set_malloc_hooks@plt>
   166f4:	mov	r0, #3
   166f8:	bl	1618c <assuan_set_gpg_err_source@plt>
   166fc:	mov	r1, r4
   16700:	ldr	r0, [pc, #3656]	; 17550 <ftello64@plt+0x1010>
   16704:	bl	550bc <ftello64@plt+0x3eb7c>
   16708:	mov	r1, r4
   1670c:	mov	r2, #56	; 0x38
   16710:	add	r0, sp, #204	; 0xcc
   16714:	bl	15ebc <memset@plt>
   16718:	ldr	r3, [pc, #3732]	; 175b4 <ftello64@plt+0x1074>
   1671c:	ldr	r0, [r7, #168]	; 0xa8
   16720:	ldr	r1, [r7, #60]	; 0x3c
   16724:	ldr	lr, [r3, #4]
   16728:	ldr	r3, [pc, #3764]	; 175e4 <ftello64@plt+0x10a4>
   1672c:	mvn	r2, #0
   16730:	str	lr, [sp, #260]	; 0x104
   16734:	ldr	ip, [r3, #24]
   16738:	ldr	r3, [sp, #8]
   1673c:	str	ip, [sp, #268]	; 0x10c
   16740:	cmp	r3, r4
   16744:	mov	r3, #1
   16748:	str	r0, [sp, #264]	; 0x108
   1674c:	str	r1, [sp, #272]	; 0x110
   16750:	str	r3, [sp, #196]	; 0xc4
   16754:	str	r3, [sp, #236]	; 0xec
   16758:	str	r2, [sp, #200]	; 0xc8
   1675c:	ldreq	r4, [sp, #8]
   16760:	bne	17c54 <ftello64@plt+0x1714>
   16764:	bl	4c4e4 <ftello64@plt+0x35fa4>
   16768:	mov	r2, #0
   1676c:	ldr	r1, [pc, #3588]	; 17578 <ftello64@plt+0x1038>
   16770:	bl	43298 <ftello64@plt+0x2cd58>
   16774:	mov	sl, #0
   16778:	mov	r3, #1
   1677c:	add	r2, sp, #84	; 0x54
   16780:	str	r9, [sp, #84]	; 0x54
   16784:	mov	r9, sl
   16788:	str	r3, [sp, #68]	; 0x44
   1678c:	str	r3, [sp, #76]	; 0x4c
   16790:	str	r2, [sp, #140]	; 0x8c
   16794:	str	r3, [sp, #148]	; 0x94
   16798:	add	r2, sp, #80	; 0x50
   1679c:	mvn	r3, #0
   167a0:	str	sl, [sp, #12]
   167a4:	str	sl, [sp, #40]	; 0x28
   167a8:	str	sl, [sp, #52]	; 0x34
   167ac:	str	sl, [sp, #28]
   167b0:	str	sl, [sp, #72]	; 0x48
   167b4:	str	sl, [sp, #56]	; 0x38
   167b8:	str	sl, [sp, #20]
   167bc:	str	sl, [sp, #24]
   167c0:	str	sl, [sp, #32]
   167c4:	str	sl, [sp, #36]	; 0x24
   167c8:	str	r6, [sp, #80]	; 0x50
   167cc:	str	sl, [sp, #16]
   167d0:	str	r2, [sp, #144]	; 0x90
   167d4:	str	sl, [sp, #64]	; 0x40
   167d8:	str	r3, [sp, #60]	; 0x3c
   167dc:	str	sl, [sp, #48]	; 0x30
   167e0:	str	r0, [r7, #172]	; 0xac
   167e4:	cmp	r4, #0
   167e8:	beq	1726c <ftello64@plt+0xd2c>
   167ec:	mov	r6, #0
   167f0:	ldr	r1, [pc, #3460]	; 1757c <ftello64@plt+0x103c>
   167f4:	mov	r0, r4
   167f8:	str	r6, [sp, #108]	; 0x6c
   167fc:	bl	16270 <fopen64@plt>
   16800:	subs	r5, r0, #0
   16804:	beq	17bc8 <ftello64@plt+0x1688>
   16808:	cmp	r8, #0
   1680c:	streq	r8, [sp, #8]
   16810:	beq	16830 <ftello64@plt+0x2f0>
   16814:	ldr	r1, [pc, #3428]	; 17580 <ftello64@plt+0x1040>
   16818:	mov	r2, #5
   1681c:	mov	r0, r6
   16820:	bl	15718 <dcgettext@plt>
   16824:	mov	r1, r4
   16828:	str	r6, [sp, #8]
   1682c:	bl	4873c <ftello64@plt+0x321fc>
   16830:	cmp	r9, #0
   16834:	bne	17278 <ftello64@plt+0xd38>
   16838:	cmp	r5, #0
   1683c:	ldr	r6, [pc, #3348]	; 17558 <ftello64@plt+0x1018>
   16840:	movne	sl, #1
   16844:	moveq	sl, #2
   16848:	str	r6, [sp]
   1684c:	add	r3, sp, #140	; 0x8c
   16850:	add	r2, sp, #108	; 0x6c
   16854:	mov	r1, r4
   16858:	mov	r0, r5
   1685c:	bl	46958 <ftello64@plt+0x30418>
   16860:	cmp	r0, #0
   16864:	beq	17a6c <ftello64@plt+0x152c>
   16868:	ldr	r1, [sp, #156]	; 0x9c
   1686c:	sub	r3, r1, #75	; 0x4b
   16870:	cmp	r3, #540	; 0x21c
   16874:	ldrls	pc, [pc, r3, lsl #2]
   16878:	b	17a64 <ftello64@plt+0x1524>
   1687c:	muleq	r1, ip, r3
   16880:	andeq	r7, r1, r4, ror #20
   16884:	andeq	r7, r1, r4, ror #20
   16888:	andeq	r7, r1, r4, ror #20
   1688c:	andeq	r7, r1, r4, ror #20
   16890:	andeq	r7, r1, r4, ror #20
   16894:	andeq	r7, r1, r4, ror #20
   16898:	andeq	r7, r1, r4, ror #20
   1689c:	andeq	r7, r1, r4, ror #20
   168a0:	andeq	r7, r1, r4, ror #20
   168a4:	andeq	r7, r1, r4, ror #20
   168a8:	andeq	r7, r1, r4, ror #20
   168ac:	andeq	r7, r1, r4, ror #20
   168b0:	andeq	r7, r1, r4, ror #20
   168b4:	andeq	r7, r1, r4, ror #20
   168b8:	andeq	r7, r1, r4, ror #20
   168bc:	andeq	r7, r1, r4, ror #20
   168c0:	andeq	r7, r1, r4, ror #20
   168c4:	andeq	r7, r1, r4, ror #20
   168c8:	andeq	r7, r1, r4, ror #20
   168cc:	andeq	r7, r1, r4, ror #20
   168d0:	andeq	r7, r1, r4, ror #20
   168d4:	muleq	r1, r0, r3
   168d8:	andeq	r7, r1, r8, ror r3
   168dc:	andeq	r7, r1, ip, ror #6
   168e0:	andeq	r7, r1, ip, ror #6
   168e4:	ldrdeq	r7, [r1], -ip
   168e8:	andeq	r7, r1, r4, ror #20
   168ec:	andeq	r7, r1, r4, ror #20
   168f0:	andeq	r7, r1, r4, ror #20
   168f4:	andeq	r7, r1, r4, ror #20
   168f8:	andeq	r7, r1, r4, ror #20
   168fc:	muleq	r1, ip, r3
   16900:	andeq	r7, r1, r4, ror #20
   16904:	andeq	r7, r1, r4, ror #20
   16908:	ldrdeq	r7, [r1], -r0
   1690c:	andeq	r7, r1, r4, asr #3
   16910:	andeq	r7, r1, r4, ror #20
   16914:			; <UNDEFINED> instruction: 0x000171b8
   16918:	andeq	r7, r1, r8, lsr #3
   1691c:	andeq	r7, r1, ip, ror #6
   16920:	andeq	r7, r1, r4, ror #20
   16924:	andeq	r7, r1, ip, lsl #3
   16928:	andeq	r7, r1, r0, ror r1
   1692c:	andeq	r7, r1, r4, ror #20
   16930:	andeq	r7, r1, r4, ror #20
   16934:	andeq	r7, r1, r4, ror #20
   16938:	andeq	r7, r1, r4, ror #20
   1693c:	andeq	r7, r1, r4, ror #20
   16940:	andeq	r7, r1, r4, ror #20
   16944:	andeq	r7, r1, r4, ror #20
   16948:	andeq	r7, r1, r4, ror #20
   1694c:	andeq	r7, r1, r4, ror #20
   16950:	andeq	r7, r1, r4, ror #20
   16954:	andeq	r7, r1, r4, ror #20
   16958:	andeq	r7, r1, r4, ror #20
   1695c:	andeq	r7, r1, r4, ror #20
   16960:	andeq	r7, r1, r4, ror #20
   16964:	andeq	r7, r1, r4, ror #20
   16968:	andeq	r7, r1, r4, ror #20
   1696c:	andeq	r7, r1, r4, ror #20
   16970:	andeq	r7, r1, r4, ror #20
   16974:	andeq	r7, r1, r4, ror #20
   16978:	andeq	r7, r1, r4, ror #20
   1697c:	andeq	r7, r1, r4, ror #20
   16980:	andeq	r7, r1, r4, ror #20
   16984:	andeq	r7, r1, r4, ror #20
   16988:	andeq	r7, r1, r4, ror #20
   1698c:	andeq	r7, r1, r4, ror #20
   16990:	andeq	r7, r1, r4, ror #20
   16994:	andeq	r7, r1, r4, ror #20
   16998:	andeq	r7, r1, r4, ror #20
   1699c:	andeq	r7, r1, r4, ror #20
   169a0:	andeq	r7, r1, r4, ror #20
   169a4:	andeq	r7, r1, r4, ror #20
   169a8:	andeq	r7, r1, r4, ror #20
   169ac:	andeq	r7, r1, r4, ror #20
   169b0:	andeq	r7, r1, r4, ror #20
   169b4:	andeq	r7, r1, r4, ror #20
   169b8:	andeq	r7, r1, r4, ror #20
   169bc:	andeq	r7, r1, r4, ror #20
   169c0:	andeq	r7, r1, r4, ror #20
   169c4:	andeq	r7, r1, r4, ror #20
   169c8:	andeq	r7, r1, r4, ror #20
   169cc:	andeq	r7, r1, r4, ror #20
   169d0:	andeq	r7, r1, r4, ror #20
   169d4:	andeq	r7, r1, r4, ror #20
   169d8:	andeq	r7, r1, r4, ror #20
   169dc:	andeq	r7, r1, r4, ror #20
   169e0:	andeq	r7, r1, r4, ror #20
   169e4:	andeq	r7, r1, r4, ror #20
   169e8:	andeq	r7, r1, r4, ror #20
   169ec:	andeq	r7, r1, r4, ror #20
   169f0:	andeq	r7, r1, r4, ror #20
   169f4:	andeq	r7, r1, r4, ror #20
   169f8:	andeq	r7, r1, r4, ror #20
   169fc:	andeq	r7, r1, r4, ror #20
   16a00:	andeq	r7, r1, r4, ror #20
   16a04:	andeq	r7, r1, r4, ror #20
   16a08:	andeq	r7, r1, r4, ror #20
   16a0c:	andeq	r7, r1, r4, ror #20
   16a10:	andeq	r7, r1, r4, ror #20
   16a14:	andeq	r7, r1, r4, ror #20
   16a18:	andeq	r7, r1, r4, ror #20
   16a1c:	andeq	r7, r1, r4, ror #20
   16a20:	andeq	r7, r1, r4, ror #20
   16a24:	andeq	r7, r1, r4, ror #20
   16a28:	andeq	r7, r1, r4, ror #20
   16a2c:	andeq	r7, r1, r4, ror #20
   16a30:	andeq	r7, r1, r4, ror #20
   16a34:	andeq	r7, r1, r4, ror #20
   16a38:	andeq	r7, r1, r4, ror #20
   16a3c:	andeq	r7, r1, r4, ror #20
   16a40:	andeq	r7, r1, r4, ror #20
   16a44:	andeq	r7, r1, r4, ror #20
   16a48:	andeq	r7, r1, r4, ror #20
   16a4c:	andeq	r7, r1, r4, ror #20
   16a50:	andeq	r7, r1, r4, ror #20
   16a54:	andeq	r7, r1, r4, ror #20
   16a58:	andeq	r7, r1, r4, ror #20
   16a5c:	andeq	r7, r1, r4, ror #20
   16a60:	andeq	r7, r1, r4, ror #20
   16a64:	andeq	r7, r1, r4, ror #20
   16a68:	andeq	r7, r1, r4, ror #20
   16a6c:	andeq	r7, r1, r4, ror #20
   16a70:	andeq	r7, r1, r4, ror #20
   16a74:	andeq	r7, r1, r4, ror #20
   16a78:	andeq	r7, r1, r4, ror #20
   16a7c:	andeq	r7, r1, r4, ror #20
   16a80:	andeq	r7, r1, r4, ror #20
   16a84:	andeq	r7, r1, r4, ror #20
   16a88:	andeq	r7, r1, r4, ror #20
   16a8c:	andeq	r7, r1, r4, ror #20
   16a90:	andeq	r7, r1, r4, ror #20
   16a94:	andeq	r7, r1, r4, ror #20
   16a98:	andeq	r7, r1, r4, ror #20
   16a9c:	andeq	r7, r1, r4, ror #20
   16aa0:	andeq	r7, r1, r4, ror #20
   16aa4:	andeq	r7, r1, r4, ror #20
   16aa8:	andeq	r7, r1, r4, ror #20
   16aac:	andeq	r7, r1, r4, ror #20
   16ab0:	andeq	r7, r1, r4, ror #20
   16ab4:	andeq	r7, r1, r4, ror #20
   16ab8:	andeq	r7, r1, r4, ror #20
   16abc:	andeq	r7, r1, r4, ror #20
   16ac0:	andeq	r7, r1, r4, ror #20
   16ac4:	andeq	r7, r1, r4, ror #20
   16ac8:	andeq	r7, r1, r4, ror #20
   16acc:	andeq	r7, r1, r4, ror #20
   16ad0:	andeq	r7, r1, r4, ror #20
   16ad4:	andeq	r7, r1, r4, ror #20
   16ad8:	andeq	r7, r1, r4, ror #20
   16adc:	andeq	r7, r1, r4, ror #20
   16ae0:	andeq	r7, r1, r4, ror #20
   16ae4:	andeq	r7, r1, r4, ror #20
   16ae8:	andeq	r7, r1, r4, ror #20
   16aec:	andeq	r7, r1, r4, ror #20
   16af0:	andeq	r7, r1, r4, ror #20
   16af4:	andeq	r7, r1, r4, ror #20
   16af8:	andeq	r7, r1, r4, ror #20
   16afc:	andeq	r7, r1, r4, ror #20
   16b00:	andeq	r7, r1, r4, ror #20
   16b04:	andeq	r7, r1, r4, ror #20
   16b08:	andeq	r7, r1, r4, ror #20
   16b0c:	andeq	r7, r1, r4, ror #20
   16b10:	andeq	r7, r1, r4, ror #20
   16b14:	andeq	r7, r1, r4, ror #20
   16b18:	andeq	r7, r1, r4, ror #20
   16b1c:	andeq	r7, r1, r4, ror #20
   16b20:	andeq	r7, r1, r4, ror #20
   16b24:	andeq	r7, r1, r4, ror #20
   16b28:	andeq	r7, r1, r4, ror #20
   16b2c:	andeq	r7, r1, r4, ror #20
   16b30:	andeq	r7, r1, r4, ror #20
   16b34:	andeq	r7, r1, r4, ror #20
   16b38:	andeq	r7, r1, r4, ror #20
   16b3c:	andeq	r7, r1, r4, ror #20
   16b40:	andeq	r7, r1, r4, ror #20
   16b44:	andeq	r7, r1, r4, ror #20
   16b48:	andeq	r7, r1, r4, ror #20
   16b4c:	andeq	r7, r1, r4, ror #20
   16b50:	andeq	r7, r1, r4, ror #20
   16b54:	andeq	r7, r1, r4, ror #20
   16b58:	andeq	r7, r1, r4, ror #20
   16b5c:	andeq	r7, r1, r4, ror #20
   16b60:	andeq	r7, r1, r4, ror #20
   16b64:	andeq	r7, r1, r4, ror #20
   16b68:	andeq	r7, r1, r4, ror #20
   16b6c:	andeq	r7, r1, r4, ror #20
   16b70:	andeq	r7, r1, r4, ror #20
   16b74:	andeq	r7, r1, r4, ror #20
   16b78:	andeq	r7, r1, r4, ror #20
   16b7c:	andeq	r7, r1, r4, ror #20
   16b80:	andeq	r7, r1, r4, ror #20
   16b84:	andeq	r7, r1, r4, ror #20
   16b88:	andeq	r7, r1, r4, ror #20
   16b8c:	andeq	r7, r1, r4, ror #20
   16b90:	andeq	r7, r1, r4, ror #20
   16b94:	andeq	r7, r1, r4, ror #20
   16b98:	andeq	r7, r1, r4, ror #20
   16b9c:	andeq	r7, r1, r4, ror #20
   16ba0:	andeq	r7, r1, r4, ror #20
   16ba4:	andeq	r7, r1, r4, ror #20
   16ba8:	andeq	r7, r1, r4, ror #20
   16bac:	andeq	r7, r1, r4, ror #20
   16bb0:	andeq	r7, r1, r4, ror #20
   16bb4:	andeq	r7, r1, r4, ror #20
   16bb8:	andeq	r7, r1, r4, ror #20
   16bbc:	andeq	r7, r1, r4, ror #20
   16bc0:	andeq	r7, r1, r4, ror #20
   16bc4:	andeq	r7, r1, r4, ror #20
   16bc8:	andeq	r7, r1, r4, ror #20
   16bcc:	andeq	r7, r1, r4, ror #20
   16bd0:	andeq	r7, r1, r4, ror #20
   16bd4:	andeq	r7, r1, r4, ror #20
   16bd8:	andeq	r7, r1, r4, ror #20
   16bdc:	andeq	r7, r1, r4, ror #20
   16be0:	andeq	r7, r1, r4, ror #20
   16be4:	andeq	r7, r1, r4, ror #20
   16be8:	andeq	r7, r1, r4, ror #20
   16bec:	andeq	r7, r1, r4, ror #20
   16bf0:	andeq	r7, r1, r4, ror #20
   16bf4:	andeq	r7, r1, r4, ror #20
   16bf8:	andeq	r7, r1, r4, ror #20
   16bfc:	andeq	r7, r1, r4, ror #20
   16c00:	andeq	r7, r1, r4, ror #20
   16c04:	andeq	r7, r1, r4, ror #20
   16c08:	andeq	r7, r1, r4, ror #20
   16c0c:	andeq	r7, r1, r4, ror #20
   16c10:	andeq	r7, r1, r4, ror #20
   16c14:	andeq	r7, r1, r4, ror #20
   16c18:	andeq	r7, r1, r4, ror #20
   16c1c:	andeq	r7, r1, r4, ror #20
   16c20:	andeq	r7, r1, r4, ror #20
   16c24:	andeq	r7, r1, r4, ror #20
   16c28:	andeq	r7, r1, r4, ror #20
   16c2c:	andeq	r7, r1, r4, ror #20
   16c30:	andeq	r7, r1, r4, ror #20
   16c34:	andeq	r7, r1, r4, ror #20
   16c38:	andeq	r7, r1, r4, ror #20
   16c3c:	andeq	r7, r1, r4, ror #20
   16c40:	andeq	r7, r1, r4, ror #20
   16c44:	andeq	r7, r1, r4, ror #20
   16c48:	andeq	r7, r1, r4, ror #20
   16c4c:	andeq	r7, r1, r4, ror #20
   16c50:	andeq	r7, r1, r4, ror #20
   16c54:	andeq	r7, r1, r4, ror #20
   16c58:	andeq	r7, r1, r4, ror #20
   16c5c:	andeq	r7, r1, r4, ror #20
   16c60:	andeq	r7, r1, r4, ror #20
   16c64:	andeq	r7, r1, r4, ror #20
   16c68:	andeq	r7, r1, r4, ror #20
   16c6c:	andeq	r7, r1, r4, ror #20
   16c70:	andeq	r7, r1, r4, ror #20
   16c74:	andeq	r7, r1, r4, ror #20
   16c78:	andeq	r7, r1, r4, ror #20
   16c7c:	andeq	r7, r1, r4, ror #20
   16c80:	andeq	r7, r1, r4, ror #20
   16c84:	andeq	r7, r1, r4, ror #20
   16c88:	andeq	r7, r1, r4, ror #20
   16c8c:	andeq	r7, r1, r4, ror #20
   16c90:	andeq	r7, r1, r4, ror #20
   16c94:	andeq	r7, r1, r4, ror #20
   16c98:	andeq	r7, r1, r4, ror #20
   16c9c:	andeq	r7, r1, r4, ror #20
   16ca0:	andeq	r7, r1, r4, ror #20
   16ca4:	andeq	r7, r1, r4, ror #20
   16ca8:	andeq	r7, r1, r4, ror #20
   16cac:	andeq	r7, r1, r4, ror #20
   16cb0:	andeq	r7, r1, r4, ror #20
   16cb4:	andeq	r7, r1, r4, ror #20
   16cb8:	andeq	r7, r1, r4, ror #20
   16cbc:	andeq	r7, r1, r4, ror #20
   16cc0:	andeq	r7, r1, r4, ror #20
   16cc4:	andeq	r7, r1, r4, ror #20
   16cc8:	andeq	r7, r1, r4, ror #20
   16ccc:	andeq	r7, r1, r4, ror #20
   16cd0:	andeq	r7, r1, r4, ror #20
   16cd4:	andeq	r7, r1, r4, ror #20
   16cd8:	andeq	r7, r1, r4, ror #20
   16cdc:	andeq	r7, r1, r4, ror #20
   16ce0:	andeq	r7, r1, r4, ror #20
   16ce4:	andeq	r7, r1, r4, ror #20
   16ce8:	andeq	r7, r1, r4, ror #20
   16cec:	andeq	r7, r1, r4, ror #20
   16cf0:	andeq	r7, r1, r4, ror #20
   16cf4:	andeq	r7, r1, r4, ror #20
   16cf8:	andeq	r7, r1, r4, ror #20
   16cfc:	andeq	r7, r1, r4, ror #20
   16d00:	andeq	r7, r1, r4, ror #20
   16d04:	andeq	r7, r1, r4, ror #20
   16d08:	andeq	r7, r1, r4, ror #20
   16d0c:	andeq	r7, r1, r4, ror #20
   16d10:	andeq	r7, r1, r4, ror #20
   16d14:	andeq	r7, r1, r4, ror #20
   16d18:	andeq	r7, r1, r4, ror #20
   16d1c:	andeq	r7, r1, r4, ror #20
   16d20:	andeq	r7, r1, r4, ror #20
   16d24:	andeq	r7, r1, r4, ror #20
   16d28:	andeq	r7, r1, r4, ror #20
   16d2c:	andeq	r7, r1, r4, ror #20
   16d30:	andeq	r7, r1, r4, ror #20
   16d34:	andeq	r7, r1, r4, ror #20
   16d38:	andeq	r7, r1, r4, ror #20
   16d3c:	andeq	r7, r1, r4, ror #20
   16d40:	andeq	r7, r1, r4, ror #20
   16d44:	andeq	r7, r1, r4, ror #20
   16d48:	andeq	r7, r1, r4, ror #20
   16d4c:	andeq	r7, r1, r4, ror #20
   16d50:	andeq	r7, r1, r4, ror #20
   16d54:	andeq	r7, r1, r4, ror #20
   16d58:	andeq	r7, r1, r4, ror #20
   16d5c:	andeq	r7, r1, r4, ror #20
   16d60:	andeq	r7, r1, r4, ror #20
   16d64:	andeq	r7, r1, r4, ror #20
   16d68:	andeq	r7, r1, r4, ror #20
   16d6c:	andeq	r7, r1, r4, ror #20
   16d70:	andeq	r7, r1, r4, ror #20
   16d74:	andeq	r7, r1, r4, ror #20
   16d78:	andeq	r7, r1, r4, ror #20
   16d7c:	andeq	r7, r1, r4, ror #20
   16d80:	andeq	r7, r1, r4, ror #20
   16d84:	andeq	r7, r1, r4, ror #20
   16d88:	andeq	r7, r1, r4, ror #20
   16d8c:	andeq	r7, r1, r4, ror #20
   16d90:	andeq	r7, r1, r4, ror #20
   16d94:	andeq	r7, r1, r4, ror #20
   16d98:	andeq	r7, r1, r4, ror #20
   16d9c:	andeq	r7, r1, r4, ror #20
   16da0:	andeq	r7, r1, r4, ror #20
   16da4:	andeq	r7, r1, r4, ror #20
   16da8:	andeq	r7, r1, r4, ror #20
   16dac:	andeq	r7, r1, r4, ror #20
   16db0:	andeq	r7, r1, r4, ror #20
   16db4:	andeq	r7, r1, r4, ror #20
   16db8:	andeq	r7, r1, r4, ror #20
   16dbc:	andeq	r7, r1, r4, ror #20
   16dc0:	andeq	r7, r1, r4, ror #20
   16dc4:	andeq	r7, r1, r4, ror #20
   16dc8:	andeq	r7, r1, r4, ror #20
   16dcc:	andeq	r7, r1, r4, ror #20
   16dd0:	andeq	r7, r1, r4, ror #20
   16dd4:	andeq	r7, r1, r4, ror #20
   16dd8:	andeq	r7, r1, r4, ror #20
   16ddc:	andeq	r7, r1, r4, ror #20
   16de0:	andeq	r7, r1, r4, ror #20
   16de4:	andeq	r7, r1, r4, ror #20
   16de8:	andeq	r7, r1, r4, ror #20
   16dec:	andeq	r7, r1, r4, ror #20
   16df0:	andeq	r7, r1, r4, ror #20
   16df4:	andeq	r7, r1, r4, ror #20
   16df8:	andeq	r7, r1, r4, ror #20
   16dfc:	andeq	r7, r1, r4, ror #20
   16e00:	andeq	r7, r1, r4, ror #20
   16e04:	andeq	r7, r1, r4, ror #20
   16e08:	andeq	r7, r1, r4, ror #20
   16e0c:	andeq	r7, r1, r4, ror #20
   16e10:	andeq	r7, r1, r4, ror #20
   16e14:	andeq	r7, r1, r4, ror #20
   16e18:	andeq	r7, r1, r4, ror #20
   16e1c:	andeq	r7, r1, r4, ror #20
   16e20:	andeq	r7, r1, r4, ror #20
   16e24:	andeq	r7, r1, r4, ror #20
   16e28:	andeq	r7, r1, r4, ror #20
   16e2c:	andeq	r7, r1, r4, ror #20
   16e30:	andeq	r7, r1, r4, ror #20
   16e34:	andeq	r7, r1, r4, ror #20
   16e38:	andeq	r7, r1, r4, ror #20
   16e3c:	andeq	r7, r1, r4, ror #20
   16e40:	andeq	r7, r1, r4, ror #20
   16e44:	andeq	r7, r1, r4, ror #20
   16e48:	andeq	r7, r1, r4, ror #20
   16e4c:	andeq	r7, r1, r4, ror #20
   16e50:	andeq	r7, r1, r4, ror #20
   16e54:	andeq	r7, r1, r4, ror #20
   16e58:	andeq	r7, r1, r4, ror #20
   16e5c:	andeq	r7, r1, r4, ror #20
   16e60:	andeq	r7, r1, r4, ror #20
   16e64:	andeq	r7, r1, r4, ror #20
   16e68:	andeq	r7, r1, r4, ror #20
   16e6c:	andeq	r7, r1, r4, ror #20
   16e70:	andeq	r7, r1, r4, ror #20
   16e74:	andeq	r7, r1, r4, ror #20
   16e78:	andeq	r7, r1, r4, ror #20
   16e7c:	andeq	r7, r1, r4, ror #20
   16e80:	andeq	r7, r1, r4, ror #20
   16e84:	andeq	r7, r1, r4, ror #20
   16e88:	andeq	r7, r1, r4, ror #20
   16e8c:	andeq	r7, r1, r4, ror #20
   16e90:	andeq	r7, r1, r4, ror #20
   16e94:	andeq	r7, r1, r4, ror #20
   16e98:	andeq	r7, r1, r4, ror #20
   16e9c:	andeq	r7, r1, r4, ror #20
   16ea0:	andeq	r7, r1, r4, ror #20
   16ea4:	andeq	r7, r1, r4, ror #20
   16ea8:	andeq	r7, r1, r4, ror #20
   16eac:	andeq	r7, r1, r4, ror #20
   16eb0:	andeq	r7, r1, r4, ror #20
   16eb4:	andeq	r7, r1, r4, ror #20
   16eb8:	andeq	r7, r1, r4, ror #20
   16ebc:	andeq	r7, r1, r4, ror #20
   16ec0:	andeq	r7, r1, r4, ror #20
   16ec4:	andeq	r7, r1, r4, ror #20
   16ec8:	andeq	r7, r1, r4, ror #20
   16ecc:	andeq	r7, r1, r4, ror #20
   16ed0:	andeq	r7, r1, r4, ror #20
   16ed4:	andeq	r7, r1, r4, ror #20
   16ed8:	andeq	r7, r1, r4, ror #20
   16edc:	andeq	r7, r1, r4, ror #20
   16ee0:	andeq	r7, r1, r4, ror #20
   16ee4:	andeq	r7, r1, r4, ror #20
   16ee8:	andeq	r7, r1, r4, ror #20
   16eec:	andeq	r7, r1, r4, ror #20
   16ef0:	andeq	r7, r1, r4, ror #20
   16ef4:	andeq	r7, r1, r4, ror #20
   16ef8:	andeq	r7, r1, r4, ror #20
   16efc:	andeq	r7, r1, r4, ror #20
   16f00:	andeq	r7, r1, r4, ror #20
   16f04:	andeq	r7, r1, r4, ror #20
   16f08:	andeq	r7, r1, r4, ror #20
   16f0c:	andeq	r7, r1, r4, ror #20
   16f10:	andeq	r7, r1, r4, ror #20
   16f14:	andeq	r7, r1, r4, ror #20
   16f18:	andeq	r7, r1, r4, ror #20
   16f1c:	andeq	r7, r1, r4, ror #20
   16f20:	andeq	r7, r1, ip, asr r1
   16f24:	andeq	r7, r1, ip, ror #6
   16f28:	andeq	r7, r1, r4, asr #16
   16f2c:	andeq	r7, r1, r4, ror #20
   16f30:	andeq	r7, r1, ip, lsr #16
   16f34:	muleq	r1, ip, r3
   16f38:	andeq	r7, r1, ip, ror #6
   16f3c:	muleq	r1, ip, r3
   16f40:	muleq	r1, ip, r3
   16f44:	muleq	r1, ip, r3
   16f48:	muleq	r1, ip, r3
   16f4c:	muleq	r1, ip, r3
   16f50:	muleq	r1, ip, r3
   16f54:	muleq	r1, ip, r3
   16f58:	muleq	r1, ip, r3
   16f5c:	andeq	r7, r1, r4, lsl r8
   16f60:	muleq	r1, ip, r3
   16f64:	strdeq	r7, [r1], -r8
   16f68:	andeq	r7, r1, r4, lsr r2
   16f6c:	muleq	r1, ip, r3
   16f70:	andeq	r7, r1, r8, lsl r2
   16f74:	andeq	r7, r1, r8, lsl r2
   16f78:	muleq	r1, ip, r3
   16f7c:	muleq	r1, ip, r3
   16f80:	muleq	r1, ip, r3
   16f84:	muleq	r1, ip, r3
   16f88:	muleq	r1, ip, r3
   16f8c:	strdeq	r7, [r1], -ip
   16f90:	strdeq	r7, [r1], -r4
   16f94:	ldrdeq	r7, [r1], -r0
   16f98:	andeq	r7, r1, r0, asr #9
   16f9c:			; <UNDEFINED> instruction: 0x000174b0
   16fa0:	andeq	r7, r1, r0, lsr #9
   16fa4:	muleq	r1, r4, r4
   16fa8:	andeq	r7, r1, r8, lsl #9
   16fac:	andeq	r7, r1, ip, ror r4
   16fb0:	andeq	r7, r1, r0, asr #8
   16fb4:	andeq	r7, r1, r4, lsr r4
   16fb8:	andeq	r7, r1, r8, lsr r1
   16fbc:	andeq	r7, r1, r8, lsr #8
   16fc0:	andeq	r7, r1, r0, ror r4
   16fc4:	andeq	r7, r1, r8, ror #8
   16fc8:	andeq	r7, r1, ip, asr r4
   16fcc:	andeq	r7, r1, ip, asr #8
   16fd0:	andeq	r7, r1, r8, ror #15
   16fd4:	ldrdeq	r7, [r1], -r8
   16fd8:	andeq	r7, r1, r8, asr #15
   16fdc:			; <UNDEFINED> instruction: 0x000177b8
   16fe0:	andeq	r7, r1, r8, lsr #15
   16fe4:	andeq	r6, r1, r8, asr #16
   16fe8:	muleq	r1, r0, r7
   16fec:	andeq	r7, r1, r4, lsl #15
   16ff0:	andeq	r7, r1, r8, ror r7
   16ff4:	andeq	r7, r1, ip, asr r7
   16ff8:	andeq	r7, r1, r8, asr #14
   16ffc:	andeq	r7, r1, r8, lsl r7
   17000:	andeq	r7, r1, r8, ror #13
   17004:	ldrdeq	r7, [r1], -r4
   17008:	andeq	r7, r1, r8, lsr #10
   1700c:	andeq	r7, r1, r4, lsl r5
   17010:	andeq	r7, r1, r4, asr sl
   17014:	andeq	r7, r1, r4, asr #20
   17018:	andeq	r7, r1, r8, lsr sl
   1701c:	andeq	r7, r1, r4, lsl #20
   17020:	strdeq	r7, [r1], -r8
   17024:	andeq	r7, r1, ip, ror #19
   17028:	andeq	r7, r1, r0, ror #19
   1702c:	ldrdeq	r7, [r1], -r4
   17030:	andeq	r7, r1, r8, asr #19
   17034:			; <UNDEFINED> instruction: 0x000179b8
   17038:	andeq	r7, r1, r8, lsr #19
   1703c:	muleq	r1, r4, r9
   17040:	andeq	r7, r1, ip, ror #18
   17044:	andeq	r7, r1, r0, ror #18
   17048:	andeq	r7, r1, r4, asr r9
   1704c:	andeq	r7, r1, r8, asr #18
   17050:	andeq	r7, r1, ip, lsr #2
   17054:	strdeq	r7, [r1], -r0
   17058:	andeq	r7, r1, r0, asr r1
   1705c:	andeq	r7, r1, r4, asr #2
   17060:	andeq	r7, r1, r8, lsr #17
   17064:	muleq	r1, ip, r8
   17068:	andeq	r7, r1, ip, lsl #17
   1706c:	andeq	r7, r1, r4, ror #16
   17070:	andeq	r7, r1, ip, lsr #18
   17074:	andeq	r7, r1, r4, lsl r9
   17078:	strdeq	r7, [r1], -ip
   1707c:	strdeq	r7, [r1], -r0
   17080:	andeq	r7, r1, r4, ror #17
   17084:	ldrdeq	r7, [r1], -r8
   17088:	andeq	r7, r1, ip, asr #17
   1708c:			; <UNDEFINED> instruction: 0x000178b4
   17090:	strdeq	r7, [r1], -r4
   17094:	andeq	r7, r1, r0, lsr #2
   17098:	andeq	r7, r1, ip, lsl #4
   1709c:	andeq	r6, r1, r8, asr #16
   170a0:	andeq	r7, r1, r0, lsl #4
   170a4:	andeq	r7, r1, ip, lsl #5
   170a8:	andeq	r7, r1, r0, lsl #5
   170ac:	andeq	r7, r1, r4, lsl r1
   170b0:	andeq	r7, r1, ip, lsl #2
   170b4:	andeq	r7, r1, r0, ror #6
   170b8:	andeq	r7, r1, r4, asr r3
   170bc:	andeq	r7, r1, r8, asr #6
   170c0:	andeq	r7, r1, r0, lsl r3
   170c4:	andeq	r7, r1, ip, asr #5
   170c8:			; <UNDEFINED> instruction: 0x000172b0
   170cc:	andeq	r7, r1, r4, lsr #5
   170d0:	muleq	r1, r8, r2
   170d4:	andeq	r7, r1, r8, ror #7
   170d8:	andeq	r7, r1, r8, asr #7
   170dc:			; <UNDEFINED> instruction: 0x000173bc
   170e0:			; <UNDEFINED> instruction: 0x000173b0
   170e4:	andeq	r7, r1, ip, lsl r4
   170e8:	andeq	r7, r1, ip, lsl #8
   170ec:	muleq	r1, ip, r7
   170f0:	mov	r3, #1
   170f4:	str	r3, [sp, #28]
   170f8:	str	r3, [r7, #80]	; 0x50
   170fc:	ldr	r3, [r7, #76]	; 0x4c
   17100:	add	r3, r3, #1
   17104:	str	r3, [r7, #76]	; 0x4c
   17108:	b	16848 <ftello64@plt+0x308>
   1710c:	mov	r3, #1
   17110:	str	r3, [r7, #72]	; 0x48
   17114:	mov	r3, #1
   17118:	str	r3, [sp, #216]	; 0xd8
   1711c:	b	16848 <ftello64@plt+0x308>
   17120:	mov	r3, #0
   17124:	str	r3, [sp, #76]	; 0x4c
   17128:	b	16848 <ftello64@plt+0x308>
   1712c:	mov	r3, #1
   17130:	str	r3, [sp, #28]
   17134:	b	170fc <ftello64@plt+0xbbc>
   17138:	mov	r3, #0
   1713c:	str	r3, [sp, #16]
   17140:	b	16848 <ftello64@plt+0x308>
   17144:	mov	r3, #1
   17148:	str	r3, [sp, #220]	; 0xdc
   1714c:	b	16848 <ftello64@plt+0x308>
   17150:	mov	r3, #1
   17154:	str	r3, [r7, #84]	; 0x54
   17158:	b	16848 <ftello64@plt+0x308>
   1715c:	mov	r3, #1
   17160:	str	r3, [r7, #12]
   17164:	mov	r3, #0
   17168:	str	r3, [sp, #24]
   1716c:	b	16848 <ftello64@plt+0x308>
   17170:	ldr	r3, [r7, #4]
   17174:	mov	r0, #19
   17178:	add	r3, r3, #1
   1717c:	mov	r1, r3
   17180:	str	r3, [r7, #4]
   17184:	bl	16288 <gcry_control@plt>
   17188:	b	16848 <ftello64@plt+0x308>
   1718c:	ldr	r3, [r7, #132]	; 0x84
   17190:	cmp	r3, #0
   17194:	beq	17c88 <ftello64@plt+0x1748>
   17198:	ldr	r1, [sp, #164]	; 0xa4
   1719c:	add	r0, sp, #100	; 0x64
   171a0:	bl	4408c <ftello64@plt+0x2db4c>
   171a4:	b	16848 <ftello64@plt+0x308>
   171a8:	ldr	r1, [sp, #164]	; 0xa4
   171ac:	add	r0, sp, #96	; 0x60
   171b0:	bl	4408c <ftello64@plt+0x2db4c>
   171b4:	b	16848 <ftello64@plt+0x308>
   171b8:	mov	r3, #1
   171bc:	str	r3, [r7, #8]
   171c0:	b	16848 <ftello64@plt+0x308>
   171c4:	ldr	r3, [sp, #164]	; 0xa4
   171c8:	str	r3, [r7, #68]	; 0x44
   171cc:	b	16848 <ftello64@plt+0x308>
   171d0:	mov	r3, #1
   171d4:	str	r3, [r7, #24]
   171d8:	b	16848 <ftello64@plt+0x308>
   171dc:	mov	r1, #101	; 0x65
   171e0:	add	r0, sp, #112	; 0x70
   171e4:	bl	19d38 <ftello64@plt+0x37f8>
   171e8:	mov	r3, #1
   171ec:	str	r3, [sp, #48]	; 0x30
   171f0:	b	16848 <ftello64@plt+0x308>
   171f4:	mov	r0, #27
   171f8:	bl	16288 <gcry_control@plt>
   171fc:	b	16848 <ftello64@plt+0x308>
   17200:	mov	r3, #1
   17204:	str	r3, [r7, #28]
   17208:	b	16848 <ftello64@plt+0x308>
   1720c:	mov	r3, #1
   17210:	str	r3, [sp, #20]
   17214:	b	16848 <ftello64@plt+0x308>
   17218:	mov	r3, #1
   1721c:	mov	fp, r3
   17220:	add	r0, sp, #112	; 0x70
   17224:	str	r3, [sp, #12]
   17228:	bl	19d38 <ftello64@plt+0x37f8>
   1722c:	str	fp, [sp, #20]
   17230:	b	16848 <ftello64@plt+0x308>
   17234:	mov	r3, #1
   17238:	ldr	r1, [pc, #808]	; 17568 <ftello64@plt+0x1028>
   1723c:	add	r0, sp, #112	; 0x70
   17240:	mov	fp, r3
   17244:	str	r3, [sp, #12]
   17248:	str	r3, [r7, #12]
   1724c:	bl	19d38 <ftello64@plt+0x37f8>
   17250:	cmp	r5, #0
   17254:	beq	17a78 <ftello64@plt+0x1538>
   17258:	mov	r0, r5
   1725c:	bl	16000 <fclose@plt>
   17260:	mov	r9, fp
   17264:	str	r4, [r7, #32]
   17268:	mov	r4, #0
   1726c:	cmp	r9, #0
   17270:	mov	r5, #0
   17274:	beq	16838 <ftello64@plt+0x2f8>
   17278:	mov	fp, r9
   1727c:	b	17250 <ftello64@plt+0xd10>
   17280:	ldr	r0, [sp, #164]	; 0xa4
   17284:	bl	4c46c <ftello64@plt+0x35f2c>
   17288:	b	16848 <ftello64@plt+0x308>
   1728c:	mov	r3, #0
   17290:	str	r3, [r7, #12]
   17294:	b	16848 <ftello64@plt+0x308>
   17298:	ldr	r0, [sp, #164]	; 0xa4
   1729c:	bl	48868 <ftello64@plt+0x32328>
   172a0:	b	16848 <ftello64@plt+0x308>
   172a4:	mov	r3, #1
   172a8:	str	r3, [r7, #128]	; 0x80
   172ac:	b	16848 <ftello64@plt+0x308>
   172b0:	ldr	r1, [sp, #164]	; 0xa4
   172b4:	add	r0, sp, #96	; 0x60
   172b8:	bl	4408c <ftello64@plt+0x2db4c>
   172bc:	mov	r3, #1
   172c0:	str	r0, [sp, #92]	; 0x5c
   172c4:	str	r3, [r0, #4]
   172c8:	b	16848 <ftello64@plt+0x308>
   172cc:	mov	r1, r4
   172d0:	ldr	r2, [sp, #108]	; 0x6c
   172d4:	ldr	r0, [sp, #164]	; 0xa4
   172d8:	bl	19a90 <ftello64@plt+0x3550>
   172dc:	subs	r1, r0, #0
   172e0:	beq	17c40 <ftello64@plt+0x1700>
   172e4:	ldr	r2, [r7, #196]	; 0xc4
   172e8:	cmp	r2, #0
   172ec:	ldreq	r2, [pc, #656]	; 17584 <ftello64@plt+0x1044>
   172f0:	bne	172fc <ftello64@plt+0xdbc>
   172f4:	b	17308 <ftello64@plt+0xdc8>
   172f8:	mov	r2, r3
   172fc:	ldr	r3, [r2]
   17300:	cmp	r3, #0
   17304:	bne	172f8 <ftello64@plt+0xdb8>
   17308:	str	r1, [r2]
   1730c:	b	16848 <ftello64@plt+0x308>
   17310:	ldr	fp, [sp, #164]	; 0xa4
   17314:	mov	r0, fp
   17318:	bl	1a0d0 <ftello64@plt+0x3b90>
   1731c:	cmn	r0, #1
   17320:	ldrne	r3, [pc, #700]	; 175e4 <ftello64@plt+0x10a4>
   17324:	strne	r0, [r3, #24]
   17328:	bne	16848 <ftello64@plt+0x308>
   1732c:	mov	r2, #5
   17330:	ldr	r1, [pc, #592]	; 17588 <ftello64@plt+0x1048>
   17334:	mov	r0, #0
   17338:	bl	15718 <dcgettext@plt>
   1733c:	mov	r1, fp
   17340:	bl	487a0 <ftello64@plt+0x32260>
   17344:	b	16848 <ftello64@plt+0x308>
   17348:	mov	r3, #1
   1734c:	str	r3, [r7, #144]	; 0x90
   17350:	b	16848 <ftello64@plt+0x308>
   17354:	mov	r3, #1
   17358:	str	r3, [sp, #232]	; 0xe8
   1735c:	b	16848 <ftello64@plt+0x308>
   17360:	mov	r3, #1
   17364:	str	r3, [sp, #228]	; 0xe4
   17368:	b	16848 <ftello64@plt+0x308>
   1736c:	add	r0, sp, #112	; 0x70
   17370:	bl	19d38 <ftello64@plt+0x37f8>
   17374:	b	16848 <ftello64@plt+0x308>
   17378:	mov	r1, #115	; 0x73
   1737c:	add	r0, sp, #112	; 0x70
   17380:	bl	19d38 <ftello64@plt+0x37f8>
   17384:	mov	r3, #1
   17388:	str	r3, [sp, #64]	; 0x40
   1738c:	b	16848 <ftello64@plt+0x308>
   17390:	mov	r3, #1
   17394:	str	r3, [sp, #252]	; 0xfc
   17398:	b	16848 <ftello64@plt+0x308>
   1739c:	add	r0, sp, #112	; 0x70
   173a0:	bl	19d38 <ftello64@plt+0x37f8>
   173a4:	mov	r3, #1
   173a8:	str	r3, [sp, #12]
   173ac:	b	16848 <ftello64@plt+0x308>
   173b0:	mov	r3, #0
   173b4:	str	r3, [sp, #68]	; 0x44
   173b8:	b	16848 <ftello64@plt+0x308>
   173bc:	mov	r3, #1
   173c0:	str	r3, [r7, #152]	; 0x98
   173c4:	b	16848 <ftello64@plt+0x308>
   173c8:	ldr	r0, [sp, #164]	; 0xa4
   173cc:	bl	15ac0 <gcry_pk_map_name@plt>
   173d0:	mov	r2, #4
   173d4:	add	r1, sp, #124	; 0x7c
   173d8:	str	r0, [sp, #124]	; 0x7c
   173dc:	mov	r0, #12
   173e0:	bl	15d18 <gcry_pk_ctl@plt>
   173e4:	b	16848 <ftello64@plt+0x308>
   173e8:	ldr	r0, [sp, #164]	; 0xa4
   173ec:	bl	15e14 <gcry_cipher_map_name@plt>
   173f0:	mov	r3, #4
   173f4:	add	r2, sp, #124	; 0x7c
   173f8:	mov	r1, #12
   173fc:	str	r0, [sp, #124]	; 0x7c
   17400:	mov	r0, #0
   17404:	bl	15a48 <gcry_cipher_ctl@plt>
   17408:	b	16848 <ftello64@plt+0x308>
   1740c:	ldr	r1, [sp, #164]	; 0xa4
   17410:	ldr	r0, [pc, #372]	; 1758c <ftello64@plt+0x104c>
   17414:	bl	4408c <ftello64@plt+0x2db4c>
   17418:	b	16848 <ftello64@plt+0x308>
   1741c:	mov	r3, #1
   17420:	str	r3, [sp, #72]	; 0x48
   17424:	b	16848 <ftello64@plt+0x308>
   17428:	ldr	r3, [sp, #164]	; 0xa4
   1742c:	str	r3, [sp, #36]	; 0x24
   17430:	b	16848 <ftello64@plt+0x308>
   17434:	ldr	r3, [sp, #164]	; 0xa4
   17438:	str	r3, [sp, #16]
   1743c:	b	16848 <ftello64@plt+0x308>
   17440:	mov	r3, #1
   17444:	str	r3, [r7, #184]	; 0xb8
   17448:	b	16848 <ftello64@plt+0x308>
   1744c:	ldr	r1, [sp, #164]	; 0xa4
   17450:	ldr	r0, [pc, #312]	; 17590 <ftello64@plt+0x1050>
   17454:	bl	19924 <ftello64@plt+0x33e4>
   17458:	b	16848 <ftello64@plt+0x308>
   1745c:	ldr	r3, [sp, #164]	; 0xa4
   17460:	str	r3, [r7, #36]	; 0x24
   17464:	b	16848 <ftello64@plt+0x308>
   17468:	bl	4b6dc <ftello64@plt+0x3519c>
   1746c:	b	16848 <ftello64@plt+0x308>
   17470:	ldr	r3, [sp, #164]	; 0xa4
   17474:	str	r3, [sp, #32]
   17478:	b	16848 <ftello64@plt+0x308>
   1747c:	mov	r3, #1
   17480:	str	r3, [r7, #180]	; 0xb4
   17484:	b	16848 <ftello64@plt+0x308>
   17488:	bl	4b67c <ftello64@plt+0x3513c>
   1748c:	str	r0, [sp, #44]	; 0x2c
   17490:	b	16848 <ftello64@plt+0x308>
   17494:	ldr	r3, [sp, #164]	; 0xa4
   17498:	str	r3, [sp, #56]	; 0x38
   1749c:	b	16848 <ftello64@plt+0x308>
   174a0:	ldr	r2, [pc, #316]	; 175e4 <ftello64@plt+0x10a4>
   174a4:	mov	r3, #0
   174a8:	str	r3, [r2, #28]
   174ac:	b	16848 <ftello64@plt+0x308>
   174b0:	ldr	r2, [pc, #300]	; 175e4 <ftello64@plt+0x10a4>
   174b4:	mvn	r3, #0
   174b8:	str	r3, [r2, #28]
   174bc:	b	16848 <ftello64@plt+0x308>
   174c0:	ldr	r2, [pc, #284]	; 175e4 <ftello64@plt+0x10a4>
   174c4:	ldr	r3, [sp, #164]	; 0xa4
   174c8:	str	r3, [r2, #32]
   174cc:	b	16848 <ftello64@plt+0x308>
   174d0:	ldr	r2, [pc, #480]	; 176b8 <ftello64@plt+0x1178>
   174d4:	ldr	r1, [pc, #184]	; 17594 <ftello64@plt+0x1054>
   174d8:	ldr	r0, [sp, #164]	; 0xa4
   174dc:	bl	50420 <ftello64@plt+0x39ee0>
   174e0:	cmp	r0, #0
   174e4:	movne	r2, #2
   174e8:	mvnne	r3, #11
   174ec:	strdne	r2, [sp, #152]	; 0x98
   174f0:	b	16848 <ftello64@plt+0x308>
   174f4:	cmp	r5, #0
   174f8:	bne	16848 <ftello64@plt+0x308>
   174fc:	mov	r0, r4
   17500:	bl	156a0 <gcry_free@plt>
   17504:	ldr	r0, [sp, #164]	; 0xa4
   17508:	bl	15fc4 <gcry_xstrdup@plt>
   1750c:	mov	r4, r0
   17510:	b	167e4 <ftello64@plt+0x2a4>
   17514:	mov	r3, #0
   17518:	str	r3, [sp, #236]	; 0xec
   1751c:	str	r3, [sp, #240]	; 0xf0
   17520:	str	r3, [sp, #244]	; 0xf4
   17524:	b	16848 <ftello64@plt+0x308>
   17528:	mov	r3, #0
   1752c:	mov	r2, #1
   17530:	str	r3, [sp, #236]	; 0xec
   17534:	str	r3, [sp, #240]	; 0xf0
   17538:	str	r2, [sp, #244]	; 0xf4
   1753c:	b	16848 <ftello64@plt+0x308>
   17540:	andeq	pc, r7, r8, lsl #15
   17544:	strdeq	ip, [r6], -ip	; <UNPREDICTABLE>
   17548:	ldrdeq	r9, [r1], -r4
   1754c:	andeq	pc, r5, r0, asr #24
   17550:	andeq	r0, r8, r0, lsr #30
   17554:	andeq	r9, r1, r8, ror r4
   17558:	andeq	r0, r8, r0, lsl r0
   1755c:	andeq	r0, r0, r1, lsl r2
   17560:	andeq	r0, r0, r6, asr r2
   17564:	muleq	r5, ip, ip
   17568:	andeq	r0, r0, r6, lsl #4
   1756c:	andeq	r5, r1, r0, lsr #13
   17570:	strdeq	r5, [r1], -r4
   17574:	andeq	r5, r1, r4, ror #6
   17578:	andeq	pc, r5, ip, lsr #25
   1757c:	andeq	r6, r6, r4, ror sp
   17580:	strdeq	pc, [r5], -r8
   17584:	andeq	r0, r8, r4, ror #31
   17588:	andeq	pc, r5, r4, ror sp	; <UNPREDICTABLE>
   1758c:	andeq	r0, r8, r8, ror #31
   17590:	andeq	pc, r5, r0, asr sp	; <UNPREDICTABLE>
   17594:	muleq	r8, r0, sl
   17598:	andeq	pc, r5, r0, lsr sp	; <UNPREDICTABLE>
   1759c:	andeq	pc, r5, r4, lsl sp	; <UNPREDICTABLE>
   175a0:	andeq	pc, r5, r8, ror #26
   175a4:	andeq	pc, r5, r0, ror #26
   175a8:	andeq	pc, r5, r8, asr sp	; <UNPREDICTABLE>
   175ac:	strdeq	r0, [r0], -r6
   175b0:	andeq	pc, r5, r8, ror r9	; <UNPREDICTABLE>
   175b4:	andeq	r0, r8, r8
   175b8:	andeq	r0, r0, r3, lsl #4
   175bc:	andeq	pc, r5, r4, lsr #28
   175c0:			; <UNDEFINED> instruction: 0x0005fcbc
   175c4:	andeq	pc, r5, r8, asr #24
   175c8:	andeq	pc, r5, r0, asr #24
   175cc:	strdeq	pc, [r5], -r8
   175d0:	muleq	r5, r4, sp
   175d4:	andeq	pc, r5, r0, lsr #25
   175d8:	movweq	r0, #1
   175dc:			; <UNDEFINED> instruction: 0x0005fdb0
   175e0:	andeq	pc, r5, ip, asr #28
   175e4:	andeq	r0, r8, r4, ror sl
   175e8:	andeq	r9, r1, r8, ror r4
   175ec:	andeq	pc, r5, r8, lsr #29
   175f0:			; <UNDEFINED> instruction: 0x0005feb0
   175f4:	andeq	r0, r6, r4, asr #32
   175f8:	strdeq	r0, [r0], -r7
   175fc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   17600:	andeq	r0, r0, r7, lsl #4
   17604:	andeq	r0, r6, r0, ror #9
   17608:	andeq	pc, r5, ip, ror #24
   1760c:	andeq	r0, r0, r5, lsl #4
   17610:	andeq	r0, r6, r0, asr #10
   17614:	strdeq	r0, [r0], -r5
   17618:	strdeq	r0, [r6], -r4
   1761c:	strdeq	r0, [r0], -fp
   17620:	andeq	r0, r6, r8, ror #8
   17624:	ldrdeq	r0, [r6], -ip
   17628:	andeq	r0, r6, r8, lsl #8
   1762c:	andeq	r0, r0, fp, lsl #4
   17630:	strdeq	ip, [r6], -ip	; <UNPREDICTABLE>
   17634:	andeq	r0, r6, ip, ror r1
   17638:	andeq	r0, r6, r4, lsl #3
   1763c:	muleq	r6, r8, r1
   17640:	andeq	r0, r6, r8, lsr #3
   17644:			; <UNDEFINED> instruction: 0x000601b4
   17648:	andeq	r0, r6, ip, asr #3
   1764c:	ldrdeq	r0, [r6], -ip
   17650:	strdeq	r0, [r6], -r8
   17654:	andeq	r0, r6, r0, lsl r2
   17658:	andeq	r0, r6, r8, lsr r2
   1765c:	andeq	r0, r6, ip, asr #4
   17660:	andeq	r0, r6, r4, ror #4
   17664:	andeq	r0, r6, r0, lsl #5
   17668:	andeq	r0, r6, r0, lsr #5
   1766c:			; <UNDEFINED> instruction: 0x000602b8
   17670:	ldrdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   17674:	andeq	r0, r6, r4, ror #5
   17678:	strdeq	r0, [r6], -r8
   1767c:	andeq	r0, r6, ip, lsl #6
   17680:	andeq	r0, r6, ip, lsl r3
   17684:	andeq	r0, r6, r8, lsr #6
   17688:	andeq	r0, r6, r8, asr #6
   1768c:	andeq	r0, r6, r0, asr r3
   17690:	andeq	r0, r0, sp, lsl #4
   17694:	andeq	r0, r6, ip, lsr #11
   17698:	andeq	r0, r0, sl, lsl #4
   1769c:	strdeq	pc, [r5], -r8
   176a0:	strdeq	ip, [r6], -r4
   176a4:	muleq	r5, ip, ip
   176a8:	andeq	pc, r5, r4, asr #29
   176ac:	andeq	pc, r5, r4, ror #29
   176b0:	andeq	pc, r5, ip, ror #29
   176b4:	muleq	r5, r8, lr
   176b8:	andeq	r0, r8, r0, ror #17
   176bc:	andeq	r0, r8, r0, lsr #30
   176c0:	andeq	pc, r5, r4, asr lr	; <UNPREDICTABLE>
   176c4:	andeq	pc, r5, ip, asr #29
   176c8:	andeq	pc, r5, ip, lsr ip	; <UNPREDICTABLE>
   176cc:	andeq	r0, r6, r0, lsr #10
   176d0:			; <UNDEFINED> instruction: 0x000604bc
   176d4:	mov	r3, #0
   176d8:	mov	r2, #1
   176dc:	str	r3, [sp, #236]	; 0xec
   176e0:	strd	r2, [sp, #240]	; 0xf0
   176e4:	b	16848 <ftello64@plt+0x308>
   176e8:	ldr	r0, [sp, #164]	; 0xa4
   176ec:	bl	5ac88 <ftello64@plt+0x44748>
   176f0:	cmn	r0, #1
   176f4:	str	r0, [r7, #92]	; 0x5c
   176f8:	bne	16848 <ftello64@plt+0x308>
   176fc:	mov	r2, #5
   17700:	ldr	r1, [pc, #-368]	; 17598 <ftello64@plt+0x1058>
   17704:	mov	r0, #0
   17708:	bl	15718 <dcgettext@plt>
   1770c:	ldr	r1, [sp, #164]	; 0xa4
   17710:	bl	487a0 <ftello64@plt+0x32260>
   17714:	b	16848 <ftello64@plt+0x308>
   17718:	ldr	r0, [sp, #164]	; 0xa4
   1771c:	bl	5abd8 <ftello64@plt+0x44698>
   17720:	cmn	r0, #1
   17724:	str	r0, [r7, #88]	; 0x58
   17728:	bne	16848 <ftello64@plt+0x308>
   1772c:	mov	r2, #5
   17730:	ldr	r1, [pc, #-412]	; 1759c <ftello64@plt+0x105c>
   17734:	mov	r0, #0
   17738:	bl	15718 <dcgettext@plt>
   1773c:	ldr	r1, [sp, #164]	; 0xa4
   17740:	bl	487a0 <ftello64@plt+0x32260>
   17744:	b	16848 <ftello64@plt+0x308>
   17748:	mov	r1, #0
   1774c:	ldr	r0, [sp, #164]	; 0xa4
   17750:	bl	4b82c <ftello64@plt+0x352ec>
   17754:	str	r0, [sp, #60]	; 0x3c
   17758:	b	16848 <ftello64@plt+0x308>
   1775c:	ldr	r0, [sp, #164]	; 0xa4
   17760:	bl	4d874 <ftello64@plt+0x37334>
   17764:	cmn	r0, #1
   17768:	beq	17c74 <ftello64@plt+0x1734>
   1776c:	mov	r1, #0
   17770:	bl	4d4dc <ftello64@plt+0x36f9c>
   17774:	b	16848 <ftello64@plt+0x308>
   17778:	ldr	r3, [sp, #164]	; 0xa4
   1777c:	str	r3, [r7, #64]	; 0x40
   17780:	b	16848 <ftello64@plt+0x308>
   17784:	mov	r3, #1
   17788:	str	r3, [r7, #60]	; 0x3c
   1778c:	b	16848 <ftello64@plt+0x308>
   17790:	ldr	r3, [sp, #164]	; 0xa4
   17794:	str	r3, [r7, #56]	; 0x38
   17798:	b	16848 <ftello64@plt+0x308>
   1779c:	mov	r3, #0
   177a0:	str	r3, [r7, #52]	; 0x34
   177a4:	b	16848 <ftello64@plt+0x308>
   177a8:	ldr	r1, [sp, #164]	; 0xa4
   177ac:	ldr	r0, [pc, #-532]	; 175a0 <ftello64@plt+0x1060>
   177b0:	bl	19924 <ftello64@plt+0x33e4>
   177b4:	b	16848 <ftello64@plt+0x308>
   177b8:	ldr	r0, [sp, #164]	; 0xa4
   177bc:	bl	15fc4 <gcry_xstrdup@plt>
   177c0:	str	r0, [r7, #48]	; 0x30
   177c4:	b	16848 <ftello64@plt+0x308>
   177c8:	ldr	r0, [sp, #164]	; 0xa4
   177cc:	bl	15fc4 <gcry_xstrdup@plt>
   177d0:	str	r0, [r7, #44]	; 0x2c
   177d4:	b	16848 <ftello64@plt+0x308>
   177d8:	ldr	r1, [sp, #164]	; 0xa4
   177dc:	ldr	r0, [pc, #-576]	; 175a4 <ftello64@plt+0x1064>
   177e0:	bl	19924 <ftello64@plt+0x33e4>
   177e4:	b	16848 <ftello64@plt+0x308>
   177e8:	ldr	r1, [sp, #164]	; 0xa4
   177ec:	ldr	r0, [pc, #-588]	; 175a8 <ftello64@plt+0x1068>
   177f0:	bl	19924 <ftello64@plt+0x33e4>
   177f4:	b	16848 <ftello64@plt+0x308>
   177f8:	mov	r3, #1
   177fc:	ldr	r1, [pc, #-504]	; 1760c <ftello64@plt+0x10cc>
   17800:	add	r0, sp, #112	; 0x70
   17804:	str	r3, [r7, #12]
   17808:	str	r3, [sp, #12]
   1780c:	bl	19d38 <ftello64@plt+0x37f8>
   17810:	b	16848 <ftello64@plt+0x308>
   17814:	mov	r3, #1
   17818:	ldr	r1, [pc, #-616]	; 175b8 <ftello64@plt+0x1078>
   1781c:	add	r0, sp, #112	; 0x70
   17820:	str	r3, [r7, #12]
   17824:	bl	19d38 <ftello64@plt+0x37f8>
   17828:	b	16848 <ftello64@plt+0x308>
   1782c:	mov	r1, #504	; 0x1f8
   17830:	add	r0, sp, #112	; 0x70
   17834:	bl	19d38 <ftello64@plt+0x37f8>
   17838:	mov	r3, #1
   1783c:	str	r3, [sp, #12]
   17840:	b	16848 <ftello64@plt+0x308>
   17844:	mov	r3, #1
   17848:	mov	fp, r3
   1784c:	ldr	r1, [pc, #-680]	; 175ac <ftello64@plt+0x106c>
   17850:	add	r0, sp, #112	; 0x70
   17854:	str	r3, [sp, #12]
   17858:	bl	19d38 <ftello64@plt+0x37f8>
   1785c:	str	fp, [sp, #24]
   17860:	b	16848 <ftello64@plt+0x308>
   17864:	ldr	r3, [sp, #164]	; 0xa4
   17868:	ldrb	r3, [r3]
   1786c:	cmp	r3, #0
   17870:	beq	16848 <ftello64@plt+0x308>
   17874:	ldr	r0, [r7, #132]	; 0x84
   17878:	bl	156a0 <gcry_free@plt>
   1787c:	ldr	r0, [sp, #164]	; 0xa4
   17880:	bl	15fc4 <gcry_xstrdup@plt>
   17884:	str	r0, [r7, #132]	; 0x84
   17888:	b	16848 <ftello64@plt+0x308>
   1788c:	ldr	r1, [sp, #164]	; 0xa4
   17890:	add	r0, sp, #104	; 0x68
   17894:	bl	441cc <ftello64@plt+0x2dc8c>
   17898:	b	16848 <ftello64@plt+0x308>
   1789c:	mov	r3, #1
   178a0:	str	r3, [r7, #20]
   178a4:	b	16848 <ftello64@plt+0x308>
   178a8:	mov	r3, #1
   178ac:	str	r3, [r7, #16]
   178b0:	b	16848 <ftello64@plt+0x308>
   178b4:	mov	r3, #0
   178b8:	mov	r1, r3
   178bc:	mov	r0, #19
   178c0:	str	r3, [r7, #4]
   178c4:	bl	16288 <gcry_control@plt>
   178c8:	b	16848 <ftello64@plt+0x308>
   178cc:	ldr	r3, [sp, #164]	; 0xa4
   178d0:	str	r3, [sp, #40]	; 0x28
   178d4:	b	16848 <ftello64@plt+0x308>
   178d8:	ldr	r3, [sp, #164]	; 0xa4
   178dc:	str	r3, [sp, #52]	; 0x34
   178e0:	b	16848 <ftello64@plt+0x308>
   178e4:	ldr	r3, [sp, #164]	; 0xa4
   178e8:	str	r3, [r7, #108]	; 0x6c
   178ec:	b	16848 <ftello64@plt+0x308>
   178f0:	ldr	r3, [sp, #164]	; 0xa4
   178f4:	str	r3, [sp, #200]	; 0xc8
   178f8:	b	16848 <ftello64@plt+0x308>
   178fc:	ldr	r0, [r7, #120]	; 0x78
   17900:	bl	156a0 <gcry_free@plt>
   17904:	mov	r3, #0
   17908:	str	r3, [r7, #120]	; 0x78
   1790c:	str	r3, [r7, #124]	; 0x7c
   17910:	b	16848 <ftello64@plt+0x308>
   17914:	ldr	r0, [r7, #120]	; 0x78
   17918:	bl	156a0 <gcry_free@plt>
   1791c:	mov	r2, #0
   17920:	mov	r3, #1
   17924:	strd	r2, [r7, #120]	; 0x78
   17928:	b	16848 <ftello64@plt+0x308>
   1792c:	ldr	r0, [sp, #164]	; 0xa4
   17930:	ldrb	r3, [r0]
   17934:	cmp	r3, #0
   17938:	beq	16848 <ftello64@plt+0x308>
   1793c:	bl	15fc4 <gcry_xstrdup@plt>
   17940:	str	r0, [r7, #120]	; 0x78
   17944:	b	16848 <ftello64@plt+0x308>
   17948:	mov	r3, #1
   1794c:	str	r3, [r7, #188]	; 0xbc
   17950:	b	16848 <ftello64@plt+0x308>
   17954:	mov	r3, #0
   17958:	str	r3, [r7, #176]	; 0xb0
   1795c:	b	16848 <ftello64@plt+0x308>
   17960:	mov	r3, #1
   17964:	str	r3, [r7, #176]	; 0xb0
   17968:	b	16848 <ftello64@plt+0x308>
   1796c:	ldr	r0, [r7, #172]	; 0xac
   17970:	bl	156a0 <gcry_free@plt>
   17974:	ldr	r0, [sp, #164]	; 0xa4
   17978:	ldrb	r3, [r0]
   1797c:	cmp	r3, #0
   17980:	streq	r3, [r7, #172]	; 0xac
   17984:	beq	16848 <ftello64@plt+0x308>
   17988:	bl	15fc4 <gcry_xstrdup@plt>
   1798c:	str	r0, [r7, #172]	; 0xac
   17990:	b	16848 <ftello64@plt+0x308>
   17994:	ldr	r2, [pc, #-1000]	; 175b4 <ftello64@plt+0x1074>
   17998:	ldr	r3, [sp, #164]	; 0xa4
   1799c:	str	r3, [r2, #4]
   179a0:	str	r3, [sp, #260]	; 0x104
   179a4:	b	16848 <ftello64@plt+0x308>
   179a8:	mov	r3, #1
   179ac:	str	r3, [r7, #168]	; 0xa8
   179b0:	str	r3, [sp, #264]	; 0x108
   179b4:	b	16848 <ftello64@plt+0x308>
   179b8:	mov	r3, #0
   179bc:	str	r3, [r7, #168]	; 0xa8
   179c0:	str	r3, [sp, #264]	; 0x108
   179c4:	b	16848 <ftello64@plt+0x308>
   179c8:	mov	r3, #1
   179cc:	str	r3, [r7, #164]	; 0xa4
   179d0:	b	16848 <ftello64@plt+0x308>
   179d4:	mov	r3, #0
   179d8:	str	r3, [r7, #160]	; 0xa0
   179dc:	b	16848 <ftello64@plt+0x308>
   179e0:	mov	r3, #1
   179e4:	str	r3, [r7, #160]	; 0xa0
   179e8:	b	16848 <ftello64@plt+0x308>
   179ec:	mov	r3, #0
   179f0:	str	r3, [r7, #156]	; 0x9c
   179f4:	b	16848 <ftello64@plt+0x308>
   179f8:	mov	r3, #1
   179fc:	str	r3, [r7, #156]	; 0x9c
   17a00:	b	16848 <ftello64@plt+0x308>
   17a04:	ldr	r3, [pc, #-1116]	; 175b0 <ftello64@plt+0x1070>
   17a08:	add	ip, sp, #276	; 0x114
   17a0c:	ldm	r3, {r0, r1, r2, r3}
   17a10:	stm	ip, {r0, r1, r2, r3}
   17a14:	mov	r1, ip
   17a18:	ldr	r3, [r7, #8]
   17a1c:	mov	r2, #2
   17a20:	ldr	r0, [sp, #164]	; 0xa4
   17a24:	bl	5cca4 <ftello64@plt+0x46764>
   17a28:	subs	fp, r0, #0
   17a2c:	blt	17c6c <ftello64@plt+0x172c>
   17a30:	str	fp, [r7, #204]	; 0xcc
   17a34:	b	16848 <ftello64@plt+0x308>
   17a38:	ldr	r3, [sp, #164]	; 0xa4
   17a3c:	str	r3, [r7, #104]	; 0x68
   17a40:	b	16848 <ftello64@plt+0x308>
   17a44:	mov	r3, #0
   17a48:	str	r3, [sp, #252]	; 0xfc
   17a4c:	str	r3, [sp, #248]	; 0xf8
   17a50:	b	16848 <ftello64@plt+0x308>
   17a54:	mov	r2, #1
   17a58:	mov	r3, #0
   17a5c:	strd	r2, [sp, #248]	; 0xf8
   17a60:	b	16848 <ftello64@plt+0x308>
   17a64:	str	sl, [sp, #152]	; 0x98
   17a68:	b	16848 <ftello64@plt+0x308>
   17a6c:	cmp	r5, #0
   17a70:	mov	fp, r0
   17a74:	bne	17258 <ftello64@plt+0xd18>
   17a78:	mov	r0, r4
   17a7c:	ldr	sl, [sp, #48]	; 0x30
   17a80:	bl	156a0 <gcry_free@plt>
   17a84:	ldr	r3, [r7, #32]
   17a88:	cmp	r3, #0
   17a8c:	beq	187b8 <ftello64@plt+0x2278>
   17a90:	mov	r0, #0
   17a94:	bl	4848c <ftello64@plt+0x31f4c>
   17a98:	subs	r8, r0, #0
   17a9c:	bne	17c98 <ftello64@plt+0x1758>
   17aa0:	ldr	r3, [sp, #60]	; 0x3c
   17aa4:	cmn	r3, #1
   17aa8:	beq	17ab4 <ftello64@plt+0x1574>
   17aac:	mov	r0, r3
   17ab0:	bl	3c5d4 <ftello64@plt+0x26094>
   17ab4:	ldr	r3, [pc, #-1288]	; 175b4 <ftello64@plt+0x1074>
   17ab8:	ldr	r2, [sp, #24]
   17abc:	ldr	r1, [r7, #168]	; 0xa8
   17ac0:	ldr	r0, [r3, #4]
   17ac4:	ldr	r3, [sp, #20]
   17ac8:	str	r0, [sp, #260]	; 0x104
   17acc:	eor	r3, r3, #1
   17ad0:	tst	r3, r2
   17ad4:	ldr	r3, [pc, #-1272]	; 175e4 <ftello64@plt+0x10a4>
   17ad8:	str	r1, [sp, #264]	; 0x108
   17adc:	ldr	r2, [r3, #24]
   17ae0:	ldr	r3, [r7, #60]	; 0x3c
   17ae4:	str	r2, [sp, #268]	; 0x10c
   17ae8:	str	r3, [sp, #272]	; 0x110
   17aec:	bne	18bac <ftello64@plt+0x266c>
   17af0:	ldr	r3, [sp, #44]	; 0x2c
   17af4:	cmp	r3, #0
   17af8:	beq	17b08 <ftello64@plt+0x15c8>
   17afc:	ldr	r0, [r7, #8]
   17b00:	cmp	r0, #0
   17b04:	beq	18b98 <ftello64@plt+0x2658>
   17b08:	ldr	r3, [sp, #16]
   17b0c:	cmp	r3, #0
   17b10:	beq	17b24 <ftello64@plt+0x15e4>
   17b14:	ldr	r3, [pc, #-1380]	; 175b8 <ftello64@plt+0x1078>
   17b18:	ldr	r2, [sp, #112]	; 0x70
   17b1c:	cmp	r2, r3
   17b20:	beq	18c18 <ftello64@plt+0x26d8>
   17b24:	bl	4d544 <ftello64@plt+0x37004>
   17b28:	cmp	r0, #0
   17b2c:	bne	18460 <ftello64@plt+0x1f20>
   17b30:	ldr	r3, [sp, #148]	; 0x94
   17b34:	ldr	r4, [r7, #8]
   17b38:	and	r3, r3, #256	; 0x100
   17b3c:	orrs	r3, r3, r4
   17b40:	bne	17cb4 <ftello64@plt+0x1774>
   17b44:	ldr	r1, [sp, #84]	; 0x54
   17b48:	ldr	r9, [pc, #-1428]	; 175bc <ftello64@plt+0x107c>
   17b4c:	mov	r4, r3
   17b50:	b	17b58 <ftello64@plt+0x1618>
   17b54:	add	r4, r4, #1
   17b58:	cmp	r1, r4
   17b5c:	ble	17cb4 <ftello64@plt+0x1774>
   17b60:	ldr	r3, [sp, #80]	; 0x50
   17b64:	lsl	r6, r4, #2
   17b68:	ldr	r3, [r3, r4, lsl #2]
   17b6c:	ldrb	r2, [r3]
   17b70:	cmp	r2, #45	; 0x2d
   17b74:	bne	17b54 <ftello64@plt+0x1614>
   17b78:	ldrb	r3, [r3, #1]
   17b7c:	cmp	r3, #45	; 0x2d
   17b80:	bne	17b54 <ftello64@plt+0x1614>
   17b84:	mov	r2, #5
   17b88:	mov	r1, r9
   17b8c:	mov	r0, #0
   17b90:	bl	15718 <dcgettext@plt>
   17b94:	ldr	r3, [sp, #80]	; 0x50
   17b98:	ldr	r1, [r3, r6]
   17b9c:	bl	4873c <ftello64@plt+0x321fc>
   17ba0:	ldr	r1, [sp, #84]	; 0x54
   17ba4:	b	17b54 <ftello64@plt+0x1614>
   17ba8:	mov	r3, #0
   17bac:	str	r3, [sp, #8]
   17bb0:	b	1665c <ftello64@plt+0x11c>
   17bb4:	mov	r3, #1
   17bb8:	str	r3, [r7, #28]
   17bbc:	mov	r3, #0
   17bc0:	str	r3, [sp, #8]
   17bc4:	b	1665c <ftello64@plt+0x11c>
   17bc8:	ldr	r3, [sp, #8]
   17bcc:	cmp	r3, r6
   17bd0:	beq	187d0 <ftello64@plt+0x2290>
   17bd4:	cmp	r8, r6
   17bd8:	bne	17bf0 <ftello64@plt+0x16b0>
   17bdc:	mov	r0, r4
   17be0:	mov	r4, #0
   17be4:	bl	156a0 <gcry_free@plt>
   17be8:	str	r4, [sp, #8]
   17bec:	b	16830 <ftello64@plt+0x2f0>
   17bf0:	mov	r2, #5
   17bf4:	ldr	r1, [pc, #-1596]	; 175c0 <ftello64@plt+0x1080>
   17bf8:	bl	15718 <dcgettext@plt>
   17bfc:	mov	r1, r4
   17c00:	bl	4873c <ftello64@plt+0x321fc>
   17c04:	b	17bdc <ftello64@plt+0x169c>
   17c08:	ldr	r0, [sp, #164]	; 0xa4
   17c0c:	bl	4c46c <ftello64@plt+0x35f2c>
   17c10:	b	1665c <ftello64@plt+0x11c>
   17c14:	mov	r2, #5
   17c18:	ldr	r1, [pc, #-1628]	; 175c4 <ftello64@plt+0x1084>
   17c1c:	bl	15718 <dcgettext@plt>
   17c20:	mov	r5, r0
   17c24:	mov	r0, r4
   17c28:	bl	15568 <ksba_check_version@plt>
   17c2c:	ldr	r2, [pc, #-1644]	; 175c8 <ftello64@plt+0x1088>
   17c30:	ldr	r1, [pc, #-1644]	; 175cc <ftello64@plt+0x108c>
   17c34:	mov	r3, r0
   17c38:	mov	r0, r5
   17c3c:	bl	48824 <ftello64@plt+0x322e4>
   17c40:	mov	r2, #5
   17c44:	ldr	r1, [pc, #-1660]	; 175d0 <ftello64@plt+0x1090>
   17c48:	bl	15718 <dcgettext@plt>
   17c4c:	bl	487a0 <ftello64@plt+0x32260>
   17c50:	b	16848 <ftello64@plt+0x308>
   17c54:	bl	4c4e4 <ftello64@plt+0x35fa4>
   17c58:	mov	r2, r4
   17c5c:	ldr	r1, [pc, #-1680]	; 175d4 <ftello64@plt+0x1094>
   17c60:	bl	43298 <ftello64@plt+0x2cd58>
   17c64:	mov	r4, r0
   17c68:	b	16764 <ftello64@plt+0x224>
   17c6c:	bl	484a8 <ftello64@plt+0x31f68>
   17c70:	b	17a30 <ftello64@plt+0x14f0>
   17c74:	mov	r2, #10
   17c78:	mov	r1, #0
   17c7c:	ldr	r0, [sp, #164]	; 0xa4
   17c80:	bl	15ca0 <strtoul@plt>
   17c84:	b	1776c <ftello64@plt+0x122c>
   17c88:	ldr	r0, [sp, #164]	; 0xa4
   17c8c:	bl	15fc4 <gcry_xstrdup@plt>
   17c90:	str	r0, [r7, #132]	; 0x84
   17c94:	b	17198 <ftello64@plt+0xc58>
   17c98:	ldr	r3, [pc, #-1736]	; 175d8 <ftello64@plt+0x1098>
   17c9c:	ldr	r2, [pc, #-1736]	; 175dc <ftello64@plt+0x109c>
   17ca0:	mov	r1, #99	; 0x63
   17ca4:	add	r0, sp, #196	; 0xc4
   17ca8:	bl	1e498 <ftello64@plt+0x7f58>
   17cac:	mov	r0, #2
   17cb0:	bl	19ca4 <ftello64@plt+0x3764>
   17cb4:	mov	r0, #29
   17cb8:	bl	16288 <gcry_control@plt>
   17cbc:	ldr	r3, [pc, #-1760]	; 175e4 <ftello64@plt+0x10a4>
   17cc0:	ldr	r4, [r3, #32]
   17cc4:	cmp	r4, #0
   17cc8:	beq	17cf8 <ftello64@plt+0x17b8>
   17ccc:	ldrb	r3, [r4]
   17cd0:	sub	r3, r3, #48	; 0x30
   17cd4:	cmp	r3, #9
   17cd8:	bls	18804 <ftello64@plt+0x22c4>
   17cdc:	ldr	r1, [pc, #-1796]	; 175e0 <ftello64@plt+0x10a0>
   17ce0:	mov	r0, r4
   17ce4:	bl	15424 <strcmp@plt>
   17ce8:	cmp	r0, #0
   17cec:	bne	1856c <ftello64@plt+0x202c>
   17cf0:	mov	r3, #0
   17cf4:	str	r3, [r7]
   17cf8:	ldr	r3, [pc, #-1820]	; 175e4 <ftello64@plt+0x10a4>
   17cfc:	ldr	r2, [r3, #28]
   17d00:	ldr	r3, [r7]
   17d04:	orr	r3, r3, r2
   17d08:	cmp	r3, #0
   17d0c:	str	r3, [r7]
   17d10:	beq	17d54 <ftello64@plt+0x1814>
   17d14:	ldr	r2, [r7, #4]
   17d18:	cmp	r2, #0
   17d1c:	beq	184fc <ftello64@plt+0x1fbc>
   17d20:	tst	r3, #2
   17d24:	mov	r3, #0
   17d28:	str	r3, [r7, #8]
   17d2c:	beq	17d3c <ftello64@plt+0x17fc>
   17d30:	mov	r1, #2
   17d34:	mov	r0, #20
   17d38:	bl	16288 <gcry_control@plt>
   17d3c:	ldr	r3, [r7]
   17d40:	tst	r3, #4
   17d44:	beq	17d54 <ftello64@plt+0x1814>
   17d48:	mov	r1, #1
   17d4c:	mov	r0, #20
   17d50:	bl	16288 <gcry_control@plt>
   17d54:	ldr	r1, [r7, #4]
   17d58:	mov	r0, #19
   17d5c:	bl	16288 <gcry_control@plt>
   17d60:	ldr	r3, [r7]
   17d64:	cmp	r3, #0
   17d68:	bne	184e8 <ftello64@plt+0x1fa8>
   17d6c:	ldr	r0, [pc, #-1932]	; 175e8 <ftello64@plt+0x10a8>
   17d70:	bl	5f954 <ftello64@plt+0x49414>
   17d74:	cmp	r0, #0
   17d78:	bne	184d8 <ftello64@plt+0x1f98>
   17d7c:	ldr	r4, [r7, #108]	; 0x6c
   17d80:	ldr	r1, [pc, #-1948]	; 175ec <ftello64@plt+0x10ac>
   17d84:	mov	r0, r4
   17d88:	bl	15424 <strcmp@plt>
   17d8c:	cmp	r0, #0
   17d90:	bne	18490 <ftello64@plt+0x1f50>
   17d94:	ldr	r3, [pc, #-1964]	; 175f0 <ftello64@plt+0x10b0>
   17d98:	str	r3, [r7, #108]	; 0x6c
   17d9c:	ldr	r6, [sp, #112]	; 0x70
   17da0:	cmp	r6, #520	; 0x208
   17da4:	beq	17e2c <ftello64@plt+0x18ec>
   17da8:	ldr	r4, [r7, #108]	; 0x6c
   17dac:	mov	r0, r4
   17db0:	bl	15e14 <gcry_cipher_map_name@plt>
   17db4:	cmp	r0, #0
   17db8:	beq	17dcc <ftello64@plt+0x188c>
   17dbc:	mov	r0, r4
   17dc0:	bl	16168 <gcry_cipher_mode_from_oid@plt>
   17dc4:	cmp	r0, #0
   17dc8:	bne	17de0 <ftello64@plt+0x18a0>
   17dcc:	mov	r2, #5
   17dd0:	ldr	r1, [pc, #-2020]	; 175f4 <ftello64@plt+0x10b4>
   17dd4:	mov	r0, #0
   17dd8:	bl	15718 <dcgettext@plt>
   17ddc:	bl	487a0 <ftello64@plt+0x32260>
   17de0:	ldr	r3, [sp, #52]	; 0x34
   17de4:	cmp	r3, #0
   17de8:	beq	17e04 <ftello64@plt+0x18c4>
   17dec:	mov	r0, r3
   17df0:	bl	15c7c <gcry_md_map_name@plt>
   17df4:	str	r0, [r7, #116]	; 0x74
   17df8:	bl	199e4 <ftello64@plt+0x34a4>
   17dfc:	cmp	r0, #0
   17e00:	bne	18c78 <ftello64@plt+0x2738>
   17e04:	ldr	r3, [sp, #40]	; 0x28
   17e08:	cmp	r3, #0
   17e0c:	beq	17e28 <ftello64@plt+0x18e8>
   17e10:	ldr	r0, [sp, #40]	; 0x28
   17e14:	bl	15c7c <gcry_md_map_name@plt>
   17e18:	str	r0, [r7, #136]	; 0x88
   17e1c:	bl	199e4 <ftello64@plt+0x34a4>
   17e20:	cmp	r0, #0
   17e24:	bne	18c90 <ftello64@plt+0x2750>
   17e28:	ldr	r6, [sp, #112]	; 0x70
   17e2c:	ldr	r0, [r7, #108]	; 0x6c
   17e30:	bl	15e14 <gcry_cipher_map_name@plt>
   17e34:	ldr	r4, [pc, #-2116]	; 175f8 <ftello64@plt+0x10b8>
   17e38:	ldr	ip, [r7, #204]	; 0xcc
   17e3c:	cmp	r6, r4
   17e40:	cmpne	r6, #101	; 0x65
   17e44:	moveq	r1, #1
   17e48:	movne	r1, #0
   17e4c:	mov	r3, #0
   17e50:	mov	r2, r0
   17e54:	mov	r0, ip
   17e58:	bl	5ca28 <ftello64@plt+0x464e8>
   17e5c:	subs	r9, r0, #0
   17e60:	beq	18924 <ftello64@plt+0x23e4>
   17e64:	ldr	r3, [sp, #52]	; 0x34
   17e68:	cmp	r3, #0
   17e6c:	beq	17ea0 <ftello64@plt+0x1960>
   17e70:	ldr	r3, [sp, #112]	; 0x70
   17e74:	ldr	r2, [pc, #-2152]	; 17614 <ftello64@plt+0x10d4>
   17e78:	bic	r1, r3, #2
   17e7c:	cmp	r3, #115	; 0x73
   17e80:	cmpne	r1, r2
   17e84:	moveq	r1, #1
   17e88:	movne	r1, #0
   17e8c:	ldr	r2, [r7, #116]	; 0x74
   17e90:	ldr	r0, [r7, #204]	; 0xcc
   17e94:	bl	5cb64 <ftello64@plt+0x46624>
   17e98:	cmp	r0, #0
   17e9c:	beq	189b8 <ftello64@plt+0x2478>
   17ea0:	ldr	r3, [sp, #40]	; 0x28
   17ea4:	cmp	r3, #0
   17ea8:	beq	17edc <ftello64@plt+0x199c>
   17eac:	ldr	r3, [sp, #112]	; 0x70
   17eb0:	ldr	r2, [pc, #-2212]	; 17614 <ftello64@plt+0x10d4>
   17eb4:	bic	r1, r3, #2
   17eb8:	cmp	r3, #115	; 0x73
   17ebc:	cmpne	r1, r2
   17ec0:	moveq	r1, #1
   17ec4:	movne	r1, #0
   17ec8:	ldr	r2, [r7, #136]	; 0x88
   17ecc:	ldr	r0, [r7, #204]	; 0xcc
   17ed0:	bl	5cb64 <ftello64@plt+0x46624>
   17ed4:	cmp	r0, #0
   17ed8:	beq	1898c <ftello64@plt+0x244c>
   17edc:	mov	r0, #0
   17ee0:	bl	4848c <ftello64@plt+0x31f4c>
   17ee4:	subs	r4, r0, #0
   17ee8:	bne	188c4 <ftello64@plt+0x2384>
   17eec:	ldr	r3, [sp, #68]	; 0x44
   17ef0:	cmp	r3, #0
   17ef4:	bne	18c30 <ftello64@plt+0x26f0>
   17ef8:	ldr	r3, [sp, #112]	; 0x70
   17efc:	ldr	r2, [sp, #28]
   17f00:	orrs	r3, r2, r3
   17f04:	beq	18550 <ftello64@plt+0x2010>
   17f08:	ldr	r1, [sp, #104]	; 0x68
   17f0c:	ldr	r3, [sp, #76]	; 0x4c
   17f10:	cmp	r1, #0
   17f14:	movne	r3, #0
   17f18:	cmp	r3, #0
   17f1c:	bne	18cb0 <ftello64@plt+0x2770>
   17f20:	cmp	r1, #0
   17f24:	str	r1, [sp, #92]	; 0x5c
   17f28:	beq	17f58 <ftello64@plt+0x1a18>
   17f2c:	add	r4, sp, #196	; 0xc4
   17f30:	mov	r3, #0
   17f34:	add	r1, r1, #8
   17f38:	mov	r2, r3
   17f3c:	mov	r0, r4
   17f40:	bl	1a914 <ftello64@plt+0x43d4>
   17f44:	ldr	r3, [sp, #92]	; 0x5c
   17f48:	ldr	r1, [r3]
   17f4c:	cmp	r1, #0
   17f50:	str	r1, [sp, #92]	; 0x5c
   17f54:	bne	17f30 <ftello64@plt+0x19f0>
   17f58:	ldr	r0, [sp, #104]	; 0x68
   17f5c:	bl	44034 <ftello64@plt+0x2daf4>
   17f60:	ldr	r3, [sp, #32]
   17f64:	ldr	r2, [sp, #36]	; 0x24
   17f68:	mov	r4, #0
   17f6c:	orrs	r6, r3, r2
   17f70:	str	r4, [sp, #104]	; 0x68
   17f74:	moveq	r4, r6
   17f78:	beq	17f9c <ftello64@plt+0x1a5c>
   17f7c:	ldr	r3, [sp, #112]	; 0x70
   17f80:	cmp	r3, #115	; 0x73
   17f84:	beq	188dc <ftello64@plt+0x239c>
   17f88:	bhi	188d0 <ftello64@plt+0x2390>
   17f8c:	sub	r3, r3, #100	; 0x64
   17f90:	cmp	r3, #1
   17f94:	bls	188dc <ftello64@plt+0x239c>
   17f98:	mov	r6, r4
   17f9c:	ldr	r3, [sp, #12]
   17fa0:	cmp	r3, #0
   17fa4:	beq	18a0c <ftello64@plt+0x24cc>
   17fa8:	mov	r0, #0
   17fac:	bl	4848c <ftello64@plt+0x31f4c>
   17fb0:	subs	r8, r0, #0
   17fb4:	bne	18a04 <ftello64@plt+0x24c4>
   17fb8:	ldr	r3, [sp, #112]	; 0x70
   17fbc:	ldr	r2, [pc, #-2504]	; 175fc <ftello64@plt+0x10bc>
   17fc0:	cmp	r3, r2
   17fc4:	beq	191d8 <ftello64@plt+0x2c98>
   17fc8:	bls	1806c <ftello64@plt+0x1b2c>
   17fcc:	ldr	r2, [pc, #-2516]	; 17600 <ftello64@plt+0x10c0>
   17fd0:	cmp	r3, r2
   17fd4:	beq	187a4 <ftello64@plt+0x2264>
   17fd8:	bhi	1819c <ftello64@plt+0x1c5c>
   17fdc:	sub	r2, r2, #4
   17fe0:	cmp	r3, r2
   17fe4:	beq	1878c <ftello64@plt+0x224c>
   17fe8:	bhi	18048 <ftello64@plt+0x1b08>
   17fec:	sub	r2, r2, #2
   17ff0:	cmp	r3, r2
   17ff4:	beq	186e0 <ftello64@plt+0x21a0>
   17ff8:	bhi	185e0 <ftello64@plt+0x20a0>
   17ffc:	ldr	r0, [r7, #68]	; 0x44
   18000:	ldr	r3, [pc, #-2368]	; 176c8 <ftello64@plt+0x1188>
   18004:	cmp	r0, #0
   18008:	moveq	r0, r3
   1800c:	bl	19e70 <ftello64@plt+0x3930>
   18010:	ldr	r3, [sp, #84]	; 0x54
   18014:	cmp	r3, #1
   18018:	moveq	r3, #0
   1801c:	ldreq	r1, [sp, #80]	; 0x50
   18020:	mov	r5, r0
   18024:	beq	18ec0 <ftello64@plt+0x2980>
   18028:	ldr	r0, [pc, #-2604]	; 17604 <ftello64@plt+0x10c4>
   1802c:	bl	19f5c <ftello64@plt+0x3a1c>
   18030:	bl	15e20 <__errno_location@plt>
   18034:	ldr	r0, [r0]
   18038:	bl	15ae4 <strerror@plt>
   1803c:	mov	r1, r0
   18040:	ldr	r0, [pc, #-2624]	; 17608 <ftello64@plt+0x10c8>
   18044:	bl	48824 <ftello64@plt+0x322e4>
   18048:	ldr	r2, [pc, #-2628]	; 1760c <ftello64@plt+0x10cc>
   1804c:	cmp	r3, r2
   18050:	beq	1872c <ftello64@plt+0x21ec>
   18054:	bhi	18634 <ftello64@plt+0x20f4>
   18058:	ldr	r3, [sp, #84]	; 0x54
   1805c:	cmp	r3, #0
   18060:	beq	191b4 <ftello64@plt+0x2c74>
   18064:	ldr	r0, [pc, #-2652]	; 17610 <ftello64@plt+0x10d0>
   18068:	bl	19f5c <ftello64@plt+0x3a1c>
   1806c:	sub	r2, r2, #8
   18070:	cmp	r3, r2
   18074:	beq	18190 <ftello64@plt+0x1c50>
   18078:	bhi	180d4 <ftello64@plt+0x1b94>
   1807c:	cmp	r3, #107	; 0x6b
   18080:	beq	183bc <ftello64@plt+0x1e7c>
   18084:	bls	18144 <ftello64@plt+0x1c04>
   18088:	ldr	r2, [pc, #-2684]	; 17614 <ftello64@plt+0x10d4>
   1808c:	cmp	r3, r2
   18090:	beq	18190 <ftello64@plt+0x1c50>
   18094:	bhi	1860c <ftello64@plt+0x20cc>
   18098:	cmp	r3, #115	; 0x73
   1809c:	bne	1839c <ftello64@plt+0x1e5c>
   180a0:	ldr	r0, [r7, #68]	; 0x44
   180a4:	ldr	r3, [pc, #-2532]	; 176c8 <ftello64@plt+0x1188>
   180a8:	cmp	r0, #0
   180ac:	moveq	r0, r3
   180b0:	bl	19e70 <ftello64@plt+0x3930>
   180b4:	ldr	r2, [sp, #84]	; 0x54
   180b8:	cmp	r2, #0
   180bc:	mov	r5, r0
   180c0:	beq	19130 <ftello64@plt+0x2bf0>
   180c4:	cmp	r2, #1
   180c8:	beq	19104 <ftello64@plt+0x2bc4>
   180cc:	ldr	r0, [pc, #-2748]	; 17618 <ftello64@plt+0x10d8>
   180d0:	bl	19f5c <ftello64@plt+0x3a1c>
   180d4:	ldr	r2, [pc, #-2752]	; 1761c <ftello64@plt+0x10dc>
   180d8:	cmp	r3, r2
   180dc:	beq	1877c <ftello64@plt+0x223c>
   180e0:	bhi	18188 <ftello64@plt+0x1c48>
   180e4:	sub	r2, r2, #2
   180e8:	cmp	r3, r2
   180ec:	beq	18714 <ftello64@plt+0x21d4>
   180f0:	strls	r8, [sp, #92]	; 0x5c
   180f4:	ldrls	r1, [sp, #84]	; 0x54
   180f8:	bls	185c0 <ftello64@plt+0x2080>
   180fc:	ldr	r1, [sp, #84]	; 0x54
   18100:	ldr	r5, [r7, #68]	; 0x44
   18104:	cmp	r1, #2
   18108:	beq	18db8 <ftello64@plt+0x2878>
   1810c:	cmp	r5, #0
   18110:	beq	18124 <ftello64@plt+0x1be4>
   18114:	mov	r0, r5
   18118:	bl	19e70 <ftello64@plt+0x3930>
   1811c:	ldr	r1, [sp, #84]	; 0x54
   18120:	mov	r5, r0
   18124:	cmp	r1, #0
   18128:	beq	1916c <ftello64@plt+0x2c2c>
   1812c:	cmp	r1, #1
   18130:	beq	19148 <ftello64@plt+0x2c08>
   18134:	cmp	r1, #2
   18138:	beq	19180 <ftello64@plt+0x2c40>
   1813c:	ldr	r0, [pc, #-2852]	; 17620 <ftello64@plt+0x10e0>
   18140:	bl	19f5c <ftello64@plt+0x3a1c>
   18144:	cmp	r3, #100	; 0x64
   18148:	beq	18740 <ftello64@plt+0x2200>
   1814c:	cmp	r3, #101	; 0x65
   18150:	bne	183b4 <ftello64@plt+0x1e74>
   18154:	ldr	r0, [r7, #68]	; 0x44
   18158:	ldr	r3, [pc, #-2712]	; 176c8 <ftello64@plt+0x1188>
   1815c:	cmp	r0, #0
   18160:	moveq	r0, r3
   18164:	bl	19e70 <ftello64@plt+0x3930>
   18168:	ldr	r3, [sp, #84]	; 0x54
   1816c:	cmp	r3, #0
   18170:	mov	r5, r0
   18174:	beq	18e50 <ftello64@plt+0x2910>
   18178:	cmp	r3, #1
   1817c:	beq	18e20 <ftello64@plt+0x28e0>
   18180:	ldr	r0, [pc, #-2916]	; 17624 <ftello64@plt+0x10e4>
   18184:	bl	19f5c <ftello64@plt+0x3a1c>
   18188:	cmp	r3, #508	; 0x1fc
   1818c:	beq	18774 <ftello64@plt+0x2234>
   18190:	ldr	r0, [pc, #-2928]	; 17628 <ftello64@plt+0x10e8>
   18194:	bl	487a0 <ftello64@plt+0x32260>
   18198:	b	182e0 <ftello64@plt+0x1da0>
   1819c:	ldr	r2, [pc, #-2936]	; 1762c <ftello64@plt+0x10ec>
   181a0:	cmp	r3, r2
   181a4:	beq	18774 <ftello64@plt+0x2234>
   181a8:	bhi	1837c <ftello64@plt+0x1e3c>
   181ac:	sub	r2, r2, #2
   181b0:	cmp	r3, r2
   181b4:	beq	182e0 <ftello64@plt+0x1da0>
   181b8:	bhi	1877c <ftello64@plt+0x223c>
   181bc:	mov	r1, r8
   181c0:	ldr	r0, [r7, #32]
   181c4:	bl	43874 <ftello64@plt+0x2d334>
   181c8:	mov	r3, #16
   181cc:	ldr	r2, [pc, #-2980]	; 17630 <ftello64@plt+0x10f0>
   181d0:	ldr	r1, [pc, #-2980]	; 17634 <ftello64@plt+0x10f4>
   181d4:	mov	r5, r0
   181d8:	str	r0, [sp]
   181dc:	ldr	r0, [pc, #-2988]	; 17638 <ftello64@plt+0x10f8>
   181e0:	bl	15a24 <gpgrt_printf@plt>
   181e4:	mov	r0, r5
   181e8:	bl	156a0 <gcry_free@plt>
   181ec:	mov	r1, r8
   181f0:	ldr	r0, [pc, #-3004]	; 1763c <ftello64@plt+0x10fc>
   181f4:	bl	15a24 <gpgrt_printf@plt>
   181f8:	mov	r1, r8
   181fc:	ldr	r0, [pc, #-3012]	; 17640 <ftello64@plt+0x1100>
   18200:	bl	15a24 <gpgrt_printf@plt>
   18204:	mov	r1, #16
   18208:	ldr	r0, [pc, #-3020]	; 17644 <ftello64@plt+0x1104>
   1820c:	bl	15a24 <gpgrt_printf@plt>
   18210:	mov	r1, r8
   18214:	ldr	r0, [pc, #-3028]	; 17648 <ftello64@plt+0x1108>
   18218:	bl	15a24 <gpgrt_printf@plt>
   1821c:	mov	r1, r8
   18220:	ldr	r0, [pc, #-3036]	; 1764c <ftello64@plt+0x110c>
   18224:	bl	15a24 <gpgrt_printf@plt>
   18228:	mov	r1, r8
   1822c:	ldr	r0, [pc, #-3044]	; 17650 <ftello64@plt+0x1110>
   18230:	bl	15a24 <gpgrt_printf@plt>
   18234:	mov	r1, r8
   18238:	ldr	r0, [pc, #-3052]	; 17654 <ftello64@plt+0x1114>
   1823c:	bl	15a24 <gpgrt_printf@plt>
   18240:	mov	r1, r8
   18244:	ldr	r0, [pc, #-3060]	; 17658 <ftello64@plt+0x1118>
   18248:	bl	15a24 <gpgrt_printf@plt>
   1824c:	mvn	r2, #1
   18250:	mov	r1, #16
   18254:	ldr	r0, [pc, #-3072]	; 1765c <ftello64@plt+0x111c>
   18258:	bl	15a24 <gpgrt_printf@plt>
   1825c:	mov	r1, r8
   18260:	ldr	r0, [pc, #-3080]	; 17660 <ftello64@plt+0x1120>
   18264:	bl	15a24 <gpgrt_printf@plt>
   18268:	mov	r1, r8
   1826c:	ldr	r0, [pc, #-3088]	; 17664 <ftello64@plt+0x1124>
   18270:	bl	15a24 <gpgrt_printf@plt>
   18274:	mov	r1, r8
   18278:	ldr	r0, [pc, #-3096]	; 17668 <ftello64@plt+0x1128>
   1827c:	bl	15a24 <gpgrt_printf@plt>
   18280:	ldr	r2, [pc, #-3044]	; 176a4 <ftello64@plt+0x1164>
   18284:	mov	r1, #16
   18288:	ldr	r0, [pc, #-3108]	; 1766c <ftello64@plt+0x112c>
   1828c:	bl	15a24 <gpgrt_printf@plt>
   18290:	mov	r1, #16
   18294:	ldr	r0, [pc, #-3116]	; 17670 <ftello64@plt+0x1130>
   18298:	bl	15a24 <gpgrt_printf@plt>
   1829c:	mov	r1, #16
   182a0:	ldr	r0, [pc, #-3124]	; 17674 <ftello64@plt+0x1134>
   182a4:	bl	15a24 <gpgrt_printf@plt>
   182a8:	mov	r1, #16
   182ac:	ldr	r0, [pc, #-3132]	; 17678 <ftello64@plt+0x1138>
   182b0:	bl	15a24 <gpgrt_printf@plt>
   182b4:	mov	r1, r8
   182b8:	ldr	r0, [pc, #-3140]	; 1767c <ftello64@plt+0x113c>
   182bc:	bl	15a24 <gpgrt_printf@plt>
   182c0:	ldr	r2, [pc, #-3144]	; 17680 <ftello64@plt+0x1140>
   182c4:	mov	r1, #16
   182c8:	ldr	r0, [pc, #-3148]	; 17684 <ftello64@plt+0x1144>
   182cc:	bl	15a24 <gpgrt_printf@plt>
   182d0:	ldr	r2, [pc, #-3152]	; 17688 <ftello64@plt+0x1148>
   182d4:	mov	r1, #16
   182d8:	ldr	r0, [pc, #-3156]	; 1768c <ftello64@plt+0x114c>
   182dc:	bl	15a24 <gpgrt_printf@plt>
   182e0:	ldr	r3, [sp, #32]
   182e4:	adds	r5, r4, #0
   182e8:	movne	r5, #1
   182ec:	cmp	r3, #0
   182f0:	ldr	r3, [sp, #36]	; 0x24
   182f4:	moveq	r5, #0
   182f8:	cmp	r3, #0
   182fc:	cmpne	r6, #0
   18300:	bne	18c5c <ftello64@plt+0x271c>
   18304:	cmp	r5, #0
   18308:	beq	1833c <ftello64@plt+0x1dfc>
   1830c:	mov	r2, #1
   18310:	mov	r1, r4
   18314:	ldr	r0, [sp, #208]	; 0xd0
   18318:	bl	57314 <ftello64@plt+0x40dd4>
   1831c:	ldr	r0, [sp, #208]	; 0xd0
   18320:	bl	57050 <ftello64@plt+0x40b10>
   18324:	mov	r3, #0
   18328:	mov	r0, r6
   1832c:	str	r3, [sp, #208]	; 0xd0
   18330:	bl	15a0c <gpgrt_fclose@plt>
   18334:	mov	r0, r4
   18338:	bl	15a0c <gpgrt_fclose@plt>
   1833c:	ldr	r0, [r7, #196]	; 0xc4
   18340:	mov	r4, #0
   18344:	bl	19a28 <ftello64@plt+0x34e8>
   18348:	ldr	r0, [sp, #116]	; 0x74
   1834c:	str	r4, [r7, #196]	; 0xc4
   18350:	bl	232d4 <ftello64@plt+0xcd94>
   18354:	ldr	r0, [sp, #120]	; 0x78
   18358:	bl	232d4 <ftello64@plt+0xcd94>
   1835c:	ldr	r0, [sp, #96]	; 0x60
   18360:	bl	44034 <ftello64@plt+0x2daf4>
   18364:	ldr	r0, [sp, #100]	; 0x64
   18368:	str	r4, [sp, #96]	; 0x60
   1836c:	bl	44034 <ftello64@plt+0x2daf4>
   18370:	mov	r0, r4
   18374:	str	r4, [sp, #100]	; 0x64
   18378:	bl	19ca4 <ftello64@plt+0x3764>
   1837c:	ldr	r2, [pc, #-3316]	; 17690 <ftello64@plt+0x1150>
   18380:	cmp	r3, r2
   18384:	bls	1877c <ftello64@plt+0x223c>
   18388:	add	r2, r2, #1
   1838c:	cmp	r3, r2
   18390:	streq	r8, [sp, #92]	; 0x5c
   18394:	ldreq	r1, [sp, #84]	; 0x54
   18398:	beq	18530 <ftello64@plt+0x1ff0>
   1839c:	mov	r2, #5
   183a0:	ldr	r1, [pc, #-3348]	; 17694 <ftello64@plt+0x1154>
   183a4:	mov	r0, #0
   183a8:	bl	15718 <dcgettext@plt>
   183ac:	bl	487a0 <ftello64@plt+0x32260>
   183b0:	b	182e0 <ftello64@plt+0x1da0>
   183b4:	cmp	r3, #75	; 0x4b
   183b8:	bne	1839c <ftello64@plt+0x1e5c>
   183bc:	cmp	r3, #508	; 0x1fc
   183c0:	bls	18cec <ftello64@plt+0x27ac>
   183c4:	cmp	r3, #524	; 0x20c
   183c8:	beq	18f14 <ftello64@plt+0x29d4>
   183cc:	bhi	18d18 <ftello64@plt+0x27d8>
   183d0:	ldr	r2, [pc, #-3392]	; 17698 <ftello64@plt+0x1158>
   183d4:	cmp	r3, r2
   183d8:	movcs	r5, #320	; 0x140
   183dc:	bcc	18d08 <ftello64@plt+0x27c8>
   183e0:	ldr	r0, [r7, #68]	; 0x44
   183e4:	ldr	r3, [pc, #-3364]	; 176c8 <ftello64@plt+0x1188>
   183e8:	cmp	r0, #0
   183ec:	moveq	r0, r3
   183f0:	bl	19e70 <ftello64@plt+0x3930>
   183f4:	mov	r3, #0
   183f8:	str	r3, [sp, #92]	; 0x5c
   183fc:	ldr	r1, [sp, #84]	; 0x54
   18400:	mov	r8, r0
   18404:	b	18430 <ftello64@plt+0x1ef0>
   18408:	ldr	r3, [sp, #80]	; 0x50
   1840c:	add	r0, sp, #92	; 0x5c
   18410:	ldr	r1, [r3]
   18414:	bl	4408c <ftello64@plt+0x2db4c>
   18418:	ldr	r1, [sp, #84]	; 0x54
   1841c:	ldr	r3, [sp, #80]	; 0x50
   18420:	sub	r1, r1, #1
   18424:	add	r3, r3, #4
   18428:	str	r1, [sp, #84]	; 0x54
   1842c:	str	r3, [sp, #80]	; 0x50
   18430:	cmp	r1, #0
   18434:	bne	18408 <ftello64@plt+0x1ec8>
   18438:	mov	r3, r5
   1843c:	mov	r2, r8
   18440:	ldr	r1, [sp, #92]	; 0x5c
   18444:	add	r0, sp, #196	; 0xc4
   18448:	bl	2bea4 <ftello64@plt+0x15964>
   1844c:	ldr	r0, [sp, #92]	; 0x5c
   18450:	bl	44034 <ftello64@plt+0x2daf4>
   18454:	mov	r0, r8
   18458:	bl	15a0c <gpgrt_fclose@plt>
   1845c:	b	182e0 <ftello64@plt+0x1da0>
   18460:	mov	r2, #5
   18464:	ldr	r1, [pc, #-3536]	; 1769c <ftello64@plt+0x115c>
   18468:	mov	r0, #0
   1846c:	bl	15718 <dcgettext@plt>
   18470:	bl	4873c <ftello64@plt+0x321fc>
   18474:	add	r0, sp, #292	; 0x124
   18478:	bl	4d438 <ftello64@plt+0x36ef8>
   1847c:	add	r0, sp, #292	; 0x124
   18480:	bl	4e354 <ftello64@plt+0x37e14>
   18484:	ldr	r0, [pc, #-3564]	; 176a0 <ftello64@plt+0x1160>
   18488:	bl	489b4 <ftello64@plt+0x32474>
   1848c:	b	17b30 <ftello64@plt+0x15f0>
   18490:	ldr	r1, [pc, #-3572]	; 176a4 <ftello64@plt+0x1164>
   18494:	mov	r0, r4
   18498:	bl	15424 <strcmp@plt>
   1849c:	cmp	r0, #0
   184a0:	beq	1858c <ftello64@plt+0x204c>
   184a4:	ldr	r1, [pc, #-3588]	; 176a8 <ftello64@plt+0x1168>
   184a8:	mov	r0, r4
   184ac:	bl	15424 <strcmp@plt>
   184b0:	cmp	r0, #0
   184b4:	beq	1858c <ftello64@plt+0x204c>
   184b8:	ldr	r1, [pc, #-3604]	; 176ac <ftello64@plt+0x116c>
   184bc:	mov	r0, r4
   184c0:	bl	15424 <strcmp@plt>
   184c4:	cmp	r0, #0
   184c8:	bne	18d54 <ftello64@plt+0x2814>
   184cc:	ldr	r3, [pc, #-3620]	; 176b0 <ftello64@plt+0x1170>
   184d0:	str	r3, [r7, #108]	; 0x6c
   184d4:	b	17d9c <ftello64@plt+0x185c>
   184d8:	ldr	r0, [pc, #-3628]	; 176b4 <ftello64@plt+0x1174>
   184dc:	bl	487a0 <ftello64@plt+0x32260>
   184e0:	mov	r0, #2
   184e4:	bl	19ca4 <ftello64@plt+0x3764>
   184e8:	ldr	r2, [pc, #-3640]	; 176b8 <ftello64@plt+0x1178>
   184ec:	ldr	r1, [pc, #-3640]	; 176bc <ftello64@plt+0x117c>
   184f0:	mov	r0, #0
   184f4:	bl	50420 <ftello64@plt+0x39ee0>
   184f8:	b	17d6c <ftello64@plt+0x182c>
   184fc:	mov	r2, #1
   18500:	str	r2, [r7, #4]
   18504:	b	17d20 <ftello64@plt+0x17e0>
   18508:	ldr	r3, [sp, #80]	; 0x50
   1850c:	add	r0, sp, #92	; 0x5c
   18510:	ldr	r1, [r3]
   18514:	bl	4408c <ftello64@plt+0x2db4c>
   18518:	ldr	r1, [sp, #84]	; 0x54
   1851c:	ldr	r3, [sp, #80]	; 0x50
   18520:	sub	r1, r1, #1
   18524:	add	r3, r3, #4
   18528:	str	r1, [sp, #84]	; 0x54
   1852c:	str	r3, [sp, #80]	; 0x50
   18530:	cmp	r1, #0
   18534:	bne	18508 <ftello64@plt+0x1fc8>
   18538:	add	r0, sp, #196	; 0xc4
   1853c:	ldr	r1, [sp, #92]	; 0x5c
   18540:	bl	1c0f0 <ftello64@plt+0x5bb0>
   18544:	ldr	r0, [sp, #92]	; 0x5c
   18548:	bl	44034 <ftello64@plt+0x2daf4>
   1854c:	b	182e0 <ftello64@plt+0x1da0>
   18550:	ldr	r3, [r7, #76]	; 0x4c
   18554:	cmp	r3, #0
   18558:	beq	17f08 <ftello64@plt+0x19c8>
   1855c:	mov	r1, #107	; 0x6b
   18560:	add	r0, sp, #112	; 0x70
   18564:	bl	19d38 <ftello64@plt+0x37f8>
   18568:	b	17f08 <ftello64@plt+0x19c8>
   1856c:	ldr	r1, [pc, #-3764]	; 176c0 <ftello64@plt+0x1180>
   18570:	mov	r0, r4
   18574:	bl	15424 <strcmp@plt>
   18578:	cmp	r0, #0
   1857c:	bne	18d2c <ftello64@plt+0x27ec>
   18580:	mov	r3, #1024	; 0x400
   18584:	str	r3, [r7]
   18588:	b	17cf8 <ftello64@plt+0x17b8>
   1858c:	ldr	r3, [pc, #-3792]	; 176c4 <ftello64@plt+0x1184>
   18590:	str	r3, [r7, #108]	; 0x6c
   18594:	b	17d9c <ftello64@plt+0x185c>
   18598:	ldr	r3, [sp, #80]	; 0x50
   1859c:	add	r0, sp, #92	; 0x5c
   185a0:	ldr	r1, [r3]
   185a4:	bl	4408c <ftello64@plt+0x2db4c>
   185a8:	ldr	r1, [sp, #84]	; 0x54
   185ac:	ldr	r3, [sp, #80]	; 0x50
   185b0:	sub	r1, r1, #1
   185b4:	add	r3, r3, #4
   185b8:	str	r1, [sp, #84]	; 0x54
   185bc:	str	r3, [sp, #80]	; 0x50
   185c0:	cmp	r1, #0
   185c4:	bne	18598 <ftello64@plt+0x2058>
   185c8:	ldr	r1, [sp, #92]	; 0x5c
   185cc:	add	r0, sp, #196	; 0xc4
   185d0:	bl	33290 <ftello64@plt+0x1cd50>
   185d4:	ldr	r0, [sp, #92]	; 0x5c
   185d8:	bl	44034 <ftello64@plt+0x2daf4>
   185dc:	b	182e0 <ftello64@plt+0x1da0>
   185e0:	ldr	r0, [r7, #68]	; 0x44
   185e4:	ldr	r3, [pc, #-3876]	; 176c8 <ftello64@plt+0x1188>
   185e8:	cmp	r0, #0
   185ec:	moveq	r0, r3
   185f0:	bl	19e70 <ftello64@plt+0x3930>
   185f4:	ldr	r3, [sp, #84]	; 0x54
   185f8:	cmp	r3, #1
   185fc:	mov	r5, r0
   18600:	beq	18eb8 <ftello64@plt+0x2978>
   18604:	ldr	r0, [pc, #-3904]	; 176cc <ftello64@plt+0x118c>
   18608:	bl	19f5c <ftello64@plt+0x3a1c>
   1860c:	ldr	r3, [r7, #12]
   18610:	cmp	r3, #0
   18614:	beq	19000 <ftello64@plt+0x2ac0>
   18618:	ldr	r3, [sp, #84]	; 0x54
   1861c:	cmp	r3, #0
   18620:	beq	19274 <ftello64@plt+0x2d34>
   18624:	cmp	r3, #1
   18628:	beq	18fbc <ftello64@plt+0x2a7c>
   1862c:	ldr	r0, [pc, #-3940]	; 176d0 <ftello64@plt+0x1190>
   18630:	bl	19f5c <ftello64@plt+0x3a1c>
   18634:	ldr	r4, [r7, #64]	; 0x40
   18638:	ldr	r6, [sp, #84]	; 0x54
   1863c:	cmp	r4, #0
   18640:	ldr	r7, [sp, #80]	; 0x50
   18644:	beq	18654 <ftello64@plt+0x2114>
   18648:	ldrb	r3, [r4]
   1864c:	cmp	r3, #0
   18650:	bne	18660 <ftello64@plt+0x2120>
   18654:	mov	r0, #5
   18658:	bl	4ca74 <ftello64@plt+0x36534>
   1865c:	mov	r4, r0
   18660:	mov	r1, #4
   18664:	add	r0, r6, #2
   18668:	bl	1633c <gcry_xcalloc@plt>
   1866c:	mov	r1, #47	; 0x2f
   18670:	mov	r5, r0
   18674:	mov	r0, r4
   18678:	bl	16138 <strrchr@plt>
   1867c:	cmp	r0, #0
   18680:	str	r0, [r5]
   18684:	beq	19284 <ftello64@plt+0x2d44>
   18688:	sub	r2, r7, #4
   1868c:	add	r6, r5, r6, lsl #2
   18690:	mov	r3, r5
   18694:	b	186a0 <ftello64@plt+0x2160>
   18698:	ldr	r1, [r2, #4]!
   1869c:	str	r1, [r3, #4]!
   186a0:	cmp	r3, r6
   186a4:	bne	18698 <ftello64@plt+0x2158>
   186a8:	mov	r2, #0
   186ac:	str	r2, [r3, #4]
   186b0:	mov	r1, r5
   186b4:	mov	r0, r4
   186b8:	bl	15dc0 <execv@plt>
   186bc:	bl	15e20 <__errno_location@plt>
   186c0:	ldr	r0, [r0]
   186c4:	bl	15ae4 <strerror@plt>
   186c8:	mov	r1, r4
   186cc:	mov	r2, r0
   186d0:	ldr	r0, [pc, #3004]	; 19294 <ftello64@plt+0x2d54>
   186d4:	bl	487a0 <ftello64@plt+0x32260>
   186d8:	mov	r0, #2
   186dc:	bl	19ca4 <ftello64@plt+0x3764>
   186e0:	ldr	r0, [r7, #68]	; 0x44
   186e4:	ldr	r3, [pc, #2988]	; 19298 <ftello64@plt+0x2d58>
   186e8:	cmp	r0, #0
   186ec:	moveq	r0, r3
   186f0:	bl	19e70 <ftello64@plt+0x3930>
   186f4:	ldr	r8, [sp, #84]	; 0x54
   186f8:	cmp	r8, #1
   186fc:	moveq	r3, r8
   18700:	ldreq	r1, [sp, #80]	; 0x50
   18704:	mov	r5, r0
   18708:	beq	18ec0 <ftello64@plt+0x2980>
   1870c:	ldr	r0, [pc, #2952]	; 1929c <ftello64@plt+0x2d5c>
   18710:	bl	19f5c <ftello64@plt+0x3a1c>
   18714:	ldr	r3, [pc, #2948]	; 192a0 <ftello64@plt+0x2d60>
   18718:	ldr	r2, [sp, #80]	; 0x50
   1871c:	ldr	r1, [sp, #84]	; 0x54
   18720:	add	r0, sp, #196	; 0xc4
   18724:	bl	32204 <ftello64@plt+0x1bcc4>
   18728:	b	182e0 <ftello64@plt+0x1da0>
   1872c:	ldr	r2, [sp, #84]	; 0x54
   18730:	cmp	r2, #0
   18734:	bne	189e4 <ftello64@plt+0x24a4>
   18738:	ldr	r0, [pc, #2916]	; 192a4 <ftello64@plt+0x2d64>
   1873c:	bl	19f5c <ftello64@plt+0x3a1c>
   18740:	ldr	r0, [r7, #68]	; 0x44
   18744:	ldr	r3, [pc, #2892]	; 19298 <ftello64@plt+0x2d58>
   18748:	cmp	r0, #0
   1874c:	moveq	r0, r3
   18750:	bl	19e70 <ftello64@plt+0x3930>
   18754:	ldr	r1, [sp, #84]	; 0x54
   18758:	cmp	r1, #0
   1875c:	mov	r5, r0
   18760:	beq	190f4 <ftello64@plt+0x2bb4>
   18764:	cmp	r1, #1
   18768:	beq	190d4 <ftello64@plt+0x2b94>
   1876c:	ldr	r0, [pc, #2868]	; 192a8 <ftello64@plt+0x2d68>
   18770:	bl	19f5c <ftello64@plt+0x3a1c>
   18774:	mov	r2, #1
   18778:	str	r2, [sp, #224]	; 0xe0
   1877c:	cmp	r3, #508	; 0x1fc
   18780:	bne	183c0 <ftello64@plt+0x1e80>
   18784:	mov	r5, #64	; 0x40
   18788:	b	183e0 <ftello64@plt+0x1ea0>
   1878c:	ldr	r3, [sp, #56]	; 0x38
   18790:	cmp	r3, #0
   18794:	bne	19250 <ftello64@plt+0x2d10>
   18798:	ldr	r0, [sp, #116]	; 0x74
   1879c:	bl	1de0c <ftello64@plt+0x78cc>
   187a0:	b	182e0 <ftello64@plt+0x1da0>
   187a4:	ldr	r3, [sp, #84]	; 0x54
   187a8:	cmp	r3, #1
   187ac:	beq	18f6c <ftello64@plt+0x2a2c>
   187b0:	ldr	r0, [pc, #2804]	; 192ac <ftello64@plt+0x2d6c>
   187b4:	bl	19f5c <ftello64@plt+0x3a1c>
   187b8:	bl	4c4e4 <ftello64@plt+0x35fa4>
   187bc:	mov	r2, r5
   187c0:	ldr	r1, [pc, #2792]	; 192b0 <ftello64@plt+0x2d70>
   187c4:	bl	43298 <ftello64@plt+0x2cd58>
   187c8:	str	r0, [r7, #32]
   187cc:	b	17a90 <ftello64@plt+0x1550>
   187d0:	mov	r2, #5
   187d4:	ldr	r1, [pc, #2776]	; 192b4 <ftello64@plt+0x2d74>
   187d8:	bl	15718 <dcgettext@plt>
   187dc:	mov	r5, r0
   187e0:	bl	15e20 <__errno_location@plt>
   187e4:	ldr	r0, [r0]
   187e8:	bl	15ae4 <strerror@plt>
   187ec:	mov	r1, r4
   187f0:	mov	r2, r0
   187f4:	mov	r0, r5
   187f8:	bl	487a0 <ftello64@plt+0x32260>
   187fc:	mov	r0, #2
   18800:	bl	19ca4 <ftello64@plt+0x3764>
   18804:	mov	r2, #10
   18808:	mov	r1, #0
   1880c:	mov	r0, r4
   18810:	bl	15448 <strtol@plt>
   18814:	ldr	r1, [pc, #2716]	; 192b8 <ftello64@plt+0x2d78>
   18818:	mov	r8, r0
   1881c:	mov	r0, r4
   18820:	bl	15424 <strcmp@plt>
   18824:	cmp	r0, #0
   18828:	beq	17cf0 <ftello64@plt+0x17b0>
   1882c:	cmp	r8, #0
   18830:	ble	17cf0 <ftello64@plt+0x17b0>
   18834:	ldr	r1, [pc, #2688]	; 192bc <ftello64@plt+0x2d7c>
   18838:	mov	r0, r4
   1883c:	bl	15424 <strcmp@plt>
   18840:	cmp	r0, #0
   18844:	beq	18580 <ftello64@plt+0x2040>
   18848:	cmp	r8, #2
   1884c:	ble	18580 <ftello64@plt+0x2040>
   18850:	ldr	r1, [pc, #2664]	; 192c0 <ftello64@plt+0x2d80>
   18854:	mov	r0, r4
   18858:	bl	15424 <strcmp@plt>
   1885c:	cmp	r0, #0
   18860:	beq	18d48 <ftello64@plt+0x2808>
   18864:	cmp	r8, #5
   18868:	ble	18d48 <ftello64@plt+0x2808>
   1886c:	mov	r6, #1
   18870:	mov	r9, r6
   18874:	ldr	r1, [pc, #2632]	; 192c4 <ftello64@plt+0x2d84>
   18878:	mov	r0, r4
   1887c:	bl	15424 <strcmp@plt>
   18880:	cmp	r0, #0
   18884:	beq	18f60 <ftello64@plt+0x2a20>
   18888:	cmp	r8, #8
   1888c:	movgt	r8, #0
   18890:	andle	r8, r9, #1
   18894:	cmp	r8, #0
   18898:	bne	18f60 <ftello64@plt+0x2a20>
   1889c:	ldr	r1, [pc, #2596]	; 192c8 <ftello64@plt+0x2d88>
   188a0:	mov	r0, r4
   188a4:	bl	15424 <strcmp@plt>
   188a8:	cmp	r0, #0
   188ac:	beq	18f3c <ftello64@plt+0x29fc>
   188b0:	cmp	r6, #0
   188b4:	beq	18f1c <ftello64@plt+0x29dc>
   188b8:	mvn	r3, #512	; 0x200
   188bc:	str	r3, [r7]
   188c0:	b	17cf8 <ftello64@plt+0x17b8>
   188c4:	ldr	r3, [pc, #2560]	; 192cc <ftello64@plt+0x2d8c>
   188c8:	ldr	r2, [pc, #2560]	; 192d0 <ftello64@plt+0x2d90>
   188cc:	b	17ca0 <ftello64@plt+0x1760>
   188d0:	ldr	r2, [pc, #2556]	; 192d4 <ftello64@plt+0x2d94>
   188d4:	cmp	r3, r2
   188d8:	bne	17f98 <ftello64@plt+0x1a58>
   188dc:	ldr	r0, [sp, #208]	; 0xd0
   188e0:	bl	57050 <ftello64@plt+0x40b10>
   188e4:	bl	57044 <ftello64@plt+0x40b04>
   188e8:	ldr	r3, [sp, #36]	; 0x24
   188ec:	cmp	r3, #0
   188f0:	str	r0, [sp, #208]	; 0xd0
   188f4:	beq	18ca8 <ftello64@plt+0x2768>
   188f8:	mov	r0, r3
   188fc:	bl	19e70 <ftello64@plt+0x3930>
   18900:	ldr	r3, [sp, #32]
   18904:	cmp	r3, #0
   18908:	ldreq	r4, [sp, #32]
   1890c:	mov	r6, r0
   18910:	beq	17f9c <ftello64@plt+0x1a5c>
   18914:	ldr	r0, [sp, #32]
   18918:	bl	19e70 <ftello64@plt+0x3930>
   1891c:	mov	r4, r0
   18920:	b	17f9c <ftello64@plt+0x1a5c>
   18924:	ldr	r0, [r7, #108]	; 0x6c
   18928:	bl	16168 <gcry_cipher_mode_from_oid@plt>
   1892c:	ldr	r8, [sp, #112]	; 0x70
   18930:	ldr	r6, [r7, #204]	; 0xcc
   18934:	cmp	r8, r4
   18938:	cmpne	r8, #101	; 0x65
   1893c:	moveq	r1, #1
   18940:	movne	r1, #0
   18944:	mov	r3, r9
   18948:	mov	r2, r0
   1894c:	mov	r0, r6
   18950:	bl	5ca28 <ftello64@plt+0x464e8>
   18954:	cmp	r0, #0
   18958:	bne	17e64 <ftello64@plt+0x1924>
   1895c:	mov	r2, #5
   18960:	ldr	r1, [pc, #2416]	; 192d8 <ftello64@plt+0x2d98>
   18964:	bl	15718 <dcgettext@plt>
   18968:	ldr	r6, [r7, #108]	; 0x6c
   1896c:	mov	r4, r0
   18970:	ldr	r0, [r7, #204]	; 0xcc
   18974:	bl	5cd9c <ftello64@plt+0x4685c>
   18978:	mov	r1, r6
   1897c:	mov	r2, r0
   18980:	mov	r0, r4
   18984:	bl	487a0 <ftello64@plt+0x32260>
   18988:	b	17e64 <ftello64@plt+0x1924>
   1898c:	mov	r2, #5
   18990:	ldr	r1, [pc, #2372]	; 192dc <ftello64@plt+0x2d9c>
   18994:	bl	15718 <dcgettext@plt>
   18998:	mov	r4, r0
   1899c:	ldr	r0, [r7, #204]	; 0xcc
   189a0:	bl	5cd9c <ftello64@plt+0x4685c>
   189a4:	ldr	r1, [sp, #40]	; 0x28
   189a8:	mov	r2, r0
   189ac:	mov	r0, r4
   189b0:	bl	487a0 <ftello64@plt+0x32260>
   189b4:	b	17edc <ftello64@plt+0x199c>
   189b8:	mov	r2, #5
   189bc:	ldr	r1, [pc, #2328]	; 192dc <ftello64@plt+0x2d9c>
   189c0:	bl	15718 <dcgettext@plt>
   189c4:	mov	r4, r0
   189c8:	ldr	r0, [r7, #204]	; 0xcc
   189cc:	bl	5cd9c <ftello64@plt+0x4685c>
   189d0:	ldr	r1, [sp, #52]	; 0x34
   189d4:	mov	r2, r0
   189d8:	mov	r0, r4
   189dc:	bl	487a0 <ftello64@plt+0x32260>
   189e0:	b	17ea0 <ftello64@plt+0x1960>
   189e4:	ldr	r1, [sp, #80]	; 0x50
   189e8:	sub	r2, r2, #1
   189ec:	add	r3, r1, #4
   189f0:	add	r0, sp, #196	; 0xc4
   189f4:	ldr	r1, [r1]
   189f8:	bl	221d8 <ftello64@plt+0xbc98>
   189fc:	cmp	r0, #0
   18a00:	beq	182e0 <ftello64@plt+0x1da0>
   18a04:	mov	r0, #1
   18a08:	bl	19ca4 <ftello64@plt+0x3764>
   18a0c:	mov	r0, r3
   18a10:	bl	4848c <ftello64@plt+0x31f4c>
   18a14:	ldr	r1, [sp, #100]	; 0x64
   18a18:	str	r1, [sp, #92]	; 0x5c
   18a1c:	mov	fp, r0
   18a20:	b	18a30 <ftello64@plt+0x24f0>
   18a24:	ldr	r1, [sp, #92]	; 0x5c
   18a28:	ldr	r1, [r1]
   18a2c:	str	r1, [sp, #92]	; 0x5c
   18a30:	cmp	r1, #0
   18a34:	beq	18ae4 <ftello64@plt+0x25a4>
   18a38:	mov	r8, #0
   18a3c:	add	r1, r1, #8
   18a40:	str	r8, [sp]
   18a44:	add	r3, sp, #120	; 0x78
   18a48:	mov	r2, #1
   18a4c:	add	r0, sp, #196	; 0xc4
   18a50:	bl	23300 <ftello64@plt+0xcdc0>
   18a54:	subs	r9, r0, #0
   18a58:	beq	18a24 <ftello64@plt+0x24e4>
   18a5c:	mov	r2, #5
   18a60:	ldr	r1, [pc, #2168]	; 192e0 <ftello64@plt+0x2da0>
   18a64:	mov	r0, r8
   18a68:	bl	15718 <dcgettext@plt>
   18a6c:	ldr	r1, [sp, #92]	; 0x5c
   18a70:	add	r1, r1, #8
   18a74:	str	r1, [sp, #8]
   18a78:	str	r0, [sp, #12]
   18a7c:	mov	r0, r9
   18a80:	bl	161e0 <gpg_strerror@plt>
   18a84:	ldr	r3, [sp, #12]
   18a88:	ldr	r1, [sp, #8]
   18a8c:	mov	r2, r0
   18a90:	mov	r0, r3
   18a94:	bl	487a0 <ftello64@plt+0x32260>
   18a98:	mov	r0, r9
   18a9c:	bl	49ac8 <ftello64@plt+0x33588>
   18aa0:	ldr	r3, [sp, #92]	; 0x5c
   18aa4:	mov	r1, #61	; 0x3d
   18aa8:	add	r3, r3, #8
   18aac:	str	r8, [sp]
   18ab0:	mov	r2, r0
   18ab4:	add	r0, sp, #196	; 0xc4
   18ab8:	bl	1e0d4 <ftello64@plt+0x7b94>
   18abc:	mov	r0, r9
   18ac0:	bl	49ac8 <ftello64@plt+0x33588>
   18ac4:	ldr	r3, [sp, #92]	; 0x5c
   18ac8:	str	r8, [sp]
   18acc:	add	r3, r3, #8
   18ad0:	mov	r1, #60	; 0x3c
   18ad4:	mov	r2, r0
   18ad8:	add	r0, sp, #196	; 0xc4
   18adc:	bl	1e0d4 <ftello64@plt+0x7b94>
   18ae0:	b	18a24 <ftello64@plt+0x24e4>
   18ae4:	ldr	r1, [sp, #96]	; 0x60
   18ae8:	str	r1, [sp, #92]	; 0x5c
   18aec:	b	18af8 <ftello64@plt+0x25b8>
   18af0:	ldr	r1, [r1]
   18af4:	str	r1, [sp, #92]	; 0x5c
   18af8:	cmp	r1, #0
   18afc:	beq	18b28 <ftello64@plt+0x25e8>
   18b00:	ldr	r3, [r1, #4]
   18b04:	ands	r3, r3, #1
   18b08:	bne	18af0 <ftello64@plt+0x25b0>
   18b0c:	add	r1, r1, #8
   18b10:	str	sl, [sp]
   18b14:	add	r2, sp, #116	; 0x74
   18b18:	add	r0, sp, #196	; 0xc4
   18b1c:	bl	19480 <ftello64@plt+0x2f40>
   18b20:	ldr	r1, [sp, #92]	; 0x5c
   18b24:	b	18af0 <ftello64@plt+0x25b0>
   18b28:	ldr	r3, [r7, #128]	; 0x80
   18b2c:	cmp	r3, #0
   18b30:	bne	18b7c <ftello64@plt+0x263c>
   18b34:	ldr	r1, [sp, #96]	; 0x60
   18b38:	str	r1, [sp, #92]	; 0x5c
   18b3c:	b	18b48 <ftello64@plt+0x2608>
   18b40:	ldr	r1, [r1]
   18b44:	str	r1, [sp, #92]	; 0x5c
   18b48:	cmp	r1, #0
   18b4c:	beq	18b7c <ftello64@plt+0x263c>
   18b50:	ldr	r3, [r1, #4]
   18b54:	tst	r3, #1
   18b58:	beq	18b40 <ftello64@plt+0x2600>
   18b5c:	add	r1, r1, #8
   18b60:	str	sl, [sp]
   18b64:	mov	r3, #1
   18b68:	add	r2, sp, #116	; 0x74
   18b6c:	add	r0, sp, #196	; 0xc4
   18b70:	bl	19480 <ftello64@plt+0x2f40>
   18b74:	ldr	r1, [sp, #92]	; 0x5c
   18b78:	b	18b40 <ftello64@plt+0x2600>
   18b7c:	ldr	r3, [sp, #112]	; 0x70
   18b80:	cmp	r3, #100	; 0x64
   18b84:	cmpeq	fp, #0
   18b88:	bne	17fa8 <ftello64@plt+0x1a68>
   18b8c:	mov	r0, #1
   18b90:	bl	4848c <ftello64@plt+0x31f4c>
   18b94:	b	17fa8 <ftello64@plt+0x1a68>
   18b98:	mov	r2, #5
   18b9c:	ldr	r1, [pc, #1856]	; 192e4 <ftello64@plt+0x2da4>
   18ba0:	bl	15718 <dcgettext@plt>
   18ba4:	bl	4873c <ftello64@plt+0x321fc>
   18ba8:	b	17b08 <ftello64@plt+0x15c8>
   18bac:	mov	r0, #2
   18bb0:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   18bb4:	mov	r4, r0
   18bb8:	mov	r0, #11
   18bbc:	bl	456bc <ftello64@plt+0x2f17c>
   18bc0:	mov	r6, r0
   18bc4:	mov	r0, #13
   18bc8:	bl	456bc <ftello64@plt+0x2f17c>
   18bcc:	mov	r9, r0
   18bd0:	mov	r0, #14
   18bd4:	bl	456bc <ftello64@plt+0x2f17c>
   18bd8:	mov	r2, r6
   18bdc:	mov	r3, r9
   18be0:	ldr	r1, [pc, #1792]	; 192e8 <ftello64@plt+0x2da8>
   18be4:	str	r0, [sp]
   18be8:	mov	r0, r4
   18bec:	bl	16318 <gpgrt_fprintf@plt>
   18bf0:	mov	r0, #2
   18bf4:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   18bf8:	mov	r4, r0
   18bfc:	mov	r0, #15
   18c00:	bl	456bc <ftello64@plt+0x2f17c>
   18c04:	ldr	r1, [pc, #1760]	; 192ec <ftello64@plt+0x2dac>
   18c08:	mov	r2, r0
   18c0c:	mov	r0, r4
   18c10:	bl	16318 <gpgrt_fprintf@plt>
   18c14:	b	17af0 <ftello64@plt+0x15b0>
   18c18:	ldr	r0, [sp, #16]
   18c1c:	bl	484c0 <ftello64@plt+0x31f80>
   18c20:	mov	r1, #7
   18c24:	mov	r0, #0
   18c28:	bl	484f8 <ftello64@plt+0x31fb8>
   18c2c:	b	17b24 <ftello64@plt+0x15e4>
   18c30:	bl	4c4e4 <ftello64@plt+0x35fa4>
   18c34:	mov	r2, r4
   18c38:	ldr	r1, [pc, #1712]	; 192f0 <ftello64@plt+0x2db0>
   18c3c:	bl	43298 <ftello64@plt+0x2cd58>
   18c40:	mov	r4, r0
   18c44:	mov	r1, r0
   18c48:	mov	r0, #45	; 0x2d
   18c4c:	bl	16288 <gcry_control@plt>
   18c50:	mov	r0, r4
   18c54:	bl	156a0 <gcry_free@plt>
   18c58:	b	17ef8 <ftello64@plt+0x19b8>
   18c5c:	mov	r2, #0
   18c60:	mov	r1, r6
   18c64:	ldr	r0, [sp, #208]	; 0xd0
   18c68:	bl	57314 <ftello64@plt+0x40dd4>
   18c6c:	cmp	r5, #0
   18c70:	beq	1831c <ftello64@plt+0x1ddc>
   18c74:	b	1830c <ftello64@plt+0x1dcc>
   18c78:	mov	r2, #5
   18c7c:	ldr	r1, [pc, #1648]	; 192f4 <ftello64@plt+0x2db4>
   18c80:	mov	r0, #0
   18c84:	bl	15718 <dcgettext@plt>
   18c88:	bl	487a0 <ftello64@plt+0x32260>
   18c8c:	b	17e04 <ftello64@plt+0x18c4>
   18c90:	mov	r2, #5
   18c94:	ldr	r1, [pc, #1624]	; 192f4 <ftello64@plt+0x2db4>
   18c98:	mov	r0, #0
   18c9c:	bl	15718 <dcgettext@plt>
   18ca0:	bl	487a0 <ftello64@plt+0x32260>
   18ca4:	b	17e28 <ftello64@plt+0x18e8>
   18ca8:	ldr	r6, [sp, #36]	; 0x24
   18cac:	b	18914 <ftello64@plt+0x23d4>
   18cb0:	add	r4, sp, #196	; 0xc4
   18cb4:	add	r3, sp, #124	; 0x7c
   18cb8:	mov	r2, #0
   18cbc:	mov	r0, r4
   18cc0:	ldr	r1, [pc, #1584]	; 192f8 <ftello64@plt+0x2db8>
   18cc4:	bl	1a914 <ftello64@plt+0x43d4>
   18cc8:	ldr	r3, [sp, #124]	; 0x7c
   18ccc:	ldr	r2, [sp, #72]	; 0x48
   18cd0:	cmp	r3, #0
   18cd4:	eorne	r3, r2, #1
   18cd8:	moveq	r3, #0
   18cdc:	cmp	r3, #0
   18ce0:	bne	19024 <ftello64@plt+0x2ae4>
   18ce4:	ldr	r1, [sp, #104]	; 0x68
   18ce8:	b	17f20 <ftello64@plt+0x19e0>
   18cec:	cmp	r3, #107	; 0x6b
   18cf0:	beq	18784 <ftello64@plt+0x2244>
   18cf4:	ldr	r2, [pc, #1536]	; 192fc <ftello64@plt+0x2dbc>
   18cf8:	cmp	r3, r2
   18cfc:	beq	18eb0 <ftello64@plt+0x2970>
   18d00:	cmp	r3, #75	; 0x4b
   18d04:	beq	18ee4 <ftello64@plt+0x29a4>
   18d08:	ldr	r2, [pc, #1520]	; 19300 <ftello64@plt+0x2dc0>
   18d0c:	ldr	r1, [pc, #1520]	; 19304 <ftello64@plt+0x2dc4>
   18d10:	ldr	r0, [pc, #1520]	; 19308 <ftello64@plt+0x2dc8>
   18d14:	bl	48b00 <ftello64@plt+0x325c0>
   18d18:	ldr	r2, [pc, #1516]	; 1930c <ftello64@plt+0x2dcc>
   18d1c:	cmp	r3, r2
   18d20:	moveq	r5, #384	; 0x180
   18d24:	beq	183e0 <ftello64@plt+0x1ea0>
   18d28:	b	18d08 <ftello64@plt+0x27c8>
   18d2c:	ldr	r1, [pc, #1420]	; 192c0 <ftello64@plt+0x2d80>
   18d30:	mov	r0, r4
   18d34:	bl	15424 <strcmp@plt>
   18d38:	cmp	r0, #0
   18d3c:	movne	r6, #0
   18d40:	movne	r9, r6
   18d44:	bne	18874 <ftello64@plt+0x2334>
   18d48:	ldr	r3, [pc, #1472]	; 19310 <ftello64@plt+0x2dd0>
   18d4c:	str	r3, [r7]
   18d50:	b	17cf8 <ftello64@plt+0x17b8>
   18d54:	ldr	r1, [pc, #1464]	; 19314 <ftello64@plt+0x2dd4>
   18d58:	mov	r0, r4
   18d5c:	bl	15424 <strcmp@plt>
   18d60:	cmp	r0, #0
   18d64:	ldreq	r3, [pc, #1452]	; 19318 <ftello64@plt+0x2dd8>
   18d68:	streq	r3, [r7, #108]	; 0x6c
   18d6c:	beq	17d9c <ftello64@plt+0x185c>
   18d70:	ldr	r1, [pc, #1444]	; 1931c <ftello64@plt+0x2ddc>
   18d74:	mov	r0, r4
   18d78:	bl	15424 <strcmp@plt>
   18d7c:	cmp	r0, #0
   18d80:	beq	18df4 <ftello64@plt+0x28b4>
   18d84:	ldr	r1, [pc, #1428]	; 19320 <ftello64@plt+0x2de0>
   18d88:	mov	r0, r4
   18d8c:	bl	15424 <strcmp@plt>
   18d90:	cmp	r0, #0
   18d94:	beq	18df4 <ftello64@plt+0x28b4>
   18d98:	ldr	r1, [pc, #1412]	; 19324 <ftello64@plt+0x2de4>
   18d9c:	mov	r0, r4
   18da0:	bl	15424 <strcmp@plt>
   18da4:	cmp	r0, #0
   18da8:	bne	18dd4 <ftello64@plt+0x2894>
   18dac:	ldr	r3, [pc, #1396]	; 19328 <ftello64@plt+0x2de8>
   18db0:	str	r3, [r7, #108]	; 0x6c
   18db4:	b	17d9c <ftello64@plt+0x185c>
   18db8:	cmp	r5, #0
   18dbc:	beq	19180 <ftello64@plt+0x2c40>
   18dc0:	ldr	r0, [pc, #1380]	; 1932c <ftello64@plt+0x2dec>
   18dc4:	bl	4873c <ftello64@plt+0x321fc>
   18dc8:	mov	r5, #0
   18dcc:	ldr	r1, [sp, #84]	; 0x54
   18dd0:	b	18124 <ftello64@plt+0x1be4>
   18dd4:	ldr	r1, [pc, #1364]	; 19330 <ftello64@plt+0x2df0>
   18dd8:	mov	r0, r4
   18ddc:	bl	15424 <strcmp@plt>
   18de0:	cmp	r0, #0
   18de4:	bne	18e00 <ftello64@plt+0x28c0>
   18de8:	ldr	r3, [pc, #1348]	; 19334 <ftello64@plt+0x2df4>
   18dec:	str	r3, [r7, #108]	; 0x6c
   18df0:	b	17d9c <ftello64@plt+0x185c>
   18df4:	ldr	r3, [pc, #1340]	; 19338 <ftello64@plt+0x2df8>
   18df8:	str	r3, [r7, #108]	; 0x6c
   18dfc:	b	17d9c <ftello64@plt+0x185c>
   18e00:	ldr	r1, [pc, #1332]	; 1933c <ftello64@plt+0x2dfc>
   18e04:	mov	r0, r4
   18e08:	bl	15424 <strcmp@plt>
   18e0c:	cmp	r0, #0
   18e10:	bne	18e68 <ftello64@plt+0x2928>
   18e14:	ldr	r3, [pc, #1316]	; 19340 <ftello64@plt+0x2e00>
   18e18:	str	r3, [r7, #108]	; 0x6c
   18e1c:	b	17d9c <ftello64@plt+0x185c>
   18e20:	ldr	r3, [sp, #80]	; 0x50
   18e24:	ldr	r8, [sp, #116]	; 0x74
   18e28:	ldr	r0, [r3]
   18e2c:	bl	19de4 <ftello64@plt+0x38a4>
   18e30:	mov	r3, r5
   18e34:	mov	r1, r8
   18e38:	mov	r2, r0
   18e3c:	add	r0, sp, #196	; 0xc4
   18e40:	bl	2eefc <ftello64@plt+0x189bc>
   18e44:	mov	r0, r5
   18e48:	bl	15a0c <gpgrt_fclose@plt>
   18e4c:	b	182e0 <ftello64@plt+0x1da0>
   18e50:	mov	r3, r0
   18e54:	mov	r2, #0
   18e58:	ldr	r1, [sp, #116]	; 0x74
   18e5c:	add	r0, sp, #196	; 0xc4
   18e60:	bl	2eefc <ftello64@plt+0x189bc>
   18e64:	b	18e44 <ftello64@plt+0x2904>
   18e68:	ldr	r1, [pc, #1236]	; 19344 <ftello64@plt+0x2e04>
   18e6c:	mov	r0, r4
   18e70:	bl	15424 <strcmp@plt>
   18e74:	cmp	r0, #0
   18e78:	beq	18f08 <ftello64@plt+0x29c8>
   18e7c:	ldr	r1, [pc, #1220]	; 19348 <ftello64@plt+0x2e08>
   18e80:	mov	r0, r4
   18e84:	bl	15424 <strcmp@plt>
   18e88:	cmp	r0, #0
   18e8c:	beq	18f08 <ftello64@plt+0x29c8>
   18e90:	ldr	r1, [pc, #1204]	; 1934c <ftello64@plt+0x2e0c>
   18e94:	mov	r0, r4
   18e98:	bl	15424 <strcmp@plt>
   18e9c:	cmp	r0, #0
   18ea0:	bne	18eec <ftello64@plt+0x29ac>
   18ea4:	ldr	r3, [pc, #1188]	; 19350 <ftello64@plt+0x2e10>
   18ea8:	str	r3, [r7, #108]	; 0x6c
   18eac:	b	17d9c <ftello64@plt+0x185c>
   18eb0:	mov	r5, #128	; 0x80
   18eb4:	b	183e0 <ftello64@plt+0x1ea0>
   18eb8:	ldr	r1, [sp, #80]	; 0x50
   18ebc:	mov	r3, #2
   18ec0:	mov	r2, r5
   18ec4:	ldr	r1, [r1]
   18ec8:	add	r0, sp, #196	; 0xc4
   18ecc:	bl	32a0c <ftello64@plt+0x1c4cc>
   18ed0:	mov	r0, #1
   18ed4:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   18ed8:	cmp	r5, r0
   18edc:	bne	18e44 <ftello64@plt+0x2904>
   18ee0:	b	182e0 <ftello64@plt+0x1da0>
   18ee4:	mov	r5, #66	; 0x42
   18ee8:	b	183e0 <ftello64@plt+0x1ea0>
   18eec:	mov	r0, r4
   18ef0:	ldr	r1, [pc, #1116]	; 19354 <ftello64@plt+0x2e14>
   18ef4:	bl	15424 <strcmp@plt>
   18ef8:	cmp	r0, #0
   18efc:	ldreq	r3, [pc, #1108]	; 19358 <ftello64@plt+0x2e18>
   18f00:	streq	r3, [r7, #108]	; 0x6c
   18f04:	b	17d9c <ftello64@plt+0x185c>
   18f08:	ldr	r3, [pc, #1100]	; 1935c <ftello64@plt+0x2e1c>
   18f0c:	str	r3, [r7, #108]	; 0x6c
   18f10:	b	17d9c <ftello64@plt+0x185c>
   18f14:	ldr	r5, [pc, #1092]	; 19360 <ftello64@plt+0x2e20>
   18f18:	b	183e0 <ftello64@plt+0x1ea0>
   18f1c:	mov	r2, #5
   18f20:	ldr	r1, [pc, #1084]	; 19364 <ftello64@plt+0x2e24>
   18f24:	mov	r0, r6
   18f28:	bl	15718 <dcgettext@plt>
   18f2c:	mov	r1, r4
   18f30:	bl	487a0 <ftello64@plt+0x32260>
   18f34:	mov	r0, #2
   18f38:	bl	19ca4 <ftello64@plt+0x3764>
   18f3c:	mvn	r3, #0
   18f40:	cmp	r6, #0
   18f44:	str	r3, [r7]
   18f48:	bne	188b8 <ftello64@plt+0x2378>
   18f4c:	ldr	r2, [r7, #4]
   18f50:	cmp	r2, #0
   18f54:	beq	184fc <ftello64@plt+0x1fbc>
   18f58:	str	r6, [r7, #8]
   18f5c:	b	17d30 <ftello64@plt+0x17f0>
   18f60:	ldr	r3, [pc, #1024]	; 19368 <ftello64@plt+0x2e28>
   18f64:	str	r3, [r7]
   18f68:	b	17cf8 <ftello64@plt+0x17b8>
   18f6c:	ldr	r3, [sp, #80]	; 0x50
   18f70:	str	r8, [sp]
   18f74:	mov	r2, r8
   18f78:	ldr	r1, [r3]
   18f7c:	add	r0, sp, #196	; 0xc4
   18f80:	add	r3, sp, #124	; 0x7c
   18f84:	str	r8, [sp, #124]	; 0x7c
   18f88:	bl	23714 <ftello64@plt+0xd1d4>
   18f8c:	subs	r8, r0, #0
   18f90:	beq	1905c <ftello64@plt+0x2b1c>
   18f94:	mov	r0, r8
   18f98:	bl	161e0 <gpg_strerror@plt>
   18f9c:	mov	r1, r0
   18fa0:	ldr	r0, [pc, #964]	; 1936c <ftello64@plt+0x2e2c>
   18fa4:	bl	487a0 <ftello64@plt+0x32260>
   18fa8:	mov	r0, r5
   18fac:	bl	156a0 <gcry_free@plt>
   18fb0:	ldr	r0, [sp, #124]	; 0x7c
   18fb4:	bl	15358 <ksba_cert_release@plt>
   18fb8:	b	182e0 <ftello64@plt+0x1da0>
   18fbc:	ldr	r3, [sp, #80]	; 0x50
   18fc0:	ldr	r0, [r3]
   18fc4:	bl	19fac <ftello64@plt+0x3a6c>
   18fc8:	mov	r8, r0
   18fcc:	ldr	r0, [r7, #68]	; 0x44
   18fd0:	ldr	r3, [pc, #704]	; 19298 <ftello64@plt+0x2d58>
   18fd4:	cmp	r0, #0
   18fd8:	moveq	r0, r3
   18fdc:	bl	19e70 <ftello64@plt+0x3930>
   18fe0:	cmp	r8, #0
   18fe4:	mov	r5, r0
   18fe8:	beq	19014 <ftello64@plt+0x2ad4>
   18fec:	mov	r2, r0
   18ff0:	mov	r1, r8
   18ff4:	add	r0, sp, #196	; 0xc4
   18ff8:	bl	35fe4 <ftello64@plt+0x1faa4>
   18ffc:	b	18e44 <ftello64@plt+0x2904>
   19000:	ldr	r0, [r7, #68]	; 0x44
   19004:	cmp	r0, #0
   19008:	ldreq	r0, [pc, #648]	; 19298 <ftello64@plt+0x2d58>
   1900c:	bl	19e70 <ftello64@plt+0x3930>
   19010:	mov	r5, r0
   19014:	mov	r1, r5
   19018:	add	r0, sp, #196	; 0xc4
   1901c:	bl	3615c <ftello64@plt+0x1fc1c>
   19020:	b	18e44 <ftello64@plt+0x2904>
   19024:	bl	4c964 <ftello64@plt+0x36424>
   19028:	mov	r2, #0
   1902c:	ldr	r1, [pc, #828]	; 19370 <ftello64@plt+0x2e30>
   19030:	bl	43298 <ftello64@plt+0x2cd58>
   19034:	mov	r3, #0
   19038:	mov	r1, r3
   1903c:	str	r3, [sp, #280]	; 0x118
   19040:	str	r0, [sp, #276]	; 0x114
   19044:	bl	15fdc <access@plt>
   19048:	cmp	r0, #0
   1904c:	beq	190a0 <ftello64@plt+0x2b60>
   19050:	ldr	r0, [sp, #276]	; 0x114
   19054:	bl	156a0 <gcry_free@plt>
   19058:	b	18ce4 <ftello64@plt+0x27a4>
   1905c:	ldr	r0, [sp, #124]	; 0x7c
   19060:	bl	22908 <ftello64@plt+0xc3c8>
   19064:	subs	r5, r0, #0
   19068:	beq	190cc <ftello64@plt+0x2b8c>
   1906c:	ldr	r0, [sp, #124]	; 0x7c
   19070:	bl	24d7c <ftello64@plt+0xe83c>
   19074:	mov	r1, r5
   19078:	mov	r2, r0
   1907c:	mov	r9, r0
   19080:	add	r0, sp, #196	; 0xc4
   19084:	bl	20378 <ftello64@plt+0x9e38>
   19088:	mov	r8, r0
   1908c:	mov	r0, r9
   19090:	bl	156a0 <gcry_free@plt>
   19094:	cmp	r8, #0
   19098:	beq	18fa8 <ftello64@plt+0x2a68>
   1909c:	b	18f94 <ftello64@plt+0x2a54>
   190a0:	mov	r2, #5
   190a4:	ldr	r1, [pc, #712]	; 19374 <ftello64@plt+0x2e34>
   190a8:	bl	15718 <dcgettext@plt>
   190ac:	ldr	r1, [sp, #276]	; 0x114
   190b0:	bl	4873c <ftello64@plt+0x321fc>
   190b4:	mov	r0, r4
   190b8:	ldr	r3, [pc, #480]	; 192a0 <ftello64@plt+0x2d60>
   190bc:	add	r2, sp, #276	; 0x114
   190c0:	mov	r1, #1
   190c4:	bl	32204 <ftello64@plt+0x1bcc4>
   190c8:	b	19050 <ftello64@plt+0x2b10>
   190cc:	ldr	r8, [pc, #676]	; 19378 <ftello64@plt+0x2e38>
   190d0:	b	18f94 <ftello64@plt+0x2a54>
   190d4:	ldr	r3, [sp, #80]	; 0x50
   190d8:	ldr	r0, [r3]
   190dc:	bl	19de4 <ftello64@plt+0x38a4>
   190e0:	mov	r2, r5
   190e4:	mov	r1, r0
   190e8:	add	r0, sp, #196	; 0xc4
   190ec:	bl	2fdc0 <ftello64@plt+0x19880>
   190f0:	b	18e44 <ftello64@plt+0x2904>
   190f4:	mov	r2, r0
   190f8:	add	r0, sp, #196	; 0xc4
   190fc:	bl	2fdc0 <ftello64@plt+0x19880>
   19100:	b	18e44 <ftello64@plt+0x2904>
   19104:	ldr	r3, [sp, #80]	; 0x50
   19108:	ldr	r8, [sp, #120]	; 0x78
   1910c:	ldr	r0, [r3]
   19110:	bl	19de4 <ftello64@plt+0x38a4>
   19114:	mov	r1, r8
   19118:	str	r5, [sp]
   1911c:	ldr	r3, [sp, #64]	; 0x40
   19120:	mov	r2, r0
   19124:	add	r0, sp, #196	; 0xc4
   19128:	bl	2dc40 <ftello64@plt+0x17700>
   1912c:	b	18e44 <ftello64@plt+0x2904>
   19130:	str	r0, [sp]
   19134:	ldr	r3, [sp, #64]	; 0x40
   19138:	ldr	r1, [sp, #120]	; 0x78
   1913c:	add	r0, sp, #196	; 0xc4
   19140:	bl	2dc40 <ftello64@plt+0x17700>
   19144:	b	18e44 <ftello64@plt+0x2904>
   19148:	ldr	r3, [sp, #80]	; 0x50
   1914c:	ldr	r0, [r3]
   19150:	bl	19de4 <ftello64@plt+0x38a4>
   19154:	mov	r3, r5
   19158:	mvn	r2, #0
   1915c:	mov	r1, r0
   19160:	add	r0, sp, #196	; 0xc4
   19164:	bl	2c4f0 <ftello64@plt+0x15fb0>
   19168:	b	18e44 <ftello64@plt+0x2904>
   1916c:	mov	r3, r5
   19170:	mvn	r2, #0
   19174:	add	r0, sp, #196	; 0xc4
   19178:	bl	2c4f0 <ftello64@plt+0x15fb0>
   1917c:	b	18e44 <ftello64@plt+0x2904>
   19180:	ldr	r3, [sp, #80]	; 0x50
   19184:	ldr	r0, [r3]
   19188:	bl	19de4 <ftello64@plt+0x38a4>
   1918c:	ldr	r3, [sp, #80]	; 0x50
   19190:	mov	r8, r0
   19194:	ldr	r0, [r3, #4]
   19198:	bl	19de4 <ftello64@plt+0x38a4>
   1919c:	mov	r1, r8
   191a0:	mov	r3, #0
   191a4:	mov	r2, r0
   191a8:	add	r0, sp, #196	; 0xc4
   191ac:	bl	2c4f0 <ftello64@plt+0x15fb0>
   191b0:	b	18e44 <ftello64@plt+0x2904>
   191b4:	add	r0, sp, #196	; 0xc4
   191b8:	bl	20290 <ftello64@plt+0x9d50>
   191bc:	cmp	r0, #0
   191c0:	beq	182e0 <ftello64@plt+0x1da0>
   191c4:	bl	161e0 <gpg_strerror@plt>
   191c8:	mov	r1, r0
   191cc:	ldr	r0, [pc, #424]	; 1937c <ftello64@plt+0x2e3c>
   191d0:	bl	487a0 <ftello64@plt+0x32260>
   191d4:	b	182e0 <ftello64@plt+0x1da0>
   191d8:	ldr	r0, [r7, #68]	; 0x44
   191dc:	ldr	r3, [pc, #180]	; 19298 <ftello64@plt+0x2d58>
   191e0:	cmp	r0, #0
   191e4:	moveq	r0, r3
   191e8:	bl	19e70 <ftello64@plt+0x3930>
   191ec:	str	r8, [sp, #92]	; 0x5c
   191f0:	ldr	r1, [sp, #84]	; 0x54
   191f4:	mov	r5, r0
   191f8:	b	19224 <ftello64@plt+0x2ce4>
   191fc:	ldr	r3, [sp, #80]	; 0x50
   19200:	add	r0, sp, #92	; 0x5c
   19204:	ldr	r1, [r3]
   19208:	bl	4408c <ftello64@plt+0x2db4c>
   1920c:	ldr	r1, [sp, #84]	; 0x54
   19210:	ldr	r3, [sp, #80]	; 0x50
   19214:	sub	r1, r1, #1
   19218:	add	r3, r3, #4
   1921c:	str	r1, [sp, #84]	; 0x54
   19220:	str	r3, [sp, #80]	; 0x50
   19224:	cmp	r1, #0
   19228:	bne	191fc <ftello64@plt+0x2cbc>
   1922c:	mov	r2, r5
   19230:	ldr	r1, [sp, #92]	; 0x5c
   19234:	add	r0, sp, #196	; 0xc4
   19238:	bl	324e4 <ftello64@plt+0x1bfa4>
   1923c:	ldr	r0, [sp, #92]	; 0x5c
   19240:	bl	44034 <ftello64@plt+0x2daf4>
   19244:	mov	r0, r5
   19248:	bl	15a0c <gpgrt_fclose@plt>
   1924c:	b	182e0 <ftello64@plt+0x1da0>
   19250:	bl	15c10 <getpid@plt>
   19254:	mov	r1, r0
   19258:	ldr	r0, [pc, #288]	; 19380 <ftello64@plt+0x2e40>
   1925c:	bl	488ec <ftello64@plt+0x323ac>
   19260:	ldr	r0, [sp, #56]	; 0x38
   19264:	bl	4b77c <ftello64@plt+0x3523c>
   19268:	ldr	r0, [pc, #276]	; 19384 <ftello64@plt+0x2e44>
   1926c:	bl	488ec <ftello64@plt+0x323ac>
   19270:	b	18798 <ftello64@plt+0x2258>
   19274:	ldr	r0, [pc, #28]	; 19298 <ftello64@plt+0x2d58>
   19278:	bl	19fac <ftello64@plt+0x3a6c>
   1927c:	mov	r8, r0
   19280:	b	18fcc <ftello64@plt+0x2a8c>
   19284:	mov	r0, r4
   19288:	bl	15fc4 <gcry_xstrdup@plt>
   1928c:	str	r0, [r5]
   19290:	b	18688 <ftello64@plt+0x2148>
   19294:	andeq	r0, r6, r0, asr #7
   19298:	andeq	pc, r5, ip, lsr ip	; <UNPREDICTABLE>
   1929c:	andeq	r0, r6, r0, lsl #10
   192a0:	andeq	r9, r1, r4, ror #27
   192a4:	andeq	r0, r6, r0, lsr #7
   192a8:	muleq	r6, r0, r4
   192ac:	andeq	r0, r6, ip, ror #10
   192b0:	andeq	pc, r5, r0, lsr #25
   192b4:	andeq	pc, r5, r0, ror #25
   192b8:	andeq	pc, r5, ip, asr #28
   192bc:	andeq	pc, r5, r4, asr lr	; <UNPREDICTABLE>
   192c0:	andeq	pc, r5, ip, asr lr	; <UNPREDICTABLE>
   192c4:	andeq	pc, r5, r8, ror #28
   192c8:	andeq	pc, r5, r0, ror lr	; <UNPREDICTABLE>
   192cc:	movweq	r0, #1
   192d0:	strdeq	r0, [r6], -ip
   192d4:	strdeq	r0, [r0], -sl
   192d8:	muleq	r6, r4, r0
   192dc:	andeq	r0, r6, r8, asr #1
   192e0:	andeq	r0, r6, r0, ror #2
   192e4:	andeq	pc, r5, ip, asr #27
   192e8:	andeq	pc, r5, r0, asr #27
   192ec:	andeq	r9, r6, r0, ror #18
   192f0:	andeq	r0, r6, r4, lsl r1
   192f4:	andeq	r0, r6, ip, rrx
   192f8:	andeq	r0, r6, r0, lsr #2
   192fc:	strdeq	r0, [r0], -fp
   19300:	andeq	pc, r5, r8, lsl #19
   19304:	andeq	r0, r0, r8, lsr #15
   19308:	andeq	r0, r6, r8, lsr #9
   1930c:	andeq	r0, r0, sp, lsl #4
   19310:	andeq	r0, r0, r1, lsl #8
   19314:	andeq	pc, r5, r4, lsl #30
   19318:	andeq	pc, r5, ip, lsl #30
   1931c:	andeq	pc, r5, r4, lsr #30
   19320:	andeq	pc, r5, ip, lsr #30
   19324:	andeq	pc, r5, r4, asr pc	; <UNPREDICTABLE>
   19328:	andeq	pc, r5, r0, ror #30
   1932c:	andeq	r0, r6, r4, lsr r4
   19330:	andeq	pc, r5, ip, ror pc	; <UNPREDICTABLE>
   19334:	andeq	pc, r5, r8, lsl #31
   19338:	andeq	pc, r5, r8, lsr pc	; <UNPREDICTABLE>
   1933c:	andeq	pc, r5, r4, lsr #31
   19340:	andeq	pc, r5, ip, lsr #31
   19344:	andeq	pc, r5, r0, asr #31
   19348:	andeq	pc, r5, ip, asr #31
   1934c:	strdeq	pc, [r5], -r4
   19350:	andeq	r0, r6, r0
   19354:	andeq	r0, r6, ip, lsl r0
   19358:	andeq	r0, r6, r8, lsr #32
   1935c:	ldrdeq	pc, [r5], -r8
   19360:	andeq	r0, r0, r2, asr #2
   19364:	andeq	pc, r5, r8, ror lr	; <UNPREDICTABLE>
   19368:	andeq	r0, r0, r5, asr #8
   1936c:	andeq	r0, r6, ip, lsl #11
   19370:	andeq	r0, r6, ip, lsr #2
   19374:	andeq	r0, r6, ip, lsr r1
   19378:	movweq	r0, #59	; 0x3b
   1937c:	andeq	r0, r6, r0, asr r5
   19380:	andeq	r0, r6, r8, ror #6
   19384:	muleq	r6, r4, r3
   19388:	mov	fp, #0
   1938c:	mov	lr, #0
   19390:	pop	{r1}		; (ldr r1, [sp], #4)
   19394:	mov	r2, sp
   19398:	push	{r2}		; (str r2, [sp, #-4]!)
   1939c:	push	{r0}		; (str r0, [sp, #-4]!)
   193a0:	ldr	ip, [pc, #16]	; 193b8 <ftello64@plt+0x2e78>
   193a4:	push	{ip}		; (str ip, [sp, #-4]!)
   193a8:	ldr	r0, [pc, #12]	; 193bc <ftello64@plt+0x2e7c>
   193ac:	ldr	r3, [pc, #12]	; 193c0 <ftello64@plt+0x2e80>
   193b0:	bl	15ad8 <__libc_start_main@plt>
   193b4:	bl	16444 <abort@plt>
   193b8:	andeq	pc, r5, r0, asr r9	; <UNPREDICTABLE>
   193bc:	andeq	r6, r1, r0, asr r5
   193c0:	strdeq	pc, [r5], -r0
   193c4:	ldr	r3, [pc, #20]	; 193e0 <ftello64@plt+0x2ea0>
   193c8:	ldr	r2, [pc, #20]	; 193e4 <ftello64@plt+0x2ea4>
   193cc:	add	r3, pc, r3
   193d0:	ldr	r2, [r3, r2]
   193d4:	cmp	r2, #0
   193d8:	bxeq	lr
   193dc:	b	15bb0 <__gmon_start__@plt>
   193e0:	andeq	r6, r6, r4, ror #11
   193e4:	andeq	r0, r0, r0, asr #12
   193e8:	ldr	r0, [pc, #24]	; 19408 <ftello64@plt+0x2ec8>
   193ec:	ldr	r3, [pc, #24]	; 1940c <ftello64@plt+0x2ecc>
   193f0:	cmp	r3, r0
   193f4:	bxeq	lr
   193f8:	ldr	r3, [pc, #16]	; 19410 <ftello64@plt+0x2ed0>
   193fc:	cmp	r3, #0
   19400:	bxeq	lr
   19404:	bx	r3
   19408:	andeq	r0, r8, r0, asr #20
   1940c:	andeq	r0, r8, r0, asr #20
   19410:	andeq	r0, r0, r0
   19414:	ldr	r0, [pc, #36]	; 19440 <ftello64@plt+0x2f00>
   19418:	ldr	r1, [pc, #36]	; 19444 <ftello64@plt+0x2f04>
   1941c:	sub	r1, r1, r0
   19420:	asr	r1, r1, #2
   19424:	add	r1, r1, r1, lsr #31
   19428:	asrs	r1, r1, #1
   1942c:	bxeq	lr
   19430:	ldr	r3, [pc, #16]	; 19448 <ftello64@plt+0x2f08>
   19434:	cmp	r3, #0
   19438:	bxeq	lr
   1943c:	bx	r3
   19440:	andeq	r0, r8, r0, asr #20
   19444:	andeq	r0, r8, r0, asr #20
   19448:	andeq	r0, r0, r0
   1944c:	push	{r4, lr}
   19450:	ldr	r4, [pc, #24]	; 19470 <ftello64@plt+0x2f30>
   19454:	ldrb	r3, [r4]
   19458:	cmp	r3, #0
   1945c:	popne	{r4, pc}
   19460:	bl	193e8 <ftello64@plt+0x2ea8>
   19464:	mov	r3, #1
   19468:	strb	r3, [r4]
   1946c:	pop	{r4, pc}
   19470:	andeq	r0, r8, r0, ror sl
   19474:	b	19414 <ftello64@plt+0x2ed4>
   19478:	mov	r0, #25
   1947c:	b	16288 <gcry_control@plt>
   19480:	push	{r4, r5, r6, r7, lr}
   19484:	sub	sp, sp, #12
   19488:	mov	r7, r0
   1948c:	str	r3, [sp]
   19490:	mov	r3, r2
   19494:	mov	r2, #0
   19498:	mov	r4, r1
   1949c:	ldr	r5, [sp, #32]
   194a0:	bl	23300 <ftello64@plt+0xcdc0>
   194a4:	subs	r6, r0, #0
   194a8:	beq	194f4 <ftello64@plt+0x2fb4>
   194ac:	cmp	r5, #0
   194b0:	beq	194fc <ftello64@plt+0x2fbc>
   194b4:	bl	161e0 <gpg_strerror@plt>
   194b8:	mov	r1, r4
   194bc:	mov	r2, r0
   194c0:	ldr	r0, [pc, #104]	; 19530 <ftello64@plt+0x2ff0>
   194c4:	bl	487a0 <ftello64@plt+0x32260>
   194c8:	mov	r0, r6
   194cc:	bl	49ac8 <ftello64@plt+0x33588>
   194d0:	mov	r2, #0
   194d4:	str	r2, [sp, #32]
   194d8:	mov	r3, r4
   194dc:	mov	r1, #60	; 0x3c
   194e0:	mov	r2, r0
   194e4:	mov	r0, r7
   194e8:	add	sp, sp, #12
   194ec:	pop	{r4, r5, r6, r7, lr}
   194f0:	b	1e0d4 <ftello64@plt+0x7b94>
   194f4:	add	sp, sp, #12
   194f8:	pop	{r4, r5, r6, r7, pc}
   194fc:	mov	r2, #5
   19500:	ldr	r1, [pc, #44]	; 19534 <ftello64@plt+0x2ff4>
   19504:	mov	r0, r5
   19508:	bl	15718 <dcgettext@plt>
   1950c:	mov	r5, r0
   19510:	mov	r0, r6
   19514:	bl	161e0 <gpg_strerror@plt>
   19518:	mov	r1, r4
   1951c:	mov	r2, r0
   19520:	mov	r0, r5
   19524:	add	sp, sp, #12
   19528:	pop	{r4, r5, r6, r7, lr}
   1952c:	b	4873c <ftello64@plt+0x321fc>
   19530:	muleq	r5, r0, r9
   19534:	andeq	pc, r5, ip, lsr #19
   19538:	push	{r4, r5, r6, lr}
   1953c:	mov	r6, r0
   19540:	ldr	r4, [pc, #120]	; 195c0 <ftello64@plt+0x3080>
   19544:	mov	r5, r1
   19548:	ldr	r3, [r4]
   1954c:	cmp	r3, #0
   19550:	bne	195a4 <ftello64@plt+0x3064>
   19554:	mov	r0, #0
   19558:	blx	r5
   1955c:	mov	r5, r0
   19560:	mov	r0, r6
   19564:	bl	15cb8 <strlen@plt>
   19568:	mov	r4, r0
   1956c:	mov	r0, r5
   19570:	bl	15cb8 <strlen@plt>
   19574:	add	r0, r4, r0
   19578:	add	r0, r0, #2
   1957c:	bl	152e0 <gcry_xmalloc@plt>
   19580:	mov	r1, r6
   19584:	mov	r4, r0
   19588:	bl	156e8 <stpcpy@plt>
   1958c:	mov	r3, #32
   19590:	mov	r1, r5
   19594:	strb	r3, [r0], #1
   19598:	bl	15970 <strcpy@plt>
   1959c:	mov	r0, r4
   195a0:	pop	{r4, r5, r6, pc}
   195a4:	mov	r2, #0
   195a8:	mov	r1, r2
   195ac:	mov	r0, #24
   195b0:	bl	16288 <gcry_control@plt>
   195b4:	mov	r3, #0
   195b8:	str	r3, [r4]
   195bc:	b	19554 <ftello64@plt+0x3014>
   195c0:	andeq	r0, r8, r8
   195c4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   195c8:	mov	r7, r1
   195cc:	mov	r6, r2
   195d0:	mov	r8, r0
   195d4:	bl	15cb8 <strlen@plt>
   195d8:	ldr	r3, [pc, #232]	; 196c8 <ftello64@plt+0x3188>
   195dc:	ldr	r3, [r3]
   195e0:	cmp	r3, #0
   195e4:	add	r5, r0, #2
   195e8:	bne	196bc <ftello64@plt+0x317c>
   195ec:	mov	r4, #1
   195f0:	mov	r0, r4
   195f4:	blx	r6
   195f8:	cmp	r0, #0
   195fc:	mov	r0, r4
   19600:	add	r4, r4, #1
   19604:	bne	19618 <ftello64@plt+0x30d8>
   19608:	blx	r7
   1960c:	bl	15cb8 <strlen@plt>
   19610:	add	r5, r5, #2
   19614:	add	r5, r0, r5
   19618:	cmp	r4, #400	; 0x190
   1961c:	bne	195f0 <ftello64@plt+0x30b0>
   19620:	add	r0, r5, #21
   19624:	bl	152e0 <gcry_xmalloc@plt>
   19628:	mov	r3, #0
   1962c:	ldr	sl, [pc, #152]	; 196cc <ftello64@plt+0x318c>
   19630:	mov	r5, r3
   19634:	mov	r4, #1
   19638:	mov	fp, r0
   1963c:	strb	r3, [r0]
   19640:	b	19678 <ftello64@plt+0x3138>
   19644:	ldrh	r2, [sl]
   19648:	ldrb	r3, [sl, #2]
   1964c:	strh	r2, [r5]
   19650:	strb	r3, [r9, #2]!
   19654:	mov	r0, r4
   19658:	blx	r7
   1965c:	mov	r1, r0
   19660:	mov	r0, r9
   19664:	bl	156e8 <stpcpy@plt>
   19668:	mov	r5, r0
   1966c:	add	r4, r4, #1
   19670:	cmp	r4, #400	; 0x190
   19674:	beq	196a4 <ftello64@plt+0x3164>
   19678:	mov	r0, r4
   1967c:	blx	r6
   19680:	cmp	r0, #0
   19684:	bne	1966c <ftello64@plt+0x312c>
   19688:	subs	r9, r5, #0
   1968c:	bne	19644 <ftello64@plt+0x3104>
   19690:	mov	r1, r8
   19694:	mov	r0, fp
   19698:	bl	156e8 <stpcpy@plt>
   1969c:	mov	r9, r0
   196a0:	b	19654 <ftello64@plt+0x3114>
   196a4:	cmp	r5, #0
   196a8:	mov	r0, fp
   196ac:	ldrne	r3, [pc, #28]	; 196d0 <ftello64@plt+0x3190>
   196b0:	ldrhne	r3, [r3]
   196b4:	strhne	r3, [r5]
   196b8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   196bc:	mov	r0, #30
   196c0:	bl	16288 <gcry_control@plt>
   196c4:	b	195ec <ftello64@plt+0x30ac>
   196c8:	andeq	r0, r8, r8
   196cc:	ldrdeq	pc, [r5], -r8
   196d0:	strdeq	ip, [r6], -r4
   196d4:	sub	r0, r0, #1
   196d8:	push	{r4, lr}
   196dc:	cmp	r0, #40	; 0x28
   196e0:	ldrls	pc, [pc, r0, lsl #2]
   196e4:	b	198c4 <ftello64@plt+0x3384>
   196e8:	andeq	r9, r1, r8, lsr #17
   196ec:	andeq	r9, r1, r4, asr #17
   196f0:	andeq	r9, r1, r4, asr #17
   196f4:	andeq	r9, r1, r4, asr #17
   196f8:	andeq	r9, r1, r4, asr #17
   196fc:	andeq	r9, r1, r4, asr #17
   19700:	andeq	r9, r1, r4, asr #17
   19704:	andeq	r9, r1, r4, asr #17
   19708:	andeq	r9, r1, r4, asr #17
   1970c:	andeq	r9, r1, r4, asr #17
   19710:	andeq	r9, r1, ip, lsl #15
   19714:	andeq	r9, r1, r4, asr #17
   19718:			; <UNDEFINED> instruction: 0x000198bc
   1971c:	andeq	r9, r1, r4, asr #17
   19720:	andeq	r9, r1, r4, asr #17
   19724:	andeq	r9, r1, r4, asr #17
   19728:	muleq	r1, r4, r7
   1972c:	andeq	r9, r1, r4, asr #17
   19730:	muleq	r1, ip, r7
   19734:			; <UNDEFINED> instruction: 0x000197b0
   19738:	ldrdeq	r9, [r1], -r4
   1973c:	andeq	r9, r1, r4, asr #17
   19740:	andeq	r9, r1, r4, asr #17
   19744:	andeq	r9, r1, r4, asr #17
   19748:	andeq	r9, r1, r4, asr #17
   1974c:	andeq	r9, r1, r4, asr #17
   19750:	andeq	r9, r1, r4, asr #17
   19754:	andeq	r9, r1, r4, asr #17
   19758:	andeq	r9, r1, r4, asr #17
   1975c:	andeq	r9, r1, r4, asr #17
   19760:	strdeq	r9, [r1], -r8
   19764:	andeq	r9, r1, r0, lsl #16
   19768:	andeq	r9, r1, r8, lsl #16
   1976c:	andeq	r9, r1, ip, lsl r8
   19770:	andeq	r9, r1, r4, asr #16
   19774:	andeq	r9, r1, ip, ror #16
   19778:	andeq	r9, r1, r4, asr #17
   1977c:	andeq	r9, r1, r4, asr #17
   19780:	andeq	r9, r1, r4, asr #17
   19784:	andeq	r9, r1, r8, lsr #17
   19788:	muleq	r1, r4, r8
   1978c:	ldr	r0, [pc, #312]	; 198cc <ftello64@plt+0x338c>
   19790:	pop	{r4, pc}
   19794:	ldr	r0, [pc, #308]	; 198d0 <ftello64@plt+0x3390>
   19798:	pop	{r4, pc}
   1979c:	mov	r2, #5
   197a0:	ldr	r1, [pc, #300]	; 198d4 <ftello64@plt+0x3394>
   197a4:	mov	r0, #0
   197a8:	pop	{r4, lr}
   197ac:	b	15718 <dcgettext@plt>
   197b0:	ldr	r4, [pc, #288]	; 198d8 <ftello64@plt+0x3398>
   197b4:	ldr	r0, [r4]
   197b8:	cmp	r0, #0
   197bc:	popne	{r4, pc}
   197c0:	ldr	r1, [pc, #276]	; 198dc <ftello64@plt+0x339c>
   197c4:	ldr	r0, [pc, #276]	; 198e0 <ftello64@plt+0x33a0>
   197c8:	bl	19538 <ftello64@plt+0x2ff8>
   197cc:	str	r0, [r4]
   197d0:	pop	{r4, pc}
   197d4:	ldr	r4, [pc, #252]	; 198d8 <ftello64@plt+0x3398>
   197d8:	ldr	r0, [r4, #4]
   197dc:	cmp	r0, #0
   197e0:	popne	{r4, pc}
   197e4:	ldr	r1, [pc, #248]	; 198e4 <ftello64@plt+0x33a4>
   197e8:	ldr	r0, [pc, #248]	; 198e8 <ftello64@plt+0x33a8>
   197ec:	bl	19538 <ftello64@plt+0x2ff8>
   197f0:	str	r0, [r4, #4]
   197f4:	pop	{r4, pc}
   197f8:	ldr	r0, [pc, #236]	; 198ec <ftello64@plt+0x33ac>
   197fc:	pop	{r4, pc}
   19800:	pop	{r4, lr}
   19804:	b	4c4e4 <ftello64@plt+0x35fa4>
   19808:	mov	r2, #5
   1980c:	ldr	r1, [pc, #220]	; 198f0 <ftello64@plt+0x33b0>
   19810:	mov	r0, #0
   19814:	pop	{r4, lr}
   19818:	b	15718 <dcgettext@plt>
   1981c:	ldr	r4, [pc, #180]	; 198d8 <ftello64@plt+0x3398>
   19820:	ldr	r0, [r4, #8]
   19824:	cmp	r0, #0
   19828:	popne	{r4, pc}
   1982c:	ldr	r2, [pc, #192]	; 198f4 <ftello64@plt+0x33b4>
   19830:	ldr	r1, [pc, #192]	; 198f8 <ftello64@plt+0x33b8>
   19834:	ldr	r0, [pc, #192]	; 198fc <ftello64@plt+0x33bc>
   19838:	bl	195c4 <ftello64@plt+0x3084>
   1983c:	str	r0, [r4, #8]
   19840:	pop	{r4, pc}
   19844:	ldr	r4, [pc, #140]	; 198d8 <ftello64@plt+0x3398>
   19848:	ldr	r0, [r4, #12]
   1984c:	cmp	r0, #0
   19850:	popne	{r4, pc}
   19854:	ldr	r2, [pc, #164]	; 19900 <ftello64@plt+0x33c0>
   19858:	ldr	r1, [pc, #164]	; 19904 <ftello64@plt+0x33c4>
   1985c:	ldr	r0, [pc, #164]	; 19908 <ftello64@plt+0x33c8>
   19860:	bl	195c4 <ftello64@plt+0x3084>
   19864:	str	r0, [r4, #12]
   19868:	pop	{r4, pc}
   1986c:	ldr	r4, [pc, #100]	; 198d8 <ftello64@plt+0x3398>
   19870:	ldr	r0, [r4, #16]
   19874:	cmp	r0, #0
   19878:	popne	{r4, pc}
   1987c:	ldr	r2, [pc, #136]	; 1990c <ftello64@plt+0x33cc>
   19880:	ldr	r1, [pc, #136]	; 19910 <ftello64@plt+0x33d0>
   19884:	ldr	r0, [pc, #136]	; 19914 <ftello64@plt+0x33d4>
   19888:	bl	195c4 <ftello64@plt+0x3084>
   1988c:	str	r0, [r4, #16]
   19890:	pop	{r4, pc}
   19894:	mov	r2, #5
   19898:	ldr	r1, [pc, #120]	; 19918 <ftello64@plt+0x33d8>
   1989c:	mov	r0, #0
   198a0:	pop	{r4, lr}
   198a4:	b	15718 <dcgettext@plt>
   198a8:	mov	r2, #5
   198ac:	ldr	r1, [pc, #104]	; 1991c <ftello64@plt+0x33dc>
   198b0:	mov	r0, #0
   198b4:	pop	{r4, lr}
   198b8:	b	15718 <dcgettext@plt>
   198bc:	ldr	r0, [pc, #92]	; 19920 <ftello64@plt+0x33e0>
   198c0:	pop	{r4, pc}
   198c4:	mov	r0, #0
   198c8:	pop	{r4, pc}
   198cc:	ldrdeq	pc, [r5], -ip
   198d0:	strdeq	pc, [r5], -r0
   198d4:	andeq	pc, r5, ip, lsl #20
   198d8:	andeq	r0, r8, r4, ror sl
   198dc:	andeq	r5, r1, r4, lsr r9
   198e0:	andeq	pc, r5, ip, ror #21
   198e4:	andeq	r5, r1, r8, ror #10
   198e8:	strdeq	pc, [r5], -r8
   198ec:	strdeq	pc, [r5], -ip
   198f0:	andeq	pc, r5, r0, lsl #22
   198f4:	andeq	r9, r1, ip, lsl #19
   198f8:	andeq	pc, r4, r4, ror #26
   198fc:	andeq	pc, r5, r8, lsl fp	; <UNPREDICTABLE>
   19900:	andeq	r9, r1, ip, asr r9
   19904:	andeq	r6, r1, r4, lsr #32
   19908:	andeq	pc, r5, r4, lsr #22
   1990c:	andeq	r9, r1, r4, ror #19
   19910:	ldrdeq	r5, [r1], -r8
   19914:	andeq	pc, r5, r0, lsr fp	; <UNPREDICTABLE>
   19918:	andeq	pc, r5, r0, ror #20
   1991c:	andeq	pc, r5, r0, lsr sl	; <UNPREDICTABLE>
   19920:	andeq	pc, r5, r4, lsl #20
   19924:	ldr	r3, [pc, #40]	; 19954 <ftello64@plt+0x3414>
   19928:	mov	r2, r1
   1992c:	push	{r4, lr}
   19930:	mov	r1, r0
   19934:	ldr	r0, [r3, #40]	; 0x28
   19938:	bl	59ff8 <ftello64@plt+0x43ab8>
   1993c:	cmp	r0, #0
   19940:	popeq	{r4, pc}
   19944:	bl	161e0 <gpg_strerror@plt>
   19948:	mov	r1, r0
   1994c:	ldr	r0, [pc, #4]	; 19958 <ftello64@plt+0x3418>
   19950:	bl	48824 <ftello64@plt+0x322e4>
   19954:	andeq	r0, r8, r0, lsr #30
   19958:	andeq	pc, r5, r8, lsr fp	; <UNPREDICTABLE>
   1995c:	cmp	r0, #1
   19960:	beq	19978 <ftello64@plt+0x3438>
   19964:	ldr	r3, [pc, #28]	; 19988 <ftello64@plt+0x3448>
   19968:	cmp	r0, r3
   1996c:	beq	19978 <ftello64@plt+0x3438>
   19970:	mov	r0, #1
   19974:	bx	lr
   19978:	mov	r3, #0
   1997c:	mov	r2, r3
   19980:	mov	r1, #8
   19984:	b	153a0 <gcry_pk_algo_info@plt>
   19988:	andeq	r0, r0, sp, lsr #2
   1998c:	ldr	r3, [pc, #76]	; 199e0 <ftello64@plt+0x34a0>
   19990:	cmp	r0, r3
   19994:	bgt	199c0 <ftello64@plt+0x3480>
   19998:	cmp	r0, #304	; 0x130
   1999c:	bge	199d0 <ftello64@plt+0x3490>
   199a0:	cmp	r0, #2
   199a4:	beq	199d0 <ftello64@plt+0x3490>
   199a8:	blt	199b8 <ftello64@plt+0x3478>
   199ac:	sub	r3, r0, #7
   199b0:	cmp	r3, #2
   199b4:	bls	199d0 <ftello64@plt+0x3490>
   199b8:	mov	r0, #1
   199bc:	bx	lr
   199c0:	sub	r3, r0, #308	; 0x134
   199c4:	sub	r3, r3, #1
   199c8:	cmp	r3, #3
   199cc:	bhi	199b8 <ftello64@plt+0x3478>
   199d0:	mov	r3, #0
   199d4:	mov	r2, r3
   199d8:	mov	r1, #8
   199dc:	b	16354 <gcry_cipher_algo_info@plt>
   199e0:	andeq	r0, r0, r2, lsr r1
   199e4:	cmp	r0, #11
   199e8:	bgt	19a08 <ftello64@plt+0x34c8>
   199ec:	cmp	r0, #8
   199f0:	bge	19a14 <ftello64@plt+0x34d4>
   199f4:	sub	r3, r0, #1
   199f8:	cmp	r3, #2
   199fc:	bls	19a14 <ftello64@plt+0x34d4>
   19a00:	mov	r0, #1
   19a04:	bx	lr
   19a08:	ldr	r3, [pc, #20]	; 19a24 <ftello64@plt+0x34e4>
   19a0c:	cmp	r0, r3
   19a10:	bne	19a00 <ftello64@plt+0x34c0>
   19a14:	mov	r3, #0
   19a18:	mov	r2, r3
   19a1c:	mov	r1, #8
   19a20:	b	15d6c <gcry_md_algo_info@plt>
   19a24:	andeq	r0, r0, r1, lsr r1
   19a28:	push	{r4, r5, r6, lr}
   19a2c:	subs	r4, r0, #0
   19a30:	popeq	{r4, r5, r6, pc}
   19a34:	ldr	r0, [r4, #4]
   19a38:	ldr	r6, [r4]
   19a3c:	bl	156a0 <gcry_free@plt>
   19a40:	ldr	r0, [r4, #12]
   19a44:	bl	156a0 <gcry_free@plt>
   19a48:	ldr	r5, [r4, #16]
   19a4c:	subs	r0, r5, #0
   19a50:	beq	19a6c <ftello64@plt+0x352c>
   19a54:	bl	15cb8 <strlen@plt>
   19a58:	mov	r1, #0
   19a5c:	mov	r2, r0
   19a60:	mov	r0, r5
   19a64:	bl	15ebc <memset@plt>
   19a68:	ldr	r5, [r4, #16]
   19a6c:	mov	r0, r5
   19a70:	bl	156a0 <gcry_free@plt>
   19a74:	ldr	r0, [r4, #20]
   19a78:	bl	156a0 <gcry_free@plt>
   19a7c:	mov	r0, r4
   19a80:	bl	156a0 <gcry_free@plt>
   19a84:	subs	r4, r6, #0
   19a88:	bne	19a34 <ftello64@plt+0x34f4>
   19a8c:	pop	{r4, r5, r6, pc}
   19a90:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19a94:	mov	r4, r0
   19a98:	mov	r8, r1
   19a9c:	mov	r0, #1
   19aa0:	mov	r1, #24
   19aa4:	mov	r9, r2
   19aa8:	bl	1633c <gcry_xcalloc@plt>
   19aac:	cmp	r4, #0
   19ab0:	mov	r6, r0
   19ab4:	beq	19b34 <ftello64@plt+0x35f4>
   19ab8:	ldr	sl, [pc, #472]	; 19c98 <ftello64@plt+0x3758>
   19abc:	mov	r7, #0
   19ac0:	mov	r5, #1
   19ac4:	mov	r1, #58	; 0x3a
   19ac8:	mov	r0, r4
   19acc:	bl	15d24 <strchr@plt>
   19ad0:	subs	fp, r0, #0
   19ad4:	beq	19bdc <ftello64@plt+0x369c>
   19ad8:	mov	r2, #0
   19adc:	strb	r2, [fp], #1
   19ae0:	mov	r0, r4
   19ae4:	bl	43030 <ftello64@plt+0x2caf0>
   19ae8:	sub	r2, r5, #1
   19aec:	cmp	r2, #4
   19af0:	ldrls	pc, [pc, r2, lsl #2]
   19af4:	b	19b1c <ftello64@plt+0x35dc>
   19af8:	andeq	r9, r1, r0, asr #22
   19afc:	andeq	r9, r1, r8, lsl #23
   19b00:	andeq	r9, r1, r4, ror #22
   19b04:			; <UNDEFINED> instruction: 0x00019bb0
   19b08:	andeq	r9, r1, r0, lsl fp
   19b0c:	mov	fp, #0
   19b10:	ldrb	r2, [r4]
   19b14:	cmp	r2, #0
   19b18:	bne	19c54 <ftello64@plt+0x3714>
   19b1c:	mov	r4, fp
   19b20:	cmp	fp, #0
   19b24:	add	r5, r5, #1
   19b28:	bne	19ac4 <ftello64@plt+0x3584>
   19b2c:	cmp	r7, #0
   19b30:	bne	19c68 <ftello64@plt+0x3728>
   19b34:	mov	r0, r6
   19b38:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19b3c:	mov	fp, #0
   19b40:	ldrb	r0, [r4]
   19b44:	cmp	r0, #0
   19b48:	beq	19c08 <ftello64@plt+0x36c8>
   19b4c:	mov	r0, r4
   19b50:	bl	15fc4 <gcry_xstrdup@plt>
   19b54:	mov	r4, fp
   19b58:	str	r0, [r6, #4]
   19b5c:	b	19b20 <ftello64@plt+0x35e0>
   19b60:	mov	fp, #0
   19b64:	ldrb	r2, [r4]
   19b68:	cmp	r2, #0
   19b6c:	beq	19b1c <ftello64@plt+0x35dc>
   19b70:	mov	r0, r4
   19b74:	bl	15fc4 <gcry_xstrdup@plt>
   19b78:	mov	r4, fp
   19b7c:	str	r0, [r6, #12]
   19b80:	b	19b20 <ftello64@plt+0x35e0>
   19b84:	mov	fp, #0
   19b88:	ldrb	r2, [r4]
   19b8c:	cmp	r2, #0
   19b90:	beq	19b1c <ftello64@plt+0x35dc>
   19b94:	mov	r0, r4
   19b98:	mov	r2, #10
   19b9c:	mov	r1, #0
   19ba0:	bl	15448 <strtol@plt>
   19ba4:	mov	r4, fp
   19ba8:	str	r0, [r6, #8]
   19bac:	b	19b20 <ftello64@plt+0x35e0>
   19bb0:	ldrb	r2, [r4]
   19bb4:	cmp	r2, #0
   19bb8:	beq	19b1c <ftello64@plt+0x35dc>
   19bbc:	ldr	r0, [r6, #12]
   19bc0:	cmp	r0, #0
   19bc4:	beq	19c48 <ftello64@plt+0x3708>
   19bc8:	mov	r0, r4
   19bcc:	bl	15fc4 <gcry_xstrdup@plt>
   19bd0:	mov	r4, fp
   19bd4:	str	r0, [r6, #16]
   19bd8:	b	19b20 <ftello64@plt+0x35e0>
   19bdc:	mov	r0, r4
   19be0:	bl	43030 <ftello64@plt+0x2caf0>
   19be4:	sub	r3, r5, #1
   19be8:	cmp	r3, #4
   19bec:	ldrls	pc, [pc, r3, lsl #2]
   19bf0:	b	19b2c <ftello64@plt+0x35ec>
   19bf4:	andeq	r9, r1, ip, lsr fp
   19bf8:	andeq	r9, r1, r4, lsl #23
   19bfc:	andeq	r9, r1, r0, ror #22
   19c00:	andeq	r9, r1, ip, lsr #24
   19c04:	andeq	r9, r1, ip, lsl #22
   19c08:	mov	r2, #5
   19c0c:	mov	r1, sl
   19c10:	bl	15718 <dcgettext@plt>
   19c14:	mov	r2, r9
   19c18:	mov	r1, r8
   19c1c:	bl	487a0 <ftello64@plt+0x32260>
   19c20:	mov	r4, fp
   19c24:	mov	r7, #1
   19c28:	b	19b20 <ftello64@plt+0x35e0>
   19c2c:	ldrb	r3, [r4]
   19c30:	cmp	r3, #0
   19c34:	beq	19b2c <ftello64@plt+0x35ec>
   19c38:	ldr	r0, [r6, #12]
   19c3c:	mov	fp, #0
   19c40:	cmp	r0, #0
   19c44:	bne	19bc8 <ftello64@plt+0x3688>
   19c48:	mov	r2, #5
   19c4c:	ldr	r1, [pc, #72]	; 19c9c <ftello64@plt+0x375c>
   19c50:	b	19c10 <ftello64@plt+0x36d0>
   19c54:	mov	r0, r4
   19c58:	bl	15fc4 <gcry_xstrdup@plt>
   19c5c:	mov	r4, fp
   19c60:	str	r0, [r6, #20]
   19c64:	b	19b20 <ftello64@plt+0x35e0>
   19c68:	mov	r2, #5
   19c6c:	ldr	r1, [pc, #44]	; 19ca0 <ftello64@plt+0x3760>
   19c70:	mov	r0, #0
   19c74:	bl	15718 <dcgettext@plt>
   19c78:	mov	r2, r9
   19c7c:	mov	r1, r8
   19c80:	bl	4873c <ftello64@plt+0x321fc>
   19c84:	mov	r0, r6
   19c88:	mov	r6, #0
   19c8c:	bl	19a28 <ftello64@plt+0x34e8>
   19c90:	mov	r0, r6
   19c94:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19c98:	andeq	pc, r5, r0, ror #22
   19c9c:	andeq	pc, r5, ip, ror fp	; <UNPREDICTABLE>
   19ca0:	andeq	pc, r5, r0, lsr #23
   19ca4:	ldr	r5, [pc, #132]	; 19d30 <ftello64@plt+0x37f0>
   19ca8:	push	{r4, lr}
   19cac:	mov	r4, r0
   19cb0:	mov	r0, #46	; 0x2e
   19cb4:	bl	16288 <gcry_control@plt>
   19cb8:	ldr	r3, [r5]
   19cbc:	tst	r3, #128	; 0x80
   19cc0:	bne	19ce4 <ftello64@plt+0x37a4>
   19cc4:	cmp	r3, #0
   19cc8:	bne	19d24 <ftello64@plt+0x37e4>
   19ccc:	mov	r0, #25
   19cd0:	bl	16288 <gcry_control@plt>
   19cd4:	cmp	r4, #0
   19cd8:	beq	19cfc <ftello64@plt+0x37bc>
   19cdc:	mov	r0, r4
   19ce0:	bl	15c1c <exit@plt>
   19ce4:	mov	r0, #23
   19ce8:	bl	16288 <gcry_control@plt>
   19cec:	mov	r0, #13
   19cf0:	bl	16288 <gcry_control@plt>
   19cf4:	ldr	r3, [r5]
   19cf8:	b	19cc4 <ftello64@plt+0x3784>
   19cfc:	mov	r0, r4
   19d00:	bl	4848c <ftello64@plt+0x31f4c>
   19d04:	cmp	r0, #0
   19d08:	movne	r4, #2
   19d0c:	bne	19cdc <ftello64@plt+0x379c>
   19d10:	ldr	r3, [pc, #28]	; 19d34 <ftello64@plt+0x37f4>
   19d14:	ldr	r4, [r3, #20]
   19d18:	adds	r4, r4, #0
   19d1c:	movne	r4, #1
   19d20:	b	19cdc <ftello64@plt+0x379c>
   19d24:	mov	r0, #14
   19d28:	bl	16288 <gcry_control@plt>
   19d2c:	b	19ccc <ftello64@plt+0x378c>
   19d30:	andeq	r0, r8, r0, lsr #30
   19d34:	andeq	r0, r8, r4, ror sl
   19d38:	ldr	r3, [r0]
   19d3c:	cmp	r3, r1
   19d40:	cmpne	r3, #0
   19d44:	beq	19d64 <ftello64@plt+0x3824>
   19d48:	cmp	r1, #101	; 0x65
   19d4c:	cmpeq	r3, #115	; 0x73
   19d50:	sub	r2, r3, #115	; 0x73
   19d54:	clz	r2, r2
   19d58:	lsr	r2, r2, #5
   19d5c:	bne	19d6c <ftello64@plt+0x382c>
   19d60:	ldr	r1, [pc, #112]	; 19dd8 <ftello64@plt+0x3898>
   19d64:	str	r1, [r0]
   19d68:	bx	lr
   19d6c:	cmp	r3, #101	; 0x65
   19d70:	cmpeq	r1, #115	; 0x73
   19d74:	sub	ip, r1, #115	; 0x73
   19d78:	clz	ip, ip
   19d7c:	lsr	ip, ip, #5
   19d80:	beq	19d60 <ftello64@plt+0x3820>
   19d84:	push	{r4, lr}
   19d88:	ldr	lr, [pc, #76]	; 19ddc <ftello64@plt+0x389c>
   19d8c:	cmp	r1, lr
   19d90:	movne	r1, #0
   19d94:	andeq	r1, r2, #1
   19d98:	cmp	r1, #0
   19d9c:	bne	19db4 <ftello64@plt+0x3874>
   19da0:	cmp	r3, lr
   19da4:	movne	r3, #0
   19da8:	andeq	r3, ip, #1
   19dac:	cmp	r3, #0
   19db0:	beq	19dbc <ftello64@plt+0x387c>
   19db4:	str	lr, [r0]
   19db8:	pop	{r4, pc}
   19dbc:	mov	r0, r3
   19dc0:	mov	r2, #5
   19dc4:	ldr	r1, [pc, #20]	; 19de0 <ftello64@plt+0x38a0>
   19dc8:	bl	15718 <dcgettext@plt>
   19dcc:	bl	487a0 <ftello64@plt+0x32260>
   19dd0:	mov	r0, #2
   19dd4:	bl	19ca4 <ftello64@plt+0x3764>
   19dd8:	strdeq	r0, [r0], -r7
   19ddc:	strdeq	r0, [r0], -r5
   19de0:			; <UNDEFINED> instruction: 0x0005fbbc
   19de4:	ldrb	r3, [r0]
   19de8:	cmp	r3, #45	; 0x2d
   19dec:	bne	19dfc <ftello64@plt+0x38bc>
   19df0:	ldrb	r3, [r0, #1]
   19df4:	cmp	r3, #0
   19df8:	beq	19e64 <ftello64@plt+0x3924>
   19dfc:	mov	r2, #0
   19e00:	push	{r4, r5, r6, lr}
   19e04:	mov	r1, r2
   19e08:	mov	r4, r0
   19e0c:	bl	4b830 <ftello64@plt+0x352f0>
   19e10:	cmn	r0, #1
   19e14:	popne	{r4, r5, r6, pc}
   19e18:	mov	r1, #0
   19e1c:	mov	r0, r4
   19e20:	bl	15a60 <open64@plt>
   19e24:	cmn	r0, #1
   19e28:	popne	{r4, r5, r6, pc}
   19e2c:	mov	r2, #5
   19e30:	ldr	r1, [pc, #52]	; 19e6c <ftello64@plt+0x392c>
   19e34:	mov	r0, #0
   19e38:	bl	15718 <dcgettext@plt>
   19e3c:	mov	r5, r0
   19e40:	bl	15e20 <__errno_location@plt>
   19e44:	ldr	r0, [r0]
   19e48:	bl	15ae4 <strerror@plt>
   19e4c:	mov	r1, r4
   19e50:	mov	r2, r0
   19e54:	mov	r0, r5
   19e58:	bl	487a0 <ftello64@plt+0x32260>
   19e5c:	mov	r0, #2
   19e60:	bl	19ca4 <ftello64@plt+0x3764>
   19e64:	mov	r0, r3
   19e68:	bx	lr
   19e6c:	ldrdeq	pc, [r5], -r4
   19e70:	push	{r4, r5, r6, lr}
   19e74:	mov	r4, r0
   19e78:	ldrb	r3, [r0]
   19e7c:	cmp	r3, #45	; 0x2d
   19e80:	bne	19e90 <ftello64@plt+0x3950>
   19e84:	ldrb	r3, [r0, #1]
   19e88:	cmp	r3, #0
   19e8c:	beq	19f08 <ftello64@plt+0x39c8>
   19e90:	mov	r1, #1
   19e94:	mov	r2, #0
   19e98:	mov	r0, r4
   19e9c:	bl	4b830 <ftello64@plt+0x352f0>
   19ea0:	ldr	r1, [pc, #164]	; 19f4c <ftello64@plt+0x3a0c>
   19ea4:	cmn	r0, #1
   19ea8:	mov	r5, r0
   19eac:	beq	19ec4 <ftello64@plt+0x3984>
   19eb0:	bl	159e8 <gpgrt_fdopen_nc@plt>
   19eb4:	subs	r3, r0, #0
   19eb8:	beq	19f28 <ftello64@plt+0x39e8>
   19ebc:	mov	r0, r3
   19ec0:	pop	{r4, r5, r6, pc}
   19ec4:	mov	r0, r4
   19ec8:	bl	15f4c <gpgrt_fopen@plt>
   19ecc:	subs	r3, r0, #0
   19ed0:	bne	19ebc <ftello64@plt+0x397c>
   19ed4:	mov	r2, #5
   19ed8:	ldr	r1, [pc, #112]	; 19f50 <ftello64@plt+0x3a10>
   19edc:	bl	15718 <dcgettext@plt>
   19ee0:	mov	r5, r0
   19ee4:	bl	15e20 <__errno_location@plt>
   19ee8:	ldr	r0, [r0]
   19eec:	bl	15ae4 <strerror@plt>
   19ef0:	mov	r1, r4
   19ef4:	mov	r2, r0
   19ef8:	mov	r0, r5
   19efc:	bl	487a0 <ftello64@plt+0x32260>
   19f00:	mov	r0, #2
   19f04:	bl	19ca4 <ftello64@plt+0x3764>
   19f08:	ldr	r4, [pc, #68]	; 19f54 <ftello64@plt+0x3a14>
   19f0c:	ldr	r0, [r4]
   19f10:	bl	154d8 <fflush@plt>
   19f14:	ldr	r0, [r4]
   19f18:	bl	15f94 <fileno@plt>
   19f1c:	ldr	r1, [pc, #40]	; 19f4c <ftello64@plt+0x3a0c>
   19f20:	pop	{r4, r5, r6, lr}
   19f24:	b	159e8 <gpgrt_fdopen_nc@plt>
   19f28:	bl	15e20 <__errno_location@plt>
   19f2c:	ldr	r0, [r0]
   19f30:	bl	15ae4 <strerror@plt>
   19f34:	mov	r1, r5
   19f38:	mov	r2, r0
   19f3c:	ldr	r0, [pc, #20]	; 19f58 <ftello64@plt+0x3a18>
   19f40:	bl	487a0 <ftello64@plt+0x32260>
   19f44:	mov	r0, #2
   19f48:	bl	19ca4 <ftello64@plt+0x3764>
   19f4c:	andeq	pc, r5, ip, ror #23
   19f50:	ldrdeq	pc, [r5], -r4
   19f54:	andeq	r0, r8, r8, ror #20
   19f58:	strdeq	pc, [r5], -r0
   19f5c:	ldr	r3, [pc, #60]	; 19fa0 <ftello64@plt+0x3a60>
   19f60:	push	{lr}		; (str lr, [sp, #-4]!)
   19f64:	mov	r5, r0
   19f68:	sub	sp, sp, #12
   19f6c:	mov	r2, #5
   19f70:	ldr	r1, [pc, #44]	; 19fa4 <ftello64@plt+0x3a64>
   19f74:	mov	r0, #0
   19f78:	ldr	r4, [r3]
   19f7c:	bl	15718 <dcgettext@plt>
   19f80:	str	r5, [sp]
   19f84:	ldr	r3, [pc, #28]	; 19fa8 <ftello64@plt+0x3a68>
   19f88:	mov	r1, #1
   19f8c:	mov	r2, r0
   19f90:	mov	r0, r4
   19f94:	bl	15fb8 <__fprintf_chk@plt>
   19f98:	mov	r0, #2
   19f9c:	bl	19ca4 <ftello64@plt+0x3764>
   19fa0:	andeq	r0, r8, r0, asr sl
   19fa4:	andeq	pc, r5, ip, lsl #24
   19fa8:	strdeq	ip, [r6], -ip	; <UNPREDICTABLE>
   19fac:	push	{r4, r5, r6, lr}
   19fb0:	mov	r4, r0
   19fb4:	ldrb	r3, [r0]
   19fb8:	cmp	r3, #45	; 0x2d
   19fbc:	bne	19fcc <ftello64@plt+0x3a8c>
   19fc0:	ldrb	r3, [r0, #1]
   19fc4:	cmp	r3, #0
   19fc8:	beq	1a048 <ftello64@plt+0x3b08>
   19fcc:	mov	r2, #0
   19fd0:	mov	r1, r2
   19fd4:	mov	r0, r4
   19fd8:	bl	4b830 <ftello64@plt+0x352f0>
   19fdc:	mov	r5, r0
   19fe0:	cmn	r5, #1
   19fe4:	ldr	r1, [pc, #148]	; 1a080 <ftello64@plt+0x3b40>
   19fe8:	beq	1a004 <ftello64@plt+0x3ac4>
   19fec:	mov	r0, r5
   19ff0:	bl	159e8 <gpgrt_fdopen_nc@plt>
   19ff4:	subs	r3, r0, #0
   19ff8:	beq	1a05c <ftello64@plt+0x3b1c>
   19ffc:	mov	r0, r3
   1a000:	pop	{r4, r5, r6, pc}
   1a004:	mov	r0, r4
   1a008:	bl	15f4c <gpgrt_fopen@plt>
   1a00c:	subs	r3, r0, #0
   1a010:	bne	19ffc <ftello64@plt+0x3abc>
   1a014:	mov	r2, #5
   1a018:	ldr	r1, [pc, #100]	; 1a084 <ftello64@plt+0x3b44>
   1a01c:	bl	15718 <dcgettext@plt>
   1a020:	mov	r5, r0
   1a024:	bl	15e20 <__errno_location@plt>
   1a028:	ldr	r0, [r0]
   1a02c:	bl	15ae4 <strerror@plt>
   1a030:	mov	r1, r4
   1a034:	mov	r2, r0
   1a038:	mov	r0, r5
   1a03c:	bl	487a0 <ftello64@plt+0x32260>
   1a040:	mov	r0, #2
   1a044:	bl	19ca4 <ftello64@plt+0x3764>
   1a048:	ldr	r3, [pc, #56]	; 1a088 <ftello64@plt+0x3b48>
   1a04c:	ldr	r0, [r3]
   1a050:	bl	15f94 <fileno@plt>
   1a054:	mov	r5, r0
   1a058:	b	19fe0 <ftello64@plt+0x3aa0>
   1a05c:	bl	15e20 <__errno_location@plt>
   1a060:	ldr	r0, [r0]
   1a064:	bl	15ae4 <strerror@plt>
   1a068:	mov	r1, r5
   1a06c:	mov	r2, r0
   1a070:	ldr	r0, [pc, #20]	; 1a08c <ftello64@plt+0x3b4c>
   1a074:	bl	487a0 <ftello64@plt+0x32260>
   1a078:	mov	r0, #2
   1a07c:	bl	19ca4 <ftello64@plt+0x3764>
   1a080:	andeq	r6, r6, r4, ror sp
   1a084:	ldrdeq	pc, [r5], -r4
   1a088:	andeq	r0, r8, r0, ror #20
   1a08c:	strdeq	pc, [r5], -r0
   1a090:	ldr	r3, [pc, #44]	; 1a0c4 <ftello64@plt+0x3b84>
   1a094:	ldr	r2, [pc, #44]	; 1a0c8 <ftello64@plt+0x3b88>
   1a098:	push	{lr}		; (str lr, [sp, #-4]!)
   1a09c:	ldr	lr, [pc, #40]	; 1a0cc <ftello64@plt+0x3b8c>
   1a0a0:	ldr	r1, [r3, #168]	; 0xa8
   1a0a4:	ldr	ip, [r2, #4]
   1a0a8:	ldr	r2, [r3, #60]	; 0x3c
   1a0ac:	ldr	r3, [lr, #24]
   1a0b0:	str	ip, [r0, #64]	; 0x40
   1a0b4:	str	r1, [r0, #68]	; 0x44
   1a0b8:	str	r2, [r0, #76]	; 0x4c
   1a0bc:	str	r3, [r0, #72]	; 0x48
   1a0c0:	pop	{pc}		; (ldr pc, [sp], #4)
   1a0c4:	andeq	r0, r8, r0, lsr #30
   1a0c8:	andeq	r0, r8, r8
   1a0cc:	andeq	r0, r8, r4, ror sl
   1a0d0:	push	{r4, lr}
   1a0d4:	mov	r4, r0
   1a0d8:	ldr	r1, [pc, #64]	; 1a120 <ftello64@plt+0x3be0>
   1a0dc:	bl	435a4 <ftello64@plt+0x2d064>
   1a0e0:	cmp	r0, #0
   1a0e4:	popeq	{r4, pc}
   1a0e8:	ldr	r1, [pc, #52]	; 1a124 <ftello64@plt+0x3be4>
   1a0ec:	mov	r0, r4
   1a0f0:	bl	435a4 <ftello64@plt+0x2d064>
   1a0f4:	cmp	r0, #0
   1a0f8:	beq	1a118 <ftello64@plt+0x3bd8>
   1a0fc:	mov	r0, r4
   1a100:	ldr	r1, [pc, #32]	; 1a128 <ftello64@plt+0x3be8>
   1a104:	bl	435a4 <ftello64@plt+0x2d064>
   1a108:	cmp	r0, #0
   1a10c:	moveq	r0, #2
   1a110:	mvnne	r0, #0
   1a114:	pop	{r4, pc}
   1a118:	mov	r0, #1
   1a11c:	pop	{r4, pc}
   1a120:	andeq	pc, r5, r4, lsr #24
   1a124:	andeq	pc, r5, ip, lsr #24
   1a128:	andeq	pc, r5, r4, lsr ip	; <UNPREDICTABLE>
   1a12c:	push	{r4, r5, r6, r7, lr}
   1a130:	sub	sp, sp, #12
   1a134:	ldr	r7, [pc, #348]	; 1a298 <ftello64@plt+0x3d58>
   1a138:	ldr	r6, [pc, #348]	; 1a29c <ftello64@plt+0x3d5c>
   1a13c:	ldr	r1, [pc, #348]	; 1a2a0 <ftello64@plt+0x3d60>
   1a140:	ldr	r3, [r7]
   1a144:	ldr	r0, [r6, #40]	; 0x28
   1a148:	str	r3, [sp, #4]
   1a14c:	bl	5a074 <ftello64@plt+0x43b34>
   1a150:	subs	r1, r0, #0
   1a154:	beq	1a200 <ftello64@plt+0x3cc0>
   1a158:	mov	r2, #1
   1a15c:	ldr	r0, [pc, #316]	; 1a2a0 <ftello64@plt+0x3d60>
   1a160:	bl	4be8c <ftello64@plt+0x3594c>
   1a164:	ldr	r1, [r6, #44]	; 0x2c
   1a168:	cmp	r1, #0
   1a16c:	beq	1a25c <ftello64@plt+0x3d1c>
   1a170:	mov	r2, #1
   1a174:	ldr	r0, [pc, #296]	; 1a2a4 <ftello64@plt+0x3d64>
   1a178:	bl	4be8c <ftello64@plt+0x3594c>
   1a17c:	ldr	r1, [r6, #48]	; 0x30
   1a180:	cmp	r1, #0
   1a184:	beq	1a27c <ftello64@plt+0x3d3c>
   1a188:	mov	r2, #1
   1a18c:	ldr	r0, [pc, #276]	; 1a2a8 <ftello64@plt+0x3d68>
   1a190:	bl	4be8c <ftello64@plt+0x3594c>
   1a194:	ldr	r5, [pc, #260]	; 1a2a0 <ftello64@plt+0x3d60>
   1a198:	mov	r3, #0
   1a19c:	str	r3, [sp]
   1a1a0:	mov	r1, #0
   1a1a4:	mov	r0, sp
   1a1a8:	bl	59e64 <ftello64@plt+0x43924>
   1a1ac:	subs	r4, r0, #0
   1a1b0:	beq	1a1e8 <ftello64@plt+0x3ca8>
   1a1b4:	mov	r1, r5
   1a1b8:	bl	15424 <strcmp@plt>
   1a1bc:	cmp	r0, #0
   1a1c0:	beq	1a1a0 <ftello64@plt+0x3c60>
   1a1c4:	mov	r1, r4
   1a1c8:	ldr	r0, [r6, #40]	; 0x28
   1a1cc:	bl	5a074 <ftello64@plt+0x43b34>
   1a1d0:	subs	r1, r0, #0
   1a1d4:	beq	1a1a0 <ftello64@plt+0x3c60>
   1a1d8:	mov	r0, r4
   1a1dc:	mov	r2, #1
   1a1e0:	bl	4be8c <ftello64@plt+0x3594c>
   1a1e4:	b	1a1a0 <ftello64@plt+0x3c60>
   1a1e8:	ldr	r2, [sp, #4]
   1a1ec:	ldr	r3, [r7]
   1a1f0:	cmp	r2, r3
   1a1f4:	bne	1a294 <ftello64@plt+0x3d54>
   1a1f8:	add	sp, sp, #12
   1a1fc:	pop	{r4, r5, r6, r7, pc}
   1a200:	ldr	r0, [pc, #152]	; 1a2a0 <ftello64@plt+0x3d60>
   1a204:	bl	15a6c <getenv@plt>
   1a208:	cmp	r0, #0
   1a20c:	beq	1a21c <ftello64@plt+0x3cdc>
   1a210:	ldrb	r3, [r0]
   1a214:	cmp	r3, #0
   1a218:	bne	1a164 <ftello64@plt+0x3c24>
   1a21c:	mov	r2, #5
   1a220:	ldr	r1, [pc, #132]	; 1a2ac <ftello64@plt+0x3d6c>
   1a224:	mov	r0, #0
   1a228:	bl	15718 <dcgettext@plt>
   1a22c:	bl	487a0 <ftello64@plt+0x32260>
   1a230:	mov	r0, #0
   1a234:	bl	15cac <ttyname@plt>
   1a238:	ldr	r1, [pc, #112]	; 1a2b0 <ftello64@plt+0x3d70>
   1a23c:	mov	r2, #1
   1a240:	cmp	r0, #0
   1a244:	movne	r1, r0
   1a248:	ldr	r0, [pc, #80]	; 1a2a0 <ftello64@plt+0x3d60>
   1a24c:	bl	4be8c <ftello64@plt+0x3594c>
   1a250:	ldr	r1, [r6, #44]	; 0x2c
   1a254:	cmp	r1, #0
   1a258:	bne	1a170 <ftello64@plt+0x3c30>
   1a25c:	mov	r0, r1
   1a260:	ldr	r1, [pc, #76]	; 1a2b4 <ftello64@plt+0x3d74>
   1a264:	bl	160c0 <setlocale@plt>
   1a268:	subs	r1, r0, #0
   1a26c:	bne	1a170 <ftello64@plt+0x3c30>
   1a270:	ldr	r1, [r6, #48]	; 0x30
   1a274:	cmp	r1, #0
   1a278:	bne	1a188 <ftello64@plt+0x3c48>
   1a27c:	ldr	r1, [pc, #48]	; 1a2b4 <ftello64@plt+0x3d74>
   1a280:	mov	r0, #5
   1a284:	bl	160c0 <setlocale@plt>
   1a288:	subs	r1, r0, #0
   1a28c:	bne	1a188 <ftello64@plt+0x3c48>
   1a290:	b	1a194 <ftello64@plt+0x3c54>
   1a294:	bl	15748 <__stack_chk_fail@plt>
   1a298:	andeq	pc, r7, r8, lsl #15
   1a29c:	andeq	r0, r8, r0, lsr #30
   1a2a0:	andeq	pc, r5, r8, asr sp	; <UNPREDICTABLE>
   1a2a4:	andeq	r1, r6, ip, lsl #8
   1a2a8:	andeq	r1, r6, r8, lsl r4
   1a2ac:	ldrdeq	r1, [r6], -r4
   1a2b0:	andeq	r1, r6, r8, asr #7
   1a2b4:			; <UNDEFINED> instruction: 0x0006abbc
   1a2b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a2bc:	sub	sp, sp, #52	; 0x34
   1a2c0:	ldr	r5, [pc, #932]	; 1a66c <ftello64@plt+0x412c>
   1a2c4:	ldr	r6, [sp, #88]	; 0x58
   1a2c8:	mov	r7, r3
   1a2cc:	ldr	r4, [r5]
   1a2d0:	cmp	r6, #0
   1a2d4:	mov	r3, #0
   1a2d8:	mov	ip, r0
   1a2dc:	str	r4, [sp, #44]	; 0x2c
   1a2e0:	add	r4, sp, #32
   1a2e4:	str	r3, [r7]
   1a2e8:	mov	lr, r1
   1a2ec:	strne	r3, [r6]
   1a2f0:	str	ip, [sp, #20]
   1a2f4:	add	r3, sp, #24
   1a2f8:	mov	ip, #0
   1a2fc:	mov	r9, r2
   1a300:	add	r1, sp, #28
   1a304:	add	r2, sp, #36	; 0x24
   1a308:	str	r4, [sp]
   1a30c:	add	r0, sp, #20
   1a310:	str	lr, [sp, #28]
   1a314:	str	ip, [sp, #36]	; 0x24
   1a318:	bl	49fac <ftello64@plt+0x33a6c>
   1a31c:	subs	r3, r0, #0
   1a320:	beq	1a340 <ftello64@plt+0x3e00>
   1a324:	ldr	r1, [sp, #44]	; 0x2c
   1a328:	ldr	r2, [r5]
   1a32c:	mov	r0, r3
   1a330:	cmp	r1, r2
   1a334:	bne	1a668 <ftello64@plt+0x4128>
   1a338:	add	sp, sp, #52	; 0x34
   1a33c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a340:	add	r3, sp, #24
   1a344:	str	r4, [sp]
   1a348:	add	r2, sp, #36	; 0x24
   1a34c:	add	r1, sp, #28
   1a350:	add	r0, sp, #20
   1a354:	bl	49fac <ftello64@plt+0x33a6c>
   1a358:	subs	r3, r0, #0
   1a35c:	bne	1a324 <ftello64@plt+0x3de4>
   1a360:	ldr	r1, [sp, #24]
   1a364:	cmp	r1, #0
   1a368:	beq	1a50c <ftello64@plt+0x3fcc>
   1a36c:	ldr	r2, [sp, #32]
   1a370:	cmp	r2, #7
   1a374:	beq	1a4fc <ftello64@plt+0x3fbc>
   1a378:	cmp	r2, #10
   1a37c:	bne	1a50c <ftello64@plt+0x3fcc>
   1a380:	ldr	r0, [pc, #744]	; 1a670 <ftello64@plt+0x4130>
   1a384:	bl	156b8 <memcmp@plt>
   1a388:	cmp	r0, #0
   1a38c:	bne	1a50c <ftello64@plt+0x3fcc>
   1a390:	mov	sl, #1
   1a394:	add	r3, sp, #24
   1a398:	str	r4, [sp]
   1a39c:	add	r2, sp, #36	; 0x24
   1a3a0:	add	r1, sp, #28
   1a3a4:	add	r0, sp, #20
   1a3a8:	bl	49fac <ftello64@plt+0x33a6c>
   1a3ac:	subs	r3, r0, #0
   1a3b0:	bne	1a324 <ftello64@plt+0x3de4>
   1a3b4:	add	r3, sp, #24
   1a3b8:	str	r4, [sp]
   1a3bc:	add	r2, sp, #36	; 0x24
   1a3c0:	add	r1, sp, #28
   1a3c4:	add	r0, sp, #20
   1a3c8:	bl	49fac <ftello64@plt+0x33a6c>
   1a3cc:	subs	r3, r0, #0
   1a3d0:	bne	1a324 <ftello64@plt+0x3de4>
   1a3d4:	ldr	r2, [sp, #24]
   1a3d8:	cmp	r2, #0
   1a3dc:	beq	1a514 <ftello64@plt+0x3fd4>
   1a3e0:	ldr	r1, [sp, #32]
   1a3e4:	cmp	r1, #3
   1a3e8:	bne	1a514 <ftello64@plt+0x3fd4>
   1a3ec:	ldrb	r1, [r2]
   1a3f0:	cmp	r1, #114	; 0x72
   1a3f4:	bne	1a514 <ftello64@plt+0x3fd4>
   1a3f8:	ldrb	r1, [r2, #1]
   1a3fc:	add	r2, r2, #1
   1a400:	cmp	r1, #115	; 0x73
   1a404:	bne	1a514 <ftello64@plt+0x3fd4>
   1a408:	ldrb	r2, [r2, #1]
   1a40c:	cmp	r2, #97	; 0x61
   1a410:	bne	1a514 <ftello64@plt+0x3fd4>
   1a414:	ldr	fp, [sp, #36]	; 0x24
   1a418:	str	sl, [sp, #8]
   1a41c:	str	r6, [sp, #12]
   1a420:	mov	sl, r3
   1a424:	mov	r6, r3
   1a428:	str	r4, [sp]
   1a42c:	add	r3, sp, #24
   1a430:	add	r2, sp, #36	; 0x24
   1a434:	add	r1, sp, #28
   1a438:	add	r0, sp, #20
   1a43c:	bl	49fac <ftello64@plt+0x33a6c>
   1a440:	cmp	r0, #0
   1a444:	bne	1a4f4 <ftello64@plt+0x3fb4>
   1a448:	ldr	r2, [sp, #36]	; 0x24
   1a44c:	cmp	r2, fp
   1a450:	movlt	r3, #0
   1a454:	movge	r3, #1
   1a458:	cmp	r2, #0
   1a45c:	moveq	r3, #0
   1a460:	cmp	r3, #0
   1a464:	beq	1a584 <ftello64@plt+0x4044>
   1a468:	ldr	r3, [sp, #24]
   1a46c:	cmp	r3, #0
   1a470:	bne	1a50c <ftello64@plt+0x3fcc>
   1a474:	str	r4, [sp]
   1a478:	add	r3, sp, #24
   1a47c:	add	r2, sp, #36	; 0x24
   1a480:	add	r1, sp, #28
   1a484:	add	r0, sp, #20
   1a488:	bl	49fac <ftello64@plt+0x33a6c>
   1a48c:	cmp	r0, #0
   1a490:	bne	1a4f4 <ftello64@plt+0x3fb4>
   1a494:	ldr	r3, [sp, #24]
   1a498:	cmp	r3, #0
   1a49c:	beq	1a4ac <ftello64@plt+0x3f6c>
   1a4a0:	ldr	r2, [sp, #32]
   1a4a4:	cmp	r2, #1
   1a4a8:	beq	1a51c <ftello64@plt+0x3fdc>
   1a4ac:	ldr	r8, [sp, #36]	; 0x24
   1a4b0:	b	1a4d4 <ftello64@plt+0x3f94>
   1a4b4:	ldr	r2, [sp, #36]	; 0x24
   1a4b8:	cmp	r2, r8
   1a4bc:	movlt	r3, #0
   1a4c0:	movge	r3, #1
   1a4c4:	cmp	r2, #0
   1a4c8:	moveq	r3, #0
   1a4cc:	cmp	r3, #0
   1a4d0:	beq	1a428 <ftello64@plt+0x3ee8>
   1a4d4:	str	r4, [sp]
   1a4d8:	add	r3, sp, #24
   1a4dc:	add	r2, sp, #36	; 0x24
   1a4e0:	add	r1, sp, #28
   1a4e4:	add	r0, sp, #20
   1a4e8:	bl	49fac <ftello64@plt+0x33a6c>
   1a4ec:	cmp	r0, #0
   1a4f0:	beq	1a4b4 <ftello64@plt+0x3f74>
   1a4f4:	mov	r3, r0
   1a4f8:	b	1a324 <ftello64@plt+0x3de4>
   1a4fc:	ldr	r0, [pc, #368]	; 1a674 <ftello64@plt+0x4134>
   1a500:	bl	156b8 <memcmp@plt>
   1a504:	subs	sl, r0, #0
   1a508:	beq	1a394 <ftello64@plt+0x3e54>
   1a50c:	ldr	r3, [pc, #356]	; 1a678 <ftello64@plt+0x4138>
   1a510:	b	1a324 <ftello64@plt+0x3de4>
   1a514:	ldr	r3, [pc, #352]	; 1a67c <ftello64@plt+0x413c>
   1a518:	b	1a324 <ftello64@plt+0x3de4>
   1a51c:	ldrb	r3, [r3]
   1a520:	cmp	r3, #115	; 0x73
   1a524:	bne	1a560 <ftello64@plt+0x4020>
   1a528:	cmp	sl, #0
   1a52c:	bne	1a660 <ftello64@plt+0x4120>
   1a530:	str	r4, [sp]
   1a534:	add	r3, sp, #24
   1a538:	add	r2, sp, #36	; 0x24
   1a53c:	add	r1, sp, #28
   1a540:	add	r0, sp, #20
   1a544:	bl	49fac <ftello64@plt+0x33a6c>
   1a548:	cmp	r0, #0
   1a54c:	bne	1a4f4 <ftello64@plt+0x3fb4>
   1a550:	ldr	sl, [sp, #24]
   1a554:	cmp	sl, #0
   1a558:	ldrne	r6, [sp, #32]
   1a55c:	b	1a4ac <ftello64@plt+0x3f6c>
   1a560:	str	r4, [sp]
   1a564:	add	r3, sp, #24
   1a568:	add	r2, sp, #36	; 0x24
   1a56c:	add	r1, sp, #28
   1a570:	add	r0, sp, #20
   1a574:	bl	49fac <ftello64@plt+0x33a6c>
   1a578:	cmp	r0, #0
   1a57c:	beq	1a4ac <ftello64@plt+0x3f6c>
   1a580:	b	1a4f4 <ftello64@plt+0x3fb4>
   1a584:	sub	r9, r9, #2
   1a588:	mov	r2, sl
   1a58c:	mov	r0, r6
   1a590:	ldr	sl, [sp, #8]
   1a594:	ldr	r6, [sp, #12]
   1a598:	cmp	r9, #8
   1a59c:	ldrls	pc, [pc, r9, lsl #2]
   1a5a0:	b	1a638 <ftello64@plt+0x40f8>
   1a5a4:	andeq	sl, r1, r8, lsr #12
   1a5a8:	andeq	sl, r1, r8, lsr r6
   1a5ac:	andeq	sl, r1, r8, lsr r6
   1a5b0:	andeq	sl, r1, r8, lsr r6
   1a5b4:	andeq	sl, r1, r8, lsr r6
   1a5b8:	andeq	sl, r1, r8, lsr r6
   1a5bc:	andeq	sl, r1, r0, lsr #12
   1a5c0:	andeq	sl, r1, r8, asr #11
   1a5c4:	andeq	sl, r1, r0, lsr r6
   1a5c8:	ldr	r3, [pc, #176]	; 1a680 <ftello64@plt+0x4140>
   1a5cc:	eor	r1, sl, #1
   1a5d0:	cmp	r2, #0
   1a5d4:	moveq	r1, #0
   1a5d8:	andne	r1, r1, #1
   1a5dc:	cmp	r1, #0
   1a5e0:	bne	1a640 <ftello64@plt+0x4100>
   1a5e4:	ldr	r2, [pc, #152]	; 1a684 <ftello64@plt+0x4144>
   1a5e8:	add	r0, sp, #40	; 0x28
   1a5ec:	bl	16030 <gcry_sexp_build@plt>
   1a5f0:	mov	r3, r0
   1a5f4:	cmp	r3, #0
   1a5f8:	bne	1a324 <ftello64@plt+0x3de4>
   1a5fc:	mov	r2, r6
   1a600:	mov	r1, r7
   1a604:	ldr	r0, [sp, #40]	; 0x28
   1a608:	bl	4a540 <ftello64@plt+0x34000>
   1a60c:	str	r0, [sp, #8]
   1a610:	ldr	r0, [sp, #40]	; 0x28
   1a614:	bl	155c8 <gcry_sexp_release@plt>
   1a618:	ldr	r3, [sp, #8]
   1a61c:	b	1a324 <ftello64@plt+0x3de4>
   1a620:	ldr	r3, [pc, #96]	; 1a688 <ftello64@plt+0x4148>
   1a624:	b	1a5cc <ftello64@plt+0x408c>
   1a628:	ldr	r3, [pc, #92]	; 1a68c <ftello64@plt+0x414c>
   1a62c:	b	1a5cc <ftello64@plt+0x408c>
   1a630:	ldr	r3, [pc, #88]	; 1a690 <ftello64@plt+0x4150>
   1a634:	b	1a5cc <ftello64@plt+0x408c>
   1a638:	ldr	r3, [pc, #84]	; 1a694 <ftello64@plt+0x4154>
   1a63c:	b	1a324 <ftello64@plt+0x3de4>
   1a640:	str	r2, [sp, #4]
   1a644:	str	r0, [sp]
   1a648:	ldr	r2, [pc, #72]	; 1a698 <ftello64@plt+0x4158>
   1a64c:	mov	r1, #0
   1a650:	add	r0, sp, #40	; 0x28
   1a654:	bl	16030 <gcry_sexp_build@plt>
   1a658:	mov	r3, r0
   1a65c:	b	1a5f4 <ftello64@plt+0x40b4>
   1a660:	ldr	r3, [pc, #52]	; 1a69c <ftello64@plt+0x415c>
   1a664:	b	1a324 <ftello64@plt+0x3de4>
   1a668:	bl	15748 <__stack_chk_fail@plt>
   1a66c:	andeq	pc, r7, r8, lsl #15
   1a670:	andeq	r1, r6, ip, lsl #9
   1a674:	andeq	r1, r6, r4, lsl #9
   1a678:	movweq	r0, #104	; 0x68
   1a67c:	movweq	r0, #41	; 0x29
   1a680:	andeq	r1, r6, r4, lsr #8
   1a684:			; <UNDEFINED> instruction: 0x000614b0
   1a688:	andeq	r1, r6, r4, asr r4
   1a68c:	andeq	r1, r6, ip, lsr r4
   1a690:	andeq	r1, r6, ip, ror #8
   1a694:	movweq	r0, #5
   1a698:	muleq	r6, ip, r4
   1a69c:	movweq	r0, #157	; 0x9d
   1a6a0:	ldr	r2, [r0, #20]
   1a6a4:	push	{r4, r5, r6, r7, r8, lr}
   1a6a8:	cmp	r2, #0
   1a6ac:	mov	r7, r0
   1a6b0:	ble	1a708 <ftello64@plt+0x41c8>
   1a6b4:	mov	r4, #0
   1a6b8:	add	r5, r0, #24
   1a6bc:	add	r6, r0, #36	; 0x24
   1a6c0:	b	1a6d0 <ftello64@plt+0x4190>
   1a6c4:	add	r4, r4, #1
   1a6c8:	cmp	r2, r4
   1a6cc:	ble	1a708 <ftello64@plt+0x41c8>
   1a6d0:	ldr	r3, [r5, r4, lsl #4]
   1a6d4:	cmp	r3, #1
   1a6d8:	bne	1a6c4 <ftello64@plt+0x4184>
   1a6dc:	ldr	r3, [r6, r4, lsl #4]
   1a6e0:	mvn	r1, #0
   1a6e4:	subs	r0, r3, #0
   1a6e8:	beq	1a6c4 <ftello64@plt+0x4184>
   1a6ec:	bl	49484 <ftello64@plt+0x32f44>
   1a6f0:	cmp	r0, #0
   1a6f4:	bne	1a728 <ftello64@plt+0x41e8>
   1a6f8:	ldr	r2, [r7, #20]
   1a6fc:	add	r4, r4, #1
   1a700:	cmp	r2, r4
   1a704:	bgt	1a6d0 <ftello64@plt+0x4190>
   1a708:	mov	r3, #1
   1a70c:	str	r3, [r7]
   1a710:	mov	r0, #0
   1a714:	pop	{r4, r5, r6, r7, r8, pc}
   1a718:	ldr	r3, [r6, r4, lsl #4]
   1a71c:	subs	r0, r3, #0
   1a720:	beq	1a728 <ftello64@plt+0x41e8>
   1a724:	bl	498bc <ftello64@plt+0x3337c>
   1a728:	subs	r4, r4, #1
   1a72c:	bcc	1a744 <ftello64@plt+0x4204>
   1a730:	ldr	r3, [r5, r4, lsl #4]
   1a734:	cmp	r3, #1
   1a738:	beq	1a718 <ftello64@plt+0x41d8>
   1a73c:	subs	r4, r4, #1
   1a740:	bcs	1a730 <ftello64@plt+0x41f0>
   1a744:	ldr	r0, [pc]	; 1a74c <ftello64@plt+0x420c>
   1a748:	pop	{r4, r5, r6, r7, r8, pc}
   1a74c:	movweq	r8, #1
   1a750:	push	{r4, r5, r6, r7, r8, lr}
   1a754:	mov	r6, r0
   1a758:	ldr	r4, [r0, #20]
   1a75c:	subs	r4, r4, #1
   1a760:	bmi	1a79c <ftello64@plt+0x425c>
   1a764:	add	r5, r0, #24
   1a768:	add	r7, r0, #36	; 0x24
   1a76c:	b	1a778 <ftello64@plt+0x4238>
   1a770:	subs	r4, r4, #1
   1a774:	bcc	1a79c <ftello64@plt+0x425c>
   1a778:	ldr	r3, [r5, r4, lsl #4]
   1a77c:	cmp	r3, #1
   1a780:	bne	1a770 <ftello64@plt+0x4230>
   1a784:	ldr	r3, [r7, r4, lsl #4]
   1a788:	subs	r0, r3, #0
   1a78c:	beq	1a770 <ftello64@plt+0x4230>
   1a790:	bl	498bc <ftello64@plt+0x3337c>
   1a794:	subs	r4, r4, #1
   1a798:	bcs	1a778 <ftello64@plt+0x4238>
   1a79c:	mov	r3, #0
   1a7a0:	str	r3, [r6]
   1a7a4:	pop	{r4, r5, r6, r7, r8, pc}
   1a7a8:	push	{r4, r5, r6, r7, lr}
   1a7ac:	sub	sp, sp, #28
   1a7b0:	ldr	r6, [pc, #216]	; 1a890 <ftello64@plt+0x4350>
   1a7b4:	ldr	r4, [r0, #4]
   1a7b8:	mov	r5, r0
   1a7bc:	ldr	r3, [r6]
   1a7c0:	cmp	r4, #0
   1a7c4:	mov	r7, r1
   1a7c8:	str	r3, [sp, #20]
   1a7cc:	blt	1a7dc <ftello64@plt+0x429c>
   1a7d0:	ldr	r3, [r0, #20]
   1a7d4:	cmp	r4, r3
   1a7d8:	blt	1a7f4 <ftello64@plt+0x42b4>
   1a7dc:	ldr	r4, [r5, #12]
   1a7e0:	cmp	r4, #0
   1a7e4:	blt	1a87c <ftello64@plt+0x433c>
   1a7e8:	ldr	r3, [r5, #20]
   1a7ec:	cmp	r4, r3
   1a7f0:	bge	1a87c <ftello64@plt+0x433c>
   1a7f4:	ldr	r3, [r5]
   1a7f8:	cmp	r3, #0
   1a7fc:	beq	1a85c <ftello64@plt+0x431c>
   1a800:	add	r4, r5, r4, lsl #4
   1a804:	mov	r3, #0
   1a808:	mov	r2, sp
   1a80c:	mov	r1, #2
   1a810:	mov	r0, r7
   1a814:	bl	22440 <ftello64@plt+0xbf00>
   1a818:	ldr	r3, [r4, #24]
   1a81c:	cmp	r3, #0
   1a820:	beq	1a884 <ftello64@plt+0x4344>
   1a824:	cmp	r3, #1
   1a828:	mvnne	r4, #0
   1a82c:	bne	1a844 <ftello64@plt+0x4304>
   1a830:	ldr	r0, [r4, #28]
   1a834:	mov	r2, sp
   1a838:	mov	r1, r7
   1a83c:	bl	40bfc <ftello64@plt+0x2a6bc>
   1a840:	mov	r4, r0
   1a844:	ldr	r3, [r5]
   1a848:	cmp	r3, #0
   1a84c:	beq	1a860 <ftello64@plt+0x4320>
   1a850:	mov	r0, r5
   1a854:	bl	1a750 <ftello64@plt+0x4210>
   1a858:	b	1a860 <ftello64@plt+0x4320>
   1a85c:	ldr	r4, [pc, #48]	; 1a894 <ftello64@plt+0x4354>
   1a860:	ldr	r2, [sp, #20]
   1a864:	ldr	r3, [r6]
   1a868:	mov	r0, r4
   1a86c:	cmp	r2, r3
   1a870:	bne	1a88c <ftello64@plt+0x434c>
   1a874:	add	sp, sp, #28
   1a878:	pop	{r4, r5, r6, r7, pc}
   1a87c:	ldr	r4, [pc, #20]	; 1a898 <ftello64@plt+0x4358>
   1a880:	b	1a860 <ftello64@plt+0x4320>
   1a884:	ldr	r4, [pc, #12]	; 1a898 <ftello64@plt+0x4358>
   1a888:	b	1a844 <ftello64@plt+0x4304>
   1a88c:	bl	15748 <__stack_chk_fail@plt>
   1a890:	andeq	pc, r7, r8, lsl #15
   1a894:	movweq	r0, #167	; 0xa7
   1a898:	movweq	r0, #1
   1a89c:	push	{r4, r5, r6, lr}
   1a8a0:	mov	r5, r0
   1a8a4:	mov	r4, #0
   1a8a8:	ldr	r2, [r5, #20]
   1a8ac:	add	r6, r0, #24
   1a8b0:	cmp	r2, r4
   1a8b4:	ble	1a90c <ftello64@plt+0x43cc>
   1a8b8:	lsl	r3, r4, #4
   1a8bc:	add	r1, r5, r3
   1a8c0:	ldr	r1, [r1, #24]
   1a8c4:	cmp	r1, #1
   1a8c8:	beq	1a8e8 <ftello64@plt+0x43a8>
   1a8cc:	add	r4, r4, #1
   1a8d0:	cmp	r2, r4
   1a8d4:	beq	1a90c <ftello64@plt+0x43cc>
   1a8d8:	ldr	r3, [r6, r4, lsl #4]
   1a8dc:	cmp	r3, #1
   1a8e0:	bne	1a8cc <ftello64@plt+0x438c>
   1a8e4:	lsl	r3, r4, #4
   1a8e8:	add	r3, r5, r3
   1a8ec:	add	r4, r4, #1
   1a8f0:	ldr	r0, [r3, #28]
   1a8f4:	bl	3eb60 <ftello64@plt+0x28620>
   1a8f8:	cmp	r0, #0
   1a8fc:	popne	{r4, r5, r6, pc}
   1a900:	ldr	r2, [r5, #20]
   1a904:	cmp	r2, r4
   1a908:	bgt	1a8b8 <ftello64@plt+0x4378>
   1a90c:	mov	r0, #0
   1a910:	pop	{r4, r5, r6, pc}
   1a914:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a918:	subs	r8, r3, #0
   1a91c:	ldr	r7, [pc, #1592]	; 1af5c <ftello64@plt+0x4a1c>
   1a920:	sub	sp, sp, #20
   1a924:	mov	r9, r0
   1a928:	ldr	r3, [r7]
   1a92c:	mov	r0, r1
   1a930:	str	r3, [sp, #12]
   1a934:	movne	r3, #0
   1a938:	strne	r3, [r8]
   1a93c:	mov	r6, r1
   1a940:	mov	r5, r2
   1a944:	bl	15cb8 <strlen@plt>
   1a948:	cmp	r0, #10
   1a94c:	bls	1aad8 <ftello64@plt+0x4598>
   1a950:	mov	r2, #10
   1a954:	ldr	r1, [pc, #1540]	; 1af60 <ftello64@plt+0x4a20>
   1a958:	mov	r0, r6
   1a95c:	bl	16438 <strncmp@plt>
   1a960:	cmp	r0, #0
   1a964:	addeq	r4, r6, #10
   1a968:	moveq	sl, #1
   1a96c:	bne	1aafc <ftello64@plt+0x45bc>
   1a970:	ldrb	r3, [r4]
   1a974:	cmp	r3, #47	; 0x2f
   1a978:	beq	1aaec <ftello64@plt+0x45ac>
   1a97c:	mov	r1, #47	; 0x2f
   1a980:	mov	r0, r4
   1a984:	bl	15d24 <strchr@plt>
   1a988:	subs	fp, r0, #0
   1a98c:	beq	1abb4 <ftello64@plt+0x4674>
   1a990:	mov	r0, r4
   1a994:	mov	r1, #0
   1a998:	bl	43298 <ftello64@plt+0x2cd58>
   1a99c:	mov	r4, r0
   1a9a0:	cmp	r5, #0
   1a9a4:	ldreq	fp, [pc, #1464]	; 1af64 <ftello64@plt+0x4a24>
   1a9a8:	ldreq	r5, [fp]
   1a9ac:	clzeq	r5, r5
   1a9b0:	lsreq	r5, r5, #5
   1a9b4:	cmp	sl, #0
   1a9b8:	beq	1ab78 <ftello64@plt+0x4638>
   1a9bc:	cmp	r8, #0
   1a9c0:	movne	r3, #0
   1a9c4:	strne	r3, [r8]
   1a9c8:	mov	r1, #0
   1a9cc:	mov	r0, r4
   1a9d0:	bl	15fdc <access@plt>
   1a9d4:	cmp	r0, #0
   1a9d8:	beq	1abcc <ftello64@plt+0x468c>
   1a9dc:	cmp	r5, #0
   1a9e0:	beq	1abe8 <ftello64@plt+0x46a8>
   1a9e4:	mov	r1, #47	; 0x2f
   1a9e8:	mov	r0, r4
   1a9ec:	bl	16138 <strrchr@plt>
   1a9f0:	subs	r6, r0, #0
   1a9f4:	beq	1abe8 <ftello64@plt+0x46a8>
   1a9f8:	mov	r3, #0
   1a9fc:	ldrb	sl, [r6]
   1aa00:	mov	r1, r3
   1aa04:	strb	r3, [r6]
   1aa08:	mov	r0, r4
   1aa0c:	bl	15fdc <access@plt>
   1aa10:	cmp	r0, #0
   1aa14:	beq	1aa3c <ftello64@plt+0x44fc>
   1aa18:	ldr	fp, [pc, #1348]	; 1af64 <ftello64@plt+0x4a24>
   1aa1c:	ldr	r3, [fp, #4]
   1aa20:	cmp	r3, #0
   1aa24:	beq	1ad20 <ftello64@plt+0x47e0>
   1aa28:	mov	r1, #0
   1aa2c:	mov	r0, r4
   1aa30:	bl	15fdc <access@plt>
   1aa34:	cmp	r0, #0
   1aa38:	bne	1adbc <ftello64@plt+0x487c>
   1aa3c:	strb	sl, [r6]
   1aa40:	mov	r1, #0
   1aa44:	mov	r0, r4
   1aa48:	bl	492bc <ftello64@plt+0x32d7c>
   1aa4c:	subs	r6, r0, #0
   1aa50:	beq	1ad94 <ftello64@plt+0x4854>
   1aa54:	mvn	r1, #0
   1aa58:	bl	49484 <ftello64@plt+0x32f44>
   1aa5c:	subs	sl, r0, #0
   1aa60:	bne	1acfc <ftello64@plt+0x47bc>
   1aa64:	mov	r1, sl
   1aa68:	mov	r0, r4
   1aa6c:	bl	15fdc <access@plt>
   1aa70:	cmp	r0, #0
   1aa74:	bne	1ac3c <ftello64@plt+0x46fc>
   1aa78:	mov	r0, r6
   1aa7c:	bl	498bc <ftello64@plt+0x3337c>
   1aa80:	mov	r0, r6
   1aa84:	bl	4937c <ftello64@plt+0x32e3c>
   1aa88:	add	r2, sp, #8
   1aa8c:	mov	r1, #0
   1aa90:	mov	r0, r4
   1aa94:	bl	3c8e4 <ftello64@plt+0x263a4>
   1aa98:	ldr	r3, [pc, #1224]	; 1af68 <ftello64@plt+0x4a28>
   1aa9c:	adds	r6, r0, #0
   1aaa0:	movne	r6, #1
   1aaa4:	uxth	r2, r0
   1aaa8:	cmp	r2, r3
   1aaac:	orreq	r6, r6, #1
   1aab0:	cmp	r6, #0
   1aab4:	mov	r5, r0
   1aab8:	beq	1abf0 <ftello64@plt+0x46b0>
   1aabc:	cmp	r0, #0
   1aac0:	bne	1ab28 <ftello64@plt+0x45e8>
   1aac4:	ldr	fp, [pc, #1176]	; 1af64 <ftello64@plt+0x4a24>
   1aac8:	mov	r3, #1
   1aacc:	mov	r5, #0
   1aad0:	str	r3, [fp]
   1aad4:	b	1ab54 <ftello64@plt+0x4614>
   1aad8:	mov	r4, r6
   1aadc:	mov	sl, #0
   1aae0:	ldrb	r3, [r4]
   1aae4:	cmp	r3, #47	; 0x2f
   1aae8:	bne	1a97c <ftello64@plt+0x443c>
   1aaec:	mov	r0, r4
   1aaf0:	bl	15fc4 <gcry_xstrdup@plt>
   1aaf4:	mov	r4, r0
   1aaf8:	b	1a9a0 <ftello64@plt+0x4460>
   1aafc:	mov	r1, #58	; 0x3a
   1ab00:	mov	r0, r6
   1ab04:	bl	15d24 <strchr@plt>
   1ab08:	subs	sl, r0, #0
   1ab0c:	moveq	r4, r6
   1ab10:	beq	1a970 <ftello64@plt+0x4430>
   1ab14:	mov	r1, r6
   1ab18:	ldr	r0, [pc, #1100]	; 1af6c <ftello64@plt+0x4a2c>
   1ab1c:	bl	487a0 <ftello64@plt+0x32260>
   1ab20:	ldr	r5, [pc, #1096]	; 1af70 <ftello64@plt+0x4a30>
   1ab24:	mov	r4, #0
   1ab28:	mov	r0, r5
   1ab2c:	bl	161e0 <gpg_strerror@plt>
   1ab30:	mov	r1, r4
   1ab34:	mov	r2, r0
   1ab38:	ldr	r0, [pc, #1076]	; 1af74 <ftello64@plt+0x4a34>
   1ab3c:	bl	487a0 <ftello64@plt+0x32260>
   1ab40:	mov	r3, r5
   1ab44:	mov	r0, r9
   1ab48:	ldr	r2, [pc, #1064]	; 1af78 <ftello64@plt+0x4a38>
   1ab4c:	mov	r1, #96	; 0x60
   1ab50:	bl	1e498 <ftello64@plt+0x7f58>
   1ab54:	mov	r0, r4
   1ab58:	bl	156a0 <gcry_free@plt>
   1ab5c:	ldr	r2, [sp, #12]
   1ab60:	ldr	r3, [r7]
   1ab64:	mov	r0, r5
   1ab68:	cmp	r2, r3
   1ab6c:	bne	1af44 <ftello64@plt+0x4a04>
   1ab70:	add	sp, sp, #20
   1ab74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ab78:	ldr	r1, [pc, #1020]	; 1af7c <ftello64@plt+0x4a3c>
   1ab7c:	mov	r0, r4
   1ab80:	bl	16270 <fopen64@plt>
   1ab84:	subs	sl, r0, #0
   1ab88:	beq	1a9bc <ftello64@plt+0x447c>
   1ab8c:	mov	r3, sl
   1ab90:	mov	r2, #1
   1ab94:	mov	r1, #4
   1ab98:	add	r0, sp, #8
   1ab9c:	bl	15994 <fread@plt>
   1aba0:	cmp	r0, #1
   1aba4:	movne	r0, sl
   1aba8:	beq	1ac08 <ftello64@plt+0x46c8>
   1abac:	bl	16000 <fclose@plt>
   1abb0:	b	1a9bc <ftello64@plt+0x447c>
   1abb4:	bl	4c4e4 <ftello64@plt+0x35fa4>
   1abb8:	mov	r1, r4
   1abbc:	mov	r2, fp
   1abc0:	bl	43298 <ftello64@plt+0x2cd58>
   1abc4:	mov	r4, r0
   1abc8:	b	1a9a0 <ftello64@plt+0x4460>
   1abcc:	mov	r1, #4
   1abd0:	mov	r0, r4
   1abd4:	bl	15fdc <access@plt>
   1abd8:	cmp	r0, #0
   1abdc:	beq	1aa88 <ftello64@plt+0x4548>
   1abe0:	ldr	r5, [pc, #920]	; 1af80 <ftello64@plt+0x4a40>
   1abe4:	b	1ab28 <ftello64@plt+0x45e8>
   1abe8:	ldr	r5, [pc, #916]	; 1af84 <ftello64@plt+0x4a44>
   1abec:	b	1ab28 <ftello64@plt+0x45e8>
   1abf0:	ldr	fp, [pc, #876]	; 1af64 <ftello64@plt+0x4a24>
   1abf4:	ldr	r3, [fp, #8]
   1abf8:	cmp	r3, #19
   1abfc:	ble	1aca0 <ftello64@plt+0x4760>
   1ac00:	ldr	r5, [pc, #896]	; 1af88 <ftello64@plt+0x4a48>
   1ac04:	b	1ab28 <ftello64@plt+0x45e8>
   1ac08:	ldr	r3, [sp, #8]
   1ac0c:	ldr	r1, [pc, #888]	; 1af8c <ftello64@plt+0x4a4c>
   1ac10:	ldr	r2, [pc, #888]	; 1af90 <ftello64@plt+0x4a50>
   1ac14:	mov	r0, sl
   1ac18:	cmp	r3, r2
   1ac1c:	cmpne	r3, r1
   1ac20:	bne	1abac <ftello64@plt+0x466c>
   1ac24:	bl	16000 <fclose@plt>
   1ac28:	mov	r1, r6
   1ac2c:	ldr	r0, [pc, #864]	; 1af94 <ftello64@plt+0x4a54>
   1ac30:	bl	487a0 <ftello64@plt+0x32260>
   1ac34:	ldr	r5, [pc, #820]	; 1af70 <ftello64@plt+0x4a30>
   1ac38:	b	1ab28 <ftello64@plt+0x45e8>
   1ac3c:	mov	r0, #63	; 0x3f
   1ac40:	bl	1639c <umask@plt>
   1ac44:	ldr	r1, [pc, #844]	; 1af98 <ftello64@plt+0x4a58>
   1ac48:	mov	fp, r0
   1ac4c:	mov	r0, r4
   1ac50:	bl	16270 <fopen64@plt>
   1ac54:	subs	r5, r0, #0
   1ac58:	beq	1adf4 <ftello64@plt+0x48b4>
   1ac5c:	mov	r0, fp
   1ac60:	bl	1639c <umask@plt>
   1ac64:	mov	r1, sl
   1ac68:	mov	r0, r5
   1ac6c:	bl	3e490 <ftello64@plt+0x27f50>
   1ac70:	subs	fp, r0, #0
   1ac74:	bne	1ae54 <ftello64@plt+0x4914>
   1ac78:	ldr	r3, [pc, #796]	; 1af9c <ftello64@plt+0x4a5c>
   1ac7c:	ldr	r3, [r3, #8]
   1ac80:	cmp	r3, #0
   1ac84:	beq	1addc <ftello64@plt+0x489c>
   1ac88:	cmp	r8, #0
   1ac8c:	movne	r3, #1
   1ac90:	strne	r3, [r8]
   1ac94:	mov	r0, r5
   1ac98:	bl	16000 <fclose@plt>
   1ac9c:	b	1aa78 <ftello64@plt+0x4538>
   1aca0:	add	r5, fp, r3, lsl #4
   1aca4:	ldr	r3, [sp, #8]
   1aca8:	mov	r2, #1
   1acac:	str	r3, [r5, #20]
   1acb0:	mov	r1, r6
   1acb4:	str	r6, [r5, #16]
   1acb8:	str	r2, [r5, #12]
   1acbc:	mov	r0, r4
   1acc0:	bl	492bc <ftello64@plt+0x32d7c>
   1acc4:	ldr	r3, [fp, #8]
   1acc8:	add	r3, fp, r3, lsl #4
   1accc:	str	r0, [r5, #24]
   1acd0:	ldr	r0, [r3, #24]
   1acd4:	cmp	r0, #0
   1acd8:	beq	1af48 <ftello64@plt+0x4a08>
   1acdc:	mov	r1, r6
   1ace0:	bl	49484 <ftello64@plt+0x32f44>
   1ace4:	subs	r1, r0, #0
   1ace8:	beq	1aea0 <ftello64@plt+0x4960>
   1acec:	ldr	r3, [fp, #8]
   1acf0:	add	r3, r3, #1
   1acf4:	str	r3, [fp, #8]
   1acf8:	b	1aac8 <ftello64@plt+0x4588>
   1acfc:	mov	r1, r4
   1ad00:	ldr	r0, [pc, #664]	; 1afa0 <ftello64@plt+0x4a60>
   1ad04:	bl	4873c <ftello64@plt+0x321fc>
   1ad08:	mov	r0, r6
   1ad0c:	bl	498bc <ftello64@plt+0x3337c>
   1ad10:	mov	r0, r6
   1ad14:	bl	4937c <ftello64@plt+0x32e3c>
   1ad18:	ldr	r5, [pc, #592]	; 1af70 <ftello64@plt+0x4a30>
   1ad1c:	b	1ab28 <ftello64@plt+0x45e8>
   1ad20:	ldr	r5, [pc, #628]	; 1af9c <ftello64@plt+0x4a5c>
   1ad24:	mov	r3, #1
   1ad28:	str	r3, [fp, #4]
   1ad2c:	bl	4c3f8 <ftello64@plt+0x35eb8>
   1ad30:	ldrd	r2, [r5, #24]
   1ad34:	orrs	r3, r2, r3
   1ad38:	bne	1aa28 <ftello64@plt+0x44e8>
   1ad3c:	ldrb	r3, [r0]
   1ad40:	cmp	r3, #126	; 0x7e
   1ad44:	beq	1aed0 <ftello64@plt+0x4990>
   1ad48:	mov	r1, r0
   1ad4c:	mov	r0, r4
   1ad50:	bl	433f8 <ftello64@plt+0x2ceb8>
   1ad54:	cmp	r0, #0
   1ad58:	bne	1aa28 <ftello64@plt+0x44e8>
   1ad5c:	ldr	r1, [pc, #576]	; 1afa4 <ftello64@plt+0x4a64>
   1ad60:	mov	r0, r4
   1ad64:	bl	4bc18 <ftello64@plt+0x356d8>
   1ad68:	cmp	r0, #0
   1ad6c:	bne	1af10 <ftello64@plt+0x49d0>
   1ad70:	ldr	r3, [r5, #8]
   1ad74:	cmp	r3, #0
   1ad78:	bne	1aa28 <ftello64@plt+0x44e8>
   1ad7c:	mov	r2, #5
   1ad80:	ldr	r1, [pc, #544]	; 1afa8 <ftello64@plt+0x4a68>
   1ad84:	bl	15718 <dcgettext@plt>
   1ad88:	mov	r1, r4
   1ad8c:	bl	4873c <ftello64@plt+0x321fc>
   1ad90:	b	1aa28 <ftello64@plt+0x44e8>
   1ad94:	ldr	r3, [pc, #512]	; 1af9c <ftello64@plt+0x4a5c>
   1ad98:	ldr	r3, [r3, #4]
   1ad9c:	cmp	r3, #0
   1ada0:	ldreq	r5, [pc, #456]	; 1af70 <ftello64@plt+0x4a30>
   1ada4:	beq	1ab28 <ftello64@plt+0x45e8>
   1ada8:	mov	r1, r4
   1adac:	ldr	r0, [pc, #504]	; 1afac <ftello64@plt+0x4a6c>
   1adb0:	bl	4873c <ftello64@plt+0x321fc>
   1adb4:	ldr	r5, [pc, #436]	; 1af70 <ftello64@plt+0x4a30>
   1adb8:	b	1ab28 <ftello64@plt+0x45e8>
   1adbc:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1adc0:	cmp	r0, #0
   1adc4:	strbeq	sl, [r6]
   1adc8:	beq	1aa88 <ftello64@plt+0x4548>
   1adcc:	uxth	r0, r0
   1add0:	orr	r5, r0, #50331648	; 0x3000000
   1add4:	strb	sl, [r6]
   1add8:	b	1ab28 <ftello64@plt+0x45e8>
   1addc:	mov	r2, #5
   1ade0:	ldr	r1, [pc, #456]	; 1afb0 <ftello64@plt+0x4a70>
   1ade4:	bl	15718 <dcgettext@plt>
   1ade8:	mov	r1, r4
   1adec:	bl	4873c <ftello64@plt+0x321fc>
   1adf0:	b	1ac88 <ftello64@plt+0x4748>
   1adf4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1adf8:	subs	r5, r0, #0
   1adfc:	mov	r0, fp
   1ae00:	uxthne	r5, r5
   1ae04:	orrne	r5, r5, #50331648	; 0x3000000
   1ae08:	bl	1639c <umask@plt>
   1ae0c:	mov	r2, #5
   1ae10:	ldr	r1, [pc, #412]	; 1afb4 <ftello64@plt+0x4a74>
   1ae14:	mov	r0, #0
   1ae18:	bl	15718 <dcgettext@plt>
   1ae1c:	mov	r8, r0
   1ae20:	mov	r0, r5
   1ae24:	bl	161e0 <gpg_strerror@plt>
   1ae28:	mov	r1, r4
   1ae2c:	mov	r2, r0
   1ae30:	mov	r0, r8
   1ae34:	bl	487a0 <ftello64@plt+0x32260>
   1ae38:	mov	r0, r6
   1ae3c:	bl	498bc <ftello64@plt+0x3337c>
   1ae40:	mov	r0, r6
   1ae44:	bl	4937c <ftello64@plt+0x32e3c>
   1ae48:	cmp	r5, #0
   1ae4c:	beq	1aa88 <ftello64@plt+0x4548>
   1ae50:	b	1ab28 <ftello64@plt+0x45e8>
   1ae54:	mov	r0, r5
   1ae58:	bl	16000 <fclose@plt>
   1ae5c:	mov	r2, #5
   1ae60:	ldr	r1, [pc, #332]	; 1afb4 <ftello64@plt+0x4a74>
   1ae64:	mov	r0, sl
   1ae68:	bl	15718 <dcgettext@plt>
   1ae6c:	mov	r5, fp
   1ae70:	mov	r8, r0
   1ae74:	mov	r0, fp
   1ae78:	bl	161e0 <gpg_strerror@plt>
   1ae7c:	mov	r1, r4
   1ae80:	mov	r2, r0
   1ae84:	mov	r0, r8
   1ae88:	bl	487a0 <ftello64@plt+0x32260>
   1ae8c:	mov	r0, r6
   1ae90:	bl	498bc <ftello64@plt+0x3337c>
   1ae94:	mov	r0, r6
   1ae98:	bl	4937c <ftello64@plt+0x32e3c>
   1ae9c:	b	1ab28 <ftello64@plt+0x45e8>
   1aea0:	ldr	r0, [sp, #8]
   1aea4:	bl	3c9e4 <ftello64@plt+0x264a4>
   1aea8:	subs	r5, r0, #0
   1aeac:	beq	1aebc <ftello64@plt+0x497c>
   1aeb0:	bl	40fc0 <ftello64@plt+0x2aa80>
   1aeb4:	mov	r0, r5
   1aeb8:	bl	3c9ec <ftello64@plt+0x264ac>
   1aebc:	ldr	r3, [fp, #8]
   1aec0:	add	r3, fp, r3, lsl #4
   1aec4:	ldr	r0, [r3, #24]
   1aec8:	bl	498bc <ftello64@plt+0x3337c>
   1aecc:	b	1acec <ftello64@plt+0x47ac>
   1aed0:	add	fp, r0, #1
   1aed4:	mov	r0, r4
   1aed8:	bl	15cb8 <strlen@plt>
   1aedc:	str	r0, [sp, #4]
   1aee0:	mov	r0, fp
   1aee4:	bl	15cb8 <strlen@plt>
   1aee8:	ldr	r3, [sp, #4]
   1aeec:	cmp	r3, r0
   1aef0:	bcc	1aa28 <ftello64@plt+0x44e8>
   1aef4:	sub	r0, r3, r0
   1aef8:	add	r0, r4, r0
   1aefc:	mov	r1, fp
   1af00:	bl	15424 <strcmp@plt>
   1af04:	cmp	r0, #0
   1af08:	bne	1aa28 <ftello64@plt+0x44e8>
   1af0c:	b	1ad5c <ftello64@plt+0x481c>
   1af10:	mov	r2, #5
   1af14:	ldr	r1, [pc, #156]	; 1afb8 <ftello64@plt+0x4a78>
   1af18:	mov	r0, #0
   1af1c:	bl	15718 <dcgettext@plt>
   1af20:	mov	r5, r0
   1af24:	bl	15e20 <__errno_location@plt>
   1af28:	ldr	r0, [r0]
   1af2c:	bl	15ae4 <strerror@plt>
   1af30:	mov	r1, r4
   1af34:	mov	r2, r0
   1af38:	mov	r0, r5
   1af3c:	bl	4873c <ftello64@plt+0x321fc>
   1af40:	b	1aa28 <ftello64@plt+0x44e8>
   1af44:	bl	15748 <__stack_chk_fail@plt>
   1af48:	ldr	r1, [pc, #108]	; 1afbc <ftello64@plt+0x4a7c>
   1af4c:	mov	r2, #5
   1af50:	bl	15718 <dcgettext@plt>
   1af54:	mov	r1, r4
   1af58:	bl	48824 <ftello64@plt+0x322e4>
   1af5c:	andeq	pc, r7, r8, lsl #15
   1af60:	andeq	r1, r6, r4, lsl #10
   1af64:	muleq	r8, r8, sl
   1af68:	andeq	r8, r0, r3, lsr #32
   1af6c:	andeq	r1, r6, r0, lsl r5
   1af70:	movweq	r0, #1
   1af74:	andeq	r1, r6, r4, lsr #12
   1af78:	andeq	r1, r6, r0, asr #12
   1af7c:	andeq	r1, r6, r0, lsr r5
   1af80:	movweq	r8, #1
   1af84:	movweq	r8, #81	; 0x51
   1af88:	movweq	r0, #33	; 0x21
   1af8c:	cmpne	r7, #843776	; 0xce000
   1af90:	mrcgt	7, 4, r5, cr10, cr3, {0}
   1af94:	andeq	r1, r6, r4, lsr r5
   1af98:	andeq	pc, r5, ip, ror #23
   1af9c:	andeq	r0, r8, r0, lsr #30
   1afa0:			; <UNDEFINED> instruction: 0x000615bc
   1afa4:	andeq	r1, r6, r8, asr r5
   1afa8:	andeq	r1, r6, r4, lsl #11
   1afac:	muleq	r6, ip, r5
   1afb0:	strdeq	r1, [r6], -r0
   1afb4:	ldrdeq	r1, [r6], -r0
   1afb8:	andeq	r1, r6, r0, ror #10
   1afbc:	andeq	r1, r6, r8, lsl #12
   1afc0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1afc4:	mov	r1, #344	; 0x158
   1afc8:	mov	r0, #1
   1afcc:	bl	1633c <gcry_xcalloc@plt>
   1afd0:	ldr	r7, [pc, #200]	; 1b0a0 <ftello64@plt+0x4b60>
   1afd4:	mvn	r2, #0
   1afd8:	ldr	r3, [r7, #8]
   1afdc:	cmp	r3, #20
   1afe0:	str	r2, [r0, #4]
   1afe4:	str	r2, [r0, #8]
   1afe8:	bgt	1b08c <ftello64@plt+0x4b4c>
   1afec:	cmp	r3, #0
   1aff0:	mov	r8, #0
   1aff4:	mov	sl, r0
   1aff8:	movgt	r5, r8
   1affc:	addgt	r4, r7, #12
   1b000:	bgt	1b01c <ftello64@plt+0x4adc>
   1b004:	b	1b060 <ftello64@plt+0x4b20>
   1b008:	ldr	r3, [r7, #8]
   1b00c:	add	r5, r5, #1
   1b010:	cmp	r3, r5
   1b014:	add	r4, r4, #16
   1b018:	ble	1b060 <ftello64@plt+0x4b20>
   1b01c:	ldr	r3, [r4]
   1b020:	cmp	r3, #1
   1b024:	bne	1b008 <ftello64@plt+0x4ac8>
   1b028:	add	r6, sl, r8, lsl #4
   1b02c:	ldr	r2, [r4, #12]
   1b030:	ldr	r0, [r4, #8]
   1b034:	str	r3, [r6, #24]
   1b038:	str	r2, [r6, #36]	; 0x24
   1b03c:	str	r0, [r6, #32]
   1b040:	mov	r1, #0
   1b044:	bl	3c9e4 <ftello64@plt+0x264a4>
   1b048:	cmp	r0, #0
   1b04c:	mov	r9, r0
   1b050:	str	r0, [r6, #28]
   1b054:	beq	1b078 <ftello64@plt+0x4b38>
   1b058:	add	r8, r8, #1
   1b05c:	b	1b008 <ftello64@plt+0x4ac8>
   1b060:	ldr	r3, [r7, #332]	; 0x14c
   1b064:	str	r8, [sl, #20]
   1b068:	add	r3, r3, #1
   1b06c:	str	r3, [r7, #332]	; 0x14c
   1b070:	mov	r0, sl
   1b074:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b078:	mov	r0, sl
   1b07c:	mov	sl, r9
   1b080:	bl	156a0 <gcry_free@plt>
   1b084:	mov	r0, sl
   1b088:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b08c:	ldr	r3, [pc, #16]	; 1b0a4 <ftello64@plt+0x4b64>
   1b090:	mov	r2, #408	; 0x198
   1b094:	ldr	r1, [pc, #12]	; 1b0a8 <ftello64@plt+0x4b68>
   1b098:	ldr	r0, [pc, #12]	; 1b0ac <ftello64@plt+0x4b6c>
   1b09c:	bl	16504 <__assert_fail@plt>
   1b0a0:	muleq	r8, r8, sl
   1b0a4:	andeq	r1, r6, r0, asr #9
   1b0a8:	andeq	r1, r6, r8, asr r6
   1b0ac:	andeq	r1, r6, ip, ror #12
   1b0b0:	push	{r4, r5, r6, r7, r8, lr}
   1b0b4:	subs	r5, r0, #0
   1b0b8:	popeq	{r4, r5, r6, r7, r8, pc}
   1b0bc:	ldr	r2, [pc, #140]	; 1b150 <ftello64@plt+0x4c10>
   1b0c0:	ldr	r3, [r2, #332]	; 0x14c
   1b0c4:	cmp	r3, #0
   1b0c8:	ble	1b13c <ftello64@plt+0x4bfc>
   1b0cc:	ldr	r1, [r5]
   1b0d0:	sub	r3, r3, #1
   1b0d4:	cmp	r1, #0
   1b0d8:	str	r3, [r2, #332]	; 0x14c
   1b0dc:	beq	1b0e4 <ftello64@plt+0x4ba4>
   1b0e0:	bl	1a750 <ftello64@plt+0x4210>
   1b0e4:	ldr	r2, [r5, #20]
   1b0e8:	cmp	r2, #0
   1b0ec:	ble	1b130 <ftello64@plt+0x4bf0>
   1b0f0:	mov	r4, #0
   1b0f4:	add	r6, r5, #24
   1b0f8:	add	r7, r5, #28
   1b0fc:	b	1b10c <ftello64@plt+0x4bcc>
   1b100:	add	r4, r4, #1
   1b104:	cmp	r2, r4
   1b108:	ble	1b130 <ftello64@plt+0x4bf0>
   1b10c:	ldr	r3, [r6, r4, lsl #4]
   1b110:	cmp	r3, #1
   1b114:	bne	1b100 <ftello64@plt+0x4bc0>
   1b118:	ldr	r0, [r7, r4, lsl #4]
   1b11c:	bl	3c9ec <ftello64@plt+0x264ac>
   1b120:	ldr	r2, [r5, #20]
   1b124:	add	r4, r4, #1
   1b128:	cmp	r2, r4
   1b12c:	bgt	1b10c <ftello64@plt+0x4bcc>
   1b130:	mov	r0, r5
   1b134:	pop	{r4, r5, r6, r7, r8, lr}
   1b138:	b	156a0 <gcry_free@plt>
   1b13c:	ldr	r3, [pc, #16]	; 1b154 <ftello64@plt+0x4c14>
   1b140:	ldr	r2, [pc, #16]	; 1b158 <ftello64@plt+0x4c18>
   1b144:	ldr	r1, [pc, #16]	; 1b15c <ftello64@plt+0x4c1c>
   1b148:	ldr	r0, [pc, #16]	; 1b160 <ftello64@plt+0x4c20>
   1b14c:	bl	16504 <__assert_fail@plt>
   1b150:	muleq	r8, r8, sl
   1b154:	andeq	r1, r6, ip, asr #9
   1b158:			; <UNDEFINED> instruction: 0x000001ba
   1b15c:	andeq	r1, r6, r8, asr r6
   1b160:	muleq	r6, r4, r6
   1b164:	cmp	r0, #0
   1b168:	bxeq	lr
   1b16c:	ldr	r3, [r0, #4]
   1b170:	cmp	r3, #0
   1b174:	blt	1b19c <ftello64@plt+0x4c5c>
   1b178:	ldr	r2, [r0, #20]
   1b17c:	cmp	r3, r2
   1b180:	bge	1b19c <ftello64@plt+0x4c5c>
   1b184:	add	r0, r0, r3, lsl #4
   1b188:	ldr	r3, [r0, #24]
   1b18c:	cmp	r3, #1
   1b190:	beq	1b1c8 <ftello64@plt+0x4c88>
   1b194:	ldr	r0, [pc, #72]	; 1b1e4 <ftello64@plt+0x4ca4>
   1b198:	bx	lr
   1b19c:	ldr	r3, [r0, #12]
   1b1a0:	cmp	r3, #0
   1b1a4:	movlt	r3, #0
   1b1a8:	blt	1b184 <ftello64@plt+0x4c44>
   1b1ac:	ldr	r2, [r0, #20]
   1b1b0:	cmp	r3, r2
   1b1b4:	movge	r3, #0
   1b1b8:	add	r0, r0, r3, lsl #4
   1b1bc:	ldr	r3, [r0, #24]
   1b1c0:	cmp	r3, #1
   1b1c4:	bne	1b194 <ftello64@plt+0x4c54>
   1b1c8:	push	{r4, lr}
   1b1cc:	ldr	r0, [r0, #28]
   1b1d0:	bl	3cae4 <ftello64@plt+0x265a4>
   1b1d4:	cmp	r0, #0
   1b1d8:	popne	{r4, pc}
   1b1dc:	ldr	r0, [pc]	; 1b1e4 <ftello64@plt+0x4ca4>
   1b1e0:	pop	{r4, pc}
   1b1e4:			; <UNDEFINED> instruction: 0x0006abbc
   1b1e8:	push	{r4, r5, r6, r7, r8, lr}
   1b1ec:	subs	r6, r0, #0
   1b1f0:	beq	1b264 <ftello64@plt+0x4d24>
   1b1f4:	adds	r7, r1, #0
   1b1f8:	ldr	r0, [r6, #16]
   1b1fc:	movne	r7, #1
   1b200:	cmp	r0, r7
   1b204:	beq	1b25c <ftello64@plt+0x4d1c>
   1b208:	ldr	r2, [r6, #20]
   1b20c:	cmp	r2, #0
   1b210:	ble	1b25c <ftello64@plt+0x4d1c>
   1b214:	mov	r4, r6
   1b218:	mov	r5, #0
   1b21c:	b	1b22c <ftello64@plt+0x4cec>
   1b220:	cmp	r2, r5
   1b224:	add	r4, r4, #16
   1b228:	ble	1b258 <ftello64@plt+0x4d18>
   1b22c:	ldr	r3, [r4, #24]
   1b230:	add	r5, r5, #1
   1b234:	cmp	r3, #1
   1b238:	bne	1b220 <ftello64@plt+0x4ce0>
   1b23c:	ldr	r0, [r4, #28]
   1b240:	mov	r1, r7
   1b244:	bl	3cafc <ftello64@plt+0x265bc>
   1b248:	ldr	r2, [r6, #20]
   1b24c:	add	r4, r4, #16
   1b250:	cmp	r2, r5
   1b254:	bgt	1b22c <ftello64@plt+0x4cec>
   1b258:	ldr	r0, [r6, #16]
   1b25c:	str	r7, [r6, #16]
   1b260:	pop	{r4, r5, r6, r7, r8, pc}
   1b264:	mov	r0, r6
   1b268:	pop	{r4, r5, r6, r7, r8, pc}
   1b26c:	subs	r3, r0, #0
   1b270:	beq	1b28c <ftello64@plt+0x4d4c>
   1b274:	ldr	r3, [r3]
   1b278:	cmp	r3, #0
   1b27c:	beq	1b288 <ftello64@plt+0x4d48>
   1b280:	mov	r0, #0
   1b284:	bx	lr
   1b288:	b	1a6a0 <ftello64@plt+0x4160>
   1b28c:	ldr	r0, [pc]	; 1b294 <ftello64@plt+0x4d54>
   1b290:	bx	lr
   1b294:	movweq	r0, #73	; 0x49
   1b298:	push	{r4, lr}
   1b29c:	subs	r4, r0, #0
   1b2a0:	popeq	{r4, pc}
   1b2a4:	ldr	r3, [r4, #4]
   1b2a8:	cmp	r3, #0
   1b2ac:	blt	1b2d8 <ftello64@plt+0x4d98>
   1b2b0:	ldr	r2, [r4, #20]
   1b2b4:	cmp	r3, r2
   1b2b8:	bge	1b2d8 <ftello64@plt+0x4d98>
   1b2bc:	add	r2, r4, r3, lsl #4
   1b2c0:	ldr	r1, [r2, #24]
   1b2c4:	cmp	r1, #1
   1b2c8:	beq	1b2e4 <ftello64@plt+0x4da4>
   1b2cc:	mvn	r2, #0
   1b2d0:	strd	r2, [r4, #4]
   1b2d4:	pop	{r4, pc}
   1b2d8:	mvn	r3, #0
   1b2dc:	str	r3, [r4, #8]
   1b2e0:	pop	{r4, pc}
   1b2e4:	ldr	r0, [r2, #28]
   1b2e8:	bl	3ca7c <ftello64@plt+0x2653c>
   1b2ec:	ldr	r3, [r4, #4]
   1b2f0:	b	1b2cc <ftello64@plt+0x4d8c>
   1b2f4:	cmp	r0, #0
   1b2f8:	bxeq	lr
   1b2fc:	ldr	r3, [r0, #8]
   1b300:	mvn	r2, #0
   1b304:	cmp	r3, #0
   1b308:	str	r3, [r0, #4]
   1b30c:	str	r2, [r0, #8]
   1b310:	bxlt	lr
   1b314:	ldr	r2, [r0, #20]
   1b318:	cmp	r3, r2
   1b31c:	bxge	lr
   1b320:	add	r0, r0, r3, lsl #4
   1b324:	ldr	r3, [r0, #24]
   1b328:	cmp	r3, #1
   1b32c:	bxne	lr
   1b330:	ldr	r0, [r0, #28]
   1b334:	b	3cab0 <ftello64@plt+0x26570>
   1b338:	cmp	r0, #0
   1b33c:	beq	1b388 <ftello64@plt+0x4e48>
   1b340:	ldr	r3, [r0, #4]
   1b344:	cmp	r3, #0
   1b348:	blt	1b390 <ftello64@plt+0x4e50>
   1b34c:	ldr	r2, [r0, #20]
   1b350:	cmp	r3, r2
   1b354:	bge	1b390 <ftello64@plt+0x4e50>
   1b358:	add	r0, r0, r3, lsl #4
   1b35c:	ldr	r3, [r0, #24]
   1b360:	cmp	r3, #0
   1b364:	beq	1b380 <ftello64@plt+0x4e40>
   1b368:	cmp	r3, #1
   1b36c:	beq	1b378 <ftello64@plt+0x4e38>
   1b370:	mov	r0, #0
   1b374:	bx	lr
   1b378:	ldr	r0, [r0, #28]
   1b37c:	b	4006c <ftello64@plt+0x29b2c>
   1b380:	ldr	r0, [pc, #16]	; 1b398 <ftello64@plt+0x4e58>
   1b384:	bx	lr
   1b388:	ldr	r0, [pc, #12]	; 1b39c <ftello64@plt+0x4e5c>
   1b38c:	bx	lr
   1b390:	mvn	r0, #0
   1b394:	bx	lr
   1b398:	movweq	r0, #1
   1b39c:	movweq	r0, #55	; 0x37
   1b3a0:	cmp	r0, #0
   1b3a4:	beq	1b408 <ftello64@plt+0x4ec8>
   1b3a8:	ldr	ip, [r0, #4]
   1b3ac:	cmp	ip, #0
   1b3b0:	blt	1b400 <ftello64@plt+0x4ec0>
   1b3b4:	push	{lr}		; (str lr, [sp, #-4]!)
   1b3b8:	ldr	lr, [r0, #20]
   1b3bc:	cmp	ip, lr
   1b3c0:	bge	1b3f8 <ftello64@plt+0x4eb8>
   1b3c4:	add	r0, r0, ip, lsl #4
   1b3c8:	ldr	ip, [r0, #24]
   1b3cc:	cmp	ip, #0
   1b3d0:	beq	1b3f0 <ftello64@plt+0x4eb0>
   1b3d4:	cmp	ip, #1
   1b3d8:	beq	1b3e4 <ftello64@plt+0x4ea4>
   1b3dc:	mov	r0, #0
   1b3e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1b3e4:	ldr	r0, [r0, #28]
   1b3e8:	pop	{lr}		; (ldr lr, [sp], #4)
   1b3ec:	b	401dc <ftello64@plt+0x29c9c>
   1b3f0:	ldr	r0, [pc, #24]	; 1b410 <ftello64@plt+0x4ed0>
   1b3f4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b3f8:	ldr	r0, [pc, #20]	; 1b414 <ftello64@plt+0x4ed4>
   1b3fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1b400:	ldr	r0, [pc, #12]	; 1b414 <ftello64@plt+0x4ed4>
   1b404:	bx	lr
   1b408:	ldr	r0, [pc, #8]	; 1b418 <ftello64@plt+0x4ed8>
   1b40c:	bx	lr
   1b410:	movweq	r0, #1
   1b414:	movweq	r0, #126	; 0x7e
   1b418:	movweq	r0, #55	; 0x37
   1b41c:	cmp	r0, #0
   1b420:	beq	1b498 <ftello64@plt+0x4f58>
   1b424:	ldr	ip, [r0, #4]
   1b428:	cmp	ip, #0
   1b42c:	blt	1b490 <ftello64@plt+0x4f50>
   1b430:	push	{lr}		; (str lr, [sp, #-4]!)
   1b434:	ldr	lr, [r0, #20]
   1b438:	cmp	ip, lr
   1b43c:	bge	1b480 <ftello64@plt+0x4f40>
   1b440:	ldr	lr, [r0]
   1b444:	cmp	lr, #0
   1b448:	beq	1b478 <ftello64@plt+0x4f38>
   1b44c:	add	r0, r0, ip, lsl #4
   1b450:	ldr	ip, [r0, #24]
   1b454:	cmp	ip, #0
   1b458:	beq	1b488 <ftello64@plt+0x4f48>
   1b45c:	cmp	ip, #1
   1b460:	bne	1b470 <ftello64@plt+0x4f30>
   1b464:	ldr	r0, [r0, #28]
   1b468:	pop	{lr}		; (ldr lr, [sp], #4)
   1b46c:	b	40cb8 <ftello64@plt+0x2a778>
   1b470:	mov	r0, #0
   1b474:	pop	{pc}		; (ldr pc, [sp], #4)
   1b478:	ldr	r0, [pc, #32]	; 1b4a0 <ftello64@plt+0x4f60>
   1b47c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b480:	ldr	r0, [pc, #28]	; 1b4a4 <ftello64@plt+0x4f64>
   1b484:	pop	{pc}		; (ldr pc, [sp], #4)
   1b488:	ldr	r0, [pc, #24]	; 1b4a8 <ftello64@plt+0x4f68>
   1b48c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b490:	ldr	r0, [pc, #12]	; 1b4a4 <ftello64@plt+0x4f64>
   1b494:	bx	lr
   1b498:	ldr	r0, [pc, #12]	; 1b4ac <ftello64@plt+0x4f6c>
   1b49c:	bx	lr
   1b4a0:	movweq	r0, #167	; 0xa7
   1b4a4:	movweq	r0, #126	; 0x7e
   1b4a8:	movweq	r0, #1
   1b4ac:	movweq	r0, #55	; 0x37
   1b4b0:	cmp	r0, #0
   1b4b4:	beq	1b4d4 <ftello64@plt+0x4f94>
   1b4b8:	ldr	r3, [pc, #28]	; 1b4dc <ftello64@plt+0x4f9c>
   1b4bc:	ldr	r3, [r3, #24]
   1b4c0:	cmp	r3, #0
   1b4c4:	bne	1b4cc <ftello64@plt+0x4f8c>
   1b4c8:	b	1a7a8 <ftello64@plt+0x4268>
   1b4cc:	mov	r0, #0
   1b4d0:	bx	lr
   1b4d4:	ldr	r0, [pc, #4]	; 1b4e0 <ftello64@plt+0x4fa0>
   1b4d8:	bx	lr
   1b4dc:	andeq	r0, r8, r0, lsr #30
   1b4e0:	movweq	r0, #55	; 0x37
   1b4e4:	push	{r4, r5, r6, r7, lr}
   1b4e8:	sub	sp, sp, #28
   1b4ec:	ldr	r5, [pc, #224]	; 1b5d4 <ftello64@plt+0x5094>
   1b4f0:	subs	r4, r0, #0
   1b4f4:	ldr	r3, [r5]
   1b4f8:	str	r3, [sp, #20]
   1b4fc:	beq	1b5c0 <ftello64@plt+0x5080>
   1b500:	ldr	r3, [r4, #4]
   1b504:	cmp	r3, #0
   1b508:	blt	1b5c8 <ftello64@plt+0x5088>
   1b50c:	ldr	r2, [r4, #20]
   1b510:	cmp	r3, r2
   1b514:	bge	1b5c8 <ftello64@plt+0x5088>
   1b518:	ldr	r3, [pc, #184]	; 1b5d8 <ftello64@plt+0x5098>
   1b51c:	ldr	r3, [r3, #24]
   1b520:	cmp	r3, #0
   1b524:	movne	r6, #0
   1b528:	beq	1b548 <ftello64@plt+0x5008>
   1b52c:	ldr	r2, [sp, #20]
   1b530:	ldr	r3, [r5]
   1b534:	mov	r0, r6
   1b538:	cmp	r2, r3
   1b53c:	bne	1b5d0 <ftello64@plt+0x5090>
   1b540:	add	sp, sp, #28
   1b544:	pop	{r4, r5, r6, r7, pc}
   1b548:	mov	r7, r1
   1b54c:	bl	1a6a0 <ftello64@plt+0x4160>
   1b550:	subs	r6, r0, #0
   1b554:	bne	1b52c <ftello64@plt+0x4fec>
   1b558:	mov	r2, sp
   1b55c:	mov	r3, r6
   1b560:	mov	r1, #2
   1b564:	mov	r0, r7
   1b568:	bl	22440 <ftello64@plt+0xbf00>
   1b56c:	ldr	r3, [r4, #4]
   1b570:	add	r3, r4, r3, lsl #4
   1b574:	ldr	r2, [r3, #24]
   1b578:	cmp	r2, #0
   1b57c:	beq	1b5b8 <ftello64@plt+0x5078>
   1b580:	cmp	r2, #1
   1b584:	beq	1b5a0 <ftello64@plt+0x5060>
   1b588:	ldr	r3, [r4]
   1b58c:	cmp	r3, #0
   1b590:	beq	1b52c <ftello64@plt+0x4fec>
   1b594:	mov	r0, r4
   1b598:	bl	1a750 <ftello64@plt+0x4210>
   1b59c:	b	1b52c <ftello64@plt+0x4fec>
   1b5a0:	mov	r2, sp
   1b5a4:	mov	r1, r7
   1b5a8:	ldr	r0, [r3, #28]
   1b5ac:	bl	40cb0 <ftello64@plt+0x2a770>
   1b5b0:	mov	r6, r0
   1b5b4:	b	1b588 <ftello64@plt+0x5048>
   1b5b8:	ldr	r6, [pc, #28]	; 1b5dc <ftello64@plt+0x509c>
   1b5bc:	b	1b588 <ftello64@plt+0x5048>
   1b5c0:	ldr	r6, [pc, #24]	; 1b5e0 <ftello64@plt+0x50a0>
   1b5c4:	b	1b52c <ftello64@plt+0x4fec>
   1b5c8:	mvn	r6, #0
   1b5cc:	b	1b52c <ftello64@plt+0x4fec>
   1b5d0:	bl	15748 <__stack_chk_fail@plt>
   1b5d4:	andeq	pc, r7, r8, lsl #15
   1b5d8:	andeq	r0, r8, r0, lsr #30
   1b5dc:	movweq	r0, #1
   1b5e0:	movweq	r0, #55	; 0x37
   1b5e4:	push	{r4, r5, r6, lr}
   1b5e8:	subs	r4, r0, #0
   1b5ec:	beq	1b694 <ftello64@plt+0x5154>
   1b5f0:	ldr	r3, [r4, #4]
   1b5f4:	cmp	r3, #0
   1b5f8:	blt	1b6a0 <ftello64@plt+0x5160>
   1b5fc:	ldr	r2, [r4, #20]
   1b600:	cmp	r3, r2
   1b604:	bge	1b6a0 <ftello64@plt+0x5160>
   1b608:	ldr	r2, [pc, #152]	; 1b6a8 <ftello64@plt+0x5168>
   1b60c:	ldr	r2, [r2, #24]
   1b610:	cmp	r2, #0
   1b614:	movne	r6, #0
   1b618:	bne	1b670 <ftello64@plt+0x5130>
   1b61c:	ldr	r2, [r4]
   1b620:	cmp	r2, #0
   1b624:	beq	1b678 <ftello64@plt+0x5138>
   1b628:	add	r3, r4, r3, lsl #4
   1b62c:	mov	r5, r1
   1b630:	ldr	r2, [r3, #24]
   1b634:	cmp	r2, #0
   1b638:	beq	1b684 <ftello64@plt+0x5144>
   1b63c:	cmp	r2, #1
   1b640:	mvnne	r6, #0
   1b644:	bne	1b654 <ftello64@plt+0x5114>
   1b648:	ldr	r0, [r3, #28]
   1b64c:	bl	40e90 <ftello64@plt+0x2a950>
   1b650:	mov	r6, r0
   1b654:	cmp	r5, #0
   1b658:	beq	1b670 <ftello64@plt+0x5130>
   1b65c:	ldr	r3, [r4]
   1b660:	cmp	r3, #0
   1b664:	beq	1b670 <ftello64@plt+0x5130>
   1b668:	mov	r0, r4
   1b66c:	bl	1a750 <ftello64@plt+0x4210>
   1b670:	mov	r0, r6
   1b674:	pop	{r4, r5, r6, pc}
   1b678:	ldr	r6, [pc, #44]	; 1b6ac <ftello64@plt+0x516c>
   1b67c:	mov	r0, r6
   1b680:	pop	{r4, r5, r6, pc}
   1b684:	cmp	r1, #0
   1b688:	ldr	r6, [pc, #32]	; 1b6b0 <ftello64@plt+0x5170>
   1b68c:	bne	1b668 <ftello64@plt+0x5128>
   1b690:	b	1b670 <ftello64@plt+0x5130>
   1b694:	ldr	r6, [pc, #24]	; 1b6b4 <ftello64@plt+0x5174>
   1b698:	mov	r0, r6
   1b69c:	pop	{r4, r5, r6, pc}
   1b6a0:	mvn	r6, #0
   1b6a4:	b	1b670 <ftello64@plt+0x5130>
   1b6a8:	andeq	r0, r8, r0, lsr #30
   1b6ac:	movweq	r0, #167	; 0xa7
   1b6b0:	movweq	r0, #1
   1b6b4:	movweq	r0, #55	; 0x37
   1b6b8:	push	{r4, r5, r6, lr}
   1b6bc:	subs	r4, r0, #0
   1b6c0:	beq	1b754 <ftello64@plt+0x5214>
   1b6c4:	mov	r2, #0
   1b6c8:	mvn	r3, #0
   1b6cc:	str	r2, [r4, #12]
   1b6d0:	str	r3, [r4, #4]
   1b6d4:	bl	1a89c <ftello64@plt+0x435c>
   1b6d8:	subs	r5, r0, #0
   1b6dc:	bne	1b74c <ftello64@plt+0x520c>
   1b6e0:	ldr	r3, [r4, #12]
   1b6e4:	cmp	r3, #0
   1b6e8:	blt	1b748 <ftello64@plt+0x5208>
   1b6ec:	ldr	r2, [r4, #20]
   1b6f0:	cmp	r2, r3
   1b6f4:	bgt	1b708 <ftello64@plt+0x51c8>
   1b6f8:	b	1b748 <ftello64@plt+0x5208>
   1b6fc:	ldr	r2, [r4, #20]
   1b700:	cmp	r3, r2
   1b704:	bge	1b748 <ftello64@plt+0x5208>
   1b708:	add	r2, r4, r3, lsl #4
   1b70c:	ldr	r2, [r2, #24]
   1b710:	cmp	r2, #0
   1b714:	beq	1b760 <ftello64@plt+0x5220>
   1b718:	cmp	r2, #1
   1b71c:	bne	1b738 <ftello64@plt+0x51f8>
   1b720:	add	r3, r3, #2
   1b724:	ldr	r0, [r4, r3, lsl #4]
   1b728:	bl	3c9b8 <ftello64@plt+0x26478>
   1b72c:	cmp	r0, #0
   1b730:	bne	1b74c <ftello64@plt+0x520c>
   1b734:	ldr	r3, [r4, #12]
   1b738:	add	r3, r3, #1
   1b73c:	cmp	r3, #0
   1b740:	str	r3, [r4, #12]
   1b744:	bge	1b6fc <ftello64@plt+0x51bc>
   1b748:	mvn	r5, #0
   1b74c:	mov	r0, r5
   1b750:	pop	{r4, r5, r6, pc}
   1b754:	ldr	r5, [pc, #20]	; 1b770 <ftello64@plt+0x5230>
   1b758:	mov	r0, r5
   1b75c:	pop	{r4, r5, r6, pc}
   1b760:	ldr	r2, [pc, #12]	; 1b774 <ftello64@plt+0x5234>
   1b764:	mov	r1, #900	; 0x384
   1b768:	ldr	r0, [pc, #8]	; 1b778 <ftello64@plt+0x5238>
   1b76c:	bl	48b00 <ftello64@plt+0x325c0>
   1b770:	movweq	r0, #55	; 0x37
   1b774:	ldrdeq	r1, [r6], -ip
   1b778:	andeq	r1, r6, r8, asr r6
   1b77c:	bx	lr
   1b780:	subs	r3, r0, #0
   1b784:	beq	1b79c <ftello64@plt+0x525c>
   1b788:	mov	r1, #0
   1b78c:	mvn	r2, #0
   1b790:	str	r1, [r3, #12]
   1b794:	str	r2, [r3, #4]
   1b798:	b	1a89c <ftello64@plt+0x435c>
   1b79c:	ldr	r0, [pc]	; 1b7a4 <ftello64@plt+0x5264>
   1b7a0:	bx	lr
   1b7a4:	movweq	r0, #55	; 0x37
   1b7a8:	push	{r4, r5, r6, r7, r8, r9, lr}
   1b7ac:	mov	r5, r2
   1b7b0:	ldr	r9, [pc, #272]	; 1b8c8 <ftello64@plt+0x5388>
   1b7b4:	sub	sp, sp, #20
   1b7b8:	subs	r4, r1, #0
   1b7bc:	ldr	r2, [r9]
   1b7c0:	str	r2, [sp, #12]
   1b7c4:	beq	1b89c <ftello64@plt+0x535c>
   1b7c8:	mov	r6, r3
   1b7cc:	ldr	r3, [pc, #248]	; 1b8cc <ftello64@plt+0x538c>
   1b7d0:	ldr	r3, [r3]
   1b7d4:	cmp	r3, #0
   1b7d8:	beq	1b884 <ftello64@plt+0x5344>
   1b7dc:	ldr	r3, [r4, #12]
   1b7e0:	add	r8, sp, #8
   1b7e4:	cmp	r3, #0
   1b7e8:	mov	r7, #0
   1b7ec:	blt	1b87c <ftello64@plt+0x533c>
   1b7f0:	ldr	r2, [r4, #20]
   1b7f4:	cmp	r2, r3
   1b7f8:	ble	1b87c <ftello64@plt+0x533c>
   1b7fc:	add	r1, r4, r3, lsl #4
   1b800:	ldr	r2, [r1, #24]
   1b804:	cmp	r2, #0
   1b808:	beq	1b8b4 <ftello64@plt+0x5374>
   1b80c:	cmp	r2, #1
   1b810:	bne	1b86c <ftello64@plt+0x532c>
   1b814:	stm	sp, {r7, r8}
   1b818:	mov	r3, #3
   1b81c:	ldr	r0, [r1, #28]
   1b820:	mov	r2, r6
   1b824:	mov	r1, r5
   1b828:	bl	3ebe4 <ftello64@plt+0x286a4>
   1b82c:	cmn	r0, #1
   1b830:	beq	1b868 <ftello64@plt+0x5328>
   1b834:	ldr	r3, [pc, #148]	; 1b8d0 <ftello64@plt+0x5390>
   1b838:	uxth	r2, r0
   1b83c:	cmp	r2, r3
   1b840:	beq	1b8a4 <ftello64@plt+0x5364>
   1b844:	cmp	r0, #0
   1b848:	ldreq	r3, [r4, #12]
   1b84c:	streq	r3, [r4, #4]
   1b850:	ldr	r2, [sp, #12]
   1b854:	ldr	r3, [r9]
   1b858:	cmp	r2, r3
   1b85c:	bne	1b8c4 <ftello64@plt+0x5384>
   1b860:	add	sp, sp, #20
   1b864:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b868:	ldr	r3, [r4, #12]
   1b86c:	add	r3, r3, #1
   1b870:	cmp	r3, #0
   1b874:	str	r3, [r4, #12]
   1b878:	bge	1b7f0 <ftello64@plt+0x52b0>
   1b87c:	mvn	r0, #0
   1b880:	b	1b850 <ftello64@plt+0x5310>
   1b884:	ldr	r3, [pc, #72]	; 1b8d4 <ftello64@plt+0x5394>
   1b888:	ldr	r2, [pc, #72]	; 1b8d8 <ftello64@plt+0x5398>
   1b88c:	mov	r1, #96	; 0x60
   1b890:	bl	1e498 <ftello64@plt+0x7f58>
   1b894:	ldr	r0, [pc, #64]	; 1b8dc <ftello64@plt+0x539c>
   1b898:	b	1b850 <ftello64@plt+0x5310>
   1b89c:	ldr	r0, [pc, #60]	; 1b8e0 <ftello64@plt+0x53a0>
   1b8a0:	b	1b850 <ftello64@plt+0x5310>
   1b8a4:	ldr	r3, [r4, #12]
   1b8a8:	add	r3, r3, #1
   1b8ac:	str	r3, [r4, #12]
   1b8b0:	b	1b850 <ftello64@plt+0x5310>
   1b8b4:	ldr	r2, [pc, #40]	; 1b8e4 <ftello64@plt+0x53a4>
   1b8b8:	ldr	r1, [pc, #40]	; 1b8e8 <ftello64@plt+0x53a8>
   1b8bc:	ldr	r0, [pc, #40]	; 1b8ec <ftello64@plt+0x53ac>
   1b8c0:	bl	48b00 <ftello64@plt+0x325c0>
   1b8c4:	bl	15748 <__stack_chk_fail@plt>
   1b8c8:	andeq	pc, r7, r8, lsl #15
   1b8cc:	muleq	r8, r8, sl
   1b8d0:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   1b8d4:	movweq	r0, #13
   1b8d8:	andeq	r1, r6, r8, lsr #13
   1b8dc:	movweq	r0, #27
   1b8e0:	movweq	r0, #55	; 0x37
   1b8e4:	strdeq	r1, [r6], -r4
   1b8e8:	andeq	r0, r0, r1, ror #7
   1b8ec:	andeq	r1, r6, r8, asr r6
   1b8f0:	push	{r4, r5, r6, lr}
   1b8f4:	sub	sp, sp, #56	; 0x38
   1b8f8:	ldr	r4, [pc, #84]	; 1b954 <ftello64@plt+0x5414>
   1b8fc:	mov	r5, r0
   1b900:	mov	r6, r1
   1b904:	ldr	r3, [r4]
   1b908:	mov	r2, #44	; 0x2c
   1b90c:	mov	r1, #0
   1b910:	add	r0, sp, #8
   1b914:	str	r3, [sp, #52]	; 0x34
   1b918:	bl	15ebc <memset@plt>
   1b91c:	add	r2, sp, #4
   1b920:	mov	ip, #17
   1b924:	mov	r3, #1
   1b928:	mov	r1, r6
   1b92c:	mov	r0, r5
   1b930:	str	ip, [sp, #4]
   1b934:	bl	1b7a8 <ftello64@plt+0x5268>
   1b938:	ldr	r2, [sp, #52]	; 0x34
   1b93c:	ldr	r3, [r4]
   1b940:	cmp	r2, r3
   1b944:	bne	1b950 <ftello64@plt+0x5410>
   1b948:	add	sp, sp, #56	; 0x38
   1b94c:	pop	{r4, r5, r6, pc}
   1b950:	bl	15748 <__stack_chk_fail@plt>
   1b954:	andeq	pc, r7, r8, lsl #15
   1b958:	push	{r4, r5, r6, lr}
   1b95c:	sub	sp, sp, #56	; 0x38
   1b960:	ldr	r4, [pc, #84]	; 1b9bc <ftello64@plt+0x547c>
   1b964:	mov	r5, r0
   1b968:	mov	r6, r1
   1b96c:	ldr	r3, [r4]
   1b970:	mov	r2, #44	; 0x2c
   1b974:	mov	r1, #0
   1b978:	add	r0, sp, #8
   1b97c:	str	r3, [sp, #52]	; 0x34
   1b980:	bl	15ebc <memset@plt>
   1b984:	add	r2, sp, #4
   1b988:	mov	ip, #18
   1b98c:	mov	r3, #1
   1b990:	mov	r1, r6
   1b994:	mov	r0, r5
   1b998:	str	ip, [sp, #4]
   1b99c:	bl	1b7a8 <ftello64@plt+0x5268>
   1b9a0:	ldr	r2, [sp, #52]	; 0x34
   1b9a4:	ldr	r3, [r4]
   1b9a8:	cmp	r2, r3
   1b9ac:	bne	1b9b8 <ftello64@plt+0x5478>
   1b9b0:	add	sp, sp, #56	; 0x38
   1b9b4:	pop	{r4, r5, r6, pc}
   1b9b8:	bl	15748 <__stack_chk_fail@plt>
   1b9bc:	andeq	pc, r7, r8, lsl #15
   1b9c0:	push	{r4, r5, r6, r7, r8, lr}
   1b9c4:	mov	r5, r2
   1b9c8:	ldr	r4, [pc, #100]	; 1ba34 <ftello64@plt+0x54f4>
   1b9cc:	sub	sp, sp, #56	; 0x38
   1b9d0:	mov	r7, r0
   1b9d4:	ldr	r3, [r4]
   1b9d8:	mov	r8, r1
   1b9dc:	mov	r2, #44	; 0x2c
   1b9e0:	mov	r1, #0
   1b9e4:	add	r0, sp, #8
   1b9e8:	str	r3, [sp, #52]	; 0x34
   1b9ec:	bl	15ebc <memset@plt>
   1b9f0:	ldm	r5, {r6, lr}
   1b9f4:	add	r2, sp, #4
   1b9f8:	mov	ip, #8
   1b9fc:	mov	r3, #1
   1ba00:	mov	r1, r8
   1ba04:	mov	r0, r7
   1ba08:	str	r6, [sp, #24]
   1ba0c:	str	lr, [sp, #28]
   1ba10:	str	ip, [sp, #4]
   1ba14:	bl	1b7a8 <ftello64@plt+0x5268>
   1ba18:	ldr	r2, [sp, #52]	; 0x34
   1ba1c:	ldr	r3, [r4]
   1ba20:	cmp	r2, r3
   1ba24:	bne	1ba30 <ftello64@plt+0x54f0>
   1ba28:	add	sp, sp, #56	; 0x38
   1ba2c:	pop	{r4, r5, r6, r7, r8, pc}
   1ba30:	bl	15748 <__stack_chk_fail@plt>
   1ba34:	andeq	pc, r7, r8, lsl #15
   1ba38:	push	{r4, r5, r6, r7, lr}
   1ba3c:	mov	r4, r2
   1ba40:	ldr	r5, [pc, #120]	; 1bac0 <ftello64@plt+0x5580>
   1ba44:	sub	sp, sp, #60	; 0x3c
   1ba48:	mov	r6, r0
   1ba4c:	ldr	r3, [r5]
   1ba50:	mov	r7, r1
   1ba54:	mov	r2, #44	; 0x2c
   1ba58:	mov	r1, #0
   1ba5c:	add	r0, sp, #8
   1ba60:	str	r3, [sp, #52]	; 0x34
   1ba64:	bl	15ebc <memset@plt>
   1ba68:	ldr	r0, [r4]
   1ba6c:	ldr	r1, [r4, #4]
   1ba70:	ldr	r2, [r4, #8]
   1ba74:	ldr	r3, [r4, #12]
   1ba78:	add	ip, sp, #24
   1ba7c:	mov	lr, #11
   1ba80:	stmia	ip!, {r0, r1, r2, r3}
   1ba84:	add	r2, sp, #4
   1ba88:	ldr	r0, [r4, #16]
   1ba8c:	mov	r3, #1
   1ba90:	str	r0, [ip]
   1ba94:	mov	r1, r7
   1ba98:	mov	r0, r6
   1ba9c:	str	lr, [sp, #4]
   1baa0:	bl	1b7a8 <ftello64@plt+0x5268>
   1baa4:	ldr	r2, [sp, #52]	; 0x34
   1baa8:	ldr	r3, [r5]
   1baac:	cmp	r2, r3
   1bab0:	bne	1babc <ftello64@plt+0x557c>
   1bab4:	add	sp, sp, #60	; 0x3c
   1bab8:	pop	{r4, r5, r6, r7, pc}
   1babc:	bl	15748 <__stack_chk_fail@plt>
   1bac0:	andeq	pc, r7, r8, lsl #15
   1bac4:	push	{r4, r5, r6, r7, lr}
   1bac8:	sub	sp, sp, #60	; 0x3c
   1bacc:	ldr	r4, [pc, #92]	; 1bb30 <ftello64@plt+0x55f0>
   1bad0:	mov	r6, r0
   1bad4:	mov	r7, r1
   1bad8:	ldr	r3, [r4]
   1badc:	mov	r5, r2
   1bae0:	mov	r1, #0
   1bae4:	mov	r2, #44	; 0x2c
   1bae8:	add	r0, sp, #8
   1baec:	str	r3, [sp, #52]	; 0x34
   1baf0:	bl	15ebc <memset@plt>
   1baf4:	add	r2, sp, #4
   1baf8:	mov	ip, #12
   1bafc:	mov	r3, #1
   1bb00:	mov	r1, r7
   1bb04:	mov	r0, r6
   1bb08:	str	r5, [sp, #24]
   1bb0c:	str	ip, [sp, #4]
   1bb10:	bl	1b7a8 <ftello64@plt+0x5268>
   1bb14:	ldr	r2, [sp, #52]	; 0x34
   1bb18:	ldr	r3, [r4]
   1bb1c:	cmp	r2, r3
   1bb20:	bne	1bb2c <ftello64@plt+0x55ec>
   1bb24:	add	sp, sp, #60	; 0x3c
   1bb28:	pop	{r4, r5, r6, r7, pc}
   1bb2c:	bl	15748 <__stack_chk_fail@plt>
   1bb30:	andeq	pc, r7, r8, lsl #15
   1bb34:	push	{r4, r5, r6, r7, r8, lr}
   1bb38:	mov	r8, r3
   1bb3c:	ldr	r4, [pc, #192]	; 1bc04 <ftello64@plt+0x56c4>
   1bb40:	sub	sp, sp, #56	; 0x38
   1bb44:	mov	r6, r0
   1bb48:	ldr	r3, [r4]
   1bb4c:	mov	r7, r1
   1bb50:	mov	r5, r2
   1bb54:	mov	r1, #0
   1bb58:	mov	r2, #44	; 0x2c
   1bb5c:	add	r0, sp, #8
   1bb60:	str	r3, [sp, #52]	; 0x34
   1bb64:	bl	15ebc <memset@plt>
   1bb68:	ldrb	r3, [r8]
   1bb6c:	mov	r2, #13
   1bb70:	str	r2, [sp, #4]
   1bb74:	cmp	r3, #40	; 0x28
   1bb78:	bne	1bbc0 <ftello64@plt+0x5680>
   1bb7c:	ldrb	r0, [r8, #1]
   1bb80:	add	r3, r8, #1
   1bb84:	sub	r1, r0, #48	; 0x30
   1bb88:	uxtb	r2, r1
   1bb8c:	cmp	r2, #9
   1bb90:	bhi	1bbb8 <ftello64@plt+0x5678>
   1bb94:	mov	r2, #0
   1bb98:	ldrb	r0, [r3, #1]!
   1bb9c:	add	r2, r2, r2, lsl #2
   1bba0:	add	r2, r1, r2, lsl #1
   1bba4:	sub	r1, r0, #48	; 0x30
   1bba8:	uxtb	ip, r1
   1bbac:	cmp	ip, #9
   1bbb0:	bls	1bb98 <ftello64@plt+0x5658>
   1bbb4:	str	r2, [sp, #20]
   1bbb8:	cmp	r0, #58	; 0x3a
   1bbbc:	beq	1bbdc <ftello64@plt+0x569c>
   1bbc0:	ldr	r0, [pc, #64]	; 1bc08 <ftello64@plt+0x56c8>
   1bbc4:	ldr	r2, [sp, #52]	; 0x34
   1bbc8:	ldr	r3, [r4]
   1bbcc:	cmp	r2, r3
   1bbd0:	bne	1bc00 <ftello64@plt+0x56c0>
   1bbd4:	add	sp, sp, #56	; 0x38
   1bbd8:	pop	{r4, r5, r6, r7, r8, pc}
   1bbdc:	add	r2, r3, #1
   1bbe0:	str	r2, [sp, #16]
   1bbe4:	mov	r1, r7
   1bbe8:	mov	r0, r6
   1bbec:	mov	r3, #1
   1bbf0:	add	r2, sp, #4
   1bbf4:	str	r5, [sp, #24]
   1bbf8:	bl	1b7a8 <ftello64@plt+0x5268>
   1bbfc:	b	1bbc4 <ftello64@plt+0x5684>
   1bc00:	bl	15748 <__stack_chk_fail@plt>
   1bc04:	andeq	pc, r7, r8, lsl #15
   1bc08:	movweq	r0, #55	; 0x37
   1bc0c:	push	{r4, r5, r6, r7, lr}
   1bc10:	sub	sp, sp, #60	; 0x3c
   1bc14:	ldr	r4, [pc, #92]	; 1bc78 <ftello64@plt+0x5738>
   1bc18:	mov	r6, r0
   1bc1c:	mov	r7, r1
   1bc20:	ldr	r3, [r4]
   1bc24:	mov	r5, r2
   1bc28:	mov	r1, #0
   1bc2c:	mov	r2, #44	; 0x2c
   1bc30:	add	r0, sp, #8
   1bc34:	str	r3, [sp, #52]	; 0x34
   1bc38:	bl	15ebc <memset@plt>
   1bc3c:	add	r2, sp, #4
   1bc40:	mov	ip, #15
   1bc44:	mov	r3, #1
   1bc48:	mov	r1, r7
   1bc4c:	mov	r0, r6
   1bc50:	str	r5, [sp, #24]
   1bc54:	str	ip, [sp, #4]
   1bc58:	bl	1b7a8 <ftello64@plt+0x5268>
   1bc5c:	ldr	r2, [sp, #52]	; 0x34
   1bc60:	ldr	r3, [r4]
   1bc64:	cmp	r2, r3
   1bc68:	bne	1bc74 <ftello64@plt+0x5734>
   1bc6c:	add	sp, sp, #60	; 0x3c
   1bc70:	pop	{r4, r5, r6, r7, pc}
   1bc74:	bl	15748 <__stack_chk_fail@plt>
   1bc78:	andeq	pc, r7, r8, lsl #15
   1bc7c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1bc80:	mov	r7, r3
   1bc84:	ldr	r6, [pc, #484]	; 1be70 <ftello64@plt+0x5930>
   1bc88:	sub	sp, sp, #36	; 0x24
   1bc8c:	mov	r3, #0
   1bc90:	ldr	ip, [r6]
   1bc94:	mov	r8, r0
   1bc98:	mov	r4, r2
   1bc9c:	mov	r0, r1
   1bca0:	add	r2, sp, #8
   1bca4:	mov	r1, r3
   1bca8:	str	ip, [sp, #28]
   1bcac:	bl	22440 <ftello64@plt+0xbf00>
   1bcb0:	cmp	r0, #0
   1bcb4:	beq	1be2c <ftello64@plt+0x58ec>
   1bcb8:	bl	1afc0 <ftello64@plt+0x4a80>
   1bcbc:	subs	r5, r0, #0
   1bcc0:	beq	1be54 <ftello64@plt+0x5914>
   1bcc4:	cmp	r4, #0
   1bcc8:	bne	1bdf4 <ftello64@plt+0x58b4>
   1bccc:	ldr	r9, [r5]
   1bcd0:	cmp	r9, #0
   1bcd4:	beq	1bd28 <ftello64@plt+0x57e8>
   1bcd8:	mov	r0, r8
   1bcdc:	add	r2, sp, #8
   1bce0:	mov	r1, r5
   1bce4:	bl	1ba38 <ftello64@plt+0x54f8>
   1bce8:	cmp	r0, #0
   1bcec:	mov	r4, r0
   1bcf0:	mov	r8, r0
   1bcf4:	beq	1bd6c <ftello64@plt+0x582c>
   1bcf8:	cmn	r0, #1
   1bcfc:	ldreq	r4, [pc, #368]	; 1be74 <ftello64@plt+0x5934>
   1bd00:	bne	1be00 <ftello64@plt+0x58c0>
   1bd04:	mov	r0, r5
   1bd08:	bl	1b0b0 <ftello64@plt+0x4b70>
   1bd0c:	ldr	r2, [sp, #28]
   1bd10:	ldr	r3, [r6]
   1bd14:	mov	r0, r4
   1bd18:	cmp	r2, r3
   1bd1c:	bne	1be6c <ftello64@plt+0x592c>
   1bd20:	add	sp, sp, #36	; 0x24
   1bd24:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1bd28:	mov	r0, r5
   1bd2c:	bl	1a6a0 <ftello64@plt+0x4160>
   1bd30:	subs	r4, r0, #0
   1bd34:	beq	1bcd8 <ftello64@plt+0x5798>
   1bd38:	ldr	r1, [pc, #312]	; 1be78 <ftello64@plt+0x5938>
   1bd3c:	mov	r0, r9
   1bd40:	mov	r2, #5
   1bd44:	bl	15718 <dcgettext@plt>
   1bd48:	mov	r7, r0
   1bd4c:	mov	r0, r4
   1bd50:	bl	161e0 <gpg_strerror@plt>
   1bd54:	mov	r1, r0
   1bd58:	mov	r0, r7
   1bd5c:	bl	487a0 <ftello64@plt+0x32260>
   1bd60:	mov	r0, r5
   1bd64:	bl	1b0b0 <ftello64@plt+0x4b70>
   1bd68:	b	1bd0c <ftello64@plt+0x57cc>
   1bd6c:	add	r3, sp, #4
   1bd70:	ldr	r2, [sp, #64]	; 0x40
   1bd74:	mov	r1, r7
   1bd78:	mov	r0, r5
   1bd7c:	bl	1b3a0 <ftello64@plt+0x4e60>
   1bd80:	subs	r4, r0, #0
   1bd84:	bne	1be44 <ftello64@plt+0x5904>
   1bd88:	ldr	r3, [sp, #4]
   1bd8c:	ldr	r2, [sp, #72]	; 0x48
   1bd90:	ldr	r1, [sp, #68]	; 0x44
   1bd94:	eor	r2, r3, r2
   1bd98:	ands	r2, r2, r1
   1bd9c:	beq	1bd04 <ftello64@plt+0x57c4>
   1bda0:	eor	r3, r3, r2
   1bda4:	mov	r1, r7
   1bda8:	ldr	r2, [sp, #64]	; 0x40
   1bdac:	mov	r0, r5
   1bdb0:	bl	1b41c <ftello64@plt+0x4edc>
   1bdb4:	subs	r7, r0, #0
   1bdb8:	beq	1bd04 <ftello64@plt+0x57c4>
   1bdbc:	mov	r2, #5
   1bdc0:	ldr	r1, [pc, #180]	; 1be7c <ftello64@plt+0x593c>
   1bdc4:	mov	r0, r4
   1bdc8:	bl	15718 <dcgettext@plt>
   1bdcc:	mov	r4, r0
   1bdd0:	mov	r0, r7
   1bdd4:	bl	161e0 <gpg_strerror@plt>
   1bdd8:	mov	r1, r0
   1bddc:	mov	r0, r4
   1bde0:	bl	487a0 <ftello64@plt+0x32260>
   1bde4:	mov	r0, r5
   1bde8:	bl	1b0b0 <ftello64@plt+0x4b70>
   1bdec:	mov	r4, r7
   1bdf0:	b	1bd0c <ftello64@plt+0x57cc>
   1bdf4:	mov	r1, #1
   1bdf8:	bl	1b1e8 <ftello64@plt+0x4ca8>
   1bdfc:	b	1bccc <ftello64@plt+0x578c>
   1be00:	mov	r2, #5
   1be04:	ldr	r1, [pc, #116]	; 1be80 <ftello64@plt+0x5940>
   1be08:	mov	r0, #0
   1be0c:	bl	15718 <dcgettext@plt>
   1be10:	mov	r7, r0
   1be14:	mov	r0, r4
   1be18:	bl	161e0 <gpg_strerror@plt>
   1be1c:	mov	r1, r0
   1be20:	mov	r0, r7
   1be24:	bl	487a0 <ftello64@plt+0x32260>
   1be28:	b	1bd04 <ftello64@plt+0x57c4>
   1be2c:	mov	r2, #5
   1be30:	ldr	r1, [pc, #76]	; 1be84 <ftello64@plt+0x5944>
   1be34:	bl	15718 <dcgettext@plt>
   1be38:	bl	487a0 <ftello64@plt+0x32260>
   1be3c:	ldr	r4, [pc, #68]	; 1be88 <ftello64@plt+0x5948>
   1be40:	b	1bd0c <ftello64@plt+0x57cc>
   1be44:	mov	r0, r8
   1be48:	mov	r2, #5
   1be4c:	ldr	r1, [pc, #56]	; 1be8c <ftello64@plt+0x594c>
   1be50:	b	1bd44 <ftello64@plt+0x5804>
   1be54:	mov	r2, #5
   1be58:	ldr	r1, [pc, #48]	; 1be90 <ftello64@plt+0x5950>
   1be5c:	bl	15718 <dcgettext@plt>
   1be60:	bl	487a0 <ftello64@plt+0x32260>
   1be64:	ldr	r4, [pc, #40]	; 1be94 <ftello64@plt+0x5954>
   1be68:	b	1bd0c <ftello64@plt+0x57cc>
   1be6c:	bl	15748 <__stack_chk_fail@plt>
   1be70:	andeq	pc, r7, r8, lsl #15
   1be74:	movweq	r0, #27
   1be78:	strdeq	r1, [r6], -ip
   1be7c:	andeq	r1, r6, r0, ror #14
   1be80:	andeq	r1, r6, r8, lsl r7
   1be84:			; <UNDEFINED> instruction: 0x000616b8
   1be88:	movweq	r0, #1
   1be8c:	andeq	r1, r6, r0, asr #14
   1be90:	ldrdeq	r1, [r6], -r8
   1be94:	movweq	r8, #86	; 0x56
   1be98:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1be9c:	subs	r8, r3, #0
   1bea0:	ldr	r5, [pc, #544]	; 1c0c8 <ftello64@plt+0x5b88>
   1bea4:	sub	sp, sp, #40	; 0x28
   1bea8:	mov	r7, r1
   1beac:	ldr	r3, [r5]
   1beb0:	mov	sl, r0
   1beb4:	str	r3, [sp, #36]	; 0x24
   1beb8:	movne	r3, #0
   1bebc:	strne	r3, [r8]
   1bec0:	mov	r3, #0
   1bec4:	mov	r9, r2
   1bec8:	mov	r1, r3
   1becc:	add	r2, sp, #16
   1bed0:	mov	r0, r7
   1bed4:	bl	22440 <ftello64@plt+0xbf00>
   1bed8:	cmp	r0, #0
   1bedc:	beq	1bfec <ftello64@plt+0x5aac>
   1bee0:	bl	1afc0 <ftello64@plt+0x4a80>
   1bee4:	subs	r6, r0, #0
   1bee8:	beq	1c004 <ftello64@plt+0x5ac4>
   1beec:	mov	r1, #1
   1bef0:	bl	1b1e8 <ftello64@plt+0x4ca8>
   1bef4:	mov	r0, r6
   1bef8:	bl	1a6a0 <ftello64@plt+0x4160>
   1befc:	subs	r4, r0, #0
   1bf00:	beq	1bf20 <ftello64@plt+0x59e0>
   1bf04:	ldr	r2, [sp, #36]	; 0x24
   1bf08:	ldr	r3, [r5]
   1bf0c:	mov	r0, r4
   1bf10:	cmp	r2, r3
   1bf14:	bne	1c0c4 <ftello64@plt+0x5b84>
   1bf18:	add	sp, sp, #40	; 0x28
   1bf1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bf20:	add	r2, sp, #16
   1bf24:	mov	r1, r6
   1bf28:	mov	r0, sl
   1bf2c:	bl	1ba38 <ftello64@plt+0x54f8>
   1bf30:	cmn	r0, #1
   1bf34:	mov	r4, r0
   1bf38:	bne	1bf88 <ftello64@plt+0x5a48>
   1bf3c:	cmp	r9, #0
   1bf40:	beq	1c01c <ftello64@plt+0x5adc>
   1bf44:	mov	r1, #0
   1bf48:	mov	r0, r6
   1bf4c:	bl	1b6b8 <ftello64@plt+0x5178>
   1bf50:	subs	r4, r0, #0
   1bf54:	bne	1c02c <ftello64@plt+0x5aec>
   1bf58:	ldr	r3, [pc, #364]	; 1c0cc <ftello64@plt+0x5b8c>
   1bf5c:	ldr	r3, [r3, #24]
   1bf60:	cmp	r3, #0
   1bf64:	bne	1bf7c <ftello64@plt+0x5a3c>
   1bf68:	mov	r1, r7
   1bf6c:	mov	r0, r6
   1bf70:	bl	1a7a8 <ftello64@plt+0x4268>
   1bf74:	subs	r7, r0, #0
   1bf78:	bne	1c08c <ftello64@plt+0x5b4c>
   1bf7c:	mov	r0, r6
   1bf80:	bl	1b0b0 <ftello64@plt+0x4b70>
   1bf84:	b	1bf04 <ftello64@plt+0x59c4>
   1bf88:	mov	r0, r6
   1bf8c:	bl	1b0b0 <ftello64@plt+0x4b70>
   1bf90:	cmp	r4, #0
   1bf94:	bne	1c060 <ftello64@plt+0x5b20>
   1bf98:	cmp	r8, #0
   1bf9c:	movne	r3, #1
   1bfa0:	strne	r3, [r8]
   1bfa4:	cmp	r9, #0
   1bfa8:	bne	1bf04 <ftello64@plt+0x59c4>
   1bfac:	mov	r2, #2
   1bfb0:	str	r2, [sp, #4]
   1bfb4:	str	r9, [sp, #8]
   1bfb8:	str	r9, [sp]
   1bfbc:	mov	r3, r9
   1bfc0:	mov	r1, r7
   1bfc4:	mov	r0, sl
   1bfc8:	mov	r2, #1
   1bfcc:	bl	1bc7c <ftello64@plt+0x573c>
   1bfd0:	subs	r4, r0, #0
   1bfd4:	beq	1bf04 <ftello64@plt+0x59c4>
   1bfd8:	bl	161e0 <gpg_strerror@plt>
   1bfdc:	mov	r1, r0
   1bfe0:	ldr	r0, [pc, #232]	; 1c0d0 <ftello64@plt+0x5b90>
   1bfe4:	bl	487a0 <ftello64@plt+0x32260>
   1bfe8:	b	1bf04 <ftello64@plt+0x59c4>
   1bfec:	mov	r2, #5
   1bff0:	ldr	r1, [pc, #220]	; 1c0d4 <ftello64@plt+0x5b94>
   1bff4:	bl	15718 <dcgettext@plt>
   1bff8:	bl	487a0 <ftello64@plt+0x32260>
   1bffc:	ldr	r4, [pc, #212]	; 1c0d8 <ftello64@plt+0x5b98>
   1c000:	b	1bf04 <ftello64@plt+0x59c4>
   1c004:	mov	r2, #5
   1c008:	ldr	r1, [pc, #204]	; 1c0dc <ftello64@plt+0x5b9c>
   1c00c:	bl	15718 <dcgettext@plt>
   1c010:	bl	487a0 <ftello64@plt+0x32260>
   1c014:	ldr	r4, [pc, #196]	; 1c0e0 <ftello64@plt+0x5ba0>
   1c018:	b	1bf04 <ftello64@plt+0x59c4>
   1c01c:	mov	r1, r9
   1c020:	mov	r0, r6
   1c024:	bl	1b1e8 <ftello64@plt+0x4ca8>
   1c028:	b	1bf44 <ftello64@plt+0x5a04>
   1c02c:	mov	r2, #5
   1c030:	ldr	r1, [pc, #172]	; 1c0e4 <ftello64@plt+0x5ba4>
   1c034:	mov	r0, #0
   1c038:	bl	15718 <dcgettext@plt>
   1c03c:	mov	r7, r0
   1c040:	mov	r0, r4
   1c044:	bl	161e0 <gpg_strerror@plt>
   1c048:	mov	r1, r0
   1c04c:	mov	r0, r7
   1c050:	bl	487a0 <ftello64@plt+0x32260>
   1c054:	mov	r0, r6
   1c058:	bl	1b0b0 <ftello64@plt+0x4b70>
   1c05c:	b	1bf04 <ftello64@plt+0x59c4>
   1c060:	mov	r2, #5
   1c064:	ldr	r1, [pc, #124]	; 1c0e8 <ftello64@plt+0x5ba8>
   1c068:	mov	r0, #0
   1c06c:	bl	15718 <dcgettext@plt>
   1c070:	mov	r6, r0
   1c074:	mov	r0, r4
   1c078:	bl	161e0 <gpg_strerror@plt>
   1c07c:	mov	r1, r0
   1c080:	mov	r0, r6
   1c084:	bl	487a0 <ftello64@plt+0x32260>
   1c088:	b	1bf04 <ftello64@plt+0x59c4>
   1c08c:	mov	r2, #5
   1c090:	ldr	r1, [pc, #84]	; 1c0ec <ftello64@plt+0x5bac>
   1c094:	mov	r0, r4
   1c098:	bl	15718 <dcgettext@plt>
   1c09c:	mov	r4, r0
   1c0a0:	mov	r0, r7
   1c0a4:	bl	161e0 <gpg_strerror@plt>
   1c0a8:	mov	r1, r0
   1c0ac:	mov	r0, r4
   1c0b0:	bl	487a0 <ftello64@plt+0x32260>
   1c0b4:	mov	r0, r6
   1c0b8:	bl	1b0b0 <ftello64@plt+0x4b70>
   1c0bc:	mov	r4, r7
   1c0c0:	b	1bf04 <ftello64@plt+0x59c4>
   1c0c4:	bl	15748 <__stack_chk_fail@plt>
   1c0c8:	andeq	pc, r7, r8, lsl #15
   1c0cc:	andeq	r0, r8, r0, lsr #30
   1c0d0:	andeq	r1, r6, ip, ror r7
   1c0d4:			; <UNDEFINED> instruction: 0x000616b8
   1c0d8:	movweq	r0, #1
   1c0dc:	ldrdeq	r1, [r6], -r8
   1c0e0:	movweq	r8, #86	; 0x56
   1c0e4:	ldrdeq	r1, [r6], -r0
   1c0e8:	andeq	r1, r6, r0, lsr #15
   1c0ec:	strdeq	r1, [r6], -r4
   1c0f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c0f4:	sub	sp, sp, #20
   1c0f8:	ldr	fp, [pc, #572]	; 1c33c <ftello64@plt+0x5dfc>
   1c0fc:	mov	r8, r0
   1c100:	mov	r7, r1
   1c104:	ldr	r3, [fp]
   1c108:	str	r3, [sp, #12]
   1c10c:	bl	1afc0 <ftello64@plt+0x4a80>
   1c110:	subs	r5, r0, #0
   1c114:	beq	1c328 <ftello64@plt+0x5de8>
   1c118:	cmp	r7, #0
   1c11c:	movne	r4, r7
   1c120:	movne	r0, #0
   1c124:	beq	1c2e8 <ftello64@plt+0x5da8>
   1c128:	ldr	r4, [r4]
   1c12c:	add	r0, r0, #1
   1c130:	cmp	r4, #0
   1c134:	bne	1c128 <ftello64@plt+0x5be8>
   1c138:	mov	r1, #48	; 0x30
   1c13c:	bl	15eec <gcry_calloc@plt>
   1c140:	mov	sl, r7
   1c144:	mov	r6, r0
   1c148:	b	1c158 <ftello64@plt+0x5c18>
   1c14c:	ldr	sl, [sl]
   1c150:	cmp	sl, #0
   1c154:	beq	1c19c <ftello64@plt+0x5c5c>
   1c158:	add	r1, r4, r4, lsl #1
   1c15c:	add	r9, sl, #8
   1c160:	add	r1, r6, r1, lsl #4
   1c164:	mov	r0, r9
   1c168:	mov	r2, #0
   1c16c:	bl	5a338 <ftello64@plt+0x43df8>
   1c170:	cmp	r0, #0
   1c174:	addeq	r4, r4, #1
   1c178:	beq	1c14c <ftello64@plt+0x5c0c>
   1c17c:	bl	161e0 <gpg_strerror@plt>
   1c180:	mov	r1, r9
   1c184:	mov	r2, r0
   1c188:	ldr	r0, [pc, #432]	; 1c340 <ftello64@plt+0x5e00>
   1c18c:	bl	487a0 <ftello64@plt+0x32260>
   1c190:	ldr	sl, [sl]
   1c194:	cmp	sl, #0
   1c198:	bne	1c158 <ftello64@plt+0x5c18>
   1c19c:	ldr	r9, [r5]
   1c1a0:	cmp	r9, #0
   1c1a4:	beq	1c234 <ftello64@plt+0x5cf4>
   1c1a8:	mov	sl, #18
   1c1ac:	b	1c1e4 <ftello64@plt+0x5ca4>
   1c1b0:	cmp	r7, #0
   1c1b4:	streq	sl, [r6]
   1c1b8:	add	r3, sp, #8
   1c1bc:	mov	r2, #0
   1c1c0:	mov	r1, #1
   1c1c4:	mov	r0, r5
   1c1c8:	bl	1b3a0 <ftello64@plt+0x4e60>
   1c1cc:	subs	r9, r0, #0
   1c1d0:	bne	1c270 <ftello64@plt+0x5d30>
   1c1d4:	ldr	r2, [sp, #8]
   1c1d8:	bic	r3, r2, #32
   1c1dc:	cmp	r2, r3
   1c1e0:	bne	1c29c <ftello64@plt+0x5d5c>
   1c1e4:	mov	r3, r4
   1c1e8:	mov	r2, r6
   1c1ec:	mov	r1, r5
   1c1f0:	mov	r0, r8
   1c1f4:	bl	1b7a8 <ftello64@plt+0x5268>
   1c1f8:	subs	r3, r0, #0
   1c1fc:	beq	1c1b0 <ftello64@plt+0x5c70>
   1c200:	add	r3, r3, #1
   1c204:	cmp	r3, #1
   1c208:	bhi	1c314 <ftello64@plt+0x5dd4>
   1c20c:	mov	r0, r6
   1c210:	bl	156a0 <gcry_free@plt>
   1c214:	mov	r0, r5
   1c218:	bl	1b0b0 <ftello64@plt+0x4b70>
   1c21c:	ldr	r2, [sp, #12]
   1c220:	ldr	r3, [fp]
   1c224:	cmp	r2, r3
   1c228:	bne	1c338 <ftello64@plt+0x5df8>
   1c22c:	add	sp, sp, #20
   1c230:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c234:	mov	r0, r5
   1c238:	bl	1a6a0 <ftello64@plt+0x4160>
   1c23c:	subs	sl, r0, #0
   1c240:	beq	1c1a8 <ftello64@plt+0x5c68>
   1c244:	mov	r2, #5
   1c248:	ldr	r1, [pc, #244]	; 1c344 <ftello64@plt+0x5e04>
   1c24c:	mov	r0, r9
   1c250:	bl	15718 <dcgettext@plt>
   1c254:	mov	r4, r0
   1c258:	mov	r0, sl
   1c25c:	bl	161e0 <gpg_strerror@plt>
   1c260:	mov	r1, r0
   1c264:	mov	r0, r4
   1c268:	bl	487a0 <ftello64@plt+0x32260>
   1c26c:	b	1c20c <ftello64@plt+0x5ccc>
   1c270:	mov	r2, #5
   1c274:	ldr	r1, [pc, #204]	; 1c348 <ftello64@plt+0x5e08>
   1c278:	mov	r0, #0
   1c27c:	bl	15718 <dcgettext@plt>
   1c280:	mov	r4, r0
   1c284:	mov	r0, r9
   1c288:	bl	161e0 <gpg_strerror@plt>
   1c28c:	mov	r1, r0
   1c290:	mov	r0, r4
   1c294:	bl	487a0 <ftello64@plt+0x32260>
   1c298:	b	1c20c <ftello64@plt+0x5ccc>
   1c29c:	mov	r2, r9
   1c2a0:	mov	r1, #1
   1c2a4:	mov	r0, r5
   1c2a8:	bl	1b41c <ftello64@plt+0x4edc>
   1c2ac:	subs	r3, r0, #0
   1c2b0:	beq	1c1e4 <ftello64@plt+0x5ca4>
   1c2b4:	mov	r2, #5
   1c2b8:	ldr	r1, [pc, #140]	; 1c34c <ftello64@plt+0x5e0c>
   1c2bc:	mov	r0, r9
   1c2c0:	str	r3, [sp, #4]
   1c2c4:	bl	15718 <dcgettext@plt>
   1c2c8:	ldr	r3, [sp, #4]
   1c2cc:	mov	r4, r0
   1c2d0:	mov	r0, r3
   1c2d4:	bl	161e0 <gpg_strerror@plt>
   1c2d8:	mov	r1, r0
   1c2dc:	mov	r0, r4
   1c2e0:	bl	487a0 <ftello64@plt+0x32260>
   1c2e4:	b	1c20c <ftello64@plt+0x5ccc>
   1c2e8:	mov	r1, #48	; 0x30
   1c2ec:	mov	r0, #1
   1c2f0:	bl	15eec <gcry_calloc@plt>
   1c2f4:	ldr	r9, [r5]
   1c2f8:	mov	r3, #17
   1c2fc:	cmp	r9, #0
   1c300:	mov	r4, #1
   1c304:	mov	r6, r0
   1c308:	str	r3, [r0]
   1c30c:	bne	1c1a8 <ftello64@plt+0x5c68>
   1c310:	b	1c234 <ftello64@plt+0x5cf4>
   1c314:	bl	161e0 <gpg_strerror@plt>
   1c318:	mov	r1, r0
   1c31c:	ldr	r0, [pc, #44]	; 1c350 <ftello64@plt+0x5e10>
   1c320:	bl	487a0 <ftello64@plt+0x32260>
   1c324:	b	1c20c <ftello64@plt+0x5ccc>
   1c328:	ldr	r0, [pc, #36]	; 1c354 <ftello64@plt+0x5e14>
   1c32c:	bl	487a0 <ftello64@plt+0x32260>
   1c330:	mov	r6, r5
   1c334:	b	1c20c <ftello64@plt+0x5ccc>
   1c338:	bl	15748 <__stack_chk_fail@plt>
   1c33c:	andeq	pc, r7, r8, lsl #15
   1c340:	andeq	r1, r6, r8, lsr #16
   1c344:	strdeq	r1, [r6], -ip
   1c348:	andeq	r1, r6, r0, asr #14
   1c34c:	andeq	r1, r6, r0, ror #14
   1c350:	andeq	r1, r6, r0, asr #16
   1c354:	andeq	r1, r6, r4, lsl r8
   1c358:	push	{lr}		; (str lr, [sp, #-4]!)
   1c35c:	mov	lr, #32
   1c360:	ldrb	r3, [r1]
   1c364:	cmp	r3, #0
   1c368:	beq	1c398 <ftello64@plt+0x5e58>
   1c36c:	cmp	r3, #37	; 0x25
   1c370:	add	r0, r0, #1
   1c374:	beq	1c3a0 <ftello64@plt+0x5e60>
   1c378:	cmp	r3, #43	; 0x2b
   1c37c:	add	r1, r1, #1
   1c380:	strbeq	lr, [r0, #-1]
   1c384:	beq	1c360 <ftello64@plt+0x5e20>
   1c388:	strb	r3, [r0, #-1]
   1c38c:	ldrb	r3, [r1]
   1c390:	cmp	r3, #0
   1c394:	bne	1c36c <ftello64@plt+0x5e2c>
   1c398:	strb	r3, [r0]
   1c39c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c3a0:	ldrb	r2, [r1, #1]
   1c3a4:	cmp	r2, #0
   1c3a8:	beq	1c3f8 <ftello64@plt+0x5eb8>
   1c3ac:	ldrb	ip, [r1, #2]
   1c3b0:	cmp	ip, #0
   1c3b4:	beq	1c3f8 <ftello64@plt+0x5eb8>
   1c3b8:	cmp	r2, #57	; 0x39
   1c3bc:	addhi	r2, r2, #9
   1c3c0:	cmp	ip, #57	; 0x39
   1c3c4:	lsl	r2, r2, #4
   1c3c8:	subls	ip, ip, #48	; 0x30
   1c3cc:	uxtb	r2, r2
   1c3d0:	uxtbls	ip, ip
   1c3d4:	bls	1c3e8 <ftello64@plt+0x5ea8>
   1c3d8:	cmp	ip, #70	; 0x46
   1c3dc:	subls	ip, ip, #55	; 0x37
   1c3e0:	subhi	ip, ip, #87	; 0x57
   1c3e4:	uxtb	ip, ip
   1c3e8:	add	r2, r2, ip
   1c3ec:	strb	r2, [r0, #-1]
   1c3f0:	add	r1, r1, #3
   1c3f4:	b	1c360 <ftello64@plt+0x5e20>
   1c3f8:	add	r1, r1, #1
   1c3fc:	b	1c388 <ftello64@plt+0x5e48>
   1c400:	push	{r4, r5, r6, r7, r8, lr}
   1c404:	mov	r4, r1
   1c408:	mov	r5, r2
   1c40c:	bl	162d0 <assuan_get_pointer@plt>
   1c410:	ldr	r1, [pc, #1268]	; 1c90c <ftello64@plt+0x63cc>
   1c414:	mov	r6, r0
   1c418:	mov	r0, r4
   1c41c:	bl	15424 <strcmp@plt>
   1c420:	cmp	r0, #0
   1c424:	beq	1c508 <ftello64@plt+0x5fc8>
   1c428:	ldr	r1, [pc, #1248]	; 1c910 <ftello64@plt+0x63d0>
   1c42c:	mov	r0, r4
   1c430:	bl	15424 <strcmp@plt>
   1c434:	cmp	r0, #0
   1c438:	beq	1c4f0 <ftello64@plt+0x5fb0>
   1c43c:	ldr	r1, [pc, #1232]	; 1c914 <ftello64@plt+0x63d4>
   1c440:	mov	r0, r4
   1c444:	bl	15424 <strcmp@plt>
   1c448:	cmp	r0, #0
   1c44c:	beq	1c544 <ftello64@plt+0x6004>
   1c450:	ldr	r1, [pc, #1216]	; 1c918 <ftello64@plt+0x63d8>
   1c454:	mov	r0, r4
   1c458:	bl	15424 <strcmp@plt>
   1c45c:	cmp	r0, #0
   1c460:	beq	1c55c <ftello64@plt+0x601c>
   1c464:	ldr	r1, [pc, #1200]	; 1c91c <ftello64@plt+0x63dc>
   1c468:	mov	r0, r4
   1c46c:	bl	15424 <strcmp@plt>
   1c470:	cmp	r0, #0
   1c474:	beq	1c51c <ftello64@plt+0x5fdc>
   1c478:	ldr	r1, [pc, #1184]	; 1c920 <ftello64@plt+0x63e0>
   1c47c:	mov	r0, r4
   1c480:	bl	15424 <strcmp@plt>
   1c484:	cmp	r0, #0
   1c488:	beq	1c58c <ftello64@plt+0x604c>
   1c48c:	ldr	r1, [pc, #1168]	; 1c924 <ftello64@plt+0x63e4>
   1c490:	mov	r0, r4
   1c494:	bl	15424 <strcmp@plt>
   1c498:	cmp	r0, #0
   1c49c:	beq	1c5c4 <ftello64@plt+0x6084>
   1c4a0:	ldr	r1, [pc, #1152]	; 1c928 <ftello64@plt+0x63e8>
   1c4a4:	mov	r0, r4
   1c4a8:	bl	15424 <strcmp@plt>
   1c4ac:	cmp	r0, #0
   1c4b0:	beq	1c574 <ftello64@plt+0x6034>
   1c4b4:	ldr	r1, [pc, #1136]	; 1c92c <ftello64@plt+0x63ec>
   1c4b8:	mov	r0, r4
   1c4bc:	bl	15424 <strcmp@plt>
   1c4c0:	cmp	r0, #0
   1c4c4:	bne	1c5dc <ftello64@plt+0x609c>
   1c4c8:	ldrb	r3, [r5]
   1c4cc:	cmp	r3, #0
   1c4d0:	mvneq	r0, #0
   1c4d4:	bne	1c644 <ftello64@plt+0x6104>
   1c4d8:	ldr	r3, [r6, #64]	; 0x40
   1c4dc:	cmn	r3, #2
   1c4e0:	strge	r0, [r6, #64]	; 0x40
   1c4e4:	bge	1c53c <ftello64@plt+0x5ffc>
   1c4e8:	ldr	r0, [pc, #1088]	; 1c930 <ftello64@plt+0x63f0>
   1c4ec:	pop	{r4, r5, r6, r7, r8, pc}
   1c4f0:	ldr	r3, [pc, #1084]	; 1c934 <ftello64@plt+0x63f4>
   1c4f4:	mov	r2, r5
   1c4f8:	ldr	r1, [pc, #1080]	; 1c938 <ftello64@plt+0x63f8>
   1c4fc:	ldr	r0, [r3, #40]	; 0x28
   1c500:	pop	{r4, r5, r6, r7, r8, lr}
   1c504:	b	59ff8 <ftello64@plt+0x43ab8>
   1c508:	ldr	r3, [pc, #1060]	; 1c934 <ftello64@plt+0x63f4>
   1c50c:	mov	r1, r5
   1c510:	pop	{r4, r5, r6, r7, r8, lr}
   1c514:	ldr	r0, [r3, #40]	; 0x28
   1c518:	b	59f78 <ftello64@plt+0x43a38>
   1c51c:	ldr	r4, [pc, #1040]	; 1c934 <ftello64@plt+0x63f4>
   1c520:	ldr	r0, [r4, #44]	; 0x2c
   1c524:	bl	156a0 <gcry_free@plt>
   1c528:	mov	r0, r5
   1c52c:	bl	16498 <gcry_strdup@plt>
   1c530:	cmp	r0, #0
   1c534:	str	r0, [r4, #44]	; 0x2c
   1c538:	beq	1c5ac <ftello64@plt+0x606c>
   1c53c:	mov	r0, #0
   1c540:	pop	{r4, r5, r6, r7, r8, pc}
   1c544:	ldr	r3, [pc, #1000]	; 1c934 <ftello64@plt+0x63f4>
   1c548:	mov	r2, r5
   1c54c:	ldr	r1, [pc, #1000]	; 1c93c <ftello64@plt+0x63fc>
   1c550:	ldr	r0, [r3, #40]	; 0x28
   1c554:	pop	{r4, r5, r6, r7, r8, lr}
   1c558:	b	59ff8 <ftello64@plt+0x43ab8>
   1c55c:	ldr	r3, [pc, #976]	; 1c934 <ftello64@plt+0x63f4>
   1c560:	mov	r2, r5
   1c564:	ldr	r1, [pc, #980]	; 1c940 <ftello64@plt+0x6400>
   1c568:	ldr	r0, [r3, #40]	; 0x28
   1c56c:	pop	{r4, r5, r6, r7, r8, lr}
   1c570:	b	59ff8 <ftello64@plt+0x43ab8>
   1c574:	ldr	r3, [pc, #952]	; 1c934 <ftello64@plt+0x63f4>
   1c578:	mov	r2, r5
   1c57c:	ldr	r1, [pc, #960]	; 1c944 <ftello64@plt+0x6404>
   1c580:	ldr	r0, [r3, #40]	; 0x28
   1c584:	pop	{r4, r5, r6, r7, r8, lr}
   1c588:	b	59ff8 <ftello64@plt+0x43ab8>
   1c58c:	ldr	r4, [pc, #928]	; 1c934 <ftello64@plt+0x63f4>
   1c590:	ldr	r0, [r4, #48]	; 0x30
   1c594:	bl	156a0 <gcry_free@plt>
   1c598:	mov	r0, r5
   1c59c:	bl	16498 <gcry_strdup@plt>
   1c5a0:	cmp	r0, #0
   1c5a4:	str	r0, [r4, #48]	; 0x30
   1c5a8:	bne	1c53c <ftello64@plt+0x5ffc>
   1c5ac:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1c5b0:	cmp	r0, #0
   1c5b4:	beq	1c53c <ftello64@plt+0x5ffc>
   1c5b8:	uxth	r0, r0
   1c5bc:	orr	r0, r0, #50331648	; 0x3000000
   1c5c0:	pop	{r4, r5, r6, r7, r8, pc}
   1c5c4:	ldr	r3, [pc, #872]	; 1c934 <ftello64@plt+0x63f4>
   1c5c8:	mov	r2, r5
   1c5cc:	ldr	r1, [pc, #884]	; 1c948 <ftello64@plt+0x6408>
   1c5d0:	ldr	r0, [r3, #40]	; 0x28
   1c5d4:	pop	{r4, r5, r6, r7, r8, lr}
   1c5d8:	b	59ff8 <ftello64@plt+0x43ab8>
   1c5dc:	ldr	r1, [pc, #872]	; 1c94c <ftello64@plt+0x640c>
   1c5e0:	mov	r0, r4
   1c5e4:	bl	15424 <strcmp@plt>
   1c5e8:	cmp	r0, #0
   1c5ec:	bne	1c614 <ftello64@plt+0x60d4>
   1c5f0:	ldrb	r3, [r5]
   1c5f4:	cmp	r3, #0
   1c5f8:	bne	1c684 <ftello64@plt+0x6144>
   1c5fc:	ldr	r3, [r6, #8]
   1c600:	mov	r2, #1
   1c604:	mov	r0, #0
   1c608:	str	r2, [r3, #8]
   1c60c:	str	r0, [r3, #12]
   1c610:	pop	{r4, r5, r6, r7, r8, pc}
   1c614:	ldr	r1, [pc, #820]	; 1c950 <ftello64@plt+0x6410>
   1c618:	mov	r0, r4
   1c61c:	bl	15424 <strcmp@plt>
   1c620:	subs	r1, r0, #0
   1c624:	bne	1c658 <ftello64@plt+0x6118>
   1c628:	ldrb	r3, [r5]
   1c62c:	cmp	r3, #0
   1c630:	bne	1c708 <ftello64@plt+0x61c8>
   1c634:	ldr	r3, [r6, #8]
   1c638:	mov	r0, #0
   1c63c:	str	r1, [r3, #16]
   1c640:	pop	{r4, r5, r6, r7, r8, pc}
   1c644:	mov	r0, r5
   1c648:	mov	r2, #10
   1c64c:	mov	r1, #0
   1c650:	bl	15448 <strtol@plt>
   1c654:	b	1c4d8 <ftello64@plt+0x5f98>
   1c658:	ldr	r1, [pc, #756]	; 1c954 <ftello64@plt+0x6414>
   1c65c:	mov	r0, r4
   1c660:	bl	15424 <strcmp@plt>
   1c664:	cmp	r0, #0
   1c668:	bne	1c6bc <ftello64@plt+0x617c>
   1c66c:	ldrb	r3, [r5]
   1c670:	cmp	r3, #0
   1c674:	bne	1c754 <ftello64@plt+0x6214>
   1c678:	str	r0, [r6, #32]
   1c67c:	mov	r0, #0
   1c680:	pop	{r4, r5, r6, r7, r8, pc}
   1c684:	mov	r0, r5
   1c688:	mov	r2, #10
   1c68c:	mov	r1, #0
   1c690:	bl	15448 <strtol@plt>
   1c694:	cmp	r0, #1
   1c698:	bls	1c5fc <ftello64@plt+0x60bc>
   1c69c:	cmp	r0, #2
   1c6a0:	bne	1c6e8 <ftello64@plt+0x61a8>
   1c6a4:	ldr	r3, [r6, #8]
   1c6a8:	mov	r2, #1
   1c6ac:	mov	r0, #0
   1c6b0:	str	r2, [r3, #12]
   1c6b4:	str	r0, [r3, #8]
   1c6b8:	pop	{r4, r5, r6, r7, r8, pc}
   1c6bc:	ldr	r1, [pc, #660]	; 1c958 <ftello64@plt+0x6418>
   1c6c0:	mov	r0, r4
   1c6c4:	bl	15424 <strcmp@plt>
   1c6c8:	cmp	r0, #0
   1c6cc:	bne	1c71c <ftello64@plt+0x61dc>
   1c6d0:	ldrb	r3, [r5]
   1c6d4:	cmp	r3, #0
   1c6d8:	bne	1c768 <ftello64@plt+0x6228>
   1c6dc:	str	r0, [r6, #24]
   1c6e0:	mov	r0, #0
   1c6e4:	pop	{r4, r5, r6, r7, r8, pc}
   1c6e8:	cmp	r0, #3
   1c6ec:	bne	1c4e8 <ftello64@plt+0x5fa8>
   1c6f0:	ldr	r3, [r6, #8]
   1c6f4:	mov	r2, #1
   1c6f8:	mov	r0, #0
   1c6fc:	str	r2, [r3, #8]
   1c700:	str	r2, [r3, #12]
   1c704:	pop	{r4, r5, r6, r7, r8, pc}
   1c708:	mov	r0, r5
   1c70c:	mov	r2, #10
   1c710:	bl	15448 <strtol@plt>
   1c714:	mov	r1, r0
   1c718:	b	1c634 <ftello64@plt+0x60f4>
   1c71c:	ldr	r1, [pc, #568]	; 1c95c <ftello64@plt+0x641c>
   1c720:	mov	r0, r4
   1c724:	bl	15424 <strcmp@plt>
   1c728:	subs	r7, r0, #0
   1c72c:	beq	1c7ac <ftello64@plt+0x626c>
   1c730:	ldr	r1, [pc, #552]	; 1c960 <ftello64@plt+0x6420>
   1c734:	mov	r0, r4
   1c738:	bl	15424 <strcmp@plt>
   1c73c:	cmp	r0, #0
   1c740:	bne	1c77c <ftello64@plt+0x623c>
   1c744:	ldr	r3, [pc, #488]	; 1c934 <ftello64@plt+0x63f4>
   1c748:	mov	r2, #1
   1c74c:	str	r2, [r3, #72]	; 0x48
   1c750:	pop	{r4, r5, r6, r7, r8, pc}
   1c754:	mov	r1, r0
   1c758:	mov	r2, #10
   1c75c:	mov	r0, r5
   1c760:	bl	15448 <strtol@plt>
   1c764:	b	1c678 <ftello64@plt+0x6138>
   1c768:	mov	r1, r0
   1c76c:	mov	r2, #10
   1c770:	mov	r0, r5
   1c774:	bl	15448 <strtol@plt>
   1c778:	b	1c6dc <ftello64@plt+0x619c>
   1c77c:	ldr	r1, [pc, #480]	; 1c964 <ftello64@plt+0x6424>
   1c780:	mov	r0, r4
   1c784:	bl	15424 <strcmp@plt>
   1c788:	subs	r1, r0, #0
   1c78c:	bne	1c7c8 <ftello64@plt+0x6288>
   1c790:	ldrb	r3, [r5]
   1c794:	cmp	r3, #0
   1c798:	bne	1c7ec <ftello64@plt+0x62ac>
   1c79c:	ldr	r3, [r6, #8]
   1c7a0:	mov	r0, #0
   1c7a4:	str	r1, [r3, #20]
   1c7a8:	pop	{r4, r5, r6, r7, r8, pc}
   1c7ac:	mov	r0, r5
   1c7b0:	bl	1a0d0 <ftello64@plt+0x3b90>
   1c7b4:	cmp	r0, #2
   1c7b8:	bhi	1c4e8 <ftello64@plt+0x5fa8>
   1c7bc:	str	r0, [r6, #72]	; 0x48
   1c7c0:	mov	r0, r7
   1c7c4:	pop	{r4, r5, r6, r7, r8, pc}
   1c7c8:	ldr	r1, [pc, #408]	; 1c968 <ftello64@plt+0x6428>
   1c7cc:	mov	r0, r4
   1c7d0:	bl	15424 <strcmp@plt>
   1c7d4:	cmp	r0, #0
   1c7d8:	bne	1c800 <ftello64@plt+0x62c0>
   1c7dc:	ldr	r3, [r6, #8]
   1c7e0:	mov	r2, #1
   1c7e4:	str	r2, [r3, #36]	; 0x24
   1c7e8:	pop	{r4, r5, r6, r7, r8, pc}
   1c7ec:	mov	r0, r5
   1c7f0:	mov	r2, #10
   1c7f4:	bl	15448 <strtol@plt>
   1c7f8:	mov	r1, r0
   1c7fc:	b	1c79c <ftello64@plt+0x625c>
   1c800:	ldr	r1, [pc, #356]	; 1c96c <ftello64@plt+0x642c>
   1c804:	mov	r0, r4
   1c808:	bl	15424 <strcmp@plt>
   1c80c:	cmp	r0, #0
   1c810:	bne	1c82c <ftello64@plt+0x62ec>
   1c814:	ldrb	r3, [r5]
   1c818:	cmp	r3, #0
   1c81c:	bne	1c850 <ftello64@plt+0x6310>
   1c820:	str	r0, [r6, #36]	; 0x24
   1c824:	mov	r0, #0
   1c828:	pop	{r4, r5, r6, r7, r8, pc}
   1c82c:	ldr	r1, [pc, #316]	; 1c970 <ftello64@plt+0x6430>
   1c830:	mov	r0, r4
   1c834:	bl	15424 <strcmp@plt>
   1c838:	cmp	r0, #0
   1c83c:	bne	1c864 <ftello64@plt+0x6324>
   1c840:	ldr	r3, [r6, #8]
   1c844:	mov	r2, #1
   1c848:	str	r2, [r3, #40]	; 0x28
   1c84c:	pop	{r4, r5, r6, r7, r8, pc}
   1c850:	mov	r1, r0
   1c854:	mov	r2, #10
   1c858:	mov	r0, r5
   1c85c:	bl	15448 <strtol@plt>
   1c860:	b	1c820 <ftello64@plt+0x62e0>
   1c864:	ldr	r1, [pc, #264]	; 1c974 <ftello64@plt+0x6434>
   1c868:	mov	r0, r4
   1c86c:	bl	15424 <strcmp@plt>
   1c870:	cmp	r0, #0
   1c874:	bne	1c8a4 <ftello64@plt+0x6364>
   1c878:	ldr	r3, [pc, #180]	; 1c934 <ftello64@plt+0x63f4>
   1c87c:	ldr	r1, [r3, #60]	; 0x3c
   1c880:	cmp	r1, #0
   1c884:	bne	1c53c <ftello64@plt+0x5ffc>
   1c888:	ldrb	r3, [r5]
   1c88c:	cmp	r3, #0
   1c890:	moveq	r0, #1
   1c894:	bne	1c8e4 <ftello64@plt+0x63a4>
   1c898:	str	r0, [r6, #76]	; 0x4c
   1c89c:	mov	r0, #0
   1c8a0:	pop	{r4, r5, r6, r7, r8, pc}
   1c8a4:	mov	r0, r4
   1c8a8:	ldr	r1, [pc, #200]	; 1c978 <ftello64@plt+0x6438>
   1c8ac:	bl	15424 <strcmp@plt>
   1c8b0:	cmp	r0, #0
   1c8b4:	bne	1c904 <ftello64@plt+0x63c4>
   1c8b8:	ldr	r6, [pc, #116]	; 1c934 <ftello64@plt+0x63f4>
   1c8bc:	ldr	r4, [r6, #92]	; 0x5c
   1c8c0:	cmp	r4, #0
   1c8c4:	bne	1c53c <ftello64@plt+0x5ffc>
   1c8c8:	mov	r0, r5
   1c8cc:	bl	5ac88 <ftello64@plt+0x44748>
   1c8d0:	cmn	r0, #1
   1c8d4:	beq	1c8fc <ftello64@plt+0x63bc>
   1c8d8:	str	r0, [r6, #92]	; 0x5c
   1c8dc:	mov	r0, r4
   1c8e0:	pop	{r4, r5, r6, r7, r8, pc}
   1c8e4:	mov	r0, r5
   1c8e8:	mov	r2, #10
   1c8ec:	bl	15448 <strtol@plt>
   1c8f0:	adds	r0, r0, #0
   1c8f4:	movne	r0, #1
   1c8f8:	b	1c898 <ftello64@plt+0x6358>
   1c8fc:	ldr	r0, [pc, #120]	; 1c97c <ftello64@plt+0x643c>
   1c900:	pop	{r4, r5, r6, r7, r8, pc}
   1c904:	ldr	r0, [pc, #116]	; 1c980 <ftello64@plt+0x6440>
   1c908:	pop	{r4, r5, r6, r7, r8, pc}
   1c90c:	andeq	r3, r6, r8, asr #7
   1c910:			; <UNDEFINED> instruction: 0x000611b8
   1c914:	andeq	r1, r6, r0, asr #3
   1c918:	andeq	r1, r6, r8, asr #3
   1c91c:	ldrdeq	r1, [r6], -r0
   1c920:	ldrdeq	r1, [r6], -ip
   1c924:	andeq	r1, r6, r8, ror #3
   1c928:	ldrdeq	r3, [r6], -r0
   1c92c:	strdeq	r0, [r6], -r8
   1c930:	movweq	r0, #280	; 0x118
   1c934:	andeq	r0, r8, r0, lsr #30
   1c938:	andeq	pc, r5, r0, asr sp	; <UNPREDICTABLE>
   1c93c:	andeq	pc, r5, r8, asr sp	; <UNPREDICTABLE>
   1c940:	andeq	pc, r5, r0, ror #26
   1c944:	andeq	r3, r6, r4, ror #7
   1c948:	andeq	pc, r5, r8, ror #26
   1c94c:	strdeq	r3, [r6], -r8
   1c950:	andeq	r3, r6, r4, lsl #8
   1c954:	andeq	r1, r6, r8, ror #4
   1c958:	ldrdeq	r1, [r6], -r4
   1c95c:	andeq	r0, r6, r4, ror #23
   1c960:	andeq	r1, r6, r8, asr r2
   1c964:	andeq	r3, r6, r4, lsl r4
   1c968:	andeq	r3, r6, r8, lsr #8
   1c96c:	muleq	r6, r0, r2
   1c970:	andeq	r0, r6, r4, lsl #26
   1c974:	andeq	r3, r6, r0, asr #8
   1c978:	andeq	r0, r6, r0, lsr sl
   1c97c:	movweq	r0, #55	; 0x37
   1c980:	movweq	r0, #174	; 0xae
   1c984:	push	{r4, r5, r6, lr}
   1c988:	mov	r5, r1
   1c98c:	bl	162d0 <assuan_get_pointer@plt>
   1c990:	mov	r3, #0
   1c994:	ldr	r1, [pc, #72]	; 1c9e4 <ftello64@plt+0x64a4>
   1c998:	str	r3, [r0, #56]	; 0x38
   1c99c:	str	r3, [r0, #52]	; 0x34
   1c9a0:	mov	r4, r0
   1c9a4:	mov	r0, r5
   1c9a8:	bl	15310 <strstr@plt>
   1c9ac:	cmp	r0, #0
   1c9b0:	beq	1c9c4 <ftello64@plt+0x6484>
   1c9b4:	mov	r3, #1
   1c9b8:	str	r3, [r4, #56]	; 0x38
   1c9bc:	mov	r0, #0
   1c9c0:	pop	{r4, r5, r6, pc}
   1c9c4:	mov	r0, r5
   1c9c8:	ldr	r1, [pc, #24]	; 1c9e8 <ftello64@plt+0x64a8>
   1c9cc:	bl	15310 <strstr@plt>
   1c9d0:	cmp	r0, #0
   1c9d4:	movne	r3, #1
   1c9d8:	strne	r3, [r4, #52]	; 0x34
   1c9dc:	mov	r0, #0
   1c9e0:	pop	{r4, r5, r6, pc}
   1c9e4:	andeq	r3, r6, r8, asr #8
   1c9e8:	andeq	r3, r6, r0, asr r4
   1c9ec:	push	{r4, r5, r6, lr}
   1c9f0:	mov	r5, r1
   1c9f4:	bl	162d0 <assuan_get_pointer@plt>
   1c9f8:	mov	r3, #0
   1c9fc:	ldr	r1, [pc, #108]	; 1ca70 <ftello64@plt+0x6530>
   1ca00:	str	r3, [r0, #40]	; 0x28
   1ca04:	str	r3, [r0, #44]	; 0x2c
   1ca08:	str	r3, [r0, #48]	; 0x30
   1ca0c:	mov	r4, r0
   1ca10:	mov	r0, r5
   1ca14:	bl	15310 <strstr@plt>
   1ca18:	cmp	r0, #0
   1ca1c:	beq	1ca30 <ftello64@plt+0x64f0>
   1ca20:	mov	r3, #1
   1ca24:	str	r3, [r4, #44]	; 0x2c
   1ca28:	mov	r0, #0
   1ca2c:	pop	{r4, r5, r6, pc}
   1ca30:	ldr	r1, [pc, #60]	; 1ca74 <ftello64@plt+0x6534>
   1ca34:	mov	r0, r5
   1ca38:	bl	15310 <strstr@plt>
   1ca3c:	cmp	r0, #0
   1ca40:	beq	1ca54 <ftello64@plt+0x6514>
   1ca44:	mov	r3, #1
   1ca48:	str	r3, [r4, #48]	; 0x30
   1ca4c:	mov	r0, #0
   1ca50:	pop	{r4, r5, r6, pc}
   1ca54:	mov	r0, r5
   1ca58:	ldr	r1, [pc, #24]	; 1ca78 <ftello64@plt+0x6538>
   1ca5c:	bl	15310 <strstr@plt>
   1ca60:	cmp	r0, #0
   1ca64:	moveq	r3, #1
   1ca68:	streq	r3, [r4, #40]	; 0x28
   1ca6c:	b	1ca28 <ftello64@plt+0x64e8>
   1ca70:	andeq	r3, r6, r8, asr #8
   1ca74:	andeq	r3, r6, r0, asr r4
   1ca78:	andeq	r3, r6, ip, asr r4
   1ca7c:	push	{r4, r5, r6, lr}
   1ca80:	mov	r5, r0
   1ca84:	bl	162d0 <assuan_get_pointer@plt>
   1ca88:	ldr	r3, [r0, #8]
   1ca8c:	mov	r4, r0
   1ca90:	ldr	r0, [r3, #24]
   1ca94:	bl	232d4 <ftello64@plt+0xcd94>
   1ca98:	ldr	r3, [r4, #8]
   1ca9c:	ldr	r0, [r3, #28]
   1caa0:	bl	232d4 <ftello64@plt+0xcd94>
   1caa4:	ldr	r3, [r4, #8]
   1caa8:	mov	r2, #0
   1caac:	ldr	r0, [r3, #4]
   1cab0:	str	r2, [r3, #24]
   1cab4:	cmn	r0, #1
   1cab8:	str	r2, [r3, #28]
   1cabc:	beq	1cad0 <ftello64@plt+0x6590>
   1cac0:	bl	16474 <close@plt>
   1cac4:	ldr	r3, [r4, #8]
   1cac8:	mvn	r2, #0
   1cacc:	str	r2, [r3, #4]
   1cad0:	mov	r0, r5
   1cad4:	bl	15c40 <assuan_close_input_fd@plt>
   1cad8:	mov	r0, r5
   1cadc:	bl	158a4 <assuan_close_output_fd@plt>
   1cae0:	mov	r0, #0
   1cae4:	pop	{r4, r5, r6, pc}
   1cae8:	push	{r4, r5, r6, r7, r8, lr}
   1caec:	sub	sp, sp, #16
   1caf0:	ldr	r5, [pc, #180]	; 1cbac <ftello64@plt+0x666c>
   1caf4:	mov	r6, r1
   1caf8:	mov	r4, #0
   1cafc:	ldr	r3, [r5]
   1cb00:	str	r3, [sp, #12]
   1cb04:	bl	162d0 <assuan_get_pointer@plt>
   1cb08:	str	r4, [sp, #8]
   1cb0c:	mov	r7, r0
   1cb10:	mov	r0, r6
   1cb14:	bl	5b398 <ftello64@plt+0x44e58>
   1cb18:	str	r4, [sp]
   1cb1c:	mov	r2, r4
   1cb20:	add	r3, sp, #8
   1cb24:	mov	r1, r0
   1cb28:	mov	r0, r7
   1cb2c:	bl	23714 <ftello64@plt+0xd1d4>
   1cb30:	subs	r6, r0, #0
   1cb34:	beq	1cb64 <ftello64@plt+0x6624>
   1cb38:	mov	r0, r4
   1cb3c:	bl	156a0 <gcry_free@plt>
   1cb40:	ldr	r0, [sp, #8]
   1cb44:	bl	15358 <ksba_cert_release@plt>
   1cb48:	ldr	r2, [sp, #12]
   1cb4c:	ldr	r3, [r5]
   1cb50:	mov	r0, r6
   1cb54:	cmp	r2, r3
   1cb58:	bne	1cba8 <ftello64@plt+0x6668>
   1cb5c:	add	sp, sp, #16
   1cb60:	pop	{r4, r5, r6, r7, r8, pc}
   1cb64:	ldr	r0, [sp, #8]
   1cb68:	bl	22908 <ftello64@plt+0xc3c8>
   1cb6c:	subs	r4, r0, #0
   1cb70:	beq	1cba0 <ftello64@plt+0x6660>
   1cb74:	ldr	r0, [sp, #8]
   1cb78:	bl	24d7c <ftello64@plt+0xe83c>
   1cb7c:	mov	r1, r4
   1cb80:	mov	r8, r0
   1cb84:	mov	r2, r0
   1cb88:	mov	r0, r7
   1cb8c:	bl	20378 <ftello64@plt+0x9e38>
   1cb90:	mov	r6, r0
   1cb94:	mov	r0, r8
   1cb98:	bl	156a0 <gcry_free@plt>
   1cb9c:	b	1cb38 <ftello64@plt+0x65f8>
   1cba0:	ldr	r6, [pc, #8]	; 1cbb0 <ftello64@plt+0x6670>
   1cba4:	b	1cb38 <ftello64@plt+0x65f8>
   1cba8:	bl	15748 <__stack_chk_fail@plt>
   1cbac:	andeq	pc, r7, r8, lsl #15
   1cbb0:	movweq	r0, #63	; 0x3f
   1cbb4:	push	{r4, r5, r6, r7, lr}
   1cbb8:	sub	sp, sp, #60	; 0x3c
   1cbbc:	ldr	r5, [pc, #500]	; 1cdb8 <ftello64@plt+0x6878>
   1cbc0:	mov	r4, r1
   1cbc4:	mov	r6, r0
   1cbc8:	ldr	r3, [r5]
   1cbcc:	str	r3, [sp, #52]	; 0x34
   1cbd0:	bl	162d0 <assuan_get_pointer@plt>
   1cbd4:	ldr	r1, [pc, #480]	; 1cdbc <ftello64@plt+0x687c>
   1cbd8:	mov	r7, r0
   1cbdc:	mov	r0, r4
   1cbe0:	bl	15424 <strcmp@plt>
   1cbe4:	cmp	r0, #0
   1cbe8:	beq	1cd50 <ftello64@plt+0x6810>
   1cbec:	ldr	r1, [pc, #460]	; 1cdc0 <ftello64@plt+0x6880>
   1cbf0:	mov	r0, r4
   1cbf4:	bl	15424 <strcmp@plt>
   1cbf8:	cmp	r0, #0
   1cbfc:	beq	1cd08 <ftello64@plt+0x67c8>
   1cc00:	ldr	r1, [pc, #444]	; 1cdc4 <ftello64@plt+0x6884>
   1cc04:	mov	r0, r4
   1cc08:	bl	15424 <strcmp@plt>
   1cc0c:	cmp	r0, #0
   1cc10:	beq	1cd8c <ftello64@plt+0x684c>
   1cc14:	mov	r2, #14
   1cc18:	ldr	r1, [pc, #424]	; 1cdc8 <ftello64@plt+0x6888>
   1cc1c:	mov	r0, r4
   1cc20:	bl	16438 <strncmp@plt>
   1cc24:	cmp	r0, #0
   1cc28:	bne	1cd64 <ftello64@plt+0x6824>
   1cc2c:	ldrb	r3, [r4, #14]
   1cc30:	tst	r3, #223	; 0xdf
   1cc34:	sub	r2, r3, #9
   1cc38:	clz	r2, r2
   1cc3c:	lsr	r2, r2, #5
   1cc40:	movne	r1, r2
   1cc44:	moveq	r1, #1
   1cc48:	cmp	r1, #0
   1cc4c:	beq	1cd64 <ftello64@plt+0x6824>
   1cc50:	cmp	r3, #32
   1cc54:	orreq	r2, r2, #1
   1cc58:	cmp	r2, #0
   1cc5c:	add	r0, r4, #14
   1cc60:	beq	1cc74 <ftello64@plt+0x6734>
   1cc64:	ldrb	r3, [r0, #1]!
   1cc68:	cmp	r3, #9
   1cc6c:	cmpne	r3, #32
   1cc70:	beq	1cc64 <ftello64@plt+0x6724>
   1cc74:	cmp	r3, #0
   1cc78:	beq	1cd98 <ftello64@plt+0x6858>
   1cc7c:	ldrb	r3, [r0]
   1cc80:	cmp	r3, #0
   1cc84:	beq	1cd98 <ftello64@plt+0x6858>
   1cc88:	mov	r2, r0
   1cc8c:	b	1cc9c <ftello64@plt+0x675c>
   1cc90:	ldrb	r3, [r2, #1]!
   1cc94:	cmp	r3, #0
   1cc98:	beq	1cd98 <ftello64@plt+0x6858>
   1cc9c:	cmp	r3, #32
   1cca0:	cmpne	r3, #9
   1cca4:	bne	1cc90 <ftello64@plt+0x6750>
   1cca8:	mov	r4, r2
   1ccac:	mov	r3, #0
   1ccb0:	strb	r3, [r4], #1
   1ccb4:	ldrb	r3, [r2, #1]
   1ccb8:	cmp	r3, #9
   1ccbc:	cmpne	r3, #32
   1ccc0:	bne	1ccd4 <ftello64@plt+0x6794>
   1ccc4:	ldrb	r3, [r4, #1]!
   1ccc8:	cmp	r3, #9
   1cccc:	cmpne	r3, #32
   1ccd0:	beq	1ccc4 <ftello64@plt+0x6784>
   1ccd4:	cmp	r3, #0
   1ccd8:	beq	1cd98 <ftello64@plt+0x6858>
   1ccdc:	ldr	r1, [pc, #232]	; 1cdcc <ftello64@plt+0x688c>
   1cce0:	bl	15424 <strcmp@plt>
   1cce4:	cmp	r0, #0
   1cce8:	bne	1cd00 <ftello64@plt+0x67c0>
   1ccec:	mov	r0, r4
   1ccf0:	ldr	r1, [pc, #216]	; 1cdd0 <ftello64@plt+0x6890>
   1ccf4:	bl	15424 <strcmp@plt>
   1ccf8:	cmp	r0, #0
   1ccfc:	beq	1cd84 <ftello64@plt+0x6844>
   1cd00:	ldr	r0, [pc, #204]	; 1cdd4 <ftello64@plt+0x6894>
   1cd04:	b	1cd38 <ftello64@plt+0x67f8>
   1cd08:	bl	15c10 <getpid@plt>
   1cd0c:	ldr	r2, [pc, #196]	; 1cdd8 <ftello64@plt+0x6898>
   1cd10:	mov	r1, #50	; 0x32
   1cd14:	mov	r3, r0
   1cd18:	mov	r0, sp
   1cd1c:	bl	16060 <gpgrt_snprintf@plt>
   1cd20:	mov	r0, sp
   1cd24:	bl	15cb8 <strlen@plt>
   1cd28:	mov	r1, sp
   1cd2c:	mov	r2, r0
   1cd30:	mov	r0, r6
   1cd34:	bl	15dfc <assuan_send_data@plt>
   1cd38:	ldr	r2, [sp, #52]	; 0x34
   1cd3c:	ldr	r3, [r5]
   1cd40:	cmp	r2, r3
   1cd44:	bne	1cdb4 <ftello64@plt+0x6874>
   1cd48:	add	sp, sp, #60	; 0x3c
   1cd4c:	pop	{r4, r5, r6, r7, pc}
   1cd50:	mov	r0, r6
   1cd54:	mov	r2, #6
   1cd58:	ldr	r1, [pc, #124]	; 1cddc <ftello64@plt+0x689c>
   1cd5c:	bl	15dfc <assuan_send_data@plt>
   1cd60:	b	1cd38 <ftello64@plt+0x67f8>
   1cd64:	mov	r0, r4
   1cd68:	ldr	r1, [pc, #112]	; 1cde0 <ftello64@plt+0x68a0>
   1cd6c:	bl	15424 <strcmp@plt>
   1cd70:	cmp	r0, #0
   1cd74:	bne	1cda0 <ftello64@plt+0x6860>
   1cd78:	ldr	r3, [r7, #76]	; 0x4c
   1cd7c:	cmp	r3, #0
   1cd80:	beq	1cd00 <ftello64@plt+0x67c0>
   1cd84:	mov	r0, #0
   1cd88:	b	1cd38 <ftello64@plt+0x67f8>
   1cd8c:	mov	r0, r7
   1cd90:	bl	20554 <ftello64@plt+0xa014>
   1cd94:	b	1cd38 <ftello64@plt+0x67f8>
   1cd98:	ldr	r0, [pc, #68]	; 1cde4 <ftello64@plt+0x68a4>
   1cd9c:	b	1cd38 <ftello64@plt+0x67f8>
   1cda0:	mov	r0, r6
   1cda4:	ldr	r2, [pc, #60]	; 1cde8 <ftello64@plt+0x68a8>
   1cda8:	ldr	r1, [pc, #60]	; 1cdec <ftello64@plt+0x68ac>
   1cdac:	bl	16054 <assuan_set_error@plt>
   1cdb0:	b	1cd38 <ftello64@plt+0x67f8>
   1cdb4:	bl	15748 <__stack_chk_fail@plt>
   1cdb8:	andeq	pc, r7, r8, lsl #15
   1cdbc:	andeq	sp, r6, r4, ror #22
   1cdc0:	andeq	r3, r6, r8, ror #8
   1cdc4:	andeq	r3, r6, ip, ror #8
   1cdc8:	andeq	r3, r6, r8, ror r4
   1cdcc:	andeq	r3, r6, r8, lsl #9
   1cdd0:	muleq	r6, r0, r4
   1cdd4:	movweq	r0, #256	; 0x100
   1cdd8:	andeq	r8, r6, r8, lsr #18
   1cddc:	andeq	pc, r5, r4, lsl #20
   1cde0:	andeq	r3, r6, r0, asr #8
   1cde4:	movweq	r0, #128	; 0x80
   1cde8:	muleq	r6, ip, r4
   1cdec:	movweq	r0, #280	; 0x118
   1cdf0:	push	{r4, r5, r6, r7, r8, lr}
   1cdf4:	sub	sp, sp, #8
   1cdf8:	mov	r5, r1
   1cdfc:	mov	r7, r0
   1ce00:	bl	162d0 <assuan_get_pointer@plt>
   1ce04:	ldr	r1, [pc, #268]	; 1cf18 <ftello64@plt+0x69d8>
   1ce08:	mov	r6, r0
   1ce0c:	mov	r0, r5
   1ce10:	bl	5b418 <ftello64@plt+0x44ed8>
   1ce14:	ldr	r1, [pc, #256]	; 1cf1c <ftello64@plt+0x69dc>
   1ce18:	mov	r4, r0
   1ce1c:	mov	r0, r5
   1ce20:	bl	5b418 <ftello64@plt+0x44ed8>
   1ce24:	ldr	r3, [r6, #12]
   1ce28:	cmp	r3, #0
   1ce2c:	beq	1cee4 <ftello64@plt+0x69a4>
   1ce30:	cmp	r4, #0
   1ce34:	mov	r5, r0
   1ce38:	bne	1ce90 <ftello64@plt+0x6950>
   1ce3c:	mov	r0, r7
   1ce40:	bl	15a30 <assuan_get_output_fd@plt>
   1ce44:	mov	r1, #1
   1ce48:	bl	4b828 <ftello64@plt+0x352e8>
   1ce4c:	cmn	r0, #1
   1ce50:	beq	1cef0 <ftello64@plt+0x69b0>
   1ce54:	ldr	r1, [pc, #196]	; 1cf20 <ftello64@plt+0x69e0>
   1ce58:	bl	159e8 <gpgrt_fdopen_nc@plt>
   1ce5c:	subs	r8, r0, #0
   1ce60:	beq	1cf08 <ftello64@plt+0x69c8>
   1ce64:	mov	r2, r5
   1ce68:	mov	r1, r8
   1ce6c:	ldr	r0, [r6, #12]
   1ce70:	bl	57314 <ftello64@plt+0x40dd4>
   1ce74:	mov	r0, r8
   1ce78:	bl	15a0c <gpgrt_fclose@plt>
   1ce7c:	mov	r0, r7
   1ce80:	bl	158a4 <assuan_close_output_fd@plt>
   1ce84:	mov	r0, r4
   1ce88:	add	sp, sp, #8
   1ce8c:	pop	{r4, r5, r6, r7, r8, pc}
   1ce90:	ldr	r3, [pc, #140]	; 1cf24 <ftello64@plt+0x69e4>
   1ce94:	add	r1, r3, #8
   1ce98:	ldm	r3, {r2, r3}
   1ce9c:	ldm	r1, {r0, r1}
   1cea0:	stm	sp, {r0, r1}
   1cea4:	ldr	r1, [pc, #116]	; 1cf20 <ftello64@plt+0x69e0>
   1cea8:	mov	r0, r7
   1ceac:	bl	16204 <gpgrt_fopencookie@plt>
   1ceb0:	subs	r4, r0, #0
   1ceb4:	moveq	r0, r7
   1ceb8:	ldreq	r2, [pc, #104]	; 1cf28 <ftello64@plt+0x69e8>
   1cebc:	beq	1cf10 <ftello64@plt+0x69d0>
   1cec0:	mov	r2, r5
   1cec4:	ldr	r0, [r6, #12]
   1cec8:	mov	r1, r4
   1cecc:	bl	57314 <ftello64@plt+0x40dd4>
   1ced0:	mov	r0, r4
   1ced4:	bl	15a0c <gpgrt_fclose@plt>
   1ced8:	mov	r0, #0
   1cedc:	add	sp, sp, #8
   1cee0:	pop	{r4, r5, r6, r7, r8, pc}
   1cee4:	ldr	r0, [pc, #64]	; 1cf2c <ftello64@plt+0x69ec>
   1cee8:	add	sp, sp, #8
   1ceec:	pop	{r4, r5, r6, r7, r8, pc}
   1cef0:	ldr	r1, [pc, #56]	; 1cf30 <ftello64@plt+0x69f0>
   1cef4:	mov	r2, r4
   1cef8:	mov	r0, r7
   1cefc:	add	sp, sp, #8
   1cf00:	pop	{r4, r5, r6, r7, r8, lr}
   1cf04:	b	16054 <assuan_set_error@plt>
   1cf08:	ldr	r2, [pc, #36]	; 1cf34 <ftello64@plt+0x69f4>
   1cf0c:	mov	r0, r7
   1cf10:	ldr	r1, [pc, #32]	; 1cf38 <ftello64@plt+0x69f8>
   1cf14:	b	1cefc <ftello64@plt+0x69bc>
   1cf18:			; <UNDEFINED> instruction: 0x000634b4
   1cf1c:			; <UNDEFINED> instruction: 0x000634bc
   1cf20:	andeq	r3, r6, ip, lsr #10
   1cf24:	andeq	r1, r6, ip, asr r8
   1cf28:	andeq	r3, r6, r4, asr #9
   1cf2c:	movweq	r0, #58	; 0x3a
   1cf30:	movweq	r0, #279	; 0x117
   1cf34:	andeq	r3, r6, r4, ror #9
   1cf38:	movweq	r0, #257	; 0x101
   1cf3c:	mov	r2, #0
   1cf40:	push	{r4, lr}
   1cf44:	mov	r1, r2
   1cf48:	bl	15dfc <assuan_send_data@plt>
   1cf4c:	cmp	r0, #0
   1cf50:	popeq	{r4, pc}
   1cf54:	mov	r0, #5
   1cf58:	bl	161a4 <gpg_err_set_errno@plt>
   1cf5c:	mvn	r0, #0
   1cf60:	pop	{r4, pc}
   1cf64:	push	{r4, lr}
   1cf68:	mov	r4, r2
   1cf6c:	bl	15dfc <assuan_send_data@plt>
   1cf70:	cmp	r0, #0
   1cf74:	bne	1cf80 <ftello64@plt+0x6a40>
   1cf78:	mov	r0, r4
   1cf7c:	pop	{r4, pc}
   1cf80:	mov	r0, #5
   1cf84:	bl	161a4 <gpg_err_set_errno@plt>
   1cf88:	mvn	r0, #0
   1cf8c:	pop	{r4, pc}
   1cf90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cf94:	mov	r5, r1
   1cf98:	mov	r9, r0
   1cf9c:	bl	162d0 <assuan_get_pointer@plt>
   1cfa0:	ldrb	r3, [r5]
   1cfa4:	mov	r7, #0
   1cfa8:	mov	r6, r7
   1cfac:	cmp	r3, #0
   1cfb0:	mov	r8, r0
   1cfb4:	beq	1d018 <ftello64@plt+0x6ad8>
   1cfb8:	cmp	r3, #32
   1cfbc:	mov	r4, r5
   1cfc0:	beq	1d058 <ftello64@plt+0x6b18>
   1cfc4:	ldrb	r3, [r4, #1]!
   1cfc8:	tst	r3, #223	; 0xdf
   1cfcc:	bne	1cfc4 <ftello64@plt+0x6a84>
   1cfd0:	cmp	r3, #0
   1cfd4:	bne	1d058 <ftello64@plt+0x6b18>
   1cfd8:	mov	r0, r5
   1cfdc:	bl	15cb8 <strlen@plt>
   1cfe0:	add	r0, r0, #12
   1cfe4:	bl	15364 <gcry_malloc@plt>
   1cfe8:	subs	sl, r0, #0
   1cfec:	beq	1d080 <ftello64@plt+0x6b40>
   1cff0:	str	r6, [sl, #4]
   1cff4:	mov	r1, r5
   1cff8:	add	r0, sl, #8
   1cffc:	bl	1c358 <ftello64@plt+0x5e18>
   1d000:	str	r7, [sl]
   1d004:	mov	r7, sl
   1d008:	mov	r5, r4
   1d00c:	ldrb	r3, [r5]
   1d010:	cmp	r3, #0
   1d014:	bne	1cfb8 <ftello64@plt+0x6a78>
   1d018:	mov	r1, r7
   1d01c:	mov	r0, r8
   1d020:	bl	33290 <ftello64@plt+0x1cd50>
   1d024:	mov	r4, r0
   1d028:	mov	r0, r7
   1d02c:	bl	44034 <ftello64@plt+0x2daf4>
   1d030:	ldr	r3, [r8, #8]
   1d034:	ldr	r0, [r3, #4]
   1d038:	cmn	r0, #1
   1d03c:	bne	1d06c <ftello64@plt+0x6b2c>
   1d040:	mov	r0, r9
   1d044:	bl	15c40 <assuan_close_input_fd@plt>
   1d048:	mov	r0, r9
   1d04c:	bl	158a4 <assuan_close_output_fd@plt>
   1d050:	mov	r0, r4
   1d054:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d058:	strb	r6, [r4], #1
   1d05c:	ldrb	r3, [r5]
   1d060:	cmp	r3, #0
   1d064:	beq	1d008 <ftello64@plt+0x6ac8>
   1d068:	b	1cfd8 <ftello64@plt+0x6a98>
   1d06c:	bl	16474 <close@plt>
   1d070:	ldr	r3, [r8, #8]
   1d074:	mvn	r2, #0
   1d078:	str	r2, [r3, #4]
   1d07c:	b	1d040 <ftello64@plt+0x6b00>
   1d080:	mov	r0, r7
   1d084:	bl	44034 <ftello64@plt+0x2daf4>
   1d088:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1d08c:	cmp	r0, #0
   1d090:	uxthne	r0, r0
   1d094:	orrne	r0, r0, #50331648	; 0x3000000
   1d098:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d09c:	push	{r4, r5, r6, r7, r8, lr}
   1d0a0:	mov	r4, r0
   1d0a4:	bl	162d0 <assuan_get_pointer@plt>
   1d0a8:	mov	r7, r0
   1d0ac:	mov	r0, r4
   1d0b0:	bl	161ec <assuan_get_input_fd@plt>
   1d0b4:	mov	r1, #0
   1d0b8:	bl	4b828 <ftello64@plt+0x352e8>
   1d0bc:	cmn	r0, #1
   1d0c0:	beq	1d148 <ftello64@plt+0x6c08>
   1d0c4:	mov	r5, r0
   1d0c8:	mov	r0, r4
   1d0cc:	bl	15a30 <assuan_get_output_fd@plt>
   1d0d0:	mov	r1, #1
   1d0d4:	bl	4b828 <ftello64@plt+0x352e8>
   1d0d8:	cmn	r0, #1
   1d0dc:	mov	r6, r0
   1d0e0:	beq	1d184 <ftello64@plt+0x6c44>
   1d0e4:	mov	r0, r5
   1d0e8:	ldr	r1, [pc, #188]	; 1d1ac <ftello64@plt+0x6c6c>
   1d0ec:	bl	159e8 <gpgrt_fdopen_nc@plt>
   1d0f0:	subs	r5, r0, #0
   1d0f4:	beq	1d198 <ftello64@plt+0x6c58>
   1d0f8:	mov	r0, r6
   1d0fc:	ldr	r1, [pc, #172]	; 1d1b0 <ftello64@plt+0x6c70>
   1d100:	bl	159e8 <gpgrt_fdopen_nc@plt>
   1d104:	subs	r6, r0, #0
   1d108:	beq	1d15c <ftello64@plt+0x6c1c>
   1d10c:	mov	r2, r6
   1d110:	mov	r1, r5
   1d114:	mov	r0, r7
   1d118:	bl	35fe4 <ftello64@plt+0x1faa4>
   1d11c:	mov	r7, r0
   1d120:	mov	r0, r6
   1d124:	bl	15a0c <gpgrt_fclose@plt>
   1d128:	mov	r0, r5
   1d12c:	bl	15a0c <gpgrt_fclose@plt>
   1d130:	mov	r0, r4
   1d134:	bl	15c40 <assuan_close_input_fd@plt>
   1d138:	mov	r0, r4
   1d13c:	bl	158a4 <assuan_close_output_fd@plt>
   1d140:	mov	r0, r7
   1d144:	pop	{r4, r5, r6, r7, r8, pc}
   1d148:	mov	r0, r4
   1d14c:	mov	r2, #0
   1d150:	ldr	r1, [pc, #92]	; 1d1b4 <ftello64@plt+0x6c74>
   1d154:	pop	{r4, r5, r6, r7, r8, lr}
   1d158:	b	16054 <assuan_set_error@plt>
   1d15c:	mov	r0, r5
   1d160:	bl	15a0c <gpgrt_fclose@plt>
   1d164:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1d168:	ldr	r2, [pc, #72]	; 1d1b8 <ftello64@plt+0x6c78>
   1d16c:	subs	r1, r0, #0
   1d170:	mov	r0, r4
   1d174:	uxthne	r1, r1
   1d178:	orrne	r1, r1, #50331648	; 0x3000000
   1d17c:	pop	{r4, r5, r6, r7, r8, lr}
   1d180:	b	16054 <assuan_set_error@plt>
   1d184:	mov	r0, r4
   1d188:	mov	r2, #0
   1d18c:	ldr	r1, [pc, #40]	; 1d1bc <ftello64@plt+0x6c7c>
   1d190:	pop	{r4, r5, r6, r7, r8, lr}
   1d194:	b	16054 <assuan_set_error@plt>
   1d198:	mov	r0, r4
   1d19c:	ldr	r2, [pc, #28]	; 1d1c0 <ftello64@plt+0x6c80>
   1d1a0:	ldr	r1, [pc, #28]	; 1d1c4 <ftello64@plt+0x6c84>
   1d1a4:	pop	{r4, r5, r6, r7, r8, lr}
   1d1a8:	b	16054 <assuan_set_error@plt>
   1d1ac:	andeq	r6, r6, r4, ror sp
   1d1b0:	andeq	r3, r6, ip, lsr #10
   1d1b4:	movweq	r0, #278	; 0x116
   1d1b8:	andeq	r3, r6, ip, lsl #10
   1d1bc:	movweq	r0, #279	; 0x117
   1d1c0:	strdeq	r3, [r6], -r8
   1d1c4:	movweq	r0, #257	; 0x101
   1d1c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d1cc:	sub	sp, sp, #12
   1d1d0:	mov	sl, r1
   1d1d4:	mov	r7, r2
   1d1d8:	mov	r9, r0
   1d1dc:	bl	162d0 <assuan_get_pointer@plt>
   1d1e0:	ldrb	r4, [sl]
   1d1e4:	mov	r6, #0
   1d1e8:	mov	r5, r6
   1d1ec:	cmp	r4, #0
   1d1f0:	mov	r8, r0
   1d1f4:	beq	1d258 <ftello64@plt+0x6d18>
   1d1f8:	cmp	r4, #32
   1d1fc:	mov	r4, sl
   1d200:	beq	1d2fc <ftello64@plt+0x6dbc>
   1d204:	ldrb	r2, [r4, #1]!
   1d208:	tst	r2, #223	; 0xdf
   1d20c:	bne	1d204 <ftello64@plt+0x6cc4>
   1d210:	cmp	r2, #0
   1d214:	bne	1d2fc <ftello64@plt+0x6dbc>
   1d218:	mov	r0, sl
   1d21c:	bl	15cb8 <strlen@plt>
   1d220:	add	r0, r0, #12
   1d224:	bl	15364 <gcry_malloc@plt>
   1d228:	subs	fp, r0, #0
   1d22c:	beq	1d354 <ftello64@plt+0x6e14>
   1d230:	str	r5, [fp, #4]
   1d234:	mov	r1, sl
   1d238:	add	r0, fp, #8
   1d23c:	bl	1c358 <ftello64@plt+0x5e18>
   1d240:	str	r6, [fp]
   1d244:	mov	r6, fp
   1d248:	mov	sl, r4
   1d24c:	ldrb	r4, [sl]
   1d250:	cmp	r4, #0
   1d254:	bne	1d1f8 <ftello64@plt+0x6cb8>
   1d258:	ldr	r3, [r8, #8]
   1d25c:	ldr	r3, [r3, #16]
   1d260:	cmp	r3, #0
   1d264:	bne	1d310 <ftello64@plt+0x6dd0>
   1d268:	ldr	r3, [pc, #312]	; 1d3a8 <ftello64@plt+0x6e68>
   1d26c:	add	r1, r3, #8
   1d270:	ldm	r3, {r2, r3}
   1d274:	ldm	r1, {r0, r1}
   1d278:	stm	sp, {r0, r1}
   1d27c:	ldr	r1, [pc, #296]	; 1d3ac <ftello64@plt+0x6e6c>
   1d280:	mov	r0, r9
   1d284:	bl	16204 <gpgrt_fopencookie@plt>
   1d288:	subs	r5, r0, #0
   1d28c:	beq	1d398 <ftello64@plt+0x6e58>
   1d290:	ldr	r3, [r8, #8]
   1d294:	mov	r1, #1
   1d298:	mov	r0, r9
   1d29c:	ldr	r2, [r3, #8]
   1d2a0:	ldr	r3, [r3, #12]
   1d2a4:	cmp	r2, #0
   1d2a8:	orrne	r7, r7, #64	; 0x40
   1d2ac:	cmp	r3, #0
   1d2b0:	orrne	r7, r7, #128	; 0x80
   1d2b4:	str	r1, [r8, #20]
   1d2b8:	bl	162d0 <assuan_get_pointer@plt>
   1d2bc:	mov	r3, r7
   1d2c0:	mov	r2, r5
   1d2c4:	mov	r1, r6
   1d2c8:	bl	2bea4 <ftello64@plt+0x15964>
   1d2cc:	mov	r4, r0
   1d2d0:	mov	r0, r6
   1d2d4:	bl	44034 <ftello64@plt+0x2daf4>
   1d2d8:	mov	r0, r5
   1d2dc:	bl	15a0c <gpgrt_fclose@plt>
   1d2e0:	ldr	r3, [r8, #8]
   1d2e4:	ldr	r3, [r3, #16]
   1d2e8:	cmp	r3, #0
   1d2ec:	bne	1d374 <ftello64@plt+0x6e34>
   1d2f0:	mov	r0, r4
   1d2f4:	add	sp, sp, #12
   1d2f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d2fc:	strb	r5, [r4], #1
   1d300:	ldrb	r3, [sl]
   1d304:	cmp	r3, #0
   1d308:	beq	1d248 <ftello64@plt+0x6d08>
   1d30c:	b	1d218 <ftello64@plt+0x6cd8>
   1d310:	mov	r0, r9
   1d314:	bl	15a30 <assuan_get_output_fd@plt>
   1d318:	mov	r1, #1
   1d31c:	bl	4b828 <ftello64@plt+0x352e8>
   1d320:	cmn	r0, #1
   1d324:	beq	1d380 <ftello64@plt+0x6e40>
   1d328:	ldr	r1, [pc, #124]	; 1d3ac <ftello64@plt+0x6e6c>
   1d32c:	bl	159e8 <gpgrt_fdopen_nc@plt>
   1d330:	subs	r5, r0, #0
   1d334:	bne	1d290 <ftello64@plt+0x6d50>
   1d338:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1d33c:	ldr	r2, [pc, #108]	; 1d3b0 <ftello64@plt+0x6e70>
   1d340:	subs	r1, r0, #0
   1d344:	mov	r0, r9
   1d348:	uxthne	r1, r1
   1d34c:	orrne	r1, r1, #50331648	; 0x3000000
   1d350:	b	1d38c <ftello64@plt+0x6e4c>
   1d354:	mov	r0, r6
   1d358:	bl	44034 <ftello64@plt+0x2daf4>
   1d35c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1d360:	cmp	r0, #0
   1d364:	uxthne	r0, r0
   1d368:	orrne	r0, r0, #50331648	; 0x3000000
   1d36c:	add	sp, sp, #12
   1d370:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d374:	mov	r0, r9
   1d378:	bl	158a4 <assuan_close_output_fd@plt>
   1d37c:	b	1d2f0 <ftello64@plt+0x6db0>
   1d380:	ldr	r1, [pc, #44]	; 1d3b4 <ftello64@plt+0x6e74>
   1d384:	mov	r2, r4
   1d388:	mov	r0, r9
   1d38c:	add	sp, sp, #12
   1d390:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d394:	b	16054 <assuan_set_error@plt>
   1d398:	mov	r0, r9
   1d39c:	ldr	r2, [pc, #20]	; 1d3b8 <ftello64@plt+0x6e78>
   1d3a0:	ldr	r1, [pc, #20]	; 1d3bc <ftello64@plt+0x6e7c>
   1d3a4:	b	1d38c <ftello64@plt+0x6e4c>
   1d3a8:	andeq	r1, r6, ip, asr r8
   1d3ac:	andeq	r3, r6, ip, lsr #10
   1d3b0:	andeq	r3, r6, r4, ror #9
   1d3b4:	movweq	r0, #279	; 0x117
   1d3b8:	andeq	r3, r6, r4, asr #9
   1d3bc:	movweq	r0, #257	; 0x101
   1d3c0:	ldr	r2, [pc]	; 1d3c8 <ftello64@plt+0x6e88>
   1d3c4:	b	1d1c8 <ftello64@plt+0x6c88>
   1d3c8:	andeq	r0, r0, r2, lsl #2
   1d3cc:	mov	r2, #2
   1d3d0:	b	1d1c8 <ftello64@plt+0x6c88>
   1d3d4:	ldr	r2, [pc]	; 1d3dc <ftello64@plt+0x6e9c>
   1d3d8:	b	1d1c8 <ftello64@plt+0x6c88>
   1d3dc:	andeq	r0, r0, r3, lsl #2
   1d3e0:	mov	r2, #3
   1d3e4:	b	1d1c8 <ftello64@plt+0x6c88>
   1d3e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d3ec:	sub	sp, sp, #28
   1d3f0:	mov	r4, r1
   1d3f4:	mov	r7, r0
   1d3f8:	bl	162d0 <assuan_get_pointer@plt>
   1d3fc:	ldr	r1, [pc, #720]	; 1d6d4 <ftello64@plt+0x7194>
   1d400:	mov	r8, r0
   1d404:	mov	r0, r4
   1d408:	bl	5b418 <ftello64@plt+0x44ed8>
   1d40c:	subs	r3, r0, #0
   1d410:	str	r3, [sp, #12]
   1d414:	bne	1d61c <ftello64@plt+0x70dc>
   1d418:	ldr	r1, [pc, #696]	; 1d6d8 <ftello64@plt+0x7198>
   1d41c:	mov	r0, r4
   1d420:	bl	5b418 <ftello64@plt+0x44ed8>
   1d424:	subs	r6, r0, #0
   1d428:	streq	r6, [sp, #20]
   1d42c:	streq	r6, [sp, #16]
   1d430:	bne	1d5f8 <ftello64@plt+0x70b8>
   1d434:	mov	r0, r4
   1d438:	bl	5b398 <ftello64@plt+0x44e58>
   1d43c:	mov	r5, #0
   1d440:	mov	r4, r5
   1d444:	mov	r9, r0
   1d448:	ldrb	r3, [r9]
   1d44c:	cmp	r3, #0
   1d450:	beq	1d4b8 <ftello64@plt+0x6f78>
   1d454:	cmp	r3, #32
   1d458:	mov	fp, r9
   1d45c:	beq	1d590 <ftello64@plt+0x7050>
   1d460:	ldrb	r2, [fp, #1]!
   1d464:	tst	r2, #223	; 0xdf
   1d468:	bne	1d460 <ftello64@plt+0x6f20>
   1d46c:	cmp	r2, #0
   1d470:	bne	1d590 <ftello64@plt+0x7050>
   1d474:	mov	r0, r9
   1d478:	bl	15cb8 <strlen@plt>
   1d47c:	add	r0, r0, #12
   1d480:	bl	15364 <gcry_malloc@plt>
   1d484:	subs	sl, r0, #0
   1d488:	beq	1d640 <ftello64@plt+0x7100>
   1d48c:	str	r4, [sl, #4]
   1d490:	mov	r1, r9
   1d494:	add	r0, sl, #8
   1d498:	bl	1c358 <ftello64@plt+0x5e18>
   1d49c:	str	r5, [sl]
   1d4a0:	mov	r3, fp
   1d4a4:	mov	r5, sl
   1d4a8:	mov	r9, r3
   1d4ac:	ldrb	r3, [r9]
   1d4b0:	cmp	r3, #0
   1d4b4:	bne	1d454 <ftello64@plt+0x6f14>
   1d4b8:	cmp	r6, #0
   1d4bc:	beq	1d4e0 <ftello64@plt+0x6fa0>
   1d4c0:	cmp	r5, #0
   1d4c4:	beq	1d678 <ftello64@plt+0x7138>
   1d4c8:	ldrb	r3, [r5, #8]
   1d4cc:	cmp	r3, #0
   1d4d0:	beq	1d678 <ftello64@plt+0x7138>
   1d4d4:	ldr	r3, [r5]
   1d4d8:	cmp	r3, #0
   1d4dc:	bne	1d660 <ftello64@plt+0x7120>
   1d4e0:	ldr	r3, [sp, #12]
   1d4e4:	cmp	r3, #0
   1d4e8:	beq	1d5ac <ftello64@plt+0x706c>
   1d4ec:	ldr	r3, [pc, #488]	; 1d6dc <ftello64@plt+0x719c>
   1d4f0:	add	r1, r3, #8
   1d4f4:	ldm	r3, {r2, r3}
   1d4f8:	ldm	r1, {r0, r1}
   1d4fc:	stm	sp, {r0, r1}
   1d500:	ldr	r1, [pc, #472]	; 1d6e0 <ftello64@plt+0x71a0>
   1d504:	mov	r0, r7
   1d508:	bl	16204 <gpgrt_fopencookie@plt>
   1d50c:	subs	r4, r0, #0
   1d510:	beq	1d6bc <ftello64@plt+0x717c>
   1d514:	cmp	r6, #0
   1d518:	beq	1d690 <ftello64@plt+0x7150>
   1d51c:	ldr	r3, [sp, #16]
   1d520:	add	r1, r5, #8
   1d524:	cmp	r3, #0
   1d528:	movne	r3, #2
   1d52c:	ldreq	r3, [sp, #20]
   1d530:	mov	r2, r4
   1d534:	clzeq	r3, r3
   1d538:	mov	r0, r8
   1d53c:	lsreq	r3, r3, #5
   1d540:	bl	32a0c <ftello64@plt+0x1c4cc>
   1d544:	mov	r0, r4
   1d548:	bl	15a0c <gpgrt_fclose@plt>
   1d54c:	mov	r0, r5
   1d550:	bl	44034 <ftello64@plt+0x2daf4>
   1d554:	ldr	r3, [r8, #8]
   1d558:	ldr	r0, [r3, #4]
   1d55c:	cmn	r0, #1
   1d560:	beq	1d574 <ftello64@plt+0x7034>
   1d564:	bl	16474 <close@plt>
   1d568:	ldr	r3, [r8, #8]
   1d56c:	mvn	r2, #0
   1d570:	str	r2, [r3, #4]
   1d574:	mov	r0, r7
   1d578:	bl	15c40 <assuan_close_input_fd@plt>
   1d57c:	mov	r0, r7
   1d580:	bl	158a4 <assuan_close_output_fd@plt>
   1d584:	mov	r0, #0
   1d588:	add	sp, sp, #28
   1d58c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d590:	mov	r3, fp
   1d594:	strb	r4, [r3], #1
   1d598:	ldrb	r2, [r9]
   1d59c:	cmp	r2, #0
   1d5a0:	beq	1d4a8 <ftello64@plt+0x6f68>
   1d5a4:	mov	fp, r3
   1d5a8:	b	1d474 <ftello64@plt+0x6f34>
   1d5ac:	mov	r0, r7
   1d5b0:	bl	15a30 <assuan_get_output_fd@plt>
   1d5b4:	mov	r1, #1
   1d5b8:	bl	4b828 <ftello64@plt+0x352e8>
   1d5bc:	cmn	r0, #1
   1d5c0:	beq	1d6a4 <ftello64@plt+0x7164>
   1d5c4:	ldr	r1, [pc, #276]	; 1d6e0 <ftello64@plt+0x71a0>
   1d5c8:	bl	159e8 <gpgrt_fdopen_nc@plt>
   1d5cc:	subs	r4, r0, #0
   1d5d0:	bne	1d514 <ftello64@plt+0x6fd4>
   1d5d4:	mov	r0, r5
   1d5d8:	bl	44034 <ftello64@plt+0x2daf4>
   1d5dc:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1d5e0:	ldr	r2, [pc, #252]	; 1d6e4 <ftello64@plt+0x71a4>
   1d5e4:	subs	r1, r0, #0
   1d5e8:	mov	r0, r7
   1d5ec:	uxthne	r1, r1
   1d5f0:	orrne	r1, r1, #50331648	; 0x3000000
   1d5f4:	b	1d66c <ftello64@plt+0x712c>
   1d5f8:	ldr	r1, [pc, #232]	; 1d6e8 <ftello64@plt+0x71a8>
   1d5fc:	mov	r0, r4
   1d600:	bl	5b418 <ftello64@plt+0x44ed8>
   1d604:	ldr	r1, [pc, #224]	; 1d6ec <ftello64@plt+0x71ac>
   1d608:	str	r0, [sp, #16]
   1d60c:	mov	r0, r4
   1d610:	bl	5b418 <ftello64@plt+0x44ed8>
   1d614:	str	r0, [sp, #20]
   1d618:	b	1d434 <ftello64@plt+0x6ef4>
   1d61c:	ldr	r1, [pc, #204]	; 1d6f0 <ftello64@plt+0x71b0>
   1d620:	mov	r0, r4
   1d624:	bl	5b418 <ftello64@plt+0x44ed8>
   1d628:	ldr	r1, [pc, #196]	; 1d6f4 <ftello64@plt+0x71b4>
   1d62c:	str	r0, [r8, #56]	; 0x38
   1d630:	mov	r0, r4
   1d634:	bl	5b418 <ftello64@plt+0x44ed8>
   1d638:	str	r0, [r8, #52]	; 0x34
   1d63c:	b	1d418 <ftello64@plt+0x6ed8>
   1d640:	mov	r0, r5
   1d644:	bl	44034 <ftello64@plt+0x2daf4>
   1d648:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1d64c:	cmp	r0, #0
   1d650:	uxthne	r0, r0
   1d654:	orrne	r0, r0, #50331648	; 0x3000000
   1d658:	add	sp, sp, #28
   1d65c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d660:	ldr	r2, [pc, #144]	; 1d6f8 <ftello64@plt+0x71b8>
   1d664:	ldr	r1, [pc, #144]	; 1d6fc <ftello64@plt+0x71bc>
   1d668:	mov	r0, r7
   1d66c:	add	sp, sp, #28
   1d670:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d674:	b	16054 <assuan_set_error@plt>
   1d678:	mov	r0, r7
   1d67c:	ldr	r2, [pc, #124]	; 1d700 <ftello64@plt+0x71c0>
   1d680:	ldr	r1, [pc, #124]	; 1d704 <ftello64@plt+0x71c4>
   1d684:	add	sp, sp, #28
   1d688:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d68c:	b	16054 <assuan_set_error@plt>
   1d690:	mov	r2, r4
   1d694:	mov	r1, r5
   1d698:	mov	r0, r8
   1d69c:	bl	324e4 <ftello64@plt+0x1bfa4>
   1d6a0:	b	1d544 <ftello64@plt+0x7004>
   1d6a4:	mov	r0, r5
   1d6a8:	bl	44034 <ftello64@plt+0x2daf4>
   1d6ac:	ldr	r2, [sp, #12]
   1d6b0:	mov	r0, r7
   1d6b4:	ldr	r1, [pc, #76]	; 1d708 <ftello64@plt+0x71c8>
   1d6b8:	b	1d66c <ftello64@plt+0x712c>
   1d6bc:	mov	r0, r5
   1d6c0:	bl	44034 <ftello64@plt+0x2daf4>
   1d6c4:	mov	r0, r7
   1d6c8:	ldr	r2, [pc, #60]	; 1d70c <ftello64@plt+0x71cc>
   1d6cc:	ldr	r1, [pc, #60]	; 1d710 <ftello64@plt+0x71d0>
   1d6d0:	b	1d66c <ftello64@plt+0x712c>
   1d6d4:			; <UNDEFINED> instruction: 0x000634b4
   1d6d8:	andeq	r3, r6, ip, lsl r5
   1d6dc:	andeq	r1, r6, ip, asr r8
   1d6e0:	andeq	r3, r6, ip, lsr #10
   1d6e4:	andeq	r3, r6, ip, lsl #10
   1d6e8:	andeq	r3, r6, r8, lsr #10
   1d6ec:	andeq	r3, r6, r0, lsr r5
   1d6f0:	andeq	r3, r6, r8, asr #8
   1d6f4:	andeq	r3, r6, r0, asr r4
   1d6f8:	andeq	r3, r6, ip, asr #10
   1d6fc:	movweq	r0, #182	; 0xb6
   1d700:	andeq	r3, r6, ip, lsr r5
   1d704:	movweq	r0, #58	; 0x3a
   1d708:	movweq	r0, #279	; 0x117
   1d70c:	andeq	r3, r6, r4, asr #9
   1d710:	movweq	r0, #257	; 0x101
   1d714:	push	{r4, r5, r6, r7, r8, lr}
   1d718:	mov	r7, r1
   1d71c:	mov	r4, r0
   1d720:	bl	162d0 <assuan_get_pointer@plt>
   1d724:	mov	r6, r0
   1d728:	mov	r0, r4
   1d72c:	bl	161ec <assuan_get_input_fd@plt>
   1d730:	mov	r1, #0
   1d734:	bl	4b828 <ftello64@plt+0x352e8>
   1d738:	ldr	r1, [pc, #124]	; 1d7bc <ftello64@plt+0x727c>
   1d73c:	mov	r5, r0
   1d740:	mov	r0, r7
   1d744:	bl	5b418 <ftello64@plt+0x44ed8>
   1d748:	cmn	r5, #1
   1d74c:	beq	1d7a8 <ftello64@plt+0x7268>
   1d750:	mov	r7, r0
   1d754:	mov	r0, r4
   1d758:	bl	162d0 <assuan_get_pointer@plt>
   1d75c:	mov	r1, r5
   1d760:	mov	r2, r7
   1d764:	bl	31e54 <ftello64@plt+0x1b914>
   1d768:	ldr	r3, [r6, #8]
   1d76c:	mov	r5, r0
   1d770:	ldr	r0, [r3, #4]
   1d774:	cmn	r0, #1
   1d778:	bne	1d794 <ftello64@plt+0x7254>
   1d77c:	mov	r0, r4
   1d780:	bl	15c40 <assuan_close_input_fd@plt>
   1d784:	mov	r0, r4
   1d788:	bl	158a4 <assuan_close_output_fd@plt>
   1d78c:	mov	r0, r5
   1d790:	pop	{r4, r5, r6, r7, r8, pc}
   1d794:	bl	16474 <close@plt>
   1d798:	ldr	r3, [r6, #8]
   1d79c:	mvn	r2, #0
   1d7a0:	str	r2, [r3, #4]
   1d7a4:	b	1d77c <ftello64@plt+0x723c>
   1d7a8:	mov	r0, r4
   1d7ac:	mov	r2, #0
   1d7b0:	ldr	r1, [pc, #8]	; 1d7c0 <ftello64@plt+0x7280>
   1d7b4:	pop	{r4, r5, r6, r7, r8, lr}
   1d7b8:	b	16054 <assuan_set_error@plt>
   1d7bc:	andeq	r3, r6, r4, ror #10
   1d7c0:	movweq	r0, #278	; 0x116
   1d7c4:	push	{r4, r5, r6, r7, lr}
   1d7c8:	sub	sp, sp, #12
   1d7cc:	ldr	r4, [pc, #128]	; 1d854 <ftello64@plt+0x7314>
   1d7d0:	mov	r5, r1
   1d7d4:	mov	r6, r0
   1d7d8:	ldr	r3, [r4]
   1d7dc:	str	r3, [sp, #4]
   1d7e0:	bl	162d0 <assuan_get_pointer@plt>
   1d7e4:	mov	r1, r5
   1d7e8:	mov	r2, sp
   1d7ec:	mov	r7, r0
   1d7f0:	mov	r0, r6
   1d7f4:	bl	15eb0 <assuan_command_parse_fd@plt>
   1d7f8:	subs	r5, r0, #0
   1d7fc:	beq	1d81c <ftello64@plt+0x72dc>
   1d800:	ldr	r2, [sp, #4]
   1d804:	ldr	r3, [r4]
   1d808:	mov	r0, r5
   1d80c:	cmp	r2, r3
   1d810:	bne	1d850 <ftello64@plt+0x7310>
   1d814:	add	sp, sp, #12
   1d818:	pop	{r4, r5, r6, r7, pc}
   1d81c:	mov	r1, r5
   1d820:	ldr	r0, [sp]
   1d824:	bl	4b828 <ftello64@plt+0x352e8>
   1d828:	cmn	r0, #1
   1d82c:	ldrne	r3, [r7, #8]
   1d830:	strne	r0, [r3, #4]
   1d834:	bne	1d800 <ftello64@plt+0x72c0>
   1d838:	mov	r2, r5
   1d83c:	mov	r0, r6
   1d840:	ldr	r1, [pc, #16]	; 1d858 <ftello64@plt+0x7318>
   1d844:	bl	16054 <assuan_set_error@plt>
   1d848:	mov	r5, r0
   1d84c:	b	1d800 <ftello64@plt+0x72c0>
   1d850:	bl	15748 <__stack_chk_fail@plt>
   1d854:	andeq	pc, r7, r8, lsl #15
   1d858:	movweq	r0, #278	; 0x116
   1d85c:	push	{r4, r5, r6, lr}
   1d860:	mov	r5, r0
   1d864:	ldr	r0, [r1]
   1d868:	mov	r4, r1
   1d86c:	bl	57050 <ftello64@plt+0x40b10>
   1d870:	ldr	r3, [r5]
   1d874:	mov	r2, #0
   1d878:	str	r2, [r4]
   1d87c:	ldr	r3, [r3, #20]
   1d880:	cmp	r3, r2
   1d884:	bne	1d890 <ftello64@plt+0x7350>
   1d888:	mov	r0, #0
   1d88c:	pop	{r4, r5, r6, pc}
   1d890:	bl	57044 <ftello64@plt+0x40b04>
   1d894:	cmp	r0, #0
   1d898:	str	r0, [r4]
   1d89c:	bne	1d888 <ftello64@plt+0x7348>
   1d8a0:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1d8a4:	cmp	r0, #0
   1d8a8:	beq	1d888 <ftello64@plt+0x7348>
   1d8ac:	uxth	r0, r0
   1d8b0:	orr	r0, r0, #50331648	; 0x3000000
   1d8b4:	pop	{r4, r5, r6, pc}
   1d8b8:	push	{r4, r5, r6, r7, r8, r9, lr}
   1d8bc:	sub	sp, sp, #12
   1d8c0:	mov	r8, r1
   1d8c4:	mov	r4, r0
   1d8c8:	bl	162d0 <assuan_get_pointer@plt>
   1d8cc:	mov	r5, r0
   1d8d0:	mov	r0, r4
   1d8d4:	bl	161ec <assuan_get_input_fd@plt>
   1d8d8:	mov	r1, #0
   1d8dc:	bl	4b828 <ftello64@plt+0x352e8>
   1d8e0:	cmn	r0, #1
   1d8e4:	beq	1d988 <ftello64@plt+0x7448>
   1d8e8:	mov	r7, r0
   1d8ec:	mov	r0, r4
   1d8f0:	bl	15a30 <assuan_get_output_fd@plt>
   1d8f4:	mov	r1, #1
   1d8f8:	bl	4b828 <ftello64@plt+0x352e8>
   1d8fc:	cmn	r0, #1
   1d900:	mov	r6, r0
   1d904:	beq	1d9c8 <ftello64@plt+0x7488>
   1d908:	ldr	r1, [pc, #232]	; 1d9f8 <ftello64@plt+0x74b8>
   1d90c:	mov	r0, r8
   1d910:	bl	5b418 <ftello64@plt+0x44ed8>
   1d914:	ldr	r1, [pc, #224]	; 1d9fc <ftello64@plt+0x74bc>
   1d918:	mov	r9, r0
   1d91c:	mov	r0, r6
   1d920:	bl	159e8 <gpgrt_fdopen_nc@plt>
   1d924:	subs	r6, r0, #0
   1d928:	beq	1d9e0 <ftello64@plt+0x74a0>
   1d92c:	add	r1, r5, #12
   1d930:	add	r0, r5, #8
   1d934:	bl	1d85c <ftello64@plt+0x731c>
   1d938:	subs	r8, r0, #0
   1d93c:	beq	1d9a0 <ftello64@plt+0x7460>
   1d940:	mov	r0, r6
   1d944:	bl	15a0c <gpgrt_fclose@plt>
   1d948:	ldr	r3, [r5, #8]
   1d94c:	ldr	r0, [r3, #4]
   1d950:	cmn	r0, #1
   1d954:	bne	1d974 <ftello64@plt+0x7434>
   1d958:	mov	r0, r4
   1d95c:	bl	15c40 <assuan_close_input_fd@plt>
   1d960:	mov	r0, r4
   1d964:	bl	158a4 <assuan_close_output_fd@plt>
   1d968:	mov	r0, r8
   1d96c:	add	sp, sp, #12
   1d970:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1d974:	bl	16474 <close@plt>
   1d978:	ldr	r3, [r5, #8]
   1d97c:	mvn	r2, #0
   1d980:	str	r2, [r3, #4]
   1d984:	b	1d958 <ftello64@plt+0x7418>
   1d988:	mov	r0, r4
   1d98c:	mov	r2, #0
   1d990:	ldr	r1, [pc, #104]	; 1da00 <ftello64@plt+0x74c0>
   1d994:	add	sp, sp, #12
   1d998:	pop	{r4, r5, r6, r7, r8, r9, lr}
   1d99c:	b	16054 <assuan_set_error@plt>
   1d9a0:	mov	r0, r4
   1d9a4:	bl	162d0 <assuan_get_pointer@plt>
   1d9a8:	ldr	r1, [r5, #8]
   1d9ac:	mov	r3, r9
   1d9b0:	mov	r2, r7
   1d9b4:	ldr	r1, [r1, #28]
   1d9b8:	str	r6, [sp]
   1d9bc:	bl	2dc40 <ftello64@plt+0x17700>
   1d9c0:	mov	r8, r0
   1d9c4:	b	1d940 <ftello64@plt+0x7400>
   1d9c8:	mov	r0, r4
   1d9cc:	mov	r2, #0
   1d9d0:	ldr	r1, [pc, #44]	; 1da04 <ftello64@plt+0x74c4>
   1d9d4:	add	sp, sp, #12
   1d9d8:	pop	{r4, r5, r6, r7, r8, r9, lr}
   1d9dc:	b	16054 <assuan_set_error@plt>
   1d9e0:	mov	r0, r4
   1d9e4:	ldr	r2, [pc, #28]	; 1da08 <ftello64@plt+0x74c8>
   1d9e8:	ldr	r1, [pc, #28]	; 1da0c <ftello64@plt+0x74cc>
   1d9ec:	add	sp, sp, #12
   1d9f0:	pop	{r4, r5, r6, r7, r8, r9, lr}
   1d9f4:	b	16054 <assuan_set_error@plt>
   1d9f8:	andeq	r3, r6, r0, ror r5
   1d9fc:	andeq	r3, r6, ip, lsr #10
   1da00:	movweq	r0, #278	; 0x116
   1da04:	movweq	r0, #279	; 0x117
   1da08:	andeq	r3, r6, ip, lsl #10
   1da0c:	movweq	r0, #257	; 0x101
   1da10:	push	{r4, r5, r6, r7, r8, lr}
   1da14:	mov	r4, r0
   1da18:	bl	162d0 <assuan_get_pointer@plt>
   1da1c:	mov	r5, r0
   1da20:	mov	r0, r4
   1da24:	bl	161ec <assuan_get_input_fd@plt>
   1da28:	mov	r1, #0
   1da2c:	bl	4b828 <ftello64@plt+0x352e8>
   1da30:	mov	r6, r0
   1da34:	mov	r0, r4
   1da38:	bl	15a30 <assuan_get_output_fd@plt>
   1da3c:	mov	r1, #1
   1da40:	bl	4b828 <ftello64@plt+0x352e8>
   1da44:	cmn	r6, #1
   1da48:	beq	1dae8 <ftello64@plt+0x75a8>
   1da4c:	cmn	r0, #1
   1da50:	beq	1dabc <ftello64@plt+0x757c>
   1da54:	ldr	r1, [pc, #192]	; 1db1c <ftello64@plt+0x75dc>
   1da58:	bl	159e8 <gpgrt_fdopen_nc@plt>
   1da5c:	subs	r7, r0, #0
   1da60:	beq	1dafc <ftello64@plt+0x75bc>
   1da64:	add	r1, r5, #12
   1da68:	add	r0, r5, #8
   1da6c:	bl	1d85c <ftello64@plt+0x731c>
   1da70:	subs	r8, r0, #0
   1da74:	beq	1dac4 <ftello64@plt+0x7584>
   1da78:	mov	r0, r7
   1da7c:	bl	15a0c <gpgrt_fclose@plt>
   1da80:	ldr	r3, [r5, #8]
   1da84:	ldr	r0, [r3, #4]
   1da88:	cmn	r0, #1
   1da8c:	bne	1daa8 <ftello64@plt+0x7568>
   1da90:	mov	r0, r4
   1da94:	bl	15c40 <assuan_close_input_fd@plt>
   1da98:	mov	r0, r4
   1da9c:	bl	158a4 <assuan_close_output_fd@plt>
   1daa0:	mov	r0, r8
   1daa4:	pop	{r4, r5, r6, r7, r8, pc}
   1daa8:	bl	16474 <close@plt>
   1daac:	ldr	r3, [r5, #8]
   1dab0:	mvn	r2, #0
   1dab4:	str	r2, [r3, #4]
   1dab8:	b	1da90 <ftello64@plt+0x7550>
   1dabc:	mov	r7, #0
   1dac0:	b	1da64 <ftello64@plt+0x7524>
   1dac4:	mov	r0, r4
   1dac8:	bl	162d0 <assuan_get_pointer@plt>
   1dacc:	ldr	r2, [r5, #8]
   1dad0:	mov	r1, r6
   1dad4:	mov	r3, r7
   1dad8:	ldr	r2, [r2, #4]
   1dadc:	bl	2c4f0 <ftello64@plt+0x15fb0>
   1dae0:	mov	r8, r0
   1dae4:	b	1da78 <ftello64@plt+0x7538>
   1dae8:	mov	r0, r4
   1daec:	mov	r2, #0
   1daf0:	ldr	r1, [pc, #40]	; 1db20 <ftello64@plt+0x75e0>
   1daf4:	pop	{r4, r5, r6, r7, r8, lr}
   1daf8:	b	16054 <assuan_set_error@plt>
   1dafc:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1db00:	ldr	r2, [pc, #28]	; 1db24 <ftello64@plt+0x75e4>
   1db04:	subs	r1, r0, #0
   1db08:	mov	r0, r4
   1db0c:	uxthne	r1, r1
   1db10:	orrne	r1, r1, #50331648	; 0x3000000
   1db14:	pop	{r4, r5, r6, r7, r8, lr}
   1db18:	b	16054 <assuan_set_error@plt>
   1db1c:	andeq	r3, r6, ip, lsr #10
   1db20:	movweq	r0, #278	; 0x116
   1db24:	andeq	r3, r6, ip, lsl #10
   1db28:	push	{r4, r5, r6, r7, r8, lr}
   1db2c:	mov	r4, r0
   1db30:	bl	162d0 <assuan_get_pointer@plt>
   1db34:	mov	r5, r0
   1db38:	mov	r0, r4
   1db3c:	bl	161ec <assuan_get_input_fd@plt>
   1db40:	mov	r1, #0
   1db44:	bl	4b828 <ftello64@plt+0x352e8>
   1db48:	cmn	r0, #1
   1db4c:	beq	1dbd4 <ftello64@plt+0x7694>
   1db50:	mov	r6, r0
   1db54:	mov	r0, r4
   1db58:	bl	15a30 <assuan_get_output_fd@plt>
   1db5c:	mov	r1, #1
   1db60:	bl	4b828 <ftello64@plt+0x352e8>
   1db64:	cmn	r0, #1
   1db68:	beq	1dc00 <ftello64@plt+0x76c0>
   1db6c:	ldr	r1, [pc, #192]	; 1dc34 <ftello64@plt+0x76f4>
   1db70:	bl	159e8 <gpgrt_fdopen_nc@plt>
   1db74:	subs	r7, r0, #0
   1db78:	beq	1dc14 <ftello64@plt+0x76d4>
   1db7c:	add	r1, r5, #12
   1db80:	add	r0, r5, #8
   1db84:	bl	1d85c <ftello64@plt+0x731c>
   1db88:	subs	r8, r0, #0
   1db8c:	beq	1dbe8 <ftello64@plt+0x76a8>
   1db90:	mov	r0, r7
   1db94:	bl	15a0c <gpgrt_fclose@plt>
   1db98:	ldr	r3, [r5, #8]
   1db9c:	ldr	r0, [r3, #4]
   1dba0:	cmn	r0, #1
   1dba4:	bne	1dbc0 <ftello64@plt+0x7680>
   1dba8:	mov	r0, r4
   1dbac:	bl	15c40 <assuan_close_input_fd@plt>
   1dbb0:	mov	r0, r4
   1dbb4:	bl	158a4 <assuan_close_output_fd@plt>
   1dbb8:	mov	r0, r8
   1dbbc:	pop	{r4, r5, r6, r7, r8, pc}
   1dbc0:	bl	16474 <close@plt>
   1dbc4:	ldr	r3, [r5, #8]
   1dbc8:	mvn	r2, #0
   1dbcc:	str	r2, [r3, #4]
   1dbd0:	b	1dba8 <ftello64@plt+0x7668>
   1dbd4:	mov	r0, r4
   1dbd8:	mov	r2, #0
   1dbdc:	ldr	r1, [pc, #84]	; 1dc38 <ftello64@plt+0x76f8>
   1dbe0:	pop	{r4, r5, r6, r7, r8, lr}
   1dbe4:	b	16054 <assuan_set_error@plt>
   1dbe8:	mov	r1, r6
   1dbec:	mov	r2, r7
   1dbf0:	mov	r0, r5
   1dbf4:	bl	2fdc0 <ftello64@plt+0x19880>
   1dbf8:	mov	r8, r0
   1dbfc:	b	1db90 <ftello64@plt+0x7650>
   1dc00:	mov	r0, r4
   1dc04:	mov	r2, #0
   1dc08:	ldr	r1, [pc, #44]	; 1dc3c <ftello64@plt+0x76fc>
   1dc0c:	pop	{r4, r5, r6, r7, r8, lr}
   1dc10:	b	16054 <assuan_set_error@plt>
   1dc14:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1dc18:	ldr	r2, [pc, #32]	; 1dc40 <ftello64@plt+0x7700>
   1dc1c:	subs	r1, r0, #0
   1dc20:	mov	r0, r4
   1dc24:	uxthne	r1, r1
   1dc28:	orrne	r1, r1, #50331648	; 0x3000000
   1dc2c:	pop	{r4, r5, r6, r7, r8, lr}
   1dc30:	b	16054 <assuan_set_error@plt>
   1dc34:	andeq	r3, r6, ip, lsr #10
   1dc38:	movweq	r0, #278	; 0x116
   1dc3c:	movweq	r0, #279	; 0x117
   1dc40:	andeq	r3, r6, ip, lsl #10
   1dc44:	push	{r4, r5, r6, r7, r8, lr}
   1dc48:	mov	r5, r0
   1dc4c:	bl	162d0 <assuan_get_pointer@plt>
   1dc50:	mov	r6, r0
   1dc54:	mov	r0, r5
   1dc58:	bl	161ec <assuan_get_input_fd@plt>
   1dc5c:	mov	r1, #0
   1dc60:	bl	4b828 <ftello64@plt+0x352e8>
   1dc64:	cmn	r0, #1
   1dc68:	beq	1dd8c <ftello64@plt+0x784c>
   1dc6c:	mov	r7, r0
   1dc70:	mov	r0, r5
   1dc74:	bl	15a30 <assuan_get_output_fd@plt>
   1dc78:	mov	r1, #1
   1dc7c:	bl	4b828 <ftello64@plt+0x352e8>
   1dc80:	cmn	r0, #1
   1dc84:	beq	1dda0 <ftello64@plt+0x7860>
   1dc88:	ldr	r1, [pc, #360]	; 1ddf8 <ftello64@plt+0x78b8>
   1dc8c:	bl	159e8 <gpgrt_fdopen_nc@plt>
   1dc90:	subs	r8, r0, #0
   1dc94:	beq	1ddd8 <ftello64@plt+0x7898>
   1dc98:	ldr	r3, [pc, #348]	; 1ddfc <ftello64@plt+0x78bc>
   1dc9c:	ldr	r3, [r3, #128]	; 0x80
   1dca0:	cmp	r3, #0
   1dca4:	beq	1dd28 <ftello64@plt+0x77e8>
   1dca8:	ldr	r3, [r6, #12]
   1dcac:	cmp	r3, #0
   1dcb0:	beq	1ddc0 <ftello64@plt+0x7880>
   1dcb4:	mov	r0, r5
   1dcb8:	bl	162d0 <assuan_get_pointer@plt>
   1dcbc:	ldr	r1, [r6, #8]
   1dcc0:	mov	r2, r7
   1dcc4:	mov	r3, r8
   1dcc8:	ldr	r1, [r1, #24]
   1dccc:	bl	2eefc <ftello64@plt+0x189bc>
   1dcd0:	mov	r4, r0
   1dcd4:	mov	r0, r8
   1dcd8:	bl	15a0c <gpgrt_fclose@plt>
   1dcdc:	ldr	r3, [r6, #8]
   1dce0:	ldr	r0, [r3, #24]
   1dce4:	bl	232d4 <ftello64@plt+0xcd94>
   1dce8:	ldr	r3, [r6, #8]
   1dcec:	mov	r2, #0
   1dcf0:	ldr	r0, [r3, #4]
   1dcf4:	str	r2, [r3, #24]
   1dcf8:	cmn	r0, #1
   1dcfc:	beq	1dd10 <ftello64@plt+0x77d0>
   1dd00:	bl	16474 <close@plt>
   1dd04:	ldr	r3, [r6, #8]
   1dd08:	mvn	r2, #0
   1dd0c:	str	r2, [r3, #4]
   1dd10:	mov	r0, r5
   1dd14:	bl	15c40 <assuan_close_input_fd@plt>
   1dd18:	mov	r0, r5
   1dd1c:	bl	158a4 <assuan_close_output_fd@plt>
   1dd20:	mov	r0, r4
   1dd24:	pop	{r4, r5, r6, r7, r8, pc}
   1dd28:	ldr	r3, [r6, #8]
   1dd2c:	ldr	r2, [r3, #40]	; 0x28
   1dd30:	cmp	r2, #0
   1dd34:	bne	1dca8 <ftello64@plt+0x7768>
   1dd38:	ldr	r4, [r3, #32]
   1dd3c:	cmp	r4, #0
   1dd40:	bne	1dd5c <ftello64@plt+0x781c>
   1dd44:	b	1dca8 <ftello64@plt+0x7768>
   1dd48:	ldr	r4, [r4]
   1dd4c:	cmp	r4, #0
   1dd50:	moveq	r3, #0
   1dd54:	cmp	r3, #0
   1dd58:	beq	1ddb4 <ftello64@plt+0x7874>
   1dd5c:	ldr	r0, [r4, #8]
   1dd60:	mov	r3, #1
   1dd64:	cmp	r0, #0
   1dd68:	beq	1dd48 <ftello64@plt+0x7808>
   1dd6c:	ldr	r2, [r6, #8]
   1dd70:	ldr	r1, [r4, #4]
   1dd74:	add	r2, r2, #24
   1dd78:	mov	r0, r6
   1dd7c:	bl	23258 <ftello64@plt+0xcd18>
   1dd80:	clz	r3, r0
   1dd84:	lsr	r3, r3, #5
   1dd88:	b	1dd48 <ftello64@plt+0x7808>
   1dd8c:	mov	r0, r5
   1dd90:	mov	r2, #0
   1dd94:	ldr	r1, [pc, #100]	; 1de00 <ftello64@plt+0x78c0>
   1dd98:	pop	{r4, r5, r6, r7, r8, lr}
   1dd9c:	b	16054 <assuan_set_error@plt>
   1dda0:	mov	r0, r5
   1dda4:	mov	r2, #0
   1dda8:	ldr	r1, [pc, #84]	; 1de04 <ftello64@plt+0x78c4>
   1ddac:	pop	{r4, r5, r6, r7, r8, lr}
   1ddb0:	b	16054 <assuan_set_error@plt>
   1ddb4:	cmp	r0, #0
   1ddb8:	bne	1dcd0 <ftello64@plt+0x7790>
   1ddbc:	b	1dca8 <ftello64@plt+0x7768>
   1ddc0:	add	r1, r6, #12
   1ddc4:	add	r0, r6, #8
   1ddc8:	bl	1d85c <ftello64@plt+0x731c>
   1ddcc:	subs	r4, r0, #0
   1ddd0:	beq	1dcb4 <ftello64@plt+0x7774>
   1ddd4:	b	1dcd4 <ftello64@plt+0x7794>
   1ddd8:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1dddc:	ldr	r2, [pc, #36]	; 1de08 <ftello64@plt+0x78c8>
   1dde0:	subs	r1, r0, #0
   1dde4:	mov	r0, r5
   1dde8:	uxthne	r1, r1
   1ddec:	orrne	r1, r1, #50331648	; 0x3000000
   1ddf0:	pop	{r4, r5, r6, r7, r8, lr}
   1ddf4:	b	16054 <assuan_set_error@plt>
   1ddf8:	andeq	r3, r6, ip, lsr #10
   1ddfc:	andeq	r0, r8, r0, lsr #30
   1de00:	movweq	r0, #278	; 0x116
   1de04:	movweq	r0, #279	; 0x117
   1de08:	andeq	r3, r6, ip, lsl #10
   1de0c:	push	{r4, r5, r6, r7, lr}
   1de10:	sub	sp, sp, #116	; 0x74
   1de14:	ldr	r6, [pc, #632]	; 1e094 <ftello64@plt+0x7b54>
   1de18:	mov	r2, #80	; 0x50
   1de1c:	mov	r1, #0
   1de20:	ldr	r3, [r6]
   1de24:	mov	r7, r0
   1de28:	add	r0, sp, #20
   1de2c:	str	r3, [sp, #108]	; 0x6c
   1de30:	bl	15ebc <memset@plt>
   1de34:	add	r0, sp, #20
   1de38:	bl	1a090 <ftello64@plt+0x3b50>
   1de3c:	mov	r0, #0
   1de40:	bl	15b50 <assuan_fdopen@plt>
   1de44:	str	r0, [sp, #100]	; 0x64
   1de48:	mov	r0, #1
   1de4c:	bl	15b50 <assuan_fdopen@plt>
   1de50:	str	r0, [sp, #104]	; 0x68
   1de54:	add	r0, sp, #12
   1de58:	bl	15c94 <assuan_new@plt>
   1de5c:	cmp	r0, #0
   1de60:	bne	1e064 <ftello64@plt+0x7b24>
   1de64:	add	r1, sp, #100	; 0x64
   1de68:	ldr	r0, [sp, #12]
   1de6c:	bl	15d84 <assuan_init_pipe_server@plt>
   1de70:	cmp	r0, #0
   1de74:	bne	1e048 <ftello64@plt+0x7b08>
   1de78:	ldr	r4, [pc, #536]	; 1e098 <ftello64@plt+0x7b58>
   1de7c:	ldr	r5, [sp, #12]
   1de80:	ldr	r2, [pc, #532]	; 1e09c <ftello64@plt+0x7b5c>
   1de84:	ldr	r1, [pc, #532]	; 1e0a0 <ftello64@plt+0x7b60>
   1de88:	sub	r3, r4, #604	; 0x25c
   1de8c:	b	1dea0 <ftello64@plt+0x7960>
   1de90:	ldr	r1, [r4, #12]!
   1de94:	cmp	r1, #0
   1de98:	beq	1dec8 <ftello64@plt+0x7988>
   1de9c:	ldrd	r2, [r4, #4]
   1dea0:	mov	r0, r5
   1dea4:	bl	15c28 <assuan_register_command@plt>
   1dea8:	cmp	r0, #0
   1deac:	beq	1de90 <ftello64@plt+0x7950>
   1deb0:	bl	161e0 <gpg_strerror@plt>
   1deb4:	mov	r1, r0
   1deb8:	ldr	r0, [pc, #484]	; 1e0a4 <ftello64@plt+0x7b64>
   1debc:	bl	487a0 <ftello64@plt+0x32260>
   1dec0:	mov	r0, #2
   1dec4:	bl	19ca4 <ftello64@plt+0x3764>
   1dec8:	ldr	r4, [pc, #472]	; 1e0a8 <ftello64@plt+0x7b68>
   1decc:	ldrd	r2, [r4]
   1ded0:	orrs	r3, r2, r3
   1ded4:	beq	1e080 <ftello64@plt+0x7b40>
   1ded8:	bl	4c4e4 <ftello64@plt+0x35fa4>
   1dedc:	ldr	r4, [r4, #32]
   1dee0:	mov	r5, r0
   1dee4:	bl	4c988 <ftello64@plt+0x36448>
   1dee8:	ldr	r1, [pc, #444]	; 1e0ac <ftello64@plt+0x7b6c>
   1deec:	mov	r3, r4
   1def0:	str	r1, [sp, #4]
   1def4:	mov	r2, r5
   1def8:	ldr	r1, [pc, #432]	; 1e0b0 <ftello64@plt+0x7b70>
   1defc:	str	r0, [sp]
   1df00:	add	r0, sp, #16
   1df04:	bl	16174 <gpgrt_asprintf@plt>
   1df08:	cmp	r0, #0
   1df0c:	bgt	1e034 <ftello64@plt+0x7af4>
   1df10:	ldr	r1, [pc, #412]	; 1e0b4 <ftello64@plt+0x7b74>
   1df14:	ldr	r0, [sp, #12]
   1df18:	bl	1570c <assuan_register_reset_notify@plt>
   1df1c:	ldr	r1, [pc, #404]	; 1e0b8 <ftello64@plt+0x7b78>
   1df20:	ldr	r0, [sp, #12]
   1df24:	bl	1531c <assuan_register_input_notify@plt>
   1df28:	ldr	r1, [pc, #396]	; 1e0bc <ftello64@plt+0x7b7c>
   1df2c:	ldr	r0, [sp, #12]
   1df30:	bl	164a4 <assuan_register_output_notify@plt>
   1df34:	ldr	r1, [pc, #388]	; 1e0c0 <ftello64@plt+0x7b80>
   1df38:	ldr	r0, [sp, #12]
   1df3c:	bl	15ea4 <assuan_register_option_handler@plt>
   1df40:	add	r1, sp, #20
   1df44:	ldr	r0, [sp, #12]
   1df48:	bl	1591c <assuan_set_pointer@plt>
   1df4c:	mov	r1, #44	; 0x2c
   1df50:	mov	r0, #1
   1df54:	bl	1633c <gcry_xcalloc@plt>
   1df58:	mvn	r2, #0
   1df5c:	mov	r1, #1
   1df60:	ldr	r4, [pc, #348]	; 1e0c4 <ftello64@plt+0x7b84>
   1df64:	mov	r3, r0
   1df68:	ldr	r0, [sp, #12]
   1df6c:	str	r2, [r3, #4]
   1df70:	mov	r2, #0
   1df74:	str	r3, [sp, #28]
   1df78:	str	r7, [r3, #32]
   1df7c:	str	r1, [r3, #8]
   1df80:	str	r2, [r3, #12]
   1df84:	str	r0, [r3]
   1df88:	b	1df90 <ftello64@plt+0x7a50>
   1df8c:	ldr	r0, [sp, #12]
   1df90:	bl	15f70 <assuan_accept@plt>
   1df94:	cmn	r0, #1
   1df98:	beq	1dfd8 <ftello64@plt+0x7a98>
   1df9c:	cmp	r0, #0
   1dfa0:	bne	1dfc8 <ftello64@plt+0x7a88>
   1dfa4:	ldr	r0, [sp, #12]
   1dfa8:	bl	156dc <assuan_process@plt>
   1dfac:	cmp	r0, #0
   1dfb0:	beq	1df8c <ftello64@plt+0x7a4c>
   1dfb4:	bl	161e0 <gpg_strerror@plt>
   1dfb8:	mov	r1, r0
   1dfbc:	mov	r0, r4
   1dfc0:	bl	4873c <ftello64@plt+0x321fc>
   1dfc4:	b	1df8c <ftello64@plt+0x7a4c>
   1dfc8:	bl	161e0 <gpg_strerror@plt>
   1dfcc:	mov	r1, r0
   1dfd0:	ldr	r0, [pc, #240]	; 1e0c8 <ftello64@plt+0x7b88>
   1dfd4:	bl	4873c <ftello64@plt+0x321fc>
   1dfd8:	ldr	r3, [sp, #28]
   1dfdc:	mov	r4, #0
   1dfe0:	ldr	r0, [r3, #24]
   1dfe4:	bl	232d4 <ftello64@plt+0xcd94>
   1dfe8:	ldr	r3, [sp, #28]
   1dfec:	ldr	r0, [r3, #28]
   1dff0:	str	r4, [r3, #24]
   1dff4:	bl	232d4 <ftello64@plt+0xcd94>
   1dff8:	ldr	r3, [sp, #28]
   1dffc:	mov	r0, r3
   1e000:	str	r4, [r3, #28]
   1e004:	bl	156a0 <gcry_free@plt>
   1e008:	ldr	r0, [sp, #32]
   1e00c:	bl	57050 <ftello64@plt+0x40b10>
   1e010:	ldr	r0, [sp, #12]
   1e014:	str	r4, [sp, #32]
   1e018:	bl	160fc <assuan_release@plt>
   1e01c:	ldr	r2, [sp, #108]	; 0x6c
   1e020:	ldr	r3, [r6]
   1e024:	cmp	r2, r3
   1e028:	bne	1e090 <ftello64@plt+0x7b50>
   1e02c:	add	sp, sp, #116	; 0x74
   1e030:	pop	{r4, r5, r6, r7, pc}
   1e034:	ldrd	r0, [sp, #12]
   1e038:	bl	16324 <assuan_set_hello_line@plt>
   1e03c:	ldr	r0, [sp, #16]
   1e040:	bl	1552c <free@plt>
   1e044:	b	1df10 <ftello64@plt+0x79d0>
   1e048:	bl	161e0 <gpg_strerror@plt>
   1e04c:	mov	r1, r0
   1e050:	ldr	r0, [pc, #116]	; 1e0cc <ftello64@plt+0x7b8c>
   1e054:	bl	487a0 <ftello64@plt+0x32260>
   1e058:	mov	r0, #2
   1e05c:	bl	19ca4 <ftello64@plt+0x3764>
   1e060:	b	1de78 <ftello64@plt+0x7938>
   1e064:	bl	161e0 <gpg_strerror@plt>
   1e068:	mov	r1, r0
   1e06c:	ldr	r0, [pc, #92]	; 1e0d0 <ftello64@plt+0x7b90>
   1e070:	bl	487a0 <ftello64@plt+0x32260>
   1e074:	mov	r0, #2
   1e078:	bl	19ca4 <ftello64@plt+0x3764>
   1e07c:	b	1de64 <ftello64@plt+0x7924>
   1e080:	ldr	r1, [pc, #36]	; 1e0ac <ftello64@plt+0x7b6c>
   1e084:	ldr	r0, [sp, #12]
   1e088:	bl	16324 <assuan_set_hello_line@plt>
   1e08c:	b	1df10 <ftello64@plt+0x79d0>
   1e090:	bl	15748 <__stack_chk_fail@plt>
   1e094:	andeq	pc, r7, r8, lsl #15
   1e098:	andeq	r1, r6, r8, asr #21
   1e09c:	andeq	lr, r1, r4, ror #6
   1e0a0:	andeq	r3, r6, ip, ror r5
   1e0a4:	andeq	r3, r6, ip, lsr r6
   1e0a8:	andeq	r0, r8, r0, lsr #30
   1e0ac:	andeq	r1, r6, r4, asr #23
   1e0b0:	ldrdeq	r3, [r6], -r8
   1e0b4:	andeq	ip, r1, ip, ror sl
   1e0b8:	andeq	ip, r1, ip, ror #19
   1e0bc:	andeq	ip, r1, r4, lsl #19
   1e0c0:	andeq	ip, r1, r0, lsl #8
   1e0c4:	andeq	r3, r6, ip, lsl r6
   1e0c8:	andeq	r3, r6, r0, lsl #12
   1e0cc:			; <UNDEFINED> instruction: 0x000635b0
   1e0d0:	andeq	r3, r6, r8, lsl #11
   1e0d4:	push	{r1, r2, r3}
   1e0d8:	push	{r4, r5, r6, r7, r8, r9, lr}
   1e0dc:	sub	sp, sp, #8
   1e0e0:	ldr	r7, [pc, #460]	; 1e2b4 <ftello64@plt+0x7d74>
   1e0e4:	ldr	r1, [r0]
   1e0e8:	add	r3, sp, #40	; 0x28
   1e0ec:	ldr	r2, [r7]
   1e0f0:	cmp	r1, #0
   1e0f4:	mov	r4, r0
   1e0f8:	str	r2, [sp, #4]
   1e0fc:	str	r3, [sp]
   1e100:	bne	1e144 <ftello64@plt+0x7c04>
   1e104:	ldr	r3, [r0, #8]
   1e108:	ldr	r0, [sp, #36]	; 0x24
   1e10c:	ldr	r4, [r3]
   1e110:	bl	49aa4 <ftello64@plt+0x33564>
   1e114:	ldr	r2, [sp]
   1e118:	mov	r1, r0
   1e11c:	mov	r0, r4
   1e120:	bl	55f1c <ftello64@plt+0x3f9dc>
   1e124:	ldr	r2, [sp, #4]
   1e128:	ldr	r3, [r7]
   1e12c:	cmp	r2, r3
   1e130:	bne	1e2b0 <ftello64@plt+0x7d70>
   1e134:	add	sp, sp, #8
   1e138:	pop	{r4, r5, r6, r7, r8, r9, lr}
   1e13c:	add	sp, sp, #12
   1e140:	bx	lr
   1e144:	ldr	r0, [r0, #4]
   1e148:	cmn	r0, #1
   1e14c:	beq	1e284 <ftello64@plt+0x7d44>
   1e150:	ldr	r5, [pc, #352]	; 1e2b8 <ftello64@plt+0x7d78>
   1e154:	ldr	r3, [r5]
   1e158:	cmp	r3, #0
   1e15c:	beq	1e238 <ftello64@plt+0x7cf8>
   1e160:	mov	r2, #9
   1e164:	mov	r1, #1
   1e168:	ldr	r0, [pc, #332]	; 1e2bc <ftello64@plt+0x7d7c>
   1e16c:	bl	158e0 <fwrite@plt>
   1e170:	ldr	r0, [sp, #36]	; 0x24
   1e174:	bl	49aa4 <ftello64@plt+0x33564>
   1e178:	ldr	r1, [r5]
   1e17c:	bl	1642c <fputs@plt>
   1e180:	ldr	r6, [pc, #312]	; 1e2c0 <ftello64@plt+0x7d80>
   1e184:	ldr	r3, [sp]
   1e188:	ldr	r8, [pc, #308]	; 1e2c4 <ftello64@plt+0x7d84>
   1e18c:	ldr	r4, [r3]
   1e190:	add	r9, r3, #4
   1e194:	cmp	r4, #0
   1e198:	str	r9, [sp]
   1e19c:	ldr	r1, [r5]
   1e1a0:	beq	1e220 <ftello64@plt+0x7ce0>
   1e1a4:	mov	r0, #32
   1e1a8:	bl	16210 <putc@plt>
   1e1ac:	ldrb	r0, [r4]
   1e1b0:	cmp	r0, #0
   1e1b4:	bne	1e1cc <ftello64@plt+0x7c8c>
   1e1b8:	b	1e27c <ftello64@plt+0x7d3c>
   1e1bc:	bl	16210 <putc@plt>
   1e1c0:	ldrb	r0, [r4, #1]!
   1e1c4:	cmp	r0, #0
   1e1c8:	beq	1e200 <ftello64@plt+0x7cc0>
   1e1cc:	cmp	r0, #10
   1e1d0:	ldr	r1, [r5]
   1e1d4:	beq	1e208 <ftello64@plt+0x7cc8>
   1e1d8:	cmp	r0, #13
   1e1dc:	bne	1e1bc <ftello64@plt+0x7c7c>
   1e1e0:	mov	r3, r1
   1e1e4:	mov	r2, #2
   1e1e8:	mov	r1, #1
   1e1ec:	mov	r0, r6
   1e1f0:	bl	158e0 <fwrite@plt>
   1e1f4:	ldrb	r0, [r4, #1]!
   1e1f8:	cmp	r0, #0
   1e1fc:	bne	1e1cc <ftello64@plt+0x7c8c>
   1e200:	ldr	r3, [sp]
   1e204:	b	1e18c <ftello64@plt+0x7c4c>
   1e208:	mov	r3, r1
   1e20c:	mov	r2, #2
   1e210:	mov	r1, #1
   1e214:	mov	r0, r8
   1e218:	bl	158e0 <fwrite@plt>
   1e21c:	b	1e1c0 <ftello64@plt+0x7c80>
   1e220:	mov	r0, #10
   1e224:	bl	16210 <putc@plt>
   1e228:	ldr	r0, [r5]
   1e22c:	bl	154d8 <fflush@plt>
   1e230:	mov	r0, r4
   1e234:	b	1e124 <ftello64@plt+0x7be4>
   1e238:	cmp	r0, #1
   1e23c:	beq	1e28c <ftello64@plt+0x7d4c>
   1e240:	cmp	r0, #2
   1e244:	bne	1e29c <ftello64@plt+0x7d5c>
   1e248:	ldr	r3, [pc, #120]	; 1e2c8 <ftello64@plt+0x7d88>
   1e24c:	ldr	r3, [r3]
   1e250:	str	r3, [r5]
   1e254:	cmp	r3, #0
   1e258:	bne	1e160 <ftello64@plt+0x7c20>
   1e25c:	bl	15e20 <__errno_location@plt>
   1e260:	ldr	r4, [r4, #4]
   1e264:	ldr	r0, [r0]
   1e268:	bl	15ae4 <strerror@plt>
   1e26c:	mov	r1, r4
   1e270:	mov	r2, r0
   1e274:	ldr	r0, [pc, #80]	; 1e2cc <ftello64@plt+0x7d8c>
   1e278:	bl	48824 <ftello64@plt+0x322e4>
   1e27c:	mov	r3, r9
   1e280:	b	1e18c <ftello64@plt+0x7c4c>
   1e284:	mov	r0, #0
   1e288:	b	1e124 <ftello64@plt+0x7be4>
   1e28c:	ldr	r3, [pc, #60]	; 1e2d0 <ftello64@plt+0x7d90>
   1e290:	ldr	r3, [r3]
   1e294:	str	r3, [r5]
   1e298:	b	1e254 <ftello64@plt+0x7d14>
   1e29c:	ldr	r1, [pc, #48]	; 1e2d4 <ftello64@plt+0x7d94>
   1e2a0:	bl	152ec <fdopen@plt>
   1e2a4:	mov	r3, r0
   1e2a8:	str	r0, [r5]
   1e2ac:	b	1e254 <ftello64@plt+0x7d14>
   1e2b0:	bl	15748 <__stack_chk_fail@plt>
   1e2b4:	andeq	pc, r7, r8, lsl #15
   1e2b8:	andeq	r0, r8, r8, ror #23
   1e2bc:	muleq	r6, r8, r6
   1e2c0:	andeq	r3, r6, r8, lsr #13
   1e2c4:	andeq	r3, r6, r4, lsr #13
   1e2c8:	andeq	r0, r8, r0, asr sl
   1e2cc:	andeq	r3, r6, r0, ror r6
   1e2d0:	andeq	r0, r8, r8, ror #20
   1e2d4:	andeq	r3, r6, ip, lsr #10
   1e2d8:	push	{r4, r5, r6, r7, lr}
   1e2dc:	sub	sp, sp, #12
   1e2e0:	mov	r5, r1
   1e2e4:	bl	162d0 <assuan_get_pointer@plt>
   1e2e8:	mov	r6, #0
   1e2ec:	mov	r1, r5
   1e2f0:	mov	r2, #1
   1e2f4:	ldr	r3, [r0, #8]
   1e2f8:	str	r6, [sp]
   1e2fc:	add	r3, r3, #28
   1e300:	mov	r4, r0
   1e304:	bl	23300 <ftello64@plt+0xcdc0>
   1e308:	subs	r7, r0, #0
   1e30c:	bne	1e31c <ftello64@plt+0x7ddc>
   1e310:	mov	r0, r7
   1e314:	add	sp, sp, #12
   1e318:	pop	{r4, r5, r6, r7, pc}
   1e31c:	bl	49ac8 <ftello64@plt+0x33588>
   1e320:	mov	r3, r5
   1e324:	mov	r1, #61	; 0x3d
   1e328:	str	r6, [sp]
   1e32c:	mov	r2, r0
   1e330:	mov	r0, r4
   1e334:	bl	1e0d4 <ftello64@plt+0x7b94>
   1e338:	mov	r0, r7
   1e33c:	bl	49ac8 <ftello64@plt+0x33588>
   1e340:	str	r6, [sp]
   1e344:	mov	r3, r5
   1e348:	mov	r1, #60	; 0x3c
   1e34c:	mov	r2, r0
   1e350:	mov	r0, r4
   1e354:	bl	1e0d4 <ftello64@plt+0x7b94>
   1e358:	mov	r0, r7
   1e35c:	add	sp, sp, #12
   1e360:	pop	{r4, r5, r6, r7, pc}
   1e364:	push	{r4, r5, r6, lr}
   1e368:	sub	sp, sp, #8
   1e36c:	mov	r6, r1
   1e370:	bl	162d0 <assuan_get_pointer@plt>
   1e374:	ldr	r3, [r0, #12]
   1e378:	mov	r4, r0
   1e37c:	cmp	r3, #0
   1e380:	beq	1e3b4 <ftello64@plt+0x7e74>
   1e384:	ldr	r3, [r4, #8]
   1e388:	mov	r2, #0
   1e38c:	add	r3, r3, #24
   1e390:	str	r2, [sp]
   1e394:	mov	r1, r6
   1e398:	mov	r0, r4
   1e39c:	bl	23300 <ftello64@plt+0xcdc0>
   1e3a0:	subs	r5, r0, #0
   1e3a4:	bne	1e3c8 <ftello64@plt+0x7e88>
   1e3a8:	mov	r0, r5
   1e3ac:	add	sp, sp, #8
   1e3b0:	pop	{r4, r5, r6, pc}
   1e3b4:	add	r1, r0, #12
   1e3b8:	add	r0, r0, #8
   1e3bc:	bl	1d85c <ftello64@plt+0x731c>
   1e3c0:	subs	r5, r0, #0
   1e3c4:	beq	1e384 <ftello64@plt+0x7e44>
   1e3c8:	mov	r0, r5
   1e3cc:	bl	49ac8 <ftello64@plt+0x33588>
   1e3d0:	mov	r2, #0
   1e3d4:	str	r2, [sp]
   1e3d8:	mov	r3, r6
   1e3dc:	mov	r1, #60	; 0x3c
   1e3e0:	mov	r2, r0
   1e3e4:	mov	r0, r4
   1e3e8:	bl	1e0d4 <ftello64@plt+0x7b94>
   1e3ec:	mov	r0, r5
   1e3f0:	add	sp, sp, #8
   1e3f4:	pop	{r4, r5, r6, pc}
   1e3f8:	mov	r3, #0
   1e3fc:	b	1e0d4 <ftello64@plt+0x7b94>
   1e400:	push	{r4, r5, r6, r7, lr}
   1e404:	sub	sp, sp, #52	; 0x34
   1e408:	ldr	r4, [pc, #128]	; 1e490 <ftello64@plt+0x7f50>
   1e40c:	mov	r5, r2
   1e410:	str	r3, [sp]
   1e414:	ldr	ip, [r4]
   1e418:	mov	r6, r0
   1e41c:	mov	r7, r1
   1e420:	add	r0, sp, #12
   1e424:	ldr	r3, [pc, #104]	; 1e494 <ftello64@plt+0x7f54>
   1e428:	mov	r2, #30
   1e42c:	mov	r1, #1
   1e430:	str	ip, [sp, #44]	; 0x2c
   1e434:	bl	15e50 <__sprintf_chk@plt>
   1e438:	cmp	r5, #0
   1e43c:	beq	1e474 <ftello64@plt+0x7f34>
   1e440:	mov	ip, #0
   1e444:	add	r3, sp, #12
   1e448:	mov	r2, r5
   1e44c:	mov	r1, r7
   1e450:	mov	r0, r6
   1e454:	str	ip, [sp]
   1e458:	bl	1e0d4 <ftello64@plt+0x7b94>
   1e45c:	ldr	r2, [sp, #44]	; 0x2c
   1e460:	ldr	r3, [r4]
   1e464:	cmp	r2, r3
   1e468:	bne	1e48c <ftello64@plt+0x7f4c>
   1e46c:	add	sp, sp, #52	; 0x34
   1e470:	pop	{r4, r5, r6, r7, pc}
   1e474:	mov	r3, r5
   1e478:	add	r2, sp, #12
   1e47c:	mov	r1, r7
   1e480:	mov	r0, r6
   1e484:	bl	1e0d4 <ftello64@plt+0x7b94>
   1e488:	b	1e45c <ftello64@plt+0x7f1c>
   1e48c:	bl	15748 <__stack_chk_fail@plt>
   1e490:	andeq	pc, r7, r8, lsl #15
   1e494:	andeq	ip, r6, r8, ror r2
   1e498:	push	{r4, r5, r6, r7, lr}
   1e49c:	sub	sp, sp, #52	; 0x34
   1e4a0:	ldr	r4, [pc, #120]	; 1e520 <ftello64@plt+0x7fe0>
   1e4a4:	mov	r5, r2
   1e4a8:	mov	r6, r0
   1e4ac:	ldr	ip, [r4]
   1e4b0:	mov	r7, r1
   1e4b4:	add	r0, sp, #12
   1e4b8:	ldr	r2, [pc, #100]	; 1e524 <ftello64@plt+0x7fe4>
   1e4bc:	mov	r1, #30
   1e4c0:	str	ip, [sp, #44]	; 0x2c
   1e4c4:	bl	16060 <gpgrt_snprintf@plt>
   1e4c8:	cmp	r5, #0
   1e4cc:	beq	1e504 <ftello64@plt+0x7fc4>
   1e4d0:	mov	ip, #0
   1e4d4:	add	r3, sp, #12
   1e4d8:	mov	r2, r5
   1e4dc:	mov	r1, r7
   1e4e0:	mov	r0, r6
   1e4e4:	str	ip, [sp]
   1e4e8:	bl	1e0d4 <ftello64@plt+0x7b94>
   1e4ec:	ldr	r2, [sp, #44]	; 0x2c
   1e4f0:	ldr	r3, [r4]
   1e4f4:	cmp	r2, r3
   1e4f8:	bne	1e51c <ftello64@plt+0x7fdc>
   1e4fc:	add	sp, sp, #52	; 0x34
   1e500:	pop	{r4, r5, r6, r7, pc}
   1e504:	mov	r3, r5
   1e508:	add	r2, sp, #12
   1e50c:	mov	r1, r7
   1e510:	mov	r0, r6
   1e514:	bl	1e0d4 <ftello64@plt+0x7b94>
   1e518:	b	1e4ec <ftello64@plt+0x7fac>
   1e51c:	bl	15748 <__stack_chk_fail@plt>
   1e520:	andeq	pc, r7, r8, lsl #15
   1e524:	andeq	ip, r6, r8, ror r2
   1e528:	cmp	r0, #0
   1e52c:	bxeq	lr
   1e530:	ldr	r3, [r0, #8]
   1e534:	cmp	r3, #0
   1e538:	beq	1e56c <ftello64@plt+0x802c>
   1e53c:	ldr	r0, [r3, #36]	; 0x24
   1e540:	cmp	r0, #0
   1e544:	bxeq	lr
   1e548:	push	{lr}		; (str lr, [sp, #-4]!)
   1e54c:	sub	sp, sp, #12
   1e550:	ldr	r0, [r3]
   1e554:	mov	r3, #0
   1e558:	str	r3, [sp]
   1e55c:	mov	r2, r3
   1e560:	bl	15880 <assuan_inquire@plt>
   1e564:	add	sp, sp, #12
   1e568:	pop	{pc}		; (ldr pc, [sp], #4)
   1e56c:	mov	r0, r3
   1e570:	bx	lr
   1e574:	mov	r3, r1
   1e578:	push	{r4, r5, r6, lr}
   1e57c:	mov	r4, r0
   1e580:	ldr	r1, [pc, #80]	; 1e5d8 <ftello64@plt+0x8098>
   1e584:	mov	r0, r3
   1e588:	bl	42d84 <ftello64@plt+0x2c844>
   1e58c:	subs	r5, r0, #0
   1e590:	beq	1e5b0 <ftello64@plt+0x8070>
   1e594:	ldr	r1, [pc, #64]	; 1e5dc <ftello64@plt+0x809c>
   1e598:	bl	42d84 <ftello64@plt+0x2c844>
   1e59c:	cmp	r0, #0
   1e5a0:	beq	1e5b8 <ftello64@plt+0x8078>
   1e5a4:	ldrb	r3, [r4]
   1e5a8:	orr	r3, r3, #2
   1e5ac:	strb	r3, [r4]
   1e5b0:	mov	r0, #0
   1e5b4:	pop	{r4, r5, r6, pc}
   1e5b8:	mov	r0, r5
   1e5bc:	ldr	r1, [pc, #28]	; 1e5e0 <ftello64@plt+0x80a0>
   1e5c0:	bl	42d84 <ftello64@plt+0x2c844>
   1e5c4:	cmp	r0, #0
   1e5c8:	ldrbne	r3, [r4]
   1e5cc:	orrne	r3, r3, #4
   1e5d0:	strbne	r3, [r4]
   1e5d4:	b	1e5b0 <ftello64@plt+0x8070>
   1e5d8:	andeq	r3, r6, ip, ror r7
   1e5dc:	andeq	r3, r6, ip, lsl #15
   1e5e0:	muleq	r6, r4, r7
   1e5e4:	push	{r4, r5, r6, r7, r8, r9, lr}
   1e5e8:	mov	r5, r1
   1e5ec:	ldr	r4, [pc, #348]	; 1e750 <ftello64@plt+0x8210>
   1e5f0:	sub	sp, sp, #20
   1e5f4:	mov	r9, r0
   1e5f8:	ldr	r1, [r4]
   1e5fc:	mov	r0, #13
   1e600:	mov	r6, r3
   1e604:	mov	r7, r2
   1e608:	str	r1, [sp, #12]
   1e60c:	bl	456bc <ftello64@plt+0x2f17c>
   1e610:	mov	r1, r6
   1e614:	add	r2, sp, #8
   1e618:	mov	r8, r0
   1e61c:	mov	r0, r5
   1e620:	bl	55d48 <ftello64@plt+0x3f808>
   1e624:	subs	r5, r0, #0
   1e628:	beq	1e67c <ftello64@plt+0x813c>
   1e62c:	mov	r2, #5
   1e630:	ldr	r1, [pc, #284]	; 1e754 <ftello64@plt+0x8214>
   1e634:	mov	r0, #0
   1e638:	bl	15718 <dcgettext@plt>
   1e63c:	mov	r6, r0
   1e640:	mov	r0, r5
   1e644:	bl	161e0 <gpg_strerror@plt>
   1e648:	mov	r1, r7
   1e64c:	mov	r2, r0
   1e650:	mov	r0, r6
   1e654:	bl	487a0 <ftello64@plt+0x32260>
   1e658:	ldr	r0, [sp, #8]
   1e65c:	bl	156a0 <gcry_free@plt>
   1e660:	ldr	r2, [sp, #12]
   1e664:	ldr	r3, [r4]
   1e668:	mov	r0, r5
   1e66c:	cmp	r2, r3
   1e670:	bne	1e74c <ftello64@plt+0x820c>
   1e674:	add	sp, sp, #20
   1e678:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1e67c:	mov	r1, r8
   1e680:	ldr	r0, [sp, #8]
   1e684:	bl	43d40 <ftello64@plt+0x2d800>
   1e688:	cmp	r0, #0
   1e68c:	bge	1e658 <ftello64@plt+0x8118>
   1e690:	mov	r2, #5
   1e694:	ldr	r1, [pc, #188]	; 1e758 <ftello64@plt+0x8218>
   1e698:	mov	r0, r5
   1e69c:	bl	15718 <dcgettext@plt>
   1e6a0:	mov	r3, r8
   1e6a4:	mov	r1, r7
   1e6a8:	ldr	r2, [sp, #8]
   1e6ac:	bl	50758 <ftello64@plt+0x3a218>
   1e6b0:	subs	r6, r0, #0
   1e6b4:	beq	1e708 <ftello64@plt+0x81c8>
   1e6b8:	mov	r2, #5
   1e6bc:	ldr	r1, [pc, #152]	; 1e75c <ftello64@plt+0x821c>
   1e6c0:	mov	r0, r5
   1e6c4:	bl	15718 <dcgettext@plt>
   1e6c8:	mov	r1, r6
   1e6cc:	bl	4873c <ftello64@plt+0x321fc>
   1e6d0:	ldr	r3, [pc, #136]	; 1e760 <ftello64@plt+0x8220>
   1e6d4:	ldr	r3, [r3, #8]
   1e6d8:	cmp	r3, #0
   1e6dc:	beq	1e71c <ftello64@plt+0x81dc>
   1e6e0:	mov	r3, #0
   1e6e4:	str	r3, [sp]
   1e6e8:	mov	r0, r9
   1e6ec:	mov	r3, r6
   1e6f0:	ldr	r2, [pc, #108]	; 1e764 <ftello64@plt+0x8224>
   1e6f4:	mov	r1, #97	; 0x61
   1e6f8:	bl	1e0d4 <ftello64@plt+0x7b94>
   1e6fc:	mov	r0, r6
   1e700:	bl	156a0 <gcry_free@plt>
   1e704:	b	1e658 <ftello64@plt+0x8118>
   1e708:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1e70c:	cmp	r0, #0
   1e710:	uxthne	r0, r0
   1e714:	orrne	r5, r0, #50331648	; 0x3000000
   1e718:	b	1e658 <ftello64@plt+0x8118>
   1e71c:	mov	r2, #5
   1e720:	ldr	r1, [pc, #64]	; 1e768 <ftello64@plt+0x8228>
   1e724:	mov	r0, r5
   1e728:	bl	15718 <dcgettext@plt>
   1e72c:	bl	4873c <ftello64@plt+0x321fc>
   1e730:	mov	r2, #5
   1e734:	ldr	r1, [pc, #48]	; 1e76c <ftello64@plt+0x822c>
   1e738:	mov	r0, r5
   1e73c:	bl	15718 <dcgettext@plt>
   1e740:	ldr	r1, [pc, #40]	; 1e770 <ftello64@plt+0x8230>
   1e744:	bl	4873c <ftello64@plt+0x321fc>
   1e748:	b	1e6e0 <ftello64@plt+0x81a0>
   1e74c:	bl	15748 <__stack_chk_fail@plt>
   1e750:	andeq	pc, r7, r8, lsl #15
   1e754:	muleq	r6, r8, r7
   1e758:	andeq	r3, r6, r0, asr #15
   1e75c:	andeq	r3, r6, r8, ror #15
   1e760:	andeq	r0, r8, r0, lsr #30
   1e764:	andeq	r3, r6, r8, ror r8
   1e768:	strdeq	r3, [r6], -r8
   1e76c:	andeq	r3, r6, r4, lsr r8
   1e770:	andeq	r3, r6, r4, ror #16
   1e774:	push	{r4, r5, r6, r7, r8, r9, lr}
   1e778:	mov	r4, r0
   1e77c:	ldr	r6, [pc, #560]	; 1e9b4 <ftello64@plt+0x8474>
   1e780:	sub	sp, sp, #36	; 0x24
   1e784:	ldr	r3, [r6]
   1e788:	cmp	r3, #0
   1e78c:	movne	r5, #0
   1e790:	beq	1e7d0 <ftello64@plt+0x8290>
   1e794:	ldr	r3, [r4, #16]
   1e798:	cmp	r3, #0
   1e79c:	beq	1e7ac <ftello64@plt+0x826c>
   1e7a0:	mov	r0, r5
   1e7a4:	add	sp, sp, #36	; 0x24
   1e7a8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1e7ac:	mov	r3, #1
   1e7b0:	ldr	r0, [r4, #12]
   1e7b4:	str	r3, [r4, #16]
   1e7b8:	mov	r2, r5
   1e7bc:	mov	r1, #2
   1e7c0:	bl	5716c <ftello64@plt+0x40c2c>
   1e7c4:	mov	r0, r5
   1e7c8:	add	sp, sp, #36	; 0x24
   1e7cc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1e7d0:	ldr	r7, [pc, #480]	; 1e9b8 <ftello64@plt+0x8478>
   1e7d4:	ldr	r1, [pc, #480]	; 1e9bc <ftello64@plt+0x847c>
   1e7d8:	str	r0, [sp, #24]
   1e7dc:	ldm	r7, {r3, ip}
   1e7e0:	ldr	r0, [r7, #52]	; 0x34
   1e7e4:	ldr	r2, [r7, #40]	; 0x28
   1e7e8:	and	r3, r3, #1024	; 0x400
   1e7ec:	str	r3, [sp, #16]
   1e7f0:	ldr	r3, [r7, #48]	; 0x30
   1e7f4:	str	r0, [sp, #8]
   1e7f8:	str	r2, [sp, #4]
   1e7fc:	str	r3, [sp]
   1e800:	str	r1, [sp, #20]
   1e804:	ldr	r3, [r7, #44]	; 0x2c
   1e808:	str	ip, [sp, #12]
   1e80c:	ldr	r2, [r7, #36]	; 0x24
   1e810:	mov	r1, #3
   1e814:	mov	r0, r6
   1e818:	bl	55424 <ftello64@plt+0x3eee4>
   1e81c:	ldr	r3, [r7, #52]	; 0x34
   1e820:	cmp	r3, #0
   1e824:	mov	r5, r0
   1e828:	bne	1e838 <ftello64@plt+0x82f8>
   1e82c:	uxth	r3, r0
   1e830:	cmp	r3, #77	; 0x4d
   1e834:	beq	1e914 <ftello64@plt+0x83d4>
   1e838:	cmp	r5, #0
   1e83c:	bne	1e794 <ftello64@plt+0x8254>
   1e840:	mov	r3, r5
   1e844:	ldr	r2, [pc, #372]	; 1e9c0 <ftello64@plt+0x8480>
   1e848:	ldr	r1, [r6]
   1e84c:	mov	r0, r4
   1e850:	bl	1e5e4 <ftello64@plt+0x80a4>
   1e854:	cmp	r0, #0
   1e858:	mov	r5, r0
   1e85c:	mov	r8, r0
   1e860:	bne	1e794 <ftello64@plt+0x8254>
   1e864:	str	r0, [sp, #12]
   1e868:	str	r0, [sp, #8]
   1e86c:	str	r0, [sp, #4]
   1e870:	str	r0, [sp]
   1e874:	mov	r3, r0
   1e878:	mov	r2, r0
   1e87c:	ldr	r1, [pc, #320]	; 1e9c4 <ftello64@plt+0x8484>
   1e880:	ldr	r0, [r6]
   1e884:	bl	15a54 <assuan_transact@plt>
   1e888:	ldr	r5, [r7, #88]	; 0x58
   1e88c:	cmp	r5, #0
   1e890:	bne	1e93c <ftello64@plt+0x83fc>
   1e894:	ldr	r0, [r7, #92]	; 0x5c
   1e898:	cmp	r0, #0
   1e89c:	beq	1e794 <ftello64@plt+0x8254>
   1e8a0:	bl	5acfc <ftello64@plt+0x447bc>
   1e8a4:	mov	r1, r0
   1e8a8:	ldr	r0, [pc, #280]	; 1e9c8 <ftello64@plt+0x8488>
   1e8ac:	bl	506d8 <ftello64@plt+0x3a198>
   1e8b0:	mov	r3, #0
   1e8b4:	mov	r2, r3
   1e8b8:	mov	r8, r0
   1e8bc:	mov	r1, r8
   1e8c0:	ldr	r0, [r6]
   1e8c4:	str	r3, [sp, #12]
   1e8c8:	str	r3, [sp, #8]
   1e8cc:	str	r3, [sp, #4]
   1e8d0:	str	r3, [sp]
   1e8d4:	bl	15a54 <assuan_transact@plt>
   1e8d8:	mov	r5, r0
   1e8dc:	mov	r0, r8
   1e8e0:	bl	156a0 <gcry_free@plt>
   1e8e4:	cmp	r5, #0
   1e8e8:	beq	1e794 <ftello64@plt+0x8254>
   1e8ec:	ldr	r0, [r7, #92]	; 0x5c
   1e8f0:	bl	5acfc <ftello64@plt+0x447bc>
   1e8f4:	mov	r6, r0
   1e8f8:	mov	r0, r5
   1e8fc:	bl	161e0 <gpg_strerror@plt>
   1e900:	mov	r1, r6
   1e904:	mov	r2, r0
   1e908:	ldr	r0, [pc, #188]	; 1e9cc <ftello64@plt+0x848c>
   1e90c:	bl	487a0 <ftello64@plt+0x32260>
   1e910:	b	1e794 <ftello64@plt+0x8254>
   1e914:	ldr	r0, [r6, #4]
   1e918:	cmp	r0, #0
   1e91c:	bne	1e794 <ftello64@plt+0x8254>
   1e920:	mov	r3, #1
   1e924:	mov	r2, #5
   1e928:	ldr	r1, [pc, #160]	; 1e9d0 <ftello64@plt+0x8490>
   1e92c:	str	r3, [r6, #4]
   1e930:	bl	15718 <dcgettext@plt>
   1e934:	bl	4873c <ftello64@plt+0x321fc>
   1e938:	b	1e794 <ftello64@plt+0x8254>
   1e93c:	mov	r0, r5
   1e940:	bl	5ac6c <ftello64@plt+0x4472c>
   1e944:	mov	r1, r0
   1e948:	ldr	r0, [pc, #132]	; 1e9d4 <ftello64@plt+0x8494>
   1e94c:	bl	506d8 <ftello64@plt+0x3a198>
   1e950:	str	r8, [sp, #12]
   1e954:	str	r8, [sp, #8]
   1e958:	str	r8, [sp, #4]
   1e95c:	str	r8, [sp]
   1e960:	mov	r3, r8
   1e964:	mov	r2, r8
   1e968:	mov	r1, r0
   1e96c:	mov	r9, r0
   1e970:	ldr	r0, [r6]
   1e974:	bl	15a54 <assuan_transact@plt>
   1e978:	mov	r5, r0
   1e97c:	mov	r0, r9
   1e980:	bl	156a0 <gcry_free@plt>
   1e984:	cmp	r5, #0
   1e988:	beq	1e894 <ftello64@plt+0x8354>
   1e98c:	ldr	r0, [r7, #88]	; 0x58
   1e990:	bl	5ac6c <ftello64@plt+0x4472c>
   1e994:	mov	r8, r0
   1e998:	mov	r0, r5
   1e99c:	bl	161e0 <gpg_strerror@plt>
   1e9a0:	mov	r1, r8
   1e9a4:	mov	r2, r0
   1e9a8:	ldr	r0, [pc, #40]	; 1e9d8 <ftello64@plt+0x8498>
   1e9ac:	bl	487a0 <ftello64@plt+0x32260>
   1e9b0:	b	1e894 <ftello64@plt+0x8354>
   1e9b4:	andeq	r0, r8, ip, ror #23
   1e9b8:	andeq	r0, r8, r0, lsr #30
   1e9bc:	ldrdeq	lr, [r1], -r4
   1e9c0:			; <UNDEFINED> instruction: 0x000638bc
   1e9c4:	andeq	r3, r6, r8, asr #17
   1e9c8:	andeq	r3, r6, r8, lsr #18
   1e9cc:	andeq	r3, r6, ip, asr #18
   1e9d0:	muleq	r6, r4, r8
   1e9d4:	andeq	r3, r6, r8, ror #17
   1e9d8:	andeq	r3, r6, r0, lsl #18
   1e9dc:	ldrb	r3, [r1]
   1e9e0:	cmp	r3, #0
   1e9e4:	beq	1eaec <ftello64@plt+0x85ac>
   1e9e8:	cmp	r3, #9
   1e9ec:	cmpne	r3, #32
   1e9f0:	push	{r4, r5, r6, r7, r8, lr}
   1e9f4:	movne	r2, #1
   1e9f8:	moveq	r2, #0
   1e9fc:	beq	1ea40 <ftello64@plt+0x8500>
   1ea00:	add	ip, r1, #1
   1ea04:	mov	r2, #0
   1ea08:	b	1ea18 <ftello64@plt+0x84d8>
   1ea0c:	cmp	r3, #32
   1ea10:	cmpne	r3, #9
   1ea14:	beq	1ea54 <ftello64@plt+0x8514>
   1ea18:	ldrb	r3, [ip]
   1ea1c:	mov	r4, ip
   1ea20:	add	r2, r2, #1
   1ea24:	cmp	r3, #0
   1ea28:	add	ip, ip, #1
   1ea2c:	bne	1ea0c <ftello64@plt+0x84cc>
   1ea30:	cmp	r2, #8
   1ea34:	beq	1ea68 <ftello64@plt+0x8528>
   1ea38:	mov	r0, #0
   1ea3c:	pop	{r4, r5, r6, r7, r8, pc}
   1ea40:	cmp	r3, #9
   1ea44:	cmpne	r3, #32
   1ea48:	moveq	r4, r1
   1ea4c:	bne	1ea38 <ftello64@plt+0x84f8>
   1ea50:	ldrb	r3, [r4, #1]!
   1ea54:	cmp	r3, #9
   1ea58:	cmpne	r3, #32
   1ea5c:	beq	1ea50 <ftello64@plt+0x8510>
   1ea60:	cmp	r2, #8
   1ea64:	bne	1ea38 <ftello64@plt+0x84f8>
   1ea68:	mov	r6, r0
   1ea6c:	mov	r0, r1
   1ea70:	ldr	r1, [pc, #124]	; 1eaf4 <ftello64@plt+0x85b4>
   1ea74:	bl	156b8 <memcmp@plt>
   1ea78:	cmp	r0, #0
   1ea7c:	bne	1ea38 <ftello64@plt+0x84f8>
   1ea80:	ldr	r0, [r6]
   1ea84:	bl	156a0 <gcry_free@plt>
   1ea88:	mov	r7, r4
   1ea8c:	mov	r0, r7
   1ea90:	ldrb	r5, [r0], #1
   1ea94:	bic	r3, r5, #32
   1ea98:	sub	r3, r3, #65	; 0x41
   1ea9c:	sub	r5, r5, #48	; 0x30
   1eaa0:	cmp	r5, #9
   1eaa4:	cmphi	r3, #5
   1eaa8:	movls	r5, #1
   1eaac:	movhi	r5, #0
   1eab0:	bls	1eae4 <ftello64@plt+0x85a4>
   1eab4:	sub	r0, r0, r4
   1eab8:	bl	15364 <gcry_malloc@plt>
   1eabc:	subs	r8, r0, #0
   1eac0:	beq	1ead8 <ftello64@plt+0x8598>
   1eac4:	sub	r7, r7, r4
   1eac8:	mov	r1, r4
   1eacc:	mov	r2, r7
   1ead0:	bl	15610 <memcpy@plt>
   1ead4:	strb	r5, [r8, r7]
   1ead8:	str	r8, [r6]
   1eadc:	mov	r0, #0
   1eae0:	pop	{r4, r5, r6, r7, r8, pc}
   1eae4:	mov	r7, r0
   1eae8:	b	1ea8c <ftello64@plt+0x854c>
   1eaec:	mov	r0, #0
   1eaf0:	bx	lr
   1eaf4:	andeq	r3, r6, ip, ror #23
   1eaf8:	ldrb	r3, [r1]
   1eafc:	cmp	r3, #0
   1eb00:	beq	1ec1c <ftello64@plt+0x86dc>
   1eb04:	cmp	r3, #32
   1eb08:	cmpne	r3, #9
   1eb0c:	push	{r4, r5, r6, lr}
   1eb10:	movne	r2, #1
   1eb14:	moveq	r2, #0
   1eb18:	beq	1eb5c <ftello64@plt+0x861c>
   1eb1c:	add	ip, r1, #1
   1eb20:	mov	r2, #0
   1eb24:	b	1eb34 <ftello64@plt+0x85f4>
   1eb28:	cmp	r3, #32
   1eb2c:	cmpne	r3, #9
   1eb30:	beq	1eb70 <ftello64@plt+0x8630>
   1eb34:	ldrb	r3, [ip]
   1eb38:	mov	r4, ip
   1eb3c:	add	r2, r2, #1
   1eb40:	cmp	r3, #0
   1eb44:	add	ip, ip, #1
   1eb48:	bne	1eb28 <ftello64@plt+0x85e8>
   1eb4c:	cmp	r2, #11
   1eb50:	beq	1eb84 <ftello64@plt+0x8644>
   1eb54:	mov	r0, #0
   1eb58:	pop	{r4, r5, r6, pc}
   1eb5c:	cmp	r3, #9
   1eb60:	cmpne	r3, #32
   1eb64:	moveq	r4, r1
   1eb68:	bne	1eb54 <ftello64@plt+0x8614>
   1eb6c:	ldrb	r3, [r4, #1]!
   1eb70:	cmp	r3, #9
   1eb74:	cmpne	r3, #32
   1eb78:	beq	1eb6c <ftello64@plt+0x862c>
   1eb7c:	cmp	r2, #11
   1eb80:	bne	1eb54 <ftello64@plt+0x8614>
   1eb84:	mov	r5, r0
   1eb88:	mov	r0, r1
   1eb8c:	ldr	r1, [pc, #144]	; 1ec24 <ftello64@plt+0x86e4>
   1eb90:	bl	156b8 <memcmp@plt>
   1eb94:	cmp	r0, #0
   1eb98:	bne	1eb54 <ftello64@plt+0x8614>
   1eb9c:	mov	r1, r4
   1eba0:	mov	r0, r5
   1eba4:	bl	441cc <ftello64@plt+0x2dc8c>
   1eba8:	ldrb	r3, [r0, #8]
   1ebac:	add	r2, r0, #8
   1ebb0:	cmp	r3, #0
   1ebb4:	bne	1ebc8 <ftello64@plt+0x8688>
   1ebb8:	b	1eb54 <ftello64@plt+0x8614>
   1ebbc:	ldrb	r3, [r2, #1]!
   1ebc0:	cmp	r3, #0
   1ebc4:	beq	1eb54 <ftello64@plt+0x8614>
   1ebc8:	cmp	r3, #9
   1ebcc:	cmpne	r3, #32
   1ebd0:	bne	1ebbc <ftello64@plt+0x867c>
   1ebd4:	cmp	r3, #32
   1ebd8:	cmpne	r3, #9
   1ebdc:	bne	1ec0c <ftello64@plt+0x86cc>
   1ebe0:	ldrb	r3, [r2, #1]!
   1ebe4:	cmp	r3, #9
   1ebe8:	cmpne	r3, #32
   1ebec:	beq	1ebe0 <ftello64@plt+0x86a0>
   1ebf0:	cmp	r3, #0
   1ebf4:	bne	1ec0c <ftello64@plt+0x86cc>
   1ebf8:	mov	r3, #0
   1ebfc:	strb	r3, [r2]
   1ec00:	b	1eb54 <ftello64@plt+0x8614>
   1ec04:	cmp	r3, #9
   1ec08:	beq	1ebf8 <ftello64@plt+0x86b8>
   1ec0c:	ldrb	r3, [r2, #1]!
   1ec10:	tst	r3, #223	; 0xdf
   1ec14:	bne	1ec04 <ftello64@plt+0x86c4>
   1ec18:	b	1ebf8 <ftello64@plt+0x86b8>
   1ec1c:	mov	r0, #0
   1ec20:	bx	lr
   1ec24:	andeq	r3, r6, r4, ror r9
   1ec28:	mov	r3, r1
   1ec2c:	push	{r4, lr}
   1ec30:	mov	r4, r0
   1ec34:	ldr	r1, [pc, #56]	; 1ec74 <ftello64@plt+0x8734>
   1ec38:	mov	r0, r3
   1ec3c:	bl	42d84 <ftello64@plt+0x2c844>
   1ec40:	subs	r2, r0, #0
   1ec44:	beq	1ec64 <ftello64@plt+0x8724>
   1ec48:	ldr	r0, [r4, #4]
   1ec4c:	cmp	r0, #0
   1ec50:	beq	1ec64 <ftello64@plt+0x8724>
   1ec54:	mov	r1, #50	; 0x32
   1ec58:	bl	1e3f8 <ftello64@plt+0x7eb8>
   1ec5c:	cmp	r0, #0
   1ec60:	bne	1ec6c <ftello64@plt+0x872c>
   1ec64:	mov	r0, #0
   1ec68:	pop	{r4, pc}
   1ec6c:	ldr	r0, [pc, #4]	; 1ec78 <ftello64@plt+0x8738>
   1ec70:	pop	{r4, pc}
   1ec74:	andeq	r3, r6, r0, lsl #19
   1ec78:	movweq	r0, #277	; 0x115
   1ec7c:	mov	r3, r1
   1ec80:	push	{r4, r5, r6, r7, r8, lr}
   1ec84:	mov	r4, r0
   1ec88:	ldr	r1, [pc, #152]	; 1ed28 <ftello64@plt+0x87e8>
   1ec8c:	mov	r0, r3
   1ec90:	bl	42d84 <ftello64@plt+0x2c844>
   1ec94:	cmp	r0, #0
   1ec98:	beq	1eca8 <ftello64@plt+0x8768>
   1ec9c:	ldr	r5, [r4]
   1eca0:	cmp	r5, #0
   1eca4:	beq	1ecb0 <ftello64@plt+0x8770>
   1eca8:	mov	r0, #0
   1ecac:	pop	{r4, r5, r6, r7, r8, pc}
   1ecb0:	mov	r1, #32
   1ecb4:	bl	15d24 <strchr@plt>
   1ecb8:	cmp	r0, #0
   1ecbc:	beq	1eca8 <ftello64@plt+0x8768>
   1ecc0:	ldrb	r3, [r0, #1]
   1ecc4:	cmp	r3, #84	; 0x54
   1ecc8:	bne	1eca8 <ftello64@plt+0x8768>
   1eccc:	ldrb	r1, [r0, #2]
   1ecd0:	cmp	r1, #32
   1ecd4:	bne	1eca8 <ftello64@plt+0x8768>
   1ecd8:	ldrb	r3, [r0, #3]
   1ecdc:	cmp	r3, #0
   1ece0:	beq	1eca8 <ftello64@plt+0x8768>
   1ece4:	add	r6, r0, #3
   1ece8:	mov	r0, r6
   1ecec:	bl	15d24 <strchr@plt>
   1ecf0:	cmp	r6, r0
   1ecf4:	bcs	1eca8 <ftello64@plt+0x8768>
   1ecf8:	sub	r7, r0, r6
   1ecfc:	add	r0, r7, #1
   1ed00:	bl	15364 <gcry_malloc@plt>
   1ed04:	cmp	r0, #0
   1ed08:	mov	r8, r0
   1ed0c:	str	r0, [r4]
   1ed10:	beq	1eca8 <ftello64@plt+0x8768>
   1ed14:	mov	r1, r6
   1ed18:	mov	r2, r7
   1ed1c:	bl	15610 <memcpy@plt>
   1ed20:	strb	r5, [r8, r7]
   1ed24:	b	1eca8 <ftello64@plt+0x8768>
   1ed28:	andeq	r3, r6, ip, lsl #19
   1ed2c:	push	{r4, r5, r6, lr}
   1ed30:	mov	r5, r0
   1ed34:	mov	r4, r1
   1ed38:	mov	r0, r1
   1ed3c:	ldr	r1, [pc, #200]	; 1ee0c <ftello64@plt+0x88cc>
   1ed40:	ldr	r6, [r5]
   1ed44:	bl	42d84 <ftello64@plt+0x2c844>
   1ed48:	cmp	r0, #0
   1ed4c:	beq	1ed8c <ftello64@plt+0x884c>
   1ed50:	mov	r1, r4
   1ed54:	mov	r0, r6
   1ed58:	bl	1e528 <ftello64@plt+0x7fe8>
   1ed5c:	subs	r4, r0, #0
   1ed60:	bne	1ed6c <ftello64@plt+0x882c>
   1ed64:	mov	r0, r4
   1ed68:	pop	{r4, r5, r6, pc}
   1ed6c:	mov	r2, #5
   1ed70:	ldr	r1, [pc, #152]	; 1ee10 <ftello64@plt+0x88d0>
   1ed74:	mov	r0, #0
   1ed78:	bl	15718 <dcgettext@plt>
   1ed7c:	ldr	r1, [pc, #136]	; 1ee0c <ftello64@plt+0x88cc>
   1ed80:	bl	487a0 <ftello64@plt+0x32260>
   1ed84:	mov	r0, r4
   1ed88:	pop	{r4, r5, r6, pc}
   1ed8c:	ldr	r1, [pc, #128]	; 1ee14 <ftello64@plt+0x88d4>
   1ed90:	mov	r0, r4
   1ed94:	bl	42d84 <ftello64@plt+0x2c844>
   1ed98:	cmp	r0, #0
   1ed9c:	beq	1edf4 <ftello64@plt+0x88b4>
   1eda0:	ldr	r3, [pc, #112]	; 1ee18 <ftello64@plt+0x88d8>
   1eda4:	ldr	r3, [r3, #88]	; 0x58
   1eda8:	cmp	r3, #3
   1edac:	beq	1edc8 <ftello64@plt+0x8888>
   1edb0:	mov	r1, r4
   1edb4:	ldr	r0, [pc, #96]	; 1ee1c <ftello64@plt+0x88dc>
   1edb8:	mov	r4, #0
   1edbc:	bl	487a0 <ftello64@plt+0x32260>
   1edc0:	mov	r0, r4
   1edc4:	pop	{r4, r5, r6, pc}
   1edc8:	bl	3c588 <ftello64@plt+0x26048>
   1edcc:	cmp	r0, #0
   1edd0:	beq	1edb0 <ftello64@plt+0x8870>
   1edd4:	bl	3c5c4 <ftello64@plt+0x26084>
   1edd8:	mov	r4, r0
   1eddc:	bl	15cb8 <strlen@plt>
   1ede0:	mov	r1, r4
   1ede4:	mov	r2, r0
   1ede8:	ldr	r0, [r5, #4]
   1edec:	pop	{r4, r5, r6, lr}
   1edf0:	b	15dfc <assuan_send_data@plt>
   1edf4:	ldr	r1, [pc, #36]	; 1ee20 <ftello64@plt+0x88e0>
   1edf8:	mov	r0, r4
   1edfc:	bl	42d84 <ftello64@plt+0x2c844>
   1ee00:	cmp	r0, #0
   1ee04:	bne	1eda0 <ftello64@plt+0x8860>
   1ee08:	b	1edb0 <ftello64@plt+0x8870>
   1ee0c:	muleq	r6, r4, r9
   1ee10:	andeq	r3, r6, r8, lsr #19
   1ee14:	ldrdeq	r3, [r6], -r4
   1ee18:	andeq	r0, r8, r0, lsr #30
   1ee1c:	andeq	r3, r6, r0, ror #19
   1ee20:	ldrdeq	r3, [r6], -r0
   1ee24:	push	{r4, r5, r6, lr}
   1ee28:	sub	sp, sp, #16
   1ee2c:	ldr	r5, [pc, #92]	; 1ee90 <ftello64@plt+0x8950>
   1ee30:	mov	r6, r1
   1ee34:	mov	r4, r0
   1ee38:	ldr	r3, [r5]
   1ee3c:	mov	r0, r1
   1ee40:	ldr	r1, [pc, #76]	; 1ee94 <ftello64@plt+0x8954>
   1ee44:	str	r3, [sp, #12]
   1ee48:	bl	42d84 <ftello64@plt+0x2c844>
   1ee4c:	cmp	r0, #0
   1ee50:	beq	1ee74 <ftello64@plt+0x8934>
   1ee54:	ldmib	r4, {r0, r1, r2}
   1ee58:	bl	15dfc <assuan_send_data@plt>
   1ee5c:	ldr	r2, [sp, #12]
   1ee60:	ldr	r3, [r5]
   1ee64:	cmp	r2, r3
   1ee68:	bne	1ee8c <ftello64@plt+0x894c>
   1ee6c:	add	sp, sp, #16
   1ee70:	pop	{r4, r5, r6, pc}
   1ee74:	ldrd	r2, [r4]
   1ee78:	mov	r1, r6
   1ee7c:	add	r0, sp, #4
   1ee80:	strd	r2, [sp, #4]
   1ee84:	bl	1ed2c <ftello64@plt+0x87ec>
   1ee88:	b	1ee5c <ftello64@plt+0x891c>
   1ee8c:	bl	15748 <__stack_chk_fail@plt>
   1ee90:	andeq	pc, r7, r8, lsl #15
   1ee94:	andeq	r3, r6, r4, lsl #20
   1ee98:	push	{r4, r5, r6, lr}
   1ee9c:	sub	sp, sp, #16
   1eea0:	ldr	r5, [pc, #120]	; 1ef20 <ftello64@plt+0x89e0>
   1eea4:	mov	r6, r1
   1eea8:	mov	r4, r0
   1eeac:	ldr	r3, [r5]
   1eeb0:	mov	r0, r1
   1eeb4:	ldr	r1, [pc, #104]	; 1ef24 <ftello64@plt+0x89e4>
   1eeb8:	str	r3, [sp, #12]
   1eebc:	bl	42d84 <ftello64@plt+0x2c844>
   1eec0:	cmp	r0, #0
   1eec4:	beq	1ef00 <ftello64@plt+0x89c0>
   1eec8:	ldr	r0, [r4, #4]
   1eecc:	bl	15844 <assuan_begin_confidential@plt>
   1eed0:	ldmib	r4, {r0, r1, r2}
   1eed4:	bl	15dfc <assuan_send_data@plt>
   1eed8:	mov	r6, r0
   1eedc:	ldr	r0, [r4, #4]
   1eee0:	bl	158b0 <assuan_end_confidential@plt>
   1eee4:	ldr	r2, [sp, #12]
   1eee8:	ldr	r3, [r5]
   1eeec:	mov	r0, r6
   1eef0:	cmp	r2, r3
   1eef4:	bne	1ef1c <ftello64@plt+0x89dc>
   1eef8:	add	sp, sp, #16
   1eefc:	pop	{r4, r5, r6, pc}
   1ef00:	ldrd	r2, [r4]
   1ef04:	mov	r1, r6
   1ef08:	add	r0, sp, #4
   1ef0c:	strd	r2, [sp, #4]
   1ef10:	bl	1ed2c <ftello64@plt+0x87ec>
   1ef14:	mov	r6, r0
   1ef18:	b	1eee4 <ftello64@plt+0x89a4>
   1ef1c:	bl	15748 <__stack_chk_fail@plt>
   1ef20:	andeq	pc, r7, r8, lsl #15
   1ef24:	andeq	r3, r6, r0, lsl sl
   1ef28:	push	{r4, r5, r6, lr}
   1ef2c:	sub	sp, sp, #16
   1ef30:	ldr	r5, [pc, #120]	; 1efb0 <ftello64@plt+0x8a70>
   1ef34:	mov	r6, r1
   1ef38:	mov	r4, r0
   1ef3c:	ldr	r3, [r5]
   1ef40:	mov	r0, r1
   1ef44:	ldr	r1, [pc, #104]	; 1efb4 <ftello64@plt+0x8a74>
   1ef48:	str	r3, [sp, #12]
   1ef4c:	bl	42d84 <ftello64@plt+0x2c844>
   1ef50:	cmp	r0, #0
   1ef54:	beq	1ef90 <ftello64@plt+0x8a50>
   1ef58:	ldr	r0, [r4, #4]
   1ef5c:	bl	15844 <assuan_begin_confidential@plt>
   1ef60:	ldmib	r4, {r0, r1, r2}
   1ef64:	bl	15dfc <assuan_send_data@plt>
   1ef68:	mov	r6, r0
   1ef6c:	ldr	r0, [r4, #4]
   1ef70:	bl	158b0 <assuan_end_confidential@plt>
   1ef74:	ldr	r2, [sp, #12]
   1ef78:	ldr	r3, [r5]
   1ef7c:	mov	r0, r6
   1ef80:	cmp	r2, r3
   1ef84:	bne	1efac <ftello64@plt+0x8a6c>
   1ef88:	add	sp, sp, #16
   1ef8c:	pop	{r4, r5, r6, pc}
   1ef90:	ldrd	r2, [r4]
   1ef94:	mov	r1, r6
   1ef98:	add	r0, sp, #4
   1ef9c:	strd	r2, [sp, #4]
   1efa0:	bl	1ed2c <ftello64@plt+0x87ec>
   1efa4:	mov	r6, r0
   1efa8:	b	1ef74 <ftello64@plt+0x8a34>
   1efac:	bl	15748 <__stack_chk_fail@plt>
   1efb0:	andeq	pc, r7, r8, lsl #15
   1efb4:	andeq	r3, r6, ip, lsl sl
   1efb8:	push	{r4, r5, r6, r7, lr}
   1efbc:	sub	sp, sp, #20
   1efc0:	ldr	r6, [pc, #392]	; 1f150 <ftello64@plt+0x8c10>
   1efc4:	ldr	r4, [r0]
   1efc8:	ldr	r3, [r6]
   1efcc:	cmp	r4, #0
   1efd0:	str	r3, [sp, #12]
   1efd4:	movne	r4, #0
   1efd8:	bne	1eff0 <ftello64@plt+0x8ab0>
   1efdc:	mov	r5, r0
   1efe0:	cmp	r1, #0
   1efe4:	ldr	r0, [r5, #12]
   1efe8:	beq	1f00c <ftello64@plt+0x8acc>
   1efec:	bl	508a8 <ftello64@plt+0x3a368>
   1eff0:	ldr	r2, [sp, #12]
   1eff4:	ldr	r3, [r6]
   1eff8:	mov	r0, r4
   1effc:	cmp	r2, r3
   1f000:	bne	1f14c <ftello64@plt+0x8c0c>
   1f004:	add	sp, sp, #20
   1f008:	pop	{r4, r5, r6, r7, pc}
   1f00c:	mov	r1, sp
   1f010:	bl	50a38 <ftello64@plt+0x3a4f8>
   1f014:	subs	r7, r0, #0
   1f018:	beq	1f0e4 <ftello64@plt+0x8ba4>
   1f01c:	ldr	r2, [pc, #304]	; 1f154 <ftello64@plt+0x8c14>
   1f020:	mov	r1, #50	; 0x32
   1f024:	ldr	r0, [r5, #4]
   1f028:	bl	1e3f8 <ftello64@plt+0x7eb8>
   1f02c:	subs	r4, r0, #0
   1f030:	bne	1f0dc <ftello64@plt+0x8b9c>
   1f034:	add	r0, sp, #4
   1f038:	bl	15d54 <ksba_cert_new@plt>
   1f03c:	cmp	r0, #0
   1f040:	strne	r0, [r5]
   1f044:	bne	1eff0 <ftello64@plt+0x8ab0>
   1f048:	mov	r1, r7
   1f04c:	ldr	r2, [sp]
   1f050:	ldr	r0, [sp, #4]
   1f054:	bl	16408 <ksba_cert_init_from_mem@plt>
   1f058:	subs	r7, r0, #0
   1f05c:	bne	1f0f4 <ftello64@plt+0x8bb4>
   1f060:	ldr	r1, [sp, #4]
   1f064:	ldr	r0, [r5, #4]
   1f068:	bl	29250 <ftello64@plt+0x12d10>
   1f06c:	subs	r2, r0, #0
   1f070:	beq	1f084 <ftello64@plt+0x8b44>
   1f074:	ldr	r3, [pc, #220]	; 1f158 <ftello64@plt+0x8c18>
   1f078:	and	r3, r3, r2
   1f07c:	cmp	r3, #57	; 0x39
   1f080:	bne	1f114 <ftello64@plt+0x8bd4>
   1f084:	add	r3, sp, #8
   1f088:	mov	r2, #0
   1f08c:	ldr	r1, [sp, #4]
   1f090:	ldr	r0, [r5, #4]
   1f094:	bl	1be98 <ftello64@plt+0x5958>
   1f098:	cmp	r0, #0
   1f09c:	bne	1f0c4 <ftello64@plt+0x8b84>
   1f0a0:	ldr	r3, [pc, #180]	; 1f15c <ftello64@plt+0x8c1c>
   1f0a4:	ldr	r3, [r3, #4]
   1f0a8:	cmp	r3, #1
   1f0ac:	ble	1f128 <ftello64@plt+0x8be8>
   1f0b0:	ldr	r3, [sp, #8]
   1f0b4:	cmp	r3, #0
   1f0b8:	bne	1f140 <ftello64@plt+0x8c00>
   1f0bc:	ldr	r0, [pc, #156]	; 1f160 <ftello64@plt+0x8c20>
   1f0c0:	bl	4873c <ftello64@plt+0x321fc>
   1f0c4:	ldr	r0, [sp, #4]
   1f0c8:	bl	15358 <ksba_cert_release@plt>
   1f0cc:	ldr	r0, [r5, #12]
   1f0d0:	mov	r1, #4096	; 0x1000
   1f0d4:	bl	507f8 <ftello64@plt+0x3a2b8>
   1f0d8:	b	1eff0 <ftello64@plt+0x8ab0>
   1f0dc:	ldr	r4, [pc, #128]	; 1f164 <ftello64@plt+0x8c24>
   1f0e0:	b	1eff0 <ftello64@plt+0x8ab0>
   1f0e4:	ldr	r3, [pc, #124]	; 1f168 <ftello64@plt+0x8c28>
   1f0e8:	mov	r4, r7
   1f0ec:	str	r3, [r5]
   1f0f0:	b	1eff0 <ftello64@plt+0x8ab0>
   1f0f4:	bl	161e0 <gpg_strerror@plt>
   1f0f8:	mov	r1, r0
   1f0fc:	ldr	r0, [pc, #104]	; 1f16c <ftello64@plt+0x8c2c>
   1f100:	bl	487a0 <ftello64@plt+0x32260>
   1f104:	ldr	r0, [sp, #4]
   1f108:	bl	15358 <ksba_cert_release@plt>
   1f10c:	str	r7, [r5]
   1f110:	b	1eff0 <ftello64@plt+0x8ab0>
   1f114:	bl	161e0 <gpg_strerror@plt>
   1f118:	mov	r1, r0
   1f11c:	ldr	r0, [pc, #76]	; 1f170 <ftello64@plt+0x8c30>
   1f120:	bl	487a0 <ftello64@plt+0x32260>
   1f124:	b	1f0c4 <ftello64@plt+0x8b84>
   1f128:	cmp	r3, #0
   1f12c:	beq	1f0c4 <ftello64@plt+0x8b84>
   1f130:	ldr	r3, [sp, #8]
   1f134:	cmp	r3, #0
   1f138:	bne	1f0c4 <ftello64@plt+0x8b84>
   1f13c:	b	1f0bc <ftello64@plt+0x8b7c>
   1f140:	ldr	r0, [pc, #44]	; 1f174 <ftello64@plt+0x8c34>
   1f144:	bl	4873c <ftello64@plt+0x321fc>
   1f148:	b	1f0c4 <ftello64@plt+0x8b84>
   1f14c:	bl	15748 <__stack_chk_fail@plt>
   1f150:	andeq	pc, r7, r8, lsl #15
   1f154:	andeq	r3, r6, r4, lsr #20
   1f158:	andeq	pc, r0, pc, ror pc	; <UNPREDICTABLE>
   1f15c:	andeq	r0, r8, r0, lsr #30
   1f160:	muleq	r6, r0, sl
   1f164:	movweq	r0, #277	; 0x115
   1f168:	movweq	r8, #86	; 0x56
   1f16c:	andeq	r3, r6, r4, lsr sl
   1f170:	andeq	r3, r6, r8, asr sl
   1f174:	andeq	r3, r6, r4, ror sl
   1f178:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f17c:	sub	sp, sp, #1072	; 0x430
   1f180:	sub	sp, sp, #4
   1f184:	ldr	r5, [pc, #652]	; 1f418 <ftello64@plt+0x8ed8>
   1f188:	ldr	r6, [sp, #1120]	; 0x460
   1f18c:	mov	lr, #0
   1f190:	ldr	ip, [r5]
   1f194:	mov	sl, r2
   1f198:	ldr	r2, [sp, #1124]	; 0x464
   1f19c:	str	lr, [r6]
   1f1a0:	str	r1, [sp, #20]
   1f1a4:	str	r3, [sp, #24]
   1f1a8:	str	ip, [sp, #1068]	; 0x42c
   1f1ac:	mov	r8, r0
   1f1b0:	str	r2, [sp, #28]
   1f1b4:	bl	1e774 <ftello64@plt+0x8234>
   1f1b8:	subs	r4, r0, #0
   1f1bc:	bne	1f3c0 <ftello64@plt+0x8e80>
   1f1c0:	ldr	r2, [sp, #1112]	; 0x458
   1f1c4:	ldr	r7, [pc, #592]	; 1f41c <ftello64@plt+0x8edc>
   1f1c8:	add	r3, r2, #25
   1f1cc:	ldr	r9, [pc, #588]	; 1f420 <ftello64@plt+0x8ee0>
   1f1d0:	lsl	fp, r3, #1
   1f1d4:	ldr	r0, [r7]
   1f1d8:	cmp	fp, r9
   1f1dc:	str	r8, [sp, #40]	; 0x28
   1f1e0:	str	r0, [sp, #44]	; 0x2c
   1f1e4:	bhi	1f3e0 <ftello64@plt+0x8ea0>
   1f1e8:	str	r4, [sp, #12]
   1f1ec:	str	r4, [sp, #8]
   1f1f0:	str	r4, [sp, #4]
   1f1f4:	str	r4, [sp]
   1f1f8:	mov	r3, r4
   1f1fc:	mov	r2, r4
   1f200:	ldr	r1, [pc, #540]	; 1f424 <ftello64@plt+0x8ee4>
   1f204:	bl	15a54 <assuan_transact@plt>
   1f208:	subs	r4, r0, #0
   1f20c:	bne	1f3c0 <ftello64@plt+0x8e80>
   1f210:	ldr	r3, [sp, #20]
   1f214:	ldr	r2, [pc, #524]	; 1f428 <ftello64@plt+0x8ee8>
   1f218:	mov	r1, r9
   1f21c:	add	r0, sp, #64	; 0x40
   1f220:	bl	16060 <gpgrt_snprintf@plt>
   1f224:	str	r4, [sp, #12]
   1f228:	str	r4, [sp, #8]
   1f22c:	str	r4, [sp, #4]
   1f230:	str	r4, [sp]
   1f234:	mov	r3, r4
   1f238:	mov	r2, r4
   1f23c:	add	r1, sp, #64	; 0x40
   1f240:	ldr	r0, [r7]
   1f244:	bl	15a54 <assuan_transact@plt>
   1f248:	subs	r4, r0, #0
   1f24c:	bne	1f3c0 <ftello64@plt+0x8e80>
   1f250:	cmp	sl, #0
   1f254:	beq	1f298 <ftello64@plt+0x8d58>
   1f258:	mov	r3, sl
   1f25c:	mov	r1, r9
   1f260:	ldr	r2, [pc, #452]	; 1f42c <ftello64@plt+0x8eec>
   1f264:	add	r0, sp, #64	; 0x40
   1f268:	bl	16060 <gpgrt_snprintf@plt>
   1f26c:	str	r4, [sp, #12]
   1f270:	str	r4, [sp, #8]
   1f274:	str	r4, [sp, #4]
   1f278:	str	r4, [sp]
   1f27c:	mov	r3, r4
   1f280:	mov	r2, r4
   1f284:	add	r1, sp, #64	; 0x40
   1f288:	ldr	r0, [r7]
   1f28c:	bl	15a54 <assuan_transact@plt>
   1f290:	subs	r4, r0, #0
   1f294:	bne	1f3c0 <ftello64@plt+0x8e80>
   1f298:	ldr	r3, [sp, #1116]	; 0x45c
   1f29c:	ldr	r2, [pc, #380]	; 1f420 <ftello64@plt+0x8ee0>
   1f2a0:	str	r3, [sp]
   1f2a4:	mov	r1, #1
   1f2a8:	ldr	r3, [pc, #384]	; 1f430 <ftello64@plt+0x8ef0>
   1f2ac:	add	r0, sp, #64	; 0x40
   1f2b0:	bl	15e50 <__sprintf_chk@plt>
   1f2b4:	add	r0, sp, #64	; 0x40
   1f2b8:	bl	15cb8 <strlen@plt>
   1f2bc:	ldr	r3, [sp, #1112]	; 0x458
   1f2c0:	cmp	r3, #0
   1f2c4:	add	r3, sp, #64	; 0x40
   1f2c8:	add	r4, r3, r0
   1f2cc:	beq	1f30c <ftello64@plt+0x8dcc>
   1f2d0:	ldr	r3, [sp, #24]
   1f2d4:	sub	r8, fp, #50	; 0x32
   1f2d8:	ldr	r9, [pc, #340]	; 1f434 <ftello64@plt+0x8ef4>
   1f2dc:	add	r8, r4, r8
   1f2e0:	sub	sl, r3, #1
   1f2e4:	ldrb	r1, [sl, #1]!
   1f2e8:	mov	r0, r4
   1f2ec:	mov	r3, r9
   1f2f0:	str	r1, [sp]
   1f2f4:	mvn	r2, #0
   1f2f8:	mov	r1, #1
   1f2fc:	add	r4, r4, #2
   1f300:	bl	15e50 <__sprintf_chk@plt>
   1f304:	cmp	r8, r4
   1f308:	bne	1f2e4 <ftello64@plt+0x8da4>
   1f30c:	mov	r3, #0
   1f310:	str	r3, [sp, #12]
   1f314:	str	r3, [sp, #8]
   1f318:	str	r3, [sp, #4]
   1f31c:	str	r3, [sp]
   1f320:	add	r1, sp, #64	; 0x40
   1f324:	mov	r2, r3
   1f328:	ldr	r0, [r7]
   1f32c:	bl	15a54 <assuan_transact@plt>
   1f330:	subs	r4, r0, #0
   1f334:	bne	1f3c0 <ftello64@plt+0x8e80>
   1f338:	add	r0, sp, #48	; 0x30
   1f33c:	mov	r1, #1024	; 0x400
   1f340:	bl	507f8 <ftello64@plt+0x3a2b8>
   1f344:	ldr	r2, [pc, #236]	; 1f438 <ftello64@plt+0x8ef8>
   1f348:	add	r3, sp, #40	; 0x28
   1f34c:	str	r4, [sp, #12]
   1f350:	str	r4, [sp, #8]
   1f354:	ldr	r1, [pc, #224]	; 1f43c <ftello64@plt+0x8efc>
   1f358:	ldr	r0, [r7]
   1f35c:	str	r3, [sp, #4]
   1f360:	str	r2, [sp]
   1f364:	add	r3, sp, #48	; 0x30
   1f368:	ldr	r2, [pc, #208]	; 1f440 <ftello64@plt+0x8f00>
   1f36c:	bl	15a54 <assuan_transact@plt>
   1f370:	subs	r4, r0, #0
   1f374:	bne	1f3e8 <ftello64@plt+0x8ea8>
   1f378:	ldr	r7, [sp, #28]
   1f37c:	add	r0, sp, #48	; 0x30
   1f380:	mov	r1, r7
   1f384:	bl	50a38 <ftello64@plt+0x3a4f8>
   1f388:	ldr	r1, [r7]
   1f38c:	mov	r3, r4
   1f390:	mov	r2, r4
   1f394:	str	r0, [r6]
   1f398:	bl	1648c <gcry_sexp_canon_len@plt>
   1f39c:	cmp	r0, #0
   1f3a0:	beq	1f400 <ftello64@plt+0x8ec0>
   1f3a4:	ldr	r3, [r6]
   1f3a8:	cmp	r3, #0
   1f3ac:	bne	1f3c0 <ftello64@plt+0x8e80>
   1f3b0:	bl	15d48 <gpg_err_code_from_syserror@plt>
   1f3b4:	cmp	r0, #0
   1f3b8:	uxthne	r0, r0
   1f3bc:	orrne	r4, r0, #50331648	; 0x3000000
   1f3c0:	ldr	r2, [sp, #1068]	; 0x42c
   1f3c4:	ldr	r3, [r5]
   1f3c8:	mov	r0, r4
   1f3cc:	cmp	r2, r3
   1f3d0:	bne	1f414 <ftello64@plt+0x8ed4>
   1f3d4:	add	sp, sp, #1072	; 0x430
   1f3d8:	add	sp, sp, #4
   1f3dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f3e0:	ldr	r4, [pc, #92]	; 1f444 <ftello64@plt+0x8f04>
   1f3e4:	b	1f3c0 <ftello64@plt+0x8e80>
   1f3e8:	add	r3, sp, #48	; 0x30
   1f3ec:	add	r1, sp, #36	; 0x24
   1f3f0:	mov	r0, r3
   1f3f4:	bl	50a38 <ftello64@plt+0x3a4f8>
   1f3f8:	bl	156a0 <gcry_free@plt>
   1f3fc:	b	1f3c0 <ftello64@plt+0x8e80>
   1f400:	ldr	r0, [r6]
   1f404:	bl	156a0 <gcry_free@plt>
   1f408:	str	r4, [r6]
   1f40c:	ldr	r4, [pc, #52]	; 1f448 <ftello64@plt+0x8f08>
   1f410:	b	1f3c0 <ftello64@plt+0x8e80>
   1f414:	bl	15748 <__stack_chk_fail@plt>
   1f418:	andeq	pc, r7, r8, lsl #15
   1f41c:	andeq	r0, r8, ip, ror #23
   1f420:	andeq	r0, r0, sl, ror #7
   1f424:	andeq	r3, r6, r8, lsr #21
   1f428:			; <UNDEFINED> instruction: 0x00063ab0
   1f42c:	andeq	r3, r6, r8, asr #21
   1f430:			; <UNDEFINED> instruction: 0x00063abc
   1f434:	ldrdeq	r3, [r6], -r8
   1f438:	andeq	lr, r1, ip, lsr #26
   1f43c:	andeq	r3, r6, r0, ror #21
   1f440:	andeq	r0, r5, r0, asr r9
   1f444:	movweq	r0, #1
   1f448:	movweq	r0, #55	; 0x37
   1f44c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f450:	sub	sp, sp, #1072	; 0x430
   1f454:	sub	sp, sp, #4
   1f458:	ldr	r9, [pc, #724]	; 1f734 <ftello64@plt+0x91f4>
   1f45c:	ldr	r2, [sp, #1116]	; 0x45c
   1f460:	ldr	sl, [sp, #1120]	; 0x460
   1f464:	ldr	lr, [r9]
   1f468:	mov	r4, r3
   1f46c:	ldr	r3, [sp, #1124]	; 0x464
   1f470:	mov	ip, #0
   1f474:	sub	r2, r2, #1
   1f478:	mov	r7, r0
   1f47c:	str	r1, [sp, #24]
   1f480:	str	lr, [sp, #1068]	; 0x42c
   1f484:	str	ip, [sl]
   1f488:	ldr	r6, [sp, #1112]	; 0x458
   1f48c:	str	r3, [sp, #20]
   1f490:	cmp	r2, #7
   1f494:	ldrls	pc, [pc, r2, lsl #2]
   1f498:	b	1f708 <ftello64@plt+0x91c8>
   1f49c:	andeq	pc, r1, r0, lsr #11
   1f4a0:			; <UNDEFINED> instruction: 0x0001f4bc
   1f4a4:			; <UNDEFINED> instruction: 0x0001f5b8
   1f4a8:	andeq	pc, r1, r8, lsl #14
   1f4ac:	andeq	pc, r1, r8, lsl #14
   1f4b0:	andeq	pc, r1, r8, lsl #14
   1f4b4:	andeq	pc, r1, r8, lsl #14
   1f4b8:	andeq	pc, r1, ip, lsr #11
   1f4bc:	ldr	r3, [pc, #628]	; 1f738 <ftello64@plt+0x91f8>
   1f4c0:	str	r3, [sp, #28]
   1f4c4:	mov	r0, r7
   1f4c8:	bl	1e774 <ftello64@plt+0x8234>
   1f4cc:	subs	r5, r0, #0
   1f4d0:	bne	1f580 <ftello64@plt+0x9040>
   1f4d4:	ldr	fp, [pc, #608]	; 1f73c <ftello64@plt+0x91fc>
   1f4d8:	add	r2, r6, #25
   1f4dc:	ldr	r3, [pc, #604]	; 1f740 <ftello64@plt+0x9200>
   1f4e0:	ldr	ip, [fp]
   1f4e4:	cmp	r3, r2, lsl #1
   1f4e8:	str	r7, [sp, #40]	; 0x28
   1f4ec:	str	ip, [sp, #44]	; 0x2c
   1f4f0:	bcc	1f710 <ftello64@plt+0x91d0>
   1f4f4:	ldr	r3, [pc, #584]	; 1f744 <ftello64@plt+0x9204>
   1f4f8:	add	lr, sp, #64	; 0x40
   1f4fc:	cmp	r6, #0
   1f500:	ldm	r3, {r0, r1, r2, r3}
   1f504:	stmia	lr!, {r0, r1, r2}
   1f508:	strb	r3, [lr]
   1f50c:	beq	1f554 <ftello64@plt+0x9014>
   1f510:	add	r6, r4, r6
   1f514:	ldr	r8, [pc, #556]	; 1f748 <ftello64@plt+0x9208>
   1f518:	ldr	r7, [pc, #556]	; 1f74c <ftello64@plt+0x920c>
   1f51c:	sub	r6, r6, #1
   1f520:	sub	r4, r4, #1
   1f524:	add	r5, sp, #76	; 0x4c
   1f528:	ldrb	r1, [r4, #1]!
   1f52c:	mov	r0, r5
   1f530:	mov	r3, r8
   1f534:	str	r1, [sp]
   1f538:	mov	r2, r7
   1f53c:	mov	r1, #1
   1f540:	bl	15e50 <__sprintf_chk@plt>
   1f544:	cmp	r6, r4
   1f548:	add	r5, r5, #2
   1f54c:	bne	1f528 <ftello64@plt+0x8fe8>
   1f550:	ldr	ip, [fp]
   1f554:	mov	r3, #0
   1f558:	mov	r0, ip
   1f55c:	str	r3, [sp, #12]
   1f560:	str	r3, [sp, #8]
   1f564:	str	r3, [sp, #4]
   1f568:	str	r3, [sp]
   1f56c:	mov	r2, r3
   1f570:	add	r1, sp, #64	; 0x40
   1f574:	bl	15a54 <assuan_transact@plt>
   1f578:	subs	r5, r0, #0
   1f57c:	beq	1f5c4 <ftello64@plt+0x9084>
   1f580:	ldr	r2, [sp, #1068]	; 0x42c
   1f584:	ldr	r3, [r9]
   1f588:	mov	r0, r5
   1f58c:	cmp	r2, r3
   1f590:	bne	1f730 <ftello64@plt+0x91f0>
   1f594:	add	sp, sp, #1072	; 0x430
   1f598:	add	sp, sp, #4
   1f59c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f5a0:	ldr	r3, [pc, #424]	; 1f750 <ftello64@plt+0x9210>
   1f5a4:	str	r3, [sp, #28]
   1f5a8:	b	1f4c4 <ftello64@plt+0x8f84>
   1f5ac:	ldr	r3, [pc, #416]	; 1f754 <ftello64@plt+0x9214>
   1f5b0:	str	r3, [sp, #28]
   1f5b4:	b	1f4c4 <ftello64@plt+0x8f84>
   1f5b8:	ldr	r3, [pc, #408]	; 1f758 <ftello64@plt+0x9218>
   1f5bc:	str	r3, [sp, #28]
   1f5c0:	b	1f4c4 <ftello64@plt+0x8f84>
   1f5c4:	add	r0, sp, #48	; 0x30
   1f5c8:	mov	r1, #1024	; 0x400
   1f5cc:	bl	507f8 <ftello64@plt+0x3a2b8>
   1f5d0:	ldr	r3, [sp, #24]
   1f5d4:	ldr	r2, [pc, #384]	; 1f75c <ftello64@plt+0x921c>
   1f5d8:	str	r3, [sp]
   1f5dc:	ldr	r1, [pc, #348]	; 1f740 <ftello64@plt+0x9200>
   1f5e0:	ldr	r3, [sp, #28]
   1f5e4:	add	r0, sp, #64	; 0x40
   1f5e8:	bl	16060 <gpgrt_snprintf@plt>
   1f5ec:	ldr	r2, [pc, #364]	; 1f760 <ftello64@plt+0x9220>
   1f5f0:	add	r3, sp, #40	; 0x28
   1f5f4:	str	r5, [sp, #12]
   1f5f8:	str	r5, [sp, #8]
   1f5fc:	add	r1, sp, #64	; 0x40
   1f600:	str	r3, [sp, #4]
   1f604:	str	r2, [sp]
   1f608:	add	r3, sp, #48	; 0x30
   1f60c:	ldr	r0, [fp]
   1f610:	ldr	r2, [pc, #332]	; 1f764 <ftello64@plt+0x9224>
   1f614:	bl	15a54 <assuan_transact@plt>
   1f618:	add	r3, sp, #48	; 0x30
   1f61c:	add	r1, sp, #36	; 0x24
   1f620:	subs	r5, r0, #0
   1f624:	mov	r0, r3
   1f628:	bne	1f718 <ftello64@plt+0x91d8>
   1f62c:	bl	50a38 <ftello64@plt+0x3a4f8>
   1f630:	ldr	r3, [sp, #20]
   1f634:	mov	r6, r0
   1f638:	ldr	r0, [sp, #36]	; 0x24
   1f63c:	add	r0, r0, #36	; 0x24
   1f640:	str	r0, [r3]
   1f644:	bl	15364 <gcry_malloc@plt>
   1f648:	cmp	r0, #0
   1f64c:	mov	ip, r0
   1f650:	str	r0, [sl]
   1f654:	beq	1f724 <ftello64@plt+0x91e4>
   1f658:	ldr	lr, [pc, #264]	; 1f768 <ftello64@plt+0x9228>
   1f65c:	mov	r4, r0
   1f660:	ldr	r8, [sp, #36]	; 0x24
   1f664:	ldm	lr!, {r0, r1, r2, r3}
   1f668:	ldrb	r7, [lr, #4]
   1f66c:	str	r0, [ip]
   1f670:	ldr	r0, [lr]
   1f674:	str	r1, [ip, #4]
   1f678:	str	r2, [ip, #8]
   1f67c:	str	r3, [ip, #12]
   1f680:	str	r0, [ip, #16]
   1f684:	ldr	r3, [pc, #224]	; 1f76c <ftello64@plt+0x922c>
   1f688:	mvn	r2, #0
   1f68c:	mov	r1, #1
   1f690:	str	r8, [sp]
   1f694:	strb	r7, [r4, #20]!
   1f698:	mov	r0, r4
   1f69c:	bl	15e50 <__sprintf_chk@plt>
   1f6a0:	mov	r0, r4
   1f6a4:	bl	15cb8 <strlen@plt>
   1f6a8:	ldr	r7, [sp, #36]	; 0x24
   1f6ac:	mov	r1, r6
   1f6b0:	mov	r2, r7
   1f6b4:	add	r4, r4, r0
   1f6b8:	mov	r0, r4
   1f6bc:	bl	15610 <memcpy@plt>
   1f6c0:	ldr	r3, [pc, #168]	; 1f770 <ftello64@plt+0x9230>
   1f6c4:	ldr	r0, [r3]
   1f6c8:	str	r0, [r4, r7]
   1f6cc:	mov	r0, r6
   1f6d0:	bl	156a0 <gcry_free@plt>
   1f6d4:	ldr	r1, [sp, #20]
   1f6d8:	mov	r3, r5
   1f6dc:	mov	r2, r5
   1f6e0:	ldr	r1, [r1]
   1f6e4:	ldr	r0, [sl]
   1f6e8:	bl	1648c <gcry_sexp_canon_len@plt>
   1f6ec:	cmp	r0, #0
   1f6f0:	bne	1f580 <ftello64@plt+0x9040>
   1f6f4:	ldr	r3, [pc, #120]	; 1f774 <ftello64@plt+0x9234>
   1f6f8:	mov	r2, #408	; 0x198
   1f6fc:	ldr	r1, [pc, #116]	; 1f778 <ftello64@plt+0x9238>
   1f700:	ldr	r0, [pc, #116]	; 1f77c <ftello64@plt+0x923c>
   1f704:	bl	16504 <__assert_fail@plt>
   1f708:	ldr	r5, [pc, #112]	; 1f780 <ftello64@plt+0x9240>
   1f70c:	b	1f580 <ftello64@plt+0x9040>
   1f710:	ldr	r5, [pc, #108]	; 1f784 <ftello64@plt+0x9244>
   1f714:	b	1f580 <ftello64@plt+0x9040>
   1f718:	bl	50a38 <ftello64@plt+0x3a4f8>
   1f71c:	bl	156a0 <gcry_free@plt>
   1f720:	b	1f580 <ftello64@plt+0x9040>
   1f724:	mov	r0, r6
   1f728:	bl	156a0 <gcry_free@plt>
   1f72c:	b	1f580 <ftello64@plt+0x9040>
   1f730:	bl	15748 <__stack_chk_fail@plt>
   1f734:	andeq	pc, r7, r8, lsl #15
   1f738:	strdeq	r3, [r6], -r8
   1f73c:	andeq	r0, r8, ip, ror #23
   1f740:	andeq	r0, r0, sl, ror #7
   1f744:	andeq	r3, r6, r0, lsr #22
   1f748:	ldrdeq	r3, [r6], -r8
   1f74c:	ldrdeq	r0, [r0], -lr
   1f750:	andeq	r3, r6, r4, lsl #22
   1f754:	andeq	r3, r6, r8, ror #21
   1f758:	andeq	r3, r6, r0, lsl fp
   1f75c:	andeq	r3, r6, r0, lsr fp
   1f760:	andeq	lr, r1, ip, lsr #26
   1f764:	andeq	r0, r5, r0, asr r9
   1f768:	andeq	r3, r6, r4, asr #22
   1f76c:	andeq	r3, r6, ip, asr fp
   1f770:	andeq	pc, r6, r0, lsr r1	; <UNPREDICTABLE>
   1f774:	andeq	r3, r6, r0, asr r7
   1f778:	andeq	r3, r6, r0, ror #22
   1f77c:	andeq	r3, r6, r8, ror fp
   1f780:	movweq	r0, #5
   1f784:	movweq	r0, #1
   1f788:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f78c:	sub	sp, sp, #1072	; 0x430
   1f790:	ldr	r5, [pc, #736]	; 1fa78 <ftello64@plt+0x9538>
   1f794:	sub	sp, sp, #4
   1f798:	subs	r8, r1, #0
   1f79c:	ldr	r1, [r5]
   1f7a0:	ldr	r7, [sp, #1112]	; 0x458
   1f7a4:	str	r1, [sp, #1068]	; 0x42c
   1f7a8:	ldr	r9, [sp, #1116]	; 0x45c
   1f7ac:	beq	1f9e8 <ftello64@plt+0x94a8>
   1f7b0:	mov	sl, r0
   1f7b4:	mov	r0, r8
   1f7b8:	mov	fp, r2
   1f7bc:	mov	r6, r3
   1f7c0:	bl	15cb8 <strlen@plt>
   1f7c4:	cmp	r0, #40	; 0x28
   1f7c8:	bne	1f9e8 <ftello64@plt+0x94a8>
   1f7cc:	cmp	r6, #0
   1f7d0:	clz	r3, r7
   1f7d4:	lsr	r3, r3, #5
   1f7d8:	moveq	r3, #1
   1f7dc:	cmp	r9, #0
   1f7e0:	moveq	r3, #1
   1f7e4:	cmp	r3, #0
   1f7e8:	bne	1f9e8 <ftello64@plt+0x94a8>
   1f7ec:	str	r3, [r7]
   1f7f0:	mov	r2, r3
   1f7f4:	mov	r1, r3
   1f7f8:	mov	r0, r6
   1f7fc:	bl	1648c <gcry_sexp_canon_len@plt>
   1f800:	subs	r3, r0, #0
   1f804:	str	r3, [sp, #20]
   1f808:	beq	1f9e8 <ftello64@plt+0x94a8>
   1f80c:	mov	r0, sl
   1f810:	bl	1e774 <ftello64@plt+0x8234>
   1f814:	subs	r4, r0, #0
   1f818:	bne	1f9ec <ftello64@plt+0x94ac>
   1f81c:	ldr	r3, [pc, #600]	; 1fa7c <ftello64@plt+0x953c>
   1f820:	str	r4, [sp, #12]
   1f824:	str	r4, [sp, #8]
   1f828:	str	r4, [sp, #4]
   1f82c:	str	r4, [sp]
   1f830:	mov	r2, r4
   1f834:	ldr	r0, [r3]
   1f838:	ldr	r1, [pc, #576]	; 1fa80 <ftello64@plt+0x9540>
   1f83c:	mov	r3, r4
   1f840:	bl	15a54 <assuan_transact@plt>
   1f844:	subs	r4, r0, #0
   1f848:	bne	1f9ec <ftello64@plt+0x94ac>
   1f84c:	add	r2, sp, #64	; 0x40
   1f850:	mov	r3, r8
   1f854:	mov	r0, r2
   1f858:	ldr	r1, [pc, #548]	; 1fa84 <ftello64@plt+0x9544>
   1f85c:	ldr	r2, [pc, #548]	; 1fa88 <ftello64@plt+0x9548>
   1f860:	bl	16060 <gpgrt_snprintf@plt>
   1f864:	ldr	r0, [pc, #528]	; 1fa7c <ftello64@plt+0x953c>
   1f868:	str	r4, [sp, #12]
   1f86c:	str	r4, [sp, #8]
   1f870:	str	r4, [sp, #4]
   1f874:	str	r4, [sp]
   1f878:	mov	r3, r4
   1f87c:	mov	r2, r4
   1f880:	add	r1, sp, #64	; 0x40
   1f884:	ldr	r0, [r0]
   1f888:	bl	15a54 <assuan_transact@plt>
   1f88c:	subs	r4, r0, #0
   1f890:	bne	1f9ec <ftello64@plt+0x94ac>
   1f894:	cmp	fp, #0
   1f898:	beq	1f8e0 <ftello64@plt+0x93a0>
   1f89c:	mov	r3, fp
   1f8a0:	ldr	r2, [pc, #484]	; 1fa8c <ftello64@plt+0x954c>
   1f8a4:	ldr	r1, [pc, #472]	; 1fa84 <ftello64@plt+0x9544>
   1f8a8:	add	r0, sp, #64	; 0x40
   1f8ac:	bl	16060 <gpgrt_snprintf@plt>
   1f8b0:	ldr	r0, [pc, #452]	; 1fa7c <ftello64@plt+0x953c>
   1f8b4:	str	r4, [sp, #12]
   1f8b8:	str	r4, [sp, #8]
   1f8bc:	str	r4, [sp, #4]
   1f8c0:	str	r4, [sp]
   1f8c4:	mov	r3, r4
   1f8c8:	mov	r2, r4
   1f8cc:	add	r1, sp, #64	; 0x40
   1f8d0:	ldr	r0, [r0]
   1f8d4:	bl	15a54 <assuan_transact@plt>
   1f8d8:	subs	r4, r0, #0
   1f8dc:	bne	1f9ec <ftello64@plt+0x94ac>
   1f8e0:	add	r0, sp, #32
   1f8e4:	mov	r1, #1024	; 0x400
   1f8e8:	bl	507f8 <ftello64@plt+0x3a2b8>
   1f8ec:	ldr	r3, [pc, #392]	; 1fa7c <ftello64@plt+0x953c>
   1f8f0:	ldr	r0, [pc, #408]	; 1fa90 <ftello64@plt+0x9550>
   1f8f4:	add	r2, sp, #48	; 0x30
   1f8f8:	ldr	r1, [r3]
   1f8fc:	ldr	ip, [sp, #20]
   1f900:	mov	r3, #0
   1f904:	str	r0, [sp]
   1f908:	str	r3, [sp, #12]
   1f90c:	str	r3, [sp, #8]
   1f910:	mov	r0, r1
   1f914:	str	r2, [sp, #4]
   1f918:	str	r1, [sp, #52]	; 0x34
   1f91c:	add	r3, sp, #32
   1f920:	ldr	r2, [pc, #364]	; 1fa94 <ftello64@plt+0x9554>
   1f924:	ldr	r1, [pc, #364]	; 1fa98 <ftello64@plt+0x9558>
   1f928:	str	sl, [sp, #48]	; 0x30
   1f92c:	str	r6, [sp, #56]	; 0x38
   1f930:	str	ip, [sp, #60]	; 0x3c
   1f934:	bl	15a54 <assuan_transact@plt>
   1f938:	subs	r4, r0, #0
   1f93c:	bne	1fa14 <ftello64@plt+0x94d4>
   1f940:	mov	r2, #1
   1f944:	ldr	r1, [pc, #336]	; 1fa9c <ftello64@plt+0x955c>
   1f948:	add	r0, sp, #32
   1f94c:	bl	508a8 <ftello64@plt+0x3a368>
   1f950:	add	r3, sp, #32
   1f954:	add	r1, sp, #24
   1f958:	mov	r0, r3
   1f95c:	bl	50a38 <ftello64@plt+0x3a4f8>
   1f960:	subs	sl, r0, #0
   1f964:	beq	1fa58 <ftello64@plt+0x9518>
   1f968:	ldr	r6, [sp, #24]
   1f96c:	cmp	r6, #0
   1f970:	beq	1fa64 <ftello64@plt+0x9524>
   1f974:	ldrb	r3, [sl]
   1f978:	cmp	r3, #40	; 0x28
   1f97c:	subne	r6, r6, #1
   1f980:	movne	r8, sl
   1f984:	strne	r6, [sp, #24]
   1f988:	beq	1fa2c <ftello64@plt+0x94ec>
   1f98c:	add	r1, sp, #28
   1f990:	mov	r2, #10
   1f994:	mov	r0, r8
   1f998:	bl	15ca0 <strtoul@plt>
   1f99c:	subs	r6, r0, #0
   1f9a0:	beq	1fa0c <ftello64@plt+0x94cc>
   1f9a4:	ldr	r3, [sp, #28]
   1f9a8:	ldrb	r2, [r3]
   1f9ac:	cmp	r2, #58	; 0x3a
   1f9b0:	bne	1fa0c <ftello64@plt+0x94cc>
   1f9b4:	add	r1, r3, #1
   1f9b8:	sub	r3, r1, r8
   1f9bc:	ldr	r2, [sp, #24]
   1f9c0:	add	r3, r3, r6
   1f9c4:	cmp	r3, r2
   1f9c8:	str	r1, [sp, #28]
   1f9cc:	bhi	1fa0c <ftello64@plt+0x94cc>
   1f9d0:	mov	r2, r6
   1f9d4:	mov	r0, sl
   1f9d8:	bl	15508 <memmove@plt>
   1f9dc:	str	r6, [r9]
   1f9e0:	str	sl, [r7]
   1f9e4:	b	1f9ec <ftello64@plt+0x94ac>
   1f9e8:	ldr	r4, [pc, #176]	; 1faa0 <ftello64@plt+0x9560>
   1f9ec:	ldr	r2, [sp, #1068]	; 0x42c
   1f9f0:	ldr	r3, [r5]
   1f9f4:	mov	r0, r4
   1f9f8:	cmp	r2, r3
   1f9fc:	bne	1fa60 <ftello64@plt+0x9520>
   1fa00:	add	sp, sp, #1072	; 0x430
   1fa04:	add	sp, sp, #4
   1fa08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fa0c:	ldr	r4, [pc, #144]	; 1faa4 <ftello64@plt+0x9564>
   1fa10:	b	1f9ec <ftello64@plt+0x94ac>
   1fa14:	add	r3, sp, #32
   1fa18:	add	r1, sp, #24
   1fa1c:	mov	r0, r3
   1fa20:	bl	50a38 <ftello64@plt+0x3a4f8>
   1fa24:	bl	156a0 <gcry_free@plt>
   1fa28:	b	1f9ec <ftello64@plt+0x94ac>
   1fa2c:	cmp	r6, #12
   1fa30:	bls	1fa0c <ftello64@plt+0x94cc>
   1fa34:	mov	r2, #8
   1fa38:	ldr	r1, [pc, #104]	; 1faa8 <ftello64@plt+0x9568>
   1fa3c:	bl	156b8 <memcmp@plt>
   1fa40:	cmp	r0, #0
   1fa44:	bne	1fa0c <ftello64@plt+0x94cc>
   1fa48:	sub	r6, r6, #11
   1fa4c:	str	r6, [sp, #24]
   1fa50:	add	r8, sl, #8
   1fa54:	b	1f98c <ftello64@plt+0x944c>
   1fa58:	ldr	r4, [pc, #76]	; 1faac <ftello64@plt+0x956c>
   1fa5c:	b	1f9ec <ftello64@plt+0x94ac>
   1fa60:	bl	15748 <__stack_chk_fail@plt>
   1fa64:	ldr	r3, [pc, #68]	; 1fab0 <ftello64@plt+0x9570>
   1fa68:	ldr	r2, [pc, #68]	; 1fab4 <ftello64@plt+0x9574>
   1fa6c:	ldr	r1, [pc, #68]	; 1fab8 <ftello64@plt+0x9578>
   1fa70:	ldr	r0, [pc, #68]	; 1fabc <ftello64@plt+0x957c>
   1fa74:	bl	16504 <__assert_fail@plt>
   1fa78:	andeq	pc, r7, r8, lsl #15
   1fa7c:	andeq	r0, r8, ip, ror #23
   1fa80:	andeq	r3, r6, r8, lsr #21
   1fa84:	andeq	r0, r0, sl, ror #7
   1fa88:	andeq	r3, r6, ip, lsr #23
   1fa8c:	andeq	r3, r6, r8, asr #21
   1fa90:	muleq	r1, r8, lr
   1fa94:	andeq	r0, r5, r0, asr r9
   1fa98:			; <UNDEFINED> instruction: 0x00063bb8
   1fa9c:			; <UNDEFINED> instruction: 0x0006abbc
   1faa0:	movweq	r0, #55	; 0x37
   1faa4:	movweq	r0, #83	; 0x53
   1faa8:	andeq	r3, r6, r4, asr #23
   1faac:	movweq	r8, #86	; 0x56
   1fab0:	andeq	r3, r6, r4, ror #14
   1fab4:	strdeq	r0, [r0], -r7
   1fab8:	andeq	r3, r6, r0, ror #22
   1fabc:	ldrdeq	sl, [r6], -ip
   1fac0:	push	{r4, r5, r6, r7, r8, r9, lr}
   1fac4:	mov	r6, r2
   1fac8:	ldr	r5, [pc, #316]	; 1fc0c <ftello64@plt+0x96cc>
   1facc:	sub	sp, sp, #60	; 0x3c
   1fad0:	mov	r2, #0
   1fad4:	ldr	r3, [r5]
   1fad8:	str	r2, [r6]
   1fadc:	mov	r7, r1
   1fae0:	str	r3, [sp, #52]	; 0x34
   1fae4:	mov	r9, r0
   1fae8:	bl	1e774 <ftello64@plt+0x8234>
   1faec:	subs	r4, r0, #0
   1faf0:	beq	1fb10 <ftello64@plt+0x95d0>
   1faf4:	ldr	r2, [sp, #52]	; 0x34
   1faf8:	ldr	r3, [r5]
   1fafc:	mov	r0, r4
   1fb00:	cmp	r2, r3
   1fb04:	bne	1fc08 <ftello64@plt+0x96c8>
   1fb08:	add	sp, sp, #60	; 0x3c
   1fb0c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1fb10:	ldr	r8, [pc, #248]	; 1fc10 <ftello64@plt+0x96d0>
   1fb14:	str	r4, [sp, #12]
   1fb18:	str	r4, [sp, #8]
   1fb1c:	str	r4, [sp, #4]
   1fb20:	str	r4, [sp]
   1fb24:	mov	r3, r4
   1fb28:	mov	r2, r4
   1fb2c:	ldr	r0, [r8]
   1fb30:	ldr	r1, [pc, #220]	; 1fc14 <ftello64@plt+0x96d4>
   1fb34:	bl	15a54 <assuan_transact@plt>
   1fb38:	subs	r4, r0, #0
   1fb3c:	bne	1faf4 <ftello64@plt+0x95b4>
   1fb40:	add	r0, sp, #36	; 0x24
   1fb44:	mov	r1, #1024	; 0x400
   1fb48:	bl	507f8 <ftello64@plt+0x3a2b8>
   1fb4c:	ldr	ip, [r8]
   1fb50:	mov	r0, r7
   1fb54:	mov	r3, r4
   1fb58:	mov	r2, r4
   1fb5c:	mov	r1, r4
   1fb60:	str	r9, [sp, #20]
   1fb64:	str	r7, [sp, #28]
   1fb68:	str	ip, [sp, #24]
   1fb6c:	bl	1648c <gcry_sexp_canon_len@plt>
   1fb70:	cmp	r0, #0
   1fb74:	str	r0, [sp, #32]
   1fb78:	beq	1fbec <ftello64@plt+0x96ac>
   1fb7c:	ldr	r2, [pc, #148]	; 1fc18 <ftello64@plt+0x96d8>
   1fb80:	add	r3, sp, #20
   1fb84:	str	r4, [sp, #12]
   1fb88:	strd	r2, [sp]
   1fb8c:	str	r4, [sp, #8]
   1fb90:	ldr	r1, [pc, #132]	; 1fc1c <ftello64@plt+0x96dc>
   1fb94:	ldr	r0, [r8]
   1fb98:	add	r3, sp, #36	; 0x24
   1fb9c:	ldr	r2, [pc, #124]	; 1fc20 <ftello64@plt+0x96e0>
   1fba0:	bl	15a54 <assuan_transact@plt>
   1fba4:	add	r1, sp, #16
   1fba8:	subs	r4, r0, #0
   1fbac:	add	r0, sp, #36	; 0x24
   1fbb0:	bne	1fbf4 <ftello64@plt+0x96b4>
   1fbb4:	bl	50a38 <ftello64@plt+0x3a4f8>
   1fbb8:	subs	r7, r0, #0
   1fbbc:	beq	1fc00 <ftello64@plt+0x96c0>
   1fbc0:	mov	r3, r4
   1fbc4:	mov	r2, r4
   1fbc8:	ldr	r1, [sp, #16]
   1fbcc:	bl	1648c <gcry_sexp_canon_len@plt>
   1fbd0:	cmp	r0, #0
   1fbd4:	strne	r7, [r6]
   1fbd8:	bne	1faf4 <ftello64@plt+0x95b4>
   1fbdc:	mov	r0, r7
   1fbe0:	bl	156a0 <gcry_free@plt>
   1fbe4:	ldr	r4, [pc, #56]	; 1fc24 <ftello64@plt+0x96e4>
   1fbe8:	b	1faf4 <ftello64@plt+0x95b4>
   1fbec:	ldr	r4, [pc, #52]	; 1fc28 <ftello64@plt+0x96e8>
   1fbf0:	b	1faf4 <ftello64@plt+0x95b4>
   1fbf4:	bl	50a38 <ftello64@plt+0x3a4f8>
   1fbf8:	bl	156a0 <gcry_free@plt>
   1fbfc:	b	1faf4 <ftello64@plt+0x95b4>
   1fc00:	ldr	r4, [pc, #36]	; 1fc2c <ftello64@plt+0x96ec>
   1fc04:	b	1faf4 <ftello64@plt+0x95b4>
   1fc08:	bl	15748 <__stack_chk_fail@plt>
   1fc0c:	andeq	pc, r7, r8, lsl #15
   1fc10:	andeq	r0, r8, ip, ror #23
   1fc14:	andeq	r3, r6, r8, lsr #21
   1fc18:	andeq	lr, r1, r4, lsr #28
   1fc1c:	andeq	r3, r6, r4, lsr #14
   1fc20:	andeq	r0, r5, r0, asr r9
   1fc24:	movweq	r0, #83	; 0x53
   1fc28:	movweq	r0, #55	; 0x37
   1fc2c:	movweq	r8, #86	; 0x56
   1fc30:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fc34:	mov	r6, r3
   1fc38:	ldr	r5, [pc, #320]	; 1fd80 <ftello64@plt+0x9840>
   1fc3c:	sub	sp, sp, #1056	; 0x420
   1fc40:	mov	ip, #0
   1fc44:	ldr	r3, [r5]
   1fc48:	str	ip, [r6]
   1fc4c:	mov	r8, r1
   1fc50:	mov	r9, r2
   1fc54:	str	r3, [sp, #1052]	; 0x41c
   1fc58:	mov	r7, r0
   1fc5c:	bl	1e774 <ftello64@plt+0x8234>
   1fc60:	subs	r4, r0, #0
   1fc64:	beq	1fc84 <ftello64@plt+0x9744>
   1fc68:	ldr	r2, [sp, #1052]	; 0x41c
   1fc6c:	ldr	r3, [r5]
   1fc70:	mov	r0, r4
   1fc74:	cmp	r2, r3
   1fc78:	bne	1fd7c <ftello64@plt+0x983c>
   1fc7c:	add	sp, sp, #1056	; 0x420
   1fc80:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fc84:	ldr	sl, [pc, #248]	; 1fd84 <ftello64@plt+0x9844>
   1fc88:	str	r4, [sp, #12]
   1fc8c:	str	r4, [sp, #8]
   1fc90:	ldr	ip, [sl]
   1fc94:	str	r4, [sp, #4]
   1fc98:	str	r4, [sp]
   1fc9c:	mov	r3, r4
   1fca0:	mov	r2, r4
   1fca4:	mov	r0, ip
   1fca8:	ldr	r1, [pc, #216]	; 1fd88 <ftello64@plt+0x9848>
   1fcac:	str	r7, [sp, #24]
   1fcb0:	str	ip, [sp, #28]
   1fcb4:	bl	15a54 <assuan_transact@plt>
   1fcb8:	subs	r4, r0, #0
   1fcbc:	bne	1fc68 <ftello64@plt+0x9728>
   1fcc0:	ldr	r2, [pc, #196]	; 1fd8c <ftello64@plt+0x984c>
   1fcc4:	cmp	r8, #0
   1fcc8:	ldr	r3, [pc, #192]	; 1fd90 <ftello64@plt+0x9850>
   1fccc:	ldr	r1, [pc, #192]	; 1fd94 <ftello64@plt+0x9854>
   1fcd0:	movne	r3, r2
   1fcd4:	str	r9, [sp]
   1fcd8:	ldr	r2, [pc, #184]	; 1fd98 <ftello64@plt+0x9858>
   1fcdc:	add	r0, sp, #48	; 0x30
   1fce0:	bl	16060 <gpgrt_snprintf@plt>
   1fce4:	add	r0, sp, #32
   1fce8:	mov	r1, #1024	; 0x400
   1fcec:	bl	507f8 <ftello64@plt+0x3a2b8>
   1fcf0:	ldr	r2, [pc, #164]	; 1fd9c <ftello64@plt+0x985c>
   1fcf4:	add	r3, sp, #24
   1fcf8:	add	r1, sp, #48	; 0x30
   1fcfc:	str	r4, [sp, #12]
   1fd00:	str	r4, [sp, #8]
   1fd04:	str	r3, [sp, #4]
   1fd08:	str	r2, [sp]
   1fd0c:	add	r3, sp, #32
   1fd10:	ldr	r0, [sl]
   1fd14:	ldr	r2, [pc, #132]	; 1fda0 <ftello64@plt+0x9860>
   1fd18:	bl	15a54 <assuan_transact@plt>
   1fd1c:	add	r3, sp, #32
   1fd20:	add	r1, sp, #20
   1fd24:	subs	r4, r0, #0
   1fd28:	mov	r0, r3
   1fd2c:	bne	1fd68 <ftello64@plt+0x9828>
   1fd30:	bl	50a38 <ftello64@plt+0x3a4f8>
   1fd34:	subs	r7, r0, #0
   1fd38:	beq	1fd74 <ftello64@plt+0x9834>
   1fd3c:	mov	r3, r4
   1fd40:	mov	r2, r4
   1fd44:	ldr	r1, [sp, #20]
   1fd48:	bl	1648c <gcry_sexp_canon_len@plt>
   1fd4c:	cmp	r0, #0
   1fd50:	strne	r7, [r6]
   1fd54:	bne	1fc68 <ftello64@plt+0x9728>
   1fd58:	mov	r0, r7
   1fd5c:	bl	156a0 <gcry_free@plt>
   1fd60:	ldr	r4, [pc, #60]	; 1fda4 <ftello64@plt+0x9864>
   1fd64:	b	1fc68 <ftello64@plt+0x9728>
   1fd68:	bl	50a38 <ftello64@plt+0x3a4f8>
   1fd6c:	bl	156a0 <gcry_free@plt>
   1fd70:	b	1fc68 <ftello64@plt+0x9728>
   1fd74:	ldr	r4, [pc, #44]	; 1fda8 <ftello64@plt+0x9868>
   1fd78:	b	1fc68 <ftello64@plt+0x9728>
   1fd7c:	bl	15748 <__stack_chk_fail@plt>
   1fd80:	andeq	pc, r7, r8, lsl #15
   1fd84:	andeq	r0, r8, ip, ror #23
   1fd88:	andeq	r3, r6, r8, lsr #21
   1fd8c:	ldrdeq	r3, [r6], -r0
   1fd90:			; <UNDEFINED> instruction: 0x0006abbc
   1fd94:	andeq	r0, r0, sl, ror #7
   1fd98:	ldrdeq	r3, [r6], -r8
   1fd9c:	andeq	lr, r1, ip, lsr #26
   1fda0:	andeq	r0, r5, r0, asr r9
   1fda4:	movweq	r0, #83	; 0x53
   1fda8:	movweq	r8, #86	; 0x56
   1fdac:	push	{r4, r5, r6, r7, lr}
   1fdb0:	mov	r3, #0
   1fdb4:	ldr	r5, [pc, #176]	; 1fe6c <ftello64@plt+0x992c>
   1fdb8:	sub	sp, sp, #36	; 0x24
   1fdbc:	mov	r6, r1
   1fdc0:	ldr	r2, [r5]
   1fdc4:	str	r3, [r1]
   1fdc8:	str	r2, [sp, #28]
   1fdcc:	str	r3, [sp, #16]
   1fdd0:	mov	r7, r0
   1fdd4:	bl	1e774 <ftello64@plt+0x8234>
   1fdd8:	subs	r4, r0, #0
   1fddc:	beq	1fdfc <ftello64@plt+0x98bc>
   1fde0:	ldr	r2, [sp, #28]
   1fde4:	ldr	r3, [r5]
   1fde8:	mov	r0, r4
   1fdec:	cmp	r2, r3
   1fdf0:	bne	1fe68 <ftello64@plt+0x9928>
   1fdf4:	add	sp, sp, #36	; 0x24
   1fdf8:	pop	{r4, r5, r6, r7, pc}
   1fdfc:	ldr	r1, [pc, #108]	; 1fe70 <ftello64@plt+0x9930>
   1fe00:	ldr	r2, [pc, #108]	; 1fe74 <ftello64@plt+0x9934>
   1fe04:	ldr	r3, [pc, #108]	; 1fe78 <ftello64@plt+0x9938>
   1fe08:	ldr	ip, [r1]
   1fe0c:	str	r2, [sp, #8]
   1fe10:	str	r3, [sp]
   1fe14:	add	r2, sp, #16
   1fe18:	add	r3, sp, #20
   1fe1c:	str	r2, [sp, #12]
   1fe20:	str	r3, [sp, #4]
   1fe24:	mov	r2, r4
   1fe28:	mov	r3, r4
   1fe2c:	mov	r0, ip
   1fe30:	ldr	r1, [pc, #68]	; 1fe7c <ftello64@plt+0x993c>
   1fe34:	str	r7, [sp, #20]
   1fe38:	str	ip, [sp, #24]
   1fe3c:	bl	15a54 <assuan_transact@plt>
   1fe40:	subs	r4, r0, #0
   1fe44:	ldr	r0, [sp, #16]
   1fe48:	beq	1fe54 <ftello64@plt+0x9914>
   1fe4c:	bl	156a0 <gcry_free@plt>
   1fe50:	b	1fde0 <ftello64@plt+0x98a0>
   1fe54:	cmp	r0, #0
   1fe58:	strne	r0, [r6]
   1fe5c:	bne	1fde0 <ftello64@plt+0x98a0>
   1fe60:	ldr	r4, [pc, #24]	; 1fe80 <ftello64@plt+0x9940>
   1fe64:	b	1fe4c <ftello64@plt+0x990c>
   1fe68:	bl	15748 <__stack_chk_fail@plt>
   1fe6c:	andeq	pc, r7, r8, lsl #15
   1fe70:	andeq	r0, r8, ip, ror #23
   1fe74:	ldrdeq	lr, [r1], -ip
   1fe78:	andeq	lr, r1, ip, lsr #26
   1fe7c:	andeq	r3, r6, r8, ror #23
   1fe80:	movweq	r0, #63	; 0x3f
   1fe84:	push	{r4, r5, r6, r7, lr}
   1fe88:	mov	r3, #0
   1fe8c:	ldr	r5, [pc, #176]	; 1ff44 <ftello64@plt+0x9a04>
   1fe90:	sub	sp, sp, #36	; 0x24
   1fe94:	mov	r6, r1
   1fe98:	ldr	r2, [r5]
   1fe9c:	str	r3, [r1]
   1fea0:	str	r2, [sp, #28]
   1fea4:	str	r3, [sp, #16]
   1fea8:	mov	r7, r0
   1feac:	bl	1e774 <ftello64@plt+0x8234>
   1feb0:	subs	r4, r0, #0
   1feb4:	beq	1fed4 <ftello64@plt+0x9994>
   1feb8:	ldr	r2, [sp, #28]
   1febc:	ldr	r3, [r5]
   1fec0:	mov	r0, r4
   1fec4:	cmp	r2, r3
   1fec8:	bne	1ff40 <ftello64@plt+0x9a00>
   1fecc:	add	sp, sp, #36	; 0x24
   1fed0:	pop	{r4, r5, r6, r7, pc}
   1fed4:	ldr	r1, [pc, #108]	; 1ff48 <ftello64@plt+0x9a08>
   1fed8:	ldr	r2, [pc, #108]	; 1ff4c <ftello64@plt+0x9a0c>
   1fedc:	ldr	r3, [pc, #108]	; 1ff50 <ftello64@plt+0x9a10>
   1fee0:	ldr	ip, [r1]
   1fee4:	str	r2, [sp, #8]
   1fee8:	str	r3, [sp]
   1feec:	add	r2, sp, #16
   1fef0:	add	r3, sp, #20
   1fef4:	str	r2, [sp, #12]
   1fef8:	str	r3, [sp, #4]
   1fefc:	mov	r2, r4
   1ff00:	mov	r3, r4
   1ff04:	mov	r0, ip
   1ff08:	ldr	r1, [pc, #68]	; 1ff54 <ftello64@plt+0x9a14>
   1ff0c:	str	r7, [sp, #20]
   1ff10:	str	ip, [sp, #24]
   1ff14:	bl	15a54 <assuan_transact@plt>
   1ff18:	subs	r4, r0, #0
   1ff1c:	ldr	r0, [sp, #16]
   1ff20:	beq	1ff2c <ftello64@plt+0x99ec>
   1ff24:	bl	44034 <ftello64@plt+0x2daf4>
   1ff28:	b	1feb8 <ftello64@plt+0x9978>
   1ff2c:	cmp	r0, #0
   1ff30:	strne	r0, [r6]
   1ff34:	bne	1feb8 <ftello64@plt+0x9978>
   1ff38:	ldr	r4, [pc, #24]	; 1ff58 <ftello64@plt+0x9a18>
   1ff3c:	b	1ff24 <ftello64@plt+0x99e4>
   1ff40:	bl	15748 <__stack_chk_fail@plt>
   1ff44:	andeq	pc, r7, r8, lsl #15
   1ff48:	andeq	r0, r8, ip, ror #23
   1ff4c:	strdeq	lr, [r1], -r8
   1ff50:	andeq	lr, r1, ip, lsr #26
   1ff54:	strdeq	r3, [r6], -r8
   1ff58:	movweq	r0, #58	; 0x3a
   1ff5c:	push	{r4, r5, r6, r7, lr}
   1ff60:	sub	sp, sp, #1024	; 0x400
   1ff64:	ldr	r4, [pc, #256]	; 2006c <ftello64@plt+0x9b2c>
   1ff68:	sub	sp, sp, #4
   1ff6c:	mov	ip, #0
   1ff70:	ldr	lr, [r4]
   1ff74:	cmp	r1, #0
   1ff78:	cmpne	r2, #0
   1ff7c:	str	lr, [sp, #1020]	; 0x3fc
   1ff80:	str	ip, [r3]
   1ff84:	bne	20018 <ftello64@plt+0x9ad8>
   1ff88:	mov	r5, r3
   1ff8c:	mov	r7, r1
   1ff90:	mov	r6, r2
   1ff94:	bl	1e774 <ftello64@plt+0x8234>
   1ff98:	cmp	r0, #0
   1ff9c:	bne	1fffc <ftello64@plt+0x9abc>
   1ffa0:	cmp	r6, #0
   1ffa4:	beq	20020 <ftello64@plt+0x9ae0>
   1ffa8:	add	r7, sp, #16
   1ffac:	mov	r3, r6
   1ffb0:	mov	r0, r7
   1ffb4:	ldr	r2, [pc, #180]	; 20070 <ftello64@plt+0x9b30>
   1ffb8:	ldr	r1, [pc, #180]	; 20074 <ftello64@plt+0x9b34>
   1ffbc:	bl	16060 <gpgrt_snprintf@plt>
   1ffc0:	ldr	r0, [pc, #176]	; 20078 <ftello64@plt+0x9b38>
   1ffc4:	ldr	r2, [pc, #176]	; 2007c <ftello64@plt+0x9b3c>
   1ffc8:	mov	r3, #0
   1ffcc:	str	r5, [sp, #12]
   1ffd0:	mov	r1, r7
   1ffd4:	ldr	r0, [r0]
   1ffd8:	str	r2, [sp, #8]
   1ffdc:	str	r3, [sp, #4]
   1ffe0:	str	r3, [sp]
   1ffe4:	mov	r2, r3
   1ffe8:	bl	15a54 <assuan_transact@plt>
   1ffec:	cmp	r0, #0
   1fff0:	ldrbeq	r3, [r5]
   1fff4:	orreq	r3, r3, #1
   1fff8:	strbeq	r3, [r5]
   1fffc:	ldr	r2, [sp, #1020]	; 0x3fc
   20000:	ldr	r3, [r4]
   20004:	cmp	r2, r3
   20008:	bne	20068 <ftello64@plt+0x9b28>
   2000c:	add	sp, sp, #1024	; 0x400
   20010:	add	sp, sp, #4
   20014:	pop	{r4, r5, r6, r7, pc}
   20018:	ldr	r0, [pc, #96]	; 20080 <ftello64@plt+0x9b40>
   2001c:	b	1fffc <ftello64@plt+0x9abc>
   20020:	mov	r0, r7
   20024:	mov	r1, #2
   20028:	bl	226c8 <ftello64@plt+0xc188>
   2002c:	subs	r6, r0, #0
   20030:	beq	20058 <ftello64@plt+0x9b18>
   20034:	add	r7, sp, #16
   20038:	mov	r0, r7
   2003c:	mov	r3, r6
   20040:	ldr	r2, [pc, #40]	; 20070 <ftello64@plt+0x9b30>
   20044:	ldr	r1, [pc, #40]	; 20074 <ftello64@plt+0x9b34>
   20048:	bl	16060 <gpgrt_snprintf@plt>
   2004c:	mov	r0, r6
   20050:	bl	156a0 <gcry_free@plt>
   20054:	b	1ffc0 <ftello64@plt+0x9a80>
   20058:	ldr	r0, [pc, #36]	; 20084 <ftello64@plt+0x9b44>
   2005c:	bl	487a0 <ftello64@plt+0x32260>
   20060:	ldr	r0, [pc, #32]	; 20088 <ftello64@plt+0x9b48>
   20064:	b	1fffc <ftello64@plt+0x9abc>
   20068:	bl	15748 <__stack_chk_fail@plt>
   2006c:	andeq	pc, r7, r8, lsl #15
   20070:	andeq	r3, r6, ip, lsl #24
   20074:	andeq	r0, r0, sl, ror #7
   20078:	andeq	r0, r8, ip, ror #23
   2007c:	andeq	lr, r1, r4, ror r5
   20080:	movweq	r0, #45	; 0x2d
   20084:	andeq	r3, r6, ip, lsl ip
   20088:	movweq	r0, #1
   2008c:	push	{r4, r5, r6, r7, r8, r9, lr}
   20090:	sub	sp, sp, #1024	; 0x400
   20094:	ldr	r5, [pc, #288]	; 201bc <ftello64@plt+0x9c7c>
   20098:	sub	sp, sp, #12
   2009c:	mov	r6, r1
   200a0:	ldr	r3, [r5]
   200a4:	mov	r7, r0
   200a8:	str	r3, [sp, #1028]	; 0x404
   200ac:	bl	1e774 <ftello64@plt+0x8234>
   200b0:	subs	r4, r0, #0
   200b4:	beq	200d8 <ftello64@plt+0x9b98>
   200b8:	ldr	r2, [sp, #1028]	; 0x404
   200bc:	ldr	r3, [r5]
   200c0:	mov	r0, r4
   200c4:	cmp	r2, r3
   200c8:	bne	201b8 <ftello64@plt+0x9c78>
   200cc:	add	sp, sp, #1024	; 0x400
   200d0:	add	sp, sp, #12
   200d4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   200d8:	ldr	r8, [pc, #224]	; 201c0 <ftello64@plt+0x9c80>
   200dc:	mov	r1, #2
   200e0:	mov	r0, r6
   200e4:	ldr	r3, [r8]
   200e8:	str	r7, [sp, #16]
   200ec:	str	r3, [sp, #20]
   200f0:	bl	226c8 <ftello64@plt+0xc188>
   200f4:	subs	r7, r0, #0
   200f8:	beq	20198 <ftello64@plt+0x9c58>
   200fc:	mov	r0, r6
   20100:	mov	r1, r4
   20104:	bl	15514 <ksba_cert_get_issuer@plt>
   20108:	subs	r9, r0, #0
   2010c:	beq	201a8 <ftello64@plt+0x9c68>
   20110:	mov	r1, r4
   20114:	bl	24b34 <ftello64@plt+0xe5f4>
   20118:	mov	r6, r0
   2011c:	mov	r0, r9
   20120:	bl	156a0 <gcry_free@plt>
   20124:	cmp	r6, #0
   20128:	beq	20184 <ftello64@plt+0x9c44>
   2012c:	mov	r3, r7
   20130:	ldr	r2, [pc, #140]	; 201c4 <ftello64@plt+0x9c84>
   20134:	ldr	r1, [pc, #140]	; 201c8 <ftello64@plt+0x9c88>
   20138:	str	r6, [sp]
   2013c:	add	r0, sp, #24
   20140:	bl	16060 <gpgrt_snprintf@plt>
   20144:	mov	r0, r6
   20148:	bl	15db4 <ksba_free@plt>
   2014c:	mov	r0, r7
   20150:	bl	156a0 <gcry_free@plt>
   20154:	ldr	r2, [pc, #112]	; 201cc <ftello64@plt+0x9c8c>
   20158:	add	r3, sp, #16
   2015c:	str	r4, [sp, #12]
   20160:	strd	r2, [sp]
   20164:	str	r4, [sp, #8]
   20168:	mov	r3, r4
   2016c:	mov	r2, r4
   20170:	add	r1, sp, #24
   20174:	ldr	r0, [r8]
   20178:	bl	15a54 <assuan_transact@plt>
   2017c:	mov	r4, r0
   20180:	b	200b8 <ftello64@plt+0x9b78>
   20184:	bl	15d48 <gpg_err_code_from_syserror@plt>
   20188:	cmp	r0, #0
   2018c:	uxthne	r0, r0
   20190:	orrne	r4, r0, #50331648	; 0x3000000
   20194:	b	200b8 <ftello64@plt+0x9b78>
   20198:	ldr	r0, [pc, #48]	; 201d0 <ftello64@plt+0x9c90>
   2019c:	bl	487a0 <ftello64@plt+0x32260>
   201a0:	ldr	r4, [pc, #44]	; 201d4 <ftello64@plt+0x9c94>
   201a4:	b	200b8 <ftello64@plt+0x9b78>
   201a8:	mov	r0, r7
   201ac:	bl	156a0 <gcry_free@plt>
   201b0:	ldr	r4, [pc, #28]	; 201d4 <ftello64@plt+0x9c94>
   201b4:	b	200b8 <ftello64@plt+0x9b78>
   201b8:	bl	15748 <__stack_chk_fail@plt>
   201bc:	andeq	pc, r7, r8, lsl #15
   201c0:	andeq	r0, r8, ip, ror #23
   201c4:	andeq	r3, r6, ip, lsr ip
   201c8:	andeq	r0, r0, sl, ror #7
   201cc:	andeq	lr, r1, ip, lsr #26
   201d0:	andeq	r3, r6, ip, lsl ip
   201d4:	movweq	r0, #1
   201d8:	push	{r4, r5, r6, lr}
   201dc:	sub	sp, sp, #1024	; 0x400
   201e0:	ldr	r5, [pc, #148]	; 2027c <ftello64@plt+0x9d3c>
   201e4:	mov	r6, r1
   201e8:	ldr	r3, [r5]
   201ec:	str	r3, [sp, #1020]	; 0x3fc
   201f0:	bl	1e774 <ftello64@plt+0x8234>
   201f4:	subs	r4, r0, #0
   201f8:	bne	20218 <ftello64@plt+0x9cd8>
   201fc:	cmp	r6, #0
   20200:	beq	20214 <ftello64@plt+0x9cd4>
   20204:	mov	r0, r6
   20208:	bl	15cb8 <strlen@plt>
   2020c:	cmp	r0, #40	; 0x28
   20210:	beq	20234 <ftello64@plt+0x9cf4>
   20214:	ldr	r4, [pc, #100]	; 20280 <ftello64@plt+0x9d40>
   20218:	ldr	r2, [sp, #1020]	; 0x3fc
   2021c:	ldr	r3, [r5]
   20220:	mov	r0, r4
   20224:	cmp	r2, r3
   20228:	bne	20278 <ftello64@plt+0x9d38>
   2022c:	add	sp, sp, #1024	; 0x400
   20230:	pop	{r4, r5, r6, pc}
   20234:	mov	r3, r6
   20238:	ldr	r2, [pc, #68]	; 20284 <ftello64@plt+0x9d44>
   2023c:	ldr	r1, [pc, #68]	; 20288 <ftello64@plt+0x9d48>
   20240:	add	r0, sp, #16
   20244:	bl	16060 <gpgrt_snprintf@plt>
   20248:	ldr	r3, [pc, #60]	; 2028c <ftello64@plt+0x9d4c>
   2024c:	str	r4, [sp, #12]
   20250:	str	r4, [sp, #8]
   20254:	str	r4, [sp, #4]
   20258:	str	r4, [sp]
   2025c:	mov	r2, r4
   20260:	ldr	r0, [r3]
   20264:	add	r1, sp, #16
   20268:	mov	r3, r4
   2026c:	bl	15a54 <assuan_transact@plt>
   20270:	mov	r4, r0
   20274:	b	20218 <ftello64@plt+0x9cd8>
   20278:	bl	15748 <__stack_chk_fail@plt>
   2027c:	andeq	pc, r7, r8, lsl #15
   20280:	movweq	r0, #55	; 0x37
   20284:	andeq	r3, r6, r0, asr ip
   20288:	andeq	r0, r0, sl, ror #7
   2028c:	andeq	r0, r8, ip, ror #23
   20290:	push	{r4, r5, r6, r7, r8, lr}
   20294:	sub	sp, sp, #56	; 0x38
   20298:	ldr	r5, [pc, #192]	; 20360 <ftello64@plt+0x9e20>
   2029c:	mov	r6, r0
   202a0:	ldr	r3, [r5]
   202a4:	str	r3, [sp, #52]	; 0x34
   202a8:	bl	1e774 <ftello64@plt+0x8234>
   202ac:	subs	r4, r0, #0
   202b0:	beq	202d0 <ftello64@plt+0x9d90>
   202b4:	ldr	r2, [sp, #52]	; 0x34
   202b8:	ldr	r3, [r5]
   202bc:	mov	r0, r4
   202c0:	cmp	r2, r3
   202c4:	bne	2035c <ftello64@plt+0x9e1c>
   202c8:	add	sp, sp, #56	; 0x38
   202cc:	pop	{r4, r5, r6, r7, r8, pc}
   202d0:	ldr	r7, [pc, #140]	; 20364 <ftello64@plt+0x9e24>
   202d4:	mov	r3, #2
   202d8:	ldr	r2, [pc, #136]	; 20368 <ftello64@plt+0x9e28>
   202dc:	ldr	r1, [r7]
   202e0:	mov	r0, r6
   202e4:	bl	1e5e4 <ftello64@plt+0x80a4>
   202e8:	subs	r4, r0, #0
   202ec:	bne	202b4 <ftello64@plt+0x9d74>
   202f0:	add	r8, sp, #36	; 0x24
   202f4:	mov	r0, r8
   202f8:	mov	r1, #4096	; 0x1000
   202fc:	bl	507f8 <ftello64@plt+0x3a2b8>
   20300:	ldr	r1, [r7]
   20304:	ldr	r2, [pc, #96]	; 2036c <ftello64@plt+0x9e2c>
   20308:	add	r3, sp, #20
   2030c:	str	r3, [sp, #12]
   20310:	str	r4, [sp, #4]
   20314:	str	r4, [sp]
   20318:	str	r2, [sp, #8]
   2031c:	mov	r0, r1
   20320:	ldr	r2, [pc, #72]	; 20370 <ftello64@plt+0x9e30>
   20324:	str	r1, [sp, #28]
   20328:	ldr	r1, [pc, #68]	; 20374 <ftello64@plt+0x9e34>
   2032c:	str	r4, [sp, #20]
   20330:	str	r8, [sp, #32]
   20334:	str	r6, [sp, #24]
   20338:	bl	15a54 <assuan_transact@plt>
   2033c:	add	r1, sp, #16
   20340:	mov	r4, r0
   20344:	mov	r0, r8
   20348:	bl	50a38 <ftello64@plt+0x3a4f8>
   2034c:	bl	156a0 <gcry_free@plt>
   20350:	cmp	r4, #0
   20354:	ldreq	r4, [sp, #20]
   20358:	b	202b4 <ftello64@plt+0x9d74>
   2035c:	bl	15748 <__stack_chk_fail@plt>
   20360:	andeq	pc, r7, r8, lsl #15
   20364:	andeq	r0, r8, ip, ror #23
   20368:	andeq	r3, r6, ip, asr ip
   2036c:	andeq	lr, r1, r8, lsr #24
   20370:			; <UNDEFINED> instruction: 0x0001efb8
   20374:	andeq	r3, r6, r8, ror #24
   20378:	push	{r4, r5, r6, r7, r8, r9, lr}
   2037c:	sub	sp, sp, #1024	; 0x400
   20380:	ldr	r5, [pc, #260]	; 2048c <ftello64@plt+0x9f4c>
   20384:	sub	sp, sp, #12
   20388:	mov	r6, r1
   2038c:	ldr	r3, [r5]
   20390:	mov	r9, r2
   20394:	mov	r8, r0
   20398:	str	r3, [sp, #1028]	; 0x404
   2039c:	bl	1e774 <ftello64@plt+0x8234>
   203a0:	subs	r4, r0, #0
   203a4:	bne	20460 <ftello64@plt+0x9f20>
   203a8:	ldr	r7, [pc, #224]	; 20490 <ftello64@plt+0x9f50>
   203ac:	cmp	r6, #0
   203b0:	str	r8, [sp, #16]
   203b4:	ldr	r3, [r7]
   203b8:	str	r3, [sp, #20]
   203bc:	beq	20480 <ftello64@plt+0x9f40>
   203c0:	mov	r0, r6
   203c4:	bl	15cb8 <strlen@plt>
   203c8:	cmp	r0, #40	; 0x28
   203cc:	bne	20480 <ftello64@plt+0x9f40>
   203d0:	cmp	r9, #0
   203d4:	add	r8, sp, #24
   203d8:	beq	2041c <ftello64@plt+0x9edc>
   203dc:	mov	r3, r9
   203e0:	ldr	r2, [pc, #172]	; 20494 <ftello64@plt+0x9f54>
   203e4:	ldr	r1, [pc, #172]	; 20498 <ftello64@plt+0x9f58>
   203e8:	mov	r0, r8
   203ec:	bl	16060 <gpgrt_snprintf@plt>
   203f0:	str	r4, [sp, #12]
   203f4:	str	r4, [sp, #8]
   203f8:	str	r4, [sp, #4]
   203fc:	str	r4, [sp]
   20400:	mov	r3, r4
   20404:	mov	r2, r4
   20408:	mov	r1, r8
   2040c:	ldr	r0, [r7]
   20410:	bl	15a54 <assuan_transact@plt>
   20414:	subs	r4, r0, #0
   20418:	bne	20460 <ftello64@plt+0x9f20>
   2041c:	mov	r3, r6
   20420:	ldr	r2, [pc, #116]	; 2049c <ftello64@plt+0x9f5c>
   20424:	ldr	r1, [pc, #108]	; 20498 <ftello64@plt+0x9f58>
   20428:	mov	r0, r8
   2042c:	bl	16060 <gpgrt_snprintf@plt>
   20430:	ldr	r2, [pc, #104]	; 204a0 <ftello64@plt+0x9f60>
   20434:	mov	r3, #0
   20438:	add	ip, sp, #16
   2043c:	str	r2, [sp]
   20440:	mov	r1, r8
   20444:	ldr	r0, [r7]
   20448:	str	r3, [sp, #12]
   2044c:	str	r3, [sp, #8]
   20450:	mov	r2, r3
   20454:	str	ip, [sp, #4]
   20458:	bl	15a54 <assuan_transact@plt>
   2045c:	mov	r4, r0
   20460:	ldr	r2, [sp, #1028]	; 0x404
   20464:	ldr	r3, [r5]
   20468:	mov	r0, r4
   2046c:	cmp	r2, r3
   20470:	bne	20488 <ftello64@plt+0x9f48>
   20474:	add	sp, sp, #1024	; 0x400
   20478:	add	sp, sp, #12
   2047c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   20480:	ldr	r4, [pc, #28]	; 204a4 <ftello64@plt+0x9f64>
   20484:	b	20460 <ftello64@plt+0x9f20>
   20488:	bl	15748 <__stack_chk_fail@plt>
   2048c:	andeq	pc, r7, r8, lsl #15
   20490:	andeq	r0, r8, ip, ror #23
   20494:	andeq	r3, r6, r8, asr #21
   20498:	andeq	r0, r0, sl, ror #7
   2049c:	andeq	r3, r6, r8, ror ip
   204a0:	andeq	lr, r1, ip, lsr #26
   204a4:	movweq	r0, #55	; 0x37
   204a8:	push	{r4, r5, r6, r7, r8, lr}
   204ac:	sub	sp, sp, #1024	; 0x400
   204b0:	ldr	r5, [pc, #136]	; 20540 <ftello64@plt+0xa000>
   204b4:	sub	sp, sp, #8
   204b8:	mov	r7, r1
   204bc:	ldr	r3, [r5]
   204c0:	mov	r6, r0
   204c4:	str	r3, [sp, #1028]	; 0x404
   204c8:	bl	1e774 <ftello64@plt+0x8234>
   204cc:	subs	r4, r0, #0
   204d0:	movne	r0, r4
   204d4:	bne	20520 <ftello64@plt+0x9fe0>
   204d8:	ldr	r8, [pc, #100]	; 20544 <ftello64@plt+0xa004>
   204dc:	mov	r3, r7
   204e0:	ldr	r2, [pc, #96]	; 20548 <ftello64@plt+0xa008>
   204e4:	ldr	ip, [r8]
   204e8:	ldr	r1, [pc, #92]	; 2054c <ftello64@plt+0xa00c>
   204ec:	add	r0, sp, #24
   204f0:	str	r6, [sp, #16]
   204f4:	str	ip, [sp, #20]
   204f8:	bl	16060 <gpgrt_snprintf@plt>
   204fc:	ldr	r2, [pc, #76]	; 20550 <ftello64@plt+0xa010>
   20500:	add	r3, sp, #16
   20504:	add	r1, sp, #24
   20508:	stm	sp, {r2, r3, r4}
   2050c:	mov	r3, r4
   20510:	ldr	r0, [r8]
   20514:	str	r4, [sp, #12]
   20518:	mov	r2, r4
   2051c:	bl	15a54 <assuan_transact@plt>
   20520:	ldr	r2, [sp, #1028]	; 0x404
   20524:	ldr	r3, [r5]
   20528:	cmp	r2, r3
   2052c:	bne	2053c <ftello64@plt+0x9ffc>
   20530:	add	sp, sp, #1024	; 0x400
   20534:	add	sp, sp, #8
   20538:	pop	{r4, r5, r6, r7, r8, pc}
   2053c:	bl	15748 <__stack_chk_fail@plt>
   20540:	andeq	pc, r7, r8, lsl #15
   20544:	andeq	r0, r8, ip, ror #23
   20548:	andeq	r3, r6, r4, lsl #25
   2054c:	andeq	r0, r0, sl, ror #7
   20550:	andeq	lr, r1, ip, lsr #26
   20554:	push	{lr}		; (str lr, [sp, #-4]!)
   20558:	sub	sp, sp, #20
   2055c:	bl	1e774 <ftello64@plt+0x8234>
   20560:	subs	r3, r0, #0
   20564:	movne	r0, r3
   20568:	beq	20574 <ftello64@plt+0xa034>
   2056c:	add	sp, sp, #20
   20570:	pop	{pc}		; (ldr pc, [sp], #4)
   20574:	ldr	r2, [pc, #36]	; 205a0 <ftello64@plt+0xa060>
   20578:	str	r3, [sp, #12]
   2057c:	str	r3, [sp, #8]
   20580:	str	r3, [sp, #4]
   20584:	str	r3, [sp]
   20588:	ldr	r1, [pc, #20]	; 205a4 <ftello64@plt+0xa064>
   2058c:	ldr	r0, [r2]
   20590:	mov	r2, r3
   20594:	bl	15a54 <assuan_transact@plt>
   20598:	add	sp, sp, #20
   2059c:	pop	{pc}		; (ldr pc, [sp], #4)
   205a0:	andeq	r0, r8, ip, ror #23
   205a4:	muleq	r6, r8, ip
   205a8:	push	{r4, r5, r6, r7, lr}
   205ac:	mov	r7, r2
   205b0:	ldr	r5, [pc, #232]	; 206a0 <ftello64@plt+0xa160>
   205b4:	sub	sp, sp, #1024	; 0x400
   205b8:	sub	sp, sp, #12
   205bc:	mov	r3, #0
   205c0:	ldr	r2, [r5]
   205c4:	str	r3, [r7]
   205c8:	mov	r6, r1
   205cc:	str	r2, [sp, #1028]	; 0x404
   205d0:	str	r3, [sp, #20]
   205d4:	bl	1e774 <ftello64@plt+0x8234>
   205d8:	subs	r4, r0, #0
   205dc:	bne	205fc <ftello64@plt+0xa0bc>
   205e0:	cmp	r6, #0
   205e4:	beq	205f8 <ftello64@plt+0xa0b8>
   205e8:	mov	r0, r6
   205ec:	bl	15cb8 <strlen@plt>
   205f0:	cmp	r0, #40	; 0x28
   205f4:	beq	2061c <ftello64@plt+0xa0dc>
   205f8:	ldr	r4, [pc, #164]	; 206a4 <ftello64@plt+0xa164>
   205fc:	ldr	r2, [sp, #1028]	; 0x404
   20600:	ldr	r3, [r5]
   20604:	mov	r0, r4
   20608:	cmp	r2, r3
   2060c:	bne	2069c <ftello64@plt+0xa15c>
   20610:	add	sp, sp, #1024	; 0x400
   20614:	add	sp, sp, #12
   20618:	pop	{r4, r5, r6, r7, pc}
   2061c:	mov	r3, r6
   20620:	ldr	r2, [pc, #128]	; 206a8 <ftello64@plt+0xa168>
   20624:	ldr	r1, [pc, #128]	; 206ac <ftello64@plt+0xa16c>
   20628:	add	r0, sp, #24
   2062c:	bl	16060 <gpgrt_snprintf@plt>
   20630:	ldr	r2, [pc, #120]	; 206b0 <ftello64@plt+0xa170>
   20634:	ldr	r0, [pc, #120]	; 206b4 <ftello64@plt+0xa174>
   20638:	add	r3, sp, #20
   2063c:	str	r4, [sp, #4]
   20640:	str	r4, [sp]
   20644:	add	r1, sp, #24
   20648:	ldr	r0, [r0]
   2064c:	strd	r2, [sp, #8]
   20650:	mov	r3, r4
   20654:	mov	r2, r4
   20658:	bl	15a54 <assuan_transact@plt>
   2065c:	ldr	r6, [sp, #20]
   20660:	subs	r4, r0, #0
   20664:	bne	20688 <ftello64@plt+0xa148>
   20668:	cmp	r6, #0
   2066c:	beq	20694 <ftello64@plt+0xa154>
   20670:	ldr	r1, [pc, #64]	; 206b8 <ftello64@plt+0xa178>
   20674:	mov	r0, r6
   20678:	bl	16294 <strpbrk@plt>
   2067c:	cmp	r0, #0
   20680:	beq	20694 <ftello64@plt+0xa154>
   20684:	mov	r4, #55	; 0x37
   20688:	mov	r0, r6
   2068c:	bl	156a0 <gcry_free@plt>
   20690:	b	205fc <ftello64@plt+0xa0bc>
   20694:	str	r6, [r7]
   20698:	b	205fc <ftello64@plt+0xa0bc>
   2069c:	bl	15748 <__stack_chk_fail@plt>
   206a0:	andeq	pc, r7, r8, lsl #15
   206a4:	movweq	r0, #55	; 0x37
   206a8:	muleq	r6, ip, ip
   206ac:	andeq	r0, r0, sl, ror #7
   206b0:	andeq	lr, r1, ip, ror ip
   206b4:	andeq	r0, r8, ip, ror #23
   206b8:	andeq	r3, r6, r8, lsr #25
   206bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   206c0:	mov	r7, r3
   206c4:	ldr	r5, [pc, #332]	; 20818 <ftello64@plt+0xa2d8>
   206c8:	sub	sp, sp, #1040	; 0x410
   206cc:	sub	sp, sp, #8
   206d0:	ldr	r3, [r5]
   206d4:	mov	ip, #0
   206d8:	str	ip, [r7]
   206dc:	mov	r4, r1
   206e0:	mov	sl, r2
   206e4:	str	r3, [sp, #1044]	; 0x414
   206e8:	mov	r9, r0
   206ec:	bl	1e774 <ftello64@plt+0x8234>
   206f0:	subs	r6, r0, #0
   206f4:	bne	207a4 <ftello64@plt+0xa264>
   206f8:	ldr	r8, [pc, #284]	; 2081c <ftello64@plt+0xa2dc>
   206fc:	cmp	r4, #0
   20700:	str	r9, [sp, #16]
   20704:	ldr	r3, [r8]
   20708:	str	r3, [sp, #20]
   2070c:	beq	20720 <ftello64@plt+0xa1e0>
   20710:	ldrb	r3, [r4]
   20714:	cmp	r3, #0
   20718:	moveq	r4, r6
   2071c:	bne	20800 <ftello64@plt+0xa2c0>
   20720:	ldr	r9, [pc, #248]	; 20820 <ftello64@plt+0xa2e0>
   20724:	cmp	sl, #0
   20728:	ldr	r3, [pc, #244]	; 20824 <ftello64@plt+0xa2e4>
   2072c:	ldr	r2, [pc, #244]	; 20828 <ftello64@plt+0xa2e8>
   20730:	moveq	r3, r9
   20734:	ldr	r1, [pc, #240]	; 2082c <ftello64@plt+0xa2ec>
   20738:	str	r4, [sp]
   2073c:	add	r0, sp, #40	; 0x28
   20740:	bl	16060 <gpgrt_snprintf@plt>
   20744:	mov	r0, r4
   20748:	bl	156a0 <gcry_free@plt>
   2074c:	add	r0, sp, #24
   20750:	mov	r1, #64	; 0x40
   20754:	bl	50834 <ftello64@plt+0x3a2f4>
   20758:	ldr	r2, [pc, #208]	; 20830 <ftello64@plt+0xa2f0>
   2075c:	add	r3, sp, #16
   20760:	mov	r4, #0
   20764:	ldr	r0, [r8]
   20768:	add	r1, sp, #40	; 0x28
   2076c:	str	r3, [sp, #4]
   20770:	str	r2, [sp]
   20774:	add	r3, sp, #24
   20778:	str	r4, [sp, #12]
   2077c:	str	r4, [sp, #8]
   20780:	ldr	r2, [pc, #172]	; 20834 <ftello64@plt+0xa2f4>
   20784:	bl	15a54 <assuan_transact@plt>
   20788:	subs	r8, r0, #0
   2078c:	beq	207c4 <ftello64@plt+0xa284>
   20790:	mov	r1, r4
   20794:	add	r0, sp, #24
   20798:	bl	50a38 <ftello64@plt+0x3a4f8>
   2079c:	bl	156a0 <gcry_free@plt>
   207a0:	mov	r6, r8
   207a4:	ldr	r2, [sp, #1044]	; 0x414
   207a8:	ldr	r3, [r5]
   207ac:	mov	r0, r6
   207b0:	cmp	r2, r3
   207b4:	bne	20814 <ftello64@plt+0xa2d4>
   207b8:	add	sp, sp, #1040	; 0x410
   207bc:	add	sp, sp, #8
   207c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   207c4:	mov	r1, r9
   207c8:	mov	r2, #1
   207cc:	add	r0, sp, #24
   207d0:	bl	508a8 <ftello64@plt+0x3a368>
   207d4:	mov	r1, r8
   207d8:	add	r0, sp, #24
   207dc:	bl	50a38 <ftello64@plt+0x3a4f8>
   207e0:	cmp	r0, #0
   207e4:	str	r0, [r7]
   207e8:	bne	207a4 <ftello64@plt+0xa264>
   207ec:	bl	15d48 <gpg_err_code_from_syserror@plt>
   207f0:	cmp	r0, #0
   207f4:	uxthne	r0, r0
   207f8:	orrne	r6, r0, #50331648	; 0x3000000
   207fc:	b	207a4 <ftello64@plt+0xa264>
   20800:	mov	r0, r4
   20804:	bl	4f490 <ftello64@plt+0x38f50>
   20808:	subs	r4, r0, #0
   2080c:	bne	20720 <ftello64@plt+0xa1e0>
   20810:	b	207ec <ftello64@plt+0xa2ac>
   20814:	bl	15748 <__stack_chk_fail@plt>
   20818:	andeq	pc, r7, r8, lsl #15
   2081c:	andeq	r0, r8, ip, ror #23
   20820:			; <UNDEFINED> instruction: 0x0006abbc
   20824:	andeq	r3, r6, ip, lsr #25
   20828:	ldrdeq	r3, [r6], -r0
   2082c:	andeq	r0, r0, sl, ror #7
   20830:	andeq	lr, r1, ip, lsr #26
   20834:	andeq	r0, r5, r0, asr r9
   20838:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2083c:	mov	r6, r2
   20840:	ldr	r5, [pc, #248]	; 20940 <ftello64@plt+0xa400>
   20844:	sub	sp, sp, #1056	; 0x420
   20848:	mov	ip, #0
   2084c:	ldr	r2, [r5]
   20850:	str	ip, [r6]
   20854:	mov	r9, r1
   20858:	mov	sl, r3
   2085c:	str	r2, [sp, #1052]	; 0x41c
   20860:	mov	r8, r0
   20864:	bl	1e774 <ftello64@plt+0x8234>
   20868:	subs	r4, r0, #0
   2086c:	bne	20900 <ftello64@plt+0xa3c0>
   20870:	ldr	r7, [pc, #204]	; 20944 <ftello64@plt+0xa404>
   20874:	ldr	r2, [pc, #204]	; 20948 <ftello64@plt+0xa408>
   20878:	cmp	r9, #0
   2087c:	ldr	ip, [r7]
   20880:	ldr	r3, [pc, #196]	; 2094c <ftello64@plt+0xa40c>
   20884:	ldr	r1, [pc, #196]	; 20950 <ftello64@plt+0xa410>
   20888:	movne	r3, r2
   2088c:	add	r0, sp, #48	; 0x30
   20890:	ldr	r2, [pc, #188]	; 20954 <ftello64@plt+0xa414>
   20894:	str	ip, [sp, #28]
   20898:	str	r8, [sp, #24]
   2089c:	bl	16060 <gpgrt_snprintf@plt>
   208a0:	add	r0, sp, #32
   208a4:	mov	r1, #64	; 0x40
   208a8:	bl	50834 <ftello64@plt+0x3a2f4>
   208ac:	ldr	r2, [pc, #164]	; 20958 <ftello64@plt+0xa418>
   208b0:	add	r3, sp, #24
   208b4:	add	r1, sp, #48	; 0x30
   208b8:	stmib	sp, {r3, r4}
   208bc:	str	r4, [sp, #12]
   208c0:	add	r3, sp, #32
   208c4:	str	r2, [sp]
   208c8:	ldr	r0, [r7]
   208cc:	ldr	r2, [pc, #136]	; 2095c <ftello64@plt+0xa41c>
   208d0:	bl	15a54 <assuan_transact@plt>
   208d4:	add	r3, sp, #32
   208d8:	add	r1, sp, #20
   208dc:	subs	r4, r0, #0
   208e0:	mov	r0, r3
   208e4:	bne	2091c <ftello64@plt+0xa3dc>
   208e8:	bl	50a38 <ftello64@plt+0x3a4f8>
   208ec:	cmp	r0, #0
   208f0:	beq	20928 <ftello64@plt+0xa3e8>
   208f4:	ldr	r3, [sp, #20]
   208f8:	str	r0, [r6]
   208fc:	str	r3, [sl]
   20900:	ldr	r2, [sp, #1052]	; 0x41c
   20904:	ldr	r3, [r5]
   20908:	mov	r0, r4
   2090c:	cmp	r2, r3
   20910:	bne	2093c <ftello64@plt+0xa3fc>
   20914:	add	sp, sp, #1056	; 0x420
   20918:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2091c:	bl	50a38 <ftello64@plt+0x3a4f8>
   20920:	bl	156a0 <gcry_free@plt>
   20924:	b	20900 <ftello64@plt+0xa3c0>
   20928:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2092c:	subs	r4, r0, #0
   20930:	uxthne	r4, r4
   20934:	orrne	r4, r4, #50331648	; 0x3000000
   20938:	b	20900 <ftello64@plt+0xa3c0>
   2093c:	bl	15748 <__stack_chk_fail@plt>
   20940:	andeq	pc, r7, r8, lsl #15
   20944:	andeq	r0, r8, ip, ror #23
   20948:	strdeq	r3, [r6], -r4
   2094c:	andeq	r3, r6, r0, lsl #26
   20950:	andeq	r0, r0, sl, ror #7
   20954:	andeq	r3, r6, ip, lsl #26
   20958:	andeq	lr, r1, ip, lsr #26
   2095c:	andeq	r0, r5, r0, asr r9
   20960:	push	{r4, r5, r6, r7, lr}
   20964:	sub	sp, sp, #44	; 0x2c
   20968:	ldr	r4, [pc, #128]	; 209f0 <ftello64@plt+0xa4b0>
   2096c:	mov	r6, r1
   20970:	mov	r5, r2
   20974:	ldr	r3, [r4]
   20978:	mov	r7, r0
   2097c:	str	r3, [sp, #36]	; 0x24
   20980:	bl	1e774 <ftello64@plt+0x8234>
   20984:	subs	r3, r0, #0
   20988:	bne	209d0 <ftello64@plt+0xa490>
   2098c:	ldr	r1, [pc, #96]	; 209f4 <ftello64@plt+0xa4b4>
   20990:	ldr	r2, [pc, #96]	; 209f8 <ftello64@plt+0xa4b8>
   20994:	str	r3, [sp, #12]
   20998:	ldr	ip, [r1]
   2099c:	str	r2, [sp]
   209a0:	add	r2, sp, #20
   209a4:	str	r3, [sp, #8]
   209a8:	str	r2, [sp, #4]
   209ac:	mov	r0, ip
   209b0:	mov	r2, r3
   209b4:	ldr	r1, [pc, #64]	; 209fc <ftello64@plt+0xa4bc>
   209b8:	str	r7, [sp, #20]
   209bc:	str	r6, [sp, #28]
   209c0:	str	r5, [sp, #32]
   209c4:	str	ip, [sp, #24]
   209c8:	bl	15a54 <assuan_transact@plt>
   209cc:	mov	r3, r0
   209d0:	ldr	r1, [sp, #36]	; 0x24
   209d4:	ldr	r2, [r4]
   209d8:	mov	r0, r3
   209dc:	cmp	r1, r2
   209e0:	bne	209ec <ftello64@plt+0xa4ac>
   209e4:	add	sp, sp, #44	; 0x2c
   209e8:	pop	{r4, r5, r6, r7, pc}
   209ec:	bl	15748 <__stack_chk_fail@plt>
   209f0:	andeq	pc, r7, r8, lsl #15
   209f4:	andeq	r0, r8, ip, ror #23
   209f8:	andeq	lr, r1, r8, lsr #30
   209fc:	andeq	r3, r6, ip, lsl sp
   20a00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20a04:	mov	r7, r3
   20a08:	ldr	r5, [pc, #344]	; 20b68 <ftello64@plt+0xa628>
   20a0c:	sub	sp, sp, #1056	; 0x420
   20a10:	sub	sp, sp, #4
   20a14:	ldr	r3, [r5]
   20a18:	mov	ip, #0
   20a1c:	str	ip, [r7]
   20a20:	mov	sl, r1
   20a24:	mov	r9, r2
   20a28:	str	r3, [sp, #1052]	; 0x41c
   20a2c:	mov	r6, r0
   20a30:	ldr	fp, [sp, #1096]	; 0x448
   20a34:	bl	1e774 <ftello64@plt+0x8234>
   20a38:	subs	r4, r0, #0
   20a3c:	bne	20b18 <ftello64@plt+0xa5d8>
   20a40:	ldr	r8, [pc, #292]	; 20b6c <ftello64@plt+0xa62c>
   20a44:	cmp	r9, #0
   20a48:	str	r6, [sp, #24]
   20a4c:	ldr	r3, [r8]
   20a50:	add	r6, sp, #48	; 0x30
   20a54:	str	r3, [sp, #28]
   20a58:	beq	20a9c <ftello64@plt+0xa55c>
   20a5c:	mov	r3, r9
   20a60:	ldr	r2, [pc, #264]	; 20b70 <ftello64@plt+0xa630>
   20a64:	ldr	r1, [pc, #264]	; 20b74 <ftello64@plt+0xa634>
   20a68:	mov	r0, r6
   20a6c:	bl	16060 <gpgrt_snprintf@plt>
   20a70:	str	r4, [sp, #12]
   20a74:	str	r4, [sp, #8]
   20a78:	str	r4, [sp, #4]
   20a7c:	str	r4, [sp]
   20a80:	mov	r3, r4
   20a84:	mov	r2, r4
   20a88:	mov	r1, r6
   20a8c:	ldr	r0, [r8]
   20a90:	bl	15a54 <assuan_transact@plt>
   20a94:	subs	r4, r0, #0
   20a98:	bne	20b18 <ftello64@plt+0xa5d8>
   20a9c:	mov	r3, sl
   20aa0:	ldr	r2, [pc, #208]	; 20b78 <ftello64@plt+0xa638>
   20aa4:	ldr	r1, [pc, #200]	; 20b74 <ftello64@plt+0xa634>
   20aa8:	mov	r0, r6
   20aac:	bl	16060 <gpgrt_snprintf@plt>
   20ab0:	add	r0, sp, #32
   20ab4:	mov	r1, #1024	; 0x400
   20ab8:	bl	50834 <ftello64@plt+0x3a2f4>
   20abc:	ldr	ip, [pc, #184]	; 20b7c <ftello64@plt+0xa63c>
   20ac0:	mov	r2, #0
   20ac4:	add	r3, sp, #24
   20ac8:	str	r3, [sp, #4]
   20acc:	str	r2, [sp, #12]
   20ad0:	str	r2, [sp, #8]
   20ad4:	mov	r1, r6
   20ad8:	ldr	r0, [r8]
   20adc:	add	r3, sp, #32
   20ae0:	str	ip, [sp]
   20ae4:	ldr	r2, [pc, #148]	; 20b80 <ftello64@plt+0xa640>
   20ae8:	bl	15a54 <assuan_transact@plt>
   20aec:	subs	r4, r0, #0
   20af0:	bne	20b38 <ftello64@plt+0xa5f8>
   20af4:	add	r3, sp, #32
   20af8:	add	r1, sp, #20
   20afc:	mov	r0, r3
   20b00:	bl	50a38 <ftello64@plt+0x3a4f8>
   20b04:	cmp	r0, #0
   20b08:	beq	20b50 <ftello64@plt+0xa610>
   20b0c:	ldr	r3, [sp, #20]
   20b10:	str	r0, [r7]
   20b14:	str	r3, [fp]
   20b18:	ldr	r2, [sp, #1052]	; 0x41c
   20b1c:	ldr	r3, [r5]
   20b20:	mov	r0, r4
   20b24:	cmp	r2, r3
   20b28:	bne	20b64 <ftello64@plt+0xa624>
   20b2c:	add	sp, sp, #1056	; 0x420
   20b30:	add	sp, sp, #4
   20b34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20b38:	add	r3, sp, #32
   20b3c:	add	r1, sp, #20
   20b40:	mov	r0, r3
   20b44:	bl	50a38 <ftello64@plt+0x3a4f8>
   20b48:	bl	156a0 <gcry_free@plt>
   20b4c:	b	20b18 <ftello64@plt+0xa5d8>
   20b50:	bl	15d48 <gpg_err_code_from_syserror@plt>
   20b54:	subs	r4, r0, #0
   20b58:	uxthne	r4, r4
   20b5c:	orrne	r4, r4, #50331648	; 0x3000000
   20b60:	b	20b18 <ftello64@plt+0xa5d8>
   20b64:	bl	15748 <__stack_chk_fail@plt>
   20b68:	andeq	pc, r7, r8, lsl #15
   20b6c:	andeq	r0, r8, ip, ror #23
   20b70:	andeq	r3, r6, r8, asr #21
   20b74:	andeq	r0, r0, sl, ror #7
   20b78:	andeq	r3, r6, r8, lsr #26
   20b7c:	andeq	lr, r1, ip, lsr #26
   20b80:	andeq	r0, r5, r0, asr r9
   20b84:	ldr	r3, [pc, #96]	; 20bec <ftello64@plt+0xa6ac>
   20b88:	push	{r4, r5, r6, lr}
   20b8c:	mov	r4, r0
   20b90:	ldr	r3, [r3, #4]
   20b94:	mov	r5, r1
   20b98:	cmp	r3, #0
   20b9c:	bne	20be0 <ftello64@plt+0xa6a0>
   20ba0:	mov	r0, r5
   20ba4:	ldr	r1, [pc, #68]	; 20bf0 <ftello64@plt+0xa6b0>
   20ba8:	bl	42d84 <ftello64@plt+0x2c844>
   20bac:	cmp	r4, #0
   20bb0:	cmpne	r0, #0
   20bb4:	bne	20bc0 <ftello64@plt+0xa680>
   20bb8:	mov	r0, #0
   20bbc:	pop	{r4, r5, r6, pc}
   20bc0:	mov	r2, r0
   20bc4:	mov	r1, #50	; 0x32
   20bc8:	mov	r0, r4
   20bcc:	bl	1e3f8 <ftello64@plt+0x7eb8>
   20bd0:	cmp	r0, #0
   20bd4:	beq	20bb8 <ftello64@plt+0xa678>
   20bd8:	ldr	r0, [pc, #20]	; 20bf4 <ftello64@plt+0xa6b4>
   20bdc:	pop	{r4, r5, r6, pc}
   20be0:	ldr	r0, [pc, #16]	; 20bf8 <ftello64@plt+0xa6b8>
   20be4:	bl	4873c <ftello64@plt+0x321fc>
   20be8:	b	20ba0 <ftello64@plt+0xa660>
   20bec:	andeq	r0, r8, r0, lsr #30
   20bf0:	andeq	r3, r6, r0, lsl #19
   20bf4:	movweq	r0, #277	; 0x115
   20bf8:	andeq	r3, r6, r8, asr #26
   20bfc:	push	{r4, r5, r6, r7, r8, lr}
   20c00:	sub	sp, sp, #72	; 0x48
   20c04:	ldr	r6, [pc, #604]	; 20e68 <ftello64@plt+0xa928>
   20c08:	mov	r5, r1
   20c0c:	mov	r7, r0
   20c10:	ldr	r3, [r6]
   20c14:	mov	r0, r1
   20c18:	ldr	r1, [pc, #588]	; 20e6c <ftello64@plt+0xa92c>
   20c1c:	str	r3, [sp, #68]	; 0x44
   20c20:	bl	42d84 <ftello64@plt+0x2c844>
   20c24:	subs	r1, r0, #0
   20c28:	beq	20c88 <ftello64@plt+0xa748>
   20c2c:	ldrb	r4, [r1]
   20c30:	cmp	r4, #0
   20c34:	movne	r4, #0
   20c38:	bne	20cd0 <ftello64@plt+0xa790>
   20c3c:	ldr	r0, [r7, #8]
   20c40:	add	r1, sp, #16
   20c44:	bl	162a0 <ksba_cert_get_image@plt>
   20c48:	subs	r1, r0, #0
   20c4c:	ldreq	r5, [pc, #540]	; 20e70 <ftello64@plt+0xa930>
   20c50:	beq	20c64 <ftello64@plt+0xa724>
   20c54:	ldr	r0, [r7, #4]
   20c58:	ldr	r2, [sp, #16]
   20c5c:	bl	15dfc <assuan_send_data@plt>
   20c60:	mov	r5, r0
   20c64:	mov	r0, r4
   20c68:	bl	156a0 <gcry_free@plt>
   20c6c:	ldr	r2, [sp, #68]	; 0x44
   20c70:	ldr	r3, [r6]
   20c74:	mov	r0, r5
   20c78:	cmp	r2, r3
   20c7c:	bne	20e64 <ftello64@plt+0xa924>
   20c80:	add	sp, sp, #72	; 0x48
   20c84:	pop	{r4, r5, r6, r7, r8, pc}
   20c88:	ldr	r1, [pc, #484]	; 20e74 <ftello64@plt+0xa934>
   20c8c:	mov	r0, r5
   20c90:	bl	42d84 <ftello64@plt+0x2c844>
   20c94:	subs	r4, r0, #0
   20c98:	beq	20d3c <ftello64@plt+0xa7fc>
   20c9c:	add	r1, sp, #12
   20ca0:	bl	4a804 <ftello64@plt+0x342c4>
   20ca4:	ldr	r3, [sp, #12]
   20ca8:	add	r1, r4, r3
   20cac:	ldrb	r3, [r4, r3]
   20cb0:	cmp	r3, #32
   20cb4:	bne	20cc4 <ftello64@plt+0xa784>
   20cb8:	ldrb	r3, [r1, #1]!
   20cbc:	cmp	r3, #32
   20cc0:	beq	20cb8 <ftello64@plt+0xa778>
   20cc4:	cmp	r3, #0
   20cc8:	mov	r4, r0
   20ccc:	beq	20c3c <ftello64@plt+0xa6fc>
   20cd0:	mov	r3, #1
   20cd4:	str	r3, [sp]
   20cd8:	mov	r2, r4
   20cdc:	add	r3, sp, #20
   20ce0:	ldr	r0, [r7]
   20ce4:	bl	23714 <ftello64@plt+0xd1d4>
   20ce8:	cmp	r0, #0
   20cec:	bne	20d24 <ftello64@plt+0xa7e4>
   20cf0:	add	r1, sp, #16
   20cf4:	ldr	r0, [sp, #20]
   20cf8:	bl	162a0 <ksba_cert_get_image@plt>
   20cfc:	subs	r1, r0, #0
   20d00:	ldreq	r5, [pc, #360]	; 20e70 <ftello64@plt+0xa930>
   20d04:	beq	20d18 <ftello64@plt+0xa7d8>
   20d08:	ldr	r0, [r7, #4]
   20d0c:	ldr	r2, [sp, #16]
   20d10:	bl	15dfc <assuan_send_data@plt>
   20d14:	mov	r5, r0
   20d18:	ldr	r0, [sp, #20]
   20d1c:	bl	15358 <ksba_cert_release@plt>
   20d20:	b	20c64 <ftello64@plt+0xa724>
   20d24:	bl	161e0 <gpg_strerror@plt>
   20d28:	ldr	r5, [pc, #328]	; 20e78 <ftello64@plt+0xa938>
   20d2c:	mov	r1, r0
   20d30:	ldr	r0, [pc, #324]	; 20e7c <ftello64@plt+0xa93c>
   20d34:	bl	487a0 <ftello64@plt+0x32260>
   20d38:	b	20c64 <ftello64@plt+0xa724>
   20d3c:	ldr	r1, [pc, #316]	; 20e80 <ftello64@plt+0xa940>
   20d40:	mov	r0, r5
   20d44:	bl	42d84 <ftello64@plt+0x2c844>
   20d48:	subs	r8, r0, #0
   20d4c:	beq	20d64 <ftello64@plt+0xa824>
   20d50:	ldrb	r3, [r8]
   20d54:	cmp	r3, #0
   20d58:	bne	20dbc <ftello64@plt+0xa87c>
   20d5c:	ldr	r0, [r7, #12]
   20d60:	b	20c40 <ftello64@plt+0xa700>
   20d64:	ldr	r1, [pc, #280]	; 20e84 <ftello64@plt+0xa944>
   20d68:	mov	r0, r5
   20d6c:	bl	42d84 <ftello64@plt+0x2c844>
   20d70:	cmp	r0, #0
   20d74:	beq	20e50 <ftello64@plt+0xa910>
   20d78:	sub	lr, r0, #1
   20d7c:	mov	r1, lr
   20d80:	str	r8, [sp, #12]
   20d84:	ldrb	r2, [r1, #1]!
   20d88:	bic	r3, r2, #32
   20d8c:	sub	r3, r3, #65	; 0x41
   20d90:	sub	ip, r2, #48	; 0x30
   20d94:	cmp	ip, #9
   20d98:	cmphi	r3, #5
   20d9c:	bls	20dcc <ftello64@plt+0xa88c>
   20da0:	cmp	r2, #0
   20da4:	bne	20db4 <ftello64@plt+0xa874>
   20da8:	ldr	r3, [sp, #12]
   20dac:	cmp	r3, #40	; 0x28
   20db0:	beq	20ddc <ftello64@plt+0xa89c>
   20db4:	ldr	r5, [pc, #204]	; 20e88 <ftello64@plt+0xa948>
   20db8:	b	20c6c <ftello64@plt+0xa72c>
   20dbc:	ldr	r0, [pc, #200]	; 20e8c <ftello64@plt+0xa94c>
   20dc0:	bl	487a0 <ftello64@plt+0x32260>
   20dc4:	ldr	r5, [pc, #196]	; 20e90 <ftello64@plt+0xa950>
   20dc8:	b	20c64 <ftello64@plt+0xa724>
   20dcc:	ldr	r3, [sp, #12]
   20dd0:	add	r3, r3, #1
   20dd4:	str	r3, [sp, #12]
   20dd8:	b	20d84 <ftello64@plt+0xa844>
   20ddc:	add	r1, sp, #24
   20de0:	add	r4, sp, #64	; 0x40
   20de4:	str	r2, [sp, #12]
   20de8:	ldrb	r2, [lr, #1]
   20dec:	add	r3, lr, #2
   20df0:	add	ip, lr, #1
   20df4:	cmp	r2, #96	; 0x60
   20df8:	andhi	r2, r2, #223	; 0xdf
   20dfc:	sub	r3, r3, r0
   20e00:	strb	r2, [r1], #1
   20e04:	cmp	r4, r1
   20e08:	str	r3, [sp, #12]
   20e0c:	mov	lr, ip
   20e10:	bne	20de8 <ftello64@plt+0xa8a8>
   20e14:	mov	r5, #0
   20e18:	add	r2, sp, #24
   20e1c:	mov	r1, r5
   20e20:	add	r3, sp, #20
   20e24:	ldr	r0, [r7]
   20e28:	strb	r5, [sp, #64]	; 0x40
   20e2c:	bl	1ff5c <ftello64@plt+0x9a1c>
   20e30:	cmp	r0, r5
   20e34:	bne	20c6c <ftello64@plt+0xa72c>
   20e38:	ldr	r0, [r7, #4]
   20e3c:	mov	r2, #1
   20e40:	ldr	r1, [pc, #76]	; 20e94 <ftello64@plt+0xa954>
   20e44:	bl	15dfc <assuan_send_data@plt>
   20e48:	mov	r5, r0
   20e4c:	b	20c6c <ftello64@plt+0xa72c>
   20e50:	mov	r1, r5
   20e54:	ldr	r0, [pc, #60]	; 20e98 <ftello64@plt+0xa958>
   20e58:	bl	487a0 <ftello64@plt+0x32260>
   20e5c:	ldr	r5, [pc, #44]	; 20e90 <ftello64@plt+0xa950>
   20e60:	b	20c6c <ftello64@plt+0xa72c>
   20e64:	bl	15748 <__stack_chk_fail@plt>
   20e68:	andeq	pc, r7, r8, lsl #15
   20e6c:	andeq	r3, r6, ip, asr sp
   20e70:	movweq	r0, #164	; 0xa4
   20e74:	andeq	r3, r6, r8, ror #26
   20e78:	movweq	r0, #27
   20e7c:	andeq	r3, r6, r0, lsl #28
   20e80:	andeq	r3, r6, r8, ror sp
   20e84:	andeq	r3, r6, r8, lsl #27
   20e88:	movweq	r0, #280	; 0x118
   20e8c:			; <UNDEFINED> instruction: 0x00063dbc
   20e90:	movweq	r0, #281	; 0x119
   20e94:	andeq	r4, r6, ip, lsl fp
   20e98:	muleq	r6, r4, sp
   20e9c:	push	{r4, r5, r6, r7, lr}
   20ea0:	sub	sp, sp, #68	; 0x44
   20ea4:	ldr	r5, [pc, #412]	; 21048 <ftello64@plt+0xab08>
   20ea8:	mov	r7, r1
   20eac:	mov	r6, r0
   20eb0:	ldr	r3, [r5]
   20eb4:	mov	r0, r1
   20eb8:	ldr	r1, [pc, #396]	; 2104c <ftello64@plt+0xab0c>
   20ebc:	str	r3, [sp, #60]	; 0x3c
   20ec0:	bl	42d84 <ftello64@plt+0x2c844>
   20ec4:	subs	r4, r0, #0
   20ec8:	beq	20f68 <ftello64@plt+0xaa28>
   20ecc:	ldrb	r3, [r4]
   20ed0:	cmp	r3, #0
   20ed4:	beq	20f14 <ftello64@plt+0xa9d4>
   20ed8:	mov	r3, #1
   20edc:	str	r3, [sp]
   20ee0:	mov	r1, r4
   20ee4:	add	r3, sp, #8
   20ee8:	mov	r2, #0
   20eec:	ldr	r0, [r6]
   20ef0:	bl	23714 <ftello64@plt+0xd1d4>
   20ef4:	cmp	r0, #0
   20ef8:	beq	20f34 <ftello64@plt+0xa9f4>
   20efc:	bl	161e0 <gpg_strerror@plt>
   20f00:	ldr	r4, [pc, #328]	; 21050 <ftello64@plt+0xab10>
   20f04:	mov	r1, r0
   20f08:	ldr	r0, [pc, #324]	; 21054 <ftello64@plt+0xab14>
   20f0c:	bl	487a0 <ftello64@plt+0x32260>
   20f10:	b	20f18 <ftello64@plt+0xa9d8>
   20f14:	ldr	r4, [pc, #316]	; 21058 <ftello64@plt+0xab18>
   20f18:	ldr	r2, [sp, #60]	; 0x3c
   20f1c:	ldr	r3, [r5]
   20f20:	mov	r0, r4
   20f24:	cmp	r2, r3
   20f28:	bne	21044 <ftello64@plt+0xab04>
   20f2c:	add	sp, sp, #68	; 0x44
   20f30:	pop	{r4, r5, r6, r7, pc}
   20f34:	add	r1, sp, #12
   20f38:	ldr	r0, [sp, #8]
   20f3c:	bl	162a0 <ksba_cert_get_image@plt>
   20f40:	subs	r1, r0, #0
   20f44:	ldreq	r4, [pc, #272]	; 2105c <ftello64@plt+0xab1c>
   20f48:	beq	20f5c <ftello64@plt+0xaa1c>
   20f4c:	ldr	r0, [r6, #4]
   20f50:	ldr	r2, [sp, #12]
   20f54:	bl	15dfc <assuan_send_data@plt>
   20f58:	mov	r4, r0
   20f5c:	ldr	r0, [sp, #8]
   20f60:	bl	15358 <ksba_cert_release@plt>
   20f64:	b	20f18 <ftello64@plt+0xa9d8>
   20f68:	ldr	r1, [pc, #240]	; 21060 <ftello64@plt+0xab20>
   20f6c:	mov	r0, r7
   20f70:	bl	42d84 <ftello64@plt+0x2c844>
   20f74:	subs	r1, r0, #0
   20f78:	beq	20f88 <ftello64@plt+0xaa48>
   20f7c:	ldr	r0, [pc, #224]	; 21064 <ftello64@plt+0xab24>
   20f80:	bl	4873c <ftello64@plt+0x321fc>
   20f84:	b	20f18 <ftello64@plt+0xa9d8>
   20f88:	ldr	r1, [pc, #216]	; 21068 <ftello64@plt+0xab28>
   20f8c:	mov	r0, r7
   20f90:	bl	42d84 <ftello64@plt+0x2c844>
   20f94:	cmp	r0, #0
   20f98:	beq	21030 <ftello64@plt+0xaaf0>
   20f9c:	sub	r4, r0, #1
   20fa0:	rsb	lr, r0, #1
   20fa4:	mov	r1, r4
   20fa8:	add	ip, lr, r1
   20fac:	ldrb	r2, [r1, #1]!
   20fb0:	bic	r3, r2, #32
   20fb4:	sub	r3, r3, #65	; 0x41
   20fb8:	sub	r0, r2, #48	; 0x30
   20fbc:	cmp	r0, #9
   20fc0:	cmphi	r3, #5
   20fc4:	bls	20fa8 <ftello64@plt+0xaa68>
   20fc8:	cmp	ip, #40	; 0x28
   20fcc:	cmpeq	r2, #0
   20fd0:	bne	20f14 <ftello64@plt+0xa9d4>
   20fd4:	add	r2, sp, #16
   20fd8:	add	r1, sp, #56	; 0x38
   20fdc:	ldrb	r3, [r4, #1]!
   20fe0:	cmp	r3, #96	; 0x60
   20fe4:	andhi	r3, r3, #223	; 0xdf
   20fe8:	strb	r3, [r2], #1
   20fec:	cmp	r1, r2
   20ff0:	bne	20fdc <ftello64@plt+0xaa9c>
   20ff4:	mov	r4, #0
   20ff8:	add	r2, sp, #16
   20ffc:	mov	r1, r4
   21000:	add	r3, sp, #12
   21004:	ldr	r0, [r6]
   21008:	strb	r4, [sp, #56]	; 0x38
   2100c:	bl	1ff5c <ftello64@plt+0x9a1c>
   21010:	cmp	r0, r4
   21014:	bne	20f18 <ftello64@plt+0xa9d8>
   21018:	ldr	r0, [r6, #4]
   2101c:	mov	r2, #1
   21020:	ldr	r1, [pc, #68]	; 2106c <ftello64@plt+0xab2c>
   21024:	bl	15dfc <assuan_send_data@plt>
   21028:	mov	r4, r0
   2102c:	b	20f18 <ftello64@plt+0xa9d8>
   21030:	mov	r1, r7
   21034:	ldr	r0, [pc, #52]	; 21070 <ftello64@plt+0xab30>
   21038:	bl	487a0 <ftello64@plt+0x32260>
   2103c:	ldr	r4, [pc, #48]	; 21074 <ftello64@plt+0xab34>
   21040:	b	20f18 <ftello64@plt+0xa9d8>
   21044:	bl	15748 <__stack_chk_fail@plt>
   21048:	andeq	pc, r7, r8, lsl #15
   2104c:	andeq	r3, r6, ip, asr sp
   21050:	movweq	r0, #27
   21054:	andeq	r3, r6, r0, lsl #28
   21058:	movweq	r0, #280	; 0x118
   2105c:	movweq	r0, #164	; 0xa4
   21060:	andeq	r3, r6, ip, lsl lr
   21064:	andeq	r4, r6, r4, lsl r0
   21068:	andeq	r3, r6, r8, lsl #27
   2106c:	andeq	r4, r6, ip, lsl fp
   21070:	andeq	r3, r6, r8, lsr #28
   21074:	movweq	r0, #281	; 0x119
   21078:	push	{r4, r5, r6, lr}
   2107c:	mov	r6, r1
   21080:	mov	r5, r0
   21084:	ldr	r1, [pc, #276]	; 211a0 <ftello64@plt+0xac60>
   21088:	mov	r0, r6
   2108c:	bl	42d84 <ftello64@plt+0x2c844>
   21090:	subs	r4, r0, #0
   21094:	beq	210c8 <ftello64@plt+0xab88>
   21098:	ldr	r0, [r5]
   2109c:	cmp	r0, #0
   210a0:	beq	210b8 <ftello64@plt+0xab78>
   210a4:	mov	r2, r4
   210a8:	mov	r1, #50	; 0x32
   210ac:	bl	1e3f8 <ftello64@plt+0x7eb8>
   210b0:	cmp	r0, #0
   210b4:	bne	210c0 <ftello64@plt+0xab80>
   210b8:	mov	r0, #0
   210bc:	pop	{r4, r5, r6, pc}
   210c0:	ldr	r0, [pc, #220]	; 211a4 <ftello64@plt+0xac64>
   210c4:	pop	{r4, r5, r6, pc}
   210c8:	mov	r0, r6
   210cc:	ldr	r1, [pc, #212]	; 211a8 <ftello64@plt+0xac68>
   210d0:	bl	42d84 <ftello64@plt+0x2c844>
   210d4:	cmp	r0, #0
   210d8:	beq	210b8 <ftello64@plt+0xab78>
   210dc:	ldr	r6, [r5, #4]
   210e0:	add	r3, r6, #1
   210e4:	str	r3, [r5, #4]
   210e8:	ldrb	ip, [r0]
   210ec:	cmp	ip, #0
   210f0:	movne	r2, r4
   210f4:	movne	r1, ip
   210f8:	movne	r4, r0
   210fc:	bne	21118 <ftello64@plt+0xabd8>
   21100:	add	r6, r6, #2
   21104:	str	r6, [r5, #4]
   21108:	mov	r0, #0
   2110c:	pop	{r4, r5, r6, pc}
   21110:	ldrb	r1, [r4, #1]!
   21114:	add	r2, r2, #1
   21118:	bic	r3, r1, #32
   2111c:	sub	r3, r3, #65	; 0x41
   21120:	sub	lr, r1, #48	; 0x30
   21124:	cmp	lr, #9
   21128:	cmphi	r3, #5
   2112c:	bls	21110 <ftello64@plt+0xabd0>
   21130:	cmp	r2, #40	; 0x28
   21134:	cmpeq	r1, #0
   21138:	bne	21100 <ftello64@plt+0xabc0>
   2113c:	add	r5, r5, #7
   21140:	cmp	ip, #57	; 0x39
   21144:	lslls	ip, ip, #4
   21148:	andls	ip, ip, #240	; 0xf0
   2114c:	bls	21164 <ftello64@plt+0xac24>
   21150:	cmp	ip, #70	; 0x46
   21154:	subls	ip, ip, #55	; 0x37
   21158:	subhi	ip, ip, #87	; 0x57
   2115c:	lsl	ip, ip, #4
   21160:	uxtb	ip, ip
   21164:	ldrb	r3, [r0, #1]
   21168:	cmp	r3, #57	; 0x39
   2116c:	subls	r3, r3, #48	; 0x30
   21170:	uxtbls	r3, r3
   21174:	bls	21188 <ftello64@plt+0xac48>
   21178:	cmp	r3, #70	; 0x46
   2117c:	subls	r3, r3, #55	; 0x37
   21180:	subhi	r3, r3, #87	; 0x57
   21184:	uxtb	r3, r3
   21188:	add	ip, ip, r3
   2118c:	strb	ip, [r5, #1]!
   21190:	ldrb	ip, [r0, #2]!
   21194:	cmp	ip, #0
   21198:	bne	21140 <ftello64@plt+0xac00>
   2119c:	b	210b8 <ftello64@plt+0xab78>
   211a0:	andeq	r3, r6, r0, lsl #19
   211a4:	movweq	r0, #277	; 0x115
   211a8:	andeq	r3, r6, ip, asr #28
   211ac:	push	{r4, r5, r6, lr}
   211b0:	mov	r5, r1
   211b4:	mov	r6, r0
   211b8:	ldr	r1, [pc, #108]	; 2122c <ftello64@plt+0xacec>
   211bc:	mov	r0, r5
   211c0:	bl	42d84 <ftello64@plt+0x2c844>
   211c4:	subs	r4, r0, #0
   211c8:	beq	211fc <ftello64@plt+0xacbc>
   211cc:	ldr	r0, [r6]
   211d0:	cmp	r0, #0
   211d4:	beq	211ec <ftello64@plt+0xacac>
   211d8:	mov	r2, r4
   211dc:	mov	r1, #50	; 0x32
   211e0:	bl	1e3f8 <ftello64@plt+0x7eb8>
   211e4:	cmp	r0, #0
   211e8:	bne	211f4 <ftello64@plt+0xacb4>
   211ec:	mov	r0, #0
   211f0:	pop	{r4, r5, r6, pc}
   211f4:	ldr	r0, [pc, #52]	; 21230 <ftello64@plt+0xacf0>
   211f8:	pop	{r4, r5, r6, pc}
   211fc:	mov	r0, r5
   21200:	ldr	r1, [pc, #44]	; 21234 <ftello64@plt+0xacf4>
   21204:	bl	42d84 <ftello64@plt+0x2c844>
   21208:	subs	r2, r0, #0
   2120c:	beq	211ec <ftello64@plt+0xacac>
   21210:	ldr	r0, [r6]
   21214:	cmp	r0, #0
   21218:	beq	211ec <ftello64@plt+0xacac>
   2121c:	mov	r1, #91	; 0x5b
   21220:	bl	1e3f8 <ftello64@plt+0x7eb8>
   21224:	mov	r0, r4
   21228:	pop	{r4, r5, r6, pc}
   2122c:	andeq	r3, r6, r0, lsl #19
   21230:	movweq	r0, #277	; 0x115
   21234:	andeq	r3, r6, r8, ror #28
   21238:	ldr	r3, [r0, #12]
   2123c:	cmp	r3, #0
   21240:	bxne	lr
   21244:	ldr	r3, [r0]
   21248:	push	{r4, r5, r6, lr}
   2124c:	mov	r6, r2
   21250:	ldr	r2, [r0, #4]
   21254:	mov	r5, r1
   21258:	add	r1, r3, r6
   2125c:	cmp	r1, r2
   21260:	mov	r4, r0
   21264:	ldr	r0, [r0, #8]
   21268:	bcc	2128c <ftello64@plt+0xad4c>
   2126c:	add	r1, r6, #1024	; 0x400
   21270:	add	r1, r1, r2
   21274:	str	r1, [r4, #4]
   21278:	bl	15ff4 <gcry_realloc@plt>
   2127c:	cmp	r0, #0
   21280:	beq	212ac <ftello64@plt+0xad6c>
   21284:	ldr	r3, [r4]
   21288:	str	r0, [r4, #8]
   2128c:	mov	r2, r6
   21290:	mov	r1, r5
   21294:	add	r0, r0, r3
   21298:	bl	15610 <memcpy@plt>
   2129c:	ldr	r2, [r4]
   212a0:	add	r6, r2, r6
   212a4:	str	r6, [r4]
   212a8:	pop	{r4, r5, r6, pc}
   212ac:	mov	r3, #1
   212b0:	str	r3, [r4, #12]
   212b4:	pop	{r4, r5, r6, pc}
   212b8:	cmp	r1, #0
   212bc:	beq	212d0 <ftello64@plt+0xad90>
   212c0:	push	{r4, lr}
   212c4:	bl	21238 <ftello64@plt+0xacf8>
   212c8:	mov	r0, #0
   212cc:	pop	{r4, pc}
   212d0:	mov	r0, #0
   212d4:	bx	lr
   212d8:	subs	r0, r1, #0
   212dc:	beq	21328 <ftello64@plt+0xade8>
   212e0:	ldr	r3, [pc, #72]	; 21330 <ftello64@plt+0xadf0>
   212e4:	mov	r1, r2
   212e8:	push	{r4, lr}
   212ec:	mov	r2, #1
   212f0:	ldr	r3, [r3]
   212f4:	bl	158e0 <fwrite@plt>
   212f8:	cmp	r0, #1
   212fc:	bne	21308 <ftello64@plt+0xadc8>
   21300:	mov	r0, #0
   21304:	pop	{r4, pc}
   21308:	bl	15e20 <__errno_location@plt>
   2130c:	ldr	r0, [r0]
   21310:	bl	15ae4 <strerror@plt>
   21314:	mov	r1, r0
   21318:	ldr	r0, [pc, #20]	; 21334 <ftello64@plt+0xadf4>
   2131c:	bl	487a0 <ftello64@plt+0x32260>
   21320:	mov	r0, #0
   21324:	pop	{r4, pc}
   21328:	mov	r0, #0
   2132c:	bx	lr
   21330:	andeq	r0, r8, r8, ror #20
   21334:	andeq	r3, r6, r4, ror lr
   21338:	push	{r4, r5, r6, r7, r8, r9, lr}
   2133c:	sub	sp, sp, #1024	; 0x400
   21340:	ldr	r9, [pc, #636]	; 215c4 <ftello64@plt+0xb084>
   21344:	sub	sp, sp, #12
   21348:	subs	r5, r2, #0
   2134c:	ldr	r3, [r9]
   21350:	mov	r7, r0
   21354:	str	r3, [sp, #1028]	; 0x404
   21358:	beq	21388 <ftello64@plt+0xae48>
   2135c:	mov	r2, r5
   21360:	ldr	r0, [r7, #12]
   21364:	mov	r1, #3
   21368:	bl	5716c <ftello64@plt+0x40c2c>
   2136c:	ldr	r2, [sp, #1028]	; 0x404
   21370:	ldr	r3, [r9]
   21374:	cmp	r2, r3
   21378:	bne	215c0 <ftello64@plt+0xb080>
   2137c:	add	sp, sp, #1024	; 0x400
   21380:	add	sp, sp, #12
   21384:	pop	{r4, r5, r6, r7, r8, r9, pc}
   21388:	mov	r0, #13
   2138c:	mov	r6, r1
   21390:	bl	456bc <ftello64@plt+0x2f17c>
   21394:	mov	r1, r5
   21398:	add	r2, sp, #20
   2139c:	mov	r4, r0
   213a0:	mov	r0, r6
   213a4:	bl	55d48 <ftello64@plt+0x3f808>
   213a8:	subs	r5, r0, #0
   213ac:	bne	214c8 <ftello64@plt+0xaf88>
   213b0:	mov	r1, r4
   213b4:	ldr	r0, [sp, #20]
   213b8:	bl	43d40 <ftello64@plt+0x2d800>
   213bc:	cmp	r0, #0
   213c0:	blt	21500 <ftello64@plt+0xafc0>
   213c4:	mov	r4, #0
   213c8:	ldr	r0, [sp, #20]
   213cc:	bl	156a0 <gcry_free@plt>
   213d0:	mov	r3, r4
   213d4:	str	r4, [sp, #12]
   213d8:	str	r4, [sp, #8]
   213dc:	str	r4, [sp, #4]
   213e0:	str	r4, [sp]
   213e4:	mov	r2, r4
   213e8:	ldr	r1, [pc, #472]	; 215c8 <ftello64@plt+0xb088>
   213ec:	mov	r0, r6
   213f0:	bl	15a54 <assuan_transact@plt>
   213f4:	uxth	r3, r0
   213f8:	cmp	r3, #174	; 0xae
   213fc:	beq	2140c <ftello64@plt+0xaecc>
   21400:	subs	r4, r0, r4
   21404:	movne	r4, #1
   21408:	mov	r5, r0
   2140c:	mov	r2, r5
   21410:	ldr	r0, [r7, #12]
   21414:	mov	r1, #3
   21418:	bl	5716c <ftello64@plt+0x40c2c>
   2141c:	cmp	r6, #0
   21420:	moveq	r4, #1
   21424:	cmp	r4, #0
   21428:	bne	2136c <ftello64@plt+0xae2c>
   2142c:	ldr	r3, [pc, #408]	; 215cc <ftello64@plt+0xb08c>
   21430:	ldr	r4, [r3, #196]	; 0xc4
   21434:	cmp	r4, #0
   21438:	beq	2136c <ftello64@plt+0xae2c>
   2143c:	ldr	r5, [pc, #396]	; 215d0 <ftello64@plt+0xb090>
   21440:	ldr	r8, [pc, #396]	; 215d4 <ftello64@plt+0xb094>
   21444:	ldr	r7, [pc, #396]	; 215d8 <ftello64@plt+0xb098>
   21448:	ldr	r0, [r4, #12]
   2144c:	ldr	r2, [r4, #16]
   21450:	ldr	r1, [r4, #20]
   21454:	cmp	r0, #0
   21458:	moveq	r0, r5
   2145c:	cmp	r2, #0
   21460:	moveq	r2, r5
   21464:	cmp	r1, #0
   21468:	moveq	r1, r5
   2146c:	ldr	r3, [r4, #4]
   21470:	str	r0, [sp, #4]
   21474:	str	r1, [sp, #12]
   21478:	str	r2, [sp, #8]
   2147c:	ldr	r2, [r4, #8]
   21480:	mov	r1, r7
   21484:	str	r2, [sp]
   21488:	add	r0, sp, #24
   2148c:	mov	r2, r8
   21490:	bl	16060 <gpgrt_snprintf@plt>
   21494:	mov	r3, #0
   21498:	str	r3, [sp, #12]
   2149c:	str	r3, [sp, #8]
   214a0:	str	r3, [sp, #4]
   214a4:	str	r3, [sp]
   214a8:	mov	r2, r3
   214ac:	add	r1, sp, #24
   214b0:	mov	r0, r6
   214b4:	bl	15a54 <assuan_transact@plt>
   214b8:	ldr	r4, [r4]
   214bc:	cmp	r4, #0
   214c0:	bne	21448 <ftello64@plt+0xaf08>
   214c4:	b	2136c <ftello64@plt+0xae2c>
   214c8:	mov	r2, #5
   214cc:	ldr	r1, [pc, #264]	; 215dc <ftello64@plt+0xb09c>
   214d0:	mov	r0, #0
   214d4:	bl	15718 <dcgettext@plt>
   214d8:	mov	r4, r0
   214dc:	mov	r0, r5
   214e0:	bl	161e0 <gpg_strerror@plt>
   214e4:	ldr	r1, [pc, #244]	; 215e0 <ftello64@plt+0xb0a0>
   214e8:	mov	r2, r0
   214ec:	mov	r0, r4
   214f0:	bl	487a0 <ftello64@plt+0x32260>
   214f4:	ldr	r0, [sp, #20]
   214f8:	bl	156a0 <gcry_free@plt>
   214fc:	b	2135c <ftello64@plt+0xae1c>
   21500:	mov	r2, #5
   21504:	ldr	r1, [pc, #216]	; 215e4 <ftello64@plt+0xb0a4>
   21508:	mov	r0, r5
   2150c:	bl	15718 <dcgettext@plt>
   21510:	mov	r3, r4
   21514:	ldr	r2, [sp, #20]
   21518:	ldr	r1, [pc, #192]	; 215e0 <ftello64@plt+0xb0a0>
   2151c:	bl	50758 <ftello64@plt+0x3a218>
   21520:	subs	r4, r0, #0
   21524:	beq	21578 <ftello64@plt+0xb038>
   21528:	mov	r2, #5
   2152c:	ldr	r1, [pc, #180]	; 215e8 <ftello64@plt+0xb0a8>
   21530:	mov	r0, r5
   21534:	bl	15718 <dcgettext@plt>
   21538:	mov	r1, r4
   2153c:	bl	4873c <ftello64@plt+0x321fc>
   21540:	ldr	r3, [pc, #132]	; 215cc <ftello64@plt+0xb08c>
   21544:	ldr	r3, [r3, #8]
   21548:	cmp	r3, #0
   2154c:	beq	21590 <ftello64@plt+0xb050>
   21550:	mov	r3, #0
   21554:	str	r3, [sp]
   21558:	ldr	r2, [pc, #140]	; 215ec <ftello64@plt+0xb0ac>
   2155c:	mov	r3, r4
   21560:	mov	r1, #97	; 0x61
   21564:	mov	r0, r7
   21568:	bl	1e0d4 <ftello64@plt+0x7b94>
   2156c:	mov	r0, r4
   21570:	bl	156a0 <gcry_free@plt>
   21574:	b	213c4 <ftello64@plt+0xae84>
   21578:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2157c:	cmp	r0, #0
   21580:	uxthne	r0, r0
   21584:	orrne	r5, r0, #50331648	; 0x3000000
   21588:	bne	214f4 <ftello64@plt+0xafb4>
   2158c:	b	213c4 <ftello64@plt+0xae84>
   21590:	mov	r2, #5
   21594:	ldr	r1, [pc, #84]	; 215f0 <ftello64@plt+0xb0b0>
   21598:	mov	r0, r5
   2159c:	bl	15718 <dcgettext@plt>
   215a0:	bl	4873c <ftello64@plt+0x321fc>
   215a4:	mov	r2, #5
   215a8:	ldr	r1, [pc, #68]	; 215f4 <ftello64@plt+0xb0b4>
   215ac:	mov	r0, r5
   215b0:	bl	15718 <dcgettext@plt>
   215b4:	ldr	r1, [pc, #60]	; 215f8 <ftello64@plt+0xb0b8>
   215b8:	bl	4873c <ftello64@plt+0x321fc>
   215bc:	b	21550 <ftello64@plt+0xb010>
   215c0:	bl	15748 <__stack_chk_fail@plt>
   215c4:	andeq	pc, r7, r8, lsl #15
   215c8:	muleq	r6, r4, lr
   215cc:	andeq	r0, r8, r0, lsr #30
   215d0:			; <UNDEFINED> instruction: 0x0006abbc
   215d4:	andeq	r3, r6, ip, lsr #29
   215d8:	andeq	r0, r0, sl, ror #7
   215dc:	muleq	r6, r8, r7
   215e0:	andeq	r1, r6, ip, lsl #4
   215e4:	andeq	r3, r6, r0, asr #15
   215e8:	andeq	r3, r6, r8, ror #15
   215ec:	andeq	r3, r6, r8, ror r8
   215f0:	strdeq	r3, [r6], -r8
   215f4:	andeq	r3, r6, r4, lsr r8
   215f8:	andeq	r3, r6, r4, ror #16
   215fc:	push	{r4, r5, r6, r7, r8, lr}
   21600:	sub	sp, sp, #24
   21604:	ldr	r4, [pc, #216]	; 216e4 <ftello64@plt+0xb1a4>
   21608:	ldr	r6, [pc, #216]	; 216e8 <ftello64@plt+0xb1a8>
   2160c:	ldr	lr, [pc, #216]	; 216ec <ftello64@plt+0xb1ac>
   21610:	ldr	r3, [r4]
   21614:	ldr	r2, [r4, #4]
   21618:	and	r3, r3, #1024	; 0x400
   2161c:	ldr	ip, [r6]
   21620:	strd	r2, [sp]
   21624:	str	r0, [sp, #12]
   21628:	ldr	r3, [r4, #52]	; 0x34
   2162c:	mov	r7, r0
   21630:	mov	r8, r1
   21634:	ldr	r2, [r4, #56]	; 0x38
   21638:	str	lr, [sp, #8]
   2163c:	mov	r1, #3
   21640:	add	r0, sp, #16
   21644:	str	ip, [sp, #20]
   21648:	bl	559c8 <ftello64@plt+0x3f488>
   2164c:	ldr	r3, [r4, #52]	; 0x34
   21650:	cmp	r3, #0
   21654:	mov	r5, r0
   21658:	bne	21668 <ftello64@plt+0xb128>
   2165c:	uxth	r3, r0
   21660:	cmp	r3, #92	; 0x5c
   21664:	beq	216a0 <ftello64@plt+0xb160>
   21668:	mov	r0, r7
   2166c:	mov	r2, r5
   21670:	ldr	r1, [sp, #16]
   21674:	bl	21338 <ftello64@plt+0xadf8>
   21678:	cmp	r5, #0
   2167c:	ldreq	r3, [sp, #16]
   21680:	streq	r3, [r8]
   21684:	ldr	r2, [sp, #20]
   21688:	ldr	r3, [r6]
   2168c:	mov	r0, r5
   21690:	cmp	r2, r3
   21694:	bne	216e0 <ftello64@plt+0xb1a0>
   21698:	add	sp, sp, #24
   2169c:	pop	{r4, r5, r6, r7, r8, pc}
   216a0:	ldr	r3, [pc, #72]	; 216f0 <ftello64@plt+0xb1b0>
   216a4:	ldr	r0, [r3]
   216a8:	cmp	r0, #0
   216ac:	beq	216c4 <ftello64@plt+0xb184>
   216b0:	mov	r0, r7
   216b4:	mov	r2, r5
   216b8:	ldr	r1, [sp, #16]
   216bc:	bl	21338 <ftello64@plt+0xadf8>
   216c0:	b	21684 <ftello64@plt+0xb144>
   216c4:	mov	r1, #1
   216c8:	str	r1, [r3]
   216cc:	mov	r2, #5
   216d0:	ldr	r1, [pc, #28]	; 216f4 <ftello64@plt+0xb1b4>
   216d4:	bl	15718 <dcgettext@plt>
   216d8:	bl	4873c <ftello64@plt+0x321fc>
   216dc:	b	216b0 <ftello64@plt+0xb170>
   216e0:	bl	15748 <__stack_chk_fail@plt>
   216e4:	andeq	r0, r8, r0, lsr #30
   216e8:	andeq	pc, r7, r8, lsl #15
   216ec:	ldrdeq	lr, [r1], -r4
   216f0:	strdeq	r0, [r8], -r4
   216f4:	andeq	r3, r6, r8, asr #29
   216f8:	push	{r4, r5, r6, r7, lr}
   216fc:	sub	sp, sp, #12
   21700:	ldr	r5, [pc, #272]	; 21818 <ftello64@plt+0xb2d8>
   21704:	ldr	r3, [r0, #32]
   21708:	cmp	r3, #0
   2170c:	ldr	r3, [r5]
   21710:	str	r3, [sp, #4]
   21714:	bne	21764 <ftello64@plt+0xb224>
   21718:	cmp	r1, #0
   2171c:	mov	r4, r0
   21720:	mov	r6, r1
   21724:	bne	21780 <ftello64@plt+0xb240>
   21728:	ldr	r3, [r0, #28]
   2172c:	ldr	r7, [r0, #24]
   21730:	cmp	r3, #0
   21734:	bne	217e8 <ftello64@plt+0xb2a8>
   21738:	mov	r2, #1
   2173c:	cmp	r7, #0
   21740:	str	r3, [r0, #24]
   21744:	str	r2, [r0, #28]
   21748:	ldr	r6, [r0, #16]
   2174c:	beq	217f4 <ftello64@plt+0xb2b4>
   21750:	mov	r0, sp
   21754:	bl	15d54 <ksba_cert_new@plt>
   21758:	cmp	r0, #0
   2175c:	strne	r0, [r4, #32]
   21760:	beq	2178c <ftello64@plt+0xb24c>
   21764:	ldr	r2, [sp, #4]
   21768:	ldr	r3, [r5]
   2176c:	mov	r0, #0
   21770:	cmp	r2, r3
   21774:	bne	21814 <ftello64@plt+0xb2d4>
   21778:	add	sp, sp, #12
   2177c:	pop	{r4, r5, r6, r7, pc}
   21780:	add	r0, r0, #16
   21784:	bl	21238 <ftello64@plt+0xacf8>
   21788:	b	21764 <ftello64@plt+0xb224>
   2178c:	mov	r2, r6
   21790:	mov	r1, r7
   21794:	ldr	r0, [sp]
   21798:	bl	16408 <ksba_cert_init_from_mem@plt>
   2179c:	cmp	r0, #0
   217a0:	bne	21800 <ftello64@plt+0xb2c0>
   217a4:	ldr	r3, [r4, #8]
   217a8:	ldr	r1, [sp]
   217ac:	ldr	r0, [r4, #12]
   217b0:	blx	r3
   217b4:	ldr	r0, [sp]
   217b8:	bl	15358 <ksba_cert_release@plt>
   217bc:	mov	r3, #0
   217c0:	mov	r0, #4096	; 0x1000
   217c4:	str	r3, [r4, #16]
   217c8:	str	r3, [r4, #28]
   217cc:	str	r0, [r4, #20]
   217d0:	bl	15364 <gcry_malloc@plt>
   217d4:	cmp	r0, #0
   217d8:	moveq	r3, #1
   217dc:	str	r0, [r4, #24]
   217e0:	streq	r3, [r4, #28]
   217e4:	b	21764 <ftello64@plt+0xb224>
   217e8:	mov	r0, r7
   217ec:	bl	156a0 <gcry_free@plt>
   217f0:	str	r6, [r4, #24]
   217f4:	ldr	r3, [pc, #32]	; 2181c <ftello64@plt+0xb2dc>
   217f8:	str	r3, [r4, #32]
   217fc:	b	21764 <ftello64@plt+0xb224>
   21800:	bl	161e0 <gpg_strerror@plt>
   21804:	mov	r1, r0
   21808:	ldr	r0, [pc, #16]	; 21820 <ftello64@plt+0xb2e0>
   2180c:	bl	487a0 <ftello64@plt+0x32260>
   21810:	b	217b4 <ftello64@plt+0xb274>
   21814:	bl	15748 <__stack_chk_fail@plt>
   21818:	andeq	pc, r7, r8, lsl #15
   2181c:	movweq	r8, #86	; 0x56
   21820:	andeq	r3, r6, r4, lsr sl
   21824:	push	{r4, lr}
   21828:	ldr	r4, [pc, #124]	; 218ac <ftello64@plt+0xb36c>
   2182c:	ldr	r3, [r4, #4]
   21830:	cmp	r3, #0
   21834:	bne	21898 <ftello64@plt+0xb358>
   21838:	ldr	r3, [pc, #112]	; 218b0 <ftello64@plt+0xb370>
   2183c:	mov	r2, #1
   21840:	str	r2, [r4, #4]
   21844:	ldr	r3, [r3, #60]	; 0x3c
   21848:	ldr	r2, [r4, #8]
   2184c:	cmp	r3, #0
   21850:	bne	21870 <ftello64@plt+0xb330>
   21854:	ldr	r3, [r0, #76]	; 0x4c
   21858:	cmp	r3, #0
   2185c:	bne	21870 <ftello64@plt+0xb330>
   21860:	cmp	r2, #0
   21864:	beq	21884 <ftello64@plt+0xb344>
   21868:	mov	r0, r3
   2186c:	pop	{r4, pc}
   21870:	ldr	r3, [pc, #60]	; 218b4 <ftello64@plt+0xb374>
   21874:	cmp	r2, #0
   21878:	streq	r2, [r4, #4]
   2187c:	mov	r0, r3
   21880:	pop	{r4, pc}
   21884:	add	r1, r4, #8
   21888:	bl	215fc <ftello64@plt+0xb0bc>
   2188c:	ldr	r2, [r4, #8]
   21890:	mov	r3, r0
   21894:	b	21874 <ftello64@plt+0xb334>
   21898:	ldr	r3, [pc, #24]	; 218b8 <ftello64@plt+0xb378>
   2189c:	ldr	r2, [pc, #24]	; 218bc <ftello64@plt+0xb37c>
   218a0:	ldr	r1, [pc, #24]	; 218c0 <ftello64@plt+0xb380>
   218a4:	ldr	r0, [pc, #24]	; 218c4 <ftello64@plt+0xb384>
   218a8:	bl	16504 <__assert_fail@plt>
   218ac:	strdeq	r0, [r8], -r4
   218b0:	andeq	r0, r8, r0, lsr #30
   218b4:	movweq	r0, #92	; 0x5c
   218b8:	andeq	r3, r6, r8, lsr sp
   218bc:	andeq	r0, r0, sp, lsl r1
   218c0:	andeq	r3, r6, ip, ror #29
   218c4:	andeq	r3, r6, r4, lsl #30
   218c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   218cc:	sub	sp, sp, #2144	; 0x860
   218d0:	ldr	r5, [pc, #1160]	; 21d60 <ftello64@plt+0xb820>
   218d4:	sub	sp, sp, #12
   218d8:	mov	sl, r2
   218dc:	ldr	r2, [r5]
   218e0:	mov	r6, r1
   218e4:	mov	r7, r3
   218e8:	str	r2, [sp, #2148]	; 0x864
   218ec:	mov	r8, r0
   218f0:	bl	21824 <ftello64@plt+0xb2e4>
   218f4:	subs	fp, r0, #0
   218f8:	beq	2191c <ftello64@plt+0xb3dc>
   218fc:	ldr	r2, [sp, #2148]	; 0x864
   21900:	ldr	r3, [r5]
   21904:	mov	r0, fp
   21908:	cmp	r2, r3
   2190c:	bne	21d5c <ftello64@plt+0xb81c>
   21910:	add	sp, sp, #2144	; 0x860
   21914:	add	sp, sp, #12
   21918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2191c:	mov	r1, #2
   21920:	mov	r0, r6
   21924:	bl	226c8 <ftello64@plt+0xc188>
   21928:	str	r0, [sp, #20]
   2192c:	mov	r0, r6
   21930:	bl	22ae4 <ftello64@plt+0xc5a4>
   21934:	subs	fp, r0, #0
   21938:	beq	21c38 <ftello64@plt+0xb6f8>
   2193c:	ldr	r9, [pc, #1056]	; 21d64 <ftello64@plt+0xb824>
   21940:	ldr	r3, [r9, #4]
   21944:	cmp	r3, #1
   21948:	ble	21980 <ftello64@plt+0xb440>
   2194c:	mov	r1, #2
   21950:	mov	r0, r6
   21954:	bl	2261c <ftello64@plt+0xc0dc>
   21958:	ldr	r3, [pc, #1032]	; 21d68 <ftello64@plt+0xb828>
   2195c:	cmp	r7, #0
   21960:	ldr	r2, [pc, #1028]	; 21d6c <ftello64@plt+0xb82c>
   21964:	moveq	r2, r3
   21968:	mov	r4, r0
   2196c:	mov	r1, r0
   21970:	ldr	r0, [pc, #1016]	; 21d70 <ftello64@plt+0xb830>
   21974:	bl	4873c <ftello64@plt+0x321fc>
   21978:	mov	r0, r4
   2197c:	bl	156a0 <gcry_free@plt>
   21980:	ldr	r4, [pc, #1004]	; 21d74 <ftello64@plt+0xb834>
   21984:	add	r1, sp, #76	; 0x4c
   21988:	mov	r2, #0
   2198c:	ldr	r3, [r4, #12]
   21990:	ldr	r0, [r4, #8]
   21994:	cmp	r3, #0
   21998:	str	r2, [r1, #4]
   2199c:	str	r2, [r1, #8]
   219a0:	str	r2, [r1, #12]
   219a4:	str	r2, [r1, #16]
   219a8:	str	r8, [sp, #36]	; 0x24
   219ac:	str	r6, [sp, #44]	; 0x2c
   219b0:	str	sl, [sp, #48]	; 0x30
   219b4:	str	r8, [sp, #68]	; 0x44
   219b8:	str	r0, [sp, #40]	; 0x28
   219bc:	str	r2, [sp, #72]	; 0x48
   219c0:	str	r2, [sp, #76]	; 0x4c
   219c4:	bne	219dc <ftello64@plt+0xb49c>
   219c8:	ldr	r2, [r9, #164]	; 0xa4
   219cc:	cmp	r2, #0
   219d0:	bne	21ad8 <ftello64@plt+0xb598>
   219d4:	mov	r3, #1
   219d8:	str	r3, [r4, #12]
   219dc:	cmp	r7, #2
   219e0:	beq	21af8 <ftello64@plt+0xb5b8>
   219e4:	ldr	r1, [r9, #156]	; 0x9c
   219e8:	ldr	r2, [pc, #888]	; 21d68 <ftello64@plt+0xb828>
   219ec:	cmp	r1, #0
   219f0:	ldr	r3, [pc, #896]	; 21d78 <ftello64@plt+0xb838>
   219f4:	moveq	r3, r2
   219f8:	cmp	r7, #0
   219fc:	moveq	r0, r2
   21a00:	moveq	r1, r2
   21a04:	bne	21b18 <ftello64@plt+0xb5d8>
   21a08:	stm	sp, {r0, fp}
   21a0c:	str	r1, [sp, #12]
   21a10:	str	r2, [sp, #8]
   21a14:	ldr	r1, [pc, #864]	; 21d7c <ftello64@plt+0xb83c>
   21a18:	ldr	r2, [pc, #864]	; 21d80 <ftello64@plt+0xb840>
   21a1c:	add	r0, sp, #140	; 0x8c
   21a20:	bl	16060 <gpgrt_snprintf@plt>
   21a24:	mov	r0, fp
   21a28:	bl	156a0 <gcry_free@plt>
   21a2c:	ldr	r0, [sp, #20]
   21a30:	bl	156a0 <gcry_free@plt>
   21a34:	ldr	ip, [pc, #840]	; 21d84 <ftello64@plt+0xb844>
   21a38:	ldr	r0, [pc, #840]	; 21d88 <ftello64@plt+0xb848>
   21a3c:	mov	r3, #0
   21a40:	add	lr, sp, #36	; 0x24
   21a44:	add	r2, sp, #68	; 0x44
   21a48:	str	r2, [sp, #12]
   21a4c:	str	lr, [sp, #4]
   21a50:	str	ip, [sp, #8]
   21a54:	str	r0, [sp]
   21a58:	mov	r2, r3
   21a5c:	add	r1, sp, #140	; 0x8c
   21a60:	ldr	r0, [r4, #8]
   21a64:	bl	15a54 <assuan_transact@plt>
   21a68:	ldr	r3, [r9, #4]
   21a6c:	cmp	r3, #1
   21a70:	mov	fp, r0
   21a74:	ble	21a8c <ftello64@plt+0xb54c>
   21a78:	cmp	r0, #0
   21a7c:	ldreq	r1, [pc, #776]	; 21d8c <ftello64@plt+0xb84c>
   21a80:	bne	21acc <ftello64@plt+0xb58c>
   21a84:	ldr	r0, [pc, #772]	; 21d90 <ftello64@plt+0xb850>
   21a88:	bl	4873c <ftello64@plt+0x321fc>
   21a8c:	cmp	fp, #0
   21a90:	bne	21ab4 <ftello64@plt+0xb574>
   21a94:	ldr	fp, [sp, #72]	; 0x48
   21a98:	cmp	fp, #0
   21a9c:	beq	21ab4 <ftello64@plt+0xb574>
   21aa0:	cmp	fp, #1
   21aa4:	beq	21b28 <ftello64@plt+0xb5e8>
   21aa8:	ldr	r0, [pc, #740]	; 21d94 <ftello64@plt+0xb854>
   21aac:	bl	487a0 <ftello64@plt+0x32260>
   21ab0:	ldr	fp, [pc, #736]	; 21d98 <ftello64@plt+0xb858>
   21ab4:	ldr	r3, [r4, #4]
   21ab8:	cmp	r3, #0
   21abc:	beq	21b0c <ftello64@plt+0xb5cc>
   21ac0:	mov	r3, #0
   21ac4:	str	r3, [r4, #4]
   21ac8:	b	218fc <ftello64@plt+0xb3bc>
   21acc:	bl	161e0 <gpg_strerror@plt>
   21ad0:	mov	r1, r0
   21ad4:	b	21a84 <ftello64@plt+0xb544>
   21ad8:	str	r3, [sp, #12]
   21adc:	str	r3, [sp, #8]
   21ae0:	str	r3, [sp, #4]
   21ae4:	str	r3, [sp]
   21ae8:	mov	r2, r3
   21aec:	ldr	r1, [pc, #680]	; 21d9c <ftello64@plt+0xb85c>
   21af0:	bl	15a54 <assuan_transact@plt>
   21af4:	b	219d4 <ftello64@plt+0xb494>
   21af8:	ldr	r1, [sp, #20]
   21afc:	ldr	r2, [pc, #668]	; 21da0 <ftello64@plt+0xb860>
   21b00:	ldr	r0, [pc, #668]	; 21da4 <ftello64@plt+0xb864>
   21b04:	ldr	r3, [pc, #620]	; 21d78 <ftello64@plt+0xb838>
   21b08:	b	21a08 <ftello64@plt+0xb4c8>
   21b0c:	ldr	r0, [pc, #660]	; 21da8 <ftello64@plt+0xb868>
   21b10:	bl	487a0 <ftello64@plt+0x32260>
   21b14:	b	21ac0 <ftello64@plt+0xb580>
   21b18:	mov	r0, r2
   21b1c:	ldr	r1, [sp, #20]
   21b20:	ldr	r2, [pc, #632]	; 21da0 <ftello64@plt+0xb860>
   21b24:	b	21a08 <ftello64@plt+0xb4c8>
   21b28:	mov	r6, #0
   21b2c:	add	r2, sp, #96	; 0x60
   21b30:	mov	r1, #20
   21b34:	add	r0, sp, #76	; 0x4c
   21b38:	ldr	r7, [r4, #8]
   21b3c:	str	r6, [sp, #28]
   21b40:	bl	4ef98 <ftello64@plt+0x38a58>
   21b44:	add	r0, sp, #1136	; 0x470
   21b48:	ldr	r2, [pc, #604]	; 21dac <ftello64@plt+0xb86c>
   21b4c:	ldr	r1, [pc, #552]	; 21d7c <ftello64@plt+0xb83c>
   21b50:	add	r3, sp, #96	; 0x60
   21b54:	add	r0, r0, #8
   21b58:	bl	16060 <gpgrt_snprintf@plt>
   21b5c:	mov	r3, #4096	; 0x1000
   21b60:	mov	r0, r3
   21b64:	str	r6, [sp, #52]	; 0x34
   21b68:	str	r6, [sp, #64]	; 0x40
   21b6c:	str	r3, [sp, #56]	; 0x38
   21b70:	bl	15364 <gcry_malloc@plt>
   21b74:	add	r1, sp, #1136	; 0x470
   21b78:	add	r3, sp, #52	; 0x34
   21b7c:	add	r1, r1, #8
   21b80:	ldr	r2, [pc, #552]	; 21db0 <ftello64@plt+0xb870>
   21b84:	cmp	r0, r6
   21b88:	mov	r6, #0
   21b8c:	str	r0, [sp, #60]	; 0x3c
   21b90:	str	r6, [sp, #12]
   21b94:	mov	r0, r7
   21b98:	str	r6, [sp, #8]
   21b9c:	str	r6, [sp, #4]
   21ba0:	str	r6, [sp]
   21ba4:	streq	fp, [sp, #64]	; 0x40
   21ba8:	bl	15a54 <assuan_transact@plt>
   21bac:	ldr	r3, [sp, #64]	; 0x40
   21bb0:	cmp	r3, r6
   21bb4:	mov	r7, r0
   21bb8:	bne	21c60 <ftello64@plt+0xb720>
   21bbc:	mov	r2, #1
   21bc0:	cmp	r0, #0
   21bc4:	ldr	r6, [sp, #60]	; 0x3c
   21bc8:	str	r2, [sp, #64]	; 0x40
   21bcc:	str	r3, [sp, #60]	; 0x3c
   21bd0:	ldr	r7, [sp, #52]	; 0x34
   21bd4:	bne	21c74 <ftello64@plt+0xb734>
   21bd8:	cmp	r6, #0
   21bdc:	beq	21c7c <ftello64@plt+0xb73c>
   21be0:	add	r0, sp, #32
   21be4:	bl	15d54 <ksba_cert_new@plt>
   21be8:	cmp	r0, #0
   21bec:	bne	21c74 <ftello64@plt+0xb734>
   21bf0:	mov	r2, r7
   21bf4:	mov	r1, r6
   21bf8:	ldr	r0, [sp, #32]
   21bfc:	bl	16408 <ksba_cert_init_from_mem@plt>
   21c00:	mov	r7, r0
   21c04:	mov	r0, r6
   21c08:	bl	156a0 <gcry_free@plt>
   21c0c:	cmp	r7, #0
   21c10:	bne	21d3c <ftello64@plt+0xb7fc>
   21c14:	ldr	r0, [sp, #32]
   21c18:	str	r0, [sp, #28]
   21c1c:	bl	2313c <ftello64@plt+0xcbfc>
   21c20:	subs	r3, r0, #0
   21c24:	ldrne	fp, [pc, #364]	; 21d98 <ftello64@plt+0xb858>
   21c28:	beq	21cf8 <ftello64@plt+0xb7b8>
   21c2c:	ldr	r0, [sp, #28]
   21c30:	bl	15358 <ksba_cert_release@plt>
   21c34:	b	21ab4 <ftello64@plt+0xb574>
   21c38:	ldr	r4, [pc, #308]	; 21d74 <ftello64@plt+0xb834>
   21c3c:	ldr	r0, [pc, #368]	; 21db4 <ftello64@plt+0xb874>
   21c40:	bl	487a0 <ftello64@plt+0x32260>
   21c44:	ldr	r3, [r4, #4]
   21c48:	cmp	r3, #0
   21c4c:	beq	21cc0 <ftello64@plt+0xb780>
   21c50:	mov	r3, #0
   21c54:	str	r3, [r4, #4]
   21c58:	ldr	fp, [pc, #344]	; 21db8 <ftello64@plt+0xb878>
   21c5c:	b	218fc <ftello64@plt+0xb3bc>
   21c60:	ldr	r0, [sp, #60]	; 0x3c
   21c64:	bl	156a0 <gcry_free@plt>
   21c68:	cmp	r7, r6
   21c6c:	str	r6, [sp, #60]	; 0x3c
   21c70:	beq	21c7c <ftello64@plt+0xb73c>
   21c74:	mov	r0, r6
   21c78:	bl	156a0 <gcry_free@plt>
   21c7c:	bl	1afc0 <ftello64@plt+0x4a80>
   21c80:	subs	r6, r0, #0
   21c84:	beq	21ccc <ftello64@plt+0xb78c>
   21c88:	add	r2, sp, #76	; 0x4c
   21c8c:	mov	r1, r6
   21c90:	mov	r0, r8
   21c94:	bl	1ba38 <ftello64@plt+0x54f8>
   21c98:	cmp	r0, #0
   21c9c:	beq	21cd4 <ftello64@plt+0xb794>
   21ca0:	bl	161e0 <gpg_strerror@plt>
   21ca4:	ldr	fp, [pc, #236]	; 21d98 <ftello64@plt+0xb858>
   21ca8:	mov	r1, r0
   21cac:	ldr	r0, [pc, #264]	; 21dbc <ftello64@plt+0xb87c>
   21cb0:	bl	487a0 <ftello64@plt+0x32260>
   21cb4:	mov	r0, r6
   21cb8:	bl	1b0b0 <ftello64@plt+0x4b70>
   21cbc:	b	21c2c <ftello64@plt+0xb6ec>
   21cc0:	ldr	r0, [pc, #224]	; 21da8 <ftello64@plt+0xb868>
   21cc4:	bl	487a0 <ftello64@plt+0x32260>
   21cc8:	b	21c50 <ftello64@plt+0xb710>
   21ccc:	ldr	r0, [pc, #236]	; 21dc0 <ftello64@plt+0xb880>
   21cd0:	b	21ca0 <ftello64@plt+0xb760>
   21cd4:	add	r1, sp, #28
   21cd8:	mov	r0, r6
   21cdc:	bl	1b338 <ftello64@plt+0x4df8>
   21ce0:	cmp	r0, #0
   21ce4:	bne	21ca0 <ftello64@plt+0xb760>
   21ce8:	mov	r0, r6
   21cec:	bl	1b0b0 <ftello64@plt+0x4b70>
   21cf0:	ldr	r0, [sp, #28]
   21cf4:	b	21c1c <ftello64@plt+0xb6dc>
   21cf8:	mov	r2, #1
   21cfc:	str	r2, [sp, #8]
   21d00:	str	r3, [sp, #12]
   21d04:	str	r3, [sp, #4]
   21d08:	str	r3, [sp]
   21d0c:	mov	r0, r8
   21d10:	ldr	r2, [pc, #80]	; 21d68 <ftello64@plt+0xb828>
   21d14:	ldr	r1, [sp, #28]
   21d18:	bl	28fc4 <ftello64@plt+0x12a84>
   21d1c:	subs	fp, r0, #0
   21d20:	beq	21c2c <ftello64@plt+0xb6ec>
   21d24:	bl	161e0 <gpg_strerror@plt>
   21d28:	ldr	fp, [pc, #104]	; 21d98 <ftello64@plt+0xb858>
   21d2c:	mov	r1, r0
   21d30:	ldr	r0, [pc, #140]	; 21dc4 <ftello64@plt+0xb884>
   21d34:	bl	487a0 <ftello64@plt+0x32260>
   21d38:	b	21c2c <ftello64@plt+0xb6ec>
   21d3c:	mov	r0, r7
   21d40:	bl	161e0 <gpg_strerror@plt>
   21d44:	mov	r1, r0
   21d48:	ldr	r0, [pc, #120]	; 21dc8 <ftello64@plt+0xb888>
   21d4c:	bl	487a0 <ftello64@plt+0x32260>
   21d50:	ldr	r0, [sp, #32]
   21d54:	bl	15358 <ksba_cert_release@plt>
   21d58:	b	21c7c <ftello64@plt+0xb73c>
   21d5c:	bl	15748 <__stack_chk_fail@plt>
   21d60:	andeq	pc, r7, r8, lsl #15
   21d64:	andeq	r0, r8, r0, lsr #30
   21d68:			; <UNDEFINED> instruction: 0x0006abbc
   21d6c:	andeq	r3, r6, ip, lsl pc
   21d70:			; <UNDEFINED> instruction: 0x00063fbc
   21d74:	strdeq	r0, [r8], -r4
   21d78:	andeq	r3, r6, r8, asr #30
   21d7c:	andeq	r0, r0, sl, ror #7
   21d80:	strdeq	r3, [r6], -r4
   21d84:	andeq	r1, r2, r8, ror r0
   21d88:	strdeq	r0, [r2], -ip
   21d8c:	andeq	r3, r6, r8, asr pc
   21d90:	andeq	r4, r6, r8
   21d94:	andeq	r4, r6, r4, lsr #32
   21d98:	movweq	r0, #133	; 0x85
   21d9c:	ldrdeq	r3, [r6], -r8
   21da0:	ldrdeq	r9, [r6], -r8
   21da4:	andeq	r3, r6, ip, lsr #30
   21da8:	andeq	r3, r6, r4, lsl #31
   21dac:	andeq	r4, r6, r4, asr r0
   21db0:			; <UNDEFINED> instruction: 0x000212b8
   21db4:	andeq	r3, r6, r0, ror #30
   21db8:	movweq	r0, #1
   21dbc:	andeq	r4, r6, r8, ror r0
   21dc0:	movweq	r8, #86	; 0x56
   21dc4:	strheq	r4, [r6], -r0
   21dc8:	andeq	r3, r6, r4, lsr sl
   21dcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21dd0:	sub	sp, sp, #1072	; 0x430
   21dd4:	ldr	r5, [pc, #968]	; 221a4 <ftello64@plt+0xbc64>
   21dd8:	ldr	r7, [pc, #968]	; 221a8 <ftello64@plt+0xbc68>
   21ddc:	sub	sp, sp, #4
   21de0:	ldr	ip, [r5, #4]
   21de4:	mov	r4, r1
   21de8:	mov	fp, r3
   21dec:	ldr	r1, [r7]
   21df0:	ldr	r3, [sp, #1112]	; 0x458
   21df4:	cmp	ip, #0
   21df8:	mov	sl, r2
   21dfc:	str	r1, [sp, #1068]	; 0x42c
   21e00:	mov	r9, r0
   21e04:	str	r3, [sp, #20]
   21e08:	beq	2208c <ftello64@plt+0xbb4c>
   21e0c:	ldr	r3, [r5, #16]
   21e10:	cmp	r3, #0
   21e14:	bne	2219c <ftello64@plt+0xbc5c>
   21e18:	ldr	r3, [pc, #908]	; 221ac <ftello64@plt+0xbc6c>
   21e1c:	mov	r2, #1
   21e20:	str	r2, [r5, #16]
   21e24:	ldr	r3, [r3, #60]	; 0x3c
   21e28:	ldr	r6, [r5, #20]
   21e2c:	cmp	r3, #0
   21e30:	bne	22030 <ftello64@plt+0xbaf0>
   21e34:	ldr	r3, [r0, #76]	; 0x4c
   21e38:	cmp	r3, #0
   21e3c:	bne	22030 <ftello64@plt+0xbaf0>
   21e40:	cmp	r6, #0
   21e44:	beq	22124 <ftello64@plt+0xbbe4>
   21e48:	cmp	r4, #0
   21e4c:	beq	220a0 <ftello64@plt+0xbb60>
   21e50:	mov	r1, r4
   21e54:	mov	r3, #0
   21e58:	ldrb	r2, [r1, #8]
   21e5c:	add	ip, r1, #8
   21e60:	cmp	r2, #0
   21e64:	beq	21e9c <ftello64@plt+0xb95c>
   21e68:	cmp	r2, #32
   21e6c:	cmpne	r2, #37	; 0x25
   21e70:	moveq	r0, #1
   21e74:	movne	r0, #0
   21e78:	cmp	r2, #43	; 0x2b
   21e7c:	movne	r2, r0
   21e80:	orreq	r2, r0, #1
   21e84:	cmp	r2, #0
   21e88:	ldrb	r2, [ip, #1]!
   21e8c:	addne	r3, r3, #2
   21e90:	add	r3, r3, #1
   21e94:	cmp	r2, #0
   21e98:	bne	21e68 <ftello64@plt+0xb928>
   21e9c:	ldr	r1, [r1]
   21ea0:	mov	r0, r3
   21ea4:	cmp	r1, #0
   21ea8:	add	r3, r3, #1
   21eac:	bne	21e58 <ftello64@plt+0xb918>
   21eb0:	add	r0, r0, #2
   21eb4:	bl	15364 <gcry_malloc@plt>
   21eb8:	subs	r8, r0, #0
   21ebc:	beq	220f0 <ftello64@plt+0xbbb0>
   21ec0:	mov	r3, r8
   21ec4:	mov	r0, #50	; 0x32
   21ec8:	mov	lr, #37	; 0x25
   21ecc:	ldrb	r2, [r4, #8]
   21ed0:	add	ip, r4, #8
   21ed4:	cmp	r2, #0
   21ed8:	bne	21ef8 <ftello64@plt+0xb9b8>
   21edc:	b	21f28 <ftello64@plt+0xb9e8>
   21ee0:	cmp	r2, #32
   21ee4:	strbne	r2, [r3], #1
   21ee8:	beq	2205c <ftello64@plt+0xbb1c>
   21eec:	ldrb	r2, [ip, #1]!
   21ef0:	cmp	r2, #0
   21ef4:	beq	21f28 <ftello64@plt+0xb9e8>
   21ef8:	cmp	r2, #37	; 0x25
   21efc:	beq	22074 <ftello64@plt+0xbb34>
   21f00:	cmp	r2, #43	; 0x2b
   21f04:	bne	21ee0 <ftello64@plt+0xb9a0>
   21f08:	mov	r2, #66	; 0x42
   21f0c:	strb	lr, [r3]
   21f10:	strb	r0, [r3, #1]
   21f14:	strb	r2, [r3, #2]
   21f18:	ldrb	r2, [ip, #1]!
   21f1c:	add	r3, r3, #3
   21f20:	cmp	r2, #0
   21f24:	bne	21ef8 <ftello64@plt+0xb9b8>
   21f28:	mov	r2, #32
   21f2c:	mov	r1, r3
   21f30:	strb	r2, [r3], #1
   21f34:	ldr	r4, [r4]
   21f38:	cmp	r4, #0
   21f3c:	bne	21ecc <ftello64@plt+0xb98c>
   21f40:	cmp	r3, r8
   21f44:	strbne	r4, [r1]
   21f48:	beq	220b4 <ftello64@plt+0xbb74>
   21f4c:	ldr	r2, [pc, #604]	; 221b0 <ftello64@plt+0xbc70>
   21f50:	cmp	sl, #0
   21f54:	ldr	r3, [pc, #600]	; 221b4 <ftello64@plt+0xbc74>
   21f58:	ldr	r1, [pc, #600]	; 221b8 <ftello64@plt+0xbc78>
   21f5c:	movne	r3, r2
   21f60:	str	r8, [sp]
   21f64:	ldr	r2, [pc, #592]	; 221bc <ftello64@plt+0xbc7c>
   21f68:	add	r0, sp, #64	; 0x40
   21f6c:	bl	16060 <gpgrt_snprintf@plt>
   21f70:	mov	r0, r8
   21f74:	bl	156a0 <gcry_free@plt>
   21f78:	mov	r2, #4096	; 0x1000
   21f7c:	ldr	r1, [sp, #20]
   21f80:	mov	r3, #0
   21f84:	mov	r0, r2
   21f88:	str	r9, [sp, #28]
   21f8c:	str	r6, [sp, #32]
   21f90:	str	fp, [sp, #36]	; 0x24
   21f94:	str	r1, [sp, #40]	; 0x28
   21f98:	str	r2, [sp, #48]	; 0x30
   21f9c:	str	r3, [sp, #60]	; 0x3c
   21fa0:	str	r3, [sp, #44]	; 0x2c
   21fa4:	str	r3, [sp, #56]	; 0x38
   21fa8:	bl	15364 <gcry_malloc@plt>
   21fac:	cmp	r0, #0
   21fb0:	str	r0, [sp, #52]	; 0x34
   21fb4:	beq	220d8 <ftello64@plt+0xbb98>
   21fb8:	ldr	r2, [pc, #512]	; 221c0 <ftello64@plt+0xbc80>
   21fbc:	add	r3, sp, #28
   21fc0:	mov	r4, #0
   21fc4:	strd	r2, [sp, #8]
   21fc8:	add	r1, sp, #64	; 0x40
   21fcc:	str	r4, [sp, #4]
   21fd0:	str	r4, [sp]
   21fd4:	ldr	r2, [pc, #488]	; 221c4 <ftello64@plt+0xbc84>
   21fd8:	mov	r0, r6
   21fdc:	bl	15a54 <assuan_transact@plt>
   21fe0:	ldr	r3, [sp, #56]	; 0x38
   21fe4:	cmp	r3, r4
   21fe8:	mov	r8, r0
   21fec:	bne	22154 <ftello64@plt+0xbc14>
   21ff0:	mov	r2, #1
   21ff4:	ldr	r0, [sp, #52]	; 0x34
   21ff8:	str	r2, [sp, #56]	; 0x38
   21ffc:	str	r3, [sp, #52]	; 0x34
   22000:	bl	156a0 <gcry_free@plt>
   22004:	ldr	r3, [r5, #8]
   22008:	cmp	r3, r6
   2200c:	beq	220c0 <ftello64@plt+0xbb80>
   22010:	ldr	r3, [r5, #16]
   22014:	cmp	r3, #0
   22018:	beq	220e4 <ftello64@plt+0xbba4>
   2201c:	mov	r3, #0
   22020:	str	r3, [r5, #16]
   22024:	cmp	r8, #0
   22028:	ldreq	r8, [sp, #60]	; 0x3c
   2202c:	b	2203c <ftello64@plt+0xbafc>
   22030:	ldr	r8, [pc, #400]	; 221c8 <ftello64@plt+0xbc88>
   22034:	cmp	r6, #0
   22038:	streq	r6, [r5, #16]
   2203c:	ldr	r2, [sp, #1068]	; 0x42c
   22040:	ldr	r3, [r7]
   22044:	mov	r0, r8
   22048:	cmp	r2, r3
   2204c:	bne	22198 <ftello64@plt+0xbc58>
   22050:	add	sp, sp, #1072	; 0x430
   22054:	add	sp, sp, #4
   22058:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2205c:	mov	r2, #48	; 0x30
   22060:	strb	lr, [r3]
   22064:	strb	r0, [r3, #1]
   22068:	strb	r2, [r3, #2]
   2206c:	add	r3, r3, #3
   22070:	b	21eec <ftello64@plt+0xb9ac>
   22074:	strb	r2, [r3]
   22078:	mov	r2, #53	; 0x35
   2207c:	strb	r0, [r3, #1]
   22080:	strb	r2, [r3, #2]
   22084:	add	r3, r3, #3
   22088:	b	21eec <ftello64@plt+0xb9ac>
   2208c:	bl	21824 <ftello64@plt+0xb2e4>
   22090:	subs	r8, r0, #0
   22094:	bne	2203c <ftello64@plt+0xbafc>
   22098:	ldr	r6, [r5, #8]
   2209c:	b	21e48 <ftello64@plt+0xb908>
   220a0:	mov	r0, #1
   220a4:	bl	15364 <gcry_malloc@plt>
   220a8:	subs	r8, r0, #0
   220ac:	movne	r3, r8
   220b0:	beq	220f0 <ftello64@plt+0xbbb0>
   220b4:	mov	r2, #0
   220b8:	strb	r2, [r3]
   220bc:	b	21f4c <ftello64@plt+0xba0c>
   220c0:	ldr	r3, [r5, #4]
   220c4:	cmp	r3, #0
   220c8:	beq	22148 <ftello64@plt+0xbc08>
   220cc:	mov	r3, #0
   220d0:	str	r3, [r5, #4]
   220d4:	b	22024 <ftello64@plt+0xbae4>
   220d8:	mov	r3, #1
   220dc:	str	r3, [sp, #56]	; 0x38
   220e0:	b	21fb8 <ftello64@plt+0xba78>
   220e4:	ldr	r0, [pc, #224]	; 221cc <ftello64@plt+0xbc8c>
   220e8:	bl	487a0 <ftello64@plt+0x32260>
   220ec:	b	2201c <ftello64@plt+0xbadc>
   220f0:	ldr	r3, [r5, #8]
   220f4:	cmp	r3, r6
   220f8:	beq	22168 <ftello64@plt+0xbc28>
   220fc:	ldr	r3, [r5, #16]
   22100:	cmp	r3, #0
   22104:	beq	22180 <ftello64@plt+0xbc40>
   22108:	mov	r3, #0
   2210c:	str	r3, [r5, #16]
   22110:	bl	15d48 <gpg_err_code_from_syserror@plt>
   22114:	subs	r8, r0, #0
   22118:	uxthne	r8, r8
   2211c:	orrne	r8, r8, #50331648	; 0x3000000
   22120:	b	2203c <ftello64@plt+0xbafc>
   22124:	add	r1, r5, #20
   22128:	bl	215fc <ftello64@plt+0xb0bc>
   2212c:	ldr	r6, [r5, #20]
   22130:	cmp	r6, #0
   22134:	streq	r6, [r5, #16]
   22138:	cmp	r0, #0
   2213c:	mov	r8, r0
   22140:	beq	21e48 <ftello64@plt+0xb908>
   22144:	b	2203c <ftello64@plt+0xbafc>
   22148:	ldr	r0, [pc, #128]	; 221d0 <ftello64@plt+0xbc90>
   2214c:	bl	487a0 <ftello64@plt+0x32260>
   22150:	b	220cc <ftello64@plt+0xbb8c>
   22154:	ldr	r0, [sp, #52]	; 0x34
   22158:	bl	156a0 <gcry_free@plt>
   2215c:	str	r4, [sp, #52]	; 0x34
   22160:	mov	r0, r4
   22164:	b	22000 <ftello64@plt+0xbac0>
   22168:	ldr	r3, [r5, #4]
   2216c:	cmp	r3, #0
   22170:	beq	2218c <ftello64@plt+0xbc4c>
   22174:	mov	r3, #0
   22178:	str	r3, [r5, #4]
   2217c:	b	22110 <ftello64@plt+0xbbd0>
   22180:	ldr	r0, [pc, #68]	; 221cc <ftello64@plt+0xbc8c>
   22184:	bl	487a0 <ftello64@plt+0x32260>
   22188:	b	22108 <ftello64@plt+0xbbc8>
   2218c:	ldr	r0, [pc, #60]	; 221d0 <ftello64@plt+0xbc90>
   22190:	bl	487a0 <ftello64@plt+0x32260>
   22194:	b	22174 <ftello64@plt+0xbc34>
   22198:	bl	15748 <__stack_chk_fail@plt>
   2219c:	ldr	r0, [pc, #48]	; 221d4 <ftello64@plt+0xbc94>
   221a0:	bl	48824 <ftello64@plt+0x322e4>
   221a4:	strdeq	r0, [r8], -r4
   221a8:	andeq	pc, r7, r8, lsl #15
   221ac:	andeq	r0, r8, r0, lsr #30
   221b0:	ldrdeq	r4, [r6], -ip
   221b4:			; <UNDEFINED> instruction: 0x0006abbc
   221b8:	andeq	r0, r0, sl, ror #7
   221bc:	andeq	r4, r6, r8, asr #2
   221c0:	andeq	r1, r2, ip, lsr #3
   221c4:	strdeq	r1, [r2], -r8
   221c8:	movweq	r0, #92	; 0x5c
   221cc:	andeq	r4, r6, r0, lsl r1
   221d0:	andeq	r3, r6, r4, lsl #31
   221d4:	andeq	r4, r6, ip, ror #1
   221d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   221dc:	mov	r7, r2
   221e0:	ldr	r2, [pc, #564]	; 2241c <ftello64@plt+0xbedc>
   221e4:	sub	sp, sp, #44	; 0x2c
   221e8:	mov	r5, r1
   221ec:	ldr	r2, [r2]
   221f0:	mov	r6, r3
   221f4:	str	r2, [sp, #36]	; 0x24
   221f8:	mov	r8, r0
   221fc:	str	r0, [sp, #16]
   22200:	bl	21824 <ftello64@plt+0xb2e4>
   22204:	subs	r4, r0, #0
   22208:	bne	22384 <ftello64@plt+0xbe44>
   2220c:	ldr	sl, [pc, #524]	; 22420 <ftello64@plt+0xbee0>
   22210:	mov	r0, r5
   22214:	str	r8, [sp, #28]
   22218:	ldr	r3, [sl, #8]
   2221c:	str	r3, [sp, #32]
   22220:	bl	15cb8 <strlen@plt>
   22224:	cmp	r7, #0
   22228:	add	r9, r0, #1
   2222c:	ble	223f4 <ftello64@plt+0xbeb4>
   22230:	sub	r6, r6, #4
   22234:	add	r7, r6, r7, lsl #2
   22238:	mov	r8, r6
   2223c:	ldr	r0, [r8, #4]!
   22240:	bl	15cb8 <strlen@plt>
   22244:	cmp	r8, r7
   22248:	add	r0, r0, r0, lsl #1
   2224c:	add	r0, r0, #1
   22250:	add	r9, r9, r0
   22254:	bne	2223c <ftello64@plt+0xbcfc>
   22258:	mov	r0, r9
   2225c:	bl	15364 <gcry_malloc@plt>
   22260:	subs	r3, r0, #0
   22264:	str	r3, [sp, #20]
   22268:	beq	223a4 <ftello64@plt+0xbe64>
   2226c:	mov	r1, r5
   22270:	bl	156e8 <stpcpy@plt>
   22274:	ldr	r8, [pc, #424]	; 22424 <ftello64@plt+0xbee4>
   22278:	mov	r9, #32
   2227c:	mov	r4, r0
   22280:	ldr	fp, [r6, #4]!
   22284:	strb	r9, [r4], #1
   22288:	ldrb	r5, [fp]
   2228c:	cmp	r5, #0
   22290:	bne	222f8 <ftello64@plt+0xbdb8>
   22294:	b	22310 <ftello64@plt+0xbdd0>
   22298:	cmp	r5, #32
   2229c:	moveq	r3, #43	; 0x2b
   222a0:	strbeq	r3, [r4], #1
   222a4:	beq	222ec <ftello64@plt+0xbdac>
   222a8:	bl	15bec <__ctype_b_loc@plt>
   222ac:	lsl	r3, r5, #1
   222b0:	ldr	r2, [r0]
   222b4:	ldrh	r3, [r2, r3]
   222b8:	lsr	r3, r3, #14
   222bc:	eor	r3, r3, #1
   222c0:	cmp	r5, #43	; 0x2b
   222c4:	orreq	r3, r3, #1
   222c8:	tst	r3, #1
   222cc:	beq	22300 <ftello64@plt+0xbdc0>
   222d0:	mov	r0, r4
   222d4:	str	r5, [sp]
   222d8:	mov	r3, r8
   222dc:	mvn	r2, #0
   222e0:	mov	r1, #1
   222e4:	bl	15e50 <__sprintf_chk@plt>
   222e8:	add	r4, r4, #3
   222ec:	ldrb	r5, [fp, #1]!
   222f0:	cmp	r5, #0
   222f4:	beq	22310 <ftello64@plt+0xbdd0>
   222f8:	tst	r5, #128	; 0x80
   222fc:	beq	22298 <ftello64@plt+0xbd58>
   22300:	strb	r5, [r4], #1
   22304:	ldrb	r5, [fp, #1]!
   22308:	cmp	r5, #0
   2230c:	bne	222f8 <ftello64@plt+0xbdb8>
   22310:	cmp	r6, r7
   22314:	bne	22280 <ftello64@plt+0xbd40>
   22318:	ldr	r1, [pc, #264]	; 22428 <ftello64@plt+0xbee8>
   2231c:	ldr	ip, [sp, #16]
   22320:	ldr	r5, [sp, #20]
   22324:	ldr	r0, [pc, #256]	; 2242c <ftello64@plt+0xbeec>
   22328:	add	r2, sp, #28
   2232c:	mov	r3, #0
   22330:	strb	r3, [r4]
   22334:	stm	sp, {r1, r2}
   22338:	str	ip, [sp, #12]
   2233c:	mov	r1, r5
   22340:	str	r0, [sp, #8]
   22344:	ldr	r2, [pc, #228]	; 22430 <ftello64@plt+0xbef0>
   22348:	ldr	r0, [sl, #8]
   2234c:	bl	15a54 <assuan_transact@plt>
   22350:	mov	r4, r0
   22354:	mov	r0, r5
   22358:	bl	156a0 <gcry_free@plt>
   2235c:	cmp	r4, #0
   22360:	ldreq	r1, [pc, #204]	; 22434 <ftello64@plt+0xbef4>
   22364:	bne	223e4 <ftello64@plt+0xbea4>
   22368:	ldr	r0, [pc, #200]	; 22438 <ftello64@plt+0xbef8>
   2236c:	bl	4873c <ftello64@plt+0x321fc>
   22370:	ldr	r3, [sl, #4]
   22374:	cmp	r3, #0
   22378:	beq	223d8 <ftello64@plt+0xbe98>
   2237c:	mov	r3, #0
   22380:	str	r3, [sl, #4]
   22384:	ldr	r3, [pc, #144]	; 2241c <ftello64@plt+0xbedc>
   22388:	ldr	r2, [sp, #36]	; 0x24
   2238c:	mov	r0, r4
   22390:	ldr	r3, [r3]
   22394:	cmp	r2, r3
   22398:	bne	22418 <ftello64@plt+0xbed8>
   2239c:	add	sp, sp, #44	; 0x2c
   223a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   223a4:	ldr	r3, [sl, #4]
   223a8:	cmp	r3, #0
   223ac:	beq	223cc <ftello64@plt+0xbe8c>
   223b0:	mov	r3, #0
   223b4:	str	r3, [sl, #4]
   223b8:	bl	15d48 <gpg_err_code_from_syserror@plt>
   223bc:	cmp	r0, #0
   223c0:	uxthne	r0, r0
   223c4:	orrne	r4, r0, #50331648	; 0x3000000
   223c8:	b	22384 <ftello64@plt+0xbe44>
   223cc:	ldr	r0, [pc, #104]	; 2243c <ftello64@plt+0xbefc>
   223d0:	bl	487a0 <ftello64@plt+0x32260>
   223d4:	b	223b0 <ftello64@plt+0xbe70>
   223d8:	ldr	r0, [pc, #92]	; 2243c <ftello64@plt+0xbefc>
   223dc:	bl	487a0 <ftello64@plt+0x32260>
   223e0:	b	2237c <ftello64@plt+0xbe3c>
   223e4:	mov	r0, r4
   223e8:	bl	161e0 <gpg_strerror@plt>
   223ec:	mov	r1, r0
   223f0:	b	22368 <ftello64@plt+0xbe28>
   223f4:	mov	r0, r9
   223f8:	bl	15364 <gcry_malloc@plt>
   223fc:	subs	r3, r0, #0
   22400:	str	r3, [sp, #20]
   22404:	beq	223a4 <ftello64@plt+0xbe64>
   22408:	mov	r1, r5
   2240c:	bl	156e8 <stpcpy@plt>
   22410:	mov	r4, r0
   22414:	b	22318 <ftello64@plt+0xbdd8>
   22418:	bl	15748 <__stack_chk_fail@plt>
   2241c:	andeq	pc, r7, r8, lsl #15
   22420:	strdeq	r0, [r8], -r4
   22424:	andeq	r4, r6, r4, asr r1
   22428:	muleq	r2, ip, lr
   2242c:	andeq	r0, r2, r4, lsl #23
   22430:	ldrdeq	r1, [r2], -r8
   22434:	andeq	r3, r6, r8, asr pc
   22438:	andeq	r4, r6, r8
   2243c:	andeq	r3, r6, r4, lsl #31
   22440:	push	{r4, r5, r6, r7, r8, r9, lr}
   22444:	subs	r4, r1, #0
   22448:	ldr	r7, [pc, #424]	; 225f8 <ftello64@plt+0xc0b8>
   2244c:	moveq	r4, #2
   22450:	sub	sp, sp, #20
   22454:	ldr	r1, [r7]
   22458:	mov	r9, r0
   2245c:	mov	r0, r4
   22460:	mov	r5, r2
   22464:	mov	r8, r3
   22468:	str	r1, [sp, #12]
   2246c:	bl	1540c <gcry_md_get_algo_dlen@plt>
   22470:	subs	r6, r0, #0
   22474:	beq	225d0 <ftello64@plt+0xc090>
   22478:	cmp	r5, #0
   2247c:	beq	225a8 <ftello64@plt+0xc068>
   22480:	cmp	r8, #0
   22484:	strne	r6, [r8]
   22488:	cmp	r4, #2
   2248c:	addne	r8, sp, #8
   22490:	bne	224c0 <ftello64@plt+0xbf80>
   22494:	cmp	r6, #19
   22498:	ble	225e4 <ftello64@plt+0xc0a4>
   2249c:	add	r8, sp, #8
   224a0:	str	r8, [sp]
   224a4:	mov	r3, r6
   224a8:	mov	r2, r5
   224ac:	ldr	r1, [pc, #328]	; 225fc <ftello64@plt+0xc0bc>
   224b0:	mov	r0, r9
   224b4:	bl	15ee0 <ksba_cert_get_user_data@plt>
   224b8:	cmp	r0, #0
   224bc:	beq	22548 <ftello64@plt+0xc008>
   224c0:	mov	r1, r4
   224c4:	mov	r0, r8
   224c8:	mov	r2, #0
   224cc:	bl	15640 <gcry_md_open@plt>
   224d0:	subs	r1, r0, #0
   224d4:	bne	22584 <ftello64@plt+0xc044>
   224d8:	ldr	r3, [sp, #8]
   224dc:	ldr	r2, [pc, #284]	; 22600 <ftello64@plt+0xc0c0>
   224e0:	mov	r0, r9
   224e4:	bl	162c4 <ksba_cert_hash@plt>
   224e8:	subs	r3, r0, #0
   224ec:	bne	22558 <ftello64@plt+0xc018>
   224f0:	mov	r2, r3
   224f4:	mov	r1, #5
   224f8:	ldr	r0, [sp, #8]
   224fc:	bl	160f0 <gcry_md_ctl@plt>
   22500:	mov	r1, r4
   22504:	ldr	r0, [sp, #8]
   22508:	bl	15520 <gcry_md_read@plt>
   2250c:	mov	r2, r6
   22510:	mov	r1, r0
   22514:	mov	r0, r5
   22518:	bl	15610 <memcpy@plt>
   2251c:	ldr	r0, [sp, #8]
   22520:	bl	15484 <gcry_md_close@plt>
   22524:	cmp	r4, #2
   22528:	beq	225b4 <ftello64@plt+0xc074>
   2252c:	ldr	r2, [sp, #12]
   22530:	ldr	r3, [r7]
   22534:	mov	r0, r5
   22538:	cmp	r2, r3
   2253c:	bne	225cc <ftello64@plt+0xc08c>
   22540:	add	sp, sp, #20
   22544:	pop	{r4, r5, r6, r7, r8, r9, pc}
   22548:	ldr	r3, [sp, #8]
   2254c:	cmp	r3, #20
   22550:	bne	224c0 <ftello64@plt+0xbf80>
   22554:	b	2252c <ftello64@plt+0xbfec>
   22558:	bl	161e0 <gpg_strerror@plt>
   2255c:	mov	r1, r0
   22560:	ldr	r0, [pc, #156]	; 22604 <ftello64@plt+0xc0c4>
   22564:	bl	487a0 <ftello64@plt+0x32260>
   22568:	ldr	r0, [sp, #8]
   2256c:	bl	15484 <gcry_md_close@plt>
   22570:	mov	r2, r6
   22574:	mov	r1, #255	; 0xff
   22578:	mov	r0, r5
   2257c:	bl	15ebc <memset@plt>
   22580:	b	2252c <ftello64@plt+0xbfec>
   22584:	bl	161e0 <gpg_strerror@plt>
   22588:	mov	r1, r0
   2258c:	ldr	r0, [pc, #116]	; 22608 <ftello64@plt+0xc0c8>
   22590:	bl	487a0 <ftello64@plt+0x32260>
   22594:	mov	r2, r6
   22598:	mov	r1, #255	; 0xff
   2259c:	mov	r0, r5
   225a0:	bl	15ebc <memset@plt>
   225a4:	b	2252c <ftello64@plt+0xbfec>
   225a8:	bl	152e0 <gcry_xmalloc@plt>
   225ac:	mov	r5, r0
   225b0:	b	22480 <ftello64@plt+0xbf40>
   225b4:	mov	r0, r9
   225b8:	mov	r3, #20
   225bc:	mov	r2, r5
   225c0:	ldr	r1, [pc, #52]	; 225fc <ftello64@plt+0xc0bc>
   225c4:	bl	15820 <ksba_cert_set_user_data@plt>
   225c8:	b	2252c <ftello64@plt+0xbfec>
   225cc:	bl	15748 <__stack_chk_fail@plt>
   225d0:	ldr	r3, [pc, #52]	; 2260c <ftello64@plt+0xc0cc>
   225d4:	mov	r2, #58	; 0x3a
   225d8:	ldr	r1, [pc, #48]	; 22610 <ftello64@plt+0xc0d0>
   225dc:	ldr	r0, [pc, #48]	; 22614 <ftello64@plt+0xc0d4>
   225e0:	bl	16504 <__assert_fail@plt>
   225e4:	ldr	r3, [pc, #32]	; 2260c <ftello64@plt+0xc0cc>
   225e8:	mov	r2, #70	; 0x46
   225ec:	ldr	r1, [pc, #28]	; 22610 <ftello64@plt+0xc0d0>
   225f0:	ldr	r0, [pc, #32]	; 22618 <ftello64@plt+0xc0d8>
   225f4:	bl	16504 <__assert_fail@plt>
   225f8:	andeq	pc, r7, r8, lsl #15
   225fc:	ldrdeq	r4, [r6], -r8
   22600:	andeq	r5, r1, r8, lsl #13
   22604:	andeq	r4, r6, r0, lsl #4
   22608:	andeq	r4, r6, ip, ror #3
   2260c:	andeq	r4, r6, ip, asr r1
   22610:			; <UNDEFINED> instruction: 0x000641b4
   22614:	ldrdeq	sl, [r6], -ip
   22618:	andeq	r4, r6, ip, asr #3
   2261c:	push	{r4, r5, r6, r7, lr}
   22620:	subs	r4, r1, #0
   22624:	ldr	r6, [pc, #140]	; 226b8 <ftello64@plt+0xc178>
   22628:	moveq	r4, #2
   2262c:	sub	sp, sp, #76	; 0x4c
   22630:	ldr	r3, [r6]
   22634:	mov	r7, r0
   22638:	mov	r0, r4
   2263c:	str	r3, [sp, #68]	; 0x44
   22640:	bl	1540c <gcry_md_get_algo_dlen@plt>
   22644:	cmp	r0, #64	; 0x40
   22648:	bgt	226a0 <ftello64@plt+0xc160>
   2264c:	mov	r5, r0
   22650:	mov	r1, r4
   22654:	mov	r3, #0
   22658:	add	r2, sp, #4
   2265c:	mov	r0, r7
   22660:	bl	22440 <ftello64@plt+0xbf00>
   22664:	add	r0, r5, r5, lsl #1
   22668:	add	r0, r0, #1
   2266c:	bl	152e0 <gcry_xmalloc@plt>
   22670:	mov	r1, r5
   22674:	mov	r2, r0
   22678:	mov	r4, r0
   2267c:	add	r0, sp, #4
   22680:	bl	4efa0 <ftello64@plt+0x38a60>
   22684:	ldr	r2, [sp, #68]	; 0x44
   22688:	ldr	r3, [r6]
   2268c:	mov	r0, r4
   22690:	cmp	r2, r3
   22694:	bne	226b4 <ftello64@plt+0xc174>
   22698:	add	sp, sp, #76	; 0x4c
   2269c:	pop	{r4, r5, r6, r7, pc}
   226a0:	ldr	r3, [pc, #20]	; 226bc <ftello64@plt+0xc17c>
   226a4:	mov	r2, #118	; 0x76
   226a8:	ldr	r1, [pc, #16]	; 226c0 <ftello64@plt+0xc180>
   226ac:	ldr	r0, [pc, #16]	; 226c4 <ftello64@plt+0xc184>
   226b0:	bl	16504 <__assert_fail@plt>
   226b4:	bl	15748 <__stack_chk_fail@plt>
   226b8:	andeq	pc, r7, r8, lsl #15
   226bc:	andeq	r4, r6, r4, ror r1
   226c0:			; <UNDEFINED> instruction: 0x000641b4
   226c4:	andeq	r4, r6, ip, lsl r2
   226c8:	push	{r4, r5, r6, r7, lr}
   226cc:	subs	r4, r1, #0
   226d0:	ldr	r6, [pc, #140]	; 22764 <ftello64@plt+0xc224>
   226d4:	moveq	r4, #2
   226d8:	sub	sp, sp, #76	; 0x4c
   226dc:	ldr	r3, [r6]
   226e0:	mov	r7, r0
   226e4:	mov	r0, r4
   226e8:	str	r3, [sp, #68]	; 0x44
   226ec:	bl	1540c <gcry_md_get_algo_dlen@plt>
   226f0:	cmp	r0, #64	; 0x40
   226f4:	bgt	2274c <ftello64@plt+0xc20c>
   226f8:	mov	r5, r0
   226fc:	mov	r1, r4
   22700:	mov	r3, #0
   22704:	add	r2, sp, #4
   22708:	mov	r0, r7
   2270c:	bl	22440 <ftello64@plt+0xbf00>
   22710:	lsl	r0, r5, #1
   22714:	add	r0, r0, #1
   22718:	bl	152e0 <gcry_xmalloc@plt>
   2271c:	mov	r1, r5
   22720:	mov	r2, r0
   22724:	mov	r4, r0
   22728:	add	r0, sp, #4
   2272c:	bl	4ef98 <ftello64@plt+0x38a58>
   22730:	ldr	r2, [sp, #68]	; 0x44
   22734:	ldr	r3, [r6]
   22738:	mov	r0, r4
   2273c:	cmp	r2, r3
   22740:	bne	22760 <ftello64@plt+0xc220>
   22744:	add	sp, sp, #76	; 0x4c
   22748:	pop	{r4, r5, r6, r7, pc}
   2274c:	ldr	r3, [pc, #20]	; 22768 <ftello64@plt+0xc228>
   22750:	mov	r2, #138	; 0x8a
   22754:	ldr	r1, [pc, #16]	; 2276c <ftello64@plt+0xc22c>
   22758:	ldr	r0, [pc, #16]	; 22770 <ftello64@plt+0xc230>
   2275c:	bl	16504 <__assert_fail@plt>
   22760:	bl	15748 <__stack_chk_fail@plt>
   22764:	andeq	pc, r7, r8, lsl #15
   22768:	muleq	r6, r4, r1
   2276c:			; <UNDEFINED> instruction: 0x000641b4
   22770:	andeq	r4, r6, ip, lsl r2
   22774:	push	{r4, r5, lr}
   22778:	sub	sp, sp, #28
   2277c:	ldr	r4, [pc, #76]	; 227d0 <ftello64@plt+0xc290>
   22780:	mov	r3, #0
   22784:	mov	r5, r1
   22788:	ldr	ip, [r4]
   2278c:	mov	r2, sp
   22790:	mov	r1, #2
   22794:	str	ip, [sp, #20]
   22798:	bl	22440 <ftello64@plt+0xbf00>
   2279c:	cmp	r5, #0
   227a0:	ldr	r2, [sp, #20]
   227a4:	ldrne	r3, [sp, #12]
   227a8:	ldr	r0, [sp, #16]
   227ac:	rev	r0, r0
   227b0:	revne	r3, r3
   227b4:	strne	r3, [r5]
   227b8:	ldr	r3, [r4]
   227bc:	cmp	r2, r3
   227c0:	bne	227cc <ftello64@plt+0xc28c>
   227c4:	add	sp, sp, #28
   227c8:	pop	{r4, r5, pc}
   227cc:	bl	15748 <__stack_chk_fail@plt>
   227d0:	andeq	pc, r7, r8, lsl #15
   227d4:	push	{r4, r5, r6, r7, r8, lr}
   227d8:	sub	sp, sp, #8
   227dc:	ldr	r5, [pc, #264]	; 228ec <ftello64@plt+0xc3ac>
   227e0:	mov	r8, r1
   227e4:	ldr	r3, [r5]
   227e8:	str	r3, [sp, #4]
   227ec:	bl	1585c <ksba_cert_get_public_key@plt>
   227f0:	subs	r4, r0, #0
   227f4:	beq	22874 <ftello64@plt+0xc334>
   227f8:	ldr	r6, [pc, #240]	; 228f0 <ftello64@plt+0xc3b0>
   227fc:	ldr	r3, [r6]
   22800:	tst	r3, #1
   22804:	bne	22890 <ftello64@plt+0xc350>
   22808:	mov	r3, #0
   2280c:	mov	r2, r3
   22810:	mov	r1, r3
   22814:	mov	r0, r4
   22818:	bl	1648c <gcry_sexp_canon_len@plt>
   2281c:	subs	r3, r0, #0
   22820:	beq	228b0 <ftello64@plt+0xc370>
   22824:	mov	r2, r4
   22828:	mov	r1, #0
   2282c:	mov	r0, sp
   22830:	bl	15628 <gcry_sexp_sscan@plt>
   22834:	mov	r7, r0
   22838:	mov	r0, r4
   2283c:	bl	156a0 <gcry_free@plt>
   22840:	cmp	r7, #0
   22844:	bne	228c0 <ftello64@plt+0xc380>
   22848:	mov	r1, r8
   2284c:	ldr	r0, [sp]
   22850:	bl	161b0 <gcry_pk_get_keygrip@plt>
   22854:	mov	r4, r0
   22858:	ldr	r0, [sp]
   2285c:	bl	155c8 <gcry_sexp_release@plt>
   22860:	cmp	r4, #0
   22864:	beq	228dc <ftello64@plt+0xc39c>
   22868:	ldr	r3, [r6]
   2286c:	tst	r3, #1
   22870:	bne	2289c <ftello64@plt+0xc35c>
   22874:	ldr	r2, [sp, #4]
   22878:	ldr	r3, [r5]
   2287c:	mov	r0, r4
   22880:	cmp	r2, r3
   22884:	bne	228e8 <ftello64@plt+0xc3a8>
   22888:	add	sp, sp, #8
   2288c:	pop	{r4, r5, r6, r7, r8, pc}
   22890:	ldr	r0, [pc, #92]	; 228f4 <ftello64@plt+0xc3b4>
   22894:	bl	488ec <ftello64@plt+0x323ac>
   22898:	b	22808 <ftello64@plt+0xc2c8>
   2289c:	mov	r2, #20
   228a0:	mov	r1, r4
   228a4:	ldr	r0, [pc, #76]	; 228f8 <ftello64@plt+0xc3b8>
   228a8:	bl	48a2c <ftello64@plt+0x324ec>
   228ac:	b	22874 <ftello64@plt+0xc334>
   228b0:	ldr	r0, [pc, #68]	; 228fc <ftello64@plt+0xc3bc>
   228b4:	mov	r4, r3
   228b8:	bl	487a0 <ftello64@plt+0x32260>
   228bc:	b	22874 <ftello64@plt+0xc334>
   228c0:	mov	r0, r7
   228c4:	bl	161e0 <gpg_strerror@plt>
   228c8:	mov	r4, #0
   228cc:	mov	r1, r0
   228d0:	ldr	r0, [pc, #40]	; 22900 <ftello64@plt+0xc3c0>
   228d4:	bl	487a0 <ftello64@plt+0x32260>
   228d8:	b	22874 <ftello64@plt+0xc334>
   228dc:	ldr	r0, [pc, #32]	; 22904 <ftello64@plt+0xc3c4>
   228e0:	bl	487a0 <ftello64@plt+0x32260>
   228e4:	b	22874 <ftello64@plt+0xc334>
   228e8:	bl	15748 <__stack_chk_fail@plt>
   228ec:	andeq	pc, r7, r8, lsl #15
   228f0:	andeq	r0, r8, r0, lsr #30
   228f4:	andeq	r4, r6, r4, lsr r2
   228f8:			; <UNDEFINED> instruction: 0x000642b0
   228fc:	andeq	r4, r6, r0, asr r2
   22900:	andeq	r4, r6, r8, ror r2
   22904:	muleq	r6, r4, r2
   22908:	push	{r4, r5, lr}
   2290c:	sub	sp, sp, #28
   22910:	ldr	r5, [pc, #84]	; 2296c <ftello64@plt+0xc42c>
   22914:	mov	r1, sp
   22918:	ldr	r3, [r5]
   2291c:	str	r3, [sp, #20]
   22920:	bl	227d4 <ftello64@plt+0xc294>
   22924:	subs	r4, r0, #0
   22928:	beq	2294c <ftello64@plt+0xc40c>
   2292c:	mov	r0, #41	; 0x29
   22930:	bl	15364 <gcry_malloc@plt>
   22934:	subs	r4, r0, #0
   22938:	beq	2294c <ftello64@plt+0xc40c>
   2293c:	mov	r0, sp
   22940:	mov	r2, r4
   22944:	mov	r1, #20
   22948:	bl	4ef98 <ftello64@plt+0x38a58>
   2294c:	ldr	r2, [sp, #20]
   22950:	ldr	r3, [r5]
   22954:	mov	r0, r4
   22958:	cmp	r2, r3
   2295c:	bne	22968 <ftello64@plt+0xc428>
   22960:	add	sp, sp, #28
   22964:	pop	{r4, r5, pc}
   22968:	bl	15748 <__stack_chk_fail@plt>
   2296c:	andeq	pc, r7, r8, lsl #15
   22970:	push	{r4, r5, r6, r7, lr}
   22974:	sub	sp, sp, #148	; 0x94
   22978:	ldr	r5, [pc, #348]	; 22adc <ftello64@plt+0xc59c>
   2297c:	subs	r6, r1, #0
   22980:	ldr	r3, [r5]
   22984:	str	r3, [sp, #140]	; 0x8c
   22988:	movne	r3, #0
   2298c:	strne	r3, [r6]
   22990:	bl	1585c <ksba_cert_get_public_key@plt>
   22994:	subs	r7, r0, #0
   22998:	beq	22ab4 <ftello64@plt+0xc574>
   2299c:	mov	r3, #0
   229a0:	mov	r2, r3
   229a4:	mov	r1, r3
   229a8:	bl	1648c <gcry_sexp_canon_len@plt>
   229ac:	cmp	r0, #0
   229b0:	mov	r4, r0
   229b4:	str	r0, [sp, #8]
   229b8:	beq	22a90 <ftello64@plt+0xc550>
   229bc:	mov	r3, r0
   229c0:	mov	r2, r7
   229c4:	mov	r1, #0
   229c8:	add	r0, sp, #4
   229cc:	bl	15628 <gcry_sexp_sscan@plt>
   229d0:	mov	r4, r0
   229d4:	mov	r0, r7
   229d8:	bl	156a0 <gcry_free@plt>
   229dc:	cmp	r4, #0
   229e0:	bne	22ab4 <ftello64@plt+0xc574>
   229e4:	cmp	r6, #0
   229e8:	ldr	r4, [sp, #4]
   229ec:	beq	229fc <ftello64@plt+0xc4bc>
   229f0:	mov	r0, r4
   229f4:	bl	15964 <gcry_pk_get_nbits@plt>
   229f8:	str	r0, [r6]
   229fc:	mov	r0, r4
   22a00:	mov	r2, #0
   22a04:	ldr	r1, [pc, #212]	; 22ae0 <ftello64@plt+0xc5a0>
   22a08:	bl	159c4 <gcry_sexp_find_token@plt>
   22a0c:	subs	r4, r0, #0
   22a10:	beq	22ac8 <ftello64@plt+0xc588>
   22a14:	bl	1546c <gcry_sexp_cadr@plt>
   22a18:	mov	r6, r0
   22a1c:	mov	r0, r4
   22a20:	bl	155c8 <gcry_sexp_release@plt>
   22a24:	mov	r1, #0
   22a28:	mov	r0, r6
   22a2c:	add	r2, sp, #8
   22a30:	bl	157fc <gcry_sexp_nth_data@plt>
   22a34:	subs	r1, r0, #0
   22a38:	beq	22abc <ftello64@plt+0xc57c>
   22a3c:	ldr	r4, [sp, #8]
   22a40:	add	r7, sp, #12
   22a44:	cmp	r4, #127	; 0x7f
   22a48:	movhi	r3, #127	; 0x7f
   22a4c:	movhi	r4, r3
   22a50:	strhi	r3, [sp, #8]
   22a54:	mov	r2, r4
   22a58:	mov	r3, #128	; 0x80
   22a5c:	mov	r0, r7
   22a60:	bl	158c8 <__memcpy_chk@plt>
   22a64:	add	r3, sp, #144	; 0x90
   22a68:	add	r4, r3, r4
   22a6c:	mov	r3, #0
   22a70:	strb	r3, [r4, #-132]	; 0xffffff7c
   22a74:	mov	r0, r6
   22a78:	bl	155c8 <gcry_sexp_release@plt>
   22a7c:	ldr	r0, [sp, #4]
   22a80:	bl	155c8 <gcry_sexp_release@plt>
   22a84:	mov	r0, r7
   22a88:	bl	15ac0 <gcry_pk_map_name@plt>
   22a8c:	b	22a9c <ftello64@plt+0xc55c>
   22a90:	mov	r0, r7
   22a94:	bl	156a0 <gcry_free@plt>
   22a98:	mov	r0, r4
   22a9c:	ldr	r2, [sp, #140]	; 0x8c
   22aa0:	ldr	r3, [r5]
   22aa4:	cmp	r2, r3
   22aa8:	bne	22ad8 <ftello64@plt+0xc598>
   22aac:	add	sp, sp, #148	; 0x94
   22ab0:	pop	{r4, r5, r6, r7, pc}
   22ab4:	mov	r0, #0
   22ab8:	b	22a9c <ftello64@plt+0xc55c>
   22abc:	add	r7, sp, #12
   22ac0:	strb	r1, [sp, #12]
   22ac4:	b	22a74 <ftello64@plt+0xc534>
   22ac8:	ldr	r0, [sp, #4]
   22acc:	bl	155c8 <gcry_sexp_release@plt>
   22ad0:	mov	r0, r4
   22ad4:	b	22a9c <ftello64@plt+0xc55c>
   22ad8:	bl	15748 <__stack_chk_fail@plt>
   22adc:	andeq	pc, r7, r8, lsl #15
   22ae0:	andeq	r1, r6, ip, lsl #9
   22ae4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22ae8:	sub	sp, sp, #44	; 0x2c
   22aec:	ldr	r9, [pc, #396]	; 22c80 <ftello64@plt+0xc740>
   22af0:	mov	r1, #0
   22af4:	mov	r5, r0
   22af8:	ldr	r3, [r9]
   22afc:	str	r3, [sp, #36]	; 0x24
   22b00:	bl	15514 <ksba_cert_get_issuer@plt>
   22b04:	subs	r4, r0, #0
   22b08:	beq	22c50 <ftello64@plt+0xc710>
   22b0c:	bl	15cb8 <strlen@plt>
   22b10:	mov	r2, r4
   22b14:	add	r1, sp, #16
   22b18:	mov	r3, r0
   22b1c:	mov	r0, #2
   22b20:	bl	160a8 <gcry_md_hash_buffer@plt>
   22b24:	mov	r0, r4
   22b28:	bl	156a0 <gcry_free@plt>
   22b2c:	mov	r0, r5
   22b30:	bl	15b14 <ksba_cert_get_serial@plt>
   22b34:	subs	sl, r0, #0
   22b38:	beq	22c50 <ftello64@plt+0xc710>
   22b3c:	ldrb	r3, [sl]
   22b40:	cmp	r3, #40	; 0x28
   22b44:	bne	22c58 <ftello64@plt+0xc718>
   22b48:	mov	r2, #10
   22b4c:	add	r1, sp, #12
   22b50:	add	r0, sl, #1
   22b54:	bl	15ca0 <strtoul@plt>
   22b58:	ldr	r5, [sp, #12]
   22b5c:	ldrb	r3, [r5]
   22b60:	cmp	r3, #58	; 0x3a
   22b64:	mov	r8, r0
   22b68:	bne	22c40 <ftello64@plt+0xc700>
   22b6c:	add	r0, r0, #21
   22b70:	lsl	r0, r0, #1
   22b74:	bl	15364 <gcry_malloc@plt>
   22b78:	subs	fp, r0, #0
   22b7c:	beq	22c70 <ftello64@plt+0xc730>
   22b80:	ldr	r7, [pc, #252]	; 22c84 <ftello64@plt+0xc744>
   22b84:	add	r4, sp, #15
   22b88:	add	r6, sp, #35	; 0x23
   22b8c:	mov	r0, fp
   22b90:	str	fp, [sp, #12]
   22b94:	ldrb	r2, [r4, #1]!
   22b98:	mov	r3, r7
   22b9c:	mov	r1, #1
   22ba0:	str	r2, [sp]
   22ba4:	mvn	r2, #0
   22ba8:	bl	15e50 <__sprintf_chk@plt>
   22bac:	ldr	r3, [sp, #12]
   22bb0:	cmp	r4, r6
   22bb4:	add	r0, r3, #2
   22bb8:	str	r0, [sp, #12]
   22bbc:	bne	22b94 <ftello64@plt+0xc654>
   22bc0:	add	r1, r3, #3
   22bc4:	mov	r2, #46	; 0x2e
   22bc8:	str	r1, [sp, #12]
   22bcc:	cmp	r8, #0
   22bd0:	strb	r2, [r3, #2]
   22bd4:	ldr	r3, [sp, #12]
   22bd8:	beq	22c14 <ftello64@plt+0xc6d4>
   22bdc:	ldr	r4, [pc, #160]	; 22c84 <ftello64@plt+0xc744>
   22be0:	add	r8, r5, r8
   22be4:	ldrb	r2, [r5, #1]!
   22be8:	mov	r0, r3
   22bec:	mov	r1, #1
   22bf0:	mov	r3, r4
   22bf4:	str	r2, [sp]
   22bf8:	mvn	r2, #0
   22bfc:	bl	15e50 <__sprintf_chk@plt>
   22c00:	ldr	r3, [sp, #12]
   22c04:	cmp	r5, r8
   22c08:	add	r3, r3, #2
   22c0c:	str	r3, [sp, #12]
   22c10:	bne	22be4 <ftello64@plt+0xc6a4>
   22c14:	mov	r2, #0
   22c18:	mov	r0, sl
   22c1c:	strb	r2, [r3]
   22c20:	bl	156a0 <gcry_free@plt>
   22c24:	ldr	r2, [sp, #36]	; 0x24
   22c28:	ldr	r3, [r9]
   22c2c:	mov	r0, fp
   22c30:	cmp	r2, r3
   22c34:	bne	22c7c <ftello64@plt+0xc73c>
   22c38:	add	sp, sp, #44	; 0x2c
   22c3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22c40:	ldr	r0, [pc, #64]	; 22c88 <ftello64@plt+0xc748>
   22c44:	bl	487a0 <ftello64@plt+0x32260>
   22c48:	mov	r0, sl
   22c4c:	bl	156a0 <gcry_free@plt>
   22c50:	mov	fp, #0
   22c54:	b	22c24 <ftello64@plt+0xc6e4>
   22c58:	ldr	r0, [pc, #44]	; 22c8c <ftello64@plt+0xc74c>
   22c5c:	bl	487a0 <ftello64@plt+0x32260>
   22c60:	mov	r0, sl
   22c64:	bl	156a0 <gcry_free@plt>
   22c68:	mov	fp, #0
   22c6c:	b	22c24 <ftello64@plt+0xc6e4>
   22c70:	mov	r0, sl
   22c74:	bl	156a0 <gcry_free@plt>
   22c78:	b	22c24 <ftello64@plt+0xc6e4>
   22c7c:	bl	15748 <__stack_chk_fail@plt>
   22c80:	andeq	pc, r7, r8, lsl #15
   22c84:	ldrdeq	r3, [r6], -r8
   22c88:	ldrdeq	r4, [r6], -ip
   22c8c:			; <UNDEFINED> instruction: 0x000642bc
   22c90:	ldr	r3, [pc, #784]	; 22fa8 <ftello64@plt+0xca68>
   22c94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22c98:	sub	sp, sp, #28
   22c9c:	ldr	r3, [r3]
   22ca0:	str	r1, [sp]
   22ca4:	add	r1, sp, #16
   22ca8:	str	r3, [sp, #20]
   22cac:	str	r0, [sp, #4]
   22cb0:	bl	15f04 <ksba_cert_get_ext_key_usages@plt>
   22cb4:	uxth	r3, r0
   22cb8:	cmp	r0, #0
   22cbc:	cmpne	r3, #58	; 0x3a
   22cc0:	bne	22ee8 <ftello64@plt+0xc9a8>
   22cc4:	ldr	fp, [sp, #16]
   22cc8:	cmp	fp, #0
   22ccc:	moveq	r4, fp
   22cd0:	mvneq	r5, #0
   22cd4:	beq	22d60 <ftello64@plt+0xc820>
   22cd8:	ldr	r8, [pc, #716]	; 22fac <ftello64@plt+0xca6c>
   22cdc:	mov	r9, #0
   22ce0:	add	r7, r8, #100	; 0x64
   22ce4:	mov	r5, r9
   22ce8:	mov	r4, r9
   22cec:	mov	r6, r9
   22cf0:	mov	r1, #58	; 0x3a
   22cf4:	mov	r0, fp
   22cf8:	bl	15d24 <strchr@plt>
   22cfc:	cmp	r0, #0
   22d00:	beq	22d48 <ftello64@plt+0xc808>
   22d04:	mov	sl, r0
   22d08:	strb	r6, [sl], #1
   22d0c:	ldrb	r3, [r0, #1]
   22d10:	cmp	r3, #67	; 0x43
   22d14:	beq	22e58 <ftello64@plt+0xc918>
   22d18:	mov	r1, r7
   22d1c:	mov	r0, fp
   22d20:	bl	15424 <strcmp@plt>
   22d24:	mov	r1, #10
   22d28:	cmp	r0, #0
   22d2c:	mov	r0, sl
   22d30:	moveq	r4, #1
   22d34:	bl	15d24 <strchr@plt>
   22d38:	cmp	r0, #0
   22d3c:	beq	22d48 <ftello64@plt+0xc808>
   22d40:	adds	fp, r0, #1
   22d44:	bne	22cf0 <ftello64@plt+0xc7b0>
   22d48:	ldr	r0, [sp, #16]
   22d4c:	bl	156a0 <gcry_free@plt>
   22d50:	cmp	r9, #0
   22d54:	mvneq	r5, #0
   22d58:	mov	r3, #0
   22d5c:	str	r3, [sp, #16]
   22d60:	ldr	r0, [sp, #4]
   22d64:	add	r1, sp, #12
   22d68:	bl	15430 <ksba_cert_get_key_usage@plt>
   22d6c:	uxth	r3, r0
   22d70:	cmp	r3, #58	; 0x3a
   22d74:	mov	r6, r0
   22d78:	beq	22df8 <ftello64@plt+0xc8b8>
   22d7c:	ldr	r3, [sp, #12]
   22d80:	cmp	r0, #0
   22d84:	and	r5, r5, r3
   22d88:	str	r5, [sp, #12]
   22d8c:	bne	22eec <ftello64@plt+0xc9ac>
   22d90:	ldr	r3, [sp]
   22d94:	cmp	r3, #4
   22d98:	beq	22e30 <ftello64@plt+0xc8f0>
   22d9c:	ldr	r3, [sp]
   22da0:	cmp	r3, #5
   22da4:	beq	22f24 <ftello64@plt+0xc9e4>
   22da8:	ldr	r3, [sp]
   22dac:	tst	r3, #1
   22db0:	movne	r0, #12
   22db4:	moveq	r0, #3
   22db8:	ands	r0, r0, r5
   22dbc:	bne	22e38 <ftello64@plt+0xc8f8>
   22dc0:	cmp	r3, #3
   22dc4:	beq	22f84 <ftello64@plt+0xca44>
   22dc8:	ldr	r3, [sp]
   22dcc:	cmp	r3, #2
   22dd0:	beq	22f94 <ftello64@plt+0xca54>
   22dd4:	ldr	r3, [sp]
   22dd8:	mov	r2, #5
   22ddc:	cmp	r3, #1
   22de0:	ldreq	r1, [pc, #456]	; 22fb0 <ftello64@plt+0xca70>
   22de4:	ldrne	r1, [pc, #456]	; 22fb4 <ftello64@plt+0xca74>
   22de8:	bl	15718 <dcgettext@plt>
   22dec:	bl	4873c <ftello64@plt+0x321fc>
   22df0:	ldr	r0, [pc, #448]	; 22fb8 <ftello64@plt+0xca78>
   22df4:	b	22e3c <ftello64@plt+0xc8fc>
   22df8:	ldr	r2, [pc, #444]	; 22fbc <ftello64@plt+0xca7c>
   22dfc:	ldr	r3, [sp]
   22e00:	ldr	r2, [r2, #4]
   22e04:	cmp	r3, #1
   22e08:	movgt	r3, #0
   22e0c:	movle	r3, #1
   22e10:	cmp	r2, #0
   22e14:	moveq	r3, #0
   22e18:	cmp	r3, #0
   22e1c:	bne	22f6c <ftello64@plt+0xca2c>
   22e20:	ldr	r3, [sp]
   22e24:	str	r5, [sp, #12]
   22e28:	cmp	r3, #4
   22e2c:	bne	22d9c <ftello64@plt+0xc85c>
   22e30:	ands	r0, r5, #32
   22e34:	beq	22f54 <ftello64@plt+0xca14>
   22e38:	mov	r0, #0
   22e3c:	ldr	r3, [pc, #356]	; 22fa8 <ftello64@plt+0xca68>
   22e40:	ldr	r2, [sp, #20]
   22e44:	ldr	r3, [r3]
   22e48:	cmp	r2, r3
   22e4c:	bne	22fa4 <ftello64@plt+0xca64>
   22e50:	add	sp, sp, #28
   22e54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22e58:	mov	r1, r8
   22e5c:	mov	r0, fp
   22e60:	bl	15424 <strcmp@plt>
   22e64:	cmp	r0, #0
   22e68:	orreq	r5, r5, #21
   22e6c:	moveq	r9, #1
   22e70:	beq	22d18 <ftello64@plt+0xc7d8>
   22e74:	ldr	r1, [pc, #324]	; 22fc0 <ftello64@plt+0xca80>
   22e78:	mov	r0, fp
   22e7c:	bl	15424 <strcmp@plt>
   22e80:	cmp	r0, #0
   22e84:	orreq	r5, r5, #17
   22e88:	moveq	r9, #1
   22e8c:	beq	22d18 <ftello64@plt+0xc7d8>
   22e90:	ldr	r1, [pc, #300]	; 22fc4 <ftello64@plt+0xca84>
   22e94:	mov	r0, fp
   22e98:	bl	15424 <strcmp@plt>
   22e9c:	cmp	r0, #0
   22ea0:	orreq	r5, r5, #1
   22ea4:	moveq	r9, #1
   22ea8:	beq	22d18 <ftello64@plt+0xc7d8>
   22eac:	ldr	r1, [pc, #276]	; 22fc8 <ftello64@plt+0xca88>
   22eb0:	mov	r0, fp
   22eb4:	bl	15424 <strcmp@plt>
   22eb8:	cmp	r0, #0
   22ebc:	moveq	r9, #1
   22ec0:	moveq	r5, #23
   22ec4:	beq	22d18 <ftello64@plt+0xc7d8>
   22ec8:	ldr	r1, [pc, #252]	; 22fcc <ftello64@plt+0xca8c>
   22ecc:	mov	r0, fp
   22ed0:	bl	15424 <strcmp@plt>
   22ed4:	cmp	r0, #0
   22ed8:	orreq	r5, r5, #3
   22edc:	moveq	r9, #1
   22ee0:	movne	r9, #1
   22ee4:	b	22d18 <ftello64@plt+0xc7d8>
   22ee8:	mov	r6, r0
   22eec:	mov	r2, #5
   22ef0:	ldr	r1, [pc, #216]	; 22fd0 <ftello64@plt+0xca90>
   22ef4:	mov	r0, #0
   22ef8:	bl	15718 <dcgettext@plt>
   22efc:	mov	r4, r0
   22f00:	mov	r0, r6
   22f04:	bl	161e0 <gpg_strerror@plt>
   22f08:	mov	r1, r0
   22f0c:	mov	r0, r4
   22f10:	bl	487a0 <ftello64@plt+0x32260>
   22f14:	ldr	r0, [sp, #16]
   22f18:	bl	156a0 <gcry_free@plt>
   22f1c:	mov	r0, r6
   22f20:	b	22e3c <ftello64@plt+0xc8fc>
   22f24:	cmn	r5, #1
   22f28:	beq	22f38 <ftello64@plt+0xc9f8>
   22f2c:	and	r5, r5, #96	; 0x60
   22f30:	orrs	r3, r5, r4
   22f34:	bne	22e38 <ftello64@plt+0xc8f8>
   22f38:	mov	r2, #5
   22f3c:	ldr	r1, [pc, #144]	; 22fd4 <ftello64@plt+0xca94>
   22f40:	mov	r0, #0
   22f44:	bl	15718 <dcgettext@plt>
   22f48:	bl	4873c <ftello64@plt+0x321fc>
   22f4c:	ldr	r0, [pc, #100]	; 22fb8 <ftello64@plt+0xca78>
   22f50:	b	22e3c <ftello64@plt+0xc8fc>
   22f54:	mov	r2, #5
   22f58:	ldr	r1, [pc, #120]	; 22fd8 <ftello64@plt+0xca98>
   22f5c:	bl	15718 <dcgettext@plt>
   22f60:	bl	4873c <ftello64@plt+0x321fc>
   22f64:	ldr	r0, [pc, #76]	; 22fb8 <ftello64@plt+0xca78>
   22f68:	b	22e3c <ftello64@plt+0xc8fc>
   22f6c:	mov	r2, #5
   22f70:	ldr	r1, [pc, #100]	; 22fdc <ftello64@plt+0xca9c>
   22f74:	mov	r0, #0
   22f78:	bl	15718 <dcgettext@plt>
   22f7c:	bl	4873c <ftello64@plt+0x321fc>
   22f80:	b	22e20 <ftello64@plt+0xc8e0>
   22f84:	mov	r2, #5
   22f88:	ldr	r1, [pc, #80]	; 22fe0 <ftello64@plt+0xcaa0>
   22f8c:	bl	15718 <dcgettext@plt>
   22f90:	b	22dec <ftello64@plt+0xc8ac>
   22f94:	mov	r2, #5
   22f98:	ldr	r1, [pc, #68]	; 22fe4 <ftello64@plt+0xcaa4>
   22f9c:	bl	15718 <dcgettext@plt>
   22fa0:	b	22dec <ftello64@plt+0xc8ac>
   22fa4:	bl	15748 <__stack_chk_fail@plt>
   22fa8:	andeq	pc, r7, r8, lsl #15
   22fac:	andeq	r4, r6, r8, lsl #6
   22fb0:	andeq	r4, r6, r8, asr #9
   22fb4:	strdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   22fb8:	movweq	r0, #125	; 0x7d
   22fbc:	andeq	r0, r8, r0, lsr #30
   22fc0:	andeq	r4, r6, ip, lsl r3
   22fc4:	andeq	r4, r6, r0, lsr r3
   22fc8:	andeq	r4, r6, r4, asr #6
   22fcc:	andeq	r4, r6, r8, asr r3
   22fd0:			; <UNDEFINED> instruction: 0x000643b0
   22fd4:	andeq	r4, r6, r8, lsl r4
   22fd8:	ldrdeq	r4, [r6], -ip
   22fdc:	andeq	r4, r6, r0, lsl #7
   22fe0:	andeq	r4, r6, ip, asr r4
   22fe4:	muleq	r6, r4, r4
   22fe8:	push	{r4, r5, r6, lr}
   22fec:	sub	sp, sp, #16
   22ff0:	ldr	r6, [pc, #128]	; 23078 <ftello64@plt+0xcb38>
   22ff4:	mov	r4, r1
   22ff8:	add	r1, sp, #4
   22ffc:	ldr	r3, [r6]
   23000:	str	r3, [sp, #12]
   23004:	bl	162a0 <ksba_cert_get_image@plt>
   23008:	subs	r5, r0, #0
   2300c:	bne	23018 <ftello64@plt+0xcad8>
   23010:	b	23058 <ftello64@plt+0xcb18>
   23014:	ldr	r4, [r4]
   23018:	cmp	r4, #0
   2301c:	beq	23058 <ftello64@plt+0xcb18>
   23020:	add	r1, sp, #8
   23024:	ldr	r0, [r4, #4]
   23028:	bl	162a0 <ksba_cert_get_image@plt>
   2302c:	subs	r1, r0, #0
   23030:	beq	23014 <ftello64@plt+0xcad4>
   23034:	ldrd	r2, [sp, #4]
   23038:	cmp	r2, r3
   2303c:	bne	23014 <ftello64@plt+0xcad4>
   23040:	mov	r0, r5
   23044:	bl	156b8 <memcmp@plt>
   23048:	cmp	r0, #0
   2304c:	bne	23014 <ftello64@plt+0xcad4>
   23050:	mov	r0, #1
   23054:	b	2305c <ftello64@plt+0xcb1c>
   23058:	mov	r0, #0
   2305c:	ldr	r2, [sp, #12]
   23060:	ldr	r3, [r6]
   23064:	cmp	r2, r3
   23068:	bne	23074 <ftello64@plt+0xcb34>
   2306c:	add	sp, sp, #16
   23070:	pop	{r4, r5, r6, pc}
   23074:	bl	15748 <__stack_chk_fail@plt>
   23078:	andeq	pc, r7, r8, lsl #15
   2307c:	push	{r4, r5, r6, r7, r8, lr}
   23080:	mov	r6, r0
   23084:	mov	r8, r1
   23088:	mov	r0, r2
   2308c:	mov	r1, #0
   23090:	mov	r4, r2
   23094:	bl	15aa8 <ksba_cert_get_subject@plt>
   23098:	mov	r1, #0
   2309c:	mov	r5, r0
   230a0:	mov	r0, r4
   230a4:	bl	15514 <ksba_cert_get_issuer@plt>
   230a8:	adds	r4, r5, #0
   230ac:	movne	r4, #1
   230b0:	cmp	r6, #0
   230b4:	moveq	r4, #0
   230b8:	cmp	r4, #0
   230bc:	mov	r7, r0
   230c0:	beq	230fc <ftello64@plt+0xcbbc>
   230c4:	mov	r0, r6
   230c8:	mov	r1, r5
   230cc:	bl	15424 <strcmp@plt>
   230d0:	subs	r4, r0, #0
   230d4:	movne	r4, #0
   230d8:	bne	230fc <ftello64@plt+0xcbbc>
   230dc:	cmp	r8, #0
   230e0:	cmpne	r7, #0
   230e4:	beq	230fc <ftello64@plt+0xcbbc>
   230e8:	mov	r0, r8
   230ec:	mov	r1, r7
   230f0:	bl	15424 <strcmp@plt>
   230f4:	clz	r4, r0
   230f8:	lsr	r4, r4, #5
   230fc:	mov	r0, r5
   23100:	bl	156a0 <gcry_free@plt>
   23104:	mov	r0, r7
   23108:	bl	156a0 <gcry_free@plt>
   2310c:	mov	r0, r4
   23110:	pop	{r4, r5, r6, r7, r8, pc}
   23114:	mov	r1, #0
   23118:	b	22c90 <ftello64@plt+0xc750>
   2311c:	mov	r1, #1
   23120:	b	22c90 <ftello64@plt+0xc750>
   23124:	mov	r1, #2
   23128:	b	22c90 <ftello64@plt+0xc750>
   2312c:	mov	r1, #3
   23130:	b	22c90 <ftello64@plt+0xc750>
   23134:	mov	r1, #4
   23138:	b	22c90 <ftello64@plt+0xc750>
   2313c:	mov	r1, #5
   23140:	b	22c90 <ftello64@plt+0xc750>
   23144:	push	{r4, r5, r6, r7, r8, lr}
   23148:	sub	sp, sp, #16
   2314c:	ldr	r8, [pc, #124]	; 231d0 <ftello64@plt+0xcc90>
   23150:	mov	r4, #0
   23154:	mov	r6, r0
   23158:	ldr	r3, [r8]
   2315c:	mov	r5, r4
   23160:	str	r3, [sp, #12]
   23164:	ldr	r7, [pc, #104]	; 231d4 <ftello64@plt+0xcc94>
   23168:	b	23184 <ftello64@plt+0xcc44>
   2316c:	mov	r1, r7
   23170:	ldr	r0, [sp, #8]
   23174:	bl	15424 <strcmp@plt>
   23178:	cmp	r0, #0
   2317c:	beq	231c4 <ftello64@plt+0xcc84>
   23180:	add	r4, r4, #1
   23184:	str	r5, [sp, #4]
   23188:	str	r5, [sp]
   2318c:	mov	r3, #0
   23190:	add	r2, sp, #8
   23194:	mov	r1, r4
   23198:	mov	r0, r6
   2319c:	bl	164c8 <ksba_cert_get_extension@plt>
   231a0:	cmp	r0, #0
   231a4:	beq	2316c <ftello64@plt+0xcc2c>
   231a8:	mov	r0, #0
   231ac:	ldr	r2, [sp, #12]
   231b0:	ldr	r3, [r8]
   231b4:	cmp	r2, r3
   231b8:	bne	231cc <ftello64@plt+0xcc8c>
   231bc:	add	sp, sp, #16
   231c0:	pop	{r4, r5, r6, r7, r8, pc}
   231c4:	mov	r0, #1
   231c8:	b	231ac <ftello64@plt+0xcc6c>
   231cc:	bl	15748 <__stack_chk_fail@plt>
   231d0:	andeq	pc, r7, r8, lsl #15
   231d4:	andeq	r4, r6, ip, lsl r5
   231d8:	push	{r4, r5, r6, lr}
   231dc:	sub	sp, sp, #16
   231e0:	ldr	r4, [pc, #108]	; 23254 <ftello64@plt+0xcd14>
   231e4:	mov	r5, r1
   231e8:	add	r1, sp, #4
   231ec:	ldr	r3, [r4]
   231f0:	str	r3, [sp, #12]
   231f4:	bl	162a0 <ksba_cert_get_image@plt>
   231f8:	subs	r6, r0, #0
   231fc:	beq	23220 <ftello64@plt+0xcce0>
   23200:	add	r1, sp, #8
   23204:	mov	r0, r5
   23208:	bl	162a0 <ksba_cert_get_image@plt>
   2320c:	subs	r1, r0, #0
   23210:	beq	23220 <ftello64@plt+0xcce0>
   23214:	ldrd	r2, [sp, #4]
   23218:	cmp	r2, r3
   2321c:	beq	2323c <ftello64@plt+0xccfc>
   23220:	mov	r0, #0
   23224:	ldr	r2, [sp, #12]
   23228:	ldr	r3, [r4]
   2322c:	cmp	r2, r3
   23230:	bne	23250 <ftello64@plt+0xcd10>
   23234:	add	sp, sp, #16
   23238:	pop	{r4, r5, r6, pc}
   2323c:	mov	r0, r6
   23240:	bl	156b8 <memcmp@plt>
   23244:	clz	r0, r0
   23248:	lsr	r0, r0, #5
   2324c:	b	23224 <ftello64@plt+0xcce4>
   23250:	bl	15748 <__stack_chk_fail@plt>
   23254:	andeq	pc, r7, r8, lsl #15
   23258:	push	{r4, r5, r6, r7, r8, lr}
   2325c:	mov	r0, r1
   23260:	mov	r6, r1
   23264:	ldr	r1, [r2]
   23268:	mov	r5, r2
   2326c:	mov	r8, r3
   23270:	bl	22fe8 <ftello64@plt+0xcaa8>
   23274:	subs	r4, r0, #0
   23278:	movne	r4, #0
   2327c:	beq	23288 <ftello64@plt+0xcd48>
   23280:	mov	r0, r4
   23284:	pop	{r4, r5, r6, r7, r8, pc}
   23288:	mov	r1, #20
   2328c:	mov	r0, #1
   23290:	bl	15eec <gcry_calloc@plt>
   23294:	subs	r7, r0, #0
   23298:	beq	232c0 <ftello64@plt+0xcd80>
   2329c:	mov	r0, r6
   232a0:	str	r6, [r7, #4]
   232a4:	bl	159a0 <ksba_cert_ref@plt>
   232a8:	ldr	r3, [r5]
   232ac:	str	r8, [r7, #8]
   232b0:	str	r3, [r7]
   232b4:	str	r7, [r5]
   232b8:	mov	r0, r4
   232bc:	pop	{r4, r5, r6, r7, r8, pc}
   232c0:	bl	15d48 <gpg_err_code_from_syserror@plt>
   232c4:	cmp	r0, #0
   232c8:	uxthne	r0, r0
   232cc:	orrne	r4, r0, #50331648	; 0x3000000
   232d0:	b	23280 <ftello64@plt+0xcd40>
   232d4:	push	{r4, r5, r6, lr}
   232d8:	subs	r4, r0, #0
   232dc:	popeq	{r4, r5, r6, pc}
   232e0:	ldr	r0, [r4, #4]
   232e4:	ldr	r5, [r4]
   232e8:	bl	15358 <ksba_cert_release@plt>
   232ec:	mov	r0, r4
   232f0:	bl	156a0 <gcry_free@plt>
   232f4:	subs	r4, r5, #0
   232f8:	bne	232e0 <ftello64@plt+0xcda0>
   232fc:	pop	{r4, r5, r6, pc}
   23300:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23304:	mov	r5, #0
   23308:	ldr	fp, [pc, #1004]	; 236fc <ftello64@plt+0xd1bc>
   2330c:	sub	sp, sp, #92	; 0x5c
   23310:	mov	r8, r0
   23314:	ldr	ip, [fp]
   23318:	mov	r0, r1
   2331c:	mov	r9, r2
   23320:	add	r1, sp, #36	; 0x24
   23324:	mov	r2, r5
   23328:	str	r3, [sp, #20]
   2332c:	str	ip, [sp, #84]	; 0x54
   23330:	str	r5, [sp, #24]
   23334:	bl	5a338 <ftello64@plt+0x43df8>
   23338:	subs	r4, r0, #0
   2333c:	beq	23378 <ftello64@plt+0xce38>
   23340:	mov	r0, r5
   23344:	bl	1b0b0 <ftello64@plt+0x4b70>
   23348:	ldr	r0, [sp, #24]
   2334c:	bl	15358 <ksba_cert_release@plt>
   23350:	ldr	r3, [pc, #936]	; 23700 <ftello64@plt+0xd1c0>
   23354:	cmn	r4, #1
   23358:	moveq	r4, r3
   2335c:	ldr	r2, [sp, #84]	; 0x54
   23360:	ldr	r3, [fp]
   23364:	mov	r0, r4
   23368:	cmp	r2, r3
   2336c:	bne	236d8 <ftello64@plt+0xd198>
   23370:	add	sp, sp, #92	; 0x5c
   23374:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23378:	bl	1afc0 <ftello64@plt+0x4a80>
   2337c:	subs	r5, r0, #0
   23380:	beq	23598 <ftello64@plt+0xd058>
   23384:	mov	sl, r4
   23388:	mov	r7, r4
   2338c:	mov	r3, #1
   23390:	add	r2, sp, #36	; 0x24
   23394:	mov	r1, r5
   23398:	mov	r0, r8
   2339c:	bl	1b7a8 <ftello64@plt+0x5268>
   233a0:	subs	r6, r0, #0
   233a4:	beq	233c4 <ftello64@plt+0xce84>
   233a8:	cmp	r4, #0
   233ac:	moveq	r4, r6
   233b0:	mov	r0, r7
   233b4:	bl	156a0 <gcry_free@plt>
   233b8:	mov	r0, sl
   233bc:	bl	156a0 <gcry_free@plt>
   233c0:	b	23340 <ftello64@plt+0xce00>
   233c4:	add	r1, sp, #24
   233c8:	mov	r0, r5
   233cc:	bl	1b338 <ftello64@plt+0x4df8>
   233d0:	subs	r6, r0, #0
   233d4:	bne	233a8 <ftello64@plt+0xce68>
   233d8:	cmp	r7, #0
   233dc:	ldr	r0, [sp, #24]
   233e0:	beq	2344c <ftello64@plt+0xcf0c>
   233e4:	cmp	r9, #0
   233e8:	movne	r1, #0
   233ec:	moveq	r1, #1
   233f0:	bl	22c90 <ftello64@plt+0xc750>
   233f4:	uxth	r3, r0
   233f8:	cmp	r3, #125	; 0x7d
   233fc:	mov	r6, r0
   23400:	bne	23470 <ftello64@plt+0xcf30>
   23404:	cmp	r4, #0
   23408:	ldr	r2, [sp, #24]
   2340c:	beq	2343c <ftello64@plt+0xcefc>
   23410:	mov	r1, sl
   23414:	mov	r0, r7
   23418:	bl	2307c <ftello64@plt+0xcb3c>
   2341c:	cmp	r0, #0
   23420:	beq	23660 <ftello64@plt+0xd120>
   23424:	ldr	r0, [sp, #24]
   23428:	bl	15358 <ksba_cert_release@plt>
   2342c:	mov	r3, #0
   23430:	str	r3, [sp, #24]
   23434:	mov	r4, r6
   23438:	b	2338c <ftello64@plt+0xce4c>
   2343c:	mov	r0, r2
   23440:	bl	15358 <ksba_cert_release@plt>
   23444:	str	r4, [sp, #24]
   23448:	b	23434 <ftello64@plt+0xcef4>
   2344c:	mov	r1, r7
   23450:	bl	15aa8 <ksba_cert_get_subject@plt>
   23454:	mov	r1, r6
   23458:	mov	r7, r0
   2345c:	ldr	r0, [sp, #24]
   23460:	bl	15514 <ksba_cert_get_issuer@plt>
   23464:	mov	sl, r0
   23468:	ldr	r0, [sp, #24]
   2346c:	b	233e4 <ftello64@plt+0xcea4>
   23470:	cmp	r0, #0
   23474:	cmpne	r4, #0
   23478:	bne	233b0 <ftello64@plt+0xce70>
   2347c:	cmp	r0, #0
   23480:	streq	r0, [sp, #28]
   23484:	bne	23660 <ftello64@plt+0xd120>
   23488:	mov	r3, #1
   2348c:	add	r2, sp, #36	; 0x24
   23490:	mov	r1, r5
   23494:	mov	r0, r8
   23498:	bl	1b7a8 <ftello64@plt+0x5268>
   2349c:	cmn	r0, #1
   234a0:	beq	235ac <ftello64@plt+0xd06c>
   234a4:	cmp	r0, #0
   234a8:	ldr	r3, [sp, #28]
   234ac:	bne	236dc <ftello64@plt+0xd19c>
   234b0:	cmp	r3, #0
   234b4:	str	r0, [sp, #32]
   234b8:	beq	23564 <ftello64@plt+0xd024>
   234bc:	add	r1, sp, #32
   234c0:	mov	r0, r5
   234c4:	bl	1b338 <ftello64@plt+0x4df8>
   234c8:	subs	r4, r0, #0
   234cc:	bne	23534 <ftello64@plt+0xcff4>
   234d0:	ldr	r2, [sp, #32]
   234d4:	mov	r1, sl
   234d8:	mov	r0, r7
   234dc:	bl	2307c <ftello64@plt+0xcb3c>
   234e0:	cmp	r0, #0
   234e4:	beq	23528 <ftello64@plt+0xcfe8>
   234e8:	cmp	r9, #0
   234ec:	movne	r1, r4
   234f0:	moveq	r1, #1
   234f4:	ldr	r0, [sp, #32]
   234f8:	bl	22c90 <ftello64@plt+0xc750>
   234fc:	uxth	r0, r0
   23500:	cmp	r0, #125	; 0x7d
   23504:	ldr	r0, [sp, #32]
   23508:	beq	23578 <ftello64@plt+0xd038>
   2350c:	ldr	r1, [sp, #28]
   23510:	bl	22fe8 <ftello64@plt+0xcaa8>
   23514:	cmp	r0, #0
   23518:	ldr	r0, [sp, #32]
   2351c:	beq	23530 <ftello64@plt+0xcff0>
   23520:	bl	15358 <ksba_cert_release@plt>
   23524:	b	23488 <ftello64@plt+0xcf48>
   23528:	ldr	r0, [sp, #32]
   2352c:	b	2350c <ftello64@plt+0xcfcc>
   23530:	bl	15358 <ksba_cert_release@plt>
   23534:	ldr	r0, [sp, #28]
   23538:	bl	232d4 <ftello64@plt+0xcd94>
   2353c:	mov	r0, r7
   23540:	bl	156a0 <gcry_free@plt>
   23544:	mov	r0, sl
   23548:	bl	156a0 <gcry_free@plt>
   2354c:	ldr	r4, [pc, #432]	; 23704 <ftello64@plt+0xd1c4>
   23550:	mov	r0, r5
   23554:	bl	1b0b0 <ftello64@plt+0x4b70>
   23558:	ldr	r0, [sp, #24]
   2355c:	bl	15358 <ksba_cert_release@plt>
   23560:	b	2335c <ftello64@plt+0xce1c>
   23564:	add	r2, sp, #28
   23568:	ldr	r1, [sp, #24]
   2356c:	mov	r0, r8
   23570:	bl	23258 <ftello64@plt+0xcd18>
   23574:	b	234bc <ftello64@plt+0xcf7c>
   23578:	mov	r1, r0
   2357c:	mov	r3, #0
   23580:	add	r2, sp, #28
   23584:	mov	r0, r8
   23588:	bl	23258 <ftello64@plt+0xcd18>
   2358c:	ldr	r0, [sp, #32]
   23590:	bl	15358 <ksba_cert_release@plt>
   23594:	b	23488 <ftello64@plt+0xcf48>
   23598:	bl	1b0b0 <ftello64@plt+0x4b70>
   2359c:	ldr	r0, [sp, #24]
   235a0:	bl	15358 <ksba_cert_release@plt>
   235a4:	ldr	r4, [pc, #348]	; 23708 <ftello64@plt+0xd1c8>
   235a8:	b	2335c <ftello64@plt+0xce1c>
   235ac:	ldr	r0, [sp, #28]
   235b0:	bl	232d4 <ftello64@plt+0xcd94>
   235b4:	mov	r0, r7
   235b8:	bl	156a0 <gcry_free@plt>
   235bc:	mov	r0, sl
   235c0:	bl	156a0 <gcry_free@plt>
   235c4:	ldr	r3, [sp, #20]
   235c8:	ldr	r0, [sp, #24]
   235cc:	ldr	r1, [r3]
   235d0:	bl	22fe8 <ftello64@plt+0xcaa8>
   235d4:	cmp	r0, #0
   235d8:	bne	23668 <ftello64@plt+0xd128>
   235dc:	cmp	r9, #0
   235e0:	ldr	r0, [sp, #24]
   235e4:	bne	23680 <ftello64@plt+0xd140>
   235e8:	mov	r3, #0
   235ec:	mov	r1, r0
   235f0:	str	r3, [sp, #12]
   235f4:	mov	r0, r8
   235f8:	str	r3, [sp, #8]
   235fc:	str	r3, [sp, #4]
   23600:	str	r3, [sp]
   23604:	ldr	r2, [pc, #256]	; 2370c <ftello64@plt+0xd1cc>
   23608:	bl	28fc4 <ftello64@plt+0x12a84>
   2360c:	subs	r4, r0, #0
   23610:	bne	23340 <ftello64@plt+0xce00>
   23614:	mov	r1, #20
   23618:	mov	r0, #1
   2361c:	bl	15eec <gcry_calloc@plt>
   23620:	subs	r3, r0, #0
   23624:	beq	236c4 <ftello64@plt+0xd184>
   23628:	ldr	ip, [sp, #20]
   2362c:	ldr	r1, [sp, #24]
   23630:	ldr	r0, [sp, #128]	; 0x80
   23634:	ldr	r2, [ip]
   23638:	str	r0, [r3, #8]
   2363c:	str	r1, [r3, #4]
   23640:	mov	r0, r5
   23644:	str	r2, [r3]
   23648:	str	r3, [ip]
   2364c:	str	r4, [sp, #24]
   23650:	bl	1b0b0 <ftello64@plt+0x4b70>
   23654:	ldr	r0, [sp, #24]
   23658:	bl	15358 <ksba_cert_release@plt>
   2365c:	b	2335c <ftello64@plt+0xce1c>
   23660:	mov	r4, r6
   23664:	b	233b0 <ftello64@plt+0xce70>
   23668:	mov	r0, r5
   2366c:	bl	1b0b0 <ftello64@plt+0x4b70>
   23670:	ldr	r0, [sp, #24]
   23674:	bl	15358 <ksba_cert_release@plt>
   23678:	mov	r4, #0
   2367c:	b	2335c <ftello64@plt+0xce1c>
   23680:	bl	22908 <ftello64@plt+0xc3c8>
   23684:	subs	r4, r0, #0
   23688:	beq	236b0 <ftello64@plt+0xd170>
   2368c:	mov	r1, r4
   23690:	mov	r0, r8
   23694:	bl	201d8 <ftello64@plt+0x9c98>
   23698:	cmp	r0, #0
   2369c:	mov	r0, r4
   236a0:	bne	236b8 <ftello64@plt+0xd178>
   236a4:	bl	156a0 <gcry_free@plt>
   236a8:	ldr	r0, [sp, #24]
   236ac:	b	235e8 <ftello64@plt+0xd0a8>
   236b0:	ldr	r4, [pc, #88]	; 23710 <ftello64@plt+0xd1d0>
   236b4:	b	23550 <ftello64@plt+0xd010>
   236b8:	bl	156a0 <gcry_free@plt>
   236bc:	ldr	r4, [pc, #76]	; 23710 <ftello64@plt+0xd1d0>
   236c0:	b	23550 <ftello64@plt+0xd010>
   236c4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   236c8:	cmp	r0, #0
   236cc:	uxthne	r4, r0
   236d0:	orrne	r4, r4, #50331648	; 0x3000000
   236d4:	b	23550 <ftello64@plt+0xd010>
   236d8:	bl	15748 <__stack_chk_fail@plt>
   236dc:	mov	r4, r0
   236e0:	mov	r0, r3
   236e4:	bl	232d4 <ftello64@plt+0xcd94>
   236e8:	mov	r0, r7
   236ec:	bl	156a0 <gcry_free@plt>
   236f0:	mov	r0, sl
   236f4:	bl	156a0 <gcry_free@plt>
   236f8:	b	23550 <ftello64@plt+0xd010>
   236fc:	andeq	pc, r7, r8, lsl #15
   23700:	movweq	r0, #9
   23704:	movweq	r0, #107	; 0x6b
   23708:	movweq	r8, #86	; 0x56
   2370c:			; <UNDEFINED> instruction: 0x0006abbc
   23710:	movweq	r0, #17
   23714:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23718:	mov	r6, r3
   2371c:	ldr	r8, [pc, #736]	; 23a04 <ftello64@plt+0xd4c4>
   23720:	sub	sp, sp, #108	; 0x6c
   23724:	mov	r5, #0
   23728:	ldr	r3, [r8]
   2372c:	mov	r7, r0
   23730:	mov	r9, r2
   23734:	mov	r0, r1
   23738:	str	r5, [r6]
   2373c:	mov	r2, r5
   23740:	add	r1, sp, #20
   23744:	str	r3, [sp, #100]	; 0x64
   23748:	bl	5a338 <ftello64@plt+0x43df8>
   2374c:	subs	r4, r0, #0
   23750:	beq	23784 <ftello64@plt+0xd244>
   23754:	mov	r0, r5
   23758:	bl	1b0b0 <ftello64@plt+0x4b70>
   2375c:	ldr	r3, [pc, #676]	; 23a08 <ftello64@plt+0xd4c8>
   23760:	cmn	r4, #1
   23764:	moveq	r4, r3
   23768:	ldr	r2, [sp, #100]	; 0x64
   2376c:	ldr	r3, [r8]
   23770:	mov	r0, r4
   23774:	cmp	r2, r3
   23778:	bne	239f8 <ftello64@plt+0xd4b8>
   2377c:	add	sp, sp, #108	; 0x6c
   23780:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23784:	bl	1afc0 <ftello64@plt+0x4a80>
   23788:	subs	r5, r0, #0
   2378c:	beq	2396c <ftello64@plt+0xd42c>
   23790:	mov	r3, #1
   23794:	add	r2, sp, #20
   23798:	mov	r1, r5
   2379c:	mov	r0, r7
   237a0:	bl	1b7a8 <ftello64@plt+0x5268>
   237a4:	subs	r4, r0, #0
   237a8:	bne	23754 <ftello64@plt+0xd214>
   237ac:	mov	r1, r6
   237b0:	mov	r0, r5
   237b4:	bl	1b338 <ftello64@plt+0x4df8>
   237b8:	adds	r3, r9, #0
   237bc:	movne	r3, #1
   237c0:	cmp	r0, #0
   237c4:	movne	r3, #0
   237c8:	cmp	r3, #0
   237cc:	beq	23818 <ftello64@plt+0xd2d8>
   237d0:	mov	r1, r4
   237d4:	add	r2, sp, #16
   237d8:	ldr	r0, [r6]
   237dc:	bl	1645c <ksba_cert_get_subj_key_id@plt>
   237e0:	subs	r4, r0, #0
   237e4:	beq	237f8 <ftello64@plt+0xd2b8>
   237e8:	uxth	r3, r4
   237ec:	cmp	r3, #58	; 0x3a
   237f0:	beq	23790 <ftello64@plt+0xd250>
   237f4:	b	23754 <ftello64@plt+0xd214>
   237f8:	ldr	r1, [sp, #16]
   237fc:	mov	r0, r9
   23800:	bl	4a6fc <ftello64@plt+0x341bc>
   23804:	subs	r4, r0, #0
   23808:	ldr	r0, [sp, #16]
   2380c:	beq	239e8 <ftello64@plt+0xd4a8>
   23810:	bl	156a0 <gcry_free@plt>
   23814:	b	23790 <ftello64@plt+0xd250>
   23818:	orrs	r4, r9, r0
   2381c:	bne	239fc <ftello64@plt+0xd4bc>
   23820:	ldr	r3, [sp, #144]	; 0x90
   23824:	str	r4, [sp, #68]	; 0x44
   23828:	cmp	r3, #0
   2382c:	str	r4, [sp, #72]	; 0x48
   23830:	str	r4, [sp, #8]
   23834:	str	r4, [sp, #76]	; 0x4c
   23838:	str	r4, [sp, #80]	; 0x50
   2383c:	ldreq	sl, [sp, #144]	; 0x90
   23840:	bne	239bc <ftello64@plt+0xd47c>
   23844:	mov	r3, #1
   23848:	add	r2, sp, #20
   2384c:	mov	r1, r5
   23850:	mov	r0, r7
   23854:	bl	1b7a8 <ftello64@plt+0x5268>
   23858:	cmn	r0, #1
   2385c:	beq	2398c <ftello64@plt+0xd44c>
   23860:	cmp	r0, #0
   23864:	bne	23978 <ftello64@plt+0xd438>
   23868:	str	r0, [sp, #12]
   2386c:	str	r0, [sp, #84]	; 0x54
   23870:	str	r0, [sp, #88]	; 0x58
   23874:	str	r0, [sp, #16]
   23878:	str	r0, [sp, #92]	; 0x5c
   2387c:	str	r0, [sp, #96]	; 0x60
   23880:	add	r1, sp, #12
   23884:	mov	r0, r5
   23888:	bl	1b338 <ftello64@plt+0x4df8>
   2388c:	cmp	r0, #0
   23890:	bne	2399c <ftello64@plt+0xd45c>
   23894:	ldr	r1, [sp, #12]
   23898:	ldr	r0, [r6]
   2389c:	bl	231d8 <ftello64@plt+0xcc98>
   238a0:	subs	r9, r0, #0
   238a4:	bne	23928 <ftello64@plt+0xd3e8>
   238a8:	ldr	r3, [sp, #144]	; 0x90
   238ac:	ldr	r0, [sp, #12]
   238b0:	cmp	r3, #0
   238b4:	beq	23998 <ftello64@plt+0xd458>
   238b8:	add	r2, sp, #84	; 0x54
   238bc:	mov	r1, r9
   238c0:	bl	16534 <ksba_cert_get_validity@plt>
   238c4:	add	r1, sp, #16
   238c8:	cmp	r0, #0
   238cc:	ldr	r0, [sp, #12]
   238d0:	strbne	r9, [sp, #84]	; 0x54
   238d4:	bl	162a0 <ksba_cert_get_image@plt>
   238d8:	add	r1, sp, #84	; 0x54
   238dc:	mov	r9, r0
   238e0:	add	r0, sp, #68	; 0x44
   238e4:	bl	15424 <strcmp@plt>
   238e8:	cmp	r0, #0
   238ec:	bne	23934 <ftello64@plt+0xd3f4>
   238f0:	ldr	r3, [sp, #16]
   238f4:	ldr	fp, [sp, #8]
   238f8:	mov	r1, r9
   238fc:	cmp	r3, fp
   23900:	movcc	r2, r3
   23904:	movcs	r2, fp
   23908:	mov	r0, sl
   2390c:	str	r3, [sp, #4]
   23910:	bl	156b8 <memcmp@plt>
   23914:	ldr	r3, [sp, #4]
   23918:	cmp	r0, #0
   2391c:	bne	23934 <ftello64@plt+0xd3f4>
   23920:	cmp	r3, fp
   23924:	bhi	2393c <ftello64@plt+0xd3fc>
   23928:	ldr	r0, [sp, #12]
   2392c:	bl	15358 <ksba_cert_release@plt>
   23930:	b	23844 <ftello64@plt+0xd304>
   23934:	cmp	r0, #0
   23938:	bge	23928 <ftello64@plt+0xd3e8>
   2393c:	ldr	r0, [r6]
   23940:	bl	15358 <ksba_cert_release@plt>
   23944:	ldr	r3, [sp, #12]
   23948:	add	r0, sp, #68	; 0x44
   2394c:	str	r3, [r6]
   23950:	mov	r2, #16
   23954:	add	r1, sp, #84	; 0x54
   23958:	bl	1597c <__strcpy_chk@plt>
   2395c:	ldr	r3, [sp, #16]
   23960:	mov	sl, r9
   23964:	str	r3, [sp, #8]
   23968:	b	23844 <ftello64@plt+0xd304>
   2396c:	bl	1b0b0 <ftello64@plt+0x4b70>
   23970:	ldr	r4, [pc, #148]	; 23a0c <ftello64@plt+0xd4cc>
   23974:	b	23768 <ftello64@plt+0xd228>
   23978:	mov	r4, r0
   2397c:	ldr	r0, [r6]
   23980:	bl	15358 <ksba_cert_release@plt>
   23984:	mov	r3, #0
   23988:	str	r3, [r6]
   2398c:	mov	r0, r5
   23990:	bl	1b0b0 <ftello64@plt+0x4b70>
   23994:	b	23768 <ftello64@plt+0xd228>
   23998:	bl	15358 <ksba_cert_release@plt>
   2399c:	ldr	r0, [r6]
   239a0:	bl	15358 <ksba_cert_release@plt>
   239a4:	mov	r3, #0
   239a8:	mov	r0, r5
   239ac:	str	r3, [r6]
   239b0:	bl	1b0b0 <ftello64@plt+0x4b70>
   239b4:	ldr	r4, [pc, #84]	; 23a10 <ftello64@plt+0xd4d0>
   239b8:	b	23768 <ftello64@plt+0xd228>
   239bc:	add	r2, sp, #68	; 0x44
   239c0:	mov	r1, r4
   239c4:	ldr	r0, [r6]
   239c8:	bl	16534 <ksba_cert_get_validity@plt>
   239cc:	add	r1, sp, #8
   239d0:	cmp	r0, #0
   239d4:	ldr	r0, [r6]
   239d8:	strbne	r4, [sp, #68]	; 0x44
   239dc:	bl	162a0 <ksba_cert_get_image@plt>
   239e0:	mov	sl, r0
   239e4:	b	23844 <ftello64@plt+0xd304>
   239e8:	bl	156a0 <gcry_free@plt>
   239ec:	mov	r0, r5
   239f0:	bl	1b0b0 <ftello64@plt+0x4b70>
   239f4:	b	23768 <ftello64@plt+0xd228>
   239f8:	bl	15748 <__stack_chk_fail@plt>
   239fc:	mov	r4, r0
   23a00:	b	23754 <ftello64@plt+0xd214>
   23a04:	andeq	pc, r7, r8, lsl #15
   23a08:	movweq	r0, #9
   23a0c:	movweq	r8, #86	; 0x56
   23a10:	movweq	r0, #107	; 0x6b
   23a14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23a18:	mov	r8, r0
   23a1c:	ldr	r0, [r1]
   23a20:	sub	sp, sp, #12
   23a24:	cmp	r0, #0
   23a28:	beq	23b38 <ftello64@plt+0xd5f8>
   23a2c:	mov	r9, r3
   23a30:	mov	r7, r2
   23a34:	mov	r5, r1
   23a38:	ldr	sl, [pc, #296]	; 23b68 <ftello64@plt+0xd628>
   23a3c:	mov	fp, r1
   23a40:	mov	r6, #1
   23a44:	b	23a5c <ftello64@plt+0xd51c>
   23a48:	mov	r4, fp
   23a4c:	ldr	r0, [r4, #16]
   23a50:	add	fp, r4, #16
   23a54:	cmp	r0, #0
   23a58:	beq	23b38 <ftello64@plt+0xd5f8>
   23a5c:	ldr	r2, [fp, #12]
   23a60:	cmp	r2, #0
   23a64:	bne	23a48 <ftello64@plt+0xd508>
   23a68:	mov	r1, r7
   23a6c:	bl	15424 <strcmp@plt>
   23a70:	cmp	r0, #0
   23a74:	bne	23a48 <ftello64@plt+0xd508>
   23a78:	ldr	r2, [fp, #8]
   23a7c:	cmp	r2, #0
   23a80:	beq	23b60 <ftello64@plt+0xd620>
   23a84:	ldr	r2, [fp, #16]
   23a88:	cmp	r2, #0
   23a8c:	bne	23aa4 <ftello64@plt+0xd564>
   23a90:	b	23b60 <ftello64@plt+0xd620>
   23a94:	ldr	r2, [r4, #16]
   23a98:	cmp	r2, #0
   23a9c:	beq	23ab4 <ftello64@plt+0xd574>
   23aa0:	mov	fp, r4
   23aa4:	add	r4, fp, #16
   23aa8:	ldr	r2, [r4, #8]
   23aac:	cmp	r2, #0
   23ab0:	bne	23a94 <ftello64@plt+0xd554>
   23ab4:	ldr	r2, [fp, #28]
   23ab8:	b	23adc <ftello64@plt+0xd59c>
   23abc:	cmp	r4, r5
   23ac0:	str	r6, [r4, #12]
   23ac4:	bls	23a4c <ftello64@plt+0xd50c>
   23ac8:	ldr	r3, [r4, #-8]
   23acc:	cmp	r3, #0
   23ad0:	beq	23a4c <ftello64@plt+0xd50c>
   23ad4:	sub	r4, r4, #16
   23ad8:	ldr	r2, [r4, #12]
   23adc:	cmp	r2, #0
   23ae0:	bne	23abc <ftello64@plt+0xd57c>
   23ae4:	ldr	r3, [r4, #4]
   23ae8:	cmp	r3, #0
   23aec:	beq	23abc <ftello64@plt+0xd57c>
   23af0:	ldrb	r3, [r3]
   23af4:	cmp	r3, #0
   23af8:	beq	23abc <ftello64@plt+0xd57c>
   23afc:	ldr	r2, [r4]
   23b00:	mov	r1, sl
   23b04:	mov	r0, r8
   23b08:	bl	16318 <gpgrt_fprintf@plt>
   23b0c:	ldr	fp, [r4, #4]
   23b10:	cmp	r9, #0
   23b14:	mov	r0, fp
   23b18:	beq	23b40 <ftello64@plt+0xd600>
   23b1c:	bl	15cb8 <strlen@plt>
   23b20:	ldr	r3, [pc, #68]	; 23b6c <ftello64@plt+0xd62c>
   23b24:	mov	r1, fp
   23b28:	mov	r2, r0
   23b2c:	mov	r0, r8
   23b30:	bl	4fe5c <ftello64@plt+0x3991c>
   23b34:	b	23abc <ftello64@plt+0xd57c>
   23b38:	add	sp, sp, #12
   23b3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23b40:	bl	15cb8 <strlen@plt>
   23b44:	mov	r1, fp
   23b48:	str	r9, [sp]
   23b4c:	ldr	r3, [pc, #24]	; 23b6c <ftello64@plt+0xd62c>
   23b50:	mov	r2, r0
   23b54:	mov	r0, r8
   23b58:	bl	15f34 <gpgrt_write_sanitized@plt>
   23b5c:	b	23abc <ftello64@plt+0xd57c>
   23b60:	mov	r4, fp
   23b64:	b	23adc <ftello64@plt+0xd59c>
   23b68:	andeq	r4, r6, r4, ror #11
   23b6c:	andeq	fp, r6, ip, lsr #6
   23b70:	push	{r4, r5, r6, r7, r8, lr}
   23b74:	mov	r5, r0
   23b78:	ldr	r6, [r0]
   23b7c:	mov	r7, r1
   23b80:	cmp	r6, #0
   23b84:	mov	r4, r2
   23b88:	beq	23bfc <ftello64@plt+0xd6bc>
   23b8c:	ldr	r0, [r0, #8]
   23b90:	adds	r1, r0, r2
   23b94:	bcs	23c24 <ftello64@plt+0xd6e4>
   23b98:	ldr	r3, [r5, #4]
   23b9c:	cmp	r1, r3
   23ba0:	addls	r0, r6, r0
   23ba4:	bhi	23bd0 <ftello64@plt+0xd690>
   23ba8:	mov	r2, r4
   23bac:	mov	r1, r7
   23bb0:	bl	15610 <memcpy@plt>
   23bb4:	ldr	r3, [r5, #8]
   23bb8:	mov	r0, r4
   23bbc:	add	r4, r4, r3
   23bc0:	mov	r3, #0
   23bc4:	str	r4, [r5, #8]
   23bc8:	strb	r3, [r6, r4]
   23bcc:	pop	{r4, r5, r6, r7, r8, pc}
   23bd0:	mov	r0, r6
   23bd4:	add	r1, r1, #1
   23bd8:	bl	15ff4 <gcry_realloc@plt>
   23bdc:	subs	r6, r0, #0
   23be0:	beq	23c2c <ftello64@plt+0xd6ec>
   23be4:	ldr	r0, [r5, #8]
   23be8:	str	r6, [r5]
   23bec:	add	r3, r0, r4
   23bf0:	str	r3, [r5, #4]
   23bf4:	add	r0, r6, r0
   23bf8:	b	23ba8 <ftello64@plt+0xd668>
   23bfc:	add	r0, r2, #2
   23c00:	bl	15364 <gcry_malloc@plt>
   23c04:	subs	r6, r0, #0
   23c08:	beq	23c2c <ftello64@plt+0xd6ec>
   23c0c:	add	r2, r4, #1
   23c10:	mov	r3, #0
   23c14:	str	r6, [r5]
   23c18:	strd	r2, [r5, #4]
   23c1c:	mov	r0, r6
   23c20:	b	23ba8 <ftello64@plt+0xd668>
   23c24:	mov	r0, #12
   23c28:	bl	161a4 <gpg_err_set_errno@plt>
   23c2c:	bl	15e20 <__errno_location@plt>
   23c30:	ldr	r3, [r0]
   23c34:	ldr	r0, [r5]
   23c38:	str	r3, [r5, #12]
   23c3c:	bl	156a0 <gcry_free@plt>
   23c40:	mov	r3, #0
   23c44:	ldr	r0, [r5, #12]
   23c48:	str	r3, [r5]
   23c4c:	bl	161a4 <gpg_err_set_errno@plt>
   23c50:	mvn	r0, #0
   23c54:	pop	{r4, r5, r6, r7, r8, pc}
   23c58:	push	{r4, r5, lr}
   23c5c:	sub	sp, sp, #20
   23c60:	ldr	r4, [pc, #172]	; 23d14 <ftello64@plt+0xd7d4>
   23c64:	cmp	r1, #0
   23c68:	mov	r5, r0
   23c6c:	ldr	r3, [r4]
   23c70:	str	r3, [sp, #12]
   23c74:	beq	23cf4 <ftello64@plt+0xd7b4>
   23c78:	ldrb	r3, [r1]
   23c7c:	cmp	r3, #40	; 0x28
   23c80:	beq	23ca8 <ftello64@plt+0xd768>
   23c84:	mov	r1, r0
   23c88:	ldr	r0, [pc, #136]	; 23d18 <ftello64@plt+0xd7d8>
   23c8c:	bl	16018 <gpgrt_fputs@plt>
   23c90:	ldr	r2, [sp, #12]
   23c94:	ldr	r3, [r4]
   23c98:	cmp	r2, r3
   23c9c:	bne	23d10 <ftello64@plt+0xd7d0>
   23ca0:	add	sp, sp, #20
   23ca4:	pop	{r4, r5, pc}
   23ca8:	add	r0, r1, #1
   23cac:	mov	r2, #10
   23cb0:	add	r1, sp, #8
   23cb4:	bl	15ca0 <strtoul@plt>
   23cb8:	ldr	r1, [sp, #8]
   23cbc:	ldrb	r3, [r1]
   23cc0:	cmp	r3, #58	; 0x3a
   23cc4:	beq	23cd8 <ftello64@plt+0xd798>
   23cc8:	mov	r1, r5
   23ccc:	ldr	r0, [pc, #72]	; 23d1c <ftello64@plt+0xd7dc>
   23cd0:	bl	16018 <gpgrt_fputs@plt>
   23cd4:	b	23c90 <ftello64@plt+0xd750>
   23cd8:	mov	r3, #0
   23cdc:	mov	r2, r0
   23ce0:	add	r1, r1, #1
   23ce4:	mov	r0, r5
   23ce8:	str	r3, [sp]
   23cec:	bl	1573c <gpgrt_write_hexstring@plt>
   23cf0:	b	23c90 <ftello64@plt+0xd750>
   23cf4:	mov	r0, r1
   23cf8:	mov	r2, #5
   23cfc:	ldr	r1, [pc, #28]	; 23d20 <ftello64@plt+0xd7e0>
   23d00:	bl	15718 <dcgettext@plt>
   23d04:	mov	r1, r5
   23d08:	bl	16018 <gpgrt_fputs@plt>
   23d0c:	b	23c90 <ftello64@plt+0xd750>
   23d10:	bl	15748 <__stack_chk_fail@plt>
   23d14:	andeq	pc, r7, r8, lsl #15
   23d18:	andeq	r4, r6, ip, ror #11
   23d1c:	andeq	r4, r6, r4, lsl r6
   23d20:	andeq	pc, r5, ip, asr #28
   23d24:	push	{r4, r5, r6, r7, lr}
   23d28:	sub	sp, sp, #12
   23d2c:	ldr	r5, [pc, #164]	; 23dd8 <ftello64@plt+0xd898>
   23d30:	cmp	r0, #0
   23d34:	ldr	r3, [r5]
   23d38:	str	r3, [sp, #4]
   23d3c:	beq	23dc8 <ftello64@plt+0xd888>
   23d40:	ldrb	r3, [r0]
   23d44:	cmp	r3, #40	; 0x28
   23d48:	beq	23d6c <ftello64@plt+0xd82c>
   23d4c:	ldr	r0, [pc, #136]	; 23ddc <ftello64@plt+0xd89c>
   23d50:	bl	489b4 <ftello64@plt+0x32474>
   23d54:	ldr	r2, [sp, #4]
   23d58:	ldr	r3, [r5]
   23d5c:	cmp	r2, r3
   23d60:	bne	23dd4 <ftello64@plt+0xd894>
   23d64:	add	sp, sp, #12
   23d68:	pop	{r4, r5, r6, r7, pc}
   23d6c:	add	r0, r0, #1
   23d70:	mov	r2, #10
   23d74:	mov	r1, sp
   23d78:	bl	15ca0 <strtoul@plt>
   23d7c:	ldr	r6, [sp]
   23d80:	ldrb	r3, [r6]
   23d84:	cmp	r3, #58	; 0x3a
   23d88:	bne	23dbc <ftello64@plt+0xd87c>
   23d8c:	cmp	r0, #0
   23d90:	add	r4, r6, #1
   23d94:	beq	23d54 <ftello64@plt+0xd814>
   23d98:	add	r0, r0, #1
   23d9c:	ldr	r7, [pc, #60]	; 23de0 <ftello64@plt+0xd8a0>
   23da0:	add	r6, r6, r0
   23da4:	ldrb	r1, [r4], #1
   23da8:	mov	r0, r7
   23dac:	bl	489b4 <ftello64@plt+0x32474>
   23db0:	cmp	r6, r4
   23db4:	bne	23da4 <ftello64@plt+0xd864>
   23db8:	b	23d54 <ftello64@plt+0xd814>
   23dbc:	ldr	r0, [pc, #32]	; 23de4 <ftello64@plt+0xd8a4>
   23dc0:	bl	489b4 <ftello64@plt+0x32474>
   23dc4:	b	23d54 <ftello64@plt+0xd814>
   23dc8:	ldr	r0, [pc, #24]	; 23de8 <ftello64@plt+0xd8a8>
   23dcc:	bl	489b4 <ftello64@plt+0x32474>
   23dd0:	b	23d54 <ftello64@plt+0xd814>
   23dd4:	bl	15748 <__stack_chk_fail@plt>
   23dd8:	andeq	pc, r7, r8, lsl #15
   23ddc:	andeq	r4, r6, ip, lsr r6
   23de0:	ldrdeq	r3, [r6], -r8
   23de4:	andeq	r4, r6, r8, asr r6
   23de8:	andeq	pc, r5, ip, asr #28
   23dec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23df0:	sub	sp, sp, #16
   23df4:	ldr	sl, [pc, #240]	; 23eec <ftello64@plt+0xd9ac>
   23df8:	cmp	r0, #0
   23dfc:	ldr	r3, [sl]
   23e00:	str	r3, [sp, #12]
   23e04:	beq	23eb8 <ftello64@plt+0xd978>
   23e08:	ldrb	r3, [r0]
   23e0c:	cmp	r3, #40	; 0x28
   23e10:	bne	23ec8 <ftello64@plt+0xd988>
   23e14:	add	r0, r0, #1
   23e18:	mov	r2, #10
   23e1c:	add	r1, sp, #8
   23e20:	bl	15ca0 <strtoul@plt>
   23e24:	ldr	r4, [sp, #8]
   23e28:	ldrb	r3, [r4]
   23e2c:	cmp	r3, #58	; 0x3a
   23e30:	mov	r6, r0
   23e34:	bne	23edc <ftello64@plt+0xd99c>
   23e38:	lsl	r8, r0, #1
   23e3c:	add	r0, r8, #1
   23e40:	bl	15364 <gcry_malloc@plt>
   23e44:	subs	r9, r0, #0
   23e48:	beq	23eb8 <ftello64@plt+0xd978>
   23e4c:	cmp	r6, #0
   23e50:	beq	23ec0 <ftello64@plt+0xd980>
   23e54:	add	r6, r6, #1
   23e58:	ldr	r7, [pc, #144]	; 23ef0 <ftello64@plt+0xd9b0>
   23e5c:	add	r6, r4, r6
   23e60:	mov	r5, r9
   23e64:	add	r4, r4, #1
   23e68:	ldrb	r1, [r4], #1
   23e6c:	mov	r0, r5
   23e70:	mov	r3, r7
   23e74:	str	r1, [sp]
   23e78:	mvn	r2, #0
   23e7c:	mov	r1, #1
   23e80:	bl	15e50 <__sprintf_chk@plt>
   23e84:	cmp	r4, r6
   23e88:	add	r5, r5, #2
   23e8c:	bne	23e68 <ftello64@plt+0xd928>
   23e90:	add	r8, r9, r8
   23e94:	mov	r3, #0
   23e98:	strb	r3, [r8]
   23e9c:	ldr	r2, [sp, #12]
   23ea0:	ldr	r3, [sl]
   23ea4:	mov	r0, r9
   23ea8:	cmp	r2, r3
   23eac:	bne	23ed8 <ftello64@plt+0xd998>
   23eb0:	add	sp, sp, #16
   23eb4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23eb8:	mov	r9, #0
   23ebc:	b	23e9c <ftello64@plt+0xd95c>
   23ec0:	mov	r8, r9
   23ec4:	b	23e94 <ftello64@plt+0xd954>
   23ec8:	ldr	r2, [pc, #36]	; 23ef4 <ftello64@plt+0xd9b4>
   23ecc:	mov	r1, #117	; 0x75
   23ed0:	ldr	r0, [pc, #32]	; 23ef8 <ftello64@plt+0xd9b8>
   23ed4:	bl	48b00 <ftello64@plt+0x325c0>
   23ed8:	bl	15748 <__stack_chk_fail@plt>
   23edc:	ldr	r2, [pc, #16]	; 23ef4 <ftello64@plt+0xd9b4>
   23ee0:	mov	r1, #123	; 0x7b
   23ee4:	ldr	r0, [pc, #12]	; 23ef8 <ftello64@plt+0xd9b8>
   23ee8:	bl	48b00 <ftello64@plt+0x325c0>
   23eec:	andeq	pc, r7, r8, lsl #15
   23ef0:	ldrdeq	r3, [r6], -r8
   23ef4:	andeq	r4, r6, r4, lsr r5
   23ef8:	andeq	r4, r6, r8, ror r6
   23efc:	subs	r2, r1, #0
   23f00:	push	{r4, lr}
   23f04:	mov	r4, r0
   23f08:	sub	sp, sp, #16
   23f0c:	beq	23f1c <ftello64@plt+0xd9dc>
   23f10:	ldrb	r3, [r2]
   23f14:	cmp	r3, #0
   23f18:	bne	23f3c <ftello64@plt+0xd9fc>
   23f1c:	mov	r2, #5
   23f20:	ldr	r1, [pc, #64]	; 23f68 <ftello64@plt+0xda28>
   23f24:	mov	r0, #0
   23f28:	bl	15718 <dcgettext@plt>
   23f2c:	mov	r1, r4
   23f30:	add	sp, sp, #16
   23f34:	pop	{r4, lr}
   23f38:	b	16018 <gpgrt_fputs@plt>
   23f3c:	add	r1, r2, #9
   23f40:	add	lr, r2, #13
   23f44:	add	ip, r2, #11
   23f48:	add	r3, r2, #6
   23f4c:	stmib	sp, {r1, ip, lr}
   23f50:	str	r3, [sp]
   23f54:	ldr	r1, [pc, #16]	; 23f6c <ftello64@plt+0xda2c>
   23f58:	add	r3, r2, #4
   23f5c:	bl	16318 <gpgrt_fprintf@plt>
   23f60:	add	sp, sp, #16
   23f64:	pop	{r4, pc}
   23f68:	andeq	pc, r5, ip, asr #28
   23f6c:	andeq	r4, r6, ip, lsl #13
   23f70:	push	{r4, lr}
   23f74:	subs	r4, r0, #0
   23f78:	beq	24000 <ftello64@plt+0xdac0>
   23f7c:	ldrb	r0, [r4]
   23f80:	cmp	r0, #0
   23f84:	beq	23ff0 <ftello64@plt+0xdab0>
   23f88:	sub	r3, r0, #127	; 0x7f
   23f8c:	cmp	r0, #31
   23f90:	cmphi	r3, #33	; 0x21
   23f94:	bls	23fc4 <ftello64@plt+0xda84>
   23f98:	mov	r2, r4
   23f9c:	b	23fac <ftello64@plt+0xda6c>
   23fa0:	cmp	r3, #31
   23fa4:	cmphi	ip, #33	; 0x21
   23fa8:	bls	23fc4 <ftello64@plt+0xda84>
   23fac:	ldrb	r3, [r2, #1]!
   23fb0:	cmp	r3, #0
   23fb4:	sub	ip, r3, #127	; 0x7f
   23fb8:	bne	23fa0 <ftello64@plt+0xda60>
   23fbc:	cmp	r0, #91	; 0x5b
   23fc0:	bne	23ff0 <ftello64@plt+0xdab0>
   23fc4:	ldr	r0, [pc, #64]	; 2400c <ftello64@plt+0xdacc>
   23fc8:	bl	489b4 <ftello64@plt+0x32474>
   23fcc:	mov	r0, r4
   23fd0:	bl	15cb8 <strlen@plt>
   23fd4:	mov	r1, r4
   23fd8:	mov	r2, r0
   23fdc:	mov	r0, #0
   23fe0:	bl	48a2c <ftello64@plt+0x324ec>
   23fe4:	ldr	r0, [pc, #36]	; 24010 <ftello64@plt+0xdad0>
   23fe8:	pop	{r4, lr}
   23fec:	b	489b4 <ftello64@plt+0x32474>
   23ff0:	mov	r1, r4
   23ff4:	ldr	r0, [pc, #24]	; 24014 <ftello64@plt+0xdad4>
   23ff8:	pop	{r4, lr}
   23ffc:	b	489b4 <ftello64@plt+0x32474>
   24000:	ldr	r0, [pc, #16]	; 24018 <ftello64@plt+0xdad8>
   24004:	pop	{r4, lr}
   24008:	b	489b4 <ftello64@plt+0x32474>
   2400c:			; <UNDEFINED> instruction: 0x000646b0
   24010:			; <UNDEFINED> instruction: 0x000646b4
   24014:	strdeq	r3, [r6], -ip
   24018:	andeq	r4, r6, r8, lsr #13
   2401c:	push	{r4, r5, r6, lr}
   24020:	cmp	r0, #0
   24024:	ldr	r5, [pc, #352]	; 2418c <ftello64@plt+0xdc4c>
   24028:	ldr	r2, [pc, #352]	; 24190 <ftello64@plt+0xdc50>
   2402c:	sub	sp, sp, #24
   24030:	ldr	r3, [r5]
   24034:	mov	r4, r1
   24038:	movne	r1, r0
   2403c:	moveq	r1, r2
   24040:	ldr	r0, [pc, #332]	; 24194 <ftello64@plt+0xdc54>
   24044:	str	r3, [sp, #20]
   24048:	bl	488ec <ftello64@plt+0x323ac>
   2404c:	cmp	r4, #0
   24050:	beq	24168 <ftello64@plt+0xdc28>
   24054:	mov	r0, r4
   24058:	bl	15b14 <ksba_cert_get_serial@plt>
   2405c:	mov	r6, r0
   24060:	ldr	r0, [pc, #304]	; 24198 <ftello64@plt+0xdc58>
   24064:	bl	488ec <ftello64@plt+0x323ac>
   24068:	mov	r0, r6
   2406c:	bl	23d24 <ftello64@plt+0xd7e4>
   24070:	mov	r0, r6
   24074:	bl	15db4 <ksba_free@plt>
   24078:	ldr	r0, [pc, #284]	; 2419c <ftello64@plt+0xdc5c>
   2407c:	bl	489b4 <ftello64@plt+0x32474>
   24080:	add	r2, sp, #4
   24084:	mov	r1, #0
   24088:	mov	r0, r4
   2408c:	bl	16534 <ksba_cert_get_validity@plt>
   24090:	ldr	r0, [pc, #264]	; 241a0 <ftello64@plt+0xdc60>
   24094:	bl	488ec <ftello64@plt+0x323ac>
   24098:	add	r0, sp, #4
   2409c:	bl	4e354 <ftello64@plt+0x37e14>
   240a0:	ldr	r0, [pc, #244]	; 2419c <ftello64@plt+0xdc5c>
   240a4:	bl	489b4 <ftello64@plt+0x32474>
   240a8:	add	r2, sp, #4
   240ac:	mov	r1, #1
   240b0:	mov	r0, r4
   240b4:	bl	16534 <ksba_cert_get_validity@plt>
   240b8:	ldr	r0, [pc, #228]	; 241a4 <ftello64@plt+0xdc64>
   240bc:	bl	488ec <ftello64@plt+0x323ac>
   240c0:	add	r0, sp, #4
   240c4:	bl	4e354 <ftello64@plt+0x37e14>
   240c8:	ldr	r0, [pc, #204]	; 2419c <ftello64@plt+0xdc5c>
   240cc:	bl	489b4 <ftello64@plt+0x32474>
   240d0:	mov	r1, #0
   240d4:	mov	r0, r4
   240d8:	bl	15514 <ksba_cert_get_issuer@plt>
   240dc:	mov	r6, r0
   240e0:	ldr	r0, [pc, #192]	; 241a8 <ftello64@plt+0xdc68>
   240e4:	bl	488ec <ftello64@plt+0x323ac>
   240e8:	mov	r0, r6
   240ec:	bl	23f70 <ftello64@plt+0xda30>
   240f0:	mov	r0, r6
   240f4:	bl	15db4 <ksba_free@plt>
   240f8:	ldr	r0, [pc, #156]	; 2419c <ftello64@plt+0xdc5c>
   240fc:	bl	489b4 <ftello64@plt+0x32474>
   24100:	mov	r1, #0
   24104:	mov	r0, r4
   24108:	bl	15aa8 <ksba_cert_get_subject@plt>
   2410c:	mov	r6, r0
   24110:	ldr	r0, [pc, #148]	; 241ac <ftello64@plt+0xdc6c>
   24114:	bl	488ec <ftello64@plt+0x323ac>
   24118:	mov	r0, r6
   2411c:	bl	23f70 <ftello64@plt+0xda30>
   24120:	mov	r0, r6
   24124:	bl	15db4 <ksba_free@plt>
   24128:	ldr	r0, [pc, #108]	; 2419c <ftello64@plt+0xdc5c>
   2412c:	bl	489b4 <ftello64@plt+0x32474>
   24130:	mov	r0, r4
   24134:	bl	16144 <ksba_cert_get_digest_algo@plt>
   24138:	mov	r1, r0
   2413c:	ldr	r0, [pc, #108]	; 241b0 <ftello64@plt+0xdc70>
   24140:	bl	488ec <ftello64@plt+0x323ac>
   24144:	mov	r0, r4
   24148:	mov	r1, #0
   2414c:	bl	2261c <ftello64@plt+0xc0dc>
   24150:	mov	r4, r0
   24154:	mov	r1, r0
   24158:	ldr	r0, [pc, #84]	; 241b4 <ftello64@plt+0xdc74>
   2415c:	bl	488ec <ftello64@plt+0x323ac>
   24160:	mov	r0, r4
   24164:	bl	156a0 <gcry_free@plt>
   24168:	ldr	r0, [pc, #72]	; 241b8 <ftello64@plt+0xdc78>
   2416c:	bl	488ec <ftello64@plt+0x323ac>
   24170:	ldr	r2, [sp, #20]
   24174:	ldr	r3, [r5]
   24178:	cmp	r2, r3
   2417c:	bne	24188 <ftello64@plt+0xdc48>
   24180:	add	sp, sp, #24
   24184:	pop	{r4, r5, r6, pc}
   24188:	bl	15748 <__stack_chk_fail@plt>
   2418c:	andeq	pc, r7, r8, lsl #15
   24190:			; <UNDEFINED> instruction: 0x0006abbc
   24194:			; <UNDEFINED> instruction: 0x000646b8
   24198:	ldrdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   2419c:	strdeq	ip, [r6], -r4
   241a0:	andeq	r4, r6, r4, ror #13
   241a4:	strdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   241a8:	andeq	r4, r6, r4, lsl #14
   241ac:	andeq	r4, r6, r4, lsl r7
   241b0:	andeq	r4, r6, r4, lsr #14
   241b4:	andeq	r4, r6, r8, lsr r7
   241b8:	andeq	r4, r6, r0, asr r7
   241bc:	cmp	r0, #0
   241c0:	cmpne	r1, #0
   241c4:	beq	24234 <ftello64@plt+0xdcf4>
   241c8:	push	{r4, r5, r6, lr}
   241cc:	mov	r4, r1
   241d0:	bl	23dec <ftello64@plt+0xd8ac>
   241d4:	subs	r6, r0, #0
   241d8:	beq	2423c <ftello64@plt+0xdcfc>
   241dc:	bl	15cb8 <strlen@plt>
   241e0:	mov	r5, r0
   241e4:	mov	r0, r4
   241e8:	bl	15cb8 <strlen@plt>
   241ec:	add	r0, r5, r0
   241f0:	add	r0, r0, #3
   241f4:	bl	15364 <gcry_malloc@plt>
   241f8:	subs	r5, r0, #0
   241fc:	beq	24224 <ftello64@plt+0xdce4>
   24200:	mov	r0, r5
   24204:	mov	r3, #35	; 0x23
   24208:	strb	r3, [r0], #1
   2420c:	mov	r1, r6
   24210:	bl	156e8 <stpcpy@plt>
   24214:	mov	r3, #47	; 0x2f
   24218:	mov	r1, r4
   2421c:	strb	r3, [r0], #1
   24220:	bl	15970 <strcpy@plt>
   24224:	mov	r0, r6
   24228:	bl	156a0 <gcry_free@plt>
   2422c:	mov	r0, r5
   24230:	pop	{r4, r5, r6, pc}
   24234:	ldr	r0, [pc, #12]	; 24248 <ftello64@plt+0xdd08>
   24238:	b	16498 <gcry_strdup@plt>
   2423c:	ldr	r0, [pc, #8]	; 2424c <ftello64@plt+0xdd0c>
   24240:	pop	{r4, r5, r6, lr}
   24244:	b	16498 <gcry_strdup@plt>
   24248:	andeq	r4, r6, r4, ror r7
   2424c:	andeq	r4, r6, r4, ror #14
   24250:	ldr	r3, [pc, #144]	; 242e8 <ftello64@plt+0xdda8>
   24254:	cmp	r0, #0
   24258:	push	{r4, r5, r6, lr}
   2425c:	mov	r4, r1
   24260:	movne	r1, r0
   24264:	moveq	r1, r3
   24268:	ldr	r0, [pc, #124]	; 242ec <ftello64@plt+0xddac>
   2426c:	bl	4873c <ftello64@plt+0x321fc>
   24270:	cmp	r4, #0
   24274:	beq	242b8 <ftello64@plt+0xdd78>
   24278:	mov	r1, #0
   2427c:	mov	r0, r4
   24280:	bl	15514 <ksba_cert_get_issuer@plt>
   24284:	mov	r5, r0
   24288:	mov	r0, r4
   2428c:	bl	15b14 <ksba_cert_get_serial@plt>
   24290:	cmp	r5, #0
   24294:	cmpne	r0, #0
   24298:	mov	r4, r0
   2429c:	bne	242c4 <ftello64@plt+0xdd84>
   242a0:	ldr	r0, [pc, #72]	; 242f0 <ftello64@plt+0xddb0>
   242a4:	bl	489b4 <ftello64@plt+0x32474>
   242a8:	mov	r0, r4
   242ac:	bl	15db4 <ksba_free@plt>
   242b0:	mov	r0, r5
   242b4:	bl	156a0 <gcry_free@plt>
   242b8:	ldr	r0, [pc, #52]	; 242f4 <ftello64@plt+0xddb4>
   242bc:	pop	{r4, r5, r6, lr}
   242c0:	b	489b4 <ftello64@plt+0x32474>
   242c4:	ldr	r0, [pc, #44]	; 242f8 <ftello64@plt+0xddb8>
   242c8:	bl	489b4 <ftello64@plt+0x32474>
   242cc:	mov	r0, r4
   242d0:	bl	23d24 <ftello64@plt+0xd7e4>
   242d4:	ldr	r0, [pc, #32]	; 242fc <ftello64@plt+0xddbc>
   242d8:	bl	489b4 <ftello64@plt+0x32474>
   242dc:	mov	r0, r5
   242e0:	bl	23f70 <ftello64@plt+0xda30>
   242e4:	b	242a8 <ftello64@plt+0xdd68>
   242e8:	andeq	r4, r6, r8, lsl #15
   242ec:	strdeq	r3, [r6], -ip
   242f0:	muleq	r6, r4, r7
   242f4:	strdeq	ip, [r6], -r4
   242f8:	strdeq	r8, [r6], -ip
   242fc:	andeq	fp, r6, ip, lsr #6
   24300:	ldr	r3, [pc, #2016]	; 24ae8 <ftello64@plt+0xe5a8>
   24304:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24308:	sub	sp, sp, #76	; 0x4c
   2430c:	ldr	r3, [r3]
   24310:	subs	r4, r1, #0
   24314:	str	r0, [sp, #16]
   24318:	str	r2, [sp, #20]
   2431c:	str	r3, [sp, #68]	; 0x44
   24320:	beq	249fc <ftello64@plt+0xe4bc>
   24324:	ldrb	r3, [r4]
   24328:	cmp	r3, #60	; 0x3c
   2432c:	beq	248c4 <ftello64@plt+0xe384>
   24330:	cmp	r3, #40	; 0x28
   24334:	beq	24900 <ftello64@plt+0xe3c0>
   24338:	bic	r6, r3, #32
   2433c:	sub	r6, r6, #65	; 0x41
   24340:	sub	r3, r3, #48	; 0x30
   24344:	cmp	r6, #25
   24348:	cmphi	r3, #8
   2434c:	movhi	r6, #1
   24350:	movls	r6, #0
   24354:	bls	2438c <ftello64@plt+0xde4c>
   24358:	ldr	r1, [pc, #1932]	; 24aec <ftello64@plt+0xe5ac>
   2435c:	mov	r2, #5
   24360:	mov	r0, #0
   24364:	bl	15718 <dcgettext@plt>
   24368:	ldr	r1, [sp, #16]
   2436c:	bl	16018 <gpgrt_fputs@plt>
   24370:	ldr	r3, [pc, #1904]	; 24ae8 <ftello64@plt+0xe5a8>
   24374:	ldr	r2, [sp, #68]	; 0x44
   24378:	ldr	r3, [r3]
   2437c:	cmp	r2, r3
   24380:	bne	24abc <ftello64@plt+0xe57c>
   24384:	add	sp, sp, #76	; 0x4c
   24388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2438c:	mov	r0, #128	; 0x80
   24390:	bl	15364 <gcry_malloc@plt>
   24394:	subs	r8, r0, #0
   24398:	beq	245c4 <ftello64@plt+0xe084>
   2439c:	ldrb	r3, [r4]
   243a0:	mov	fp, r6
   243a4:	mov	sl, #7
   243a8:	cmp	r3, #0
   243ac:	beq	24708 <ftello64@plt+0xe1c8>
   243b0:	cmp	r3, #32
   243b4:	bne	243cc <ftello64@plt+0xde8c>
   243b8:	ldrb	r3, [r4, #1]!
   243bc:	cmp	r3, #32
   243c0:	beq	243b8 <ftello64@plt+0xde78>
   243c4:	cmp	r3, #0
   243c8:	beq	24708 <ftello64@plt+0xe1c8>
   243cc:	cmp	r6, sl
   243d0:	bcc	243f4 <ftello64@plt+0xdeb4>
   243d4:	add	r1, sl, #6
   243d8:	mov	r0, r8
   243dc:	lsl	r1, r1, #4
   243e0:	bl	15ff4 <gcry_realloc@plt>
   243e4:	add	sl, sl, #5
   243e8:	cmp	r0, #0
   243ec:	beq	24590 <ftello64@plt+0xe050>
   243f0:	mov	r8, r0
   243f4:	add	r5, r8, r6, lsl #4
   243f8:	str	fp, [r8, r6, lsl #4]
   243fc:	str	fp, [r5, #4]
   24400:	ldrb	r3, [r4, #1]
   24404:	add	r7, r4, #1
   24408:	cmp	r3, #61	; 0x3d
   2440c:	cmpne	r3, #0
   24410:	beq	248b0 <ftello64@plt+0xe370>
   24414:	ldrb	r3, [r7, #1]!
   24418:	cmp	r3, #0
   2441c:	cmpne	r3, #61	; 0x3d
   24420:	bne	24414 <ftello64@plt+0xded4>
   24424:	cmp	r3, #0
   24428:	beq	24590 <ftello64@plt+0xe050>
   2442c:	subs	r3, r7, r4
   24430:	beq	24590 <ftello64@plt+0xe050>
   24434:	add	r0, r3, #10
   24438:	str	r3, [sp, #12]
   2443c:	bl	15364 <gcry_malloc@plt>
   24440:	cmp	r0, #0
   24444:	mov	r9, r0
   24448:	str	r0, [r5]
   2444c:	beq	24590 <ftello64@plt+0xe050>
   24450:	ldr	r3, [sp, #12]
   24454:	mov	r1, r4
   24458:	mov	r2, r3
   2445c:	bl	15610 <memcpy@plt>
   24460:	ldr	r3, [sp, #12]
   24464:	mov	r0, r9
   24468:	strb	fp, [r9, r3]
   2446c:	bl	430d0 <ftello64@plt+0x2cb90>
   24470:	ldrb	r3, [r9]
   24474:	sub	r3, r3, #48	; 0x30
   24478:	cmp	r3, #9
   2447c:	bhi	244cc <ftello64@plt+0xdf8c>
   24480:	ldr	r3, [pc, #1640]	; 24af0 <ftello64@plt+0xe5b0>
   24484:	str	r5, [sp, #12]
   24488:	ldr	r4, [pc, #1636]	; 24af4 <ftello64@plt+0xe5b4>
   2448c:	ldr	r1, [pc, #1636]	; 24af8 <ftello64@plt+0xe5b8>
   24490:	mov	r5, r3
   24494:	b	244a8 <ftello64@plt+0xdf68>
   24498:	ldr	r5, [r4, #8]!
   2449c:	cmp	r5, #0
   244a0:	beq	248a8 <ftello64@plt+0xe368>
   244a4:	ldr	r1, [r4, #4]
   244a8:	mov	r0, r9
   244ac:	bl	15424 <strcmp@plt>
   244b0:	cmp	r0, #0
   244b4:	bne	24498 <ftello64@plt+0xdf58>
   244b8:	mov	r3, r5
   244bc:	mov	r1, r3
   244c0:	mov	r0, r9
   244c4:	ldr	r5, [sp, #12]
   244c8:	bl	15970 <strcpy@plt>
   244cc:	ldrb	r3, [r7, #1]
   244d0:	cmp	r3, #35	; 0x23
   244d4:	beq	247e4 <ftello64@plt+0xe2a4>
   244d8:	cmp	r3, #0
   244dc:	add	r4, r7, #1
   244e0:	movne	r2, r4
   244e4:	movne	r0, #1
   244e8:	bne	24528 <ftello64@plt+0xdfe8>
   244ec:	b	24a80 <ftello64@plt+0xe540>
   244f0:	cmp	r3, #34	; 0x22
   244f4:	beq	24590 <ftello64@plt+0xe050>
   244f8:	sub	r1, r3, #43	; 0x2b
   244fc:	sub	r3, r3, #59	; 0x3b
   24500:	cmp	r3, #3
   24504:	cmphi	r1, #1
   24508:	bls	245e8 <ftello64@plt+0xe0a8>
   2450c:	mov	r1, r2
   24510:	ldrb	r3, [r1, #1]
   24514:	add	r2, r1, #1
   24518:	add	r1, r0, #1
   2451c:	cmp	r3, #0
   24520:	beq	245e0 <ftello64@plt+0xe0a0>
   24524:	mov	r0, r1
   24528:	cmp	r3, #92	; 0x5c
   2452c:	sub	r7, r0, #1
   24530:	bne	244f0 <ftello64@plt+0xdfb0>
   24534:	ldrb	ip, [r2, #1]
   24538:	add	r1, r2, #1
   2453c:	cmp	ip, #92	; 0x5c
   24540:	cmpne	ip, #32
   24544:	moveq	r3, #1
   24548:	movne	r3, #0
   2454c:	sub	lr, ip, #43	; 0x2b
   24550:	cmp	lr, #1
   24554:	orrls	r3, r3, #1
   24558:	sub	lr, ip, #59	; 0x3b
   2455c:	cmp	lr, #3
   24560:	orrls	r3, r3, #1
   24564:	sub	lr, ip, #34	; 0x22
   24568:	cmp	lr, #1
   2456c:	orrls	r3, r3, #1
   24570:	cmp	r3, #0
   24574:	bne	24510 <ftello64@plt+0xdfd0>
   24578:	bic	r3, ip, #32
   2457c:	sub	r3, r3, #65	; 0x41
   24580:	sub	ip, ip, #48	; 0x30
   24584:	cmp	ip, #9
   24588:	cmphi	r3, #5
   2458c:	bls	249d8 <ftello64@plt+0xe498>
   24590:	cmp	r6, #0
   24594:	addne	r6, r8, r6, lsl #4
   24598:	movne	r4, r8
   2459c:	beq	245bc <ftello64@plt+0xe07c>
   245a0:	ldr	r0, [r4]
   245a4:	bl	156a0 <gcry_free@plt>
   245a8:	add	r4, r4, #16
   245ac:	ldr	r0, [r4, #-12]
   245b0:	bl	156a0 <gcry_free@plt>
   245b4:	cmp	r6, r4
   245b8:	bne	245a0 <ftello64@plt+0xe060>
   245bc:	mov	r0, r8
   245c0:	bl	156a0 <gcry_free@plt>
   245c4:	mov	r2, #5
   245c8:	ldr	r1, [pc, #1324]	; 24afc <ftello64@plt+0xe5bc>
   245cc:	mov	r0, #0
   245d0:	bl	15718 <dcgettext@plt>
   245d4:	ldr	r1, [sp, #16]
   245d8:	bl	16018 <gpgrt_fputs@plt>
   245dc:	b	24370 <ftello64@plt+0xde30>
   245e0:	mov	r7, r0
   245e4:	mov	r0, r1
   245e8:	bl	15364 <gcry_malloc@plt>
   245ec:	cmp	r0, #0
   245f0:	str	r0, [r5, #4]
   245f4:	beq	24590 <ftello64@plt+0xe050>
   245f8:	cmp	r7, #0
   245fc:	beq	24a4c <ftello64@plt+0xe50c>
   24600:	add	r7, r0, r7
   24604:	b	24610 <ftello64@plt+0xe0d0>
   24608:	cmp	r0, r7
   2460c:	beq	24698 <ftello64@plt+0xe158>
   24610:	mov	r3, r4
   24614:	add	r0, r0, #1
   24618:	ldrb	r2, [r3], #1
   2461c:	cmp	r2, #92	; 0x5c
   24620:	movne	r4, r3
   24624:	strbne	r2, [r0, #-1]
   24628:	bne	24608 <ftello64@plt+0xe0c8>
   2462c:	ldrb	r3, [r4, #1]
   24630:	bic	r2, r3, #32
   24634:	sub	r2, r2, #65	; 0x41
   24638:	sub	r1, r3, #48	; 0x30
   2463c:	cmp	r1, #9
   24640:	cmphi	r2, #5
   24644:	strbhi	r3, [r0, #-1]
   24648:	addhi	r4, r4, #2
   2464c:	bhi	24608 <ftello64@plt+0xe0c8>
   24650:	ldrb	r2, [r4, #2]
   24654:	cmp	r3, #57	; 0x39
   24658:	addhi	r3, r3, #9
   2465c:	cmp	r2, #57	; 0x39
   24660:	lsl	r3, r3, #4
   24664:	subls	r2, r2, #48	; 0x30
   24668:	uxtb	r3, r3
   2466c:	uxtbls	r2, r2
   24670:	bls	24684 <ftello64@plt+0xe144>
   24674:	cmp	r2, #70	; 0x46
   24678:	subls	r2, r2, #55	; 0x37
   2467c:	subhi	r2, r2, #87	; 0x57
   24680:	uxtb	r2, r2
   24684:	add	r3, r3, r2
   24688:	cmp	r0, r7
   2468c:	strb	r3, [r0, #-1]
   24690:	add	r4, r4, #3
   24694:	bne	24610 <ftello64@plt+0xe0d0>
   24698:	cmp	r4, #0
   2469c:	strb	fp, [r7]
   246a0:	beq	24590 <ftello64@plt+0xe050>
   246a4:	ldrb	r3, [r4]
   246a8:	cmp	r3, #32
   246ac:	bne	246bc <ftello64@plt+0xe17c>
   246b0:	ldrb	r3, [r4, #1]!
   246b4:	cmp	r3, #32
   246b8:	beq	246b0 <ftello64@plt+0xe170>
   246bc:	sub	r3, r3, #43	; 0x2b
   246c0:	clz	r3, r3
   246c4:	lsr	r3, r3, #5
   246c8:	str	r3, [r5, #8]
   246cc:	str	fp, [r5, #12]
   246d0:	ldrb	r2, [r4]
   246d4:	add	r6, r6, #1
   246d8:	subs	r3, r2, #59	; 0x3b
   246dc:	movne	r3, #1
   246e0:	cmp	r2, #0
   246e4:	moveq	r3, #0
   246e8:	sub	r1, r2, #43	; 0x2b
   246ec:	cmp	r1, #1
   246f0:	movls	r3, #0
   246f4:	andhi	r3, r3, #1
   246f8:	cmp	r3, #0
   246fc:	bne	24590 <ftello64@plt+0xe050>
   24700:	cmp	r2, #0
   24704:	bne	247d8 <ftello64@plt+0xe298>
   24708:	ldr	r4, [pc, #1008]	; 24b00 <ftello64@plt+0xe5c0>
   2470c:	add	lr, sp, #32
   24710:	add	r5, r8, r6, lsl #4
   24714:	ldm	r4!, {r0, r1, r2, r3}
   24718:	mov	ip, #0
   2471c:	str	ip, [r8, r6, lsl #4]
   24720:	str	ip, [r5, #4]
   24724:	stmia	lr!, {r0, r1, r2, r3}
   24728:	ldm	r4!, {r0, r1, r2, r3}
   2472c:	ldr	ip, [sp, #32]
   24730:	ldr	r4, [r4]
   24734:	cmp	ip, #0
   24738:	stmia	lr!, {r0, r1, r2, r3}
   2473c:	str	r4, [lr]
   24740:	beq	24770 <ftello64@plt+0xe230>
   24744:	ldr	r5, [sp, #16]
   24748:	ldr	r6, [sp, #20]
   2474c:	add	r4, sp, #36	; 0x24
   24750:	mov	r2, ip
   24754:	mov	r3, r6
   24758:	mov	r1, r8
   2475c:	mov	r0, r5
   24760:	bl	23a14 <ftello64@plt+0xd4d4>
   24764:	ldr	r2, [r4], #4
   24768:	cmp	r2, #0
   2476c:	bne	24754 <ftello64@plt+0xe214>
   24770:	ldr	r2, [r8]
   24774:	cmp	r2, #0
   24778:	beq	247cc <ftello64@plt+0xe28c>
   2477c:	ldr	r5, [sp, #16]
   24780:	ldr	r6, [sp, #20]
   24784:	mov	r4, r8
   24788:	mov	r1, r4
   2478c:	mov	r3, r6
   24790:	mov	r0, r5
   24794:	bl	23a14 <ftello64@plt+0xd4d4>
   24798:	ldr	r2, [r4, #16]!
   2479c:	cmp	r2, #0
   247a0:	bne	24788 <ftello64@plt+0xe248>
   247a4:	ldr	r0, [r8]
   247a8:	cmp	r0, #0
   247ac:	movne	r4, r8
   247b0:	beq	247cc <ftello64@plt+0xe28c>
   247b4:	bl	156a0 <gcry_free@plt>
   247b8:	ldr	r0, [r4, #4]
   247bc:	bl	156a0 <gcry_free@plt>
   247c0:	ldr	r0, [r4, #16]!
   247c4:	cmp	r0, #0
   247c8:	bne	247b4 <ftello64@plt+0xe274>
   247cc:	mov	r0, r8
   247d0:	bl	156a0 <gcry_free@plt>
   247d4:	b	24370 <ftello64@plt+0xde30>
   247d8:	ldrb	r3, [r4, #1]
   247dc:	add	r4, r4, #1
   247e0:	b	243a8 <ftello64@plt+0xde68>
   247e4:	ldrb	r3, [r7, #2]
   247e8:	add	r1, r7, #2
   247ec:	mov	r0, r1
   247f0:	bic	r2, r3, #32
   247f4:	sub	r2, r2, #65	; 0x41
   247f8:	sub	r3, r3, #48	; 0x30
   247fc:	cmp	r3, #9
   24800:	cmphi	r2, #5
   24804:	mov	r4, r0
   24808:	bls	248a0 <ftello64@plt+0xe360>
   2480c:	subs	r1, r0, r1
   24810:	beq	24590 <ftello64@plt+0xe050>
   24814:	tst	r1, #1
   24818:	bne	24590 <ftello64@plt+0xe050>
   2481c:	lsr	r9, r1, #1
   24820:	add	r0, r9, #1
   24824:	bl	15364 <gcry_malloc@plt>
   24828:	cmp	r0, #0
   2482c:	str	r0, [r5, #4]
   24830:	beq	24590 <ftello64@plt+0xe050>
   24834:	cmp	r9, #0
   24838:	beq	24a78 <ftello64@plt+0xe538>
   2483c:	add	r7, r7, #4
   24840:	add	r1, r0, r9
   24844:	ldrb	r3, [r7, #-2]
   24848:	ldrb	r2, [r7, #-1]
   2484c:	cmp	r3, #57	; 0x39
   24850:	addhi	r3, r3, #9
   24854:	cmp	r2, #57	; 0x39
   24858:	lsl	r3, r3, #4
   2485c:	subls	r2, r2, #48	; 0x30
   24860:	uxtb	r3, r3
   24864:	uxtbls	r2, r2
   24868:	bls	2487c <ftello64@plt+0xe33c>
   2486c:	cmp	r2, #70	; 0x46
   24870:	subls	r2, r2, #55	; 0x37
   24874:	subhi	r2, r2, #87	; 0x57
   24878:	uxtb	r2, r2
   2487c:	add	r3, r3, r2
   24880:	ands	r3, r3, #255	; 0xff
   24884:	moveq	r3, #1
   24888:	strb	r3, [r0], #1
   2488c:	cmp	r0, r1
   24890:	add	r7, r7, #2
   24894:	bne	24844 <ftello64@plt+0xe304>
   24898:	strb	fp, [r1]
   2489c:	b	246a4 <ftello64@plt+0xe164>
   248a0:	ldrb	r3, [r0, #2]!
   248a4:	b	247f0 <ftello64@plt+0xe2b0>
   248a8:	ldr	r5, [sp, #12]
   248ac:	b	244cc <ftello64@plt+0xdf8c>
   248b0:	cmp	r3, #0
   248b4:	beq	24590 <ftello64@plt+0xe050>
   248b8:	mov	r0, #11
   248bc:	mov	r3, #1
   248c0:	b	24438 <ftello64@plt+0xdef8>
   248c4:	add	r5, r4, #1
   248c8:	mov	r0, r5
   248cc:	mov	r1, #62	; 0x3e
   248d0:	bl	15d24 <strchr@plt>
   248d4:	cmp	r0, #0
   248d8:	beq	24370 <ftello64@plt+0xde30>
   248dc:	ldr	r3, [sp, #20]
   248e0:	sub	r0, r0, r4
   248e4:	cmp	r3, #0
   248e8:	sub	r2, r0, #1
   248ec:	beq	24a34 <ftello64@plt+0xe4f4>
   248f0:	mov	r1, r5
   248f4:	ldr	r0, [sp, #16]
   248f8:	bl	4fea8 <ftello64@plt+0x39968>
   248fc:	b	24370 <ftello64@plt+0xde30>
   24900:	mov	r3, #0
   24904:	mov	r2, r3
   24908:	mov	r1, r3
   2490c:	mov	r0, r4
   24910:	bl	1648c <gcry_sexp_canon_len@plt>
   24914:	mov	r2, r4
   24918:	mov	r1, #0
   2491c:	mov	r3, r0
   24920:	add	r0, sp, #28
   24924:	bl	15628 <gcry_sexp_sscan@plt>
   24928:	subs	r3, r0, #0
   2492c:	bne	24358 <ftello64@plt+0xde18>
   24930:	mov	r2, r3
   24934:	mov	r1, #3
   24938:	ldr	r0, [sp, #28]
   2493c:	bl	1594c <gcry_sexp_sprint@plt>
   24940:	subs	r4, r0, #0
   24944:	beq	24ac0 <ftello64@plt+0xe580>
   24948:	bl	15364 <gcry_malloc@plt>
   2494c:	subs	r6, r0, #0
   24950:	beq	24a9c <ftello64@plt+0xe55c>
   24954:	mov	r3, r4
   24958:	mov	r2, r6
   2495c:	mov	r1, #3
   24960:	ldr	r0, [sp, #28]
   24964:	bl	1594c <gcry_sexp_sprint@plt>
   24968:	cmp	r0, #0
   2496c:	beq	24ad4 <ftello64@plt+0xe594>
   24970:	add	r5, r6, #1
   24974:	ldr	r8, [pc, #392]	; 24b04 <ftello64@plt+0xe5c4>
   24978:	ldr	sl, [pc, #392]	; 24b08 <ftello64@plt+0xe5c8>
   2497c:	ldr	r9, [pc, #392]	; 24b0c <ftello64@plt+0xe5cc>
   24980:	ldr	r7, [pc, #392]	; 24b10 <ftello64@plt+0xe5d0>
   24984:	add	r5, r5, r0
   24988:	add	r4, r6, r0
   2498c:	mov	fp, r6
   24990:	ldrb	r0, [fp], #1
   24994:	cmp	r0, #10
   24998:	beq	24a18 <ftello64@plt+0xe4d8>
   2499c:	cmp	r0, #13
   249a0:	ldr	r1, [sp, #16]
   249a4:	beq	24a60 <ftello64@plt+0xe520>
   249a8:	cmp	r0, #11
   249ac:	beq	24a6c <ftello64@plt+0xe52c>
   249b0:	cmp	r0, #9
   249b4:	beq	24a54 <ftello64@plt+0xe514>
   249b8:	bl	159f4 <gpgrt_fputc@plt>
   249bc:	cmp	fp, r4
   249c0:	bne	24990 <ftello64@plt+0xe450>
   249c4:	mov	r0, r6
   249c8:	bl	156a0 <gcry_free@plt>
   249cc:	ldr	r0, [sp, #28]
   249d0:	bl	155c8 <gcry_sexp_release@plt>
   249d4:	b	24370 <ftello64@plt+0xde30>
   249d8:	ldrb	r3, [r2, #2]
   249dc:	bic	r1, r3, #32
   249e0:	sub	r1, r1, #65	; 0x41
   249e4:	sub	r3, r3, #48	; 0x30
   249e8:	cmp	r3, #9
   249ec:	cmphi	r1, #5
   249f0:	bhi	24590 <ftello64@plt+0xe050>
   249f4:	add	r1, r2, #2
   249f8:	b	24510 <ftello64@plt+0xdfd0>
   249fc:	mov	r0, r4
   24a00:	mov	r2, #5
   24a04:	ldr	r1, [pc, #264]	; 24b14 <ftello64@plt+0xe5d4>
   24a08:	bl	15718 <dcgettext@plt>
   24a0c:	ldr	r1, [sp, #16]
   24a10:	bl	16018 <gpgrt_fputs@plt>
   24a14:	b	24370 <ftello64@plt+0xde30>
   24a18:	sub	r3, r5, fp
   24a1c:	cmp	r3, #1
   24a20:	bls	249bc <ftello64@plt+0xe47c>
   24a24:	ldr	r1, [sp, #16]
   24a28:	mov	r0, r7
   24a2c:	bl	16018 <gpgrt_fputs@plt>
   24a30:	b	24990 <ftello64@plt+0xe450>
   24a34:	ldr	r3, [sp, #20]
   24a38:	mov	r1, r5
   24a3c:	str	r3, [sp]
   24a40:	ldr	r0, [sp, #16]
   24a44:	bl	15f34 <gpgrt_write_sanitized@plt>
   24a48:	b	24370 <ftello64@plt+0xde30>
   24a4c:	mov	r7, r0
   24a50:	b	24698 <ftello64@plt+0xe158>
   24a54:	mov	r0, r8
   24a58:	bl	16018 <gpgrt_fputs@plt>
   24a5c:	b	249bc <ftello64@plt+0xe47c>
   24a60:	mov	r0, r9
   24a64:	bl	16018 <gpgrt_fputs@plt>
   24a68:	b	249bc <ftello64@plt+0xe47c>
   24a6c:	mov	r0, sl
   24a70:	bl	16018 <gpgrt_fputs@plt>
   24a74:	b	249bc <ftello64@plt+0xe47c>
   24a78:	mov	r1, r0
   24a7c:	b	24898 <ftello64@plt+0xe358>
   24a80:	mov	r0, #1
   24a84:	bl	15364 <gcry_malloc@plt>
   24a88:	cmp	r0, #0
   24a8c:	mov	r7, r0
   24a90:	str	r0, [r5, #4]
   24a94:	bne	24698 <ftello64@plt+0xe158>
   24a98:	b	24590 <ftello64@plt+0xe050>
   24a9c:	mov	r2, #5
   24aa0:	ldr	r1, [pc, #112]	; 24b18 <ftello64@plt+0xe5d8>
   24aa4:	bl	15718 <dcgettext@plt>
   24aa8:	ldr	r1, [sp, #16]
   24aac:	bl	16018 <gpgrt_fputs@plt>
   24ab0:	ldr	r0, [sp, #28]
   24ab4:	bl	155c8 <gcry_sexp_release@plt>
   24ab8:	b	24370 <ftello64@plt+0xde30>
   24abc:	bl	15748 <__stack_chk_fail@plt>
   24ac0:	ldr	r3, [pc, #84]	; 24b1c <ftello64@plt+0xe5dc>
   24ac4:	mov	r2, #556	; 0x22c
   24ac8:	ldr	r1, [pc, #80]	; 24b20 <ftello64@plt+0xe5e0>
   24acc:	ldr	r0, [pc, #80]	; 24b24 <ftello64@plt+0xe5e4>
   24ad0:	bl	16504 <__assert_fail@plt>
   24ad4:	ldr	r3, [pc, #64]	; 24b1c <ftello64@plt+0xe5dc>
   24ad8:	ldr	r2, [pc, #72]	; 24b28 <ftello64@plt+0xe5e8>
   24adc:	ldr	r1, [pc, #60]	; 24b20 <ftello64@plt+0xe5e0>
   24ae0:	ldr	r0, [pc, #60]	; 24b24 <ftello64@plt+0xe5e4>
   24ae4:	bl	16504 <__assert_fail@plt>
   24ae8:	andeq	pc, r7, r8, lsl #15
   24aec:	ldrdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   24af0:			; <UNDEFINED> instruction: 0x000647b8
   24af4:	andeq	r4, r6, r0, ror #10
   24af8:	andeq	r4, r6, r0, lsr #15
   24afc:	andeq	r4, r6, r0, lsl r8
   24b00:	andeq	r4, r6, r0, asr #11
   24b04:	andeq	r4, r6, ip, lsl #16
   24b08:	andeq	r4, r6, r8, lsl #16
   24b0c:	andeq	r3, r6, r8, lsr #13
   24b10:	andeq	r3, r6, r4, lsr #13
   24b14:	andeq	r4, r6, r0, asr #15
   24b18:	strdeq	r4, [r6], -r0
   24b1c:	andeq	r4, r6, r8, asr #10
   24b20:	andeq	r4, r6, r8, ror r6
   24b24:	ldrdeq	sl, [r6], -ip
   24b28:	andeq	r0, r0, r5, lsr r2
   24b2c:	mov	r2, #1
   24b30:	b	24300 <ftello64@plt+0xddc0>
   24b34:	push	{r4, r5, r6, r7, lr}
   24b38:	sub	sp, sp, #52	; 0x34
   24b3c:	add	r2, sp, #36	; 0x24
   24b40:	mov	ip, #0
   24b44:	str	ip, [sp, #36]	; 0x24
   24b48:	str	ip, [sp, #40]	; 0x28
   24b4c:	ldr	r5, [pc, #216]	; 24c2c <ftello64@plt+0xe6ec>
   24b50:	mov	r6, r0
   24b54:	mov	r7, r1
   24b58:	ldm	r2, {r0, r1}
   24b5c:	add	r3, sp, #28
   24b60:	ldr	r2, [pc, #200]	; 24c30 <ftello64@plt+0xe6f0>
   24b64:	stm	sp, {r0, r1}
   24b68:	ldr	r1, [r5]
   24b6c:	str	ip, [sp, #28]
   24b70:	str	r2, [sp, #32]
   24b74:	str	r1, [sp, #44]	; 0x2c
   24b78:	ldm	r3, {r2, r3}
   24b7c:	add	r0, sp, #12
   24b80:	ldr	r1, [pc, #172]	; 24c34 <ftello64@plt+0xe6f4>
   24b84:	str	ip, [sp, #12]
   24b88:	str	ip, [sp, #16]
   24b8c:	str	ip, [sp, #20]
   24b90:	str	ip, [sp, #24]
   24b94:	bl	16204 <gpgrt_fopencookie@plt>
   24b98:	subs	r4, r0, #0
   24b9c:	beq	24c00 <ftello64@plt+0xe6c0>
   24ba0:	mov	r2, r7
   24ba4:	mov	r1, r6
   24ba8:	bl	24300 <ftello64@plt+0xddc0>
   24bac:	mov	r0, r4
   24bb0:	bl	15a0c <gpgrt_fclose@plt>
   24bb4:	ldr	r3, [sp, #24]
   24bb8:	ldr	r4, [sp, #12]
   24bbc:	cmp	r3, #0
   24bc0:	bne	24be8 <ftello64@plt+0xe6a8>
   24bc4:	cmp	r4, #0
   24bc8:	beq	24be8 <ftello64@plt+0xe6a8>
   24bcc:	ldr	r2, [sp, #44]	; 0x2c
   24bd0:	ldr	r3, [r5]
   24bd4:	mov	r0, r4
   24bd8:	cmp	r2, r3
   24bdc:	bne	24c28 <ftello64@plt+0xe6e8>
   24be0:	add	sp, sp, #52	; 0x34
   24be4:	pop	{r4, r5, r6, r7, pc}
   24be8:	mov	r0, r4
   24bec:	bl	156a0 <gcry_free@plt>
   24bf0:	ldr	r0, [sp, #24]
   24bf4:	bl	161a4 <gpg_err_set_errno@plt>
   24bf8:	mov	r4, #0
   24bfc:	b	24bcc <ftello64@plt+0xe68c>
   24c00:	bl	15e20 <__errno_location@plt>
   24c04:	ldr	r6, [r0]
   24c08:	mov	r0, r6
   24c0c:	bl	15ae4 <strerror@plt>
   24c10:	mov	r1, r0
   24c14:	ldr	r0, [pc, #28]	; 24c38 <ftello64@plt+0xe6f8>
   24c18:	bl	487a0 <ftello64@plt+0x32260>
   24c1c:	mov	r0, r6
   24c20:	bl	161a4 <gpg_err_set_errno@plt>
   24c24:	b	24bcc <ftello64@plt+0xe68c>
   24c28:	bl	15748 <__stack_chk_fail@plt>
   24c2c:	andeq	pc, r7, r8, lsl #15
   24c30:	andeq	r3, r2, r0, ror fp
   24c34:	andeq	r3, r6, ip, lsr #10
   24c38:	andeq	r4, r6, r8, lsr #16
   24c3c:	mov	r1, #1
   24c40:	b	24b34 <ftello64@plt+0xe5f4>
   24c44:	push	{r4, r5, r6, r7, r8, r9, lr}
   24c48:	mov	r1, #2
   24c4c:	sub	sp, sp, #12
   24c50:	mov	r4, r0
   24c54:	bl	226c8 <ftello64@plt+0xc188>
   24c58:	subs	r8, r0, #0
   24c5c:	moveq	r7, r8
   24c60:	beq	24d50 <ftello64@plt+0xe810>
   24c64:	mov	r0, r4
   24c68:	mov	r1, #0
   24c6c:	bl	15aa8 <ksba_cert_get_subject@plt>
   24c70:	subs	r7, r0, #0
   24c74:	beq	24d5c <ftello64@plt+0xe81c>
   24c78:	mov	r1, #0
   24c7c:	bl	24b34 <ftello64@plt+0xe5f4>
   24c80:	mov	r6, r0
   24c84:	mov	r0, r7
   24c88:	bl	15db4 <ksba_free@plt>
   24c8c:	cmp	r6, #0
   24c90:	mov	r0, r8
   24c94:	beq	24d68 <ftello64@plt+0xe828>
   24c98:	bl	15cb8 <strlen@plt>
   24c9c:	mov	r4, r0
   24ca0:	mov	r0, r6
   24ca4:	bl	15cb8 <strlen@plt>
   24ca8:	add	r4, r4, #2
   24cac:	add	r0, r0, r0, lsl #1
   24cb0:	add	r0, r0, r4
   24cb4:	bl	15364 <gcry_malloc@plt>
   24cb8:	subs	r7, r0, #0
   24cbc:	beq	24d40 <ftello64@plt+0xe800>
   24cc0:	mov	r1, r8
   24cc4:	bl	156e8 <stpcpy@plt>
   24cc8:	ldr	r3, [pc, #164]	; 24d74 <ftello64@plt+0xe834>
   24ccc:	ldrh	r3, [r3]
   24cd0:	mov	r4, r0
   24cd4:	strh	r3, [r4], #1
   24cd8:	ldrb	r3, [r6]
   24cdc:	cmp	r3, #0
   24ce0:	beq	24d38 <ftello64@plt+0xe7f8>
   24ce4:	ldr	r9, [pc, #140]	; 24d78 <ftello64@plt+0xe838>
   24ce8:	mov	r5, r6
   24cec:	b	24cfc <ftello64@plt+0xe7bc>
   24cf0:	ldrb	r3, [r5, #1]!
   24cf4:	cmp	r3, #0
   24cf8:	beq	24d38 <ftello64@plt+0xe7f8>
   24cfc:	mov	r2, r4
   24d00:	cmp	r3, #31
   24d04:	strbhi	r3, [r2], #1
   24d08:	movhi	r4, r2
   24d0c:	bhi	24cf0 <ftello64@plt+0xe7b0>
   24d10:	str	r3, [sp]
   24d14:	mov	r0, r4
   24d18:	mov	r3, r9
   24d1c:	mvn	r2, #0
   24d20:	mov	r1, #1
   24d24:	bl	15e50 <__sprintf_chk@plt>
   24d28:	ldrb	r3, [r5, #1]!
   24d2c:	add	r4, r4, #3
   24d30:	cmp	r3, #0
   24d34:	bne	24cfc <ftello64@plt+0xe7bc>
   24d38:	mov	r3, #0
   24d3c:	strb	r3, [r4]
   24d40:	mov	r0, r8
   24d44:	bl	156a0 <gcry_free@plt>
   24d48:	mov	r0, r6
   24d4c:	bl	156a0 <gcry_free@plt>
   24d50:	mov	r0, r7
   24d54:	add	sp, sp, #12
   24d58:	pop	{r4, r5, r6, r7, r8, r9, pc}
   24d5c:	mov	r0, r8
   24d60:	bl	156a0 <gcry_free@plt>
   24d64:	b	24d50 <ftello64@plt+0xe810>
   24d68:	bl	156a0 <gcry_free@plt>
   24d6c:	mov	r7, r6
   24d70:	b	24d50 <ftello64@plt+0xe810>
   24d74:	ldrdeq	r9, [r6], -r8
   24d78:	andeq	r4, r6, r4, asr r1
   24d7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24d80:	sub	sp, sp, #92	; 0x5c
   24d84:	ldr	r7, [pc, #452]	; 24f50 <ftello64@plt+0xea10>
   24d88:	mov	r1, #0
   24d8c:	mov	r4, r0
   24d90:	ldr	r3, [r7]
   24d94:	str	r3, [sp, #84]	; 0x54
   24d98:	bl	15aa8 <ksba_cert_get_subject@plt>
   24d9c:	subs	r5, r0, #0
   24da0:	moveq	r6, r5
   24da4:	beq	24db4 <ftello64@plt+0xe874>
   24da8:	mov	r1, #0
   24dac:	bl	24b34 <ftello64@plt+0xe5f4>
   24db0:	mov	r6, r0
   24db4:	mov	r0, r5
   24db8:	bl	15db4 <ksba_free@plt>
   24dbc:	mov	r0, r4
   24dc0:	bl	15b14 <ksba_cert_get_serial@plt>
   24dc4:	subs	r8, r0, #0
   24dc8:	moveq	r5, r8
   24dcc:	beq	24dd8 <ftello64@plt+0xe898>
   24dd0:	bl	23dec <ftello64@plt+0xd8ac>
   24dd4:	mov	r5, r0
   24dd8:	mov	r0, r8
   24ddc:	bl	15db4 <ksba_free@plt>
   24de0:	add	r2, sp, #28
   24de4:	mov	r1, #0
   24de8:	mov	r0, r4
   24dec:	bl	16534 <ksba_cert_get_validity@plt>
   24df0:	ldrb	r3, [sp, #28]
   24df4:	add	r8, sp, #44	; 0x2c
   24df8:	cmp	r3, #0
   24dfc:	strbeq	r3, [sp, #44]	; 0x2c
   24e00:	bne	24ed8 <ftello64@plt+0xe998>
   24e04:	add	r2, sp, #28
   24e08:	mov	r1, #1
   24e0c:	mov	r0, r4
   24e10:	bl	16534 <ksba_cert_get_validity@plt>
   24e14:	ldrb	r3, [sp, #28]
   24e18:	add	r9, sp, #64	; 0x40
   24e1c:	cmp	r3, #0
   24e20:	strbeq	r3, [sp, #64]	; 0x40
   24e24:	bne	24f08 <ftello64@plt+0xe9c8>
   24e28:	bl	42198 <ftello64@plt+0x2bc58>
   24e2c:	mov	r2, #5
   24e30:	ldr	r1, [pc, #284]	; 24f54 <ftello64@plt+0xea14>
   24e34:	mov	sl, r0
   24e38:	mov	r0, #0
   24e3c:	bl	15718 <dcgettext@plt>
   24e40:	ldr	r2, [pc, #272]	; 24f58 <ftello64@plt+0xea18>
   24e44:	mov	r1, #0
   24e48:	cmp	r6, r1
   24e4c:	mov	fp, r0
   24e50:	mov	r0, r4
   24e54:	moveq	r4, r2
   24e58:	movne	r4, r6
   24e5c:	cmp	r5, r1
   24e60:	movne	r2, r5
   24e64:	str	r2, [sp, #20]
   24e68:	bl	22774 <ftello64@plt+0xc234>
   24e6c:	mov	r1, r4
   24e70:	ldr	r2, [sp, #20]
   24e74:	strd	r8, [sp]
   24e78:	mov	r3, r0
   24e7c:	mov	r0, fp
   24e80:	bl	50758 <ftello64@plt+0x3a218>
   24e84:	mov	r4, r0
   24e88:	mov	r0, sl
   24e8c:	bl	42208 <ftello64@plt+0x2bcc8>
   24e90:	cmp	r4, #0
   24e94:	mov	r0, r6
   24e98:	beq	24f38 <ftello64@plt+0xe9f8>
   24e9c:	bl	156a0 <gcry_free@plt>
   24ea0:	mov	r0, r5
   24ea4:	bl	156a0 <gcry_free@plt>
   24ea8:	mov	r0, r4
   24eac:	bl	4f490 <ftello64@plt+0x38f50>
   24eb0:	mov	r5, r0
   24eb4:	mov	r0, r4
   24eb8:	bl	156a0 <gcry_free@plt>
   24ebc:	ldr	r2, [sp, #84]	; 0x54
   24ec0:	ldr	r3, [r7]
   24ec4:	mov	r0, r5
   24ec8:	cmp	r2, r3
   24ecc:	bne	24f4c <ftello64@plt+0xea0c>
   24ed0:	add	sp, sp, #92	; 0x5c
   24ed4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24ed8:	add	r2, sp, #34	; 0x22
   24edc:	add	r3, sp, #32
   24ee0:	add	r1, sp, #28
   24ee4:	str	r1, [sp]
   24ee8:	str	r2, [sp, #8]
   24eec:	str	r3, [sp, #4]
   24ef0:	mov	r0, r8
   24ef4:	ldr	r3, [pc, #96]	; 24f5c <ftello64@plt+0xea1c>
   24ef8:	mov	r2, #20
   24efc:	mov	r1, #1
   24f00:	bl	15e50 <__sprintf_chk@plt>
   24f04:	b	24e04 <ftello64@plt+0xe8c4>
   24f08:	add	r2, sp, #34	; 0x22
   24f0c:	add	r3, sp, #32
   24f10:	add	r1, sp, #28
   24f14:	str	r1, [sp]
   24f18:	str	r2, [sp, #8]
   24f1c:	str	r3, [sp, #4]
   24f20:	mov	r0, r9
   24f24:	ldr	r3, [pc, #48]	; 24f5c <ftello64@plt+0xea1c>
   24f28:	mov	r2, #20
   24f2c:	mov	r1, #1
   24f30:	bl	15e50 <__sprintf_chk@plt>
   24f34:	b	24e28 <ftello64@plt+0xe8e8>
   24f38:	bl	156a0 <gcry_free@plt>
   24f3c:	mov	r0, r5
   24f40:	bl	156a0 <gcry_free@plt>
   24f44:	mov	r5, r4
   24f48:	b	24ebc <ftello64@plt+0xe97c>
   24f4c:	bl	15748 <__stack_chk_fail@plt>
   24f50:	andeq	pc, r7, r8, lsl #15
   24f54:	andeq	r4, r6, ip, asr r8
   24f58:	andeq	sl, r6, r0, ror r8
   24f5c:	andeq	r4, r6, ip, asr #16
   24f60:	push	{r4, r5, r6, lr}
   24f64:	sub	sp, sp, #8
   24f68:	ldr	r5, [pc, #284]	; 2508c <ftello64@plt+0xeb4c>
   24f6c:	mov	r2, #0
   24f70:	ldr	r1, [pc, #280]	; 25090 <ftello64@plt+0xeb50>
   24f74:	ldr	r3, [r5]
   24f78:	str	r3, [sp, #4]
   24f7c:	bl	159c4 <gcry_sexp_find_token@plt>
   24f80:	subs	r4, r0, #0
   24f84:	beq	24fd0 <ftello64@plt+0xea90>
   24f88:	bl	1546c <gcry_sexp_cadr@plt>
   24f8c:	mov	r6, r0
   24f90:	mov	r0, r4
   24f94:	bl	155c8 <gcry_sexp_release@plt>
   24f98:	mov	r0, r6
   24f9c:	mov	r2, sp
   24fa0:	mov	r1, #0
   24fa4:	bl	157fc <gcry_sexp_nth_data@plt>
   24fa8:	subs	r4, r0, #0
   24fac:	beq	24fc8 <ftello64@plt+0xea88>
   24fb0:	ldr	r2, [sp]
   24fb4:	cmp	r2, #3
   24fb8:	beq	25000 <ftello64@plt+0xeac0>
   24fbc:	cmp	r2, #13
   24fc0:	beq	24fec <ftello64@plt+0xeaac>
   24fc4:	mov	r4, #0
   24fc8:	mov	r0, r6
   24fcc:	bl	155c8 <gcry_sexp_release@plt>
   24fd0:	ldr	r2, [sp, #4]
   24fd4:	ldr	r3, [r5]
   24fd8:	mov	r0, r4
   24fdc:	cmp	r2, r3
   24fe0:	bne	25088 <ftello64@plt+0xeb48>
   24fe4:	add	sp, sp, #8
   24fe8:	pop	{r4, r5, r6, pc}
   24fec:	ldr	r1, [pc, #160]	; 25094 <ftello64@plt+0xeb54>
   24ff0:	bl	156b8 <memcmp@plt>
   24ff4:	clz	r4, r0
   24ff8:	lsr	r4, r4, #5
   24ffc:	b	24fc8 <ftello64@plt+0xea88>
   25000:	ldrb	r3, [r4]
   25004:	cmp	r3, #114	; 0x72
   25008:	beq	25040 <ftello64@plt+0xeb00>
   2500c:	cmp	r3, #100	; 0x64
   25010:	beq	25064 <ftello64@plt+0xeb24>
   25014:	cmp	r3, #101	; 0x65
   25018:	bne	24fc4 <ftello64@plt+0xea84>
   2501c:	ldrb	r3, [r4, #1]
   25020:	add	r4, r4, #1
   25024:	cmp	r3, #99	; 0x63
   25028:	bne	24fc4 <ftello64@plt+0xea84>
   2502c:	ldrb	r3, [r4, #1]
   25030:	cmp	r3, #99	; 0x63
   25034:	ldreq	r4, [pc, #92]	; 25098 <ftello64@plt+0xeb58>
   25038:	bne	24fc4 <ftello64@plt+0xea84>
   2503c:	b	24fc8 <ftello64@plt+0xea88>
   25040:	ldrb	r3, [r4, #1]
   25044:	add	r4, r4, #1
   25048:	cmp	r3, #115	; 0x73
   2504c:	bne	24fc4 <ftello64@plt+0xea84>
   25050:	ldrb	r3, [r4, #1]
   25054:	cmp	r3, #97	; 0x61
   25058:	moveq	r4, #1
   2505c:	bne	24fc4 <ftello64@plt+0xea84>
   25060:	b	24fc8 <ftello64@plt+0xea88>
   25064:	ldrb	r3, [r4, #1]
   25068:	add	r4, r4, #1
   2506c:	cmp	r3, #115	; 0x73
   25070:	bne	24fc4 <ftello64@plt+0xea84>
   25074:	ldrb	r3, [r4, #1]
   25078:	cmp	r3, #97	; 0x61
   2507c:	moveq	r4, #17
   25080:	bne	24fc4 <ftello64@plt+0xea84>
   25084:	b	24fc8 <ftello64@plt+0xea88>
   25088:	bl	15748 <__stack_chk_fail@plt>
   2508c:	andeq	pc, r7, r8, lsl #15
   25090:	andeq	r1, r6, ip, lsl #9
   25094:	andeq	r4, r6, r4, lsl #20
   25098:	andeq	r0, r0, sp, lsr #2
   2509c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   250a0:	sub	r8, r2, #17
   250a4:	ldr	r6, [pc, #1052]	; 254c8 <ftello64@plt+0xef88>
   250a8:	ldr	ip, [pc, #1052]	; 254cc <ftello64@plt+0xef8c>
   250ac:	clz	r8, r8
   250b0:	lsr	r8, r8, #5
   250b4:	sub	sp, sp, #132	; 0x84
   250b8:	mov	r4, r2
   250bc:	ldr	lr, [r6]
   250c0:	cmp	r2, ip
   250c4:	movne	r2, r8
   250c8:	orreq	r2, r8, #1
   250cc:	cmp	r2, #0
   250d0:	mov	fp, r0
   250d4:	mov	r7, r1
   250d8:	str	lr, [sp, #124]	; 0x7c
   250dc:	ldr	r9, [sp, #168]	; 0xa8
   250e0:	ldr	sl, [sp, #172]	; 0xac
   250e4:	beq	2523c <ftello64@plt+0xecfc>
   250e8:	cmp	r4, ip
   250ec:	bne	251ac <ftello64@plt+0xec6c>
   250f0:	mov	r0, r9
   250f4:	bl	15964 <gcry_pk_get_nbits@plt>
   250f8:	mov	r5, r0
   250fc:	ands	r3, r5, #7
   25100:	str	r3, [sp, #12]
   25104:	bne	25468 <ftello64@plt+0xef28>
   25108:	cmp	r5, #159	; 0x9f
   2510c:	bls	25420 <ftello64@plt+0xeee0>
   25110:	mov	r0, r7
   25114:	bl	1540c <gcry_md_get_algo_dlen@plt>
   25118:	lsr	r5, r5, #3
   2511c:	cmp	r0, r5
   25120:	str	r0, [sp, #16]
   25124:	bcc	2527c <ftello64@plt+0xed3c>
   25128:	bl	15364 <gcry_malloc@plt>
   2512c:	subs	r8, r0, #0
   25130:	beq	25454 <ftello64@plt+0xef14>
   25134:	mov	r1, r7
   25138:	mov	r0, fp
   2513c:	bl	15520 <gcry_md_read@plt>
   25140:	ldr	r4, [sp, #16]
   25144:	mov	r2, r4
   25148:	mov	r1, r0
   2514c:	mov	r0, r8
   25150:	bl	15610 <memcpy@plt>
   25154:	cmp	r5, r4
   25158:	movcs	r5, r4
   2515c:	ldr	r3, [pc, #876]	; 254d0 <ftello64@plt+0xef90>
   25160:	ldr	r3, [r3]
   25164:	tst	r3, #4
   25168:	bne	253d0 <ftello64@plt+0xee90>
   2516c:	add	r2, sp, #16
   25170:	mov	r3, r5
   25174:	str	r2, [sp]
   25178:	mov	r1, #5
   2517c:	mov	r2, r8
   25180:	mov	r0, sl
   25184:	bl	1606c <gcry_mpi_scan@plt>
   25188:	mov	r0, r8
   2518c:	bl	156a0 <gcry_free@plt>
   25190:	mov	r0, #0
   25194:	ldr	r2, [sp, #124]	; 0x7c
   25198:	ldr	r3, [r6]
   2519c:	cmp	r2, r3
   251a0:	bne	254b0 <ftello64@plt+0xef70>
   251a4:	add	sp, sp, #132	; 0x84
   251a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   251ac:	mov	r2, #0
   251b0:	ldr	r1, [pc, #796]	; 254d4 <ftello64@plt+0xef94>
   251b4:	mov	r0, r9
   251b8:	bl	159c4 <gcry_sexp_find_token@plt>
   251bc:	subs	r5, r0, #0
   251c0:	beq	2541c <ftello64@plt+0xeedc>
   251c4:	bl	1546c <gcry_sexp_cadr@plt>
   251c8:	str	r0, [sp, #12]
   251cc:	mov	r0, r5
   251d0:	bl	155c8 <gcry_sexp_release@plt>
   251d4:	mov	r2, #1
   251d8:	ldr	r1, [pc, #760]	; 254d8 <ftello64@plt+0xef98>
   251dc:	ldr	r0, [sp, #12]
   251e0:	bl	159c4 <gcry_sexp_find_token@plt>
   251e4:	mov	r5, r0
   251e8:	ldr	r0, [sp, #12]
   251ec:	bl	155c8 <gcry_sexp_release@plt>
   251f0:	cmp	r5, #0
   251f4:	beq	2541c <ftello64@plt+0xeedc>
   251f8:	mov	r2, #5
   251fc:	mov	r1, #1
   25200:	mov	r0, r5
   25204:	bl	15b20 <gcry_sexp_nth_mpi@plt>
   25208:	str	r0, [sp, #12]
   2520c:	mov	r0, r5
   25210:	bl	155c8 <gcry_sexp_release@plt>
   25214:	ldr	r2, [sp, #12]
   25218:	cmp	r2, #0
   2521c:	beq	2541c <ftello64@plt+0xeedc>
   25220:	mov	r0, r2
   25224:	bl	152d4 <gcry_mpi_get_nbits@plt>
   25228:	ldr	r2, [sp, #12]
   2522c:	mov	r5, r0
   25230:	mov	r0, r2
   25234:	bl	15f40 <gcry_mpi_release@plt>
   25238:	b	250fc <ftello64@plt+0xebbc>
   2523c:	mov	r5, r3
   25240:	add	r3, r3, #7
   25244:	cmp	r1, #0
   25248:	lsr	r3, r3, #3
   2524c:	mov	r1, #100	; 0x64
   25250:	str	r3, [sp, #16]
   25254:	str	r1, [sp, #20]
   25258:	beq	25274 <ftello64@plt+0xed34>
   2525c:	mov	r3, r2
   25260:	mov	r1, #8
   25264:	mov	r0, r7
   25268:	bl	15d6c <gcry_md_algo_info@plt>
   2526c:	cmp	r0, #0
   25270:	beq	252d8 <ftello64@plt+0xed98>
   25274:	ldr	r0, [pc, #608]	; 254dc <ftello64@plt+0xef9c>
   25278:	b	25194 <ftello64@plt+0xec54>
   2527c:	mov	r2, #5
   25280:	ldr	r1, [pc, #600]	; 254e0 <ftello64@plt+0xefa0>
   25284:	ldr	r0, [sp, #12]
   25288:	bl	15718 <dcgettext@plt>
   2528c:	str	r0, [sp, #12]
   25290:	mov	r0, r9
   25294:	bl	15964 <gcry_pk_get_nbits@plt>
   25298:	mov	r9, r0
   2529c:	mov	r0, r4
   252a0:	bl	16024 <gcry_pk_algo_name@plt>
   252a4:	ldr	r1, [sp, #16]
   252a8:	mov	r2, r9
   252ac:	lsl	r1, r1, #3
   252b0:	mov	r3, r0
   252b4:	ldr	r0, [sp, #12]
   252b8:	bl	487a0 <ftello64@plt+0x32260>
   252bc:	ldr	r0, [sp, #16]
   252c0:	cmp	r0, #19
   252c4:	orrls	r8, r8, #1
   252c8:	cmp	r8, #0
   252cc:	beq	25128 <ftello64@plt+0xebe8>
   252d0:	ldr	r0, [pc, #524]	; 254e4 <ftello64@plt+0xefa4>
   252d4:	b	25194 <ftello64@plt+0xec54>
   252d8:	add	r3, sp, #20
   252dc:	add	r2, sp, #24
   252e0:	mov	r1, #10
   252e4:	mov	r0, r7
   252e8:	bl	15d6c <gcry_md_algo_info@plt>
   252ec:	subs	r3, r0, #0
   252f0:	str	r3, [sp, #12]
   252f4:	bne	25484 <ftello64@plt+0xef44>
   252f8:	mov	r0, r7
   252fc:	bl	1540c <gcry_md_get_algo_dlen@plt>
   25300:	ldr	r2, [sp, #20]
   25304:	add	r2, r2, #4
   25308:	mov	r9, r0
   2530c:	ldr	r0, [sp, #16]
   25310:	add	r2, r2, r9
   25314:	cmp	r2, r0
   25318:	bhi	25498 <ftello64@plt+0xef58>
   2531c:	bl	15364 <gcry_malloc@plt>
   25320:	cmp	r0, #0
   25324:	mov	r5, r0
   25328:	mov	r8, r0
   2532c:	beq	25454 <ftello64@plt+0xef14>
   25330:	ldr	r2, [sp, #20]
   25334:	ldr	r4, [sp, #16]
   25338:	mov	r1, #1
   2533c:	sub	r4, r4, r2
   25340:	sub	r4, r4, r9
   25344:	sub	r2, r4, #3
   25348:	ldr	r3, [sp, #12]
   2534c:	cmp	r2, r1
   25350:	strb	r3, [r0]
   25354:	strb	r1, [r0, #1]
   25358:	ble	254b4 <ftello64@plt+0xef74>
   2535c:	mov	r1, #255	; 0xff
   25360:	add	r0, r0, #2
   25364:	bl	15ebc <memset@plt>
   25368:	add	ip, r5, r4
   2536c:	ldr	r3, [sp, #12]
   25370:	mov	r0, ip
   25374:	ldr	r2, [sp, #20]
   25378:	add	r1, sp, #24
   2537c:	strb	r3, [ip, #-1]
   25380:	bl	15610 <memcpy@plt>
   25384:	ldr	r2, [sp, #20]
   25388:	mov	r1, r7
   2538c:	mov	r0, fp
   25390:	add	r4, r4, r2
   25394:	bl	15520 <gcry_md_read@plt>
   25398:	add	r5, r5, r4
   2539c:	mov	r2, r9
   253a0:	mov	r1, r0
   253a4:	mov	r0, r5
   253a8:	bl	15610 <memcpy@plt>
   253ac:	ldr	r2, [sp, #16]
   253b0:	add	r5, r4, r9
   253b4:	cmp	r5, r2
   253b8:	beq	2515c <ftello64@plt+0xec1c>
   253bc:	ldr	r3, [pc, #292]	; 254e8 <ftello64@plt+0xefa8>
   253c0:	mov	r2, #170	; 0xaa
   253c4:	ldr	r1, [pc, #288]	; 254ec <ftello64@plt+0xefac>
   253c8:	ldr	r0, [pc, #288]	; 254f0 <ftello64@plt+0xefb0>
   253cc:	bl	16504 <__assert_fail@plt>
   253d0:	ldr	r0, [pc, #284]	; 254f4 <ftello64@plt+0xefb4>
   253d4:	bl	488ec <ftello64@plt+0x323ac>
   253d8:	ldr	r3, [sp, #16]
   253dc:	cmp	r3, #0
   253e0:	subne	r4, r8, #1
   253e4:	ldrne	r7, [pc, #268]	; 254f8 <ftello64@plt+0xefb8>
   253e8:	beq	25410 <ftello64@plt+0xeed0>
   253ec:	ldrb	r1, [r4, #1]
   253f0:	mov	r0, r7
   253f4:	bl	489b4 <ftello64@plt+0x32474>
   253f8:	add	r3, r4, #2
   253fc:	ldr	r2, [sp, #16]
   25400:	sub	r3, r3, r8
   25404:	cmp	r2, r3
   25408:	add	r4, r4, #1
   2540c:	bhi	253ec <ftello64@plt+0xeeac>
   25410:	ldr	r0, [pc, #228]	; 254fc <ftello64@plt+0xefbc>
   25414:	bl	489b4 <ftello64@plt+0x32474>
   25418:	b	2516c <ftello64@plt+0xec2c>
   2541c:	mov	r5, #0
   25420:	mov	r2, #5
   25424:	ldr	r1, [pc, #212]	; 25500 <ftello64@plt+0xefc0>
   25428:	mov	r0, #0
   2542c:	bl	15718 <dcgettext@plt>
   25430:	mov	r7, r0
   25434:	mov	r0, r4
   25438:	bl	16024 <gcry_pk_algo_name@plt>
   2543c:	mov	r2, r5
   25440:	mov	r1, r0
   25444:	mov	r0, r7
   25448:	bl	487a0 <ftello64@plt+0x32260>
   2544c:	ldr	r0, [pc, #144]	; 254e4 <ftello64@plt+0xefa4>
   25450:	b	25194 <ftello64@plt+0xec54>
   25454:	bl	15d48 <gpg_err_code_from_syserror@plt>
   25458:	cmp	r0, #0
   2545c:	uxthne	r0, r0
   25460:	orrne	r0, r0, #50331648	; 0x3000000
   25464:	b	25194 <ftello64@plt+0xec54>
   25468:	mov	r2, #5
   2546c:	ldr	r1, [pc, #144]	; 25504 <ftello64@plt+0xefc4>
   25470:	mov	r0, #0
   25474:	bl	15718 <dcgettext@plt>
   25478:	bl	487a0 <ftello64@plt+0x32260>
   2547c:	ldr	r0, [pc, #96]	; 254e4 <ftello64@plt+0xefa4>
   25480:	b	25194 <ftello64@plt+0xec54>
   25484:	ldr	r0, [pc, #124]	; 25508 <ftello64@plt+0xefc8>
   25488:	mov	r1, r7
   2548c:	bl	487a0 <ftello64@plt+0x32260>
   25490:	ldr	r0, [pc, #76]	; 254e4 <ftello64@plt+0xefa4>
   25494:	b	25194 <ftello64@plt+0xec54>
   25498:	ldr	r0, [pc, #108]	; 2550c <ftello64@plt+0xefcc>
   2549c:	mov	r2, r5
   254a0:	lsl	r1, r9, #3
   254a4:	bl	487a0 <ftello64@plt+0x32260>
   254a8:	ldr	r0, [pc, #52]	; 254e4 <ftello64@plt+0xefa4>
   254ac:	b	25194 <ftello64@plt+0xec54>
   254b0:	bl	15748 <__stack_chk_fail@plt>
   254b4:	ldr	r3, [pc, #44]	; 254e8 <ftello64@plt+0xefa8>
   254b8:	mov	r2, #165	; 0xa5
   254bc:	ldr	r1, [pc, #40]	; 254ec <ftello64@plt+0xefac>
   254c0:	ldr	r0, [pc, #72]	; 25510 <ftello64@plt+0xefd0>
   254c4:	bl	16504 <__assert_fail@plt>
   254c8:	andeq	pc, r7, r8, lsl #15
   254cc:	andeq	r0, r0, sp, lsr #2
   254d0:	andeq	r0, r8, r0, lsr #30
   254d4:	andeq	r1, r6, ip, lsl #9
   254d8:	andeq	r4, r6, r4, lsl sl
   254dc:	movweq	r0, #5
   254e0:	andeq	r4, r6, ip, ror sl
   254e4:	movweq	r0, #63	; 0x3f
   254e8:			; <UNDEFINED> instruction: 0x000649b8
   254ec:	andeq	r4, r6, r0, lsl #22
   254f0:	andeq	r4, r6, r0, lsr #22
   254f4:	andeq	r4, r6, ip, lsr #22
   254f8:	andeq	r4, r6, ip, lsr fp
   254fc:	strdeq	ip, [r6], -r4
   25500:	andeq	r4, r6, r4, asr sl
   25504:	andeq	r4, r6, r8, lsl sl
   25508:	andeq	r4, r6, ip, lsr #21
   2550c:	ldrdeq	r4, [r6], -r0
   25510:	andeq	r4, r6, r8, lsl fp
   25514:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25518:	sub	sp, sp, #44	; 0x2c
   2551c:	ldr	r5, [pc, #928]	; 258c4 <ftello64@plt+0xf384>
   25520:	mov	r9, r0
   25524:	mov	r0, r1
   25528:	ldr	r3, [r5]
   2552c:	mov	r6, r1
   25530:	str	r3, [sp, #36]	; 0x24
   25534:	bl	16144 <ksba_cert_get_digest_algo@plt>
   25538:	mov	r4, r0
   2553c:	bl	15c7c <gcry_md_map_name@plt>
   25540:	subs	r7, r0, #0
   25544:	beq	256ec <ftello64@plt+0xf1ac>
   25548:	mov	r2, #0
   2554c:	mov	r1, r7
   25550:	add	r0, sp, #16
   25554:	bl	15640 <gcry_md_open@plt>
   25558:	subs	r4, r0, #0
   2555c:	bne	257fc <ftello64@plt+0xf2bc>
   25560:	ldr	r8, [pc, #864]	; 258c8 <ftello64@plt+0xf388>
   25564:	ldr	r3, [sp, #16]
   25568:	ldr	r2, [r8]
   2556c:	tst	r2, #512	; 0x200
   25570:	bne	25778 <ftello64@plt+0xf238>
   25574:	ldr	r2, [pc, #848]	; 258cc <ftello64@plt+0xf38c>
   25578:	mov	r1, #1
   2557c:	mov	r0, r6
   25580:	bl	162c4 <ksba_cert_hash@plt>
   25584:	subs	r4, r0, #0
   25588:	bne	25744 <ftello64@plt+0xf204>
   2558c:	mov	r3, r4
   25590:	mov	r2, r4
   25594:	mov	r1, #5
   25598:	ldr	r0, [sp, #16]
   2559c:	bl	160f0 <gcry_md_ctl@plt>
   255a0:	mov	r0, r6
   255a4:	bl	15e2c <ksba_cert_get_sig_val@plt>
   255a8:	mov	r3, r4
   255ac:	mov	r2, r4
   255b0:	mov	r1, r4
   255b4:	mov	r6, r0
   255b8:	bl	1648c <gcry_sexp_canon_len@plt>
   255bc:	subs	r3, r0, #0
   255c0:	str	r3, [sp, #12]
   255c4:	beq	25874 <ftello64@plt+0xf334>
   255c8:	ldr	r3, [r8]
   255cc:	tst	r3, #4
   255d0:	bne	257ac <ftello64@plt+0xf26c>
   255d4:	ldr	r3, [sp, #12]
   255d8:	mov	r2, r6
   255dc:	mov	r1, #0
   255e0:	add	r0, sp, #24
   255e4:	bl	15628 <gcry_sexp_sscan@plt>
   255e8:	mov	r4, r0
   255ec:	mov	r0, r6
   255f0:	bl	15db4 <ksba_free@plt>
   255f4:	cmp	r4, #0
   255f8:	bne	2578c <ftello64@plt+0xf24c>
   255fc:	mov	r0, r9
   25600:	bl	1585c <ksba_cert_get_public_key@plt>
   25604:	mov	r3, r4
   25608:	mov	r2, r4
   2560c:	mov	r1, r4
   25610:	mov	r6, r0
   25614:	bl	1648c <gcry_sexp_canon_len@plt>
   25618:	subs	r3, r0, #0
   2561c:	beq	2584c <ftello64@plt+0xf30c>
   25620:	mov	r1, r4
   25624:	mov	r2, r6
   25628:	add	r0, sp, #32
   2562c:	bl	15628 <gcry_sexp_sscan@plt>
   25630:	mov	r4, r0
   25634:	mov	r0, r6
   25638:	bl	15db4 <ksba_free@plt>
   2563c:	cmp	r4, #0
   25640:	bne	25810 <ftello64@plt+0xf2d0>
   25644:	ldr	r0, [sp, #32]
   25648:	ldr	r6, [sp, #16]
   2564c:	bl	24f60 <ftello64@plt+0xea20>
   25650:	ldr	r4, [sp, #32]
   25654:	mov	r9, r0
   25658:	mov	r0, r4
   2565c:	bl	15964 <gcry_pk_get_nbits@plt>
   25660:	add	r3, sp, #20
   25664:	str	r4, [sp]
   25668:	str	r3, [sp, #4]
   2566c:	mov	r2, r9
   25670:	mov	r1, r7
   25674:	mov	r3, r0
   25678:	mov	r0, r6
   2567c:	bl	2509c <ftello64@plt+0xeb5c>
   25680:	subs	r4, r0, #0
   25684:	bne	25894 <ftello64@plt+0xf354>
   25688:	mov	r1, r4
   2568c:	ldr	r3, [sp, #20]
   25690:	ldr	r2, [pc, #568]	; 258d0 <ftello64@plt+0xf390>
   25694:	add	r0, sp, #28
   25698:	bl	16030 <gcry_sexp_build@plt>
   2569c:	cmp	r0, #0
   256a0:	bne	258b4 <ftello64@plt+0xf374>
   256a4:	ldr	r0, [sp, #20]
   256a8:	bl	15f40 <gcry_mpi_release@plt>
   256ac:	add	r0, sp, #24
   256b0:	ldm	r0, {r0, r1, r2}
   256b4:	bl	15b98 <gcry_pk_verify@plt>
   256b8:	ldr	r3, [r8]
   256bc:	tst	r3, #1
   256c0:	mov	r4, r0
   256c4:	bne	25838 <ftello64@plt+0xf2f8>
   256c8:	ldr	r0, [sp, #16]
   256cc:	bl	15484 <gcry_md_close@plt>
   256d0:	ldr	r0, [sp, #24]
   256d4:	bl	155c8 <gcry_sexp_release@plt>
   256d8:	ldr	r0, [sp, #28]
   256dc:	bl	155c8 <gcry_sexp_release@plt>
   256e0:	ldr	r0, [sp, #32]
   256e4:	bl	155c8 <gcry_sexp_release@plt>
   256e8:	b	2575c <ftello64@plt+0xf21c>
   256ec:	cmp	r4, #0
   256f0:	beq	257e8 <ftello64@plt+0xf2a8>
   256f4:	mov	r1, r4
   256f8:	ldr	r0, [pc, #468]	; 258d4 <ftello64@plt+0xf394>
   256fc:	bl	487a0 <ftello64@plt+0x32260>
   25700:	ldr	r1, [pc, #464]	; 258d8 <ftello64@plt+0xf398>
   25704:	mov	r0, r4
   25708:	bl	15424 <strcmp@plt>
   2570c:	cmp	r0, #0
   25710:	beq	25728 <ftello64@plt+0xf1e8>
   25714:	mov	r0, r4
   25718:	ldr	r1, [pc, #444]	; 258dc <ftello64@plt+0xf39c>
   2571c:	bl	15424 <strcmp@plt>
   25720:	cmp	r0, #0
   25724:	bne	257f4 <ftello64@plt+0xf2b4>
   25728:	mov	r2, #5
   2572c:	ldr	r1, [pc, #428]	; 258e0 <ftello64@plt+0xf3a0>
   25730:	mov	r0, #0
   25734:	bl	15718 <dcgettext@plt>
   25738:	bl	4873c <ftello64@plt+0x321fc>
   2573c:	ldr	r4, [pc, #416]	; 258e4 <ftello64@plt+0xf3a4>
   25740:	b	2575c <ftello64@plt+0xf21c>
   25744:	bl	161e0 <gpg_strerror@plt>
   25748:	mov	r1, r0
   2574c:	ldr	r0, [pc, #404]	; 258e8 <ftello64@plt+0xf3a8>
   25750:	bl	487a0 <ftello64@plt+0x32260>
   25754:	ldr	r0, [sp, #16]
   25758:	bl	15484 <gcry_md_close@plt>
   2575c:	ldr	r2, [sp, #36]	; 0x24
   25760:	ldr	r3, [r5]
   25764:	mov	r0, r4
   25768:	cmp	r2, r3
   2576c:	bne	258b0 <ftello64@plt+0xf370>
   25770:	add	sp, sp, #44	; 0x2c
   25774:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25778:	mov	r0, r3
   2577c:	ldr	r1, [pc, #360]	; 258ec <ftello64@plt+0xf3ac>
   25780:	bl	15c4c <gcry_md_debug@plt>
   25784:	ldr	r3, [sp, #16]
   25788:	b	25574 <ftello64@plt+0xf034>
   2578c:	mov	r0, r4
   25790:	bl	161e0 <gpg_strerror@plt>
   25794:	mov	r1, r0
   25798:	ldr	r0, [pc, #336]	; 258f0 <ftello64@plt+0xf3b0>
   2579c:	bl	487a0 <ftello64@plt+0x32260>
   257a0:	ldr	r0, [sp, #16]
   257a4:	bl	15484 <gcry_md_close@plt>
   257a8:	b	2575c <ftello64@plt+0xf21c>
   257ac:	ldr	r0, [pc, #320]	; 258f4 <ftello64@plt+0xf3b4>
   257b0:	bl	488ec <ftello64@plt+0x323ac>
   257b4:	ldr	r3, [sp, #12]
   257b8:	ldr	sl, [pc, #312]	; 258f8 <ftello64@plt+0xf3b8>
   257bc:	sub	r4, r3, #1
   257c0:	add	r4, r6, r4
   257c4:	sub	fp, r6, #1
   257c8:	ldrb	r1, [fp, #1]!
   257cc:	mov	r0, sl
   257d0:	bl	489b4 <ftello64@plt+0x32474>
   257d4:	cmp	r4, fp
   257d8:	bne	257c8 <ftello64@plt+0xf288>
   257dc:	ldr	r0, [pc, #280]	; 258fc <ftello64@plt+0xf3bc>
   257e0:	bl	489b4 <ftello64@plt+0x32474>
   257e4:	b	255d4 <ftello64@plt+0xf094>
   257e8:	ldr	r1, [pc, #272]	; 25900 <ftello64@plt+0xf3c0>
   257ec:	ldr	r0, [pc, #224]	; 258d4 <ftello64@plt+0xf394>
   257f0:	bl	487a0 <ftello64@plt+0x32260>
   257f4:	ldr	r4, [pc, #232]	; 258e4 <ftello64@plt+0xf3a4>
   257f8:	b	2575c <ftello64@plt+0xf21c>
   257fc:	bl	161e0 <gpg_strerror@plt>
   25800:	mov	r1, r0
   25804:	ldr	r0, [pc, #248]	; 25904 <ftello64@plt+0xf3c4>
   25808:	bl	487a0 <ftello64@plt+0x32260>
   2580c:	b	2575c <ftello64@plt+0xf21c>
   25810:	mov	r0, r4
   25814:	bl	161e0 <gpg_strerror@plt>
   25818:	mov	r1, r0
   2581c:	ldr	r0, [pc, #204]	; 258f0 <ftello64@plt+0xf3b0>
   25820:	bl	487a0 <ftello64@plt+0x32260>
   25824:	ldr	r0, [sp, #16]
   25828:	bl	15484 <gcry_md_close@plt>
   2582c:	ldr	r0, [sp, #24]
   25830:	bl	155c8 <gcry_sexp_release@plt>
   25834:	b	2575c <ftello64@plt+0xf21c>
   25838:	bl	161e0 <gpg_strerror@plt>
   2583c:	mov	r1, r0
   25840:	ldr	r0, [pc, #192]	; 25908 <ftello64@plt+0xf3c8>
   25844:	bl	488ec <ftello64@plt+0x323ac>
   25848:	b	256c8 <ftello64@plt+0xf188>
   2584c:	ldr	r0, [pc, #184]	; 2590c <ftello64@plt+0xf3cc>
   25850:	bl	487a0 <ftello64@plt+0x32260>
   25854:	ldr	r0, [sp, #16]
   25858:	bl	15484 <gcry_md_close@plt>
   2585c:	mov	r0, r6
   25860:	bl	15db4 <ksba_free@plt>
   25864:	ldr	r0, [sp, #24]
   25868:	bl	155c8 <gcry_sexp_release@plt>
   2586c:	ldr	r4, [pc, #156]	; 25910 <ftello64@plt+0xf3d0>
   25870:	b	2575c <ftello64@plt+0xf21c>
   25874:	ldr	r0, [pc, #144]	; 2590c <ftello64@plt+0xf3cc>
   25878:	bl	487a0 <ftello64@plt+0x32260>
   2587c:	ldr	r0, [sp, #16]
   25880:	bl	15484 <gcry_md_close@plt>
   25884:	mov	r0, r6
   25888:	bl	15db4 <ksba_free@plt>
   2588c:	ldr	r4, [pc, #124]	; 25910 <ftello64@plt+0xf3d0>
   25890:	b	2575c <ftello64@plt+0xf21c>
   25894:	ldr	r0, [sp, #16]
   25898:	bl	15484 <gcry_md_close@plt>
   2589c:	ldr	r0, [sp, #24]
   258a0:	bl	155c8 <gcry_sexp_release@plt>
   258a4:	ldr	r0, [sp, #32]
   258a8:	bl	155c8 <gcry_sexp_release@plt>
   258ac:	b	2575c <ftello64@plt+0xf21c>
   258b0:	bl	15748 <__stack_chk_fail@plt>
   258b4:	ldr	r2, [pc, #88]	; 25914 <ftello64@plt+0xf3d4>
   258b8:	mov	r1, #324	; 0x144
   258bc:	ldr	r0, [pc, #84]	; 25918 <ftello64@plt+0xf3d8>
   258c0:	bl	48b00 <ftello64@plt+0x325c0>
   258c4:	andeq	pc, r7, r8, lsl #15
   258c8:	andeq	r0, r8, r0, lsr #30
   258cc:	andeq	r5, r1, r8, lsl #13
   258d0:	muleq	r6, r8, fp
   258d4:			; <UNDEFINED> instruction: 0x00064bb0
   258d8:	ldrdeq	r4, [r6], -r0
   258dc:	andeq	r4, r6, r4, asr #22
   258e0:	andeq	r4, r6, r8, asr fp
   258e4:	movweq	r0, #1
   258e8:	andeq	r4, r6, r0, lsl #4
   258ec:	andeq	r4, r6, r8, ror fp
   258f0:	andeq	r4, r6, r8, ror r2
   258f4:	andeq	r4, r6, r4, lsl #23
   258f8:	andeq	r4, r6, ip, lsr fp
   258fc:	strdeq	ip, [r6], -r4
   25900:	andeq	sl, r6, r0, ror r8
   25904:	andeq	r4, r6, ip, ror #3
   25908:	muleq	r6, ip, fp
   2590c:	andeq	r4, r6, r0, asr r2
   25910:	movweq	r0, #59	; 0x3b
   25914:	andeq	r4, r6, r8, asr #19
   25918:	andeq	r4, r6, r0, lsl #22
   2591c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25920:	sub	sp, sp, #32
   25924:	ldr	r6, [pc, #548]	; 25b50 <ftello64@plt+0xf610>
   25928:	ldr	r5, [sp, #64]	; 0x40
   2592c:	mov	r9, r3
   25930:	cmp	r5, #0
   25934:	movne	r3, #0
   25938:	mov	r7, r0
   2593c:	ldr	r0, [r6]
   25940:	mov	r4, r1
   25944:	strne	r3, [r5]
   25948:	mov	r3, #0
   2594c:	str	r0, [sp, #28]
   25950:	mov	r1, r3
   25954:	mov	r8, r2
   25958:	mov	r0, r4
   2595c:	mov	r2, r3
   25960:	bl	1648c <gcry_sexp_canon_len@plt>
   25964:	subs	r3, r0, #0
   25968:	beq	25ab0 <ftello64@plt+0xf570>
   2596c:	mov	r2, r4
   25970:	mov	r1, #0
   25974:	add	r0, sp, #16
   25978:	bl	15628 <gcry_sexp_sscan@plt>
   2597c:	subs	r4, r0, #0
   25980:	bne	25a84 <ftello64@plt+0xf544>
   25984:	mov	r0, r7
   25988:	bl	1585c <ksba_cert_get_public_key@plt>
   2598c:	mov	r3, r4
   25990:	mov	r2, r4
   25994:	mov	r1, r4
   25998:	mov	r7, r0
   2599c:	bl	1648c <gcry_sexp_canon_len@plt>
   259a0:	subs	r4, r0, #0
   259a4:	beq	25ad4 <ftello64@plt+0xf594>
   259a8:	ldr	sl, [pc, #420]	; 25b54 <ftello64@plt+0xf614>
   259ac:	ldr	r3, [sl]
   259b0:	tst	r3, #4
   259b4:	bne	25b14 <ftello64@plt+0xf5d4>
   259b8:	mov	r3, r4
   259bc:	mov	r2, r7
   259c0:	mov	r1, #0
   259c4:	add	r0, sp, #24
   259c8:	bl	15628 <gcry_sexp_sscan@plt>
   259cc:	mov	r4, r0
   259d0:	mov	r0, r7
   259d4:	bl	15db4 <ksba_free@plt>
   259d8:	cmp	r4, #0
   259dc:	bne	25af4 <ftello64@plt+0xf5b4>
   259e0:	ldr	r0, [sp, #24]
   259e4:	bl	24f60 <ftello64@plt+0xea20>
   259e8:	ldr	r4, [sp, #24]
   259ec:	cmp	r5, #0
   259f0:	strne	r0, [r5]
   259f4:	mov	r7, r0
   259f8:	mov	r0, r4
   259fc:	bl	15964 <gcry_pk_get_nbits@plt>
   25a00:	add	r3, sp, #12
   25a04:	str	r4, [sp]
   25a08:	str	r3, [sp, #4]
   25a0c:	mov	r2, r7
   25a10:	mov	r1, r9
   25a14:	mov	r3, r0
   25a18:	mov	r0, r8
   25a1c:	bl	2509c <ftello64@plt+0xeb5c>
   25a20:	subs	r4, r0, #0
   25a24:	bne	25ac0 <ftello64@plt+0xf580>
   25a28:	mov	r1, r4
   25a2c:	ldr	r3, [sp, #12]
   25a30:	ldr	r2, [pc, #288]	; 25b58 <ftello64@plt+0xf618>
   25a34:	add	r0, sp, #20
   25a38:	bl	16030 <gcry_sexp_build@plt>
   25a3c:	cmp	r0, #0
   25a40:	bne	25b40 <ftello64@plt+0xf600>
   25a44:	ldr	r0, [sp, #12]
   25a48:	bl	15f40 <gcry_mpi_release@plt>
   25a4c:	add	r0, sp, #16
   25a50:	ldm	r0, {r0, r1, r2}
   25a54:	bl	15b98 <gcry_pk_verify@plt>
   25a58:	ldr	r3, [sl]
   25a5c:	tst	r3, #1
   25a60:	mov	r4, r0
   25a64:	bne	25b28 <ftello64@plt+0xf5e8>
   25a68:	ldr	r0, [sp, #16]
   25a6c:	bl	155c8 <gcry_sexp_release@plt>
   25a70:	ldr	r0, [sp, #20]
   25a74:	bl	155c8 <gcry_sexp_release@plt>
   25a78:	ldr	r0, [sp, #24]
   25a7c:	bl	155c8 <gcry_sexp_release@plt>
   25a80:	b	25a94 <ftello64@plt+0xf554>
   25a84:	bl	161e0 <gpg_strerror@plt>
   25a88:	mov	r1, r0
   25a8c:	ldr	r0, [pc, #200]	; 25b5c <ftello64@plt+0xf61c>
   25a90:	bl	487a0 <ftello64@plt+0x32260>
   25a94:	ldr	r2, [sp, #28]
   25a98:	ldr	r3, [r6]
   25a9c:	mov	r0, r4
   25aa0:	cmp	r2, r3
   25aa4:	bne	25b3c <ftello64@plt+0xf5fc>
   25aa8:	add	sp, sp, #32
   25aac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25ab0:	ldr	r0, [pc, #168]	; 25b60 <ftello64@plt+0xf620>
   25ab4:	bl	487a0 <ftello64@plt+0x32260>
   25ab8:	ldr	r4, [pc, #164]	; 25b64 <ftello64@plt+0xf624>
   25abc:	b	25a94 <ftello64@plt+0xf554>
   25ac0:	ldr	r0, [sp, #16]
   25ac4:	bl	155c8 <gcry_sexp_release@plt>
   25ac8:	ldr	r0, [sp, #24]
   25acc:	bl	155c8 <gcry_sexp_release@plt>
   25ad0:	b	25a94 <ftello64@plt+0xf554>
   25ad4:	ldr	r0, [pc, #132]	; 25b60 <ftello64@plt+0xf620>
   25ad8:	bl	487a0 <ftello64@plt+0x32260>
   25adc:	mov	r0, r7
   25ae0:	bl	15db4 <ksba_free@plt>
   25ae4:	ldr	r0, [sp, #16]
   25ae8:	bl	155c8 <gcry_sexp_release@plt>
   25aec:	ldr	r4, [pc, #112]	; 25b64 <ftello64@plt+0xf624>
   25af0:	b	25a94 <ftello64@plt+0xf554>
   25af4:	mov	r0, r4
   25af8:	bl	161e0 <gpg_strerror@plt>
   25afc:	mov	r1, r0
   25b00:	ldr	r0, [pc, #84]	; 25b5c <ftello64@plt+0xf61c>
   25b04:	bl	487a0 <ftello64@plt+0x32260>
   25b08:	ldr	r0, [sp, #16]
   25b0c:	bl	155c8 <gcry_sexp_release@plt>
   25b10:	b	25a94 <ftello64@plt+0xf554>
   25b14:	mov	r2, r4
   25b18:	mov	r1, r7
   25b1c:	ldr	r0, [pc, #68]	; 25b68 <ftello64@plt+0xf628>
   25b20:	bl	48a2c <ftello64@plt+0x324ec>
   25b24:	b	259b8 <ftello64@plt+0xf478>
   25b28:	bl	161e0 <gpg_strerror@plt>
   25b2c:	mov	r1, r0
   25b30:	ldr	r0, [pc, #52]	; 25b6c <ftello64@plt+0xf62c>
   25b34:	bl	488ec <ftello64@plt+0x323ac>
   25b38:	b	25a68 <ftello64@plt+0xf528>
   25b3c:	bl	15748 <__stack_chk_fail@plt>
   25b40:	ldr	r2, [pc, #40]	; 25b70 <ftello64@plt+0xf630>
   25b44:	ldr	r1, [pc, #40]	; 25b74 <ftello64@plt+0xf634>
   25b48:	ldr	r0, [pc, #40]	; 25b78 <ftello64@plt+0xf638>
   25b4c:	bl	48b00 <ftello64@plt+0x325c0>
   25b50:	andeq	pc, r7, r8, lsl #15
   25b54:	andeq	r0, r8, r0, lsr #30
   25b58:	muleq	r6, r8, fp
   25b5c:	andeq	r4, r6, r8, ror r2
   25b60:	andeq	r4, r6, r0, asr r2
   25b64:	movweq	r0, #59	; 0x3b
   25b68:	andeq	r4, r6, r8, ror #23
   25b6c:	muleq	r6, ip, fp
   25b70:	andeq	r4, r6, r0, ror #19
   25b74:	muleq	r0, r1, r1
   25b78:	andeq	r4, r6, r0, lsl #22
   25b7c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25b80:	mov	r6, r1
   25b84:	ldr	r5, [pc, #172]	; 25c38 <ftello64@plt+0xf6f8>
   25b88:	sub	sp, sp, #24
   25b8c:	mov	r8, r0
   25b90:	ldr	r1, [r5]
   25b94:	mov	r0, r6
   25b98:	mov	r9, r2
   25b9c:	mov	r4, r3
   25ba0:	str	r1, [sp, #20]
   25ba4:	ldr	sl, [sp, #56]	; 0x38
   25ba8:	bl	22908 <ftello64@plt+0xc3c8>
   25bac:	subs	r7, r0, #0
   25bb0:	beq	25c2c <ftello64@plt+0xf6ec>
   25bb4:	mov	r0, r6
   25bb8:	bl	24d7c <ftello64@plt+0xe83c>
   25bbc:	mov	r1, r4
   25bc0:	mov	r6, r0
   25bc4:	mov	r0, r9
   25bc8:	bl	15520 <gcry_md_read@plt>
   25bcc:	mov	r9, r0
   25bd0:	mov	r0, r4
   25bd4:	bl	1540c <gcry_md_get_algo_dlen@plt>
   25bd8:	add	r1, sp, #16
   25bdc:	mov	r3, r9
   25be0:	stmib	sp, {r4, sl}
   25be4:	mov	r2, r6
   25be8:	str	r1, [sp, #12]
   25bec:	mov	r1, r7
   25bf0:	str	r0, [sp]
   25bf4:	mov	r0, r8
   25bf8:	bl	1f178 <ftello64@plt+0x8c38>
   25bfc:	mov	r4, r0
   25c00:	mov	r0, r6
   25c04:	bl	156a0 <gcry_free@plt>
   25c08:	mov	r0, r7
   25c0c:	bl	156a0 <gcry_free@plt>
   25c10:	ldr	r2, [sp, #20]
   25c14:	ldr	r3, [r5]
   25c18:	mov	r0, r4
   25c1c:	cmp	r2, r3
   25c20:	bne	25c34 <ftello64@plt+0xf6f4>
   25c24:	add	sp, sp, #24
   25c28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25c2c:	ldr	r4, [pc, #8]	; 25c3c <ftello64@plt+0xf6fc>
   25c30:	b	25c10 <ftello64@plt+0xf6d0>
   25c34:	bl	15748 <__stack_chk_fail@plt>
   25c38:	andeq	pc, r7, r8, lsl #15
   25c3c:	movweq	r0, #36	; 0x24
   25c40:	push	{r4, r5, r6, r7, r8, lr}
   25c44:	cmp	r1, #0
   25c48:	ldr	r6, [pc, #368]	; 25dc0 <ftello64@plt+0xf880>
   25c4c:	clz	r3, r2
   25c50:	lsr	r3, r3, #5
   25c54:	sub	sp, sp, #24
   25c58:	movne	r4, r3
   25c5c:	moveq	r4, #1
   25c60:	ldr	r3, [r6]
   25c64:	mov	r5, #0
   25c68:	cmp	r4, #0
   25c6c:	str	r3, [sp, #20]
   25c70:	str	r5, [sp, #16]
   25c74:	bne	25c98 <ftello64@plt+0xf758>
   25c78:	mov	r7, r1
   25c7c:	mov	r8, r0
   25c80:	mov	r1, r2
   25c84:	mov	r0, r7
   25c88:	bl	15424 <strcmp@plt>
   25c8c:	subs	r5, r0, #0
   25c90:	movne	r5, r4
   25c94:	beq	25cb4 <ftello64@plt+0xf774>
   25c98:	ldr	r2, [sp, #20]
   25c9c:	ldr	r3, [r6]
   25ca0:	mov	r0, r5
   25ca4:	cmp	r2, r3
   25ca8:	bne	25dbc <ftello64@plt+0xf87c>
   25cac:	add	sp, sp, #24
   25cb0:	pop	{r4, r5, r6, r7, r8, pc}
   25cb4:	add	r3, sp, #12
   25cb8:	add	r2, sp, #8
   25cbc:	add	r1, sp, #4
   25cc0:	mov	r0, r8
   25cc4:	bl	16240 <ksba_cert_get_auth_key_id@plt>
   25cc8:	subs	r3, r0, #0
   25ccc:	beq	25cf4 <ftello64@plt+0xf7b4>
   25cd0:	uxth	r3, r3
   25cd4:	cmp	r3, #58	; 0x3a
   25cd8:	moveq	r5, #1
   25cdc:	beq	25c98 <ftello64@plt+0xf758>
   25ce0:	bl	161e0 <gpg_strerror@plt>
   25ce4:	mov	r1, r0
   25ce8:	ldr	r0, [pc, #212]	; 25dc4 <ftello64@plt+0xf884>
   25cec:	bl	487a0 <ftello64@plt+0x32260>
   25cf0:	b	25c98 <ftello64@plt+0xf758>
   25cf4:	mov	r0, r8
   25cf8:	bl	15b14 <ksba_cert_get_serial@plt>
   25cfc:	subs	r4, r0, #0
   25d00:	beq	25da8 <ftello64@plt+0xf868>
   25d04:	mov	r1, r5
   25d08:	ldr	r0, [sp, #8]
   25d0c:	bl	15670 <ksba_name_enum@plt>
   25d10:	cmp	r0, #0
   25d14:	beq	25d28 <ftello64@plt+0xf7e8>
   25d18:	mov	r1, r7
   25d1c:	bl	15424 <strcmp@plt>
   25d20:	cmp	r0, #0
   25d24:	beq	25d8c <ftello64@plt+0xf84c>
   25d28:	ldr	r3, [sp, #4]
   25d2c:	cmp	r3, #0
   25d30:	beq	25d60 <ftello64@plt+0xf820>
   25d34:	mov	r0, r8
   25d38:	add	r2, sp, #16
   25d3c:	mov	r1, #0
   25d40:	bl	1645c <ksba_cert_get_subj_key_id@plt>
   25d44:	cmp	r0, #0
   25d48:	bne	25d60 <ftello64@plt+0xf820>
   25d4c:	ldr	r1, [sp, #16]
   25d50:	ldr	r0, [sp, #4]
   25d54:	bl	4a6fc <ftello64@plt+0x341bc>
   25d58:	clz	r5, r0
   25d5c:	lsr	r5, r5, #5
   25d60:	ldr	r0, [sp, #16]
   25d64:	bl	15db4 <ksba_free@plt>
   25d68:	ldr	r0, [sp, #4]
   25d6c:	bl	15db4 <ksba_free@plt>
   25d70:	ldr	r0, [sp, #8]
   25d74:	bl	16528 <ksba_name_release@plt>
   25d78:	ldr	r0, [sp, #12]
   25d7c:	bl	15db4 <ksba_free@plt>
   25d80:	mov	r0, r4
   25d84:	bl	15db4 <ksba_free@plt>
   25d88:	b	25c98 <ftello64@plt+0xf758>
   25d8c:	mov	r1, r4
   25d90:	ldr	r0, [sp, #12]
   25d94:	bl	4a6fc <ftello64@plt+0x341bc>
   25d98:	cmp	r0, #0
   25d9c:	bne	25d28 <ftello64@plt+0xf7e8>
   25da0:	mov	r5, #1
   25da4:	b	25d60 <ftello64@plt+0xf820>
   25da8:	bl	161e0 <gpg_strerror@plt>
   25dac:	mov	r1, r0
   25db0:	ldr	r0, [pc, #16]	; 25dc8 <ftello64@plt+0xf888>
   25db4:	bl	487a0 <ftello64@plt+0x32260>
   25db8:	b	25d60 <ftello64@plt+0xf820>
   25dbc:	bl	15748 <__stack_chk_fail@plt>
   25dc0:	andeq	pc, r7, r8, lsl #15
   25dc4:	andeq	r4, r6, ip, lsr #24
   25dc8:	andeq	r4, r6, r8, asr ip
   25dcc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25dd0:	sub	sp, sp, #48	; 0x30
   25dd4:	ldr	r8, [pc, #356]	; 25f40 <ftello64@plt+0xfa00>
   25dd8:	mov	r4, r1
   25ddc:	mov	r7, r0
   25de0:	ldr	ip, [r8]
   25de4:	mov	r0, r1
   25de8:	mov	r1, #0
   25dec:	mov	r6, r2
   25df0:	mov	r9, r3
   25df4:	str	ip, [sp, #44]	; 0x2c
   25df8:	str	r1, [sp, #4]
   25dfc:	str	r1, [sp, #8]
   25e00:	mov	sl, r1
   25e04:	bl	1b780 <ftello64@plt+0x5240>
   25e08:	b	25e4c <ftello64@plt+0xf90c>
   25e0c:	ldr	r0, [sp, #4]
   25e10:	bl	15358 <ksba_cert_release@plt>
   25e14:	add	r1, sp, #4
   25e18:	mov	r0, r4
   25e1c:	str	r5, [sp, #4]
   25e20:	bl	1b338 <ftello64@plt+0x4df8>
   25e24:	subs	r5, r0, #0
   25e28:	bne	25ea0 <ftello64@plt+0xf960>
   25e2c:	ldr	r0, [sp, #8]
   25e30:	bl	156a0 <gcry_free@plt>
   25e34:	add	r2, sp, #8
   25e38:	mov	r1, r5
   25e3c:	ldr	r0, [sp, #4]
   25e40:	bl	1645c <ksba_cert_get_subj_key_id@plt>
   25e44:	cmp	r0, #0
   25e48:	beq	25eb0 <ftello64@plt+0xf970>
   25e4c:	mov	r2, r6
   25e50:	mov	r1, r4
   25e54:	mov	r0, r7
   25e58:	bl	1bc0c <ftello64@plt+0x56cc>
   25e5c:	subs	r5, r0, #0
   25e60:	beq	25e0c <ftello64@plt+0xf8cc>
   25e64:	cmp	sl, #0
   25e68:	beq	25f18 <ftello64@plt+0xf9d8>
   25e6c:	mov	r0, r4
   25e70:	bl	1b2f4 <ftello64@plt+0x4db4>
   25e74:	ldr	r0, [sp, #4]
   25e78:	bl	15358 <ksba_cert_release@plt>
   25e7c:	ldr	r0, [sp, #8]
   25e80:	bl	156a0 <gcry_free@plt>
   25e84:	mov	r0, #0
   25e88:	ldr	r2, [sp, #44]	; 0x2c
   25e8c:	ldr	r3, [r8]
   25e90:	cmp	r2, r3
   25e94:	bne	25f3c <ftello64@plt+0xf9fc>
   25e98:	add	sp, sp, #48	; 0x30
   25e9c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25ea0:	mov	r1, r5
   25ea4:	ldr	r0, [pc, #152]	; 25f44 <ftello64@plt+0xfa04>
   25ea8:	bl	487a0 <ftello64@plt+0x32260>
   25eac:	b	25e64 <ftello64@plt+0xf924>
   25eb0:	ldr	r1, [sp, #8]
   25eb4:	mov	r0, r9
   25eb8:	bl	4a6fc <ftello64@plt+0x341bc>
   25ebc:	subs	r1, r0, #0
   25ec0:	bne	25e4c <ftello64@plt+0xf90c>
   25ec4:	add	r2, sp, #12
   25ec8:	ldr	r0, [sp, #4]
   25ecc:	bl	16534 <ksba_cert_get_validity@plt>
   25ed0:	subs	r1, r0, #0
   25ed4:	bne	25f30 <ftello64@plt+0xf9f0>
   25ed8:	cmp	sl, #0
   25edc:	add	r5, sp, #28
   25ee0:	beq	25f00 <ftello64@plt+0xf9c0>
   25ee4:	mov	r0, r5
   25ee8:	add	r1, sp, #12
   25eec:	bl	15424 <strcmp@plt>
   25ef0:	cmp	r0, #0
   25ef4:	blt	25f00 <ftello64@plt+0xf9c0>
   25ef8:	mov	sl, #1
   25efc:	b	25e4c <ftello64@plt+0xf90c>
   25f00:	mov	r0, r5
   25f04:	add	r1, sp, #12
   25f08:	bl	4e3d0 <ftello64@plt+0x37e90>
   25f0c:	mov	r0, r4
   25f10:	bl	1b298 <ftello64@plt+0x4d58>
   25f14:	b	25ef8 <ftello64@plt+0xf9b8>
   25f18:	ldr	r0, [sp, #4]
   25f1c:	bl	15358 <ksba_cert_release@plt>
   25f20:	ldr	r0, [sp, #8]
   25f24:	bl	156a0 <gcry_free@plt>
   25f28:	mvn	r0, #0
   25f2c:	b	25e88 <ftello64@plt+0xf948>
   25f30:	ldr	r0, [pc, #16]	; 25f48 <ftello64@plt+0xfa08>
   25f34:	bl	487a0 <ftello64@plt+0x32260>
   25f38:	b	25e64 <ftello64@plt+0xf924>
   25f3c:	bl	15748 <__stack_chk_fail@plt>
   25f40:	andeq	pc, r7, r8, lsl #15
   25f44:	andeq	r4, r6, r4, ror ip
   25f48:	muleq	r6, r4, ip
   25f4c:	push	{r4, lr}
   25f50:	mov	r3, #0
   25f54:	mov	r4, r0
   25f58:	mov	r2, #1
   25f5c:	ldr	r0, [r0]
   25f60:	bl	1be98 <ftello64@plt+0x5958>
   25f64:	cmp	r0, #0
   25f68:	bne	25f7c <ftello64@plt+0xfa3c>
   25f6c:	ldr	r3, [r4, #4]
   25f70:	add	r3, r3, #1
   25f74:	str	r3, [r4, #4]
   25f78:	pop	{r4, pc}
   25f7c:	ldr	r0, [pc, #4]	; 25f88 <ftello64@plt+0xfa48>
   25f80:	bl	487a0 <ftello64@plt+0x32260>
   25f84:	b	25f6c <ftello64@plt+0xfa2c>
   25f88:			; <UNDEFINED> instruction: 0x00064cb8
   25f8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25f90:	mov	r6, r0
   25f94:	ldr	sl, [pc, #460]	; 26168 <ftello64@plt+0xfc28>
   25f98:	ldr	r9, [pc, #460]	; 2616c <ftello64@plt+0xfc2c>
   25f9c:	sub	sp, sp, #28
   25fa0:	ldr	r0, [sl, #4]
   25fa4:	ldr	ip, [r9]
   25fa8:	cmp	r0, #0
   25fac:	mov	r0, #0
   25fb0:	str	r6, [sp, #12]
   25fb4:	mov	r7, r1
   25fb8:	mov	r5, r2
   25fbc:	mov	fp, r3
   25fc0:	str	ip, [sp, #20]
   25fc4:	str	r0, [sp, #8]
   25fc8:	str	r0, [sp, #16]
   25fcc:	bne	260dc <ftello64@plt+0xfb9c>
   25fd0:	ldr	r1, [pc, #408]	; 26170 <ftello64@plt+0xfc30>
   25fd4:	mov	r0, r5
   25fd8:	bl	15310 <strstr@plt>
   25fdc:	cmp	r5, r0
   25fe0:	cmpne	r0, #0
   25fe4:	mov	r4, r0
   25fe8:	moveq	r4, r5
   25fec:	beq	25ffc <ftello64@plt+0xfabc>
   25ff0:	ldrb	r3, [r4, #-1]
   25ff4:	cmp	r3, #44	; 0x2c
   25ff8:	movne	r4, r5
   25ffc:	mov	r0, r4
   26000:	bl	15cb8 <strlen@plt>
   26004:	add	r0, r0, #2
   26008:	bl	15364 <gcry_malloc@plt>
   2600c:	subs	r8, r0, #0
   26010:	beq	2612c <ftello64@plt+0xfbec>
   26014:	mov	r0, r8
   26018:	mov	r3, #47	; 0x2f
   2601c:	strb	r3, [r0], #1
   26020:	mov	r1, r4
   26024:	bl	15970 <strcpy@plt>
   26028:	mov	r1, r8
   2602c:	add	r0, sp, #8
   26030:	bl	4408c <ftello64@plt+0x2db4c>
   26034:	mov	r0, r8
   26038:	bl	156a0 <gcry_free@plt>
   2603c:	add	r3, sp, #12
   26040:	str	r3, [sp]
   26044:	mov	r2, #0
   26048:	ldr	r3, [pc, #292]	; 26174 <ftello64@plt+0xfc34>
   2604c:	ldr	r1, [sp, #8]
   26050:	mov	r0, r6
   26054:	bl	21dcc <ftello64@plt+0xb88c>
   26058:	mov	r4, r0
   2605c:	ldr	r0, [sp, #8]
   26060:	bl	44034 <ftello64@plt+0x2daf4>
   26064:	ldr	r3, [sl, #4]
   26068:	cmp	r3, #0
   2606c:	bne	260f0 <ftello64@plt+0xfbb0>
   26070:	cmp	r4, #0
   26074:	bne	26148 <ftello64@plt+0xfc08>
   26078:	ldr	r3, [sp, #16]
   2607c:	cmp	r3, #0
   26080:	beq	26140 <ftello64@plt+0xfc00>
   26084:	mov	r1, #1
   26088:	mov	r0, r7
   2608c:	bl	1b1e8 <ftello64@plt+0x4ca8>
   26090:	cmp	fp, #0
   26094:	mov	r8, r0
   26098:	beq	2610c <ftello64@plt+0xfbcc>
   2609c:	mov	r3, fp
   260a0:	mov	r2, r5
   260a4:	mov	r0, r6
   260a8:	mov	r1, r7
   260ac:	bl	25dcc <ftello64@plt+0xf88c>
   260b0:	mov	r4, r0
   260b4:	mov	r1, r8
   260b8:	mov	r0, r7
   260bc:	bl	1b1e8 <ftello64@plt+0x4ca8>
   260c0:	ldr	r2, [sp, #20]
   260c4:	ldr	r3, [r9]
   260c8:	mov	r0, r4
   260cc:	cmp	r2, r3
   260d0:	bne	26164 <ftello64@plt+0xfc24>
   260d4:	add	sp, sp, #28
   260d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   260dc:	mov	r2, #5
   260e0:	ldr	r1, [pc, #144]	; 26178 <ftello64@plt+0xfc38>
   260e4:	bl	15718 <dcgettext@plt>
   260e8:	bl	4873c <ftello64@plt+0x321fc>
   260ec:	b	25fd0 <ftello64@plt+0xfa90>
   260f0:	mov	r2, #5
   260f4:	ldr	r1, [pc, #128]	; 2617c <ftello64@plt+0xfc3c>
   260f8:	mov	r0, #0
   260fc:	bl	15718 <dcgettext@plt>
   26100:	ldr	r1, [sp, #16]
   26104:	bl	4873c <ftello64@plt+0x321fc>
   26108:	b	26070 <ftello64@plt+0xfb30>
   2610c:	mov	r0, r7
   26110:	bl	1b780 <ftello64@plt+0x5240>
   26114:	mov	r2, r5
   26118:	mov	r1, r7
   2611c:	mov	r0, r6
   26120:	bl	1bc0c <ftello64@plt+0x56cc>
   26124:	mov	r4, r0
   26128:	b	260b4 <ftello64@plt+0xfb74>
   2612c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   26130:	subs	r4, r0, #0
   26134:	uxthne	r4, r4
   26138:	orrne	r4, r4, #50331648	; 0x3000000
   2613c:	b	260c0 <ftello64@plt+0xfb80>
   26140:	mvn	r4, #0
   26144:	b	260c0 <ftello64@plt+0xfb80>
   26148:	mov	r0, r4
   2614c:	bl	161e0 <gpg_strerror@plt>
   26150:	mvn	r4, #0
   26154:	mov	r1, r0
   26158:	ldr	r0, [pc, #32]	; 26180 <ftello64@plt+0xfc40>
   2615c:	bl	487a0 <ftello64@plt+0x32260>
   26160:	b	260c0 <ftello64@plt+0xfb80>
   26164:	bl	15748 <__stack_chk_fail@plt>
   26168:	andeq	r0, r8, r0, lsr #30
   2616c:	andeq	pc, r7, r8, lsl #15
   26170:	andeq	r4, r6, r0, lsl sp
   26174:	andeq	r5, r2, ip, asr #30
   26178:	andeq	r4, r6, r8, ror #25
   2617c:	andeq	r4, r6, r4, lsl sp
   26180:	andeq	r4, r6, r4, lsr sp
   26184:	push	{r3}		; (str r3, [sp, #-4]!)
   26188:	cmp	r1, #0
   2618c:	push	{r4, r5, r6, lr}
   26190:	sub	sp, sp, #12
   26194:	ldr	r4, [pc, #144]	; 2622c <ftello64@plt+0xfcec>
   26198:	add	r3, sp, #32
   2619c:	str	r3, [sp]
   261a0:	ldr	r1, [r4]
   261a4:	ldr	r6, [sp, #28]
   261a8:	str	r1, [sp, #4]
   261ac:	beq	26204 <ftello64@plt+0xfcc4>
   261b0:	cmp	r2, #0
   261b4:	mov	r5, r2
   261b8:	beq	261e4 <ftello64@plt+0xfca4>
   261bc:	mov	r1, r2
   261c0:	ldr	r0, [pc, #104]	; 26230 <ftello64@plt+0xfcf0>
   261c4:	bl	16018 <gpgrt_fputs@plt>
   261c8:	mov	r1, r6
   261cc:	ldr	r2, [sp]
   261d0:	mov	r0, r5
   261d4:	bl	1549c <gpgrt_vfprintf@plt>
   261d8:	mov	r1, r5
   261dc:	ldr	r0, [pc, #80]	; 26234 <ftello64@plt+0xfcf4>
   261e0:	bl	16018 <gpgrt_fputs@plt>
   261e4:	ldr	r2, [sp, #4]
   261e8:	ldr	r3, [r4]
   261ec:	cmp	r2, r3
   261f0:	bne	26228 <ftello64@plt+0xfce8>
   261f4:	add	sp, sp, #12
   261f8:	pop	{r4, r5, r6, lr}
   261fc:	add	sp, sp, #4
   26200:	bx	lr
   26204:	cmp	r0, #0
   26208:	movne	r0, #4
   2620c:	moveq	r0, #2
   26210:	mov	r2, r3
   26214:	mov	r1, r6
   26218:	bl	486ec <ftello64@plt+0x321ac>
   2621c:	ldr	r0, [pc, #20]	; 26238 <ftello64@plt+0xfcf8>
   26220:	bl	489b4 <ftello64@plt+0x32474>
   26224:	b	261e4 <ftello64@plt+0xfca4>
   26228:	bl	15748 <__stack_chk_fail@plt>
   2622c:	andeq	pc, r7, r8, lsl #15
   26230:	andeq	r4, r6, r4, asr sp
   26234:	andeq	r6, r6, r0, lsl #6
   26238:	strdeq	ip, [r6], -r4
   2623c:	push	{r4, r5, r6, r7, r8, r9, lr}
   26240:	mov	r7, r0
   26244:	ldr	r4, [pc, #440]	; 26404 <ftello64@plt+0xfec4>
   26248:	ldr	r5, [pc, #440]	; 26408 <ftello64@plt+0xfec8>
   2624c:	sub	sp, sp, #28
   26250:	ldr	r0, [r4, #4]
   26254:	ldr	ip, [r5]
   26258:	cmp	r0, #0
   2625c:	mov	r0, #0
   26260:	str	r7, [sp, #12]
   26264:	mov	r6, r1
   26268:	mov	r8, r2
   2626c:	mov	r9, r3
   26270:	str	ip, [sp, #20]
   26274:	str	r0, [sp, #8]
   26278:	str	r0, [sp, #16]
   2627c:	bne	263b8 <ftello64@plt+0xfe78>
   26280:	cmp	r9, #0
   26284:	bne	2638c <ftello64@plt+0xfe4c>
   26288:	cmp	r6, #0
   2628c:	beq	26358 <ftello64@plt+0xfe18>
   26290:	mov	r0, r6
   26294:	mov	r1, r8
   26298:	bl	241bc <ftello64@plt+0xdc7c>
   2629c:	subs	r6, r0, #0
   262a0:	beq	263a4 <ftello64@plt+0xfe64>
   262a4:	mov	r1, r6
   262a8:	add	r0, sp, #8
   262ac:	bl	4408c <ftello64@plt+0x2db4c>
   262b0:	mov	r0, r6
   262b4:	bl	156a0 <gcry_free@plt>
   262b8:	add	r3, sp, #12
   262bc:	str	r3, [sp]
   262c0:	mov	r2, #1
   262c4:	ldr	r3, [pc, #320]	; 2640c <ftello64@plt+0xfecc>
   262c8:	ldr	r1, [sp, #8]
   262cc:	mov	r0, r7
   262d0:	bl	21dcc <ftello64@plt+0xb88c>
   262d4:	mov	r6, r0
   262d8:	ldr	r0, [sp, #8]
   262dc:	bl	44034 <ftello64@plt+0x2daf4>
   262e0:	ldr	r3, [r4, #4]
   262e4:	cmp	r3, #0
   262e8:	bne	263cc <ftello64@plt+0xfe8c>
   262ec:	cmp	r6, #0
   262f0:	bne	2631c <ftello64@plt+0xfddc>
   262f4:	ldr	r0, [sp, #16]
   262f8:	clz	r0, r0
   262fc:	lsr	r0, r0, #5
   26300:	rsb	r0, r0, #0
   26304:	ldr	r2, [sp, #20]
   26308:	ldr	r3, [r5]
   2630c:	cmp	r2, r3
   26310:	bne	26400 <ftello64@plt+0xfec0>
   26314:	add	sp, sp, #28
   26318:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2631c:	ldr	r0, [r4, #8]
   26320:	cmp	r0, #0
   26324:	mvnne	r0, #0
   26328:	bne	26304 <ftello64@plt+0xfdc4>
   2632c:	mov	r2, #5
   26330:	ldr	r1, [pc, #216]	; 26410 <ftello64@plt+0xfed0>
   26334:	bl	15718 <dcgettext@plt>
   26338:	mov	r4, r0
   2633c:	mov	r0, r6
   26340:	bl	161e0 <gpg_strerror@plt>
   26344:	mov	r1, r0
   26348:	mov	r0, r4
   2634c:	bl	4873c <ftello64@plt+0x321fc>
   26350:	mvn	r0, #0
   26354:	b	26304 <ftello64@plt+0xfdc4>
   26358:	mov	r0, r8
   2635c:	bl	15cb8 <strlen@plt>
   26360:	add	r0, r0, #3
   26364:	bl	15364 <gcry_malloc@plt>
   26368:	subs	r6, r0, #0
   2636c:	beq	263a4 <ftello64@plt+0xfe64>
   26370:	ldr	r3, [pc, #156]	; 26414 <ftello64@plt+0xfed4>
   26374:	mov	r0, r6
   26378:	mov	r1, r8
   2637c:	ldrh	r3, [r3]
   26380:	strh	r3, [r0], #2
   26384:	bl	15970 <strcpy@plt>
   26388:	b	262a4 <ftello64@plt+0xfd64>
   2638c:	mov	r0, r8
   26390:	bl	15cb8 <strlen@plt>
   26394:	add	r0, r0, #2
   26398:	bl	15364 <gcry_malloc@plt>
   2639c:	subs	r6, r0, #0
   263a0:	bne	263e8 <ftello64@plt+0xfea8>
   263a4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   263a8:	cmp	r0, #0
   263ac:	uxthne	r0, r0
   263b0:	orrne	r0, r0, #50331648	; 0x3000000
   263b4:	b	26304 <ftello64@plt+0xfdc4>
   263b8:	mov	r2, #5
   263bc:	ldr	r1, [pc, #84]	; 26418 <ftello64@plt+0xfed8>
   263c0:	bl	15718 <dcgettext@plt>
   263c4:	bl	4873c <ftello64@plt+0x321fc>
   263c8:	b	26280 <ftello64@plt+0xfd40>
   263cc:	mov	r2, #5
   263d0:	ldr	r1, [pc, #68]	; 2641c <ftello64@plt+0xfedc>
   263d4:	mov	r0, #0
   263d8:	bl	15718 <dcgettext@plt>
   263dc:	ldr	r1, [sp, #16]
   263e0:	bl	4873c <ftello64@plt+0x321fc>
   263e4:	b	262ec <ftello64@plt+0xfdac>
   263e8:	mov	r0, r6
   263ec:	mov	r3, #47	; 0x2f
   263f0:	mov	r1, r8
   263f4:	strb	r3, [r0], #1
   263f8:	bl	15970 <strcpy@plt>
   263fc:	b	262a4 <ftello64@plt+0xfd64>
   26400:	bl	15748 <__stack_chk_fail@plt>
   26404:	andeq	r0, r8, r0, lsr #30
   26408:	andeq	pc, r7, r8, lsl #15
   2640c:	andeq	r5, r2, ip, asr #30
   26410:	andeq	r4, r6, ip, lsr #27
   26414:	andeq	r5, r6, r8, asr #18
   26418:	andeq	r4, r6, r8, asr sp
   2641c:	andeq	r4, r6, r4, lsl #27
   26420:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26424:	mov	r7, r0
   26428:	ldr	r5, [pc, #1408]	; 269b0 <ftello64@plt+0x10470>
   2642c:	ldr	r9, [pc, #1408]	; 269b4 <ftello64@plt+0x10474>
   26430:	sub	sp, sp, #28
   26434:	ldr	ip, [r5]
   26438:	ldr	r0, [r9]
   2643c:	tst	ip, #1
   26440:	mov	r6, r1
   26444:	mov	r4, r2
   26448:	mov	sl, r3
   2644c:	str	r0, [sp, #20]
   26450:	ldr	fp, [sp, #64]	; 0x40
   26454:	bne	26580 <ftello64@plt+0x10040>
   26458:	mov	r0, r4
   2645c:	add	r3, sp, #12
   26460:	add	r2, sp, #8
   26464:	add	r1, sp, #16
   26468:	bl	16240 <ksba_cert_get_auth_key_id@plt>
   2646c:	subs	r8, r0, #0
   26470:	beq	26510 <ftello64@plt+0xffd0>
   26474:	eor	r8, fp, #1
   26478:	and	r8, r8, #1
   2647c:	mov	r2, sl
   26480:	mov	r1, r6
   26484:	mov	r0, r7
   26488:	bl	1bc0c <ftello64@plt+0x56cc>
   2648c:	cmn	r0, #1
   26490:	movne	r3, #0
   26494:	moveq	r3, #1
   26498:	tst	r8, r3
   2649c:	mov	r4, r0
   264a0:	bne	2658c <ftello64@plt+0x1004c>
   264a4:	cmn	r4, #1
   264a8:	bne	264f4 <ftello64@plt+0xffb4>
   264ac:	ldr	r3, [r5, #188]	; 0xbc
   264b0:	eor	fp, fp, #1
   264b4:	cmp	r3, #0
   264b8:	andne	fp, fp, #1
   264bc:	moveq	fp, #0
   264c0:	cmp	fp, #0
   264c4:	beq	265cc <ftello64@plt+0x1008c>
   264c8:	mov	r2, sl
   264cc:	mov	r1, r6
   264d0:	mov	r0, r7
   264d4:	mov	r3, #0
   264d8:	bl	25f8c <ftello64@plt+0xfa4c>
   264dc:	subs	r4, r0, #0
   264e0:	bne	264f4 <ftello64@plt+0xffb4>
   264e4:	ldr	r3, [r5]
   264e8:	tst	r3, #1
   264ec:	bne	265d4 <ftello64@plt+0x10094>
   264f0:	mov	r4, #0
   264f4:	ldr	r2, [sp, #20]
   264f8:	ldr	r3, [r9]
   264fc:	mov	r0, r4
   26500:	cmp	r2, r3
   26504:	bne	269ac <ftello64@plt+0x1046c>
   26508:	add	sp, sp, #28
   2650c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26510:	mov	r1, r8
   26514:	ldr	r0, [sp, #8]
   26518:	bl	15670 <ksba_name_enum@plt>
   2651c:	subs	r4, r0, #0
   26520:	beq	26534 <ftello64@plt+0xfff4>
   26524:	ldr	r3, [sp, #12]
   26528:	ldrb	r2, [r3]
   2652c:	cmp	r2, #0
   26530:	bne	267bc <ftello64@plt+0x1027c>
   26534:	ldr	r0, [sp, #16]
   26538:	cmp	r0, #0
   2653c:	mov	r3, r0
   26540:	beq	265e0 <ftello64@plt+0x100a0>
   26544:	cmp	fp, #0
   26548:	beq	266e8 <ftello64@plt+0x101a8>
   2654c:	ldr	r3, [r5, #188]	; 0xbc
   26550:	ldr	r8, [r5, #8]
   26554:	cmp	r3, #0
   26558:	beq	268b0 <ftello64@plt+0x10370>
   2655c:	cmp	r8, #0
   26560:	movne	r8, #0
   26564:	beq	268bc <ftello64@plt+0x1037c>
   26568:	bl	156a0 <gcry_free@plt>
   2656c:	ldr	r0, [sp, #8]
   26570:	bl	16528 <ksba_name_release@plt>
   26574:	ldr	r0, [sp, #12]
   26578:	bl	156a0 <gcry_free@plt>
   2657c:	b	2647c <ftello64@plt+0xff3c>
   26580:	ldr	r0, [pc, #1072]	; 269b8 <ftello64@plt+0x10478>
   26584:	bl	488ec <ftello64@plt+0x323ac>
   26588:	b	26458 <ftello64@plt+0xff18>
   2658c:	mov	r3, #0
   26590:	mov	r1, r3
   26594:	mov	r2, sl
   26598:	mov	r0, r7
   2659c:	bl	2623c <ftello64@plt+0xfcfc>
   265a0:	mov	r1, #1
   265a4:	mov	r0, r6
   265a8:	bl	1b1e8 <ftello64@plt+0x4ca8>
   265ac:	subs	r8, r0, #0
   265b0:	beq	267ec <ftello64@plt+0x102ac>
   265b4:	mov	r1, r8
   265b8:	mov	r0, r6
   265bc:	bl	1b1e8 <ftello64@plt+0x4ca8>
   265c0:	ldr	r3, [r5, #188]	; 0xbc
   265c4:	cmp	r3, #0
   265c8:	bne	264c8 <ftello64@plt+0xff88>
   265cc:	mvn	r4, #0
   265d0:	b	264f4 <ftello64@plt+0xffb4>
   265d4:	ldr	r0, [pc, #992]	; 269bc <ftello64@plt+0x1047c>
   265d8:	bl	488ec <ftello64@plt+0x323ac>
   265dc:	b	264f4 <ftello64@plt+0xffb4>
   265e0:	cmp	fp, #1
   265e4:	bne	26720 <ftello64@plt+0x101e0>
   265e8:	ldr	r8, [r5, #188]	; 0xbc
   265ec:	cmp	r8, #0
   265f0:	bne	2691c <ftello64@plt+0x103dc>
   265f4:	ldr	r3, [r5, #8]
   265f8:	cmp	r3, #0
   265fc:	bne	267b4 <ftello64@plt+0x10274>
   26600:	ldr	r3, [pc, #952]	; 269c0 <ftello64@plt+0x10480>
   26604:	cmp	fp, #0
   26608:	ldr	r1, [pc, #948]	; 269c4 <ftello64@plt+0x10484>
   2660c:	moveq	r1, r3
   26610:	ldr	r0, [pc, #944]	; 269c8 <ftello64@plt+0x10488>
   26614:	bl	4873c <ftello64@plt+0x321fc>
   26618:	ldr	r3, [sp, #16]
   2661c:	cmp	r3, #0
   26620:	beq	2663c <ftello64@plt+0x100fc>
   26624:	ldr	r0, [pc, #928]	; 269cc <ftello64@plt+0x1048c>
   26628:	bl	489b4 <ftello64@plt+0x32474>
   2662c:	ldr	r0, [sp, #16]
   26630:	bl	23d24 <ftello64@plt+0xd7e4>
   26634:	ldr	r0, [pc, #916]	; 269d0 <ftello64@plt+0x10490>
   26638:	bl	489b4 <ftello64@plt+0x32474>
   2663c:	ldr	r3, [sp, #12]
   26640:	cmp	r3, #0
   26644:	beq	26670 <ftello64@plt+0x10130>
   26648:	ldr	r0, [pc, #900]	; 269d4 <ftello64@plt+0x10494>
   2664c:	bl	489b4 <ftello64@plt+0x32474>
   26650:	ldr	r0, [sp, #12]
   26654:	bl	23d24 <ftello64@plt+0xd7e4>
   26658:	ldr	r0, [pc, #888]	; 269d8 <ftello64@plt+0x10498>
   2665c:	bl	489b4 <ftello64@plt+0x32474>
   26660:	mov	r0, r4
   26664:	bl	23f70 <ftello64@plt+0xda30>
   26668:	ldr	r0, [pc, #876]	; 269dc <ftello64@plt+0x1049c>
   2666c:	bl	489b4 <ftello64@plt+0x32474>
   26670:	ldr	r0, [pc, #872]	; 269e0 <ftello64@plt+0x104a0>
   26674:	bl	489b4 <ftello64@plt+0x32474>
   26678:	ldr	r0, [sp, #16]
   2667c:	b	26568 <ftello64@plt+0x10028>
   26680:	mov	r0, r6
   26684:	str	r3, [sp, #4]
   26688:	bl	1b780 <ftello64@plt+0x5240>
   2668c:	ldr	r3, [sp, #4]
   26690:	eor	r2, fp, #1
   26694:	cmn	r3, #1
   26698:	movne	r3, #0
   2669c:	moveq	r3, #1
   266a0:	tst	r2, r3
   266a4:	beq	26534 <ftello64@plt+0xfff4>
   266a8:	mov	r3, r8
   266ac:	mov	r2, r4
   266b0:	ldr	r1, [sp, #12]
   266b4:	mov	r0, r7
   266b8:	bl	2623c <ftello64@plt+0xfcfc>
   266bc:	mov	r1, #1
   266c0:	mov	r0, r6
   266c4:	bl	1b1e8 <ftello64@plt+0x4ca8>
   266c8:	subs	r8, r0, #0
   266cc:	beq	26924 <ftello64@plt+0x103e4>
   266d0:	mov	r1, r8
   266d4:	mov	r0, r6
   266d8:	bl	1b1e8 <ftello64@plt+0x4ca8>
   266dc:	ldr	r3, [sp, #16]
   266e0:	cmp	r3, #0
   266e4:	beq	26720 <ftello64@plt+0x101e0>
   266e8:	mov	r2, sl
   266ec:	mov	r1, r6
   266f0:	mov	r0, r7
   266f4:	bl	25dcc <ftello64@plt+0xf88c>
   266f8:	cmp	r0, #0
   266fc:	beq	26898 <ftello64@plt+0x10358>
   26700:	mov	r1, #1
   26704:	mov	r0, r6
   26708:	bl	1b1e8 <ftello64@plt+0x4ca8>
   2670c:	subs	r8, r0, #0
   26710:	beq	268e4 <ftello64@plt+0x103a4>
   26714:	mov	r1, r8
   26718:	mov	r0, r6
   2671c:	bl	1b1e8 <ftello64@plt+0x4ca8>
   26720:	mov	r3, #1
   26724:	mov	r2, sl
   26728:	mov	r1, #0
   2672c:	mov	r0, r7
   26730:	bl	2623c <ftello64@plt+0xfcfc>
   26734:	cmp	r0, #0
   26738:	beq	26834 <ftello64@plt+0x102f4>
   2673c:	ldr	r3, [r5, #188]	; 0xbc
   26740:	cmp	r3, #0
   26744:	eoreq	r8, fp, #1
   26748:	andeq	r8, r8, #1
   2674c:	beq	265f4 <ftello64@plt+0x100b4>
   26750:	mov	r1, r6
   26754:	ldr	r3, [sp, #16]
   26758:	mov	r2, sl
   2675c:	mov	r0, r7
   26760:	bl	25f8c <ftello64@plt+0xfa4c>
   26764:	subs	r1, r0, #0
   26768:	bne	2679c <ftello64@plt+0x1025c>
   2676c:	ldr	r3, [r5]
   26770:	tst	r3, #1
   26774:	beq	26780 <ftello64@plt+0x10240>
   26778:	ldr	r0, [pc, #612]	; 269e4 <ftello64@plt+0x104a4>
   2677c:	bl	488ec <ftello64@plt+0x323ac>
   26780:	ldr	r0, [sp, #16]
   26784:	bl	156a0 <gcry_free@plt>
   26788:	ldr	r0, [sp, #8]
   2678c:	bl	16528 <ksba_name_release@plt>
   26790:	ldr	r0, [sp, #12]
   26794:	bl	156a0 <gcry_free@plt>
   26798:	b	264f0 <ftello64@plt+0xffb0>
   2679c:	eor	r8, fp, #1
   267a0:	cmn	r1, #1
   267a4:	and	r8, r8, #1
   267a8:	beq	265f4 <ftello64@plt+0x100b4>
   267ac:	ldr	r0, [pc, #564]	; 269e8 <ftello64@plt+0x104a8>
   267b0:	bl	487a0 <ftello64@plt+0x32260>
   267b4:	ldr	r0, [sp, #16]
   267b8:	b	26568 <ftello64@plt+0x10028>
   267bc:	mov	r2, r4
   267c0:	mov	r1, r6
   267c4:	mov	r0, r7
   267c8:	bl	1bb34 <ftello64@plt+0x55f4>
   267cc:	subs	r3, r0, #0
   267d0:	bne	26680 <ftello64@plt+0x10140>
   267d4:	ldr	r3, [r5]
   267d8:	tst	r3, #1
   267dc:	beq	26780 <ftello64@plt+0x10240>
   267e0:	ldr	r0, [pc, #516]	; 269ec <ftello64@plt+0x104ac>
   267e4:	bl	488ec <ftello64@plt+0x323ac>
   267e8:	b	26780 <ftello64@plt+0x10240>
   267ec:	mov	r0, r6
   267f0:	bl	1b780 <ftello64@plt+0x5240>
   267f4:	mov	r2, sl
   267f8:	mov	r1, r6
   267fc:	mov	r0, r7
   26800:	bl	1bc0c <ftello64@plt+0x56cc>
   26804:	mov	r1, r8
   26808:	mov	r4, r0
   2680c:	mov	r0, r6
   26810:	bl	1b1e8 <ftello64@plt+0x4ca8>
   26814:	cmp	r4, #0
   26818:	bne	264a4 <ftello64@plt+0xff64>
   2681c:	ldr	r3, [r5]
   26820:	tst	r3, #1
   26824:	beq	264f0 <ftello64@plt+0xffb0>
   26828:	ldr	r0, [pc, #448]	; 269f0 <ftello64@plt+0x104b0>
   2682c:	bl	488ec <ftello64@plt+0x323ac>
   26830:	b	264f4 <ftello64@plt+0xffb4>
   26834:	mov	r1, #1
   26838:	mov	r0, r6
   2683c:	bl	1b1e8 <ftello64@plt+0x4ca8>
   26840:	ldr	r3, [sp, #16]
   26844:	cmp	r3, #0
   26848:	mov	r8, r0
   2684c:	beq	268c4 <ftello64@plt+0x10384>
   26850:	mov	r2, sl
   26854:	mov	r1, r6
   26858:	mov	r0, r7
   2685c:	bl	25dcc <ftello64@plt+0xf88c>
   26860:	mov	r3, r0
   26864:	mov	r1, r8
   26868:	mov	r0, r6
   2686c:	str	r3, [sp, #4]
   26870:	bl	1b1e8 <ftello64@plt+0x4ca8>
   26874:	ldr	r3, [sp, #4]
   26878:	cmp	r3, #0
   2687c:	bne	2673c <ftello64@plt+0x101fc>
   26880:	ldr	r3, [r5]
   26884:	tst	r3, #1
   26888:	beq	26780 <ftello64@plt+0x10240>
   2688c:	ldr	r0, [pc, #352]	; 269f4 <ftello64@plt+0x104b4>
   26890:	bl	488ec <ftello64@plt+0x323ac>
   26894:	b	26780 <ftello64@plt+0x10240>
   26898:	ldr	r3, [r5]
   2689c:	tst	r3, #1
   268a0:	beq	26780 <ftello64@plt+0x10240>
   268a4:	ldr	r0, [pc, #332]	; 269f8 <ftello64@plt+0x104b8>
   268a8:	bl	488ec <ftello64@plt+0x323ac>
   268ac:	b	26780 <ftello64@plt+0x10240>
   268b0:	cmp	r8, #0
   268b4:	movne	r8, r3
   268b8:	bne	26568 <ftello64@plt+0x10028>
   268bc:	ldr	r1, [pc, #256]	; 269c4 <ftello64@plt+0x10484>
   268c0:	b	26610 <ftello64@plt+0x100d0>
   268c4:	mov	r0, r6
   268c8:	bl	1b780 <ftello64@plt+0x5240>
   268cc:	mov	r2, sl
   268d0:	mov	r1, r6
   268d4:	mov	r0, r7
   268d8:	bl	1bc0c <ftello64@plt+0x56cc>
   268dc:	mov	r3, r0
   268e0:	b	26864 <ftello64@plt+0x10324>
   268e4:	ldr	r3, [sp, #16]
   268e8:	mov	r2, sl
   268ec:	mov	r1, r6
   268f0:	mov	r0, r7
   268f4:	bl	25dcc <ftello64@plt+0xf88c>
   268f8:	cmp	r0, #0
   268fc:	bne	26714 <ftello64@plt+0x101d4>
   26900:	ldr	r3, [r5]
   26904:	tst	r3, #1
   26908:	bne	26980 <ftello64@plt+0x10440>
   2690c:	mov	r0, r6
   26910:	mov	r1, #0
   26914:	bl	1b1e8 <ftello64@plt+0x4ca8>
   26918:	b	26780 <ftello64@plt+0x10240>
   2691c:	ldr	r8, [r5, #8]
   26920:	b	2655c <ftello64@plt+0x1001c>
   26924:	mov	r2, r4
   26928:	ldr	r3, [sp, #12]
   2692c:	mov	r1, r6
   26930:	mov	r0, r7
   26934:	bl	1bb34 <ftello64@plt+0x55f4>
   26938:	subs	r2, r0, #0
   2693c:	bne	26958 <ftello64@plt+0x10418>
   26940:	ldr	r3, [r5]
   26944:	ands	r1, r3, #1
   26948:	bne	2698c <ftello64@plt+0x1044c>
   2694c:	mov	r0, r6
   26950:	bl	1b1e8 <ftello64@plt+0x4ca8>
   26954:	b	26780 <ftello64@plt+0x10240>
   26958:	mov	r0, r6
   2695c:	bl	1b780 <ftello64@plt+0x5240>
   26960:	mov	r1, r8
   26964:	mov	r0, r6
   26968:	bl	1b1e8 <ftello64@plt+0x4ca8>
   2696c:	ldr	r0, [sp, #16]
   26970:	cmp	r0, #0
   26974:	mov	r3, r0
   26978:	bne	26544 <ftello64@plt+0x10004>
   2697c:	b	26720 <ftello64@plt+0x101e0>
   26980:	ldr	r0, [pc, #116]	; 269fc <ftello64@plt+0x104bc>
   26984:	bl	488ec <ftello64@plt+0x323ac>
   26988:	b	2690c <ftello64@plt+0x103cc>
   2698c:	ldr	r0, [pc, #108]	; 26a00 <ftello64@plt+0x104c0>
   26990:	str	r2, [sp, #4]
   26994:	bl	488ec <ftello64@plt+0x323ac>
   26998:	ldr	r2, [sp, #4]
   2699c:	mov	r0, r6
   269a0:	mov	r1, r2
   269a4:	bl	1b1e8 <ftello64@plt+0x4ca8>
   269a8:	b	26780 <ftello64@plt+0x10240>
   269ac:	bl	15748 <__stack_chk_fail@plt>
   269b0:	andeq	r0, r8, r0, lsr #30
   269b4:	andeq	pc, r7, r8, lsl #15
   269b8:	andeq	r4, r6, r0, ror #27
   269bc:	andeq	r4, r6, r4, asr pc
   269c0:			; <UNDEFINED> instruction: 0x0006abbc
   269c4:	ldrdeq	r4, [r6], -r8
   269c8:	strdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   269cc:	andeq	r4, r6, ip, lsl #30
   269d0:	andeq	r4, r6, r0, lsl pc
   269d4:	andeq	r4, r6, r4, lsl pc
   269d8:	andeq	fp, r6, ip, lsr #6
   269dc:	andeq	r9, r6, r4, asr #22
   269e0:	andeq	r4, r6, r8, lsl pc
   269e4:	andeq	r4, r6, ip, asr #29
   269e8:	andeq	r4, r6, ip, ror pc
   269ec:	andeq	r4, r6, r0, lsl #28
   269f0:	andeq	r4, r6, r0, asr #30
   269f4:	muleq	r6, r8, lr
   269f8:	andeq	r4, r6, r0, asr lr
   269fc:	andeq	r4, r6, r0, ror lr
   26a00:	andeq	r4, r6, r4, lsr #28
   26a04:	push	{r4, r5, r6, r7, lr}
   26a08:	mov	r4, r0
   26a0c:	ldr	r0, [r0, #76]	; 0x4c
   26a10:	sub	sp, sp, #20
   26a14:	cmp	r0, #0
   26a18:	bne	26b7c <ftello64@plt+0x1063c>
   26a1c:	mov	r7, r3
   26a20:	ldr	r3, [pc, #616]	; 26c90 <ftello64@plt+0x10750>
   26a24:	mov	r6, r2
   26a28:	ldr	r3, [r3, #156]	; 0x9c
   26a2c:	cmp	r3, #0
   26a30:	beq	26a40 <ftello64@plt+0x10500>
   26a34:	ldr	r3, [r4, #68]	; 0x44
   26a38:	cmp	r3, #0
   26a3c:	beq	26b7c <ftello64@plt+0x1063c>
   26a40:	cmp	r1, #0
   26a44:	movne	r3, #2
   26a48:	bne	26a58 <ftello64@plt+0x10518>
   26a4c:	ldr	r3, [r4, #68]	; 0x44
   26a50:	adds	r3, r3, #0
   26a54:	movne	r3, #1
   26a58:	ldr	r2, [sp, #44]	; 0x2c
   26a5c:	ldr	r1, [sp, #40]	; 0x28
   26a60:	mov	r0, r4
   26a64:	bl	218c8 <ftello64@plt+0xb388>
   26a68:	mov	r1, #34	; 0x22
   26a6c:	mov	r5, r0
   26a70:	mov	r2, r0
   26a74:	ldr	r0, [r4, #12]
   26a78:	bl	5716c <ftello64@plt+0x40c2c>
   26a7c:	cmp	r5, #0
   26a80:	beq	26b70 <ftello64@plt+0x10630>
   26a84:	cmp	r6, #0
   26a88:	beq	26c68 <ftello64@plt+0x10728>
   26a8c:	uxth	r3, r5
   26a90:	sub	r3, r3, #58	; 0x3a
   26a94:	mov	r2, #5
   26a98:	cmp	r3, #38	; 0x26
   26a9c:	ldrls	pc, [pc, r3, lsl #2]
   26aa0:	b	26c34 <ftello64@plt+0x106f4>
   26aa4:	andeq	r6, r2, ip, lsr #24
   26aa8:	andeq	r6, r2, r4, lsr ip
   26aac:	andeq	r6, r2, r4, lsr ip
   26ab0:	andeq	r6, r2, r4, lsr ip
   26ab4:	andeq	r6, r2, r4, lsr ip
   26ab8:	andeq	r6, r2, r4, lsr ip
   26abc:	andeq	r6, r2, r4, lsr ip
   26ac0:	andeq	r6, r2, r4, lsr ip
   26ac4:	andeq	r6, r2, r4, lsr ip
   26ac8:	andeq	r6, r2, r4, lsr ip
   26acc:	andeq	r6, r2, r4, lsr ip
   26ad0:	andeq	r6, r2, r4, lsr ip
   26ad4:	andeq	r6, r2, r4, lsr ip
   26ad8:	andeq	r6, r2, r4, lsr ip
   26adc:	andeq	r6, r2, r4, lsr ip
   26ae0:	andeq	r6, r2, r4, lsr ip
   26ae4:	andeq	r6, r2, r4, lsr ip
   26ae8:	andeq	r6, r2, r4, lsr ip
   26aec:	andeq	r6, r2, r4, lsr ip
   26af0:	andeq	r6, r2, r4, lsr ip
   26af4:	andeq	r6, r2, r4, lsr ip
   26af8:	andeq	r6, r2, r4, lsr ip
   26afc:	andeq	r6, r2, r4, lsr ip
   26b00:	andeq	r6, r2, r4, lsr ip
   26b04:	andeq	r6, r2, r4, lsr ip
   26b08:	andeq	r6, r2, r4, lsr ip
   26b0c:	andeq	r6, r2, r4, lsr ip
   26b10:	andeq	r6, r2, r4, lsr ip
   26b14:	andeq	r6, r2, r4, lsr ip
   26b18:	andeq	r6, r2, r4, lsr ip
   26b1c:	andeq	r6, r2, r4, lsr ip
   26b20:	andeq	r6, r2, r4, lsr ip
   26b24:	andeq	r6, r2, r4, lsr ip
   26b28:	andeq	r6, r2, r4, lsr ip
   26b2c:	andeq	r6, r2, r4, lsr ip
   26b30:	andeq	r6, r2, r4, lsr ip
   26b34:	ldrdeq	r6, [r2], -r8
   26b38:	andeq	r6, r2, r0, asr #22
   26b3c:	muleq	r2, ip, fp
   26b40:	ldr	r1, [pc, #332]	; 26c94 <ftello64@plt+0x10754>
   26b44:	mov	r0, #0
   26b48:	bl	15718 <dcgettext@plt>
   26b4c:	mov	r2, r7
   26b50:	mov	r1, r6
   26b54:	mov	r5, #0
   26b58:	mov	r3, r0
   26b5c:	mov	r0, #1
   26b60:	bl	26184 <ftello64@plt+0xfc44>
   26b64:	ldr	r2, [sp, #52]	; 0x34
   26b68:	mov	r3, #1
   26b6c:	str	r3, [r2]
   26b70:	mov	r0, r5
   26b74:	add	sp, sp, #20
   26b78:	pop	{r4, r5, r6, r7, pc}
   26b7c:	ldr	r0, [r4, #12]
   26b80:	ldr	r2, [pc, #272]	; 26c98 <ftello64@plt+0x10758>
   26b84:	mov	r1, #34	; 0x22
   26b88:	bl	5716c <ftello64@plt+0x40c2c>
   26b8c:	mov	r5, #0
   26b90:	mov	r0, r5
   26b94:	add	sp, sp, #20
   26b98:	pop	{r4, r5, r6, r7, pc}
   26b9c:	ldr	r1, [pc, #248]	; 26c9c <ftello64@plt+0x1075c>
   26ba0:	mov	r0, #0
   26ba4:	bl	15718 <dcgettext@plt>
   26ba8:	mov	r2, r7
   26bac:	mov	r1, r6
   26bb0:	mov	r3, r0
   26bb4:	mov	r0, #1
   26bb8:	bl	26184 <ftello64@plt+0xfc44>
   26bbc:	cmp	r6, #0
   26bc0:	beq	26c78 <ftello64@plt+0x10738>
   26bc4:	ldr	r2, [sp, #56]	; 0x38
   26bc8:	mov	r3, #1
   26bcc:	mov	r5, #0
   26bd0:	str	r3, [r2]
   26bd4:	b	26b70 <ftello64@plt+0x10630>
   26bd8:	ldr	r1, [pc, #192]	; 26ca0 <ftello64@plt+0x10760>
   26bdc:	mov	r0, #0
   26be0:	bl	15718 <dcgettext@plt>
   26be4:	mov	r2, r7
   26be8:	mov	r1, r6
   26bec:	mov	r5, #0
   26bf0:	mov	r3, r0
   26bf4:	mov	r0, #1
   26bf8:	bl	26184 <ftello64@plt+0xfc44>
   26bfc:	ldr	r2, [sp, #48]	; 0x30
   26c00:	mov	ip, #32
   26c04:	mvn	r1, #0
   26c08:	mov	r3, #1
   26c0c:	str	r3, [r2]
   26c10:	mov	r0, r4
   26c14:	stmib	sp, {r1, ip}
   26c18:	mov	r2, r3
   26c1c:	str	r5, [sp]
   26c20:	ldr	r1, [sp, #40]	; 0x28
   26c24:	bl	1bc7c <ftello64@plt+0x573c>
   26c28:	b	26b70 <ftello64@plt+0x10630>
   26c2c:	ldr	r1, [pc, #112]	; 26ca4 <ftello64@plt+0x10764>
   26c30:	b	26b44 <ftello64@plt+0x10604>
   26c34:	ldr	r1, [pc, #108]	; 26ca8 <ftello64@plt+0x10768>
   26c38:	mov	r0, #0
   26c3c:	bl	15718 <dcgettext@plt>
   26c40:	mov	r4, r0
   26c44:	mov	r0, r5
   26c48:	bl	161e0 <gpg_strerror@plt>
   26c4c:	mov	r3, r4
   26c50:	mov	r2, r7
   26c54:	mov	r1, r6
   26c58:	str	r0, [sp]
   26c5c:	mov	r0, #1
   26c60:	bl	26184 <ftello64@plt+0xfc44>
   26c64:	b	26b70 <ftello64@plt+0x10630>
   26c68:	ldr	r1, [sp, #40]	; 0x28
   26c6c:	mov	r0, r6
   26c70:	bl	24250 <ftello64@plt+0xdd10>
   26c74:	b	26a8c <ftello64@plt+0x1054c>
   26c78:	mov	r2, #5
   26c7c:	ldr	r1, [pc, #40]	; 26cac <ftello64@plt+0x1076c>
   26c80:	mov	r0, r6
   26c84:	bl	15718 <dcgettext@plt>
   26c88:	bl	4873c <ftello64@plt+0x321fc>
   26c8c:	b	26bc4 <ftello64@plt+0x10684>
   26c90:	andeq	r0, r8, r0, lsr #30
   26c94:	andeq	r4, r6, ip, asr #31
   26c98:	movweq	r0, #179	; 0xb3
   26c9c:	andeq	r5, r6, r8, lsl r0
   26ca0:	andeq	r4, r6, ip, lsr #31
   26ca4:	andeq	r4, r6, ip, ror #31
   26ca8:	andeq	r5, r6, r4, ror r0
   26cac:	andeq	r5, r6, r8, lsr r0
   26cb0:	push	{r4, r5, r6, r7, r8, r9, lr}
   26cb4:	sub	sp, sp, #12
   26cb8:	mov	r8, r2
   26cbc:	mov	r9, r0
   26cc0:	mov	r5, r1
   26cc4:	bl	1afc0 <ftello64@plt+0x4a80>
   26cc8:	mov	r6, #0
   26ccc:	str	r6, [r8]
   26cd0:	subs	r7, r0, #0
   26cd4:	beq	26d98 <ftello64@plt+0x10858>
   26cd8:	mov	r1, r6
   26cdc:	mov	r0, r5
   26ce0:	bl	15514 <ksba_cert_get_issuer@plt>
   26ce4:	mov	r1, r6
   26ce8:	mov	r4, r0
   26cec:	mov	r0, r5
   26cf0:	bl	15aa8 <ksba_cert_get_subject@plt>
   26cf4:	cmp	r4, #0
   26cf8:	mov	r6, r0
   26cfc:	beq	26dec <ftello64@plt+0x108ac>
   26d00:	cmp	r0, #0
   26d04:	beq	26dcc <ftello64@plt+0x1088c>
   26d08:	mov	r2, r0
   26d0c:	mov	r1, r4
   26d10:	mov	r0, r5
   26d14:	bl	25c40 <ftello64@plt+0xf700>
   26d18:	cmp	r0, #0
   26d1c:	bne	26dfc <ftello64@plt+0x108bc>
   26d20:	str	r0, [sp]
   26d24:	mov	r1, r7
   26d28:	mov	r2, r5
   26d2c:	mov	r0, r9
   26d30:	mov	r3, r4
   26d34:	bl	26420 <ftello64@plt+0xfee0>
   26d38:	subs	r1, r0, #0
   26d3c:	bne	26d78 <ftello64@plt+0x10838>
   26d40:	mov	r1, r8
   26d44:	mov	r0, r7
   26d48:	bl	1b338 <ftello64@plt+0x4df8>
   26d4c:	subs	r5, r0, #0
   26d50:	bne	26db8 <ftello64@plt+0x10878>
   26d54:	mov	r0, r4
   26d58:	bl	156a0 <gcry_free@plt>
   26d5c:	mov	r0, r6
   26d60:	bl	156a0 <gcry_free@plt>
   26d64:	mov	r0, r7
   26d68:	bl	1b0b0 <ftello64@plt+0x4b70>
   26d6c:	mov	r0, r5
   26d70:	add	sp, sp, #12
   26d74:	pop	{r4, r5, r6, r7, r8, r9, pc}
   26d78:	cmn	r1, #1
   26d7c:	beq	26d90 <ftello64@plt+0x10850>
   26d80:	ldr	r3, [pc, #124]	; 26e04 <ftello64@plt+0x108c4>
   26d84:	ldr	r3, [r3, #4]
   26d88:	cmp	r3, #1
   26d8c:	bgt	26ddc <ftello64@plt+0x1089c>
   26d90:	ldr	r5, [pc, #112]	; 26e08 <ftello64@plt+0x108c8>
   26d94:	b	26d54 <ftello64@plt+0x10814>
   26d98:	mov	r2, #5
   26d9c:	ldr	r1, [pc, #104]	; 26e0c <ftello64@plt+0x108cc>
   26da0:	bl	15718 <dcgettext@plt>
   26da4:	bl	487a0 <ftello64@plt+0x32260>
   26da8:	mov	r6, r7
   26dac:	mov	r4, r7
   26db0:	ldr	r5, [pc, #88]	; 26e10 <ftello64@plt+0x108d0>
   26db4:	b	26d54 <ftello64@plt+0x10814>
   26db8:	mov	r1, r5
   26dbc:	ldr	r0, [pc, #80]	; 26e14 <ftello64@plt+0x108d4>
   26dc0:	bl	487a0 <ftello64@plt+0x32260>
   26dc4:	ldr	r5, [pc, #68]	; 26e10 <ftello64@plt+0x108d0>
   26dc8:	b	26d54 <ftello64@plt+0x10814>
   26dcc:	ldr	r0, [pc, #68]	; 26e18 <ftello64@plt+0x108d8>
   26dd0:	bl	487a0 <ftello64@plt+0x32260>
   26dd4:	ldr	r5, [pc, #64]	; 26e1c <ftello64@plt+0x108dc>
   26dd8:	b	26d54 <ftello64@plt+0x10814>
   26ddc:	ldr	r0, [pc, #60]	; 26e20 <ftello64@plt+0x108e0>
   26de0:	bl	487a0 <ftello64@plt+0x32260>
   26de4:	ldr	r5, [pc, #28]	; 26e08 <ftello64@plt+0x108c8>
   26de8:	b	26d54 <ftello64@plt+0x10814>
   26dec:	ldr	r0, [pc, #48]	; 26e24 <ftello64@plt+0x108e4>
   26df0:	bl	487a0 <ftello64@plt+0x32260>
   26df4:	ldr	r5, [pc, #32]	; 26e1c <ftello64@plt+0x108dc>
   26df8:	b	26d54 <ftello64@plt+0x10814>
   26dfc:	mvn	r5, #0
   26e00:	b	26d54 <ftello64@plt+0x10814>
   26e04:	andeq	r0, r8, r0, lsr #30
   26e08:	movweq	r0, #185	; 0xb9
   26e0c:	ldrdeq	r1, [r6], -r8
   26e10:	movweq	r0, #1
   26e14:	andeq	r4, r6, r4, ror ip
   26e18:	strheq	r5, [r6], -r0
   26e1c:	movweq	r0, #36	; 0x24
   26e20:	ldrdeq	r5, [r6], -r4
   26e24:	muleq	r6, r0, r0
   26e28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26e2c:	sub	sp, sp, #60	; 0x3c
   26e30:	ldr	r6, [pc, #668]	; 270d4 <ftello64@plt+0x10b94>
   26e34:	mov	r5, r1
   26e38:	mov	r8, r0
   26e3c:	ldr	ip, [r6]
   26e40:	mov	r0, r1
   26e44:	add	r1, sp, #12
   26e48:	mov	r9, r3
   26e4c:	str	ip, [sp, #52]	; 0x34
   26e50:	mov	r7, r2
   26e54:	ldr	sl, [sp, #96]	; 0x60
   26e58:	bl	15d60 <ksba_cert_is_ca@plt>
   26e5c:	cmp	r0, #0
   26e60:	bne	26e70 <ftello64@plt+0x10930>
   26e64:	ldr	r4, [sp, #12]
   26e68:	cmp	r4, #0
   26e6c:	beq	26e90 <ftello64@plt+0x10950>
   26e70:	mov	r4, r0
   26e74:	ldr	r2, [sp, #52]	; 0x34
   26e78:	ldr	r3, [r6]
   26e7c:	mov	r0, r4
   26e80:	cmp	r2, r3
   26e84:	bne	270d0 <ftello64@plt+0x10b90>
   26e88:	add	sp, sp, #60	; 0x3c
   26e8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26e90:	cmp	r7, #0
   26e94:	addeq	r7, sp, #24
   26e98:	add	r2, sp, #20
   26e9c:	mov	fp, #0
   26ea0:	str	fp, [r7]
   26ea4:	mov	r3, #2
   26ea8:	str	r2, [sp]
   26eac:	ldr	r1, [pc, #548]	; 270d8 <ftello64@plt+0x10b98>
   26eb0:	add	r2, sp, #44	; 0x2c
   26eb4:	mov	r0, r5
   26eb8:	bl	15ee0 <ksba_cert_get_user_data@plt>
   26ebc:	subs	r3, r0, #0
   26ec0:	beq	26f10 <ftello64@plt+0x109d0>
   26ec4:	uxth	r3, r3
   26ec8:	cmp	r3, #27
   26ecc:	beq	26f34 <ftello64@plt+0x109f4>
   26ed0:	bl	161e0 <gpg_strerror@plt>
   26ed4:	ldr	r1, [pc, #508]	; 270d8 <ftello64@plt+0x10b98>
   26ed8:	mov	r2, r0
   26edc:	ldr	r0, [pc, #504]	; 270dc <ftello64@plt+0x10b9c>
   26ee0:	bl	487a0 <ftello64@plt+0x32260>
   26ee4:	mov	r2, #5
   26ee8:	ldr	r1, [pc, #496]	; 270e0 <ftello64@plt+0x10ba0>
   26eec:	mov	r0, #0
   26ef0:	bl	15718 <dcgettext@plt>
   26ef4:	mov	r2, sl
   26ef8:	mov	r1, r9
   26efc:	ldr	r4, [pc, #480]	; 270e4 <ftello64@plt+0x10ba4>
   26f00:	mov	r3, r0
   26f04:	mov	r0, #1
   26f08:	bl	26184 <ftello64@plt+0xfc44>
   26f0c:	b	26e74 <ftello64@plt+0x10934>
   26f10:	ldr	r3, [sp, #20]
   26f14:	cmp	r3, #1
   26f18:	bls	26ee4 <ftello64@plt+0x109a4>
   26f1c:	ldrb	r3, [sp, #44]	; 0x2c
   26f20:	cmp	r3, fp
   26f24:	beq	26ee4 <ftello64@plt+0x109a4>
   26f28:	ldrb	r3, [sp, #45]	; 0x2d
   26f2c:	str	r3, [r7]
   26f30:	b	26e74 <ftello64@plt+0x10934>
   26f34:	mov	r0, r5
   26f38:	str	fp, [sp, #32]
   26f3c:	str	fp, [sp, #36]	; 0x24
   26f40:	str	fp, [sp, #40]	; 0x28
   26f44:	bl	159a0 <ksba_cert_ref@plt>
   26f48:	mov	r0, r5
   26f4c:	str	r5, [sp, #28]
   26f50:	mov	fp, #1
   26f54:	bl	159a0 <ksba_cert_ref@plt>
   26f58:	add	r2, sp, #16
   26f5c:	mov	r1, r5
   26f60:	mov	r0, r8
   26f64:	bl	26cb0 <ftello64@plt+0x10770>
   26f68:	subs	r4, r0, #0
   26f6c:	mov	r0, r5
   26f70:	bne	26fd8 <ftello64@plt+0x10a98>
   26f74:	bl	15358 <ksba_cert_release@plt>
   26f78:	ldr	r0, [sp, #16]
   26f7c:	bl	159a0 <ksba_cert_ref@plt>
   26f80:	ldr	r5, [sp, #16]
   26f84:	add	r3, sp, #28
   26f88:	str	r5, [r3, fp, lsl #2]
   26f8c:	add	fp, fp, #1
   26f90:	cmp	fp, #4
   26f94:	bne	26f58 <ftello64@plt+0x10a18>
   26f98:	mov	r0, r5
   26f9c:	bl	15358 <ksba_cert_release@plt>
   26fa0:	mov	r0, r5
   26fa4:	mov	r3, #1
   26fa8:	ldr	r2, [pc, #312]	; 270e8 <ftello64@plt+0x10ba8>
   26fac:	ldr	r1, [pc, #292]	; 270d8 <ftello64@plt+0x10b98>
   26fb0:	bl	15820 <ksba_cert_set_user_data@plt>
   26fb4:	cmp	r0, #0
   26fb8:	bne	27080 <ftello64@plt+0x10b40>
   26fbc:	add	r4, sp, #28
   26fc0:	add	fp, r4, fp, lsl #2
   26fc4:	ldr	r0, [r4], #4
   26fc8:	bl	15358 <ksba_cert_release@plt>
   26fcc:	cmp	fp, r4
   26fd0:	bne	26fc4 <ftello64@plt+0x10a84>
   26fd4:	b	26ee4 <ftello64@plt+0x109a4>
   26fd8:	bl	15358 <ksba_cert_release@plt>
   26fdc:	cmn	r4, #1
   26fe0:	bne	26fa0 <ftello64@plt+0x10a60>
   26fe4:	add	r3, sp, #56	; 0x38
   26fe8:	add	r3, r3, fp, lsl #2
   26fec:	add	r2, sp, #48	; 0x30
   26ff0:	ldr	r8, [r3, #-32]	; 0xffffffe0
   26ff4:	mov	r0, #0
   26ff8:	mov	r1, r8
   26ffc:	bl	3bd24 <ftello64@plt+0x257e4>
   27000:	cmp	r0, #0
   27004:	bne	26fa0 <ftello64@plt+0x10a60>
   27008:	add	r0, sp, #48	; 0x30
   2700c:	ldr	r1, [pc, #216]	; 270ec <ftello64@plt+0x10bac>
   27010:	bl	15424 <strcmp@plt>
   27014:	subs	r4, r0, #0
   27018:	bne	26fa0 <ftello64@plt+0x10a60>
   2701c:	mov	r3, #2
   27020:	mov	r0, r8
   27024:	ldr	r2, [pc, #196]	; 270f0 <ftello64@plt+0x10bb0>
   27028:	ldr	r1, [pc, #168]	; 270d8 <ftello64@plt+0x10b98>
   2702c:	bl	15820 <ksba_cert_set_user_data@plt>
   27030:	cmp	fp, #1
   27034:	movle	r3, #0
   27038:	movgt	r3, #1
   2703c:	cmp	r0, #0
   27040:	movne	r3, #0
   27044:	cmp	r3, #0
   27048:	bne	270b0 <ftello64@plt+0x10b70>
   2704c:	cmp	r0, #0
   27050:	bne	27098 <ftello64@plt+0x10b58>
   27054:	add	r5, sp, #28
   27058:	add	r8, r5, fp, lsl #2
   2705c:	ldr	r0, [r5], #4
   27060:	bl	15358 <ksba_cert_release@plt>
   27064:	cmp	r8, r5
   27068:	bne	2705c <ftello64@plt+0x10b1c>
   2706c:	cmp	fp, #1
   27070:	movgt	fp, #0
   27074:	movle	fp, #1
   27078:	str	fp, [r7]
   2707c:	b	26e74 <ftello64@plt+0x10934>
   27080:	bl	161e0 <gpg_strerror@plt>
   27084:	ldr	r1, [pc, #76]	; 270d8 <ftello64@plt+0x10b98>
   27088:	mov	r2, r0
   2708c:	ldr	r0, [pc, #96]	; 270f4 <ftello64@plt+0x10bb4>
   27090:	bl	487a0 <ftello64@plt+0x32260>
   27094:	b	26fbc <ftello64@plt+0x10a7c>
   27098:	bl	161e0 <gpg_strerror@plt>
   2709c:	ldr	r1, [pc, #52]	; 270d8 <ftello64@plt+0x10b98>
   270a0:	mov	r2, r0
   270a4:	ldr	r0, [pc, #72]	; 270f4 <ftello64@plt+0x10bb4>
   270a8:	bl	487a0 <ftello64@plt+0x32260>
   270ac:	b	27054 <ftello64@plt+0x10b14>
   270b0:	mov	r3, #2
   270b4:	add	r2, sp, #56	; 0x38
   270b8:	add	r2, r2, fp, lsl r3
   270bc:	ldr	r1, [pc, #20]	; 270d8 <ftello64@plt+0x10b98>
   270c0:	ldr	r0, [r2, #-36]	; 0xffffffdc
   270c4:	ldr	r2, [pc, #44]	; 270f8 <ftello64@plt+0x10bb8>
   270c8:	bl	15820 <ksba_cert_set_user_data@plt>
   270cc:	b	2704c <ftello64@plt+0x10b0c>
   270d0:	bl	15748 <__stack_chk_fail@plt>
   270d4:	andeq	pc, r7, r8, lsl #15
   270d8:	andeq	r5, r6, r0, lsl #2
   270dc:	andeq	r5, r6, r4, lsl r1
   270e0:	andeq	r5, r6, r4, ror #2
   270e4:	movweq	r0, #100	; 0x64
   270e8:			; <UNDEFINED> instruction: 0x0006abbc
   270ec:	andeq	r4, r6, ip, ror r9
   270f0:	andeq	r5, r6, ip, lsr r1
   270f4:	andeq	r5, r6, r0, asr #2
   270f8:	strdeq	r4, [r6], -r8
   270fc:	push	{r4, r5, r6, lr}
   27100:	mov	r1, #0
   27104:	mov	r6, r0
   27108:	bl	15514 <ksba_cert_get_issuer@plt>
   2710c:	mov	r1, #0
   27110:	mov	r5, r0
   27114:	mov	r0, r6
   27118:	bl	15aa8 <ksba_cert_get_subject@plt>
   2711c:	mov	r1, r5
   27120:	mov	r2, r0
   27124:	mov	r4, r0
   27128:	mov	r0, r6
   2712c:	bl	25c40 <ftello64@plt+0xf700>
   27130:	mov	r6, r0
   27134:	mov	r0, r5
   27138:	bl	156a0 <gcry_free@plt>
   2713c:	mov	r0, r4
   27140:	bl	156a0 <gcry_free@plt>
   27144:	mov	r0, r6
   27148:	pop	{r4, r5, r6, pc}
   2714c:	ldr	ip, [pc, #4040]	; 2811c <ftello64@plt+0x11bdc>
   27150:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27154:	sub	sp, sp, #500	; 0x1f4
   27158:	ldr	lr, [ip]
   2715c:	str	r3, [sp, #60]	; 0x3c
   27160:	ldr	r5, [sp, #540]	; 0x21c
   27164:	ldr	r3, [sp, #548]	; 0x224
   27168:	mov	ip, #0
   2716c:	mov	r8, r0
   27170:	add	r0, sp, #172	; 0xac
   27174:	str	r3, [sp, #88]	; 0x58
   27178:	str	r1, [sp, #80]	; 0x50
   2717c:	mov	r4, r2
   27180:	str	lr, [sp, #492]	; 0x1ec
   27184:	str	ip, [sp, #116]	; 0x74
   27188:	str	ip, [sp, #120]	; 0x78
   2718c:	str	ip, [sp, #124]	; 0x7c
   27190:	str	ip, [sp, #128]	; 0x80
   27194:	str	r5, [sp, #52]	; 0x34
   27198:	bl	4d438 <ftello64@plt+0x36ef8>
   2719c:	ldr	r3, [sp, #544]	; 0x220
   271a0:	ands	r3, r3, #2
   271a4:	str	r3, [sp, #68]	; 0x44
   271a8:	beq	271f0 <ftello64@plt+0x10cb0>
   271ac:	ldr	r1, [pc, #3948]	; 28120 <ftello64@plt+0x11be0>
   271b0:	mov	r0, r4
   271b4:	bl	15424 <strcmp@plt>
   271b8:	cmp	r0, #0
   271bc:	bne	27560 <ftello64@plt+0x11020>
   271c0:	mov	r2, #5
   271c4:	ldr	r1, [pc, #3928]	; 28124 <ftello64@plt+0x11be4>
   271c8:	bl	15718 <dcgettext@plt>
   271cc:	ldr	r1, [sp, #536]	; 0x218
   271d0:	mov	r2, r5
   271d4:	mov	r3, r0
   271d8:	mov	r0, #1
   271dc:	bl	26184 <ftello64@plt+0xfc44>
   271e0:	add	r1, sp, #172	; 0xac
   271e4:	add	r0, sp, #188	; 0xbc
   271e8:	bl	4e3d0 <ftello64@plt+0x37e90>
   271ec:	b	271f8 <ftello64@plt+0x10cb8>
   271f0:	ldr	r3, [sp, #68]	; 0x44
   271f4:	strb	r3, [sp, #188]	; 0xbc
   271f8:	ldr	r2, [sp, #60]	; 0x3c
   271fc:	ldr	r7, [pc, #3876]	; 28128 <ftello64@plt+0x11be8>
   27200:	cmp	r2, #0
   27204:	movne	r3, #0
   27208:	strbne	r3, [r2]
   2720c:	ldr	r3, [sp, #536]	; 0x218
   27210:	clz	r3, r3
   27214:	lsr	r3, r3, #5
   27218:	mov	r2, r3
   2721c:	str	r3, [sp, #76]	; 0x4c
   27220:	ldr	r3, [r7, #180]	; 0xb4
   27224:	mov	r6, #0
   27228:	cmp	r3, r6
   2722c:	moveq	r2, r6
   27230:	cmp	r2, r6
   27234:	strb	r6, [sp, #204]	; 0xcc
   27238:	bne	27fe8 <ftello64@plt+0x11aa8>
   2723c:	bl	1afc0 <ftello64@plt+0x4a80>
   27240:	subs	sl, r0, #0
   27244:	beq	28098 <ftello64@plt+0x11b58>
   27248:	ldr	r3, [r7]
   2724c:	ldr	r2, [sp, #76]	; 0x4c
   27250:	tst	r3, r2
   27254:	bne	27ff4 <ftello64@plt+0x11ab4>
   27258:	ldr	fp, [sp, #80]	; 0x50
   2725c:	mov	r9, sl
   27260:	mov	r0, fp
   27264:	bl	159a0 <ksba_cert_ref@plt>
   27268:	str	r8, [sp, #32]
   2726c:	ldr	r8, [sp, #536]	; 0x218
   27270:	mov	r4, #0
   27274:	str	r4, [sp, #96]	; 0x60
   27278:	str	r4, [sp, #100]	; 0x64
   2727c:	str	r4, [sp, #44]	; 0x2c
   27280:	str	r4, [sp, #28]
   27284:	str	r4, [sp, #64]	; 0x40
   27288:	mov	r1, #12
   2728c:	mov	r0, #1
   27290:	bl	15eec <gcry_calloc@plt>
   27294:	subs	r3, r0, #0
   27298:	str	r3, [sp, #48]	; 0x30
   2729c:	beq	286f0 <ftello64@plt+0x121b0>
   272a0:	mov	r0, fp
   272a4:	bl	159a0 <ksba_cert_ref@plt>
   272a8:	ldr	r3, [sp, #48]	; 0x30
   272ac:	ldr	r0, [sp, #28]
   272b0:	stm	r3, {r4, fp}
   272b4:	bl	156a0 <gcry_free@plt>
   272b8:	ldr	r0, [sp, #44]	; 0x2c
   272bc:	bl	156a0 <gcry_free@plt>
   272c0:	mov	r1, #0
   272c4:	mov	r0, fp
   272c8:	bl	15514 <ksba_cert_get_issuer@plt>
   272cc:	mov	r1, #0
   272d0:	mov	r4, r0
   272d4:	str	r0, [sp, #28]
   272d8:	mov	r0, fp
   272dc:	bl	15aa8 <ksba_cert_get_subject@plt>
   272e0:	cmp	r4, #0
   272e4:	str	r0, [sp, #44]	; 0x2c
   272e8:	beq	28718 <ftello64@plt+0x121d8>
   272ec:	ldr	r2, [sp, #44]	; 0x2c
   272f0:	ldr	r1, [sp, #28]
   272f4:	mov	r0, fp
   272f8:	bl	25c40 <ftello64@plt+0xf700>
   272fc:	subs	r3, r0, #0
   27300:	str	r3, [sp, #56]	; 0x38
   27304:	bne	27570 <ftello64@plt+0x11030>
   27308:	ldr	r3, [sp, #68]	; 0x44
   2730c:	ldr	r6, [sp, #64]	; 0x40
   27310:	cmp	r3, #0
   27314:	mvn	r3, #0
   27318:	str	r3, [sp, #92]	; 0x5c
   2731c:	bne	275e4 <ftello64@plt+0x110a4>
   27320:	add	r5, sp, #220	; 0xdc
   27324:	mov	r2, r5
   27328:	mov	r1, #0
   2732c:	mov	r0, fp
   27330:	bl	16534 <ksba_cert_get_validity@plt>
   27334:	cmp	r0, #0
   27338:	beq	2760c <ftello64@plt+0x110cc>
   2733c:	mov	sl, r9
   27340:	ldr	r9, [sp, #48]	; 0x30
   27344:	mov	r4, r0
   27348:	mov	r2, #5
   2734c:	ldr	r1, [pc, #3544]	; 2812c <ftello64@plt+0x11bec>
   27350:	mov	r0, #0
   27354:	ldr	r8, [sp, #32]
   27358:	bl	15718 <dcgettext@plt>
   2735c:	ldr	r6, [pc, #3744]	; 28204 <ftello64@plt+0x11cc4>
   27360:	mov	r5, r0
   27364:	mov	r0, r4
   27368:	bl	161e0 <gpg_strerror@plt>
   2736c:	mov	r3, r5
   27370:	ldr	r2, [sp, #52]	; 0x34
   27374:	ldr	r1, [sp, #536]	; 0x218
   27378:	str	r0, [sp]
   2737c:	mov	r0, #1
   27380:	bl	26184 <ftello64@plt+0xfc44>
   27384:	ldr	r3, [r9, #8]
   27388:	cmp	r3, #0
   2738c:	mvnne	r3, #0
   27390:	strne	r3, [sp, #36]	; 0x24
   27394:	beq	2748c <ftello64@plt+0x10f4c>
   27398:	mov	r4, r9
   2739c:	mov	r5, #0
   273a0:	mov	r7, #2
   273a4:	b	273b4 <ftello64@plt+0x10e74>
   273a8:	cmp	r0, #0
   273ac:	bne	273f0 <ftello64@plt+0x10eb0>
   273b0:	mov	r4, r3
   273b4:	ldr	r1, [r4, #4]
   273b8:	mov	r3, #0
   273bc:	str	r5, [sp, #8]
   273c0:	stm	sp, {r5, r7}
   273c4:	mov	r2, #1
   273c8:	mov	r0, r8
   273cc:	bl	1bc7c <ftello64@plt+0x573c>
   273d0:	ldr	r3, [r4]
   273d4:	cmp	r3, #0
   273d8:	bne	273a8 <ftello64@plt+0x10e68>
   273dc:	uxth	r3, r0
   273e0:	cmp	r3, #27
   273e4:	beq	2740c <ftello64@plt+0x10ecc>
   273e8:	cmp	r0, #0
   273ec:	beq	2740c <ftello64@plt+0x10ecc>
   273f0:	bl	161e0 <gpg_strerror@plt>
   273f4:	mov	r1, r0
   273f8:	ldr	r0, [pc, #3376]	; 28130 <ftello64@plt+0x11bf0>
   273fc:	bl	487a0 <ftello64@plt+0x32260>
   27400:	ldr	r3, [r4]
   27404:	cmp	r3, #0
   27408:	bne	273b0 <ftello64@plt+0x10e70>
   2740c:	ldr	r3, [sp, #36]	; 0x24
   27410:	cmn	r3, #1
   27414:	beq	2748c <ftello64@plt+0x10f4c>
   27418:	ldr	r2, [sp, #544]	; 0x220
   2741c:	tst	r2, #4
   27420:	bne	2748c <ftello64@plt+0x10f4c>
   27424:	ldr	r5, [pc, #3664]	; 2827c <ftello64@plt+0x11d3c>
   27428:	mov	r4, r9
   2742c:	add	r7, sp, #236	; 0xec
   27430:	strb	r3, [sp, #236]	; 0xec
   27434:	str	r8, [sp, #32]
   27438:	b	27448 <ftello64@plt+0x10f08>
   2743c:	ldr	r4, [r4]
   27440:	cmp	r4, #0
   27444:	beq	27488 <ftello64@plt+0x10f48>
   27448:	mov	r3, #1
   2744c:	mov	r2, r7
   27450:	mov	r1, r5
   27454:	ldr	r0, [r4, #4]
   27458:	bl	15820 <ksba_cert_set_user_data@plt>
   2745c:	subs	r8, r0, #0
   27460:	beq	2743c <ftello64@plt+0x10efc>
   27464:	bl	161e0 <gpg_strerror@plt>
   27468:	mov	r1, r0
   2746c:	ldr	r0, [pc, #3596]	; 28280 <ftello64@plt+0x11d40>
   27470:	bl	487a0 <ftello64@plt+0x32260>
   27474:	ldr	r4, [r4]
   27478:	cmp	r6, #0
   2747c:	moveq	r6, r8
   27480:	cmp	r4, #0
   27484:	bne	27448 <ftello64@plt+0x10f08>
   27488:	ldr	r8, [sp, #32]
   2748c:	ldr	r0, [r8, #12]
   27490:	cmp	r0, #0
   27494:	beq	27efc <ftello64@plt+0x119bc>
   27498:	mov	r1, #28
   2749c:	bl	57128 <ftello64@plt+0x40be8>
   274a0:	mov	r4, r9
   274a4:	ldr	r2, [r4, #8]
   274a8:	mov	r3, #0
   274ac:	cmp	r2, r3
   274b0:	movne	r1, #30
   274b4:	moveq	r1, #29
   274b8:	ldr	r2, [r4, #4]
   274bc:	ldr	r0, [r8, #12]
   274c0:	bl	572a0 <ftello64@plt+0x40d60>
   274c4:	ldr	r4, [r4]
   274c8:	cmp	r4, #0
   274cc:	bne	274a4 <ftello64@plt+0x10f64>
   274d0:	ldr	r0, [r8, #12]
   274d4:	mov	r1, #31
   274d8:	bl	57128 <ftello64@plt+0x40be8>
   274dc:	ldr	r3, [sp, #60]	; 0x3c
   274e0:	cmp	r3, #0
   274e4:	beq	274f4 <ftello64@plt+0x10fb4>
   274e8:	ldr	r0, [sp, #60]	; 0x3c
   274ec:	add	r1, sp, #204	; 0xcc
   274f0:	bl	4e3d0 <ftello64@plt+0x37e90>
   274f4:	ldr	r0, [sp, #28]
   274f8:	bl	156a0 <gcry_free@plt>
   274fc:	ldr	r0, [sp, #44]	; 0x2c
   27500:	bl	156a0 <gcry_free@plt>
   27504:	mov	r0, sl
   27508:	bl	1b0b0 <ftello64@plt+0x4b70>
   2750c:	cmp	r9, #0
   27510:	beq	27530 <ftello64@plt+0x10ff0>
   27514:	ldr	r0, [r9, #4]
   27518:	ldr	r4, [r9]
   2751c:	bl	15358 <ksba_cert_release@plt>
   27520:	mov	r0, r9
   27524:	bl	156a0 <gcry_free@plt>
   27528:	subs	r9, r4, #0
   2752c:	bne	27514 <ftello64@plt+0x10fd4>
   27530:	ldr	r0, [sp, #116]	; 0x74
   27534:	bl	15358 <ksba_cert_release@plt>
   27538:	mov	r0, fp
   2753c:	bl	15358 <ksba_cert_release@plt>
   27540:	ldr	r3, [pc, #3028]	; 2811c <ftello64@plt+0x11bdc>
   27544:	ldr	r2, [sp, #492]	; 0x1ec
   27548:	mov	r0, r6
   2754c:	ldr	r3, [r3]
   27550:	cmp	r2, r3
   27554:	bne	28e88 <ftello64@plt+0x12948>
   27558:	add	sp, sp, #500	; 0x1f4
   2755c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27560:	mov	r1, r4
   27564:	add	r0, sp, #188	; 0xbc
   27568:	bl	4e3d0 <ftello64@plt+0x37e90>
   2756c:	b	271f8 <ftello64@plt+0x10cb8>
   27570:	ldr	r2, [sp, #48]	; 0x30
   27574:	mov	r3, #1
   27578:	mov	r0, fp
   2757c:	str	r3, [r2, #8]
   27580:	bl	23144 <ftello64@plt+0xcc04>
   27584:	ldr	r3, [sp, #544]	; 0x220
   27588:	and	r4, r3, #4
   2758c:	subs	r2, r0, #0
   27590:	bne	27944 <ftello64@plt+0x11404>
   27594:	ldr	r5, [sp, #32]
   27598:	ldr	r3, [sp, #88]	; 0x58
   2759c:	mov	r1, fp
   275a0:	mov	r0, r5
   275a4:	bl	1ff5c <ftello64@plt+0x9a1c>
   275a8:	mov	r2, fp
   275ac:	mov	r1, #33	; 0x21
   275b0:	mov	r3, r0
   275b4:	str	r0, [sp, #92]	; 0x5c
   275b8:	ldr	r0, [r5, #12]
   275bc:	bl	572a0 <ftello64@plt+0x40d60>
   275c0:	cmp	r4, #0
   275c4:	beq	27978 <ftello64@plt+0x11438>
   275c8:	ldr	r3, [sp, #68]	; 0x44
   275cc:	cmp	r3, #0
   275d0:	ldr	r3, [sp, #64]	; 0x40
   275d4:	beq	27eec <ftello64@plt+0x119ac>
   275d8:	adds	r6, r3, #0
   275dc:	movne	r6, #1
   275e0:	rsb	r6, r6, #0
   275e4:	add	r5, sp, #220	; 0xdc
   275e8:	mov	r2, r5
   275ec:	mov	r1, #0
   275f0:	mov	r0, fp
   275f4:	bl	16534 <ksba_cert_get_validity@plt>
   275f8:	subs	r4, r0, #0
   275fc:	beq	27718 <ftello64@plt+0x111d8>
   27600:	mov	sl, r9
   27604:	ldr	r9, [sp, #48]	; 0x30
   27608:	b	27348 <ftello64@plt+0x10e08>
   2760c:	add	r3, sp, #236	; 0xec
   27610:	mov	r2, r3
   27614:	mov	r1, #1
   27618:	mov	r0, fp
   2761c:	str	r3, [sp, #72]	; 0x48
   27620:	bl	16534 <ksba_cert_get_validity@plt>
   27624:	cmp	r0, #0
   27628:	bne	2733c <ftello64@plt+0x10dfc>
   2762c:	ldrb	r3, [sp, #236]	; 0xec
   27630:	cmp	r3, #0
   27634:	bne	27898 <ftello64@plt+0x11358>
   27638:	ldrb	r3, [sp, #220]	; 0xdc
   2763c:	cmp	r3, #0
   27640:	beq	27658 <ftello64@plt+0x11118>
   27644:	mov	r1, r5
   27648:	add	r0, sp, #172	; 0xac
   2764c:	bl	15424 <strcmp@plt>
   27650:	cmp	r0, #0
   27654:	blt	282ec <ftello64@plt+0x11dac>
   27658:	mov	r4, #0
   2765c:	add	r6, sp, #168	; 0xa8
   27660:	str	r4, [sp, #36]	; 0x24
   27664:	str	r6, [sp, #40]	; 0x28
   27668:	add	sl, sp, #164	; 0xa4
   2766c:	str	r9, [sp, #84]	; 0x54
   27670:	b	27678 <ftello64@plt+0x11138>
   27674:	add	r4, r4, #1
   27678:	mov	r3, #0
   2767c:	str	r3, [sp, #4]
   27680:	str	r3, [sp]
   27684:	mov	r2, r6
   27688:	mov	r3, sl
   2768c:	mov	r1, r4
   27690:	mov	r0, fp
   27694:	bl	164c8 <ksba_cert_get_extension@plt>
   27698:	cmp	r0, #0
   2769c:	bne	27af8 <ftello64@plt+0x115b8>
   276a0:	ldr	r3, [sp, #164]	; 0xa4
   276a4:	cmp	r3, #0
   276a8:	beq	27674 <ftello64@plt+0x11134>
   276ac:	ldr	r5, [sp, #168]	; 0xa8
   276b0:	ldr	r9, [pc, #2684]	; 28134 <ftello64@plt+0x11bf4>
   276b4:	ldr	r0, [pc, #2684]	; 28138 <ftello64@plt+0x11bf8>
   276b8:	mov	r1, r5
   276bc:	bl	15424 <strcmp@plt>
   276c0:	cmp	r0, #0
   276c4:	beq	27674 <ftello64@plt+0x11134>
   276c8:	ldr	r0, [r9], #4
   276cc:	cmp	r0, #0
   276d0:	bne	276b8 <ftello64@plt+0x11178>
   276d4:	ldr	r9, [r7, #200]	; 0xc8
   276d8:	cmp	r9, #0
   276dc:	bne	27874 <ftello64@plt+0x11334>
   276e0:	mov	r2, #5
   276e4:	ldr	r1, [pc, #2640]	; 2813c <ftello64@plt+0x11bfc>
   276e8:	mov	r0, #0
   276ec:	bl	15718 <dcgettext@plt>
   276f0:	ldr	r3, [sp, #168]	; 0xa8
   276f4:	ldr	r2, [sp, #52]	; 0x34
   276f8:	str	r3, [sp]
   276fc:	ldr	r3, [pc, #2620]	; 28140 <ftello64@plt+0x11c00>
   27700:	mov	r1, r8
   27704:	str	r3, [sp, #36]	; 0x24
   27708:	mov	r3, r0
   2770c:	mov	r0, #1
   27710:	bl	26184 <ftello64@plt+0xfc44>
   27714:	b	27674 <ftello64@plt+0x11134>
   27718:	add	r3, sp, #236	; 0xec
   2771c:	mov	r2, r3
   27720:	mov	r1, #1
   27724:	mov	r0, fp
   27728:	str	r3, [sp, #72]	; 0x48
   2772c:	bl	16534 <ksba_cert_get_validity@plt>
   27730:	subs	r4, r0, #0
   27734:	bne	27600 <ftello64@plt+0x110c0>
   27738:	ldrb	r3, [sp, #220]	; 0xdc
   2773c:	cmp	r3, #0
   27740:	beq	28004 <ftello64@plt+0x11ac4>
   27744:	ldrb	r3, [sp, #236]	; 0xec
   27748:	cmp	r3, #0
   2774c:	beq	28004 <ftello64@plt+0x11ac4>
   27750:	ldr	r1, [sp, #72]	; 0x48
   27754:	mov	r0, r5
   27758:	bl	15424 <strcmp@plt>
   2775c:	cmp	r0, #0
   27760:	bgt	28538 <ftello64@plt+0x11ff8>
   27764:	ldrb	r3, [sp, #204]	; 0xcc
   27768:	add	r4, sp, #204	; 0xcc
   2776c:	cmp	r3, #0
   27770:	beq	27ae8 <ftello64@plt+0x115a8>
   27774:	mov	r1, r4
   27778:	ldr	r0, [sp, #72]	; 0x48
   2777c:	bl	15424 <strcmp@plt>
   27780:	cmp	r0, #0
   27784:	blt	27ae8 <ftello64@plt+0x115a8>
   27788:	mov	r1, r5
   2778c:	add	r0, sp, #172	; 0xac
   27790:	bl	15424 <strcmp@plt>
   27794:	cmp	r0, #0
   27798:	blt	282ec <ftello64@plt+0x11dac>
   2779c:	ldrb	r3, [sp, #188]	; 0xbc
   277a0:	cmp	r3, #0
   277a4:	beq	27658 <ftello64@plt+0x11118>
   277a8:	add	r0, sp, #188	; 0xbc
   277ac:	mov	r1, r5
   277b0:	bl	15424 <strcmp@plt>
   277b4:	cmp	r0, #0
   277b8:	blt	277d0 <ftello64@plt+0x11290>
   277bc:	ldr	r1, [sp, #72]	; 0x48
   277c0:	add	r0, sp, #188	; 0xbc
   277c4:	bl	15424 <strcmp@plt>
   277c8:	cmp	r0, #0
   277cc:	ble	27658 <ftello64@plt+0x11118>
   277d0:	cmp	r6, #0
   277d4:	ldr	r4, [r7, #184]	; 0xb8
   277d8:	clz	r4, r4
   277dc:	lsr	r4, r4, #5
   277e0:	beq	28410 <ftello64@plt+0x11ed0>
   277e4:	cmp	r6, #1
   277e8:	mov	r2, #5
   277ec:	ldreq	r1, [pc, #2384]	; 28144 <ftello64@plt+0x11c04>
   277f0:	ldrne	r1, [pc, #2384]	; 28148 <ftello64@plt+0x11c08>
   277f4:	mov	r0, #0
   277f8:	bl	15718 <dcgettext@plt>
   277fc:	ldr	r2, [sp, #52]	; 0x34
   27800:	mov	r1, r8
   27804:	mov	r3, r0
   27808:	mov	r0, r4
   2780c:	bl	26184 <ftello64@plt+0xfc44>
   27810:	cmp	r8, #0
   27814:	bne	27924 <ftello64@plt+0x113e4>
   27818:	mov	r2, #5
   2781c:	ldr	r1, [pc, #2344]	; 2814c <ftello64@plt+0x11c0c>
   27820:	mov	r0, r8
   27824:	bl	15718 <dcgettext@plt>
   27828:	bl	4873c <ftello64@plt+0x321fc>
   2782c:	add	r0, sp, #188	; 0xbc
   27830:	bl	4e354 <ftello64@plt+0x37e14>
   27834:	ldr	r0, [pc, #2492]	; 281f8 <ftello64@plt+0x11cb8>
   27838:	bl	489b4 <ftello64@plt+0x32474>
   2783c:	mov	r2, #5
   27840:	ldr	r1, [pc, #2312]	; 28150 <ftello64@plt+0x11c10>
   27844:	mov	r0, r8
   27848:	bl	15718 <dcgettext@plt>
   2784c:	bl	4873c <ftello64@plt+0x321fc>
   27850:	mov	r0, r5
   27854:	bl	4e354 <ftello64@plt+0x37e14>
   27858:	ldr	r0, [pc, #2292]	; 28154 <ftello64@plt+0x11c14>
   2785c:	bl	4873c <ftello64@plt+0x321fc>
   27860:	ldr	r0, [sp, #72]	; 0x48
   27864:	bl	4e354 <ftello64@plt+0x37e14>
   27868:	ldr	r0, [pc, #2440]	; 281f8 <ftello64@plt+0x11cb8>
   2786c:	bl	489b4 <ftello64@plt+0x32474>
   27870:	b	27924 <ftello64@plt+0x113e4>
   27874:	mov	r1, r5
   27878:	add	r0, r9, #8
   2787c:	bl	15424 <strcmp@plt>
   27880:	cmp	r0, #0
   27884:	beq	27674 <ftello64@plt+0x11134>
   27888:	ldr	r9, [r9]
   2788c:	cmp	r9, #0
   27890:	bne	27874 <ftello64@plt+0x11334>
   27894:	b	276e0 <ftello64@plt+0x111a0>
   27898:	ldrb	r3, [sp, #204]	; 0xcc
   2789c:	add	r4, sp, #204	; 0xcc
   278a0:	cmp	r3, #0
   278a4:	beq	2805c <ftello64@plt+0x11b1c>
   278a8:	mov	r1, r4
   278ac:	ldr	r0, [sp, #72]	; 0x48
   278b0:	bl	15424 <strcmp@plt>
   278b4:	cmp	r0, #0
   278b8:	blt	2805c <ftello64@plt+0x11b1c>
   278bc:	ldrb	r3, [sp, #220]	; 0xdc
   278c0:	cmp	r3, #0
   278c4:	bne	282d8 <ftello64@plt+0x11d98>
   278c8:	ldr	r1, [sp, #72]	; 0x48
   278cc:	add	r0, sp, #172	; 0xac
   278d0:	bl	15424 <strcmp@plt>
   278d4:	cmp	r0, #0
   278d8:	ble	27658 <ftello64@plt+0x11118>
   278dc:	cmp	r6, #0
   278e0:	ldr	r4, [r7, #184]	; 0xb8
   278e4:	clz	r4, r4
   278e8:	lsr	r4, r4, #5
   278ec:	beq	285bc <ftello64@plt+0x1207c>
   278f0:	cmn	r6, #1
   278f4:	mov	r2, #5
   278f8:	ldreq	r1, [pc, #2136]	; 28158 <ftello64@plt+0x11c18>
   278fc:	ldrne	r1, [pc, #2136]	; 2815c <ftello64@plt+0x11c1c>
   27900:	mov	r0, #0
   27904:	bl	15718 <dcgettext@plt>
   27908:	mov	r3, r0
   2790c:	mov	r0, r4
   27910:	ldr	r2, [sp, #52]	; 0x34
   27914:	mov	r1, r8
   27918:	bl	26184 <ftello64@plt+0xfc44>
   2791c:	cmp	r8, #0
   27920:	beq	285d4 <ftello64@plt+0x12094>
   27924:	ldr	r3, [r7, #184]	; 0xb8
   27928:	cmp	r3, #0
   2792c:	moveq	r3, #1
   27930:	streq	r3, [sp, #100]	; 0x64
   27934:	beq	27658 <ftello64@plt+0x11118>
   27938:	ldr	r0, [pc, #2080]	; 28160 <ftello64@plt+0x11c20>
   2793c:	bl	4873c <ftello64@plt+0x321fc>
   27940:	b	27658 <ftello64@plt+0x11118>
   27944:	ldr	r2, [sp, #88]	; 0x58
   27948:	mov	r3, #0
   2794c:	cmp	r4, #0
   27950:	str	r3, [r2]
   27954:	bne	28100 <ftello64@plt+0x11bc0>
   27958:	ldr	r0, [sp, #32]
   2795c:	ldr	r3, [pc, #2048]	; 28164 <ftello64@plt+0x11c24>
   27960:	mov	r2, fp
   27964:	mov	r1, #33	; 0x21
   27968:	ldr	r0, [r0, #12]
   2796c:	bl	572a0 <ftello64@plt+0x40d60>
   27970:	ldr	r3, [pc, #2028]	; 28164 <ftello64@plt+0x11c24>
   27974:	str	r3, [sp, #92]	; 0x5c
   27978:	ldr	sl, [pc, #2024]	; 28168 <ftello64@plt+0x11c28>
   2797c:	mov	r4, #0
   27980:	add	r5, sp, #140	; 0x8c
   27984:	add	r6, sp, #136	; 0x88
   27988:	b	27990 <ftello64@plt+0x11450>
   2798c:	add	r4, r4, #1
   27990:	str	r5, [sp, #4]
   27994:	str	r6, [sp]
   27998:	mov	r3, #0
   2799c:	add	r2, sp, #132	; 0x84
   279a0:	mov	r1, r4
   279a4:	mov	r0, fp
   279a8:	bl	164c8 <ksba_cert_get_extension@plt>
   279ac:	cmp	r0, #0
   279b0:	bne	275c8 <ftello64@plt+0x11088>
   279b4:	mov	r1, sl
   279b8:	ldr	r0, [sp, #132]	; 0x84
   279bc:	bl	15424 <strcmp@plt>
   279c0:	cmp	r0, #0
   279c4:	bne	2798c <ftello64@plt+0x1144c>
   279c8:	mov	r1, r0
   279cc:	mov	r0, fp
   279d0:	bl	162a0 <ksba_cert_get_image@plt>
   279d4:	cmp	r0, #0
   279d8:	str	r0, [sp, #152]	; 0x98
   279dc:	beq	28678 <ftello64@plt+0x12138>
   279e0:	add	lr, sp, #148	; 0x94
   279e4:	add	r1, sp, #168	; 0xa8
   279e8:	ldr	ip, [sp, #136]	; 0x88
   279ec:	str	lr, [sp, #12]
   279f0:	add	lr, sp, #144	; 0x90
   279f4:	add	sl, sp, #164	; 0xa4
   279f8:	add	ip, r0, ip
   279fc:	str	r1, [sp, #40]	; 0x28
   27a00:	stmib	sp, {r1, lr}
   27a04:	add	r3, sp, #160	; 0xa0
   27a08:	add	r2, sp, #156	; 0x9c
   27a0c:	add	r0, sp, #152	; 0x98
   27a10:	str	sl, [sp]
   27a14:	mov	r1, r5
   27a18:	str	ip, [sp, #152]	; 0x98
   27a1c:	bl	49de4 <ftello64@plt+0x338a4>
   27a20:	cmp	r0, #0
   27a24:	bne	285a8 <ftello64@plt+0x12068>
   27a28:	ldr	ip, [sp, #144]	; 0x90
   27a2c:	ldr	r3, [sp, #140]	; 0x8c
   27a30:	cmp	ip, r3
   27a34:	bhi	28678 <ftello64@plt+0x12138>
   27a38:	ldr	r3, [sp, #160]	; 0xa0
   27a3c:	cmp	r3, #16
   27a40:	bne	28678 <ftello64@plt+0x12138>
   27a44:	add	r3, sp, #148	; 0x94
   27a48:	str	r3, [sp, #12]
   27a4c:	add	r3, sp, #144	; 0x90
   27a50:	str	r3, [sp, #8]
   27a54:	ldr	r3, [sp, #40]	; 0x28
   27a58:	str	sl, [sp]
   27a5c:	str	r3, [sp, #4]
   27a60:	add	r2, sp, #156	; 0x9c
   27a64:	add	r3, sp, #160	; 0xa0
   27a68:	mov	r1, r5
   27a6c:	add	r0, sp, #152	; 0x98
   27a70:	str	ip, [sp, #140]	; 0x8c
   27a74:	bl	49de4 <ftello64@plt+0x338a4>
   27a78:	cmp	r0, #0
   27a7c:	bne	285a8 <ftello64@plt+0x12068>
   27a80:	ldr	r1, [sp, #144]	; 0x90
   27a84:	ldr	r3, [sp, #140]	; 0x8c
   27a88:	cmp	r1, r3
   27a8c:	bhi	28678 <ftello64@plt+0x12138>
   27a90:	ldr	r3, [sp, #160]	; 0xa0
   27a94:	cmp	r3, #6
   27a98:	bne	28678 <ftello64@plt+0x12138>
   27a9c:	ldr	r0, [sp, #152]	; 0x98
   27aa0:	bl	15ec8 <ksba_oid_to_str@plt>
   27aa4:	subs	r4, r0, #0
   27aa8:	beq	28598 <ftello64@plt+0x12058>
   27aac:	ldr	r3, [r7, #4]
   27ab0:	cmp	r3, #0
   27ab4:	bne	28e8c <ftello64@plt+0x1294c>
   27ab8:	ldr	r1, [pc, #2028]	; 282ac <ftello64@plt+0x11d6c>
   27abc:	mov	r0, r4
   27ac0:	bl	15424 <strcmp@plt>
   27ac4:	mov	r5, r0
   27ac8:	mov	r0, r4
   27acc:	bl	15db4 <ksba_free@plt>
   27ad0:	cmp	r5, #0
   27ad4:	ldreq	r2, [sp, #88]	; 0x58
   27ad8:	ldrbeq	r3, [r2]
   27adc:	orreq	r3, r3, #4
   27ae0:	strbeq	r3, [r2]
   27ae4:	b	275c8 <ftello64@plt+0x11088>
   27ae8:	mov	r0, r4
   27aec:	ldr	r1, [sp, #72]	; 0x48
   27af0:	bl	4e3d0 <ftello64@plt+0x37e90>
   27af4:	b	27788 <ftello64@plt+0x11248>
   27af8:	ldr	r2, [pc, #1644]	; 2816c <ftello64@plt+0x11c2c>
   27afc:	uxth	r3, r0
   27b00:	cmp	r3, r2
   27b04:	cmpne	r3, #26
   27b08:	ldr	r9, [sp, #84]	; 0x54
   27b0c:	bne	27d1c <ftello64@plt+0x117dc>
   27b10:	ldr	r3, [sp, #36]	; 0x24
   27b14:	cmp	r3, #0
   27b18:	bne	28f74 <ftello64@plt+0x12a34>
   27b1c:	ldr	r3, [r7, #176]	; 0xb0
   27b20:	cmp	r3, #0
   27b24:	beq	27d30 <ftello64@plt+0x117f0>
   27b28:	ldr	r3, [sp, #56]	; 0x38
   27b2c:	cmp	r3, #0
   27b30:	bne	28750 <ftello64@plt+0x12210>
   27b34:	ldr	r3, [sp, #64]	; 0x40
   27b38:	cmp	r3, #50	; 0x32
   27b3c:	beq	287d0 <ftello64@plt+0x12290>
   27b40:	mov	r0, r9
   27b44:	bl	1b780 <ftello64@plt+0x5240>
   27b48:	ldr	r3, [sp, #56]	; 0x38
   27b4c:	mov	r2, fp
   27b50:	str	r3, [sp]
   27b54:	mov	r1, r9
   27b58:	ldr	r3, [sp, #28]
   27b5c:	ldr	r0, [sp, #32]
   27b60:	bl	26420 <ftello64@plt+0xfee0>
   27b64:	cmp	r0, #0
   27b68:	bne	28828 <ftello64@plt+0x122e8>
   27b6c:	ldr	r0, [sp, #116]	; 0x74
   27b70:	bl	15358 <ksba_cert_release@plt>
   27b74:	ldr	r3, [sp, #56]	; 0x38
   27b78:	add	r1, sp, #116	; 0x74
   27b7c:	mov	r0, r9
   27b80:	str	r3, [sp, #116]	; 0x74
   27b84:	bl	1b338 <ftello64@plt+0x4df8>
   27b88:	cmp	r0, #0
   27b8c:	bne	28808 <ftello64@plt+0x122c8>
   27b90:	ldr	r6, [pc, #1496]	; 28170 <ftello64@plt+0x11c30>
   27b94:	ldr	r5, [sp, #52]	; 0x34
   27b98:	str	sl, [sp, #36]	; 0x24
   27b9c:	b	27c94 <ftello64@plt+0x11754>
   27ba0:	mov	r1, fp
   27ba4:	ldr	r0, [sp, #116]	; 0x74
   27ba8:	bl	25514 <ftello64@plt+0xefd4>
   27bac:	subs	r4, r0, #0
   27bb0:	beq	27f24 <ftello64@plt+0x119e4>
   27bb4:	mov	r2, #5
   27bb8:	ldr	r1, [pc, #1460]	; 28174 <ftello64@plt+0x11c34>
   27bbc:	mov	r0, #0
   27bc0:	bl	15718 <dcgettext@plt>
   27bc4:	mov	r2, r5
   27bc8:	mov	r1, r8
   27bcc:	mov	r3, r0
   27bd0:	mov	r0, #0
   27bd4:	bl	26184 <ftello64@plt+0xfc44>
   27bd8:	ldr	r3, [r7]
   27bdc:	tst	r3, #1
   27be0:	bne	27cb8 <ftello64@plt+0x11778>
   27be4:	uxth	r4, r4
   27be8:	cmp	r4, #8
   27bec:	bne	27cdc <ftello64@plt+0x1179c>
   27bf0:	mov	r3, #1
   27bf4:	str	r3, [sp]
   27bf8:	mov	r2, fp
   27bfc:	ldr	r3, [sp, #28]
   27c00:	mov	r1, r9
   27c04:	ldr	r0, [sp, #32]
   27c08:	bl	26420 <ftello64@plt+0xfee0>
   27c0c:	cmp	r0, #0
   27c10:	bne	27cdc <ftello64@plt+0x1179c>
   27c14:	add	r1, sp, #160	; 0xa0
   27c18:	mov	r0, r9
   27c1c:	bl	1b338 <ftello64@plt+0x4df8>
   27c20:	cmp	r0, #0
   27c24:	bne	27d00 <ftello64@plt+0x117c0>
   27c28:	ldr	r1, [sp, #36]	; 0x24
   27c2c:	ldr	r0, [sp, #116]	; 0x74
   27c30:	ldr	r4, [sp, #160]	; 0xa0
   27c34:	bl	162a0 <ksba_cert_get_image@plt>
   27c38:	subs	sl, r0, #0
   27c3c:	beq	27c60 <ftello64@plt+0x11720>
   27c40:	ldr	r1, [sp, #40]	; 0x28
   27c44:	mov	r0, r4
   27c48:	bl	162a0 <ksba_cert_get_image@plt>
   27c4c:	subs	r1, r0, #0
   27c50:	beq	27c60 <ftello64@plt+0x11720>
   27c54:	ldrd	r2, [sp, #164]	; 0xa4
   27c58:	cmp	r2, r3
   27c5c:	beq	27cf0 <ftello64@plt+0x117b0>
   27c60:	mov	r2, #5
   27c64:	ldr	r1, [pc, #1292]	; 28178 <ftello64@plt+0x11c38>
   27c68:	mov	r0, #0
   27c6c:	bl	15718 <dcgettext@plt>
   27c70:	mov	r2, r5
   27c74:	mov	r1, r8
   27c78:	mov	r3, r0
   27c7c:	mov	r0, #0
   27c80:	bl	26184 <ftello64@plt+0xfc44>
   27c84:	ldr	r0, [sp, #116]	; 0x74
   27c88:	bl	15358 <ksba_cert_release@plt>
   27c8c:	ldr	r3, [sp, #160]	; 0xa0
   27c90:	str	r3, [sp, #116]	; 0x74
   27c94:	ldr	r3, [r7]
   27c98:	tst	r3, #1
   27c9c:	beq	27ba0 <ftello64@plt+0x11660>
   27ca0:	ldr	r0, [pc, #1236]	; 2817c <ftello64@plt+0x11c3c>
   27ca4:	bl	488ec <ftello64@plt+0x323ac>
   27ca8:	ldr	r1, [sp, #116]	; 0x74
   27cac:	ldr	r0, [pc, #1472]	; 28274 <ftello64@plt+0x11d34>
   27cb0:	bl	2401c <ftello64@plt+0xdadc>
   27cb4:	b	27ba0 <ftello64@plt+0x11660>
   27cb8:	ldr	r1, [sp, #116]	; 0x74
   27cbc:	ldr	r0, [pc, #1212]	; 28180 <ftello64@plt+0x11c40>
   27cc0:	bl	2401c <ftello64@plt+0xdadc>
   27cc4:	uxth	r4, r4
   27cc8:	mov	r1, fp
   27ccc:	mov	r0, r6
   27cd0:	bl	2401c <ftello64@plt+0xdadc>
   27cd4:	cmp	r4, #8
   27cd8:	beq	27bf0 <ftello64@plt+0x116b0>
   27cdc:	mov	sl, r9
   27ce0:	ldr	r8, [sp, #32]
   27ce4:	ldr	r9, [sp, #48]	; 0x30
   27ce8:	ldr	r6, [pc, #1432]	; 28288 <ftello64@plt+0x11d48>
   27cec:	b	27384 <ftello64@plt+0x10e44>
   27cf0:	mov	r0, sl
   27cf4:	bl	156b8 <memcmp@plt>
   27cf8:	cmp	r0, #0
   27cfc:	bne	27c60 <ftello64@plt+0x11720>
   27d00:	ldr	r0, [sp, #160]	; 0xa0
   27d04:	mov	sl, r9
   27d08:	ldr	r8, [sp, #32]
   27d0c:	ldr	r9, [sp, #48]	; 0x30
   27d10:	ldr	r6, [pc, #1392]	; 28288 <ftello64@plt+0x11d48>
   27d14:	bl	15358 <ksba_cert_release@plt>
   27d18:	b	27384 <ftello64@plt+0x10e44>
   27d1c:	mov	sl, r9
   27d20:	ldr	r8, [sp, #32]
   27d24:	ldr	r9, [sp, #48]	; 0x30
   27d28:	mov	r6, r0
   27d2c:	b	27384 <ftello64@plt+0x10e44>
   27d30:	ldr	r1, [sp, #40]	; 0x28
   27d34:	mov	r0, fp
   27d38:	bl	15b68 <ksba_cert_get_cert_policies@plt>
   27d3c:	uxth	r3, r0
   27d40:	cmp	r3, #58	; 0x3a
   27d44:	beq	27b28 <ftello64@plt+0x115e8>
   27d48:	cmp	r0, #0
   27d4c:	bne	280ec <ftello64@plt+0x11bac>
   27d50:	ldr	r3, [r7, #4]
   27d54:	ldr	r2, [sp, #76]	; 0x4c
   27d58:	ldr	r4, [sp, #168]	; 0xa8
   27d5c:	cmp	r3, #1
   27d60:	movle	r2, #0
   27d64:	andgt	r2, r2, #1
   27d68:	cmp	r2, #0
   27d6c:	bne	28680 <ftello64@plt+0x12140>
   27d70:	ldr	r1, [pc, #1036]	; 28184 <ftello64@plt+0x11c44>
   27d74:	mov	r0, r4
   27d78:	bl	15310 <strstr@plt>
   27d7c:	ldr	r5, [r7, #172]	; 0xac
   27d80:	cmp	r5, #0
   27d84:	str	r0, [sp, #84]	; 0x54
   27d88:	beq	284fc <ftello64@plt+0x11fbc>
   27d8c:	mov	r0, r5
   27d90:	ldr	r1, [pc, #1008]	; 28188 <ftello64@plt+0x11c48>
   27d94:	bl	16270 <fopen64@plt>
   27d98:	subs	r5, r0, #0
   27d9c:	beq	285dc <ftello64@plt+0x1209c>
   27da0:	ldr	r6, [sp, #72]	; 0x48
   27da4:	mov	r2, r5
   27da8:	mov	r1, #255	; 0xff
   27dac:	mov	r0, r6
   27db0:	bl	15550 <fgets@plt>
   27db4:	cmp	r0, #0
   27db8:	beq	289f4 <ftello64@plt+0x124b4>
   27dbc:	ldrb	r4, [sp, #236]	; 0xec
   27dc0:	cmp	r4, #0
   27dc4:	beq	2887c <ftello64@plt+0x1233c>
   27dc8:	mov	r0, r6
   27dcc:	bl	15cb8 <strlen@plt>
   27dd0:	add	r3, sp, #496	; 0x1f0
   27dd4:	add	r0, r3, r0
   27dd8:	ldrb	r3, [r0, #-261]	; 0xfffffefb
   27ddc:	cmp	r3, #10
   27de0:	bne	2887c <ftello64@plt+0x1233c>
   27de4:	cmp	r4, #9
   27de8:	cmpne	r4, #32
   27dec:	moveq	r2, #1
   27df0:	movne	r2, #0
   27df4:	moveq	r3, r6
   27df8:	bne	27e0c <ftello64@plt+0x118cc>
   27dfc:	ldrb	r4, [r3, #1]!
   27e00:	cmp	r4, #9
   27e04:	cmpne	r4, #32
   27e08:	beq	27dfc <ftello64@plt+0x118bc>
   27e0c:	cmp	r4, #0
   27e10:	sub	r3, r4, #10
   27e14:	clz	r3, r3
   27e18:	lsr	r3, r3, #5
   27e1c:	moveq	r3, #1
   27e20:	cmp	r4, #35	; 0x23
   27e24:	movne	r4, r3
   27e28:	orreq	r4, r3, #1
   27e2c:	cmp	r4, #0
   27e30:	bne	27da4 <ftello64@plt+0x11864>
   27e34:	cmp	r2, #0
   27e38:	mov	r4, r6
   27e3c:	beq	27e50 <ftello64@plt+0x11910>
   27e40:	ldrb	r3, [r4, #1]!
   27e44:	cmp	r3, #9
   27e48:	cmpne	r3, #32
   27e4c:	beq	27e40 <ftello64@plt+0x11900>
   27e50:	ldr	r1, [pc, #820]	; 2818c <ftello64@plt+0x11c4c>
   27e54:	mov	r0, r4
   27e58:	bl	16294 <strpbrk@plt>
   27e5c:	ldrb	r1, [r0]
   27e60:	sub	r2, r4, r0
   27e64:	clz	r2, r2
   27e68:	cmp	r1, #0
   27e6c:	lsr	r2, r2, #5
   27e70:	moveq	r2, #1
   27e74:	cmp	r2, #0
   27e78:	bne	28e04 <ftello64@plt+0x128c4>
   27e7c:	ldr	r3, [sp, #168]	; 0xa8
   27e80:	strb	r2, [r0]
   27e84:	mov	r1, r4
   27e88:	mov	r0, r3
   27e8c:	str	r5, [sp, #104]	; 0x68
   27e90:	str	r6, [sp, #108]	; 0x6c
   27e94:	mov	r5, r3
   27e98:	bl	15310 <strstr@plt>
   27e9c:	subs	r6, r0, #0
   27ea0:	beq	27ee0 <ftello64@plt+0x119a0>
   27ea4:	cmp	r5, r6
   27ea8:	beq	27eb8 <ftello64@plt+0x11978>
   27eac:	ldrb	r2, [r6, #-1]
   27eb0:	cmp	r2, #10
   27eb4:	bne	27ecc <ftello64@plt+0x1198c>
   27eb8:	mov	r0, r4
   27ebc:	bl	15cb8 <strlen@plt>
   27ec0:	ldrb	r2, [r6, r0]
   27ec4:	cmp	r2, #58	; 0x3a
   27ec8:	beq	283f0 <ftello64@plt+0x11eb0>
   27ecc:	add	r0, r6, #1
   27ed0:	mov	r1, r4
   27ed4:	bl	15310 <strstr@plt>
   27ed8:	subs	r6, r0, #0
   27edc:	bne	27ea4 <ftello64@plt+0x11964>
   27ee0:	ldr	r5, [sp, #104]	; 0x68
   27ee4:	ldr	r6, [sp, #108]	; 0x6c
   27ee8:	b	27da4 <ftello64@plt+0x11864>
   27eec:	adds	r6, r3, #0
   27ef0:	movne	r6, #1
   27ef4:	rsb	r6, r6, #0
   27ef8:	b	27320 <ftello64@plt+0x10de0>
   27efc:	ldr	r3, [sp, #60]	; 0x3c
   27f00:	cmp	r3, #0
   27f04:	bne	274e8 <ftello64@plt+0x10fa8>
   27f08:	ldr	r0, [sp, #28]
   27f0c:	bl	156a0 <gcry_free@plt>
   27f10:	ldr	r0, [sp, #44]	; 0x2c
   27f14:	bl	156a0 <gcry_free@plt>
   27f18:	mov	r0, sl
   27f1c:	bl	1b0b0 <ftello64@plt+0x4b70>
   27f20:	b	27514 <ftello64@plt+0x10fd4>
   27f24:	ldr	r0, [sp, #116]	; 0x74
   27f28:	bl	270fc <ftello64@plt+0x10bbc>
   27f2c:	ldr	r3, [sp, #52]	; 0x34
   27f30:	ldr	r2, [sp, #40]	; 0x28
   27f34:	str	r3, [sp]
   27f38:	ldr	r1, [sp, #116]	; 0x74
   27f3c:	mov	r3, r8
   27f40:	mov	r5, r0
   27f44:	ldr	r0, [sp, #32]
   27f48:	bl	26e28 <ftello64@plt+0x108e8>
   27f4c:	subs	r6, r0, #0
   27f50:	beq	27f6c <ftello64@plt+0x11a2c>
   27f54:	cmp	r5, #0
   27f58:	bne	28694 <ftello64@plt+0x12154>
   27f5c:	mov	sl, r9
   27f60:	ldr	r8, [sp, #32]
   27f64:	ldr	r9, [sp, #48]	; 0x30
   27f68:	b	27384 <ftello64@plt+0x10e44>
   27f6c:	ldr	r3, [sp, #168]	; 0xa8
   27f70:	ldr	r2, [sp, #64]	; 0x40
   27f74:	cmp	r3, r2
   27f78:	bcc	28dbc <ftello64@plt+0x1287c>
   27f7c:	mvn	r4, #0
   27f80:	cmp	r8, #0
   27f84:	beq	28374 <ftello64@plt+0x11e34>
   27f88:	ldr	r3, [sp, #544]	; 0x220
   27f8c:	tst	r3, #5
   27f90:	beq	2848c <ftello64@plt+0x11f4c>
   27f94:	ldr	r3, [sp, #68]	; 0x44
   27f98:	cmp	r3, #0
   27f9c:	beq	27fb8 <ftello64@plt+0x11a78>
   27fa0:	add	r2, sp, #188	; 0xbc
   27fa4:	mov	r1, #0
   27fa8:	mov	r0, fp
   27fac:	bl	16534 <ksba_cert_get_validity@plt>
   27fb0:	cmp	r0, #0
   27fb4:	bne	28f88 <ftello64@plt+0x12a48>
   27fb8:	mov	r0, r9
   27fbc:	bl	1b780 <ftello64@plt+0x5240>
   27fc0:	mov	r0, fp
   27fc4:	bl	15358 <ksba_cert_release@plt>
   27fc8:	ldr	r2, [sp, #64]	; 0x40
   27fcc:	mov	r3, #0
   27fd0:	add	r2, r2, #1
   27fd4:	ldr	fp, [sp, #116]	; 0x74
   27fd8:	str	r2, [sp, #64]	; 0x40
   27fdc:	ldr	r4, [sp, #48]	; 0x30
   27fe0:	str	r3, [sp, #116]	; 0x74
   27fe4:	b	27288 <ftello64@plt+0x10d48>
   27fe8:	ldr	r0, [pc, #416]	; 28190 <ftello64@plt+0x11c50>
   27fec:	bl	4873c <ftello64@plt+0x321fc>
   27ff0:	b	27540 <ftello64@plt+0x11000>
   27ff4:	ldr	r1, [sp, #80]	; 0x50
   27ff8:	ldr	r0, [pc, #404]	; 28194 <ftello64@plt+0x11c54>
   27ffc:	bl	2401c <ftello64@plt+0xdadc>
   28000:	b	27258 <ftello64@plt+0x10d18>
   28004:	mov	r2, #5
   28008:	ldr	r1, [pc, #392]	; 28198 <ftello64@plt+0x11c58>
   2800c:	mov	r0, #0
   28010:	mov	sl, r9
   28014:	ldr	r8, [sp, #32]
   28018:	ldr	r9, [sp, #48]	; 0x30
   2801c:	bl	15718 <dcgettext@plt>
   28020:	ldrb	r2, [sp, #220]	; 0xdc
   28024:	cmp	r2, #0
   28028:	mov	r3, r0
   2802c:	beq	28354 <ftello64@plt+0x11e14>
   28030:	ldr	r2, [pc, #368]	; 281a8 <ftello64@plt+0x11c68>
   28034:	mov	r0, r2
   28038:	mov	r1, r2
   2803c:	stm	sp, {r0, r2}
   28040:	str	r1, [sp, #8]
   28044:	ldr	r2, [sp, #52]	; 0x34
   28048:	ldr	r1, [sp, #536]	; 0x218
   2804c:	mov	r0, #1
   28050:	bl	26184 <ftello64@plt+0xfc44>
   28054:	ldr	r6, [pc, #424]	; 28204 <ftello64@plt+0x11cc4>
   28058:	b	27384 <ftello64@plt+0x10e44>
   2805c:	mov	r0, r4
   28060:	ldr	r1, [sp, #72]	; 0x48
   28064:	bl	4e3d0 <ftello64@plt+0x37e90>
   28068:	ldrb	r3, [sp, #220]	; 0xdc
   2806c:	cmp	r3, #0
   28070:	beq	28088 <ftello64@plt+0x11b48>
   28074:	mov	r1, r5
   28078:	add	r0, sp, #172	; 0xac
   2807c:	bl	15424 <strcmp@plt>
   28080:	cmp	r0, #0
   28084:	blt	282ec <ftello64@plt+0x11dac>
   28088:	ldrb	r3, [sp, #236]	; 0xec
   2808c:	cmp	r3, #0
   28090:	bne	278c8 <ftello64@plt+0x11388>
   28094:	b	27658 <ftello64@plt+0x11118>
   28098:	ldr	r6, [pc, #372]	; 28214 <ftello64@plt+0x11cd4>
   2809c:	mov	r2, #5
   280a0:	ldr	r1, [pc, #244]	; 2819c <ftello64@plt+0x11c5c>
   280a4:	mov	fp, sl
   280a8:	bl	15718 <dcgettext@plt>
   280ac:	bl	487a0 <ftello64@plt+0x32260>
   280b0:	str	sl, [sp, #44]	; 0x2c
   280b4:	str	sl, [sp, #28]
   280b8:	ldr	r9, [r8, #12]
   280bc:	cmp	r9, #0
   280c0:	bne	283dc <ftello64@plt+0x11e9c>
   280c4:	ldr	r3, [sp, #60]	; 0x3c
   280c8:	cmp	r3, #0
   280cc:	bne	274e8 <ftello64@plt+0x10fa8>
   280d0:	ldr	r0, [sp, #28]
   280d4:	bl	156a0 <gcry_free@plt>
   280d8:	ldr	r0, [sp, #44]	; 0x2c
   280dc:	bl	156a0 <gcry_free@plt>
   280e0:	mov	r0, sl
   280e4:	bl	1b0b0 <ftello64@plt+0x4b70>
   280e8:	b	27530 <ftello64@plt+0x10ff0>
   280ec:	cmp	r3, #116	; 0x74
   280f0:	bne	27d1c <ftello64@plt+0x117dc>
   280f4:	mov	r3, #1
   280f8:	str	r3, [sp, #96]	; 0x60
   280fc:	b	27b28 <ftello64@plt+0x115e8>
   28100:	ldr	r0, [sp, #32]
   28104:	mov	r2, fp
   28108:	mov	r1, #33	; 0x21
   2810c:	ldr	r0, [r0, #12]
   28110:	str	r3, [sp, #92]	; 0x5c
   28114:	bl	572a0 <ftello64@plt+0x40d60>
   28118:	b	275c8 <ftello64@plt+0x11088>
   2811c:	andeq	pc, r7, r8, lsl #15
   28120:	andeq	r5, r6, ip, asr #3
   28124:	ldrdeq	r5, [r6], -ip
   28128:	andeq	r0, r8, r0, lsr #30
   2812c:	andeq	r5, r6, ip, lsl r3
   28130:	andeq	r1, r6, ip, ror r7
   28134:	andeq	r4, r6, r0, lsl #24
   28138:	andeq	r5, r6, r8, lsr #3
   2813c:	ldrdeq	r5, [r6], -r0
   28140:	movweq	r0, #103	; 0x67
   28144:	andeq	r5, r6, r4, asr r4
   28148:	andeq	r5, r6, r8, lsl #9
   2814c:	andeq	r5, r6, r0, lsl #10
   28150:	andeq	r5, r6, ip, lsl r5
   28154:	andeq	r5, r6, r8, lsr r5
   28158:	andeq	r5, r6, r8, ror r5
   2815c:	muleq	r6, r8, r5
   28160:	andeq	r5, r6, r0, asr #10
   28164:	movweq	r0, #98	; 0x62
   28168:	andeq	r5, r6, r0, lsl #5
   2816c:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   28170:	andeq	r5, r6, r8, ror r9
   28174:	ldrdeq	r5, [r6], -ip
   28178:	andeq	r5, r6, r8, lsl #19
   2817c:	andeq	r5, r6, ip, asr #18
   28180:	andeq	r5, r6, r8, ror #18
   28184:	andeq	r5, r6, r4, lsr #12
   28188:	andeq	r6, r6, r4, ror sp
   2818c:	andeq	r5, r6, ip, asr #13
   28190:	andeq	r5, r6, r4, lsr #4
   28194:	andeq	r5, r6, r8, asr r2
   28198:	andeq	r5, r6, r4, asr #6
   2819c:	ldrdeq	r1, [r6], -r8
   281a0:	ldrdeq	r5, [r6], -r4
   281a4:	strdeq	r5, [r6], -r4
   281a8:			; <UNDEFINED> instruction: 0x0006abbc
   281ac:	ldrdeq	pc, [r5], -r8
   281b0:	muleq	r6, r0, r1
   281b4:	muleq	r6, ip, r1
   281b8:	andeq	r5, r6, r4, lsr sl
   281bc:	andeq	r5, r6, r8, asr sl
   281c0:	andeq	r5, r6, ip, lsl r4
   281c4:	andeq	r5, r6, r8, asr #9
   281c8:	andeq	r5, r6, r4, ror #9
   281cc:			; <UNDEFINED> instruction: 0x000653b8
   281d0:	andeq	r5, r6, r8, lsr #12
   281d4:	andeq	r5, r6, r4, ror r3
   281d8:	andeq	r5, r6, r8, lsr #7
   281dc:	strdeq	r5, [r6], -r8
   281e0:	andeq	r5, r6, r0, ror #10
   281e4:	andeq	r5, r6, r0, asr #11
   281e8:	andeq	r5, r6, ip, asr r6
   281ec:	movweq	r0, #65	; 0x41
   281f0:	andeq	r5, r6, r4, lsl #12
   281f4:	muleq	r6, r8, r3
   281f8:	andeq	ip, r6, r8, ror sp
   281fc:	movweq	r0, #102	; 0x66
   28200:	andeq	r5, r6, r0, ror #4
   28204:	movweq	r0, #36	; 0x24
   28208:	ldrdeq	r5, [r6], -r4
   2820c:	strdeq	r5, [r6], -r8
   28210:	andeq	r4, r6, r4, ror ip
   28214:	movweq	r0, #1
   28218:	ldrdeq	r5, [r6], -r4
   2821c:	movweq	r0, #75	; 0x4b
   28220:	movweq	r0, #97	; 0x61
   28224:	andeq	r5, r6, ip, lsl sl
   28228:			; <UNDEFINED> instruction: 0x000651b4
   2822c:	andeq	r5, r6, ip, asr #21
   28230:	movweq	r0, #94	; 0x5e
   28234:	movweq	r0, #101	; 0x65
   28238:	movweq	r0, #95	; 0x5f
   2823c:	movweq	r0, #96	; 0x60
   28240:	movweq	r0, #116	; 0x74
   28244:	andeq	r5, r6, ip, lsr #13
   28248:	andeq	r5, r6, r4, lsl r9
   2824c:	andeq	r5, r6, r4, lsr r9
   28250:	strdeq	ip, [r6], -r4
   28254:	movweq	r0, #185	; 0xb9
   28258:	ldrdeq	r5, [r6], -r0
   2825c:	andeq	r5, r6, r0, lsr #14
   28260:	andeq	r5, r6, r8, lsl #15
   28264:	andeq	r0, r8, ip, lsl #24
   28268:			; <UNDEFINED> instruction: 0x000657b0
   2826c:	andeq	sl, r6, r0, ror r8
   28270:	movweq	r0, #60	; 0x3c
   28274:	andeq	r5, r6, r0, asr #9
   28278:	strdeq	r5, [r6], -r4
   2827c:	andeq	r5, r6, r0, lsl r7
   28280:	andeq	r5, r6, r0, ror #14
   28284:	andeq	r5, r6, r8, asr #19
   28288:	movweq	r0, #56	; 0x38
   2828c:	andeq	r5, r6, r8, ror r6
   28290:	movweq	r0, #115	; 0x73
   28294:	andeq	r3, r6, r0, asr #8
   28298:	andeq	r5, r6, ip, lsl #21
   2829c:	andeq	r5, r6, r4, lsr #21
   282a0:	strdeq	r5, [r6], -ip
   282a4:	andeq	r5, r6, r0, lsl #20
   282a8:	muleq	r6, r8, r2
   282ac:	andeq	r5, r6, r8, asr #5
   282b0:	andeq	r5, r6, r0, ror #5
   282b4:	andeq	pc, r5, r4, lsr #24
   282b8:	andeq	pc, r5, ip, lsr #24
   282bc:	muleq	r6, r8, r8
   282c0:	andeq	r5, r6, ip, asr r8
   282c4:	andeq	r4, r6, r8, lsl ip
   282c8:	ldrdeq	r0, [r0], -r9
   282cc:	andeq	r5, r6, r4, ror sl
   282d0:	strdeq	r5, [r6], -ip
   282d4:	andeq	r5, r6, r0, asr #15
   282d8:	mov	r1, r5
   282dc:	add	r0, sp, #172	; 0xac
   282e0:	bl	15424 <strcmp@plt>
   282e4:	cmp	r0, #0
   282e8:	bge	278c8 <ftello64@plt+0x11388>
   282ec:	cmp	r6, #0
   282f0:	mov	sl, r9
   282f4:	ldr	r8, [sp, #32]
   282f8:	ldr	r9, [sp, #48]	; 0x30
   282fc:	beq	28474 <ftello64@plt+0x11f34>
   28300:	cmn	r6, #1
   28304:	mov	r2, #5
   28308:	ldreq	r1, [pc, #-368]	; 281a0 <ftello64@plt+0x11c60>
   2830c:	ldrne	r1, [pc, #-368]	; 281a4 <ftello64@plt+0x11c64>
   28310:	mov	r0, #0
   28314:	bl	15718 <dcgettext@plt>
   28318:	mov	r3, r0
   2831c:	ldr	r2, [sp, #52]	; 0x34
   28320:	ldr	r1, [sp, #536]	; 0x218
   28324:	mov	r0, #1
   28328:	bl	26184 <ftello64@plt+0xfc44>
   2832c:	ldr	r3, [sp, #536]	; 0x218
   28330:	cmp	r3, #0
   28334:	beq	286d0 <ftello64@plt+0x12190>
   28338:	ldr	r6, [pc, #-324]	; 281fc <ftello64@plt+0x11cbc>
   2833c:	mvn	r3, #0
   28340:	str	r3, [sp, #36]	; 0x24
   28344:	ldr	r3, [r9, #8]
   28348:	cmp	r3, #0
   2834c:	beq	2740c <ftello64@plt+0x10ecc>
   28350:	b	27398 <ftello64@plt+0x10e58>
   28354:	ldrb	ip, [sp, #236]	; 0xec
   28358:	ldr	r1, [pc, #-440]	; 281a8 <ftello64@plt+0x11c68>
   2835c:	ldr	r2, [pc, #-440]	; 281ac <ftello64@plt+0x11c6c>
   28360:	cmp	ip, #0
   28364:	movne	r2, r1
   28368:	ldr	r0, [pc, #-448]	; 281b0 <ftello64@plt+0x11c70>
   2836c:	ldr	r1, [pc, #-448]	; 281b4 <ftello64@plt+0x11c74>
   28370:	b	2803c <ftello64@plt+0x11afc>
   28374:	ldr	r0, [sp, #116]	; 0x74
   28378:	bl	23134 <ftello64@plt+0xcbf4>
   2837c:	subs	r6, r0, #0
   28380:	bne	28e40 <ftello64@plt+0x12900>
   28384:	ldr	r3, [sp, #544]	; 0x220
   28388:	tst	r3, #5
   2838c:	beq	2848c <ftello64@plt+0x11f4c>
   28390:	ldr	r3, [r7, #4]
   28394:	ldr	r2, [sp, #76]	; 0x4c
   28398:	cmp	r3, #0
   2839c:	moveq	r2, #0
   283a0:	cmp	r2, #0
   283a4:	beq	27f94 <ftello64@plt+0x11a54>
   283a8:	ldr	r3, [sp, #64]	; 0x40
   283ac:	cmp	r3, #0
   283b0:	beq	288c8 <ftello64@plt+0x12388>
   283b4:	cmp	r5, #0
   283b8:	moveq	r0, r5
   283bc:	moveq	r2, #5
   283c0:	ldreq	r1, [pc, #-528]	; 281b8 <ftello64@plt+0x11c78>
   283c4:	movne	r2, #5
   283c8:	ldrne	r1, [pc, #-532]	; 281bc <ftello64@plt+0x11c7c>
   283cc:	movne	r0, #0
   283d0:	bl	15718 <dcgettext@plt>
   283d4:	bl	4873c <ftello64@plt+0x321fc>
   283d8:	b	27f94 <ftello64@plt+0x11a54>
   283dc:	mov	r0, r9
   283e0:	mov	r1, #28
   283e4:	bl	57128 <ftello64@plt+0x40be8>
   283e8:	mov	r9, #0
   283ec:	b	274d0 <ftello64@plt+0x10f90>
   283f0:	ldr	r5, [sp, #104]	; 0x68
   283f4:	ldr	r3, [sp, #108]	; 0x6c
   283f8:	mov	r0, r5
   283fc:	str	r3, [sp, #72]	; 0x48
   28400:	bl	16000 <fclose@plt>
   28404:	ldr	r0, [sp, #168]	; 0xa8
   28408:	bl	156a0 <gcry_free@plt>
   2840c:	b	27b28 <ftello64@plt+0x115e8>
   28410:	mov	r2, #5
   28414:	ldr	r1, [pc, #-604]	; 281c0 <ftello64@plt+0x11c80>
   28418:	mov	r0, r6
   2841c:	bl	15718 <dcgettext@plt>
   28420:	ldr	r2, [sp, #52]	; 0x34
   28424:	mov	r1, r8
   28428:	mov	r3, r0
   2842c:	mov	r0, r4
   28430:	bl	26184 <ftello64@plt+0xfc44>
   28434:	cmp	r8, #0
   28438:	bne	27924 <ftello64@plt+0x113e4>
   2843c:	mov	r2, #5
   28440:	ldr	r1, [pc, #-644]	; 281c4 <ftello64@plt+0x11c84>
   28444:	mov	r0, r8
   28448:	bl	15718 <dcgettext@plt>
   2844c:	bl	4873c <ftello64@plt+0x321fc>
   28450:	add	r0, sp, #188	; 0xbc
   28454:	bl	4e354 <ftello64@plt+0x37e14>
   28458:	ldr	r0, [pc, #-616]	; 281f8 <ftello64@plt+0x11cb8>
   2845c:	bl	489b4 <ftello64@plt+0x32474>
   28460:	mov	r2, #5
   28464:	ldr	r1, [pc, #-676]	; 281c8 <ftello64@plt+0x11c88>
   28468:	mov	r0, r8
   2846c:	bl	15718 <dcgettext@plt>
   28470:	b	2784c <ftello64@plt+0x1130c>
   28474:	mov	r0, r6
   28478:	mov	r2, #5
   2847c:	ldr	r1, [pc, #-696]	; 281cc <ftello64@plt+0x11c8c>
   28480:	bl	15718 <dcgettext@plt>
   28484:	mov	r3, r0
   28488:	b	2831c <ftello64@plt+0x11ddc>
   2848c:	cmp	r5, #0
   28490:	beq	284b8 <ftello64@plt+0x11f78>
   28494:	ldr	r3, [r7, #160]	; 0xa0
   28498:	cmp	r3, #0
   2849c:	bne	28390 <ftello64@plt+0x11e50>
   284a0:	cmp	r4, #0
   284a4:	bne	284b8 <ftello64@plt+0x11f78>
   284a8:	ldr	r3, [sp, #88]	; 0x58
   284ac:	ldrb	r3, [r3]
   284b0:	tst	r3, #2
   284b4:	bne	28390 <ftello64@plt+0x11e50>
   284b8:	ldr	r0, [sp, #116]	; 0x74
   284bc:	add	r1, sp, #128	; 0x80
   284c0:	add	r2, sp, #124	; 0x7c
   284c4:	add	r3, sp, #120	; 0x78
   284c8:	str	r0, [sp, #4]
   284cc:	str	r1, [sp, #16]
   284d0:	str	r2, [sp, #12]
   284d4:	str	r3, [sp, #8]
   284d8:	str	fp, [sp]
   284dc:	ldr	r3, [sp, #52]	; 0x34
   284e0:	mov	r2, r8
   284e4:	ldr	r1, [sp, #68]	; 0x44
   284e8:	ldr	r0, [sp, #32]
   284ec:	bl	26a04 <ftello64@plt+0x104c4>
   284f0:	subs	r6, r0, #0
   284f4:	beq	28390 <ftello64@plt+0x11e50>
   284f8:	b	27f5c <ftello64@plt+0x11a1c>
   284fc:	mov	r0, r4
   28500:	bl	156a0 <gcry_free@plt>
   28504:	ldr	r3, [sp, #84]	; 0x54
   28508:	cmp	r3, #0
   2850c:	beq	27b28 <ftello64@plt+0x115e8>
   28510:	ldr	r1, [pc, #-840]	; 281d0 <ftello64@plt+0x11c90>
   28514:	mov	r0, r5
   28518:	mov	r2, #5
   2851c:	bl	15718 <dcgettext@plt>
   28520:	ldr	r2, [sp, #52]	; 0x34
   28524:	mov	r1, r8
   28528:	mov	r3, r0
   2852c:	mov	r0, #1
   28530:	bl	26184 <ftello64@plt+0xfc44>
   28534:	b	280f4 <ftello64@plt+0x11bb4>
   28538:	mov	r2, #5
   2853c:	ldr	r1, [pc, #-880]	; 281d4 <ftello64@plt+0x11c94>
   28540:	mov	r0, r4
   28544:	mov	sl, r9
   28548:	ldr	r8, [sp, #32]
   2854c:	ldr	r9, [sp, #48]	; 0x30
   28550:	bl	15718 <dcgettext@plt>
   28554:	ldr	r2, [sp, #52]	; 0x34
   28558:	ldr	r1, [sp, #536]	; 0x218
   2855c:	ldr	r6, [pc, #-864]	; 28204 <ftello64@plt+0x11cc4>
   28560:	mov	r3, r0
   28564:	mov	r0, #1
   28568:	bl	26184 <ftello64@plt+0xfc44>
   2856c:	ldr	r0, [pc, #-896]	; 281f4 <ftello64@plt+0x11cb4>
   28570:	bl	4873c <ftello64@plt+0x321fc>
   28574:	mov	r0, r5
   28578:	bl	4e354 <ftello64@plt+0x37e14>
   2857c:	ldr	r0, [pc, #-940]	; 281d8 <ftello64@plt+0x11c98>
   28580:	bl	489b4 <ftello64@plt+0x32474>
   28584:	ldr	r0, [sp, #72]	; 0x48
   28588:	bl	4e354 <ftello64@plt+0x37e14>
   2858c:	ldr	r0, [pc, #-924]	; 281f8 <ftello64@plt+0x11cb8>
   28590:	bl	489b4 <ftello64@plt+0x32474>
   28594:	b	27384 <ftello64@plt+0x10e44>
   28598:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2859c:	cmp	r0, #0
   285a0:	uxthne	r0, r0
   285a4:	orrne	r0, r0, #50331648	; 0x3000000
   285a8:	bl	161e0 <gpg_strerror@plt>
   285ac:	mov	r1, r0
   285b0:	ldr	r0, [pc, #-988]	; 281dc <ftello64@plt+0x11c9c>
   285b4:	bl	487a0 <ftello64@plt+0x32260>
   285b8:	b	275c8 <ftello64@plt+0x11088>
   285bc:	mov	r0, r6
   285c0:	mov	r2, #5
   285c4:	ldr	r1, [pc, #-1004]	; 281e0 <ftello64@plt+0x11ca0>
   285c8:	bl	15718 <dcgettext@plt>
   285cc:	mov	r3, r0
   285d0:	b	2790c <ftello64@plt+0x113cc>
   285d4:	ldr	r0, [pc, #-1016]	; 281e4 <ftello64@plt+0x11ca4>
   285d8:	b	2785c <ftello64@plt+0x1131c>
   285dc:	bl	15e20 <__errno_location@plt>
   285e0:	ldr	r4, [r7, #4]
   285e4:	cmp	r4, #0
   285e8:	mov	r5, r0
   285ec:	bne	285fc <ftello64@plt+0x120bc>
   285f0:	ldr	r3, [r0]
   285f4:	cmp	r3, #2
   285f8:	beq	2862c <ftello64@plt+0x120ec>
   285fc:	mov	r2, #5
   28600:	ldr	r1, [pc, #-1056]	; 281e8 <ftello64@plt+0x11ca8>
   28604:	mov	r0, #0
   28608:	bl	15718 <dcgettext@plt>
   2860c:	ldr	r6, [r7, #172]	; 0xac
   28610:	mov	r4, r0
   28614:	ldr	r0, [r5]
   28618:	bl	15ae4 <strerror@plt>
   2861c:	mov	r1, r6
   28620:	mov	r2, r0
   28624:	mov	r0, r4
   28628:	bl	4873c <ftello64@plt+0x321fc>
   2862c:	ldr	r0, [sp, #168]	; 0xa8
   28630:	bl	156a0 <gcry_free@plt>
   28634:	ldr	r3, [sp, #84]	; 0x54
   28638:	cmp	r3, #0
   2863c:	bne	28b7c <ftello64@plt+0x1263c>
   28640:	ldr	r3, [r7, #8]
   28644:	cmp	r3, #0
   28648:	bne	27b28 <ftello64@plt+0x115e8>
   2864c:	ldr	r1, [pc, #-968]	; 2828c <ftello64@plt+0x11d4c>
   28650:	ldr	r4, [sp, #84]	; 0x54
   28654:	mov	r2, #5
   28658:	mov	r0, r4
   2865c:	bl	15718 <dcgettext@plt>
   28660:	ldr	r2, [sp, #52]	; 0x34
   28664:	mov	r1, r8
   28668:	mov	r3, r0
   2866c:	mov	r0, r4
   28670:	bl	26184 <ftello64@plt+0xfc44>
   28674:	b	27b28 <ftello64@plt+0x115e8>
   28678:	ldr	r0, [pc, #-1172]	; 281ec <ftello64@plt+0x11cac>
   2867c:	b	285a8 <ftello64@plt+0x12068>
   28680:	mov	r1, r4
   28684:	ldr	r0, [pc, #-1180]	; 281f0 <ftello64@plt+0x11cb0>
   28688:	bl	4873c <ftello64@plt+0x321fc>
   2868c:	ldr	r4, [sp, #168]	; 0xa8
   28690:	b	27d70 <ftello64@plt+0x11830>
   28694:	ldr	r0, [sp, #116]	; 0x74
   28698:	bl	23144 <ftello64@plt+0xcc04>
   2869c:	subs	r2, r0, #0
   286a0:	beq	28850 <ftello64@plt+0x12310>
   286a4:	ldr	r3, [sp, #544]	; 0x220
   286a8:	tst	r3, #4
   286ac:	ldr	r3, [sp, #88]	; 0x58
   286b0:	str	r4, [r3]
   286b4:	beq	27f5c <ftello64@plt+0x11a1c>
   286b8:	ldr	r3, [sp, #88]	; 0x58
   286bc:	ldrb	r3, [r3]
   286c0:	tst	r3, #2
   286c4:	beq	27f5c <ftello64@plt+0x11a1c>
   286c8:	mov	r4, #0
   286cc:	b	27f80 <ftello64@plt+0x11a40>
   286d0:	ldr	r0, [pc, #-1252]	; 281f4 <ftello64@plt+0x11cb4>
   286d4:	bl	4873c <ftello64@plt+0x321fc>
   286d8:	mov	r0, r5
   286dc:	bl	4e354 <ftello64@plt+0x37e14>
   286e0:	ldr	r0, [pc, #-1264]	; 281f8 <ftello64@plt+0x11cb8>
   286e4:	bl	489b4 <ftello64@plt+0x32474>
   286e8:	ldr	r6, [pc, #-1268]	; 281fc <ftello64@plt+0x11cbc>
   286ec:	b	27384 <ftello64@plt+0x10e44>
   286f0:	ldr	r8, [sp, #32]
   286f4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   286f8:	mov	sl, r9
   286fc:	subs	r6, r0, #0
   28700:	uxthne	r6, r6
   28704:	orrne	r6, r6, #50331648	; 0x3000000
   28708:	cmp	r4, #0
   2870c:	beq	280b8 <ftello64@plt+0x11b78>
   28710:	mov	r9, r4
   28714:	b	27384 <ftello64@plt+0x10e44>
   28718:	mov	r2, #5
   2871c:	ldr	r1, [pc, #-1316]	; 28200 <ftello64@plt+0x11cc0>
   28720:	ldr	r0, [sp, #28]
   28724:	mov	sl, r9
   28728:	ldr	r8, [sp, #32]
   2872c:	ldr	r9, [sp, #48]	; 0x30
   28730:	bl	15718 <dcgettext@plt>
   28734:	ldr	r2, [sp, #52]	; 0x34
   28738:	ldr	r1, [sp, #536]	; 0x218
   2873c:	ldr	r6, [pc, #-1344]	; 28204 <ftello64@plt+0x11cc4>
   28740:	mov	r3, r0
   28744:	mov	r0, #1
   28748:	bl	26184 <ftello64@plt+0xfc44>
   2874c:	b	27384 <ftello64@plt+0x10e44>
   28750:	ldr	r3, [sp, #92]	; 0x5c
   28754:	mov	sl, r9
   28758:	cmp	r3, #0
   2875c:	ldr	r9, [sp, #48]	; 0x30
   28760:	ldr	r8, [sp, #32]
   28764:	bne	28adc <ftello64@plt+0x1259c>
   28768:	ldr	r3, [sp, #88]	; 0x58
   2876c:	ldrb	r3, [r3]
   28770:	ands	r2, r3, #2
   28774:	beq	28ab8 <ftello64@plt+0x12578>
   28778:	ldr	r3, [sp, #544]	; 0x220
   2877c:	tst	r3, #4
   28780:	beq	28b38 <ftello64@plt+0x125f8>
   28784:	mvn	r3, #0
   28788:	str	r3, [sp, #36]	; 0x24
   2878c:	ldr	r6, [sp, #92]	; 0x5c
   28790:	cmp	r6, #0
   28794:	beq	28930 <ftello64@plt+0x123f0>
   28798:	uxth	r3, r6
   2879c:	cmp	r3, #98	; 0x62
   287a0:	mov	r2, #5
   287a4:	beq	28c20 <ftello64@plt+0x126e0>
   287a8:	ldr	r1, [pc, #-1448]	; 28208 <ftello64@plt+0x11cc8>
   287ac:	mov	r0, #0
   287b0:	bl	15718 <dcgettext@plt>
   287b4:	mov	r4, r0
   287b8:	mov	r0, r6
   287bc:	bl	161e0 <gpg_strerror@plt>
   287c0:	mov	r1, r0
   287c4:	mov	r0, r4
   287c8:	bl	487a0 <ftello64@plt+0x32260>
   287cc:	b	28344 <ftello64@plt+0x11e04>
   287d0:	mov	r2, #5
   287d4:	ldr	r1, [pc, #-1488]	; 2820c <ftello64@plt+0x11ccc>
   287d8:	ldr	r0, [sp, #56]	; 0x38
   287dc:	mov	sl, r9
   287e0:	ldr	r8, [sp, #32]
   287e4:	ldr	r9, [sp, #48]	; 0x30
   287e8:	bl	15718 <dcgettext@plt>
   287ec:	ldr	r2, [sp, #52]	; 0x34
   287f0:	ldr	r1, [sp, #536]	; 0x218
   287f4:	ldr	r6, [pc, #-1396]	; 28288 <ftello64@plt+0x11d48>
   287f8:	mov	r3, r0
   287fc:	mov	r0, #1
   28800:	bl	26184 <ftello64@plt+0xfc44>
   28804:	b	27384 <ftello64@plt+0x10e44>
   28808:	mov	r1, r0
   2880c:	ldr	r0, [pc, #-1540]	; 28210 <ftello64@plt+0x11cd0>
   28810:	mov	sl, r9
   28814:	ldr	r8, [sp, #32]
   28818:	ldr	r9, [sp, #48]	; 0x30
   2881c:	ldr	r6, [pc, #-1552]	; 28214 <ftello64@plt+0x11cd4>
   28820:	bl	487a0 <ftello64@plt+0x32260>
   28824:	b	27384 <ftello64@plt+0x10e44>
   28828:	cmn	r0, #1
   2882c:	mov	sl, r9
   28830:	ldr	r8, [sp, #32]
   28834:	ldr	r9, [sp, #48]	; 0x30
   28838:	beq	28a60 <ftello64@plt+0x12520>
   2883c:	mov	r1, r0
   28840:	ldr	r0, [pc, #-1584]	; 28218 <ftello64@plt+0x11cd8>
   28844:	bl	487a0 <ftello64@plt+0x32260>
   28848:	ldr	r6, [pc, #-1532]	; 28254 <ftello64@plt+0x11d14>
   2884c:	b	27384 <ftello64@plt+0x10e44>
   28850:	ldr	r4, [sp, #32]
   28854:	ldr	r3, [sp, #88]	; 0x58
   28858:	ldr	r1, [sp, #116]	; 0x74
   2885c:	mov	r0, r4
   28860:	bl	1ff5c <ftello64@plt+0x9a1c>
   28864:	cmp	r0, #0
   28868:	beq	286b8 <ftello64@plt+0x12178>
   2886c:	mov	sl, r9
   28870:	mov	r8, r4
   28874:	ldr	r9, [sp, #48]	; 0x30
   28878:	b	27384 <ftello64@plt+0x10e44>
   2887c:	mov	sl, r9
   28880:	ldr	r8, [sp, #32]
   28884:	ldr	r9, [sp, #48]	; 0x30
   28888:	mov	r6, r5
   2888c:	mov	r0, r6
   28890:	bl	16450 <getc@plt>
   28894:	cmp	r0, #10
   28898:	cmnne	r0, #1
   2889c:	bne	2888c <ftello64@plt+0x1234c>
   288a0:	mov	r0, r6
   288a4:	bl	16000 <fclose@plt>
   288a8:	ldr	r0, [sp, #168]	; 0xa8
   288ac:	bl	156a0 <gcry_free@plt>
   288b0:	ldrb	r2, [sp, #236]	; 0xec
   288b4:	ldr	r3, [pc, #-1696]	; 2821c <ftello64@plt+0x11cdc>
   288b8:	ldr	r6, [pc, #-1696]	; 28220 <ftello64@plt+0x11ce0>
   288bc:	cmp	r2, #0
   288c0:	moveq	r6, r3
   288c4:	b	27384 <ftello64@plt+0x10e44>
   288c8:	mov	r2, #5
   288cc:	ldr	r1, [pc, #-1712]	; 28224 <ftello64@plt+0x11ce4>
   288d0:	mov	r0, r3
   288d4:	bl	15718 <dcgettext@plt>
   288d8:	b	283d4 <ftello64@plt+0x11e94>
   288dc:	mov	r1, #24
   288e0:	mov	r0, #1
   288e4:	bl	15eec <gcry_calloc@plt>
   288e8:	subs	r4, r0, #0
   288ec:	beq	28924 <ftello64@plt+0x123e4>
   288f0:	ldr	ip, [sp, #72]	; 0x48
   288f4:	ldm	ip!, {r0, r1, r2, r3}
   288f8:	str	ip, [sp, #72]	; 0x48
   288fc:	str	r0, [r4, #4]
   28900:	ldr	r0, [sp, #72]	; 0x48
   28904:	ldr	ip, [r5]
   28908:	str	r1, [r4, #8]
   2890c:	ldr	r0, [r0]
   28910:	str	r4, [r5]
   28914:	str	r0, [r4, #20]
   28918:	str	r2, [r4, #12]
   2891c:	str	r3, [r4, #16]
   28920:	str	ip, [r4]
   28924:	ldr	r3, [sp, #32]
   28928:	cmp	r3, #0
   2892c:	beq	28344 <ftello64@plt+0x11e04>
   28930:	ldr	r2, [sp, #544]	; 0x220
   28934:	ldr	r3, [r7, #160]	; 0xa0
   28938:	and	r2, r2, #5
   2893c:	orrs	r3, r2, r3
   28940:	bne	28954 <ftello64@plt+0x12414>
   28944:	ldr	r3, [sp, #88]	; 0x58
   28948:	ldrb	r3, [r3]
   2894c:	tst	r3, #2
   28950:	beq	28ba4 <ftello64@plt+0x12664>
   28954:	ldr	r3, [r7, #8]
   28958:	ldr	r2, [sp, #536]	; 0x218
   2895c:	orrs	r3, r2, r3
   28960:	bne	289a0 <ftello64@plt+0x12460>
   28964:	ldr	r3, [r7, #176]	; 0xb0
   28968:	cmp	r3, #0
   2896c:	bne	28e30 <ftello64@plt+0x128f0>
   28970:	ldr	r3, [r8, #76]	; 0x4c
   28974:	cmp	r3, #0
   28978:	bne	28e28 <ftello64@plt+0x128e8>
   2897c:	ldr	r3, [r7, #156]	; 0x9c
   28980:	cmp	r3, #0
   28984:	beq	289a0 <ftello64@plt+0x12460>
   28988:	ldr	r3, [r8, #68]	; 0x44
   2898c:	cmp	r3, #0
   28990:	ldreq	r1, [pc, #-1904]	; 28228 <ftello64@plt+0x11ce8>
   28994:	bne	289a0 <ftello64@plt+0x12460>
   28998:	ldr	r0, [pc, #-1908]	; 2822c <ftello64@plt+0x11cec>
   2899c:	bl	4873c <ftello64@plt+0x321fc>
   289a0:	ldr	r3, [sp, #120]	; 0x78
   289a4:	cmp	r3, #0
   289a8:	ldrne	r6, [pc, #-1920]	; 28230 <ftello64@plt+0x11cf0>
   289ac:	bne	28344 <ftello64@plt+0x11e04>
   289b0:	ldr	r3, [sp, #100]	; 0x64
   289b4:	cmp	r3, #0
   289b8:	ldrne	r6, [pc, #-1932]	; 28234 <ftello64@plt+0x11cf4>
   289bc:	bne	28344 <ftello64@plt+0x11e04>
   289c0:	ldr	r3, [sp, #124]	; 0x7c
   289c4:	cmp	r3, #0
   289c8:	ldrne	r6, [pc, #-1944]	; 28238 <ftello64@plt+0x11cf8>
   289cc:	bne	28344 <ftello64@plt+0x11e04>
   289d0:	ldr	r3, [sp, #128]	; 0x80
   289d4:	cmp	r3, #0
   289d8:	ldrne	r6, [pc, #-1956]	; 2823c <ftello64@plt+0x11cfc>
   289dc:	bne	28344 <ftello64@plt+0x11e04>
   289e0:	ldr	r3, [sp, #96]	; 0x60
   289e4:	ldr	r6, [pc, #-1964]	; 28240 <ftello64@plt+0x11d00>
   289e8:	cmp	r3, #0
   289ec:	moveq	r6, #0
   289f0:	b	28344 <ftello64@plt+0x11e04>
   289f4:	bl	15e20 <__errno_location@plt>
   289f8:	ldr	r0, [r0]
   289fc:	bl	158d4 <gpg_err_code_from_errno@plt>
   28a00:	subs	r4, r0, #0
   28a04:	ldr	r0, [sp, #168]	; 0xa8
   28a08:	beq	28b84 <ftello64@plt+0x12644>
   28a0c:	bl	156a0 <gcry_free@plt>
   28a10:	mov	r0, r5
   28a14:	bl	15c34 <feof@plt>
   28a18:	uxth	r4, r4
   28a1c:	orr	r6, r4, #50331648	; 0x3000000
   28a20:	cmp	r0, #0
   28a24:	beq	28a4c <ftello64@plt+0x1250c>
   28a28:	mov	r0, r5
   28a2c:	bl	16000 <fclose@plt>
   28a30:	ldr	r3, [sp, #84]	; 0x54
   28a34:	mov	r2, #5
   28a38:	cmp	r3, #0
   28a3c:	beq	28df8 <ftello64@plt+0x128b8>
   28a40:	ldr	r1, [pc, #-2052]	; 28244 <ftello64@plt+0x11d04>
   28a44:	mov	r0, #0
   28a48:	b	2851c <ftello64@plt+0x11fdc>
   28a4c:	mov	r0, r5
   28a50:	bl	16000 <fclose@plt>
   28a54:	cmp	r4, #116	; 0x74
   28a58:	bne	27f5c <ftello64@plt+0x11a1c>
   28a5c:	b	280f4 <ftello64@plt+0x11bb4>
   28a60:	ldr	r4, [sp, #56]	; 0x38
   28a64:	mov	r2, #5
   28a68:	ldr	r1, [pc, #-2088]	; 28248 <ftello64@plt+0x11d08>
   28a6c:	mov	r0, r4
   28a70:	bl	15718 <dcgettext@plt>
   28a74:	ldr	r2, [sp, #52]	; 0x34
   28a78:	ldr	r1, [sp, #536]	; 0x218
   28a7c:	mov	r3, r0
   28a80:	mov	r0, r4
   28a84:	bl	26184 <ftello64@plt+0xfc44>
   28a88:	ldr	r3, [sp, #536]	; 0x218
   28a8c:	cmp	r3, #0
   28a90:	ldrne	r6, [pc, #-2116]	; 28254 <ftello64@plt+0x11d14>
   28a94:	bne	27384 <ftello64@plt+0x10e44>
   28a98:	ldr	r0, [pc, #-2132]	; 2824c <ftello64@plt+0x11d0c>
   28a9c:	bl	4873c <ftello64@plt+0x321fc>
   28aa0:	ldr	r0, [sp, #28]
   28aa4:	bl	23f70 <ftello64@plt+0xda30>
   28aa8:	ldr	r0, [pc, #-2144]	; 28250 <ftello64@plt+0x11d10>
   28aac:	bl	489b4 <ftello64@plt+0x32474>
   28ab0:	ldr	r6, [pc, #-2148]	; 28254 <ftello64@plt+0x11d14>
   28ab4:	b	27384 <ftello64@plt+0x10e44>
   28ab8:	ldr	r3, [sp, #52]	; 0x34
   28abc:	mov	r1, fp
   28ac0:	str	r3, [sp]
   28ac4:	mov	r0, r8
   28ac8:	ldr	r3, [sp, #536]	; 0x218
   28acc:	bl	26e28 <ftello64@plt+0x108e8>
   28ad0:	subs	r6, r0, #0
   28ad4:	beq	28778 <ftello64@plt+0x12238>
   28ad8:	b	27384 <ftello64@plt+0x10e44>
   28adc:	mov	r1, fp
   28ae0:	mov	r0, fp
   28ae4:	bl	25514 <ftello64@plt+0xefd4>
   28ae8:	cmp	r0, #0
   28aec:	beq	28768 <ftello64@plt+0x12228>
   28af0:	mov	r2, #5
   28af4:	ldr	r1, [pc, #-2212]	; 28258 <ftello64@plt+0x11d18>
   28af8:	mov	r0, #0
   28afc:	bl	15718 <dcgettext@plt>
   28b00:	ldr	r2, [sp, #52]	; 0x34
   28b04:	ldr	r1, [sp, #536]	; 0x218
   28b08:	mov	r3, r0
   28b0c:	mov	r0, #1
   28b10:	bl	26184 <ftello64@plt+0xfc44>
   28b14:	ldr	r3, [r7]
   28b18:	tst	r3, #1
   28b1c:	bne	28f98 <ftello64@plt+0x12a58>
   28b20:	ldr	r3, [sp, #64]	; 0x40
   28b24:	cmp	r3, #0
   28b28:	movne	r6, #56	; 0x38
   28b2c:	moveq	r6, #36	; 0x24
   28b30:	orr	r6, r6, #50331648	; 0x3000000
   28b34:	b	27384 <ftello64@plt+0x10e44>
   28b38:	ldr	r3, [sp, #40]	; 0x28
   28b3c:	ldr	r0, [sp, #80]	; 0x50
   28b40:	str	r3, [sp]
   28b44:	ldr	r2, [sp, #72]	; 0x48
   28b48:	mov	r3, #1
   28b4c:	ldr	r1, [pc, #-2264]	; 2827c <ftello64@plt+0x11d3c>
   28b50:	bl	15ee0 <ksba_cert_get_user_data@plt>
   28b54:	cmp	r0, #0
   28b58:	bne	28be4 <ftello64@plt+0x126a4>
   28b5c:	ldr	r3, [sp, #168]	; 0xa8
   28b60:	cmp	r3, #0
   28b64:	beq	28be4 <ftello64@plt+0x126a4>
   28b68:	ldrb	r3, [sp, #236]	; 0xec
   28b6c:	adds	r3, r3, #0
   28b70:	movne	r3, #1
   28b74:	str	r3, [sp, #36]	; 0x24
   28b78:	b	2878c <ftello64@plt+0x1224c>
   28b7c:	mov	r2, #5
   28b80:	b	28a40 <ftello64@plt+0x12500>
   28b84:	bl	156a0 <gcry_free@plt>
   28b88:	mov	r0, r5
   28b8c:	bl	15c34 <feof@plt>
   28b90:	cmp	r0, #0
   28b94:	bne	28a28 <ftello64@plt+0x124e8>
   28b98:	mov	r0, r5
   28b9c:	bl	16000 <fclose@plt>
   28ba0:	b	27b28 <ftello64@plt+0x115e8>
   28ba4:	add	ip, sp, #128	; 0x80
   28ba8:	add	r0, sp, #124	; 0x7c
   28bac:	add	r2, sp, #120	; 0x78
   28bb0:	str	r0, [sp, #12]
   28bb4:	str	r2, [sp, #8]
   28bb8:	str	fp, [sp, #4]
   28bbc:	str	fp, [sp]
   28bc0:	ldr	r3, [sp, #52]	; 0x34
   28bc4:	ldr	r1, [sp, #68]	; 0x44
   28bc8:	str	ip, [sp, #16]
   28bcc:	ldr	r2, [sp, #536]	; 0x218
   28bd0:	mov	r0, r8
   28bd4:	bl	26a04 <ftello64@plt+0x104c4>
   28bd8:	subs	r6, r0, #0
   28bdc:	bne	28344 <ftello64@plt+0x11e04>
   28be0:	b	28954 <ftello64@plt+0x12414>
   28be4:	mov	r2, #0
   28be8:	mov	r1, fp
   28bec:	mov	r0, r8
   28bf0:	bl	3bd24 <ftello64@plt+0x257e4>
   28bf4:	subs	r3, r0, #0
   28bf8:	beq	28d7c <ftello64@plt+0x1283c>
   28bfc:	uxth	r3, r3
   28c00:	cmp	r3, #27
   28c04:	moveq	ip, #0
   28c08:	beq	28d88 <ftello64@plt+0x12848>
   28c0c:	bl	161e0 <gpg_strerror@plt>
   28c10:	mov	r1, r0
   28c14:	ldr	r0, [pc, #-2496]	; 2825c <ftello64@plt+0x11d1c>
   28c18:	bl	487a0 <ftello64@plt+0x32260>
   28c1c:	b	28784 <ftello64@plt+0x12244>
   28c20:	ldr	r1, [pc, #-2504]	; 28260 <ftello64@plt+0x11d20>
   28c24:	mov	r0, #0
   28c28:	bl	15718 <dcgettext@plt>
   28c2c:	ldr	r2, [sp, #52]	; 0x34
   28c30:	ldr	r1, [sp, #536]	; 0x218
   28c34:	mov	r3, r0
   28c38:	mov	r0, #0
   28c3c:	bl	26184 <ftello64@plt+0xfc44>
   28c40:	ldr	r3, [sp, #100]	; 0x64
   28c44:	cmp	r3, #0
   28c48:	bne	28344 <ftello64@plt+0x11e04>
   28c4c:	mov	r0, fp
   28c50:	bl	23144 <ftello64@plt+0xcc04>
   28c54:	subs	r3, r0, #0
   28c58:	str	r3, [sp, #32]
   28c5c:	bne	28344 <ftello64@plt+0x11e04>
   28c60:	ldr	r3, [sp, #536]	; 0x218
   28c64:	ldr	r5, [pc, #-2568]	; 28264 <ftello64@plt+0x11d24>
   28c68:	cmp	r3, #0
   28c6c:	beq	28cb4 <ftello64@plt+0x12774>
   28c70:	ldr	r3, [sp, #100]	; 0x64
   28c74:	ldr	r2, [sp, #72]	; 0x48
   28c78:	mov	r1, #2
   28c7c:	mov	r0, fp
   28c80:	bl	22440 <ftello64@plt+0xbf00>
   28c84:	ldr	r4, [r5]
   28c88:	cmp	r4, #0
   28c8c:	beq	28cb4 <ftello64@plt+0x12774>
   28c90:	mov	r2, #20
   28c94:	ldr	r1, [sp, #72]	; 0x48
   28c98:	add	r0, r4, #4
   28c9c:	bl	156b8 <memcmp@plt>
   28ca0:	cmp	r0, #0
   28ca4:	beq	28344 <ftello64@plt+0x11e04>
   28ca8:	ldr	r4, [r4]
   28cac:	cmp	r4, #0
   28cb0:	bne	28c90 <ftello64@plt+0x12750>
   28cb4:	mov	r1, #2
   28cb8:	mov	r0, fp
   28cbc:	bl	2261c <ftello64@plt+0xc0dc>
   28cc0:	mov	r2, #5
   28cc4:	ldr	r1, [pc, #-2660]	; 28268 <ftello64@plt+0x11d28>
   28cc8:	mov	r4, r0
   28ccc:	mov	r0, #0
   28cd0:	bl	15718 <dcgettext@plt>
   28cd4:	cmp	r4, #0
   28cd8:	ldr	r1, [pc, #-2676]	; 2826c <ftello64@plt+0x11d2c>
   28cdc:	movne	r1, r4
   28ce0:	bl	4873c <ftello64@plt+0x321fc>
   28ce4:	mov	r0, r4
   28ce8:	bl	156a0 <gcry_free@plt>
   28cec:	ldr	r3, [r5, #4]
   28cf0:	cmp	r3, #0
   28cf4:	beq	28f50 <ftello64@plt+0x12a10>
   28cf8:	ldr	r3, [sp, #536]	; 0x218
   28cfc:	cmp	r3, #0
   28d00:	bne	28f44 <ftello64@plt+0x12a04>
   28d04:	ldr	r4, [pc, #-2716]	; 28270 <ftello64@plt+0x11d30>
   28d08:	ldr	r0, [pc, #-2716]	; 28274 <ftello64@plt+0x11d34>
   28d0c:	mov	r1, fp
   28d10:	bl	2401c <ftello64@plt+0xdadc>
   28d14:	ldr	r0, [pc, #-2724]	; 28278 <ftello64@plt+0x11d38>
   28d18:	bl	4873c <ftello64@plt+0x321fc>
   28d1c:	uxth	r4, r4
   28d20:	cmp	r4, #60	; 0x3c
   28d24:	beq	28f28 <ftello64@plt+0x129e8>
   28d28:	cmp	r4, #99	; 0x63
   28d2c:	beq	28f08 <ftello64@plt+0x129c8>
   28d30:	mov	r3, #0
   28d34:	ldr	r2, [sp, #72]	; 0x48
   28d38:	mov	r1, #2
   28d3c:	mov	r0, fp
   28d40:	bl	22440 <ftello64@plt+0xbf00>
   28d44:	ldr	r4, [r5]
   28d48:	cmp	r4, #0
   28d4c:	bne	28d60 <ftello64@plt+0x12820>
   28d50:	b	288dc <ftello64@plt+0x1239c>
   28d54:	ldr	r4, [r4]
   28d58:	cmp	r4, #0
   28d5c:	beq	288dc <ftello64@plt+0x1239c>
   28d60:	mov	r2, #20
   28d64:	ldr	r1, [sp, #72]	; 0x48
   28d68:	add	r0, r4, #4
   28d6c:	bl	156b8 <memcmp@plt>
   28d70:	cmp	r0, #0
   28d74:	bne	28d54 <ftello64@plt+0x12814>
   28d78:	b	28924 <ftello64@plt+0x123e4>
   28d7c:	mov	r3, #1
   28d80:	mov	ip, r3
   28d84:	str	r3, [sp, #36]	; 0x24
   28d88:	mov	r3, #1
   28d8c:	ldr	r2, [sp, #72]	; 0x48
   28d90:	ldr	r1, [pc, #-2844]	; 2827c <ftello64@plt+0x11d3c>
   28d94:	mov	r0, fp
   28d98:	strb	ip, [sp, #236]	; 0xec
   28d9c:	bl	15820 <ksba_cert_set_user_data@plt>
   28da0:	cmp	r0, #0
   28da4:	beq	2878c <ftello64@plt+0x1224c>
   28da8:	bl	161e0 <gpg_strerror@plt>
   28dac:	mov	r1, r0
   28db0:	ldr	r0, [pc, #-2872]	; 28280 <ftello64@plt+0x11d40>
   28db4:	bl	487a0 <ftello64@plt+0x32260>
   28db8:	b	2878c <ftello64@plt+0x1224c>
   28dbc:	mov	r2, #5
   28dc0:	ldr	r1, [pc, #-2884]	; 28284 <ftello64@plt+0x11d44>
   28dc4:	mov	sl, r9
   28dc8:	ldr	r8, [sp, #32]
   28dcc:	ldr	r9, [sp, #48]	; 0x30
   28dd0:	bl	15718 <dcgettext@plt>
   28dd4:	ldr	r3, [sp, #168]	; 0xa8
   28dd8:	ldr	r2, [sp, #52]	; 0x34
   28ddc:	str	r3, [sp]
   28de0:	ldr	r1, [sp, #536]	; 0x218
   28de4:	ldr	r6, [pc, #-2916]	; 28288 <ftello64@plt+0x11d48>
   28de8:	mov	r3, r0
   28dec:	mov	r0, #1
   28df0:	bl	26184 <ftello64@plt+0xfc44>
   28df4:	b	27384 <ftello64@plt+0x10e44>
   28df8:	ldr	r1, [pc, #-2932]	; 2828c <ftello64@plt+0x11d4c>
   28dfc:	mov	r4, r3
   28e00:	b	28658 <ftello64@plt+0x12118>
   28e04:	mov	r0, r5
   28e08:	mov	sl, r9
   28e0c:	ldr	r8, [sp, #32]
   28e10:	ldr	r9, [sp, #48]	; 0x30
   28e14:	bl	16000 <fclose@plt>
   28e18:	ldr	r0, [sp, #168]	; 0xa8
   28e1c:	bl	156a0 <gcry_free@plt>
   28e20:	ldr	r6, [pc, #-2968]	; 28290 <ftello64@plt+0x11d50>
   28e24:	b	27384 <ftello64@plt+0x10e44>
   28e28:	ldr	r1, [pc, #-2972]	; 28294 <ftello64@plt+0x11d54>
   28e2c:	b	28998 <ftello64@plt+0x12458>
   28e30:	ldr	r1, [pc, #-2976]	; 28298 <ftello64@plt+0x11d58>
   28e34:	ldr	r0, [pc, #-2976]	; 2829c <ftello64@plt+0x11d5c>
   28e38:	bl	4873c <ftello64@plt+0x321fc>
   28e3c:	b	28970 <ftello64@plt+0x12430>
   28e40:	ldr	r4, [sp, #72]	; 0x48
   28e44:	str	r6, [sp]
   28e48:	ldr	r3, [pc, #-2992]	; 282a0 <ftello64@plt+0x11d60>
   28e4c:	mov	r2, #50	; 0x32
   28e50:	mov	r1, #1
   28e54:	mov	r0, r4
   28e58:	ldr	r8, [sp, #32]
   28e5c:	mov	sl, r9
   28e60:	ldr	r9, [sp, #48]	; 0x30
   28e64:	bl	15e50 <__sprintf_chk@plt>
   28e68:	ldr	r3, [sp, #536]	; 0x218
   28e6c:	ldr	r2, [pc, #-3024]	; 282a4 <ftello64@plt+0x11d64>
   28e70:	str	r3, [sp]
   28e74:	mov	r1, #96	; 0x60
   28e78:	mov	r3, r4
   28e7c:	mov	r0, r8
   28e80:	bl	1e0d4 <ftello64@plt+0x7b94>
   28e84:	b	27384 <ftello64@plt+0x10e44>
   28e88:	bl	15748 <__stack_chk_fail@plt>
   28e8c:	mov	r2, #5
   28e90:	ldr	r1, [pc, #-3056]	; 282a8 <ftello64@plt+0x11d68>
   28e94:	mov	r0, #0
   28e98:	bl	15718 <dcgettext@plt>
   28e9c:	ldr	r1, [pc, #-3064]	; 282ac <ftello64@plt+0x11d6c>
   28ea0:	mov	r5, r0
   28ea4:	mov	r0, r4
   28ea8:	bl	15424 <strcmp@plt>
   28eac:	cmp	r0, #0
   28eb0:	beq	28ef8 <ftello64@plt+0x129b8>
   28eb4:	ldr	r1, [pc, #-3084]	; 282b0 <ftello64@plt+0x11d70>
   28eb8:	mov	r0, r4
   28ebc:	bl	15424 <strcmp@plt>
   28ec0:	cmp	r0, #0
   28ec4:	movne	r0, r4
   28ec8:	beq	28ee8 <ftello64@plt+0x129a8>
   28ecc:	str	r0, [sp]
   28ed0:	mov	r3, r5
   28ed4:	ldr	r2, [sp, #52]	; 0x34
   28ed8:	mov	r1, r8
   28edc:	mov	r0, #0
   28ee0:	bl	26184 <ftello64@plt+0xfc44>
   28ee4:	b	27ab8 <ftello64@plt+0x11578>
   28ee8:	mov	r2, #5
   28eec:	ldr	r1, [pc, #-3136]	; 282b4 <ftello64@plt+0x11d74>
   28ef0:	bl	15718 <dcgettext@plt>
   28ef4:	b	28ecc <ftello64@plt+0x1298c>
   28ef8:	mov	r2, #5
   28efc:	ldr	r1, [pc, #-3148]	; 282b8 <ftello64@plt+0x11d78>
   28f00:	bl	15718 <dcgettext@plt>
   28f04:	b	28ecc <ftello64@plt+0x1298c>
   28f08:	mov	r2, #5
   28f0c:	ldr	r1, [pc, #-3160]	; 282bc <ftello64@plt+0x11d7c>
   28f10:	mov	r0, #0
   28f14:	bl	15718 <dcgettext@plt>
   28f18:	bl	4873c <ftello64@plt+0x321fc>
   28f1c:	mov	r3, #1
   28f20:	str	r3, [r5, #4]
   28f24:	b	28344 <ftello64@plt+0x11e04>
   28f28:	ldr	r0, [r5, #4]
   28f2c:	cmp	r0, #0
   28f30:	bne	28f44 <ftello64@plt+0x12a04>
   28f34:	mov	r2, #5
   28f38:	ldr	r1, [pc, #-3200]	; 282c0 <ftello64@plt+0x11d80>
   28f3c:	bl	15718 <dcgettext@plt>
   28f40:	bl	4873c <ftello64@plt+0x321fc>
   28f44:	mov	r3, #1
   28f48:	str	r3, [r5, #4]
   28f4c:	b	28344 <ftello64@plt+0x11e04>
   28f50:	mov	r1, fp
   28f54:	mov	r0, r8
   28f58:	bl	2008c <ftello64@plt+0x9b4c>
   28f5c:	subs	r4, r0, #0
   28f60:	beq	28fa8 <ftello64@plt+0x12a68>
   28f64:	ldr	r3, [sp, #536]	; 0x218
   28f68:	cmp	r3, #0
   28f6c:	bne	28d1c <ftello64@plt+0x127dc>
   28f70:	b	28d08 <ftello64@plt+0x127c8>
   28f74:	mov	sl, r9
   28f78:	ldr	r8, [sp, #32]
   28f7c:	ldr	r9, [sp, #48]	; 0x30
   28f80:	ldr	r6, [sp, #36]	; 0x24
   28f84:	b	27384 <ftello64@plt+0x10e44>
   28f88:	ldr	r2, [pc, #-3276]	; 282c4 <ftello64@plt+0x11d84>
   28f8c:	ldr	r1, [pc, #-3276]	; 282c8 <ftello64@plt+0x11d88>
   28f90:	ldr	r0, [pc, #-3276]	; 282cc <ftello64@plt+0x11d8c>
   28f94:	bl	48b00 <ftello64@plt+0x325c0>
   28f98:	mov	r1, fp
   28f9c:	ldr	r0, [pc, #-3284]	; 282d0 <ftello64@plt+0x11d90>
   28fa0:	bl	2401c <ftello64@plt+0xdadc>
   28fa4:	b	28b20 <ftello64@plt+0x125e0>
   28fa8:	mov	r2, #5
   28fac:	ldr	r1, [pc, #-3296]	; 282d4 <ftello64@plt+0x11d94>
   28fb0:	bl	15718 <dcgettext@plt>
   28fb4:	bl	4873c <ftello64@plt+0x321fc>
   28fb8:	mov	r3, #1
   28fbc:	str	r3, [sp, #32]
   28fc0:	b	28d30 <ftello64@plt+0x127f0>
   28fc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28fc8:	sub	sp, sp, #52	; 0x34
   28fcc:	mov	r6, r0
   28fd0:	ldr	r7, [pc, #604]	; 29234 <ftello64@plt+0x12cf4>
   28fd4:	ldr	r4, [sp, #100]	; 0x64
   28fd8:	mov	fp, r3
   28fdc:	ldr	r3, [r6, #72]	; 0x48
   28fe0:	cmp	r4, #0
   28fe4:	ldr	r0, [r7]
   28fe8:	addeq	r4, sp, #40	; 0x28
   28fec:	cmp	r3, #1
   28ff0:	str	r1, [sp, #20]
   28ff4:	mov	sl, r2
   28ff8:	str	r0, [sp, #44]	; 0x2c
   28ffc:	ldrd	r8, [sp, #92]	; 0x5c
   29000:	beq	29140 <ftello64@plt+0x12c00>
   29004:	cmp	r3, #2
   29008:	and	r3, r9, #2
   2900c:	str	r3, [sp, #24]
   29010:	beq	29098 <ftello64@plt+0x12b58>
   29014:	and	r2, r9, #2
   29018:	str	r2, [r4]
   2901c:	ldr	r2, [sp, #88]	; 0x58
   29020:	add	r3, sp, #36	; 0x24
   29024:	str	r3, [sp, #28]
   29028:	mov	ip, #0
   2902c:	str	r2, [sp]
   29030:	str	r3, [sp, #12]
   29034:	strd	r8, [sp, #4]
   29038:	mov	r3, fp
   2903c:	mov	r2, sl
   29040:	ldr	r1, [sp, #20]
   29044:	mov	r0, r6
   29048:	str	ip, [sp, #36]	; 0x24
   2904c:	bl	2714c <ftello64@plt+0x10c0c>
   29050:	subs	r5, r0, #0
   29054:	beq	29180 <ftello64@plt+0x12c40>
   29058:	ldr	r2, [sp, #24]
   2905c:	uxth	r3, r5
   29060:	cmp	r3, #101	; 0x65
   29064:	cmpeq	r2, #0
   29068:	beq	291bc <ftello64@plt+0x12c7c>
   2906c:	ldr	r3, [pc, #452]	; 29238 <ftello64@plt+0x12cf8>
   29070:	ldr	r3, [r3, #4]
   29074:	cmp	r3, #0
   29078:	bne	29100 <ftello64@plt+0x12bc0>
   2907c:	ldr	r2, [sp, #44]	; 0x2c
   29080:	ldr	r3, [r7]
   29084:	mov	r0, r5
   29088:	cmp	r2, r3
   2908c:	bne	29230 <ftello64@plt+0x12cf0>
   29090:	add	sp, sp, #52	; 0x34
   29094:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29098:	ldr	r2, [sp, #24]
   2909c:	orr	r9, r9, #4
   290a0:	str	r2, [r4]
   290a4:	ldr	r2, [sp, #88]	; 0x58
   290a8:	add	r3, sp, #36	; 0x24
   290ac:	str	r3, [sp, #28]
   290b0:	mov	ip, #0
   290b4:	str	r2, [sp]
   290b8:	str	r3, [sp, #12]
   290bc:	strd	r8, [sp, #4]
   290c0:	mov	r3, fp
   290c4:	mov	r2, sl
   290c8:	ldr	r1, [sp, #20]
   290cc:	mov	r0, r6
   290d0:	str	ip, [sp, #36]	; 0x24
   290d4:	bl	2714c <ftello64@plt+0x10c0c>
   290d8:	subs	r5, r0, #0
   290dc:	bne	29058 <ftello64@plt+0x12b18>
   290e0:	ldr	r3, [r4]
   290e4:	mov	r5, #0
   290e8:	orr	r3, r3, #4
   290ec:	str	r3, [r4]
   290f0:	ldr	r3, [pc, #320]	; 29238 <ftello64@plt+0x12cf8>
   290f4:	ldr	r3, [r3, #4]
   290f8:	cmp	r3, #0
   290fc:	beq	2907c <ftello64@plt+0x12b3c>
   29100:	mov	r2, #5
   29104:	ldr	r1, [pc, #304]	; 2923c <ftello64@plt+0x12cfc>
   29108:	mov	r0, #0
   2910c:	bl	15718 <dcgettext@plt>
   29110:	ldr	r2, [r4]
   29114:	mov	r6, r0
   29118:	ands	r0, r2, #4
   2911c:	beq	2919c <ftello64@plt+0x12c5c>
   29120:	ldr	r0, [pc, #280]	; 29240 <ftello64@plt+0x12d00>
   29124:	str	r0, [sp]
   29128:	mov	r3, r6
   2912c:	mov	r2, r8
   29130:	ldr	r1, [sp, #88]	; 0x58
   29134:	mov	r0, #0
   29138:	bl	26184 <ftello64@plt+0xfc44>
   2913c:	b	2907c <ftello64@plt+0x12b3c>
   29140:	mov	lr, #2
   29144:	str	lr, [r4]
   29148:	orr	r9, r9, #2
   2914c:	ldr	lr, [sp, #88]	; 0x58
   29150:	add	ip, sp, #36	; 0x24
   29154:	str	ip, [sp, #12]
   29158:	mov	r3, fp
   2915c:	mov	ip, #0
   29160:	ldr	r1, [sp, #20]
   29164:	mov	r0, r6
   29168:	strd	r8, [sp, #4]
   2916c:	str	lr, [sp]
   29170:	str	ip, [sp, #36]	; 0x24
   29174:	bl	2714c <ftello64@plt+0x10c0c>
   29178:	subs	r5, r0, #0
   2917c:	bne	2906c <ftello64@plt+0x12b2c>
   29180:	ands	r5, r9, #4
   29184:	beq	2906c <ftello64@plt+0x12b2c>
   29188:	ldr	r3, [r4]
   2918c:	mov	r5, #0
   29190:	orr	r3, r3, #4
   29194:	str	r3, [r4]
   29198:	b	290f0 <ftello64@plt+0x12bb0>
   2919c:	ands	r2, r2, #2
   291a0:	moveq	r0, r2
   291a4:	movne	r2, #5
   291a8:	ldrne	r1, [pc, #148]	; 29244 <ftello64@plt+0x12d04>
   291ac:	moveq	r2, #5
   291b0:	ldreq	r1, [pc, #144]	; 29248 <ftello64@plt+0x12d08>
   291b4:	bl	15718 <dcgettext@plt>
   291b8:	b	29124 <ftello64@plt+0x12be4>
   291bc:	ldrb	r2, [sp, #36]	; 0x24
   291c0:	and	r2, r2, #5
   291c4:	cmp	r2, #5
   291c8:	bne	2906c <ftello64@plt+0x12b2c>
   291cc:	ldr	r1, [pc, #120]	; 2924c <ftello64@plt+0x12d0c>
   291d0:	mov	r0, #0
   291d4:	bl	15718 <dcgettext@plt>
   291d8:	mov	r2, r8
   291dc:	ldr	r1, [sp, #88]	; 0x58
   291e0:	orr	r5, r9, #2
   291e4:	mov	r3, r0
   291e8:	mov	r0, #0
   291ec:	bl	26184 <ftello64@plt+0xfc44>
   291f0:	ldr	r3, [sp, #28]
   291f4:	str	r5, [sp, #8]
   291f8:	str	r3, [sp, #12]
   291fc:	ldr	r3, [sp, #88]	; 0x58
   29200:	str	r8, [sp, #4]
   29204:	str	r3, [sp]
   29208:	mov	r2, sl
   2920c:	mov	r3, fp
   29210:	ldr	r1, [sp, #20]
   29214:	mov	r0, r6
   29218:	bl	2714c <ftello64@plt+0x10c0c>
   2921c:	ldr	r3, [r4]
   29220:	orr	r3, r3, #2
   29224:	str	r3, [r4]
   29228:	mov	r5, r0
   2922c:	b	2906c <ftello64@plt+0x12b2c>
   29230:	bl	15748 <__stack_chk_fail@plt>
   29234:	andeq	pc, r7, r8, lsl #15
   29238:	andeq	r0, r8, r0, lsr #30
   2923c:	andeq	r5, r6, ip, lsl #22
   29240:	andeq	pc, r5, r4, lsr ip	; <UNPREDICTABLE>
   29244:	andeq	pc, r5, ip, lsr #24
   29248:	andeq	pc, r5, r4, lsr #24
   2924c:	strdeq	r5, [r6], -r0
   29250:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29254:	sub	sp, sp, #20
   29258:	ldr	r8, [pc, #580]	; 294a4 <ftello64@plt+0x12f64>
   2925c:	ldr	r6, [pc, #580]	; 294a8 <ftello64@plt+0x12f68>
   29260:	mov	r3, #0
   29264:	ldr	r4, [r8, #180]	; 0xb4
   29268:	ldr	r2, [r6]
   2926c:	cmp	r4, #0
   29270:	str	r2, [sp, #12]
   29274:	str	r3, [sp, #8]
   29278:	bne	29320 <ftello64@plt+0x12de0>
   2927c:	mov	sl, r0
   29280:	mov	r5, r1
   29284:	bl	1afc0 <ftello64@plt+0x4a80>
   29288:	subs	r9, r0, #0
   2928c:	beq	293dc <ftello64@plt+0x12e9c>
   29290:	mov	r1, r4
   29294:	mov	r0, r5
   29298:	bl	15514 <ksba_cert_get_issuer@plt>
   2929c:	mov	r1, r4
   292a0:	mov	r7, r0
   292a4:	mov	r0, r5
   292a8:	bl	15aa8 <ksba_cert_get_subject@plt>
   292ac:	cmp	r7, #0
   292b0:	mov	fp, r0
   292b4:	beq	293cc <ftello64@plt+0x12e8c>
   292b8:	mov	r2, r0
   292bc:	mov	r1, r7
   292c0:	mov	r0, r5
   292c4:	bl	25c40 <ftello64@plt+0xf700>
   292c8:	subs	r4, r0, #0
   292cc:	beq	29330 <ftello64@plt+0x12df0>
   292d0:	mov	r1, r5
   292d4:	mov	r0, r5
   292d8:	bl	25514 <ftello64@plt+0xefd4>
   292dc:	subs	r4, r0, #0
   292e0:	bne	293fc <ftello64@plt+0x12ebc>
   292e4:	mov	r0, r7
   292e8:	bl	156a0 <gcry_free@plt>
   292ec:	mov	r0, fp
   292f0:	bl	156a0 <gcry_free@plt>
   292f4:	mov	r0, r9
   292f8:	bl	1b0b0 <ftello64@plt+0x4b70>
   292fc:	ldr	r0, [sp, #8]
   29300:	bl	15358 <ksba_cert_release@plt>
   29304:	ldr	r2, [sp, #12]
   29308:	ldr	r3, [r6]
   2930c:	mov	r0, r4
   29310:	cmp	r2, r3
   29314:	bne	294a0 <ftello64@plt+0x12f60>
   29318:	add	sp, sp, #20
   2931c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29320:	ldr	r0, [pc, #388]	; 294ac <ftello64@plt+0x12f6c>
   29324:	mov	r4, r3
   29328:	bl	4873c <ftello64@plt+0x321fc>
   2932c:	b	29304 <ftello64@plt+0x12dc4>
   29330:	mov	r0, r9
   29334:	bl	1b780 <ftello64@plt+0x5240>
   29338:	str	r4, [sp]
   2933c:	mov	r0, sl
   29340:	mov	r3, r7
   29344:	mov	r2, r5
   29348:	mov	r1, r9
   2934c:	bl	26420 <ftello64@plt+0xfee0>
   29350:	subs	r4, r0, #0
   29354:	beq	29374 <ftello64@plt+0x12e34>
   29358:	cmn	r4, #1
   2935c:	beq	29420 <ftello64@plt+0x12ee0>
   29360:	mov	r1, r4
   29364:	ldr	r0, [pc, #324]	; 294b0 <ftello64@plt+0x12f70>
   29368:	bl	487a0 <ftello64@plt+0x32260>
   2936c:	ldr	r4, [pc, #320]	; 294b4 <ftello64@plt+0x12f74>
   29370:	b	292e4 <ftello64@plt+0x12da4>
   29374:	ldr	r0, [sp, #8]
   29378:	bl	15358 <ksba_cert_release@plt>
   2937c:	add	r1, sp, #8
   29380:	mov	r0, r9
   29384:	str	r4, [sp, #8]
   29388:	bl	1b338 <ftello64@plt+0x4df8>
   2938c:	subs	r1, r0, #0
   29390:	bne	29440 <ftello64@plt+0x12f00>
   29394:	mov	r1, r5
   29398:	ldr	r0, [sp, #8]
   2939c:	bl	25514 <ftello64@plt+0xefd4>
   293a0:	subs	sl, r0, #0
   293a4:	bne	29464 <ftello64@plt+0x12f24>
   293a8:	ldr	r4, [r8, #4]
   293ac:	cmp	r4, #0
   293b0:	beq	292e4 <ftello64@plt+0x12da4>
   293b4:	mov	r2, #5
   293b8:	ldr	r1, [pc, #248]	; 294b8 <ftello64@plt+0x12f78>
   293bc:	bl	15718 <dcgettext@plt>
   293c0:	mov	r4, sl
   293c4:	bl	4873c <ftello64@plt+0x321fc>
   293c8:	b	292e4 <ftello64@plt+0x12da4>
   293cc:	ldr	r0, [pc, #232]	; 294bc <ftello64@plt+0x12f7c>
   293d0:	bl	487a0 <ftello64@plt+0x32260>
   293d4:	ldr	r4, [pc, #228]	; 294c0 <ftello64@plt+0x12f80>
   293d8:	b	292e4 <ftello64@plt+0x12da4>
   293dc:	mov	r2, #5
   293e0:	ldr	r1, [pc, #220]	; 294c4 <ftello64@plt+0x12f84>
   293e4:	bl	15718 <dcgettext@plt>
   293e8:	bl	487a0 <ftello64@plt+0x32260>
   293ec:	mov	fp, r9
   293f0:	mov	r7, r9
   293f4:	ldr	r4, [pc, #204]	; 294c8 <ftello64@plt+0x12f88>
   293f8:	b	292e4 <ftello64@plt+0x12da4>
   293fc:	bl	161e0 <gpg_strerror@plt>
   29400:	mov	r1, r0
   29404:	ldr	r0, [pc, #192]	; 294cc <ftello64@plt+0x12f8c>
   29408:	bl	487a0 <ftello64@plt+0x32260>
   2940c:	ldr	r3, [r8]
   29410:	tst	r3, #1
   29414:	bne	29450 <ftello64@plt+0x12f10>
   29418:	ldr	r4, [pc, #160]	; 294c0 <ftello64@plt+0x12f80>
   2941c:	b	292e4 <ftello64@plt+0x12da4>
   29420:	ldr	r0, [pc, #168]	; 294d0 <ftello64@plt+0x12f90>
   29424:	bl	4873c <ftello64@plt+0x321fc>
   29428:	mov	r0, r7
   2942c:	bl	23f70 <ftello64@plt+0xda30>
   29430:	ldr	r0, [pc, #156]	; 294d4 <ftello64@plt+0x12f94>
   29434:	bl	489b4 <ftello64@plt+0x32474>
   29438:	ldr	r4, [pc, #116]	; 294b4 <ftello64@plt+0x12f74>
   2943c:	b	292e4 <ftello64@plt+0x12da4>
   29440:	ldr	r0, [pc, #144]	; 294d8 <ftello64@plt+0x12f98>
   29444:	bl	487a0 <ftello64@plt+0x32260>
   29448:	ldr	r4, [pc, #120]	; 294c8 <ftello64@plt+0x12f88>
   2944c:	b	292e4 <ftello64@plt+0x12da4>
   29450:	mov	r1, r5
   29454:	ldr	r0, [pc, #128]	; 294dc <ftello64@plt+0x12f9c>
   29458:	bl	2401c <ftello64@plt+0xdadc>
   2945c:	ldr	r4, [pc, #92]	; 294c0 <ftello64@plt+0x12f80>
   29460:	b	292e4 <ftello64@plt+0x12da4>
   29464:	bl	161e0 <gpg_strerror@plt>
   29468:	mov	r1, r0
   2946c:	ldr	r0, [pc, #108]	; 294e0 <ftello64@plt+0x12fa0>
   29470:	bl	487a0 <ftello64@plt+0x32260>
   29474:	ldr	r3, [r8]
   29478:	tst	r3, #1
   2947c:	beq	29418 <ftello64@plt+0x12ed8>
   29480:	ldr	r1, [sp, #8]
   29484:	ldr	r0, [pc, #88]	; 294e4 <ftello64@plt+0x12fa4>
   29488:	bl	2401c <ftello64@plt+0xdadc>
   2948c:	mov	r1, r5
   29490:	ldr	r0, [pc, #80]	; 294e8 <ftello64@plt+0x12fa8>
   29494:	bl	2401c <ftello64@plt+0xdadc>
   29498:	ldr	r4, [pc, #32]	; 294c0 <ftello64@plt+0x12f80>
   2949c:	b	292e4 <ftello64@plt+0x12da4>
   294a0:	bl	15748 <__stack_chk_fail@plt>
   294a4:	andeq	r0, r8, r0, lsr #30
   294a8:	andeq	pc, r7, r8, lsl #15
   294ac:	andeq	r5, r6, r8, lsr #22
   294b0:	ldrdeq	r5, [r6], -r4
   294b4:	movweq	r0, #185	; 0xb9
   294b8:	andeq	r5, r6, ip, lsl sl
   294bc:	muleq	r6, r0, r0
   294c0:	movweq	r0, #36	; 0x24
   294c4:	ldrdeq	r1, [r6], -r8
   294c8:	movweq	r0, #1
   294cc:	andeq	r5, r6, r8, asr fp
   294d0:	andeq	r5, r6, ip, lsl #23
   294d4:	andeq	r5, r6, r4, lsr #23
   294d8:	andeq	r4, r6, r4, ror ip
   294dc:	strdeq	r5, [r6], -ip
   294e0:	andeq	r5, r6, r4, ror #22
   294e4:	andeq	r5, r6, r8, ror #18
   294e8:	andeq	r5, r6, r8, ror r9
   294ec:	push	{r4, r5, r6, r7, r8, lr}
   294f0:	subs	r6, r0, #0
   294f4:	mov	r7, r1
   294f8:	beq	29558 <ftello64@plt+0x13018>
   294fc:	ldr	r8, [pc, #104]	; 2956c <ftello64@plt+0x1302c>
   29500:	ldr	r0, [pc, #104]	; 29570 <ftello64@plt+0x13030>
   29504:	mov	r5, r8
   29508:	mov	r4, #0
   2950c:	b	29520 <ftello64@plt+0x12fe0>
   29510:	ldr	r0, [r5, #12]!
   29514:	add	r4, r4, #1
   29518:	cmp	r0, #0
   2951c:	beq	29558 <ftello64@plt+0x13018>
   29520:	mov	r1, r6
   29524:	bl	15424 <strcmp@plt>
   29528:	cmp	r0, #0
   2952c:	bne	29510 <ftello64@plt+0x12fd0>
   29530:	cmp	r7, #0
   29534:	lsl	r3, r4, #1
   29538:	addne	r2, r3, r4
   2953c:	add	r4, r3, r4
   29540:	addne	r2, r8, r2, lsl #2
   29544:	add	r8, r8, r4, lsl #2
   29548:	ldrne	r2, [r2, #8]
   2954c:	ldr	r0, [r8, #4]
   29550:	strne	r2, [r7]
   29554:	pop	{r4, r5, r6, r7, r8, pc}
   29558:	cmp	r7, #0
   2955c:	movne	r0, #0
   29560:	strne	r0, [r7]
   29564:	moveq	r0, r7
   29568:	pop	{r4, r5, r6, r7, r8, pc}
   2956c:	andeq	r5, r6, r4, ror #23
   29570:	strdeq	r5, [r6], -r4
   29574:	push	{r4, r5, lr}
   29578:	subs	r4, r1, #0
   2957c:	sub	sp, sp, #12
   29580:	beq	295b0 <ftello64@plt+0x13070>
   29584:	mov	r5, r0
   29588:	mov	r0, r4
   2958c:	bl	15cb8 <strlen@plt>
   29590:	mov	r3, #0
   29594:	mov	r1, r4
   29598:	str	r3, [sp]
   2959c:	mov	r2, r0
   295a0:	mov	r0, r5
   295a4:	bl	15f34 <gpgrt_write_sanitized@plt>
   295a8:	add	sp, sp, #12
   295ac:	pop	{r4, r5, pc}
   295b0:	mov	r1, r0
   295b4:	ldr	r0, [pc, #8]	; 295c4 <ftello64@plt+0x13084>
   295b8:	add	sp, sp, #12
   295bc:	pop	{r4, r5, lr}
   295c0:	b	16018 <gpgrt_fputs@plt>
   295c4:	andeq	r4, r6, r8, lsr #13
   295c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   295cc:	mov	r5, r2
   295d0:	ldr	r2, [pc, #2632]	; 2a020 <ftello64@plt+0x13ae0>
   295d4:	ldr	r8, [r0, #32]
   295d8:	sub	sp, sp, #92	; 0x5c
   295dc:	ldr	r2, [r2]
   295e0:	cmp	r8, #0
   295e4:	mov	r6, r0
   295e8:	mov	r4, r3
   295ec:	str	r2, [sp, #84]	; 0x54
   295f0:	mov	sl, r1
   295f4:	bne	29db8 <ftello64@plt+0x13878>
   295f8:	mov	r1, #2
   295fc:	mov	r0, sl
   29600:	bl	226c8 <ftello64@plt+0xc188>
   29604:	add	fp, sp, #44	; 0x2c
   29608:	mov	r2, fp
   2960c:	mov	r1, sl
   29610:	mov	r7, r0
   29614:	mov	r0, r6
   29618:	bl	26cb0 <ftello64@plt+0x10770>
   2961c:	subs	r9, r0, #0
   29620:	beq	29e10 <ftello64@plt+0x138d0>
   29624:	cmn	r9, #1
   29628:	moveq	r9, #1
   2962c:	movne	r9, #0
   29630:	moveq	r3, #0
   29634:	strne	r9, [sp, #20]
   29638:	strne	r9, [sp, #16]
   2963c:	streq	r7, [sp, #16]
   29640:	streq	r3, [sp, #20]
   29644:	ldr	r2, [sp, #128]	; 0x80
   29648:	ldr	r3, [pc, #2516]	; 2a024 <ftello64@plt+0x13ae4>
   2964c:	cmp	r2, #0
   29650:	ldr	r0, [pc, #2512]	; 2a028 <ftello64@plt+0x13ae8>
   29654:	mov	r1, r4
   29658:	moveq	r0, r3
   2965c:	bl	16018 <gpgrt_fputs@plt>
   29660:	mov	r3, #0
   29664:	tst	r5, #32
   29668:	strh	r3, [sp, #48]	; 0x30
   2966c:	bne	29698 <ftello64@plt+0x13158>
   29670:	uxth	r3, r8
   29674:	cmp	r3, #94	; 0x5e
   29678:	beq	29698 <ftello64@plt+0x13158>
   2967c:	cmp	r3, #101	; 0x65
   29680:	bne	29e34 <ftello64@plt+0x138f4>
   29684:	strb	r3, [sp, #48]	; 0x30
   29688:	add	r3, sp, #52	; 0x34
   2968c:	str	r3, [sp, #24]
   29690:	add	r5, sp, #68	; 0x44
   29694:	b	296ac <ftello64@plt+0x1316c>
   29698:	mov	r3, #114	; 0x72
   2969c:	add	r5, sp, #68	; 0x44
   296a0:	strb	r3, [sp, #48]	; 0x30
   296a4:	add	r3, sp, #52	; 0x34
   296a8:	str	r3, [sp, #24]
   296ac:	mov	r1, r4
   296b0:	add	r0, sp, #48	; 0x30
   296b4:	bl	16018 <gpgrt_fputs@plt>
   296b8:	add	r1, sp, #36	; 0x24
   296bc:	mov	r0, sl
   296c0:	bl	22970 <ftello64@plt+0xc430>
   296c4:	add	r2, r7, #24
   296c8:	str	r2, [sp]
   296cc:	ldr	r1, [pc, #2392]	; 2a02c <ftello64@plt+0x13aec>
   296d0:	ldr	r2, [sp, #36]	; 0x24
   296d4:	mov	r3, r0
   296d8:	mov	r8, r0
   296dc:	mov	r0, r4
   296e0:	bl	16318 <gpgrt_fprintf@plt>
   296e4:	mov	r2, r5
   296e8:	mov	r1, #0
   296ec:	mov	r0, sl
   296f0:	bl	16534 <ksba_cert_get_validity@plt>
   296f4:	ldrb	r3, [sp, #68]	; 0x44
   296f8:	cmp	r3, #0
   296fc:	bne	29da8 <ftello64@plt+0x13868>
   29700:	mov	r1, r4
   29704:	mov	r0, #58	; 0x3a
   29708:	bl	159f4 <gpgrt_fputc@plt>
   2970c:	mov	r2, r5
   29710:	mov	r1, #1
   29714:	mov	r0, sl
   29718:	bl	16534 <ksba_cert_get_validity@plt>
   2971c:	ldrb	r3, [sp, #68]	; 0x44
   29720:	cmp	r3, #0
   29724:	bne	29d98 <ftello64@plt+0x13858>
   29728:	mov	r1, r4
   2972c:	mov	r0, #58	; 0x3a
   29730:	bl	159f4 <gpgrt_fputc@plt>
   29734:	mov	r0, sl
   29738:	bl	15b14 <ksba_cert_get_serial@plt>
   2973c:	subs	r9, r0, #0
   29740:	beq	29758 <ftello64@plt+0x13218>
   29744:	ldrb	r3, [r9]
   29748:	cmp	r3, #40	; 0x28
   2974c:	beq	29c68 <ftello64@plt+0x13728>
   29750:	mov	r0, r9
   29754:	bl	156a0 <gcry_free@plt>
   29758:	mov	r1, r4
   2975c:	mov	r0, #58	; 0x3a
   29760:	bl	159f4 <gpgrt_fputc@plt>
   29764:	mov	r1, r4
   29768:	mov	r0, #58	; 0x3a
   2976c:	bl	159f4 <gpgrt_fputc@plt>
   29770:	mov	r1, #0
   29774:	mov	r0, sl
   29778:	bl	15514 <ksba_cert_get_issuer@plt>
   2977c:	subs	r5, r0, #0
   29780:	beq	297ac <ftello64@plt+0x1326c>
   29784:	bl	15cb8 <strlen@plt>
   29788:	mov	r3, #0
   2978c:	str	r3, [sp]
   29790:	mov	r1, r5
   29794:	ldr	r3, [pc, #2196]	; 2a030 <ftello64@plt+0x13af0>
   29798:	mov	r2, r0
   2979c:	mov	r0, r4
   297a0:	bl	15f34 <gpgrt_write_sanitized@plt>
   297a4:	mov	r0, r5
   297a8:	bl	156a0 <gcry_free@plt>
   297ac:	mov	r1, r4
   297b0:	mov	r0, #58	; 0x3a
   297b4:	bl	159f4 <gpgrt_fputc@plt>
   297b8:	mov	r1, r4
   297bc:	mov	r0, #58	; 0x3a
   297c0:	bl	159f4 <gpgrt_fputc@plt>
   297c4:	str	fp, [sp]
   297c8:	ldr	r2, [sp, #24]
   297cc:	mov	r3, #1
   297d0:	ldr	r1, [pc, #2140]	; 2a034 <ftello64@plt+0x13af4>
   297d4:	mov	r0, sl
   297d8:	bl	15ee0 <ksba_cert_get_user_data@plt>
   297dc:	cmp	r0, #0
   297e0:	bne	29b4c <ftello64@plt+0x1360c>
   297e4:	ldr	r3, [sp, #44]	; 0x2c
   297e8:	cmp	r3, #0
   297ec:	beq	29b58 <ftello64@plt+0x13618>
   297f0:	ldrb	r3, [sp, #52]	; 0x34
   297f4:	cmp	r3, #0
   297f8:	bne	29eb0 <ftello64@plt+0x13970>
   297fc:	add	r1, sp, #40	; 0x28
   29800:	mov	r0, sl
   29804:	bl	15430 <ksba_cert_get_key_usage@plt>
   29808:	uxth	r3, r0
   2980c:	cmp	r3, #58	; 0x3a
   29810:	mov	r5, r0
   29814:	beq	29eec <ftello64@plt+0x139ac>
   29818:	cmp	r0, #0
   2981c:	bne	29ec0 <ftello64@plt+0x13980>
   29820:	ldr	r3, [sp, #40]	; 0x28
   29824:	tst	r3, #12
   29828:	bne	29d0c <ftello64@plt+0x137cc>
   2982c:	tst	r3, #3
   29830:	bne	29d7c <ftello64@plt+0x1383c>
   29834:	tst	r3, #32
   29838:	bne	29d60 <ftello64@plt+0x13820>
   2983c:	tst	r3, #12
   29840:	bne	29d44 <ftello64@plt+0x13804>
   29844:	tst	r3, #3
   29848:	bne	29d28 <ftello64@plt+0x137e8>
   2984c:	tst	r3, #32
   29850:	bne	29cfc <ftello64@plt+0x137bc>
   29854:	mov	r1, r4
   29858:	mov	r0, #58	; 0x3a
   2985c:	bl	159f4 <gpgrt_fputc@plt>
   29860:	mov	r1, r4
   29864:	mov	r0, #58	; 0x3a
   29868:	bl	159f4 <gpgrt_fputc@plt>
   2986c:	mov	r1, r4
   29870:	mov	r0, #58	; 0x3a
   29874:	bl	159f4 <gpgrt_fputc@plt>
   29878:	ldr	r3, [sp, #128]	; 0x80
   2987c:	cmp	r3, #0
   29880:	bne	29b6c <ftello64@plt+0x1362c>
   29884:	ldr	r3, [r6, #24]
   29888:	cmp	r3, #0
   2988c:	bne	29b6c <ftello64@plt+0x1362c>
   29890:	mov	r1, r4
   29894:	mov	r0, #58	; 0x3a
   29898:	bl	159f4 <gpgrt_fputc@plt>
   2989c:	mov	r1, r4
   298a0:	mov	r0, #58	; 0x3a
   298a4:	bl	159f4 <gpgrt_fputc@plt>
   298a8:	mov	r1, r4
   298ac:	mov	r0, #58	; 0x3a
   298b0:	bl	159f4 <gpgrt_fputc@plt>
   298b4:	mov	r2, #0
   298b8:	mov	r1, r8
   298bc:	str	r2, [sp]
   298c0:	ldr	r3, [sp, #36]	; 0x24
   298c4:	mov	r0, #6
   298c8:	bl	5c4e4 <ftello64@plt+0x45fa4>
   298cc:	cmp	r0, #0
   298d0:	bne	29ddc <ftello64@plt+0x1389c>
   298d4:	mov	r1, r4
   298d8:	mov	r0, #58	; 0x3a
   298dc:	bl	159f4 <gpgrt_fputc@plt>
   298e0:	mov	r1, r4
   298e4:	mov	r0, #10
   298e8:	bl	159f4 <gpgrt_fputc@plt>
   298ec:	mov	r2, r7
   298f0:	ldr	r1, [pc, #1856]	; 2a038 <ftello64@plt+0x13af8>
   298f4:	mov	r0, r4
   298f8:	bl	16318 <gpgrt_fprintf@plt>
   298fc:	ldr	r3, [sp, #16]
   29900:	cmp	r3, #0
   29904:	beq	29914 <ftello64@plt+0x133d4>
   29908:	mov	r0, r3
   2990c:	mov	r1, r4
   29910:	bl	16018 <gpgrt_fputs@plt>
   29914:	mov	r1, r4
   29918:	mov	r0, #58	; 0x3a
   2991c:	bl	159f4 <gpgrt_fputc@plt>
   29920:	mov	r1, r4
   29924:	mov	r0, #10
   29928:	bl	159f4 <gpgrt_fputc@plt>
   2992c:	mov	r0, r7
   29930:	bl	156a0 <gcry_free@plt>
   29934:	ldr	r0, [sp, #20]
   29938:	bl	156a0 <gcry_free@plt>
   2993c:	mov	r0, sl
   29940:	bl	22908 <ftello64@plt+0xc3c8>
   29944:	subs	r5, r0, #0
   29948:	beq	29964 <ftello64@plt+0x13424>
   2994c:	mov	r2, r5
   29950:	ldr	r1, [pc, #1764]	; 2a03c <ftello64@plt+0x13afc>
   29954:	mov	r0, r4
   29958:	bl	16318 <gpgrt_fprintf@plt>
   2995c:	mov	r0, r5
   29960:	bl	156a0 <gcry_free@plt>
   29964:	mov	r6, #0
   29968:	mov	r7, r6
   2996c:	ldr	r9, [pc, #1740]	; 2a040 <ftello64@plt+0x13b00>
   29970:	ldr	r8, [pc, #1720]	; 2a030 <ftello64@plt+0x13af0>
   29974:	b	29984 <ftello64@plt+0x13444>
   29978:	mov	r0, r5
   2997c:	bl	156a0 <gcry_free@plt>
   29980:	add	r7, r7, #1
   29984:	mov	r1, r7
   29988:	mov	r0, sl
   2998c:	bl	15aa8 <ksba_cert_get_subject@plt>
   29990:	subs	r5, r0, #0
   29994:	beq	29c44 <ftello64@plt+0x13704>
   29998:	cmp	r6, #0
   2999c:	beq	299b4 <ftello64@plt+0x13474>
   299a0:	mov	r1, r5
   299a4:	mov	r0, r6
   299a8:	bl	15424 <strcmp@plt>
   299ac:	cmp	r0, #0
   299b0:	beq	29980 <ftello64@plt+0x13440>
   299b4:	add	r2, sp, #48	; 0x30
   299b8:	mov	r1, r9
   299bc:	mov	r0, r4
   299c0:	bl	16318 <gpgrt_fprintf@plt>
   299c4:	mov	r0, r5
   299c8:	bl	15cb8 <strlen@plt>
   299cc:	mov	r3, #0
   299d0:	str	r3, [sp]
   299d4:	mov	r1, r5
   299d8:	mov	r3, r8
   299dc:	mov	r2, r0
   299e0:	mov	r0, r4
   299e4:	bl	15f34 <gpgrt_write_sanitized@plt>
   299e8:	mov	r1, r4
   299ec:	mov	r0, #58	; 0x3a
   299f0:	bl	159f4 <gpgrt_fputc@plt>
   299f4:	mov	r1, r4
   299f8:	mov	r0, #58	; 0x3a
   299fc:	bl	159f4 <gpgrt_fputc@plt>
   29a00:	mov	r1, r4
   29a04:	mov	r0, #10
   29a08:	bl	159f4 <gpgrt_fputc@plt>
   29a0c:	cmp	r7, #0
   29a10:	bne	29978 <ftello64@plt+0x13438>
   29a14:	mov	r6, r5
   29a18:	b	29a20 <ftello64@plt+0x134e0>
   29a1c:	add	r6, r0, #22
   29a20:	ldr	r1, [pc, #1564]	; 2a044 <ftello64@plt+0x13b04>
   29a24:	mov	r0, r6
   29a28:	bl	15310 <strstr@plt>
   29a2c:	cmp	r0, #0
   29a30:	beq	29c3c <ftello64@plt+0x136fc>
   29a34:	cmp	r5, r0
   29a38:	beq	29a60 <ftello64@plt+0x13520>
   29a3c:	add	r6, r6, #1
   29a40:	cmp	r0, r6
   29a44:	bls	29a1c <ftello64@plt+0x134dc>
   29a48:	ldrb	r3, [r0, #-1]
   29a4c:	cmp	r3, #44	; 0x2c
   29a50:	bne	29a1c <ftello64@plt+0x134dc>
   29a54:	ldrb	r3, [r0, #-2]
   29a58:	cmp	r3, #92	; 0x5c
   29a5c:	beq	29a1c <ftello64@plt+0x134dc>
   29a60:	mov	fp, r0
   29a64:	add	r1, r0, #22
   29a68:	add	r2, fp, #23
   29a6c:	mov	r0, #0
   29a70:	ldrb	r3, [r1, r0, lsl #1]
   29a74:	bic	ip, r3, #32
   29a78:	sub	ip, ip, #65	; 0x41
   29a7c:	sub	r3, r3, #48	; 0x30
   29a80:	cmp	r3, #9
   29a84:	cmphi	ip, #5
   29a88:	bls	29bb8 <ftello64@plt+0x13678>
   29a8c:	cmp	r0, #0
   29a90:	beq	29c3c <ftello64@plt+0x136fc>
   29a94:	add	r0, r0, #3
   29a98:	bl	15364 <gcry_malloc@plt>
   29a9c:	subs	r6, r0, #0
   29aa0:	beq	29c3c <ftello64@plt+0x136fc>
   29aa4:	add	r2, fp, #24
   29aa8:	mov	r0, r6
   29aac:	rsb	ip, r6, #1
   29ab0:	mov	r3, #60	; 0x3c
   29ab4:	strb	r3, [r6]
   29ab8:	ldrb	r1, [r2, #-2]
   29abc:	add	lr, ip, r0
   29ac0:	sub	r3, r1, #48	; 0x30
   29ac4:	bic	fp, r1, #32
   29ac8:	sub	fp, fp, #65	; 0x41
   29acc:	uxtb	r3, r3
   29ad0:	cmp	r3, #9
   29ad4:	cmphi	fp, #5
   29ad8:	movls	fp, #1
   29adc:	movhi	fp, #0
   29ae0:	bls	29bdc <ftello64@plt+0x1369c>
   29ae4:	mov	r3, r6
   29ae8:	mov	r1, #62	; 0x3e
   29aec:	strb	r1, [r3, lr]!
   29af0:	add	r2, sp, #48	; 0x30
   29af4:	mov	r1, r9
   29af8:	strb	fp, [r3, #1]
   29afc:	mov	r0, r4
   29b00:	bl	16318 <gpgrt_fprintf@plt>
   29b04:	mov	r0, r6
   29b08:	bl	15cb8 <strlen@plt>
   29b0c:	mov	r3, r8
   29b10:	mov	r1, r6
   29b14:	str	fp, [sp]
   29b18:	mov	r2, r0
   29b1c:	mov	r0, r4
   29b20:	bl	15f34 <gpgrt_write_sanitized@plt>
   29b24:	mov	r1, r4
   29b28:	mov	r0, #58	; 0x3a
   29b2c:	bl	159f4 <gpgrt_fputc@plt>
   29b30:	mov	r1, r4
   29b34:	mov	r0, #58	; 0x3a
   29b38:	bl	159f4 <gpgrt_fputc@plt>
   29b3c:	mov	r1, r4
   29b40:	mov	r0, #10
   29b44:	bl	159f4 <gpgrt_fputc@plt>
   29b48:	b	29978 <ftello64@plt+0x13438>
   29b4c:	uxth	r3, r0
   29b50:	cmp	r3, #27
   29b54:	beq	297fc <ftello64@plt+0x132bc>
   29b58:	bl	161e0 <gpg_strerror@plt>
   29b5c:	mov	r1, r0
   29b60:	ldr	r0, [pc, #1248]	; 2a048 <ftello64@plt+0x13b08>
   29b64:	bl	488ec <ftello64@plt+0x323ac>
   29b68:	b	297fc <ftello64@plt+0x132bc>
   29b6c:	mov	r0, sl
   29b70:	bl	22908 <ftello64@plt+0xc3c8>
   29b74:	mov	r2, fp
   29b78:	mov	r1, r0
   29b7c:	mov	r5, r0
   29b80:	mov	r0, r6
   29b84:	bl	205a8 <ftello64@plt+0xa068>
   29b88:	cmp	r0, #0
   29b8c:	ldr	r0, [sp, #44]	; 0x2c
   29b90:	bne	29ba8 <ftello64@plt+0x13668>
   29b94:	cmp	r0, #0
   29b98:	beq	29f38 <ftello64@plt+0x139f8>
   29b9c:	mov	r1, r4
   29ba0:	bl	16018 <gpgrt_fputs@plt>
   29ba4:	ldr	r0, [sp, #44]	; 0x2c
   29ba8:	bl	156a0 <gcry_free@plt>
   29bac:	mov	r0, r5
   29bb0:	bl	156a0 <gcry_free@plt>
   29bb4:	b	29890 <ftello64@plt+0x13350>
   29bb8:	ldrb	r3, [r2, r0, lsl #1]
   29bbc:	bic	ip, r3, #32
   29bc0:	sub	ip, ip, #65	; 0x41
   29bc4:	sub	r3, r3, #48	; 0x30
   29bc8:	cmp	r3, #9
   29bcc:	cmphi	ip, #5
   29bd0:	bhi	29a8c <ftello64@plt+0x1354c>
   29bd4:	add	r0, r0, #1
   29bd8:	b	29a70 <ftello64@plt+0x13530>
   29bdc:	cmp	r1, #57	; 0x39
   29be0:	bls	29c30 <ftello64@plt+0x136f0>
   29be4:	cmp	r1, #70	; 0x46
   29be8:	bhi	29c2c <ftello64@plt+0x136ec>
   29bec:	sub	r3, r1, #55	; 0x37
   29bf0:	lsl	r3, r3, #4
   29bf4:	uxtb	r3, r3
   29bf8:	ldrb	r1, [r2, #-1]
   29bfc:	cmp	r1, #57	; 0x39
   29c00:	subls	r1, r1, #48	; 0x30
   29c04:	uxtbls	r1, r1
   29c08:	bls	29c1c <ftello64@plt+0x136dc>
   29c0c:	cmp	r1, #70	; 0x46
   29c10:	subls	r1, r1, #55	; 0x37
   29c14:	subhi	r1, r1, #87	; 0x57
   29c18:	uxtb	r1, r1
   29c1c:	add	r1, r3, r1
   29c20:	add	r2, r2, #2
   29c24:	strb	r1, [r0, #1]!
   29c28:	b	29ab8 <ftello64@plt+0x13578>
   29c2c:	sub	r3, r1, #87	; 0x57
   29c30:	lsl	r3, r3, #4
   29c34:	uxtb	r3, r3
   29c38:	b	29bf8 <ftello64@plt+0x136b8>
   29c3c:	mov	r6, #0
   29c40:	b	29978 <ftello64@plt+0x13438>
   29c44:	mov	r0, r6
   29c48:	bl	156a0 <gcry_free@plt>
   29c4c:	ldr	r3, [pc, #972]	; 2a020 <ftello64@plt+0x13ae0>
   29c50:	ldr	r2, [sp, #84]	; 0x54
   29c54:	ldr	r3, [r3]
   29c58:	cmp	r2, r3
   29c5c:	bne	2a01c <ftello64@plt+0x13adc>
   29c60:	add	sp, sp, #92	; 0x5c
   29c64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29c68:	ldrb	r2, [r9, #1]
   29c6c:	add	r5, r9, #1
   29c70:	sub	r1, r2, #48	; 0x30
   29c74:	uxtb	r3, r1
   29c78:	cmp	r3, #9
   29c7c:	bhi	29750 <ftello64@plt+0x13210>
   29c80:	mov	r3, #0
   29c84:	b	29c9c <ftello64@plt+0x1375c>
   29c88:	sub	r1, r2, #48	; 0x30
   29c8c:	mov	r5, r0
   29c90:	uxtb	r2, r1
   29c94:	cmp	r2, #9
   29c98:	bhi	29750 <ftello64@plt+0x13210>
   29c9c:	ldrb	r2, [r5, #1]
   29ca0:	add	r3, r3, r3, lsl #2
   29ca4:	add	r0, r5, #1
   29ca8:	cmp	r2, #0
   29cac:	cmpne	r2, #58	; 0x3a
   29cb0:	add	r3, r1, r3, lsl #1
   29cb4:	bne	29c88 <ftello64@plt+0x13748>
   29cb8:	cmp	r2, #58	; 0x3a
   29cbc:	bne	29750 <ftello64@plt+0x13210>
   29cc0:	cmp	r3, #0
   29cc4:	add	r2, r5, #2
   29cc8:	beq	29750 <ftello64@plt+0x13210>
   29ccc:	add	r3, r3, #2
   29cd0:	str	r6, [sp, #28]
   29cd4:	add	r5, r5, r3
   29cd8:	mov	r6, r2
   29cdc:	ldrb	r2, [r6], #1
   29ce0:	ldr	r1, [pc, #868]	; 2a04c <ftello64@plt+0x13b0c>
   29ce4:	mov	r0, r4
   29ce8:	bl	16318 <gpgrt_fprintf@plt>
   29cec:	cmp	r6, r5
   29cf0:	bne	29cdc <ftello64@plt+0x1379c>
   29cf4:	ldr	r6, [sp, #28]
   29cf8:	b	29750 <ftello64@plt+0x13210>
   29cfc:	mov	r1, r4
   29d00:	mov	r0, #67	; 0x43
   29d04:	bl	159f4 <gpgrt_fputc@plt>
   29d08:	b	29854 <ftello64@plt+0x13314>
   29d0c:	mov	r1, r4
   29d10:	mov	r0, #101	; 0x65
   29d14:	bl	159f4 <gpgrt_fputc@plt>
   29d18:	ldr	r3, [sp, #40]	; 0x28
   29d1c:	tst	r3, #3
   29d20:	beq	29834 <ftello64@plt+0x132f4>
   29d24:	b	29d7c <ftello64@plt+0x1383c>
   29d28:	mov	r1, r4
   29d2c:	mov	r0, #83	; 0x53
   29d30:	bl	159f4 <gpgrt_fputc@plt>
   29d34:	ldr	r3, [sp, #40]	; 0x28
   29d38:	tst	r3, #32
   29d3c:	beq	29854 <ftello64@plt+0x13314>
   29d40:	b	29cfc <ftello64@plt+0x137bc>
   29d44:	mov	r1, r4
   29d48:	mov	r0, #69	; 0x45
   29d4c:	bl	159f4 <gpgrt_fputc@plt>
   29d50:	ldr	r3, [sp, #40]	; 0x28
   29d54:	tst	r3, #3
   29d58:	beq	2984c <ftello64@plt+0x1330c>
   29d5c:	b	29d28 <ftello64@plt+0x137e8>
   29d60:	mov	r1, r4
   29d64:	mov	r0, #99	; 0x63
   29d68:	bl	159f4 <gpgrt_fputc@plt>
   29d6c:	ldr	r3, [sp, #40]	; 0x28
   29d70:	tst	r3, #12
   29d74:	beq	29844 <ftello64@plt+0x13304>
   29d78:	b	29d44 <ftello64@plt+0x13804>
   29d7c:	mov	r1, r4
   29d80:	mov	r0, #115	; 0x73
   29d84:	bl	159f4 <gpgrt_fputc@plt>
   29d88:	ldr	r3, [sp, #40]	; 0x28
   29d8c:	tst	r3, #32
   29d90:	beq	2983c <ftello64@plt+0x132fc>
   29d94:	b	29d60 <ftello64@plt+0x13820>
   29d98:	mov	r0, r5
   29d9c:	mov	r1, r4
   29da0:	bl	16018 <gpgrt_fputs@plt>
   29da4:	b	29728 <ftello64@plt+0x131e8>
   29da8:	mov	r1, r4
   29dac:	mov	r0, r5
   29db0:	bl	16018 <gpgrt_fputs@plt>
   29db4:	b	29700 <ftello64@plt+0x131c0>
   29db8:	mov	r3, #0
   29dbc:	mov	r2, #1
   29dc0:	str	r3, [sp, #12]
   29dc4:	strd	r2, [sp]
   29dc8:	str	r3, [sp, #8]
   29dcc:	ldr	r2, [pc, #636]	; 2a050 <ftello64@plt+0x13b10>
   29dd0:	bl	28fc4 <ftello64@plt+0x12a84>
   29dd4:	mov	r8, r0
   29dd8:	b	295f8 <ftello64@plt+0x130b8>
   29ddc:	mov	r0, sl
   29de0:	bl	16144 <ksba_cert_get_digest_algo@plt>
   29de4:	bl	15c7c <gcry_md_map_name@plt>
   29de8:	mov	r1, r0
   29dec:	mov	r0, #6
   29df0:	bl	5cb28 <ftello64@plt+0x465e8>
   29df4:	cmp	r0, #0
   29df8:	beq	298d4 <ftello64@plt+0x13394>
   29dfc:	mov	r0, #6
   29e00:	bl	5cc20 <ftello64@plt+0x466e0>
   29e04:	mov	r1, r4
   29e08:	bl	16018 <gpgrt_fputs@plt>
   29e0c:	b	298d4 <ftello64@plt+0x13394>
   29e10:	mov	r1, #2
   29e14:	ldr	r0, [sp, #44]	; 0x2c
   29e18:	bl	226c8 <ftello64@plt+0xc188>
   29e1c:	mov	r3, r0
   29e20:	str	r0, [sp, #16]
   29e24:	ldr	r0, [sp, #44]	; 0x2c
   29e28:	str	r3, [sp, #20]
   29e2c:	bl	15358 <ksba_cert_release@plt>
   29e30:	b	29644 <ftello64@plt+0x13104>
   29e34:	add	r3, sp, #52	; 0x34
   29e38:	mov	r0, r3
   29e3c:	str	r3, [sp, #24]
   29e40:	bl	4d438 <ftello64@plt+0x36ef8>
   29e44:	ldr	r3, [pc, #520]	; 2a054 <ftello64@plt+0x13b14>
   29e48:	add	r5, sp, #68	; 0x44
   29e4c:	ldr	r3, [r3, #184]	; 0xb8
   29e50:	cmp	r3, #0
   29e54:	beq	29fa4 <ftello64@plt+0x13a64>
   29e58:	cmp	r8, #0
   29e5c:	bne	29fe8 <ftello64@plt+0x13aa8>
   29e60:	ldr	r3, [r6, #32]
   29e64:	eor	r2, r9, #1
   29e68:	cmp	r3, #0
   29e6c:	andne	r3, r2, #1
   29e70:	moveq	r3, #0
   29e74:	cmp	r3, #0
   29e78:	bne	2a004 <ftello64@plt+0x13ac4>
   29e7c:	ldrb	r3, [sp, #48]	; 0x30
   29e80:	cmp	r3, #0
   29e84:	andeq	r9, r9, #1
   29e88:	movne	r9, #0
   29e8c:	cmp	r9, #0
   29e90:	beq	29f98 <ftello64@plt+0x13a58>
   29e94:	mov	r0, sl
   29e98:	bl	23144 <ftello64@plt+0xcc04>
   29e9c:	cmp	r0, #0
   29ea0:	beq	29f64 <ftello64@plt+0x13a24>
   29ea4:	mov	r3, #119	; 0x77
   29ea8:	strb	r3, [sp, #48]	; 0x30
   29eac:	b	296ac <ftello64@plt+0x1316c>
   29eb0:	mov	r1, r4
   29eb4:	mov	r0, #113	; 0x71
   29eb8:	bl	159f4 <gpgrt_fputc@plt>
   29ebc:	b	297fc <ftello64@plt+0x132bc>
   29ec0:	mov	r2, #5
   29ec4:	ldr	r1, [pc, #396]	; 2a058 <ftello64@plt+0x13b18>
   29ec8:	mov	r0, #0
   29ecc:	bl	15718 <dcgettext@plt>
   29ed0:	mov	r9, r0
   29ed4:	mov	r0, r5
   29ed8:	bl	161e0 <gpg_strerror@plt>
   29edc:	mov	r1, r0
   29ee0:	mov	r0, r9
   29ee4:	bl	487a0 <ftello64@plt+0x32260>
   29ee8:	b	29854 <ftello64@plt+0x13314>
   29eec:	mov	r1, r4
   29ef0:	mov	r0, #101	; 0x65
   29ef4:	bl	159f4 <gpgrt_fputc@plt>
   29ef8:	mov	r1, r4
   29efc:	mov	r0, #115	; 0x73
   29f00:	bl	159f4 <gpgrt_fputc@plt>
   29f04:	mov	r1, r4
   29f08:	mov	r0, #99	; 0x63
   29f0c:	bl	159f4 <gpgrt_fputc@plt>
   29f10:	mov	r1, r4
   29f14:	mov	r0, #69	; 0x45
   29f18:	bl	159f4 <gpgrt_fputc@plt>
   29f1c:	mov	r1, r4
   29f20:	mov	r0, #83	; 0x53
   29f24:	bl	159f4 <gpgrt_fputc@plt>
   29f28:	mov	r1, r4
   29f2c:	mov	r0, #67	; 0x43
   29f30:	bl	159f4 <gpgrt_fputc@plt>
   29f34:	b	29854 <ftello64@plt+0x13314>
   29f38:	ldr	r3, [r6, #24]
   29f3c:	cmp	r3, #0
   29f40:	beq	29ba8 <ftello64@plt+0x13668>
   29f44:	mov	r1, r4
   29f48:	mov	r0, #43	; 0x2b
   29f4c:	bl	159f4 <gpgrt_fputc@plt>
   29f50:	ldr	r0, [sp, #44]	; 0x2c
   29f54:	bl	156a0 <gcry_free@plt>
   29f58:	mov	r0, r5
   29f5c:	bl	156a0 <gcry_free@plt>
   29f60:	b	29890 <ftello64@plt+0x13350>
   29f64:	mov	r3, fp
   29f68:	mov	r2, r8
   29f6c:	mov	r1, sl
   29f70:	mov	r0, r6
   29f74:	bl	1ff5c <ftello64@plt+0x9a1c>
   29f78:	cmp	r0, #0
   29f7c:	moveq	r3, #117	; 0x75
   29f80:	strbeq	r3, [sp, #48]	; 0x30
   29f84:	beq	296ac <ftello64@plt+0x1316c>
   29f88:	uxth	r0, r0
   29f8c:	cmp	r0, #98	; 0x62
   29f90:	beq	2a010 <ftello64@plt+0x13ad0>
   29f94:	ldrb	r3, [sp, #48]	; 0x30
   29f98:	cmp	r3, #0
   29f9c:	beq	296b8 <ftello64@plt+0x13178>
   29fa0:	b	296ac <ftello64@plt+0x1316c>
   29fa4:	mov	r2, r5
   29fa8:	mov	r1, #1
   29fac:	mov	r0, sl
   29fb0:	bl	16534 <ksba_cert_get_validity@plt>
   29fb4:	cmp	r0, #0
   29fb8:	bne	29e58 <ftello64@plt+0x13918>
   29fbc:	ldrb	r3, [sp, #68]	; 0x44
   29fc0:	cmp	r3, #0
   29fc4:	beq	29e58 <ftello64@plt+0x13918>
   29fc8:	mov	r1, r5
   29fcc:	ldr	r0, [sp, #24]
   29fd0:	bl	15424 <strcmp@plt>
   29fd4:	cmp	r0, #0
   29fd8:	movgt	r3, #101	; 0x65
   29fdc:	strbgt	r3, [sp, #48]	; 0x30
   29fe0:	bgt	296ac <ftello64@plt+0x1316c>
   29fe4:	b	29e58 <ftello64@plt+0x13918>
   29fe8:	mov	r0, sl
   29fec:	bl	23144 <ftello64@plt+0xcc04>
   29ff0:	cmp	r0, #0
   29ff4:	moveq	r3, #105	; 0x69
   29ff8:	strbeq	r3, [sp, #48]	; 0x30
   29ffc:	beq	296ac <ftello64@plt+0x1316c>
   2a000:	b	29ea4 <ftello64@plt+0x13964>
   2a004:	mov	r3, #102	; 0x66
   2a008:	strb	r3, [sp, #48]	; 0x30
   2a00c:	b	296ac <ftello64@plt+0x1316c>
   2a010:	mov	r3, #110	; 0x6e
   2a014:	strb	r3, [sp, #48]	; 0x30
   2a018:	b	296ac <ftello64@plt+0x1316c>
   2a01c:	bl	15748 <__stack_chk_fail@plt>
   2a020:	andeq	pc, r7, r8, lsl #15
   2a024:	andeq	r6, r6, r0, lsl r0
   2a028:	andeq	r6, r6, r8
   2a02c:	andeq	r6, r6, r8, lsl r0
   2a030:	andeq	r6, r6, ip, asr r0
   2a034:	andeq	r5, r6, r0, lsl r7
   2a038:	andeq	r6, r6, ip, asr #32
   2a03c:	andeq	r6, r6, r0, rrx
   2a040:	andeq	r6, r6, r4, ror r0
   2a044:	andeq	r6, r6, r4, lsl #1
   2a048:	andeq	r6, r6, r4, lsr #32
   2a04c:	ldrdeq	r3, [r6], -r8
   2a050:			; <UNDEFINED> instruction: 0x0006abbc
   2a054:	andeq	r0, r8, r0, lsr #30
   2a058:			; <UNDEFINED> instruction: 0x000643b0
   2a05c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a060:	eor	sl, r1, r1, asr #31
   2a064:	subs	r8, r2, #0
   2a068:	sub	sp, sp, #12
   2a06c:	sub	sl, sl, r1, asr #31
   2a070:	beq	2a10c <ftello64@plt+0x13bcc>
   2a074:	lsr	r9, r1, #31
   2a078:	mov	r7, r0
   2a07c:	mov	r4, #0
   2a080:	ldr	fp, [pc, #152]	; 2a120 <ftello64@plt+0x13be0>
   2a084:	b	2a0e8 <ftello64@plt+0x13ba8>
   2a088:	bl	152bc <ksba_name_get_uri@plt>
   2a08c:	orrs	r2, r4, r9
   2a090:	movne	r2, sl
   2a094:	mov	r3, fp
   2a098:	ldr	r1, [pc, #132]	; 2a124 <ftello64@plt+0x13be4>
   2a09c:	add	r4, r4, #1
   2a0a0:	cmp	r0, #0
   2a0a4:	movne	r5, r0
   2a0a8:	mov	r6, r0
   2a0ac:	mov	r0, r7
   2a0b0:	bl	16318 <gpgrt_fprintf@plt>
   2a0b4:	mov	r0, r5
   2a0b8:	bl	15cb8 <strlen@plt>
   2a0bc:	mov	r3, #0
   2a0c0:	mov	r1, r5
   2a0c4:	str	r3, [sp]
   2a0c8:	mov	r2, r0
   2a0cc:	mov	r0, r7
   2a0d0:	bl	15f34 <gpgrt_write_sanitized@plt>
   2a0d4:	mov	r1, r7
   2a0d8:	mov	r0, #10
   2a0dc:	bl	159f4 <gpgrt_fputc@plt>
   2a0e0:	mov	r0, r6
   2a0e4:	bl	156a0 <gcry_free@plt>
   2a0e8:	mov	r1, r4
   2a0ec:	mov	r0, r8
   2a0f0:	bl	15670 <ksba_name_enum@plt>
   2a0f4:	mov	r1, r4
   2a0f8:	subs	r5, r0, #0
   2a0fc:	mov	r0, r8
   2a100:	bne	2a088 <ftello64@plt+0x13b48>
   2a104:	add	sp, sp, #12
   2a108:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a10c:	mov	r1, r0
   2a110:	ldr	r0, [pc, #16]	; 2a128 <ftello64@plt+0x13be8>
   2a114:	add	sp, sp, #12
   2a118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a11c:	b	16018 <gpgrt_fputs@plt>
   2a120:			; <UNDEFINED> instruction: 0x0006abbc
   2a124:	andeq	r6, r6, r4, lsr #1
   2a128:	muleq	r6, ip, r0
   2a12c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a130:	mov	r6, r1
   2a134:	ldr	r1, [pc, #2416]	; 2aaac <ftello64@plt+0x1456c>
   2a138:	sub	sp, sp, #116	; 0x74
   2a13c:	mov	r4, r2
   2a140:	ldr	ip, [r1]
   2a144:	str	r0, [sp, #28]
   2a148:	mov	r1, #0
   2a14c:	mov	r0, r6
   2a150:	str	r3, [sp, #24]
   2a154:	str	ip, [sp, #108]	; 0x6c
   2a158:	bl	22774 <ftello64@plt+0xc234>
   2a15c:	ldr	r1, [pc, #2380]	; 2aab0 <ftello64@plt+0x14570>
   2a160:	mov	r7, #1
   2a164:	ldr	r8, [pc, #2376]	; 2aab4 <ftello64@plt+0x14574>
   2a168:	mov	r2, r0
   2a16c:	mov	r0, r4
   2a170:	bl	16318 <gpgrt_fprintf@plt>
   2a174:	mov	r0, r6
   2a178:	bl	15b14 <ksba_cert_get_serial@plt>
   2a17c:	mov	r1, r4
   2a180:	mov	r5, r0
   2a184:	ldr	r0, [pc, #2348]	; 2aab8 <ftello64@plt+0x14578>
   2a188:	bl	16018 <gpgrt_fputs@plt>
   2a18c:	mov	r1, r5
   2a190:	mov	r0, r4
   2a194:	bl	23c58 <ftello64@plt+0xd718>
   2a198:	mov	r0, r5
   2a19c:	bl	15db4 <ksba_free@plt>
   2a1a0:	mov	r1, r4
   2a1a4:	mov	r0, #10
   2a1a8:	bl	159f4 <gpgrt_fputc@plt>
   2a1ac:	mov	r1, #0
   2a1b0:	mov	r0, r6
   2a1b4:	bl	15514 <ksba_cert_get_issuer@plt>
   2a1b8:	mov	r1, r4
   2a1bc:	mov	r5, r0
   2a1c0:	ldr	r0, [pc, #2292]	; 2aabc <ftello64@plt+0x1457c>
   2a1c4:	bl	16018 <gpgrt_fputs@plt>
   2a1c8:	mov	r1, r5
   2a1cc:	mov	r0, r4
   2a1d0:	bl	24b2c <ftello64@plt+0xe5ec>
   2a1d4:	mov	r0, r5
   2a1d8:	bl	15db4 <ksba_free@plt>
   2a1dc:	mov	r1, r4
   2a1e0:	mov	r0, #10
   2a1e4:	bl	159f4 <gpgrt_fputc@plt>
   2a1e8:	b	2a21c <ftello64@plt+0x13cdc>
   2a1ec:	mov	r1, r4
   2a1f0:	mov	r0, r8
   2a1f4:	bl	16018 <gpgrt_fputs@plt>
   2a1f8:	mov	r1, r5
   2a1fc:	mov	r0, r4
   2a200:	bl	24b2c <ftello64@plt+0xe5ec>
   2a204:	mov	r0, r5
   2a208:	bl	15db4 <ksba_free@plt>
   2a20c:	mov	r1, r4
   2a210:	mov	r0, #10
   2a214:	bl	159f4 <gpgrt_fputc@plt>
   2a218:	add	r7, r7, #1
   2a21c:	mov	r1, r7
   2a220:	mov	r0, r6
   2a224:	bl	15514 <ksba_cert_get_issuer@plt>
   2a228:	subs	r5, r0, #0
   2a22c:	bne	2a1ec <ftello64@plt+0x13cac>
   2a230:	mov	r1, r5
   2a234:	mov	r0, r6
   2a238:	bl	15aa8 <ksba_cert_get_subject@plt>
   2a23c:	mov	r1, r4
   2a240:	ldr	r8, [pc, #2156]	; 2aab4 <ftello64@plt+0x14574>
   2a244:	mov	r5, r0
   2a248:	ldr	r0, [pc, #2160]	; 2aac0 <ftello64@plt+0x14580>
   2a24c:	bl	16018 <gpgrt_fputs@plt>
   2a250:	mov	r1, r5
   2a254:	mov	r0, r4
   2a258:	bl	24b2c <ftello64@plt+0xe5ec>
   2a25c:	mov	r0, r5
   2a260:	bl	15db4 <ksba_free@plt>
   2a264:	mov	r1, r4
   2a268:	mov	r0, #10
   2a26c:	bl	159f4 <gpgrt_fputc@plt>
   2a270:	mov	r5, #1
   2a274:	b	2a2a8 <ftello64@plt+0x13d68>
   2a278:	mov	r1, r4
   2a27c:	mov	r0, r8
   2a280:	bl	16018 <gpgrt_fputs@plt>
   2a284:	mov	r1, r7
   2a288:	mov	r0, r4
   2a28c:	bl	24b2c <ftello64@plt+0xe5ec>
   2a290:	mov	r0, r7
   2a294:	bl	15db4 <ksba_free@plt>
   2a298:	mov	r1, r4
   2a29c:	mov	r0, #10
   2a2a0:	bl	159f4 <gpgrt_fputc@plt>
   2a2a4:	add	r5, r5, #1
   2a2a8:	mov	r1, r5
   2a2ac:	mov	r0, r6
   2a2b0:	bl	15aa8 <ksba_cert_get_subject@plt>
   2a2b4:	subs	r7, r0, #0
   2a2b8:	bne	2a278 <ftello64@plt+0x13d38>
   2a2bc:	add	r2, sp, #92	; 0x5c
   2a2c0:	mov	r1, r7
   2a2c4:	mov	r0, r6
   2a2c8:	bl	16534 <ksba_cert_get_validity@plt>
   2a2cc:	mov	r1, r4
   2a2d0:	ldr	r0, [pc, #2028]	; 2aac4 <ftello64@plt+0x14584>
   2a2d4:	bl	16018 <gpgrt_fputs@plt>
   2a2d8:	add	r1, sp, #92	; 0x5c
   2a2dc:	mov	r0, r4
   2a2e0:	bl	23efc <ftello64@plt+0xd9bc>
   2a2e4:	mov	r1, r4
   2a2e8:	ldr	r0, [pc, #2008]	; 2aac8 <ftello64@plt+0x14588>
   2a2ec:	bl	16018 <gpgrt_fputs@plt>
   2a2f0:	add	r2, sp, #92	; 0x5c
   2a2f4:	mov	r1, #1
   2a2f8:	mov	r0, r6
   2a2fc:	bl	16534 <ksba_cert_get_validity@plt>
   2a300:	add	r1, sp, #92	; 0x5c
   2a304:	mov	r0, r4
   2a308:	bl	23efc <ftello64@plt+0xd9bc>
   2a30c:	mov	r1, r4
   2a310:	mov	r0, #10
   2a314:	bl	159f4 <gpgrt_fputc@plt>
   2a318:	add	r1, sp, #84	; 0x54
   2a31c:	mov	r0, r6
   2a320:	bl	22970 <ftello64@plt+0xc430>
   2a324:	bl	16024 <gcry_pk_algo_name@plt>
   2a328:	ldr	r3, [pc, #1948]	; 2aacc <ftello64@plt+0x1458c>
   2a32c:	ldr	r2, [sp, #84]	; 0x54
   2a330:	ldr	r1, [pc, #1944]	; 2aad0 <ftello64@plt+0x14590>
   2a334:	cmp	r0, #0
   2a338:	movne	r3, r0
   2a33c:	mov	r0, r4
   2a340:	bl	16318 <gpgrt_fprintf@plt>
   2a344:	add	r1, sp, #36	; 0x24
   2a348:	mov	r0, r6
   2a34c:	bl	15430 <ksba_cert_get_key_usage@plt>
   2a350:	uxth	r3, r0
   2a354:	cmp	r3, #58	; 0x3a
   2a358:	mov	r5, r0
   2a35c:	bne	2a700 <ftello64@plt+0x141c0>
   2a360:	add	r1, sp, #40	; 0x28
   2a364:	mov	r0, r6
   2a368:	bl	15f04 <ksba_cert_get_ext_key_usages@plt>
   2a36c:	uxth	r3, r0
   2a370:	cmp	r3, #58	; 0x3a
   2a374:	mov	r5, r0
   2a378:	bne	2a618 <ftello64@plt+0x140d8>
   2a37c:	mov	r5, #0
   2a380:	add	sl, sp, #48	; 0x30
   2a384:	add	r9, sp, #44	; 0x2c
   2a388:	ldr	fp, [pc, #1860]	; 2aad4 <ftello64@plt+0x14594>
   2a38c:	b	2a44c <ftello64@plt+0x13f0c>
   2a390:	mov	r1, r4
   2a394:	ldr	r0, [pc, #1852]	; 2aad8 <ftello64@plt+0x14598>
   2a398:	bl	16018 <gpgrt_fputs@plt>
   2a39c:	ldr	r0, [sp, #44]	; 0x2c
   2a3a0:	ldr	ip, [sp, #48]	; 0x30
   2a3a4:	add	r1, sp, #80	; 0x50
   2a3a8:	add	r2, sp, #76	; 0x4c
   2a3ac:	add	r3, sp, #72	; 0x48
   2a3b0:	add	lr, sp, #84	; 0x54
   2a3b4:	add	r0, r7, r0
   2a3b8:	str	r1, [sp, #8]
   2a3bc:	str	r2, [sp, #4]
   2a3c0:	str	r3, [sp]
   2a3c4:	str	r0, [sp, #56]	; 0x38
   2a3c8:	str	lr, [sp, #12]
   2a3cc:	add	r3, sp, #68	; 0x44
   2a3d0:	add	r2, sp, #64	; 0x40
   2a3d4:	add	r1, sp, #60	; 0x3c
   2a3d8:	add	r0, sp, #56	; 0x38
   2a3dc:	str	ip, [sp, #60]	; 0x3c
   2a3e0:	bl	49de4 <ftello64@plt+0x338a4>
   2a3e4:	subs	r8, r0, #0
   2a3e8:	bne	2a40c <ftello64@plt+0x13ecc>
   2a3ec:	ldr	r2, [sp, #80]	; 0x50
   2a3f0:	ldr	r3, [sp, #60]	; 0x3c
   2a3f4:	cmp	r2, r3
   2a3f8:	bhi	2a408 <ftello64@plt+0x13ec8>
   2a3fc:	ldr	r3, [sp, #68]	; 0x44
   2a400:	cmp	r3, #12
   2a404:	beq	2a4b0 <ftello64@plt+0x13f70>
   2a408:	ldr	r8, [pc, #1740]	; 2aadc <ftello64@plt+0x1459c>
   2a40c:	mov	r2, #5
   2a410:	ldr	r1, [pc, #1736]	; 2aae0 <ftello64@plt+0x145a0>
   2a414:	mov	r0, #0
   2a418:	bl	15718 <dcgettext@plt>
   2a41c:	str	r0, [sp, #20]
   2a420:	mov	r0, r8
   2a424:	bl	161e0 <gpg_strerror@plt>
   2a428:	ldr	r3, [sp, #20]
   2a42c:	mov	r2, #0
   2a430:	str	r3, [sp]
   2a434:	ldr	r1, [pc, #1704]	; 2aae4 <ftello64@plt+0x145a4>
   2a438:	ldr	r3, [pc, #1704]	; 2aae8 <ftello64@plt+0x145a8>
   2a43c:	str	r0, [sp, #4]
   2a440:	mov	r0, r4
   2a444:	bl	16318 <gpgrt_fprintf@plt>
   2a448:	add	r5, r5, #1
   2a44c:	stm	sp, {r9, sl}
   2a450:	mov	r3, #0
   2a454:	add	r2, sp, #52	; 0x34
   2a458:	mov	r1, r5
   2a45c:	mov	r0, r6
   2a460:	bl	164c8 <ksba_cert_get_extension@plt>
   2a464:	cmp	r0, #0
   2a468:	bne	2a4ec <ftello64@plt+0x13fac>
   2a46c:	mov	r1, fp
   2a470:	ldr	r0, [sp, #52]	; 0x34
   2a474:	bl	15424 <strcmp@plt>
   2a478:	cmp	r0, #0
   2a47c:	bne	2a448 <ftello64@plt+0x13f08>
   2a480:	cmp	r7, #0
   2a484:	bne	2a390 <ftello64@plt+0x13e50>
   2a488:	mov	r1, r7
   2a48c:	mov	r0, r6
   2a490:	bl	162a0 <ksba_cert_get_image@plt>
   2a494:	subs	r7, r0, #0
   2a498:	bne	2a390 <ftello64@plt+0x13e50>
   2a49c:	ldr	r3, [pc, #1608]	; 2aaec <ftello64@plt+0x145ac>
   2a4a0:	ldr	r2, [pc, #1608]	; 2aaf0 <ftello64@plt+0x145b0>
   2a4a4:	ldr	r1, [pc, #1608]	; 2aaf4 <ftello64@plt+0x145b4>
   2a4a8:	ldr	r0, [pc, #1608]	; 2aaf8 <ftello64@plt+0x145b8>
   2a4ac:	bl	16504 <__assert_fail@plt>
   2a4b0:	mov	r2, r8
   2a4b4:	ldr	r3, [pc, #1580]	; 2aae8 <ftello64@plt+0x145a8>
   2a4b8:	ldr	r1, [pc, #1596]	; 2aafc <ftello64@plt+0x145bc>
   2a4bc:	mov	r0, r4
   2a4c0:	bl	16318 <gpgrt_fprintf@plt>
   2a4c4:	ldr	r1, [sp, #56]	; 0x38
   2a4c8:	str	r8, [sp]
   2a4cc:	ldr	r3, [pc, #1580]	; 2ab00 <ftello64@plt+0x145c0>
   2a4d0:	ldr	r2, [sp, #80]	; 0x50
   2a4d4:	mov	r0, r4
   2a4d8:	bl	15f34 <gpgrt_write_sanitized@plt>
   2a4dc:	mov	r1, r4
   2a4e0:	ldr	r0, [pc, #1564]	; 2ab04 <ftello64@plt+0x145c4>
   2a4e4:	bl	16018 <gpgrt_fputs@plt>
   2a4e8:	b	2a448 <ftello64@plt+0x13f08>
   2a4ec:	add	r1, sp, #40	; 0x28
   2a4f0:	mov	r0, r6
   2a4f4:	bl	15b68 <ksba_cert_get_cert_policies@plt>
   2a4f8:	uxth	r3, r0
   2a4fc:	cmp	r3, #58	; 0x3a
   2a500:	mov	r5, r0
   2a504:	bne	2a770 <ftello64@plt+0x14230>
   2a508:	add	r2, sp, #80	; 0x50
   2a50c:	add	r1, sp, #76	; 0x4c
   2a510:	mov	r0, r6
   2a514:	bl	15d60 <ksba_cert_is_ca@plt>
   2a518:	subs	r5, r0, #0
   2a51c:	bne	2a7e8 <ftello64@plt+0x142a8>
   2a520:	ldr	r3, [sp, #76]	; 0x4c
   2a524:	cmp	r3, #0
   2a528:	bne	2a5a8 <ftello64@plt+0x14068>
   2a52c:	ldr	r5, [pc, #1492]	; 2ab08 <ftello64@plt+0x145c8>
   2a530:	ldr	r3, [r5, #80]	; 0x50
   2a534:	cmp	r3, #0
   2a538:	bne	2a5e8 <ftello64@plt+0x140a8>
   2a53c:	mov	r1, #0
   2a540:	mov	r0, r6
   2a544:	bl	2261c <ftello64@plt+0xc0dc>
   2a548:	ldr	r2, [pc, #1468]	; 2ab0c <ftello64@plt+0x145cc>
   2a54c:	ldr	r1, [pc, #1468]	; 2ab10 <ftello64@plt+0x145d0>
   2a550:	subs	r7, r0, #0
   2a554:	movne	r2, r7
   2a558:	mov	r0, r4
   2a55c:	bl	16318 <gpgrt_fprintf@plt>
   2a560:	mov	r0, r7
   2a564:	bl	156a0 <gcry_free@plt>
   2a568:	ldr	r3, [r5, #84]	; 0x54
   2a56c:	cmp	r3, #0
   2a570:	bne	2a8f0 <ftello64@plt+0x143b0>
   2a574:	ldr	r3, [sp, #24]
   2a578:	cmp	r3, #0
   2a57c:	bne	2a89c <ftello64@plt+0x1435c>
   2a580:	ldr	r3, [sp, #152]	; 0x98
   2a584:	cmp	r3, #0
   2a588:	bne	2a81c <ftello64@plt+0x142dc>
   2a58c:	ldr	r3, [pc, #1304]	; 2aaac <ftello64@plt+0x1456c>
   2a590:	ldr	r2, [sp, #108]	; 0x6c
   2a594:	ldr	r3, [r3]
   2a598:	cmp	r2, r3
   2a59c:	bne	2aaa8 <ftello64@plt+0x14568>
   2a5a0:	add	sp, sp, #116	; 0x74
   2a5a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a5a8:	mov	r1, r4
   2a5ac:	ldr	r0, [pc, #1376]	; 2ab14 <ftello64@plt+0x145d4>
   2a5b0:	bl	16018 <gpgrt_fputs@plt>
   2a5b4:	ldr	r2, [sp, #80]	; 0x50
   2a5b8:	cmn	r2, #1
   2a5bc:	beq	2a9c0 <ftello64@plt+0x14480>
   2a5c0:	ldr	r1, [pc, #1360]	; 2ab18 <ftello64@plt+0x145d8>
   2a5c4:	mov	r0, r4
   2a5c8:	bl	16318 <gpgrt_fprintf@plt>
   2a5cc:	ldr	r5, [pc, #1332]	; 2ab08 <ftello64@plt+0x145c8>
   2a5d0:	mov	r1, r4
   2a5d4:	mov	r0, #10
   2a5d8:	bl	159f4 <gpgrt_fputc@plt>
   2a5dc:	ldr	r3, [r5, #80]	; 0x50
   2a5e0:	cmp	r3, #0
   2a5e4:	beq	2a53c <ftello64@plt+0x13ffc>
   2a5e8:	mov	r1, #1
   2a5ec:	mov	r0, r6
   2a5f0:	bl	2261c <ftello64@plt+0xc0dc>
   2a5f4:	ldr	r2, [pc, #1296]	; 2ab0c <ftello64@plt+0x145cc>
   2a5f8:	ldr	r1, [pc, #1308]	; 2ab1c <ftello64@plt+0x145dc>
   2a5fc:	subs	r7, r0, #0
   2a600:	movne	r2, r7
   2a604:	mov	r0, r4
   2a608:	bl	16318 <gpgrt_fprintf@plt>
   2a60c:	mov	r0, r7
   2a610:	bl	156a0 <gcry_free@plt>
   2a614:	b	2a53c <ftello64@plt+0x13ffc>
   2a618:	mov	r1, r4
   2a61c:	ldr	r0, [pc, #1276]	; 2ab20 <ftello64@plt+0x145e0>
   2a620:	bl	16018 <gpgrt_fputs@plt>
   2a624:	cmp	r5, #0
   2a628:	bne	2a988 <ftello64@plt+0x14448>
   2a62c:	ldr	r5, [sp, #40]	; 0x28
   2a630:	cmp	r5, #0
   2a634:	beq	2a6e8 <ftello64@plt+0x141a8>
   2a638:	ldr	r8, [pc, #1252]	; 2ab24 <ftello64@plt+0x145e4>
   2a63c:	mov	r1, #58	; 0x3a
   2a640:	mov	r0, r5
   2a644:	bl	15d24 <strchr@plt>
   2a648:	subs	fp, r0, #0
   2a64c:	beq	2a6e4 <ftello64@plt+0x141a4>
   2a650:	mov	sl, fp
   2a654:	mov	r9, #0
   2a658:	strb	r9, [sl], #1
   2a65c:	ldr	r0, [r8]
   2a660:	cmp	r0, r9
   2a664:	bne	2a67c <ftello64@plt+0x1413c>
   2a668:	b	2a694 <ftello64@plt+0x14154>
   2a66c:	add	r9, r9, #1
   2a670:	ldr	r0, [r8, r9, lsl #3]
   2a674:	cmp	r0, #0
   2a678:	beq	2a694 <ftello64@plt+0x14154>
   2a67c:	mov	r1, r5
   2a680:	bl	15424 <strcmp@plt>
   2a684:	cmp	r0, #0
   2a688:	bne	2a66c <ftello64@plt+0x1412c>
   2a68c:	add	r9, r8, r9, lsl #3
   2a690:	ldr	r5, [r9, #4]
   2a694:	mov	r0, r5
   2a698:	mov	r1, r4
   2a69c:	bl	16018 <gpgrt_fputs@plt>
   2a6a0:	ldrb	r3, [fp, #1]
   2a6a4:	cmp	r3, #67	; 0x43
   2a6a8:	beq	2a6b8 <ftello64@plt+0x14178>
   2a6ac:	mov	r1, r4
   2a6b0:	ldr	r0, [pc, #1136]	; 2ab28 <ftello64@plt+0x145e8>
   2a6b4:	bl	16018 <gpgrt_fputs@plt>
   2a6b8:	mov	r0, sl
   2a6bc:	mov	r1, #10
   2a6c0:	bl	15d24 <strchr@plt>
   2a6c4:	cmp	r0, #0
   2a6c8:	beq	2a6e4 <ftello64@plt+0x141a4>
   2a6cc:	add	r5, r0, #1
   2a6d0:	mov	r1, r4
   2a6d4:	ldr	r0, [pc, #1104]	; 2ab2c <ftello64@plt+0x145ec>
   2a6d8:	bl	16018 <gpgrt_fputs@plt>
   2a6dc:	cmp	r5, #0
   2a6e0:	bne	2a63c <ftello64@plt+0x140fc>
   2a6e4:	ldr	r5, [sp, #40]	; 0x28
   2a6e8:	mov	r0, r5
   2a6ec:	bl	156a0 <gcry_free@plt>
   2a6f0:	mov	r1, r4
   2a6f4:	mov	r0, #10
   2a6f8:	bl	159f4 <gpgrt_fputc@plt>
   2a6fc:	b	2a37c <ftello64@plt+0x13e3c>
   2a700:	mov	r1, r4
   2a704:	ldr	r0, [pc, #1060]	; 2ab30 <ftello64@plt+0x145f0>
   2a708:	bl	16018 <gpgrt_fputs@plt>
   2a70c:	cmp	r5, #0
   2a710:	bne	2a96c <ftello64@plt+0x1442c>
   2a714:	ldr	r3, [sp, #36]	; 0x24
   2a718:	tst	r3, #1
   2a71c:	bne	2a9f4 <ftello64@plt+0x144b4>
   2a720:	tst	r3, #2
   2a724:	bne	2aa0c <ftello64@plt+0x144cc>
   2a728:	tst	r3, #4
   2a72c:	bne	2aa24 <ftello64@plt+0x144e4>
   2a730:	tst	r3, #8
   2a734:	bne	2aa3c <ftello64@plt+0x144fc>
   2a738:	tst	r3, #16
   2a73c:	bne	2aa54 <ftello64@plt+0x14514>
   2a740:	tst	r3, #32
   2a744:	bne	2aa6c <ftello64@plt+0x1452c>
   2a748:	tst	r3, #64	; 0x40
   2a74c:	bne	2aa84 <ftello64@plt+0x14544>
   2a750:	tst	r3, #128	; 0x80
   2a754:	bne	2a9e0 <ftello64@plt+0x144a0>
   2a758:	tst	r3, #256	; 0x100
   2a75c:	bne	2a9d0 <ftello64@plt+0x14490>
   2a760:	mov	r1, r4
   2a764:	mov	r0, #10
   2a768:	bl	159f4 <gpgrt_fputc@plt>
   2a76c:	b	2a360 <ftello64@plt+0x13e20>
   2a770:	mov	r1, r4
   2a774:	ldr	r0, [pc, #952]	; 2ab34 <ftello64@plt+0x145f4>
   2a778:	bl	16018 <gpgrt_fputs@plt>
   2a77c:	cmp	r5, #0
   2a780:	bne	2a9a4 <ftello64@plt+0x14464>
   2a784:	ldr	r5, [sp, #40]	; 0x28
   2a788:	ldrb	r3, [r5]
   2a78c:	cmp	r3, #0
   2a790:	beq	2a7b0 <ftello64@plt+0x14270>
   2a794:	mov	r2, #44	; 0x2c
   2a798:	cmp	r3, #10
   2a79c:	strbeq	r2, [r5]
   2a7a0:	ldrb	r3, [r5, #1]!
   2a7a4:	cmp	r3, #0
   2a7a8:	bne	2a798 <ftello64@plt+0x14258>
   2a7ac:	ldr	r5, [sp, #40]	; 0x28
   2a7b0:	mov	r0, r5
   2a7b4:	bl	15cb8 <strlen@plt>
   2a7b8:	mov	r3, #0
   2a7bc:	mov	r1, r5
   2a7c0:	str	r3, [sp]
   2a7c4:	mov	r2, r0
   2a7c8:	mov	r0, r4
   2a7cc:	bl	15f34 <gpgrt_write_sanitized@plt>
   2a7d0:	ldr	r0, [sp, #40]	; 0x28
   2a7d4:	bl	156a0 <gcry_free@plt>
   2a7d8:	mov	r1, r4
   2a7dc:	mov	r0, #10
   2a7e0:	bl	159f4 <gpgrt_fputc@plt>
   2a7e4:	b	2a508 <ftello64@plt+0x13fc8>
   2a7e8:	mov	r1, r4
   2a7ec:	ldr	r0, [pc, #800]	; 2ab14 <ftello64@plt+0x145d4>
   2a7f0:	bl	16018 <gpgrt_fputs@plt>
   2a7f4:	uxth	r3, r5
   2a7f8:	cmp	r3, #26
   2a7fc:	beq	2a95c <ftello64@plt+0x1441c>
   2a800:	mov	r0, r5
   2a804:	bl	161e0 <gpg_strerror@plt>
   2a808:	ldr	r1, [pc, #808]	; 2ab38 <ftello64@plt+0x145f8>
   2a80c:	mov	r2, r0
   2a810:	mov	r0, r4
   2a814:	bl	16318 <gpgrt_fprintf@plt>
   2a818:	b	2a5cc <ftello64@plt+0x1408c>
   2a81c:	mov	r3, #0
   2a820:	mov	r5, #1
   2a824:	str	r3, [sp, #12]
   2a828:	str	r3, [sp, #8]
   2a82c:	ldr	r2, [pc, #692]	; 2aae8 <ftello64@plt+0x145a8>
   2a830:	mov	r1, r6
   2a834:	str	r4, [sp, #4]
   2a838:	ldr	r0, [sp, #28]
   2a83c:	str	r5, [sp]
   2a840:	bl	28fc4 <ftello64@plt+0x12a84>
   2a844:	add	r2, sp, #84	; 0x54
   2a848:	str	r2, [sp]
   2a84c:	mov	r3, r5
   2a850:	add	r2, sp, #88	; 0x58
   2a854:	ldr	r1, [pc, #736]	; 2ab3c <ftello64@plt+0x145fc>
   2a858:	mov	r7, r0
   2a85c:	mov	r0, r6
   2a860:	bl	15ee0 <ksba_cert_get_user_data@plt>
   2a864:	cmp	r0, #0
   2a868:	bne	2a91c <ftello64@plt+0x143dc>
   2a86c:	ldr	r3, [sp, #84]	; 0x54
   2a870:	cmp	r3, #0
   2a874:	beq	2a928 <ftello64@plt+0x143e8>
   2a878:	ldrb	r3, [sp, #88]	; 0x58
   2a87c:	cmp	r3, #0
   2a880:	bne	2aa98 <ftello64@plt+0x14558>
   2a884:	cmp	r7, #0
   2a888:	bne	2a940 <ftello64@plt+0x14400>
   2a88c:	mov	r0, r4
   2a890:	ldr	r1, [pc, #680]	; 2ab40 <ftello64@plt+0x14600>
   2a894:	bl	16318 <gpgrt_fprintf@plt>
   2a898:	b	2a58c <ftello64@plt+0x1404c>
   2a89c:	mov	r0, r6
   2a8a0:	bl	22908 <ftello64@plt+0xc3c8>
   2a8a4:	add	r2, sp, #84	; 0x54
   2a8a8:	mov	r1, r0
   2a8ac:	mov	r5, r0
   2a8b0:	ldr	r0, [sp, #28]
   2a8b4:	bl	205a8 <ftello64@plt+0xa068>
   2a8b8:	cmp	r0, #0
   2a8bc:	ldr	r0, [sp, #84]	; 0x54
   2a8c0:	bne	2a8e0 <ftello64@plt+0x143a0>
   2a8c4:	cmp	r0, #0
   2a8c8:	beq	2a8e0 <ftello64@plt+0x143a0>
   2a8cc:	mov	r2, r0
   2a8d0:	ldr	r1, [pc, #620]	; 2ab44 <ftello64@plt+0x14604>
   2a8d4:	mov	r0, r4
   2a8d8:	bl	16318 <gpgrt_fprintf@plt>
   2a8dc:	ldr	r0, [sp, #84]	; 0x54
   2a8e0:	bl	156a0 <gcry_free@plt>
   2a8e4:	mov	r0, r5
   2a8e8:	bl	156a0 <gcry_free@plt>
   2a8ec:	b	2a580 <ftello64@plt+0x14040>
   2a8f0:	mov	r0, r6
   2a8f4:	bl	22908 <ftello64@plt+0xc3c8>
   2a8f8:	subs	r5, r0, #0
   2a8fc:	beq	2a574 <ftello64@plt+0x14034>
   2a900:	mov	r2, r5
   2a904:	ldr	r1, [pc, #572]	; 2ab48 <ftello64@plt+0x14608>
   2a908:	mov	r0, r4
   2a90c:	bl	16318 <gpgrt_fprintf@plt>
   2a910:	mov	r0, r5
   2a914:	bl	156a0 <gcry_free@plt>
   2a918:	b	2a574 <ftello64@plt+0x14034>
   2a91c:	uxth	r3, r0
   2a920:	cmp	r3, #27
   2a924:	beq	2a884 <ftello64@plt+0x14344>
   2a928:	bl	161e0 <gpg_strerror@plt>
   2a92c:	mov	r1, r0
   2a930:	ldr	r0, [pc, #532]	; 2ab4c <ftello64@plt+0x1460c>
   2a934:	bl	488ec <ftello64@plt+0x323ac>
   2a938:	cmp	r7, #0
   2a93c:	beq	2a88c <ftello64@plt+0x1434c>
   2a940:	mov	r0, r7
   2a944:	bl	161e0 <gpg_strerror@plt>
   2a948:	ldr	r1, [pc, #512]	; 2ab50 <ftello64@plt+0x14610>
   2a94c:	mov	r2, r0
   2a950:	mov	r0, r4
   2a954:	bl	16318 <gpgrt_fprintf@plt>
   2a958:	b	2a58c <ftello64@plt+0x1404c>
   2a95c:	ldr	r1, [pc, #496]	; 2ab54 <ftello64@plt+0x14614>
   2a960:	mov	r0, r4
   2a964:	bl	16318 <gpgrt_fprintf@plt>
   2a968:	b	2a5cc <ftello64@plt+0x1408c>
   2a96c:	mov	r0, r5
   2a970:	bl	161e0 <gpg_strerror@plt>
   2a974:	ldr	r1, [pc, #476]	; 2ab58 <ftello64@plt+0x14618>
   2a978:	mov	r2, r0
   2a97c:	mov	r0, r4
   2a980:	bl	16318 <gpgrt_fprintf@plt>
   2a984:	b	2a760 <ftello64@plt+0x14220>
   2a988:	mov	r0, r5
   2a98c:	bl	161e0 <gpg_strerror@plt>
   2a990:	ldr	r1, [pc, #416]	; 2ab38 <ftello64@plt+0x145f8>
   2a994:	mov	r2, r0
   2a998:	mov	r0, r4
   2a99c:	bl	16318 <gpgrt_fprintf@plt>
   2a9a0:	b	2a6f0 <ftello64@plt+0x141b0>
   2a9a4:	mov	r0, r5
   2a9a8:	bl	161e0 <gpg_strerror@plt>
   2a9ac:	ldr	r1, [pc, #388]	; 2ab38 <ftello64@plt+0x145f8>
   2a9b0:	mov	r2, r0
   2a9b4:	mov	r0, r4
   2a9b8:	bl	16318 <gpgrt_fprintf@plt>
   2a9bc:	b	2a7d8 <ftello64@plt+0x14298>
   2a9c0:	mov	r1, r4
   2a9c4:	ldr	r0, [pc, #400]	; 2ab5c <ftello64@plt+0x1461c>
   2a9c8:	bl	16018 <gpgrt_fputs@plt>
   2a9cc:	b	2a5cc <ftello64@plt+0x1408c>
   2a9d0:	mov	r1, r4
   2a9d4:	ldr	r0, [pc, #388]	; 2ab60 <ftello64@plt+0x14620>
   2a9d8:	bl	16018 <gpgrt_fputs@plt>
   2a9dc:	b	2a760 <ftello64@plt+0x14220>
   2a9e0:	mov	r1, r4
   2a9e4:	ldr	r0, [pc, #376]	; 2ab64 <ftello64@plt+0x14624>
   2a9e8:	bl	16018 <gpgrt_fputs@plt>
   2a9ec:	ldr	r3, [sp, #36]	; 0x24
   2a9f0:	b	2a758 <ftello64@plt+0x14218>
   2a9f4:	mov	r1, r4
   2a9f8:	ldr	r0, [pc, #360]	; 2ab68 <ftello64@plt+0x14628>
   2a9fc:	bl	16018 <gpgrt_fputs@plt>
   2aa00:	ldr	r3, [sp, #36]	; 0x24
   2aa04:	tst	r3, #2
   2aa08:	beq	2a728 <ftello64@plt+0x141e8>
   2aa0c:	mov	r1, r4
   2aa10:	ldr	r0, [pc, #340]	; 2ab6c <ftello64@plt+0x1462c>
   2aa14:	bl	16018 <gpgrt_fputs@plt>
   2aa18:	ldr	r3, [sp, #36]	; 0x24
   2aa1c:	tst	r3, #4
   2aa20:	beq	2a730 <ftello64@plt+0x141f0>
   2aa24:	mov	r1, r4
   2aa28:	ldr	r0, [pc, #320]	; 2ab70 <ftello64@plt+0x14630>
   2aa2c:	bl	16018 <gpgrt_fputs@plt>
   2aa30:	ldr	r3, [sp, #36]	; 0x24
   2aa34:	tst	r3, #8
   2aa38:	beq	2a738 <ftello64@plt+0x141f8>
   2aa3c:	mov	r1, r4
   2aa40:	ldr	r0, [pc, #300]	; 2ab74 <ftello64@plt+0x14634>
   2aa44:	bl	16018 <gpgrt_fputs@plt>
   2aa48:	ldr	r3, [sp, #36]	; 0x24
   2aa4c:	tst	r3, #16
   2aa50:	beq	2a740 <ftello64@plt+0x14200>
   2aa54:	mov	r1, r4
   2aa58:	ldr	r0, [pc, #280]	; 2ab78 <ftello64@plt+0x14638>
   2aa5c:	bl	16018 <gpgrt_fputs@plt>
   2aa60:	ldr	r3, [sp, #36]	; 0x24
   2aa64:	tst	r3, #32
   2aa68:	beq	2a748 <ftello64@plt+0x14208>
   2aa6c:	mov	r1, r4
   2aa70:	ldr	r0, [pc, #260]	; 2ab7c <ftello64@plt+0x1463c>
   2aa74:	bl	16018 <gpgrt_fputs@plt>
   2aa78:	ldr	r3, [sp, #36]	; 0x24
   2aa7c:	tst	r3, #64	; 0x40
   2aa80:	beq	2a750 <ftello64@plt+0x14210>
   2aa84:	mov	r1, r4
   2aa88:	ldr	r0, [pc, #240]	; 2ab80 <ftello64@plt+0x14640>
   2aa8c:	bl	16018 <gpgrt_fputs@plt>
   2aa90:	ldr	r3, [sp, #36]	; 0x24
   2aa94:	b	2a750 <ftello64@plt+0x14210>
   2aa98:	mov	r1, r4
   2aa9c:	ldr	r0, [pc, #224]	; 2ab84 <ftello64@plt+0x14644>
   2aaa0:	bl	16018 <gpgrt_fputs@plt>
   2aaa4:	b	2a884 <ftello64@plt+0x14344>
   2aaa8:	bl	15748 <__stack_chk_fail@plt>
   2aaac:	andeq	pc, r7, r8, lsl #15
   2aab0:	strheq	r6, [r6], -r0
   2aab4:	andeq	r6, r6, r8, ror #1
   2aab8:	andeq	r6, r6, r8, asr #1
   2aabc:	ldrdeq	r6, [r6], -r8
   2aac0:	strdeq	r6, [r6], -r8
   2aac4:	andeq	r6, r6, r8, lsl #2
   2aac8:	andeq	r6, r6, r8, lsl r1
   2aacc:	andeq	sl, r6, r0, ror r8
   2aad0:	andeq	r6, r6, r4, lsr #2
   2aad4:	andeq	r6, r6, r0, lsr #4
   2aad8:	andeq	r6, r6, r0, asr r2
   2aadc:	movweq	r0, #65	; 0x41
   2aae0:	andeq	r6, r6, r0, ror #4
   2aae4:	andeq	r6, r6, ip, ror #4
   2aae8:			; <UNDEFINED> instruction: 0x0006abbc
   2aaec:	ldrdeq	r5, [r6], -r4
   2aaf0:	ldrdeq	r0, [r0], -r5
   2aaf4:	andeq	r6, r6, r0, lsr r2
   2aaf8:	andeq	r6, r6, r4, asr #4
   2aafc:	andeq	r6, r6, r8, ror r2
   2ab00:	andeq	r6, r6, r0, lsl #5
   2ab04:	andeq	r6, r6, r4, lsl #5
   2ab08:	andeq	r0, r8, r0, lsr #30
   2ab0c:	andeq	r6, r6, r8, lsr #1
   2ab10:			; <UNDEFINED> instruction: 0x000662b8
   2ab14:	andeq	r6, r6, ip, lsr r3
   2ab18:	strdeq	r5, [r6], -ip
   2ab1c:	andeq	r6, r6, r4, lsr #5
   2ab20:	strdeq	r6, [r6], -r4
   2ab24:	andeq	r0, r8, r8, lsr #18
   2ab28:	andeq	r6, r6, r0, lsl r2
   2ab2c:	ldrdeq	pc, [r5], -r8
   2ab30:	andeq	r6, r6, r0, asr #2
   2ab34:	andeq	r6, r6, r8, lsl #5
   2ab38:	andeq	r6, r6, r4, lsl #4
   2ab3c:	andeq	r5, r6, r0, lsl r7
   2ab40:	andeq	r6, r6, r4, lsl #6
   2ab44:	andeq	r6, r6, r0, ror #5
   2ab48:	andeq	r6, r6, ip, asr #5
   2ab4c:	andeq	r6, r6, r4, lsr #32
   2ab50:	andeq	r6, r6, r0, lsr #6
   2ab54:	andeq	pc, r5, ip, asr #28
   2ab58:	andeq	r6, r6, r0, asr r1
   2ab5c:	muleq	r6, r8, r2
   2ab60:	andeq	r6, r6, r4, ror #3
   2ab64:	ldrdeq	r6, [r6], -r4
   2ab68:	andeq	r6, r6, r0, ror #2
   2ab6c:	andeq	r6, r6, r4, ror r1
   2ab70:	andeq	r6, r6, r4, lsl #3
   2ab74:	muleq	r6, r8, r1
   2ab78:	andeq	r6, r6, ip, lsr #3
   2ab7c:			; <UNDEFINED> instruction: 0x000661bc
   2ab80:	andeq	r6, r6, r8, asr #3
   2ab84:	strdeq	r6, [r6], -r4
   2ab88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ab8c:	mov	sl, r2
   2ab90:	ldr	r2, [pc, #3960]	; 2bb10 <ftello64@plt+0x155d0>
   2ab94:	sub	sp, sp, #148	; 0x94
   2ab98:	mov	r4, r3
   2ab9c:	ldr	r2, [r2]
   2aba0:	str	r0, [sp, #28]
   2aba4:	str	r1, [sp, #24]
   2aba8:	mov	r0, sl
   2abac:	mov	r1, #0
   2abb0:	str	r2, [sp, #140]	; 0x8c
   2abb4:	bl	22774 <ftello64@plt+0xc234>
   2abb8:	ldr	r1, [pc, #3924]	; 2bb14 <ftello64@plt+0x155d4>
   2abbc:	mov	r6, #1
   2abc0:	ldr	r7, [pc, #3920]	; 2bb18 <ftello64@plt+0x155d8>
   2abc4:	mov	r2, r0
   2abc8:	mov	r0, r4
   2abcc:	bl	16318 <gpgrt_fprintf@plt>
   2abd0:	mov	r0, sl
   2abd4:	bl	15b14 <ksba_cert_get_serial@plt>
   2abd8:	mov	r1, r4
   2abdc:	str	r0, [sp, #44]	; 0x2c
   2abe0:	ldr	r0, [pc, #3892]	; 2bb1c <ftello64@plt+0x155dc>
   2abe4:	bl	16018 <gpgrt_fputs@plt>
   2abe8:	ldr	r1, [sp, #44]	; 0x2c
   2abec:	mov	r0, r4
   2abf0:	bl	23c58 <ftello64@plt+0xd718>
   2abf4:	ldr	r0, [sp, #44]	; 0x2c
   2abf8:	bl	15db4 <ksba_free@plt>
   2abfc:	mov	r1, r4
   2ac00:	mov	r0, #10
   2ac04:	bl	159f4 <gpgrt_fputc@plt>
   2ac08:	mov	r0, sl
   2ac0c:	mov	r1, #0
   2ac10:	bl	15514 <ksba_cert_get_issuer@plt>
   2ac14:	mov	r1, r4
   2ac18:	mov	r5, r0
   2ac1c:	ldr	r0, [pc, #3836]	; 2bb20 <ftello64@plt+0x155e0>
   2ac20:	bl	16018 <gpgrt_fputs@plt>
   2ac24:	mov	r1, r5
   2ac28:	mov	r0, r4
   2ac2c:	bl	29574 <ftello64@plt+0x13034>
   2ac30:	mov	r0, r5
   2ac34:	bl	15db4 <ksba_free@plt>
   2ac38:	mov	r1, r4
   2ac3c:	mov	r0, #10
   2ac40:	bl	159f4 <gpgrt_fputc@plt>
   2ac44:	b	2ac78 <ftello64@plt+0x14738>
   2ac48:	mov	r1, r4
   2ac4c:	mov	r0, r7
   2ac50:	bl	16018 <gpgrt_fputs@plt>
   2ac54:	mov	r1, r5
   2ac58:	mov	r0, r4
   2ac5c:	bl	29574 <ftello64@plt+0x13034>
   2ac60:	mov	r0, r5
   2ac64:	bl	15db4 <ksba_free@plt>
   2ac68:	mov	r1, r4
   2ac6c:	mov	r0, #10
   2ac70:	bl	159f4 <gpgrt_fputc@plt>
   2ac74:	add	r6, r6, #1
   2ac78:	mov	r1, r6
   2ac7c:	mov	r0, sl
   2ac80:	bl	15514 <ksba_cert_get_issuer@plt>
   2ac84:	subs	r5, r0, #0
   2ac88:	bne	2ac48 <ftello64@plt+0x14708>
   2ac8c:	mov	r1, r5
   2ac90:	mov	r0, sl
   2ac94:	bl	15aa8 <ksba_cert_get_subject@plt>
   2ac98:	mov	r1, r4
   2ac9c:	ldr	r6, [pc, #3700]	; 2bb18 <ftello64@plt+0x155d8>
   2aca0:	mov	r5, r0
   2aca4:	ldr	r0, [pc, #3704]	; 2bb24 <ftello64@plt+0x155e4>
   2aca8:	bl	16018 <gpgrt_fputs@plt>
   2acac:	mov	r1, r5
   2acb0:	mov	r0, r4
   2acb4:	bl	29574 <ftello64@plt+0x13034>
   2acb8:	mov	r0, r5
   2acbc:	bl	15db4 <ksba_free@plt>
   2acc0:	mov	r1, r4
   2acc4:	mov	r0, #10
   2acc8:	bl	159f4 <gpgrt_fputc@plt>
   2accc:	mov	r5, #1
   2acd0:	b	2ad04 <ftello64@plt+0x147c4>
   2acd4:	mov	r1, r4
   2acd8:	mov	r0, r6
   2acdc:	bl	16018 <gpgrt_fputs@plt>
   2ace0:	mov	r1, r7
   2ace4:	mov	r0, r4
   2ace8:	bl	29574 <ftello64@plt+0x13034>
   2acec:	mov	r0, r7
   2acf0:	bl	15db4 <ksba_free@plt>
   2acf4:	mov	r1, r4
   2acf8:	mov	r0, #10
   2acfc:	bl	159f4 <gpgrt_fputc@plt>
   2ad00:	add	r5, r5, #1
   2ad04:	mov	r1, r5
   2ad08:	mov	r0, sl
   2ad0c:	bl	15aa8 <ksba_cert_get_subject@plt>
   2ad10:	subs	r7, r0, #0
   2ad14:	bne	2acd4 <ftello64@plt+0x14794>
   2ad18:	mov	r1, r7
   2ad1c:	mov	r0, sl
   2ad20:	str	r7, [sp, #16]
   2ad24:	bl	2261c <ftello64@plt+0xc0dc>
   2ad28:	ldr	r5, [pc, #3576]	; 2bb28 <ftello64@plt+0x155e8>
   2ad2c:	ldr	r1, [pc, #3576]	; 2bb2c <ftello64@plt+0x155ec>
   2ad30:	subs	r6, r0, #0
   2ad34:	movne	r2, r6
   2ad38:	moveq	r2, r5
   2ad3c:	mov	r0, r4
   2ad40:	bl	16318 <gpgrt_fprintf@plt>
   2ad44:	mov	r0, r6
   2ad48:	bl	156a0 <gcry_free@plt>
   2ad4c:	mov	r1, #1
   2ad50:	mov	r0, sl
   2ad54:	bl	2261c <ftello64@plt+0xc0dc>
   2ad58:	ldr	r1, [pc, #3536]	; 2bb30 <ftello64@plt+0x155f0>
   2ad5c:	subs	r6, r0, #0
   2ad60:	movne	r2, r6
   2ad64:	moveq	r2, r5
   2ad68:	mov	r0, r4
   2ad6c:	bl	16318 <gpgrt_fprintf@plt>
   2ad70:	mov	r0, r6
   2ad74:	bl	156a0 <gcry_free@plt>
   2ad78:	mov	r0, sl
   2ad7c:	bl	22ae4 <ftello64@plt+0xc5a4>
   2ad80:	ldr	r1, [pc, #3500]	; 2bb34 <ftello64@plt+0x155f4>
   2ad84:	subs	r6, r0, #0
   2ad88:	movne	r2, r6
   2ad8c:	moveq	r2, r5
   2ad90:	mov	r0, r4
   2ad94:	bl	16318 <gpgrt_fprintf@plt>
   2ad98:	mov	r0, r6
   2ad9c:	bl	156a0 <gcry_free@plt>
   2ada0:	mov	r0, sl
   2ada4:	bl	22908 <ftello64@plt+0xc3c8>
   2ada8:	ldr	r1, [pc, #3464]	; 2bb38 <ftello64@plt+0x155f8>
   2adac:	subs	r6, r0, #0
   2adb0:	movne	r2, r6
   2adb4:	moveq	r2, r5
   2adb8:	mov	r0, r4
   2adbc:	bl	16318 <gpgrt_fprintf@plt>
   2adc0:	mov	r0, r6
   2adc4:	bl	156a0 <gcry_free@plt>
   2adc8:	add	r2, sp, #124	; 0x7c
   2adcc:	mov	r1, r7
   2add0:	mov	r0, sl
   2add4:	bl	16534 <ksba_cert_get_validity@plt>
   2add8:	mov	r1, r4
   2addc:	ldr	r0, [pc, #3416]	; 2bb3c <ftello64@plt+0x155fc>
   2ade0:	bl	16018 <gpgrt_fputs@plt>
   2ade4:	add	r1, sp, #124	; 0x7c
   2ade8:	mov	r0, r4
   2adec:	bl	23efc <ftello64@plt+0xd9bc>
   2adf0:	mov	r1, r4
   2adf4:	mov	r0, #10
   2adf8:	bl	159f4 <gpgrt_fputc@plt>
   2adfc:	mov	r1, r4
   2ae00:	ldr	r0, [pc, #3384]	; 2bb40 <ftello64@plt+0x15600>
   2ae04:	bl	16018 <gpgrt_fputs@plt>
   2ae08:	add	r2, sp, #124	; 0x7c
   2ae0c:	mov	r1, #1
   2ae10:	mov	r0, sl
   2ae14:	bl	16534 <ksba_cert_get_validity@plt>
   2ae18:	add	r1, sp, #124	; 0x7c
   2ae1c:	mov	r0, r4
   2ae20:	bl	23efc <ftello64@plt+0xd9bc>
   2ae24:	mov	r1, r4
   2ae28:	mov	r0, #10
   2ae2c:	bl	159f4 <gpgrt_fputc@plt>
   2ae30:	mov	r0, sl
   2ae34:	bl	16144 <ksba_cert_get_digest_algo@plt>
   2ae38:	mov	r1, r7
   2ae3c:	str	r0, [sp, #72]	; 0x48
   2ae40:	bl	294ec <ftello64@plt+0x12fac>
   2ae44:	ldr	r2, [sp, #72]	; 0x48
   2ae48:	cmp	r0, #0
   2ae4c:	ldreq	r0, [pc, #3312]	; 2bb44 <ftello64@plt+0x15604>
   2ae50:	ldrne	r1, [pc, #3312]	; 2bb48 <ftello64@plt+0x15608>
   2ae54:	moveq	r1, r0
   2ae58:	moveq	r3, r0
   2ae5c:	ldrne	r3, [pc, #3304]	; 2bb4c <ftello64@plt+0x1560c>
   2ae60:	strd	r0, [sp]
   2ae64:	ldr	r1, [pc, #3300]	; 2bb50 <ftello64@plt+0x15610>
   2ae68:	mov	r0, r4
   2ae6c:	bl	16318 <gpgrt_fprintf@plt>
   2ae70:	add	r1, sp, #120	; 0x78
   2ae74:	mov	r0, sl
   2ae78:	bl	22970 <ftello64@plt+0xc430>
   2ae7c:	bl	16024 <gcry_pk_algo_name@plt>
   2ae80:	ldr	r3, [pc, #3276]	; 2bb54 <ftello64@plt+0x15614>
   2ae84:	ldr	r2, [sp, #120]	; 0x78
   2ae88:	ldr	r1, [pc, #3272]	; 2bb58 <ftello64@plt+0x15618>
   2ae8c:	cmp	r0, #0
   2ae90:	movne	r3, r0
   2ae94:	mov	r0, r4
   2ae98:	bl	16318 <gpgrt_fprintf@plt>
   2ae9c:	mov	r1, r4
   2aea0:	ldr	r0, [pc, #3252]	; 2bb5c <ftello64@plt+0x1561c>
   2aea4:	bl	16018 <gpgrt_fputs@plt>
   2aea8:	add	r2, sp, #48	; 0x30
   2aeac:	mov	r1, #0
   2aeb0:	mov	r0, sl
   2aeb4:	bl	1645c <ksba_cert_get_subj_key_id@plt>
   2aeb8:	cmp	r0, #0
   2aebc:	beq	2b898 <ftello64@plt+0x15358>
   2aec0:	uxth	r0, r0
   2aec4:	cmp	r0, #58	; 0x3a
   2aec8:	mov	r1, r4
   2aecc:	bne	2b2e0 <ftello64@plt+0x14da0>
   2aed0:	ldr	r0, [pc, #3208]	; 2bb60 <ftello64@plt+0x15620>
   2aed4:	bl	16018 <gpgrt_fputs@plt>
   2aed8:	mov	r1, r4
   2aedc:	ldr	r0, [pc, #3200]	; 2bb64 <ftello64@plt+0x15624>
   2aee0:	bl	16018 <gpgrt_fputs@plt>
   2aee4:	add	r1, sp, #48	; 0x30
   2aee8:	add	r2, sp, #76	; 0x4c
   2aeec:	add	r3, sp, #44	; 0x2c
   2aef0:	mov	r0, sl
   2aef4:	bl	16240 <ksba_cert_get_auth_key_id@plt>
   2aef8:	cmp	r0, #0
   2aefc:	beq	2b7fc <ftello64@plt+0x152bc>
   2af00:	uxth	r0, r0
   2af04:	cmp	r0, #58	; 0x3a
   2af08:	beq	2b8bc <ftello64@plt+0x1537c>
   2af0c:	mov	r1, r4
   2af10:	ldr	r0, [pc, #3152]	; 2bb68 <ftello64@plt+0x15628>
   2af14:	bl	16018 <gpgrt_fputs@plt>
   2af18:	mov	r1, r4
   2af1c:	ldr	r0, [pc, #3144]	; 2bb6c <ftello64@plt+0x1562c>
   2af20:	bl	16018 <gpgrt_fputs@plt>
   2af24:	add	r1, sp, #64	; 0x40
   2af28:	mov	r0, sl
   2af2c:	bl	15430 <ksba_cert_get_key_usage@plt>
   2af30:	uxth	r2, r0
   2af34:	cmp	r2, #58	; 0x3a
   2af38:	beq	2b9ec <ftello64@plt+0x154ac>
   2af3c:	cmp	r0, #0
   2af40:	bne	2b954 <ftello64@plt+0x15414>
   2af44:	ldr	r3, [sp, #64]	; 0x40
   2af48:	tst	r3, #1
   2af4c:	bne	2bac8 <ftello64@plt+0x15588>
   2af50:	tst	r3, #2
   2af54:	bne	2bab4 <ftello64@plt+0x15574>
   2af58:	tst	r3, #4
   2af5c:	bne	2baa0 <ftello64@plt+0x15560>
   2af60:	tst	r3, #8
   2af64:	bne	2ba8c <ftello64@plt+0x1554c>
   2af68:	tst	r3, #16
   2af6c:	bne	2ba78 <ftello64@plt+0x15538>
   2af70:	tst	r3, #32
   2af74:	bne	2ba64 <ftello64@plt+0x15524>
   2af78:	tst	r3, #64	; 0x40
   2af7c:	bne	2ba50 <ftello64@plt+0x15510>
   2af80:	tst	r3, #128	; 0x80
   2af84:	bne	2ba3c <ftello64@plt+0x154fc>
   2af88:	tst	r3, #256	; 0x100
   2af8c:	bne	2ba14 <ftello64@plt+0x154d4>
   2af90:	mov	r1, r4
   2af94:	mov	r0, #10
   2af98:	bl	159f4 <gpgrt_fputc@plt>
   2af9c:	mov	r1, r4
   2afa0:	ldr	r0, [pc, #3016]	; 2bb70 <ftello64@plt+0x15630>
   2afa4:	bl	16018 <gpgrt_fputs@plt>
   2afa8:	add	r1, sp, #68	; 0x44
   2afac:	mov	r0, sl
   2afb0:	bl	15f04 <ksba_cert_get_ext_key_usages@plt>
   2afb4:	uxth	r2, r0
   2afb8:	cmp	r2, #58	; 0x3a
   2afbc:	beq	2b9dc <ftello64@plt+0x1549c>
   2afc0:	cmp	r0, #0
   2afc4:	bne	2b93c <ftello64@plt+0x153fc>
   2afc8:	ldr	r5, [sp, #68]	; 0x44
   2afcc:	cmp	r5, #0
   2afd0:	beq	2b090 <ftello64@plt+0x14b50>
   2afd4:	ldr	r6, [pc, #2968]	; 2bb74 <ftello64@plt+0x15634>
   2afd8:	ldr	r9, [pc, #2968]	; 2bb78 <ftello64@plt+0x15638>
   2afdc:	mov	r1, #58	; 0x3a
   2afe0:	mov	r0, r5
   2afe4:	bl	15d24 <strchr@plt>
   2afe8:	subs	fp, r0, #0
   2afec:	beq	2b08c <ftello64@plt+0x14b4c>
   2aff0:	mov	r8, fp
   2aff4:	mov	r7, #0
   2aff8:	strb	r7, [r8], #1
   2affc:	ldr	r0, [r6]
   2b000:	str	r7, [sp, #52]	; 0x34
   2b004:	cmp	r0, r7
   2b008:	bne	2b024 <ftello64@plt+0x14ae4>
   2b00c:	b	2b03c <ftello64@plt+0x14afc>
   2b010:	add	r7, r7, #1
   2b014:	str	r7, [sp, #52]	; 0x34
   2b018:	ldr	r0, [r6, r7, lsl #3]
   2b01c:	cmp	r0, #0
   2b020:	beq	2b03c <ftello64@plt+0x14afc>
   2b024:	mov	r1, r5
   2b028:	bl	15424 <strcmp@plt>
   2b02c:	cmp	r0, #0
   2b030:	bne	2b010 <ftello64@plt+0x14ad0>
   2b034:	add	r7, r6, r7, lsl #3
   2b038:	ldr	r5, [r7, #4]
   2b03c:	mov	r0, r5
   2b040:	mov	r1, r4
   2b044:	bl	16018 <gpgrt_fputs@plt>
   2b048:	ldrb	r3, [fp, #1]
   2b04c:	cmp	r3, #67	; 0x43
   2b050:	beq	2b060 <ftello64@plt+0x14b20>
   2b054:	mov	r1, r4
   2b058:	ldr	r0, [pc, #2844]	; 2bb7c <ftello64@plt+0x1563c>
   2b05c:	bl	16018 <gpgrt_fputs@plt>
   2b060:	mov	r0, r8
   2b064:	mov	r1, #10
   2b068:	bl	15d24 <strchr@plt>
   2b06c:	cmp	r0, #0
   2b070:	beq	2b08c <ftello64@plt+0x14b4c>
   2b074:	add	r5, r0, #1
   2b078:	mov	r1, r4
   2b07c:	mov	r0, r9
   2b080:	bl	16018 <gpgrt_fputs@plt>
   2b084:	cmp	r5, #0
   2b088:	bne	2afdc <ftello64@plt+0x14a9c>
   2b08c:	ldr	r5, [sp, #68]	; 0x44
   2b090:	mov	r0, r5
   2b094:	bl	156a0 <gcry_free@plt>
   2b098:	mov	r1, r4
   2b09c:	mov	r0, #10
   2b0a0:	bl	159f4 <gpgrt_fputc@plt>
   2b0a4:	mov	r1, r4
   2b0a8:	ldr	r0, [pc, #2768]	; 2bb80 <ftello64@plt+0x15640>
   2b0ac:	bl	16018 <gpgrt_fputs@plt>
   2b0b0:	add	r1, sp, #68	; 0x44
   2b0b4:	mov	r0, sl
   2b0b8:	bl	15b68 <ksba_cert_get_cert_policies@plt>
   2b0bc:	uxth	r2, r0
   2b0c0:	cmp	r2, #58	; 0x3a
   2b0c4:	beq	2b9cc <ftello64@plt+0x1548c>
   2b0c8:	cmp	r0, #0
   2b0cc:	bne	2b96c <ftello64@plt+0x1542c>
   2b0d0:	ldr	r5, [sp, #68]	; 0x44
   2b0d4:	cmp	r5, #0
   2b0d8:	beq	2b18c <ftello64@plt+0x14c4c>
   2b0dc:	ldr	r6, [pc, #2704]	; 2bb74 <ftello64@plt+0x15634>
   2b0e0:	ldr	r9, [pc, #2704]	; 2bb78 <ftello64@plt+0x15638>
   2b0e4:	mov	r1, #58	; 0x3a
   2b0e8:	mov	r0, r5
   2b0ec:	bl	15d24 <strchr@plt>
   2b0f0:	subs	fp, r0, #0
   2b0f4:	beq	2b188 <ftello64@plt+0x14c48>
   2b0f8:	mov	r8, fp
   2b0fc:	mov	r3, #0
   2b100:	strb	r3, [r8], #1
   2b104:	ldr	r0, [r6]
   2b108:	str	r3, [sp, #52]	; 0x34
   2b10c:	cmp	r0, r3
   2b110:	movne	r7, #1
   2b114:	bne	2b134 <ftello64@plt+0x14bf4>
   2b118:	b	2b144 <ftello64@plt+0x14c04>
   2b11c:	str	r7, [sp, #52]	; 0x34
   2b120:	add	r7, r7, #1
   2b124:	add	r3, r6, r7, lsl #3
   2b128:	ldr	r0, [r3, #-8]
   2b12c:	cmp	r0, #0
   2b130:	beq	2b144 <ftello64@plt+0x14c04>
   2b134:	mov	r1, r5
   2b138:	bl	15424 <strcmp@plt>
   2b13c:	cmp	r0, #0
   2b140:	bne	2b11c <ftello64@plt+0x14bdc>
   2b144:	mov	r0, r5
   2b148:	mov	r1, r4
   2b14c:	bl	16018 <gpgrt_fputs@plt>
   2b150:	ldrb	r3, [fp, #1]
   2b154:	cmp	r3, #67	; 0x43
   2b158:	beq	2b2ec <ftello64@plt+0x14dac>
   2b15c:	mov	r0, r8
   2b160:	mov	r1, #10
   2b164:	bl	15d24 <strchr@plt>
   2b168:	cmp	r0, #0
   2b16c:	beq	2b188 <ftello64@plt+0x14c48>
   2b170:	add	r5, r0, #1
   2b174:	mov	r1, r4
   2b178:	mov	r0, r9
   2b17c:	bl	16018 <gpgrt_fputs@plt>
   2b180:	cmp	r5, #0
   2b184:	bne	2b0e4 <ftello64@plt+0x14ba4>
   2b188:	ldr	r5, [sp, #68]	; 0x44
   2b18c:	mov	r0, r5
   2b190:	bl	156a0 <gcry_free@plt>
   2b194:	mov	r1, r4
   2b198:	mov	r0, #10
   2b19c:	bl	159f4 <gpgrt_fputc@plt>
   2b1a0:	mov	r1, r4
   2b1a4:	ldr	r0, [pc, #2520]	; 2bb84 <ftello64@plt+0x15644>
   2b1a8:	bl	16018 <gpgrt_fputs@plt>
   2b1ac:	add	r2, sp, #60	; 0x3c
   2b1b0:	add	r1, sp, #56	; 0x38
   2b1b4:	mov	r0, sl
   2b1b8:	bl	15d60 <ksba_cert_is_ca@plt>
   2b1bc:	subs	r3, r0, #0
   2b1c0:	bne	2b87c <ftello64@plt+0x1533c>
   2b1c4:	ldr	r3, [sp, #56]	; 0x38
   2b1c8:	cmp	r3, #0
   2b1cc:	beq	2badc <ftello64@plt+0x1559c>
   2b1d0:	ldr	r2, [sp, #60]	; 0x3c
   2b1d4:	cmn	r2, #1
   2b1d8:	beq	2baec <ftello64@plt+0x155ac>
   2b1dc:	ldr	r1, [pc, #2468]	; 2bb88 <ftello64@plt+0x15648>
   2b1e0:	mov	r0, r4
   2b1e4:	bl	16318 <gpgrt_fprintf@plt>
   2b1e8:	mov	r1, r4
   2b1ec:	mov	r0, #10
   2b1f0:	bl	159f4 <gpgrt_fputc@plt>
   2b1f4:	mov	r5, #0
   2b1f8:	add	r6, sp, #84	; 0x54
   2b1fc:	ldr	r7, [pc, #2440]	; 2bb8c <ftello64@plt+0x1564c>
   2b200:	ldr	r8, [pc, #2440]	; 2bb90 <ftello64@plt+0x15650>
   2b204:	ldr	r9, [pc, #2440]	; 2bb94 <ftello64@plt+0x15654>
   2b208:	ldr	fp, [pc, #2440]	; 2bb98 <ftello64@plt+0x15658>
   2b20c:	b	2b240 <ftello64@plt+0x14d00>
   2b210:	mov	r1, r4
   2b214:	ldr	r0, [pc, #2432]	; 2bb9c <ftello64@plt+0x1565c>
   2b218:	bl	16018 <gpgrt_fputs@plt>
   2b21c:	ldr	r2, [sp, #80]	; 0x50
   2b220:	mov	r1, #23
   2b224:	mov	r0, r4
   2b228:	bl	2a05c <ftello64@plt+0x13b1c>
   2b22c:	ldr	r0, [sp, #76]	; 0x4c
   2b230:	bl	16528 <ksba_name_release@plt>
   2b234:	ldr	r0, [sp, #80]	; 0x50
   2b238:	bl	16528 <ksba_name_release@plt>
   2b23c:	add	r5, r5, #1
   2b240:	str	r6, [sp]
   2b244:	add	r3, sp, #80	; 0x50
   2b248:	add	r2, sp, #76	; 0x4c
   2b24c:	mov	r1, r5
   2b250:	mov	r0, sl
   2b254:	bl	15490 <ksba_cert_get_crl_dist_point@plt>
   2b258:	cmp	r0, #0
   2b25c:	bne	2b2fc <ftello64@plt+0x14dbc>
   2b260:	mov	r1, r4
   2b264:	mov	r0, r7
   2b268:	bl	16018 <gpgrt_fputs@plt>
   2b26c:	ldr	r2, [sp, #76]	; 0x4c
   2b270:	mov	r1, #15
   2b274:	mov	r0, r4
   2b278:	bl	2a05c <ftello64@plt+0x13b1c>
   2b27c:	ldr	r3, [sp, #84]	; 0x54
   2b280:	cmp	r3, #0
   2b284:	beq	2b210 <ftello64@plt+0x14cd0>
   2b288:	mov	r1, r4
   2b28c:	mov	r0, r8
   2b290:	bl	16018 <gpgrt_fputs@plt>
   2b294:	ldr	r3, [sp, #84]	; 0x54
   2b298:	tst	r3, #1
   2b29c:	bne	2b7e8 <ftello64@plt+0x152a8>
   2b2a0:	tst	r3, #2
   2b2a4:	bne	2b7d4 <ftello64@plt+0x15294>
   2b2a8:	tst	r3, #4
   2b2ac:	bne	2b7c0 <ftello64@plt+0x15280>
   2b2b0:	tst	r3, #8
   2b2b4:	bne	2b7ac <ftello64@plt+0x1526c>
   2b2b8:	tst	r3, #16
   2b2bc:	bne	2b798 <ftello64@plt+0x15258>
   2b2c0:	tst	r3, #32
   2b2c4:	bne	2b784 <ftello64@plt+0x15244>
   2b2c8:	tst	r3, #64	; 0x40
   2b2cc:	bne	2b774 <ftello64@plt+0x15234>
   2b2d0:	mov	r1, r4
   2b2d4:	mov	r0, #10
   2b2d8:	bl	159f4 <gpgrt_fputc@plt>
   2b2dc:	b	2b210 <ftello64@plt+0x14cd0>
   2b2e0:	ldr	r0, [pc, #2176]	; 2bb68 <ftello64@plt+0x15628>
   2b2e4:	bl	16018 <gpgrt_fputs@plt>
   2b2e8:	b	2aed8 <ftello64@plt+0x14998>
   2b2ec:	mov	r1, r4
   2b2f0:	ldr	r0, [pc, #2216]	; 2bba0 <ftello64@plt+0x15660>
   2b2f4:	bl	16018 <gpgrt_fputs@plt>
   2b2f8:	b	2b15c <ftello64@plt+0x14c1c>
   2b2fc:	ldr	r3, [pc, #2208]	; 2bba4 <ftello64@plt+0x15664>
   2b300:	uxth	r0, r0
   2b304:	cmp	r0, r3
   2b308:	cmpne	r0, #26
   2b30c:	bne	2b90c <ftello64@plt+0x153cc>
   2b310:	cmp	r5, #0
   2b314:	beq	2b9a4 <ftello64@plt+0x15464>
   2b318:	mov	r5, #0
   2b31c:	ldr	r7, [pc, #2180]	; 2bba8 <ftello64@plt+0x15668>
   2b320:	ldr	r8, [pc, #2076]	; 2bb44 <ftello64@plt+0x15604>
   2b324:	ldr	r9, [pc, #2080]	; 2bb4c <ftello64@plt+0x1560c>
   2b328:	ldr	r6, [pc, #2172]	; 2bbac <ftello64@plt+0x1566c>
   2b32c:	b	2b398 <ftello64@plt+0x14e58>
   2b330:	mov	r1, r4
   2b334:	mov	r0, r7
   2b338:	bl	16018 <gpgrt_fputs@plt>
   2b33c:	mov	r1, fp
   2b340:	ldr	r0, [sp, #68]	; 0x44
   2b344:	bl	294ec <ftello64@plt+0x12fac>
   2b348:	ldr	r2, [sp, #68]	; 0x44
   2b34c:	add	r5, r5, #1
   2b350:	cmp	r0, #0
   2b354:	moveq	r0, r8
   2b358:	ldrne	r1, [pc, #2024]	; 2bb48 <ftello64@plt+0x15608>
   2b35c:	moveq	r1, r8
   2b360:	movne	r3, r9
   2b364:	moveq	r3, r8
   2b368:	strd	r0, [sp]
   2b36c:	mov	r1, r6
   2b370:	mov	r0, r4
   2b374:	bl	16318 <gpgrt_fprintf@plt>
   2b378:	ldr	r2, [sp, #76]	; 0x4c
   2b37c:	mvn	r1, #14
   2b380:	mov	r0, r4
   2b384:	bl	2a05c <ftello64@plt+0x13b1c>
   2b388:	ldr	r0, [sp, #76]	; 0x4c
   2b38c:	bl	16528 <ksba_name_release@plt>
   2b390:	ldr	r0, [sp, #68]	; 0x44
   2b394:	bl	15db4 <ksba_free@plt>
   2b398:	add	r3, sp, #76	; 0x4c
   2b39c:	add	r2, sp, #68	; 0x44
   2b3a0:	mov	r1, r5
   2b3a4:	mov	r0, sl
   2b3a8:	bl	158f8 <ksba_cert_get_authority_info_access@plt>
   2b3ac:	subs	fp, r0, #0
   2b3b0:	beq	2b330 <ftello64@plt+0x14df0>
   2b3b4:	ldr	r3, [pc, #2024]	; 2bba4 <ftello64@plt+0x15664>
   2b3b8:	uxth	fp, fp
   2b3bc:	cmp	fp, r3
   2b3c0:	cmpne	fp, #26
   2b3c4:	bne	2b92c <ftello64@plt+0x153ec>
   2b3c8:	cmp	r5, #0
   2b3cc:	beq	2b984 <ftello64@plt+0x15444>
   2b3d0:	mov	r5, #0
   2b3d4:	ldr	r7, [pc, #2004]	; 2bbb0 <ftello64@plt+0x15670>
   2b3d8:	ldr	r8, [pc, #1892]	; 2bb44 <ftello64@plt+0x15604>
   2b3dc:	ldr	r9, [pc, #1896]	; 2bb4c <ftello64@plt+0x1560c>
   2b3e0:	ldr	r6, [pc, #1988]	; 2bbac <ftello64@plt+0x1566c>
   2b3e4:	b	2b450 <ftello64@plt+0x14f10>
   2b3e8:	mov	r1, r4
   2b3ec:	mov	r0, r7
   2b3f0:	bl	16018 <gpgrt_fputs@plt>
   2b3f4:	mov	r1, fp
   2b3f8:	ldr	r0, [sp, #68]	; 0x44
   2b3fc:	bl	294ec <ftello64@plt+0x12fac>
   2b400:	ldr	r2, [sp, #68]	; 0x44
   2b404:	add	r5, r5, #1
   2b408:	cmp	r0, #0
   2b40c:	moveq	r0, r8
   2b410:	ldrne	r1, [pc, #1840]	; 2bb48 <ftello64@plt+0x15608>
   2b414:	moveq	r1, r8
   2b418:	movne	r3, r9
   2b41c:	moveq	r3, r8
   2b420:	strd	r0, [sp]
   2b424:	mov	r1, r6
   2b428:	mov	r0, r4
   2b42c:	bl	16318 <gpgrt_fprintf@plt>
   2b430:	ldr	r2, [sp, #76]	; 0x4c
   2b434:	mvn	r1, #14
   2b438:	mov	r0, r4
   2b43c:	bl	2a05c <ftello64@plt+0x13b1c>
   2b440:	ldr	r0, [sp, #76]	; 0x4c
   2b444:	bl	16528 <ksba_name_release@plt>
   2b448:	ldr	r0, [sp, #68]	; 0x44
   2b44c:	bl	15db4 <ksba_free@plt>
   2b450:	add	r3, sp, #76	; 0x4c
   2b454:	add	r2, sp, #68	; 0x44
   2b458:	mov	r1, r5
   2b45c:	mov	r0, sl
   2b460:	bl	16480 <ksba_cert_get_subject_info_access@plt>
   2b464:	subs	fp, r0, #0
   2b468:	beq	2b3e8 <ftello64@plt+0x14ea8>
   2b46c:	ldr	r3, [pc, #1840]	; 2bba4 <ftello64@plt+0x15664>
   2b470:	uxth	fp, fp
   2b474:	cmp	fp, #26
   2b478:	cmpne	fp, r3
   2b47c:	bne	2b91c <ftello64@plt+0x153dc>
   2b480:	cmp	r5, #0
   2b484:	beq	2b994 <ftello64@plt+0x15454>
   2b488:	mov	r6, #0
   2b48c:	str	sl, [sp, #20]
   2b490:	b	2b540 <ftello64@plt+0x15000>
   2b494:	ldr	r3, [sp, #16]
   2b498:	cmp	r3, #0
   2b49c:	beq	2b6c0 <ftello64@plt+0x15180>
   2b4a0:	ldr	r1, [pc, #1804]	; 2bbb4 <ftello64@plt+0x15674>
   2b4a4:	mov	r0, r4
   2b4a8:	bl	16318 <gpgrt_fprintf@plt>
   2b4ac:	add	lr, sp, #120	; 0x78
   2b4b0:	ldr	r0, [sp, #36]	; 0x24
   2b4b4:	str	lr, [sp, #12]
   2b4b8:	ldr	lr, [sp, #16]
   2b4bc:	ldr	ip, [sp, #40]	; 0x28
   2b4c0:	add	r0, lr, r0
   2b4c4:	add	r1, sp, #116	; 0x74
   2b4c8:	add	r2, sp, #112	; 0x70
   2b4cc:	add	r3, sp, #108	; 0x6c
   2b4d0:	str	r1, [sp, #8]
   2b4d4:	str	r2, [sp, #4]
   2b4d8:	str	r3, [sp]
   2b4dc:	str	r0, [sp, #92]	; 0x5c
   2b4e0:	add	r3, sp, #104	; 0x68
   2b4e4:	add	r2, sp, #100	; 0x64
   2b4e8:	add	r1, sp, #96	; 0x60
   2b4ec:	add	r0, sp, #92	; 0x5c
   2b4f0:	str	ip, [sp, #96]	; 0x60
   2b4f4:	bl	49de4 <ftello64@plt+0x338a4>
   2b4f8:	cmp	r0, #0
   2b4fc:	bne	2b520 <ftello64@plt+0x14fe0>
   2b500:	ldr	r3, [sp, #116]	; 0x74
   2b504:	ldr	r2, [sp, #96]	; 0x60
   2b508:	cmp	r3, r2
   2b50c:	bhi	2b51c <ftello64@plt+0x14fdc>
   2b510:	ldr	r2, [sp, #104]	; 0x68
   2b514:	cmp	r2, #12
   2b518:	beq	2b69c <ftello64@plt+0x1515c>
   2b51c:	ldr	r0, [pc, #1684]	; 2bbb8 <ftello64@plt+0x15678>
   2b520:	bl	161e0 <gpg_strerror@plt>
   2b524:	ldr	r3, [pc, #1560]	; 2bb44 <ftello64@plt+0x15604>
   2b528:	mov	r2, #15
   2b52c:	ldr	r1, [pc, #1672]	; 2bbbc <ftello64@plt+0x1567c>
   2b530:	str	r0, [sp]
   2b534:	mov	r0, r4
   2b538:	bl	16318 <gpgrt_fprintf@plt>
   2b53c:	add	r6, r6, #1
   2b540:	add	r3, sp, #40	; 0x28
   2b544:	str	r3, [sp, #4]
   2b548:	add	r3, sp, #36	; 0x24
   2b54c:	str	r3, [sp]
   2b550:	add	r2, sp, #72	; 0x48
   2b554:	add	r3, sp, #52	; 0x34
   2b558:	mov	r1, r6
   2b55c:	ldr	r0, [sp, #20]
   2b560:	bl	164c8 <ksba_cert_get_extension@plt>
   2b564:	cmp	r0, #0
   2b568:	bne	2b718 <ftello64@plt+0x151d8>
   2b56c:	add	r1, sp, #88	; 0x58
   2b570:	ldr	r0, [sp, #72]	; 0x48
   2b574:	bl	294ec <ftello64@plt+0x12fac>
   2b578:	ldr	r3, [sp, #88]	; 0x58
   2b57c:	tst	r3, #1
   2b580:	bne	2b53c <ftello64@plt+0x14ffc>
   2b584:	ldr	r2, [sp, #52]	; 0x34
   2b588:	ldr	ip, [pc, #1584]	; 2bbc0 <ftello64@plt+0x15680>
   2b58c:	cmp	r2, #0
   2b590:	ldr	r1, [pc, #1580]	; 2bbc4 <ftello64@plt+0x15684>
   2b594:	moveq	r1, ip
   2b598:	cmp	r0, #0
   2b59c:	mov	r2, r1
   2b5a0:	ldreq	r1, [pc, #1436]	; 2bb44 <ftello64@plt+0x15604>
   2b5a4:	ldrne	ip, [pc, #1436]	; 2bb48 <ftello64@plt+0x15608>
   2b5a8:	moveq	r0, r1
   2b5ac:	ldrne	r1, [pc, #1432]	; 2bb4c <ftello64@plt+0x1560c>
   2b5b0:	moveq	ip, r1
   2b5b4:	ldr	r3, [sp, #72]	; 0x48
   2b5b8:	stmib	sp, {r0, ip}
   2b5bc:	str	r1, [sp]
   2b5c0:	mov	r0, r4
   2b5c4:	ldr	r1, [pc, #1532]	; 2bbc8 <ftello64@plt+0x15688>
   2b5c8:	bl	16318 <gpgrt_fprintf@plt>
   2b5cc:	ldr	r3, [sp, #88]	; 0x58
   2b5d0:	tst	r3, #2
   2b5d4:	bne	2b494 <ftello64@plt+0x14f54>
   2b5d8:	tst	r3, #4
   2b5dc:	beq	2b688 <ftello64@plt+0x15148>
   2b5e0:	ldr	r3, [sp, #16]
   2b5e4:	cmp	r3, #0
   2b5e8:	beq	2b6ec <ftello64@plt+0x151ac>
   2b5ec:	ldr	r1, [pc, #1472]	; 2bbb4 <ftello64@plt+0x15674>
   2b5f0:	mov	r0, r4
   2b5f4:	bl	16318 <gpgrt_fprintf@plt>
   2b5f8:	ldr	r7, [sp, #36]	; 0x24
   2b5fc:	ldr	sl, [sp, #40]	; 0x28
   2b600:	ldr	ip, [sp, #16]
   2b604:	ldr	r3, [pc, #1336]	; 2bb44 <ftello64@plt+0x15604>
   2b608:	mov	r2, #15
   2b60c:	ldr	r1, [pc, #1464]	; 2bbcc <ftello64@plt+0x1568c>
   2b610:	mov	r0, r4
   2b614:	add	r7, ip, r7
   2b618:	bl	16318 <gpgrt_fprintf@plt>
   2b61c:	cmp	sl, #0
   2b620:	beq	2b678 <ftello64@plt+0x15138>
   2b624:	ldr	fp, [pc, #1444]	; 2bbd0 <ftello64@plt+0x15690>
   2b628:	ldr	r9, [pc, #1444]	; 2bbd4 <ftello64@plt+0x15694>
   2b62c:	add	r8, sl, #1
   2b630:	mov	r5, r7
   2b634:	add	sl, sl, r7
   2b638:	ldrb	r2, [r5], #1
   2b63c:	add	r3, r7, r8
   2b640:	sub	r3, r3, r5
   2b644:	cmp	r3, #1
   2b648:	bls	2b660 <ftello64@plt+0x15120>
   2b64c:	mov	r3, fp
   2b650:	mov	r1, r9
   2b654:	mov	r0, r4
   2b658:	bl	16318 <gpgrt_fprintf@plt>
   2b65c:	b	2b638 <ftello64@plt+0x150f8>
   2b660:	ldr	r3, [pc, #1244]	; 2bb44 <ftello64@plt+0x15604>
   2b664:	mov	r1, r9
   2b668:	mov	r0, r4
   2b66c:	bl	16318 <gpgrt_fprintf@plt>
   2b670:	cmp	sl, r5
   2b674:	bne	2b638 <ftello64@plt+0x150f8>
   2b678:	ldr	r1, [pc, #1368]	; 2bbd8 <ftello64@plt+0x15698>
   2b67c:	mov	r0, r4
   2b680:	bl	16318 <gpgrt_fprintf@plt>
   2b684:	b	2b53c <ftello64@plt+0x14ffc>
   2b688:	ldr	r2, [sp, #40]	; 0x28
   2b68c:	ldr	r1, [pc, #1352]	; 2bbdc <ftello64@plt+0x1569c>
   2b690:	mov	r0, r4
   2b694:	bl	16318 <gpgrt_fprintf@plt>
   2b698:	b	2b53c <ftello64@plt+0x14ffc>
   2b69c:	ldr	r2, [sp, #92]	; 0x5c
   2b6a0:	str	r3, [sp]
   2b6a4:	str	r2, [sp, #4]
   2b6a8:	ldr	r3, [pc, #1172]	; 2bb44 <ftello64@plt+0x15604>
   2b6ac:	mov	r2, #15
   2b6b0:	ldr	r1, [pc, #1320]	; 2bbe0 <ftello64@plt+0x156a0>
   2b6b4:	mov	r0, r4
   2b6b8:	bl	16318 <gpgrt_fprintf@plt>
   2b6bc:	b	2b53c <ftello64@plt+0x14ffc>
   2b6c0:	mov	r1, r3
   2b6c4:	ldr	r0, [sp, #20]
   2b6c8:	bl	162a0 <ksba_cert_get_image@plt>
   2b6cc:	subs	r3, r0, #0
   2b6d0:	str	r3, [sp, #16]
   2b6d4:	bne	2b4a0 <ftello64@plt+0x14f60>
   2b6d8:	ldr	r3, [pc, #1284]	; 2bbe4 <ftello64@plt+0x156a4>
   2b6dc:	ldr	r2, [pc, #1284]	; 2bbe8 <ftello64@plt+0x156a8>
   2b6e0:	ldr	r1, [pc, #1284]	; 2bbec <ftello64@plt+0x156ac>
   2b6e4:	ldr	r0, [pc, #1284]	; 2bbf0 <ftello64@plt+0x156b0>
   2b6e8:	bl	48b28 <ftello64@plt+0x325e8>
   2b6ec:	mov	r1, r3
   2b6f0:	ldr	r0, [sp, #20]
   2b6f4:	bl	162a0 <ksba_cert_get_image@plt>
   2b6f8:	subs	r3, r0, #0
   2b6fc:	str	r3, [sp, #16]
   2b700:	bne	2b5ec <ftello64@plt+0x150ac>
   2b704:	ldr	r3, [pc, #1240]	; 2bbe4 <ftello64@plt+0x156a4>
   2b708:	ldr	r2, [pc, #1252]	; 2bbf4 <ftello64@plt+0x156b4>
   2b70c:	ldr	r1, [pc, #1240]	; 2bbec <ftello64@plt+0x156ac>
   2b710:	ldr	r0, [pc, #1240]	; 2bbf0 <ftello64@plt+0x156b0>
   2b714:	bl	48b28 <ftello64@plt+0x325e8>
   2b718:	ldr	r3, [sp, #184]	; 0xb8
   2b71c:	ldr	sl, [sp, #20]
   2b720:	cmp	r3, #0
   2b724:	bne	2b8cc <ftello64@plt+0x1538c>
   2b728:	ldr	r0, [sp, #24]
   2b72c:	cmp	r0, #0
   2b730:	beq	2b758 <ftello64@plt+0x15218>
   2b734:	mov	r2, #0
   2b738:	add	r3, sp, #120	; 0x78
   2b73c:	mov	r1, r2
   2b740:	bl	1b3a0 <ftello64@plt+0x4e60>
   2b744:	cmp	r0, #0
   2b748:	bne	2ba24 <ftello64@plt+0x154e4>
   2b74c:	ldr	r3, [sp, #120]	; 0x78
   2b750:	tst	r3, #2
   2b754:	bne	2bafc <ftello64@plt+0x155bc>
   2b758:	ldr	r3, [pc, #944]	; 2bb10 <ftello64@plt+0x155d0>
   2b75c:	ldr	r2, [sp, #140]	; 0x8c
   2b760:	ldr	r3, [r3]
   2b764:	cmp	r2, r3
   2b768:	bne	2bb0c <ftello64@plt+0x155cc>
   2b76c:	add	sp, sp, #148	; 0x94
   2b770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b774:	mov	r1, r4
   2b778:	mov	r0, r9
   2b77c:	bl	16018 <gpgrt_fputs@plt>
   2b780:	b	2b2d0 <ftello64@plt+0x14d90>
   2b784:	mov	r1, r4
   2b788:	ldr	r0, [pc, #1128]	; 2bbf8 <ftello64@plt+0x156b8>
   2b78c:	bl	16018 <gpgrt_fputs@plt>
   2b790:	ldr	r3, [sp, #84]	; 0x54
   2b794:	b	2b2c8 <ftello64@plt+0x14d88>
   2b798:	mov	r1, r4
   2b79c:	mov	r0, fp
   2b7a0:	bl	16018 <gpgrt_fputs@plt>
   2b7a4:	ldr	r3, [sp, #84]	; 0x54
   2b7a8:	b	2b2c0 <ftello64@plt+0x14d80>
   2b7ac:	mov	r1, r4
   2b7b0:	ldr	r0, [pc, #1092]	; 2bbfc <ftello64@plt+0x156bc>
   2b7b4:	bl	16018 <gpgrt_fputs@plt>
   2b7b8:	ldr	r3, [sp, #84]	; 0x54
   2b7bc:	b	2b2b8 <ftello64@plt+0x14d78>
   2b7c0:	mov	r1, r4
   2b7c4:	ldr	r0, [pc, #1076]	; 2bc00 <ftello64@plt+0x156c0>
   2b7c8:	bl	16018 <gpgrt_fputs@plt>
   2b7cc:	ldr	r3, [sp, #84]	; 0x54
   2b7d0:	b	2b2b0 <ftello64@plt+0x14d70>
   2b7d4:	mov	r1, r4
   2b7d8:	ldr	r0, [pc, #1060]	; 2bc04 <ftello64@plt+0x156c4>
   2b7dc:	bl	16018 <gpgrt_fputs@plt>
   2b7e0:	ldr	r3, [sp, #84]	; 0x54
   2b7e4:	b	2b2a8 <ftello64@plt+0x14d68>
   2b7e8:	mov	r1, r4
   2b7ec:	ldr	r0, [pc, #1044]	; 2bc08 <ftello64@plt+0x156c8>
   2b7f0:	bl	16018 <gpgrt_fputs@plt>
   2b7f4:	ldr	r3, [sp, #84]	; 0x54
   2b7f8:	b	2b2a0 <ftello64@plt+0x14d60>
   2b7fc:	ldr	r3, [sp, #76]	; 0x4c
   2b800:	cmp	r3, #0
   2b804:	beq	2b8bc <ftello64@plt+0x1537c>
   2b808:	ldr	r1, [sp, #44]	; 0x2c
   2b80c:	mov	r0, r4
   2b810:	bl	23c58 <ftello64@plt+0xd718>
   2b814:	ldr	r0, [sp, #44]	; 0x2c
   2b818:	bl	15db4 <ksba_free@plt>
   2b81c:	mov	r1, r4
   2b820:	mov	r0, #10
   2b824:	bl	159f4 <gpgrt_fputc@plt>
   2b828:	mov	r0, r4
   2b82c:	ldr	r2, [sp, #76]	; 0x4c
   2b830:	mvn	r1, #14
   2b834:	bl	2a05c <ftello64@plt+0x13b1c>
   2b838:	ldr	r0, [sp, #76]	; 0x4c
   2b83c:	bl	16528 <ksba_name_release@plt>
   2b840:	ldr	r3, [sp, #48]	; 0x30
   2b844:	cmp	r3, #0
   2b848:	beq	2af18 <ftello64@plt+0x149d8>
   2b84c:	mov	r1, r4
   2b850:	ldr	r0, [pc, #948]	; 2bc0c <ftello64@plt+0x156cc>
   2b854:	bl	16018 <gpgrt_fputs@plt>
   2b858:	ldr	r1, [sp, #48]	; 0x30
   2b85c:	mov	r0, r4
   2b860:	bl	23c58 <ftello64@plt+0xd718>
   2b864:	ldr	r0, [sp, #48]	; 0x30
   2b868:	bl	15db4 <ksba_free@plt>
   2b86c:	mov	r1, r4
   2b870:	mov	r0, #10
   2b874:	bl	159f4 <gpgrt_fputc@plt>
   2b878:	b	2af18 <ftello64@plt+0x149d8>
   2b87c:	uxth	r3, r3
   2b880:	cmp	r3, #26
   2b884:	bne	2b9b4 <ftello64@plt+0x15474>
   2b888:	ldr	r1, [pc, #896]	; 2bc10 <ftello64@plt+0x156d0>
   2b88c:	mov	r0, r4
   2b890:	bl	16318 <gpgrt_fprintf@plt>
   2b894:	b	2b1e8 <ftello64@plt+0x14ca8>
   2b898:	ldr	r1, [sp, #48]	; 0x30
   2b89c:	mov	r0, r4
   2b8a0:	bl	23c58 <ftello64@plt+0xd718>
   2b8a4:	ldr	r0, [sp, #48]	; 0x30
   2b8a8:	bl	15db4 <ksba_free@plt>
   2b8ac:	mov	r1, r4
   2b8b0:	mov	r0, #10
   2b8b4:	bl	159f4 <gpgrt_fputc@plt>
   2b8b8:	b	2aed8 <ftello64@plt+0x14998>
   2b8bc:	mov	r1, r4
   2b8c0:	ldr	r0, [pc, #664]	; 2bb60 <ftello64@plt+0x15620>
   2b8c4:	bl	16018 <gpgrt_fputs@plt>
   2b8c8:	b	2b840 <ftello64@plt+0x15300>
   2b8cc:	mov	r3, #0
   2b8d0:	mov	r2, #1
   2b8d4:	str	r2, [sp]
   2b8d8:	str	r4, [sp, #4]
   2b8dc:	mov	r1, sl
   2b8e0:	ldr	r0, [sp, #28]
   2b8e4:	str	r3, [sp, #12]
   2b8e8:	str	r3, [sp, #8]
   2b8ec:	ldr	r2, [pc, #592]	; 2bb44 <ftello64@plt+0x15604>
   2b8f0:	bl	28fc4 <ftello64@plt+0x12a84>
   2b8f4:	cmp	r0, #0
   2b8f8:	bne	2b9fc <ftello64@plt+0x154bc>
   2b8fc:	ldr	r1, [pc, #784]	; 2bc14 <ftello64@plt+0x156d4>
   2b900:	mov	r0, r4
   2b904:	bl	16318 <gpgrt_fprintf@plt>
   2b908:	b	2b728 <ftello64@plt+0x151e8>
   2b90c:	mov	r1, r4
   2b910:	ldr	r0, [pc, #768]	; 2bc18 <ftello64@plt+0x156d8>
   2b914:	bl	16018 <gpgrt_fputs@plt>
   2b918:	b	2b318 <ftello64@plt+0x14dd8>
   2b91c:	mov	r1, r4
   2b920:	ldr	r0, [pc, #756]	; 2bc1c <ftello64@plt+0x156dc>
   2b924:	bl	16018 <gpgrt_fputs@plt>
   2b928:	b	2b488 <ftello64@plt+0x14f48>
   2b92c:	mov	r1, r4
   2b930:	ldr	r0, [pc, #744]	; 2bc20 <ftello64@plt+0x156e0>
   2b934:	bl	16018 <gpgrt_fputs@plt>
   2b938:	b	2b3d0 <ftello64@plt+0x14e90>
   2b93c:	bl	161e0 <gpg_strerror@plt>
   2b940:	ldr	r1, [pc, #732]	; 2bc24 <ftello64@plt+0x156e4>
   2b944:	mov	r2, r0
   2b948:	mov	r0, r4
   2b94c:	bl	16318 <gpgrt_fprintf@plt>
   2b950:	b	2b098 <ftello64@plt+0x14b58>
   2b954:	bl	161e0 <gpg_strerror@plt>
   2b958:	ldr	r1, [pc, #712]	; 2bc28 <ftello64@plt+0x156e8>
   2b95c:	mov	r2, r0
   2b960:	mov	r0, r4
   2b964:	bl	16318 <gpgrt_fprintf@plt>
   2b968:	b	2af90 <ftello64@plt+0x14a50>
   2b96c:	bl	161e0 <gpg_strerror@plt>
   2b970:	ldr	r1, [pc, #684]	; 2bc24 <ftello64@plt+0x156e4>
   2b974:	mov	r2, r0
   2b978:	mov	r0, r4
   2b97c:	bl	16318 <gpgrt_fprintf@plt>
   2b980:	b	2b194 <ftello64@plt+0x14c54>
   2b984:	mov	r1, r4
   2b988:	ldr	r0, [pc, #668]	; 2bc2c <ftello64@plt+0x156ec>
   2b98c:	bl	16018 <gpgrt_fputs@plt>
   2b990:	b	2b3d0 <ftello64@plt+0x14e90>
   2b994:	mov	r1, r4
   2b998:	ldr	r0, [pc, #656]	; 2bc30 <ftello64@plt+0x156f0>
   2b99c:	bl	16018 <gpgrt_fputs@plt>
   2b9a0:	b	2b488 <ftello64@plt+0x14f48>
   2b9a4:	mov	r1, r4
   2b9a8:	ldr	r0, [pc, #644]	; 2bc34 <ftello64@plt+0x156f4>
   2b9ac:	bl	16018 <gpgrt_fputs@plt>
   2b9b0:	b	2b318 <ftello64@plt+0x14dd8>
   2b9b4:	bl	161e0 <gpg_strerror@plt>
   2b9b8:	ldr	r1, [pc, #612]	; 2bc24 <ftello64@plt+0x156e4>
   2b9bc:	mov	r2, r0
   2b9c0:	mov	r0, r4
   2b9c4:	bl	16318 <gpgrt_fprintf@plt>
   2b9c8:	b	2b1e8 <ftello64@plt+0x14ca8>
   2b9cc:	mov	r1, r4
   2b9d0:	ldr	r0, [pc, #392]	; 2bb60 <ftello64@plt+0x15620>
   2b9d4:	bl	16018 <gpgrt_fputs@plt>
   2b9d8:	b	2b1a0 <ftello64@plt+0x14c60>
   2b9dc:	mov	r1, r4
   2b9e0:	ldr	r0, [pc, #376]	; 2bb60 <ftello64@plt+0x15620>
   2b9e4:	bl	16018 <gpgrt_fputs@plt>
   2b9e8:	b	2b0a4 <ftello64@plt+0x14b64>
   2b9ec:	mov	r1, r4
   2b9f0:	ldr	r0, [pc, #576]	; 2bc38 <ftello64@plt+0x156f8>
   2b9f4:	bl	16018 <gpgrt_fputs@plt>
   2b9f8:	b	2af9c <ftello64@plt+0x14a5c>
   2b9fc:	bl	161e0 <gpg_strerror@plt>
   2ba00:	ldr	r1, [pc, #564]	; 2bc3c <ftello64@plt+0x156fc>
   2ba04:	mov	r2, r0
   2ba08:	mov	r0, r4
   2ba0c:	bl	16318 <gpgrt_fprintf@plt>
   2ba10:	b	2b728 <ftello64@plt+0x151e8>
   2ba14:	mov	r1, r4
   2ba18:	ldr	r0, [pc, #544]	; 2bc40 <ftello64@plt+0x15700>
   2ba1c:	bl	16018 <gpgrt_fputs@plt>
   2ba20:	b	2af90 <ftello64@plt+0x14a50>
   2ba24:	bl	161e0 <gpg_strerror@plt>
   2ba28:	ldr	r1, [pc, #532]	; 2bc44 <ftello64@plt+0x15704>
   2ba2c:	mov	r2, r0
   2ba30:	mov	r0, r4
   2ba34:	bl	16318 <gpgrt_fprintf@plt>
   2ba38:	b	2b758 <ftello64@plt+0x15218>
   2ba3c:	mov	r1, r4
   2ba40:	ldr	r0, [pc, #512]	; 2bc48 <ftello64@plt+0x15708>
   2ba44:	bl	16018 <gpgrt_fputs@plt>
   2ba48:	ldr	r3, [sp, #64]	; 0x40
   2ba4c:	b	2af88 <ftello64@plt+0x14a48>
   2ba50:	mov	r1, r4
   2ba54:	ldr	r0, [pc, #496]	; 2bc4c <ftello64@plt+0x1570c>
   2ba58:	bl	16018 <gpgrt_fputs@plt>
   2ba5c:	ldr	r3, [sp, #64]	; 0x40
   2ba60:	b	2af80 <ftello64@plt+0x14a40>
   2ba64:	mov	r1, r4
   2ba68:	ldr	r0, [pc, #480]	; 2bc50 <ftello64@plt+0x15710>
   2ba6c:	bl	16018 <gpgrt_fputs@plt>
   2ba70:	ldr	r3, [sp, #64]	; 0x40
   2ba74:	b	2af78 <ftello64@plt+0x14a38>
   2ba78:	mov	r1, r4
   2ba7c:	ldr	r0, [pc, #464]	; 2bc54 <ftello64@plt+0x15714>
   2ba80:	bl	16018 <gpgrt_fputs@plt>
   2ba84:	ldr	r3, [sp, #64]	; 0x40
   2ba88:	b	2af70 <ftello64@plt+0x14a30>
   2ba8c:	mov	r1, r4
   2ba90:	ldr	r0, [pc, #448]	; 2bc58 <ftello64@plt+0x15718>
   2ba94:	bl	16018 <gpgrt_fputs@plt>
   2ba98:	ldr	r3, [sp, #64]	; 0x40
   2ba9c:	b	2af68 <ftello64@plt+0x14a28>
   2baa0:	mov	r1, r4
   2baa4:	ldr	r0, [pc, #432]	; 2bc5c <ftello64@plt+0x1571c>
   2baa8:	bl	16018 <gpgrt_fputs@plt>
   2baac:	ldr	r3, [sp, #64]	; 0x40
   2bab0:	b	2af60 <ftello64@plt+0x14a20>
   2bab4:	mov	r1, r4
   2bab8:	ldr	r0, [pc, #416]	; 2bc60 <ftello64@plt+0x15720>
   2babc:	bl	16018 <gpgrt_fputs@plt>
   2bac0:	ldr	r3, [sp, #64]	; 0x40
   2bac4:	b	2af58 <ftello64@plt+0x14a18>
   2bac8:	mov	r1, r4
   2bacc:	ldr	r0, [pc, #400]	; 2bc64 <ftello64@plt+0x15724>
   2bad0:	bl	16018 <gpgrt_fputs@plt>
   2bad4:	ldr	r3, [sp, #64]	; 0x40
   2bad8:	b	2af50 <ftello64@plt+0x14a10>
   2badc:	mov	r1, r4
   2bae0:	ldr	r0, [pc, #384]	; 2bc68 <ftello64@plt+0x15728>
   2bae4:	bl	16018 <gpgrt_fputs@plt>
   2bae8:	b	2b1f4 <ftello64@plt+0x14cb4>
   2baec:	mov	r1, r4
   2baf0:	ldr	r0, [pc, #372]	; 2bc6c <ftello64@plt+0x1572c>
   2baf4:	bl	16018 <gpgrt_fputs@plt>
   2baf8:	b	2b1e8 <ftello64@plt+0x14ca8>
   2bafc:	mov	r0, r4
   2bb00:	ldr	r1, [pc, #360]	; 2bc70 <ftello64@plt+0x15730>
   2bb04:	bl	16318 <gpgrt_fprintf@plt>
   2bb08:	b	2b758 <ftello64@plt+0x15218>
   2bb0c:	bl	15748 <__stack_chk_fail@plt>
   2bb10:	andeq	pc, r7, r8, lsl #15
   2bb14:	strheq	r6, [r6], -r0
   2bb18:	andeq	r6, r6, r8, ror #1
   2bb1c:	andeq	r6, r6, r8, asr #1
   2bb20:	ldrdeq	r6, [r6], -r8
   2bb24:	strdeq	r6, [r6], -r8
   2bb28:	andeq	r6, r6, r8, lsr #1
   2bb2c:	andeq	r6, r6, r8, ror #6
   2bb30:	andeq	r6, r6, ip, ror r3
   2bb34:	muleq	r6, r0, r3
   2bb38:	andeq	r6, r6, ip, asr #5
   2bb3c:	andeq	r6, r6, r4, lsr #7
   2bb40:			; <UNDEFINED> instruction: 0x000663b4
   2bb44:			; <UNDEFINED> instruction: 0x0006abbc
   2bb48:			; <UNDEFINED> instruction: 0x000614bc
   2bb4c:	andeq	r6, r6, ip, asr #6
   2bb50:	andeq	r6, r6, r4, asr #7
   2bb54:	andeq	sl, r6, r0, ror r8
   2bb58:	andeq	r6, r6, r0, ror #7
   2bb5c:	strdeq	r6, [r6], -ip
   2bb60:	andeq	r6, r6, r4, lsr #8
   2bb64:	andeq	r6, r6, r4, lsl r4
   2bb68:	andeq	r6, r6, ip, lsl #8
   2bb6c:	andeq	r6, r6, ip, lsr r4
   2bb70:	andeq	r6, r6, r8, asr r4
   2bb74:	andeq	r0, r8, r8, lsr #18
   2bb78:	andeq	r6, r6, r8, ror #8
   2bb7c:	andeq	r6, r6, r0, lsl r2
   2bb80:	andeq	r6, r6, r8, lsl #5
   2bb84:	andeq	r6, r6, r8, lsl #9
   2bb88:	strdeq	r5, [r6], -ip
   2bb8c:	andeq	r6, r6, ip, lsr #9
   2bb90:			; <UNDEFINED> instruction: 0x000664bc
   2bb94:	andeq	r6, r6, r4, lsr r5
   2bb98:	andeq	r6, r6, r0, lsl r5
   2bb9c:	andeq	r6, r6, r8, asr #10
   2bba0:	andeq	r6, r6, ip, ror r4
   2bba4:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   2bba8:	muleq	r6, r0, r5
   2bbac:	andeq	r6, r6, r0, lsr #11
   2bbb0:	ldrdeq	r6, [r6], -ip
   2bbb4:	strdeq	ip, [r6], -r4
   2bbb8:	movweq	r0, #65	; 0x41
   2bbbc:	andeq	r6, r6, r0, lsr r6
   2bbc0:	andeq	r6, r6, ip, asr r3
   2bbc4:	andeq	r6, r6, r0, asr r3
   2bbc8:	andeq	r6, r6, ip, lsl r6
   2bbcc:	andeq	r6, r6, r8, asr #12
   2bbd0:	ldrdeq	r9, [r6], -r8
   2bbd4:	andeq	r6, r6, r0, asr r6
   2bbd8:	andeq	ip, r6, r8, ror sp
   2bbdc:	andeq	r6, r6, r8, asr r6
   2bbe0:	andeq	r6, r6, ip, lsr r6
   2bbe4:	andeq	r5, r6, r4, ror #31
   2bbe8:	andeq	r0, r0, pc, lsl r4
   2bbec:	andeq	r6, r6, r0, lsr r2
   2bbf0:	andeq	r6, r6, r4, asr #4
   2bbf4:	andeq	r0, r0, r7, lsr #8
   2bbf8:	andeq	r6, r6, ip, lsl r5
   2bbfc:	strdeq	r6, [r6], -ip
   2bc00:	andeq	r6, r6, ip, ror #9
   2bc04:	ldrdeq	r6, [r6], -ip
   2bc08:	ldrdeq	r6, [r6], -r4
   2bc0c:	andeq	r6, r6, ip, lsr #8
   2bc10:	muleq	r6, r8, r4
   2bc14:	andeq	r6, r6, r4, lsl #6
   2bc18:	andeq	r6, r6, r0, ror #10
   2bc1c:	andeq	r6, r6, ip, ror #11
   2bc20:	andeq	r6, r6, ip, lsr #11
   2bc24:	andeq	r6, r6, r4, lsl #4
   2bc28:	andeq	r6, r6, r0, asr r1
   2bc2c:	andeq	r6, r6, r4, asr #11
   2bc30:	andeq	r6, r6, r4, lsl #12
   2bc34:	andeq	r6, r6, r8, ror r5
   2bc38:	andeq	r6, r6, ip, asr #8
   2bc3c:	andeq	r6, r6, r0, lsr #6
   2bc40:	andeq	r6, r6, r4, ror #3
   2bc44:	andeq	r6, r6, r8, ror #12
   2bc48:	ldrdeq	r6, [r6], -r4
   2bc4c:	andeq	r6, r6, r8, asr #3
   2bc50:			; <UNDEFINED> instruction: 0x000661bc
   2bc54:	andeq	r6, r6, ip, lsr #3
   2bc58:	muleq	r6, r8, r1
   2bc5c:	andeq	r6, r6, r4, lsl #3
   2bc60:	andeq	r6, r6, r4, ror r1
   2bc64:	andeq	r6, r6, r0, ror #2
   2bc68:	andeq	r6, r6, r0, lsr #9
   2bc6c:	muleq	r6, r8, r2
   2bc70:	andeq	r6, r6, r8, lsl #13
   2bc74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bc78:	sub	sp, sp, #20
   2bc7c:	ldr	fp, [pc, #232]	; 2bd6c <ftello64@plt+0x1582c>
   2bc80:	ldr	r8, [sp, #60]	; 0x3c
   2bc84:	mov	lr, #0
   2bc88:	ldr	ip, [fp]
   2bc8c:	subs	r7, r3, #0
   2bc90:	str	lr, [sp, #8]
   2bc94:	str	ip, [sp, #12]
   2bc98:	mov	r6, r0
   2bc9c:	mov	sl, r1
   2bca0:	mov	r4, r2
   2bca4:	ldr	r5, [sp, #56]	; 0x38
   2bca8:	str	r8, [sp]
   2bcac:	beq	2bd58 <ftello64@plt+0x15818>
   2bcb0:	mov	r3, r5
   2bcb4:	bl	2ab88 <ftello64@plt+0x14648>
   2bcb8:	mov	r0, r4
   2bcbc:	bl	159a0 <ksba_cert_ref@plt>
   2bcc0:	ldr	r9, [pc, #168]	; 2bd70 <ftello64@plt+0x15830>
   2bcc4:	b	2bce0 <ftello64@plt+0x157a0>
   2bcc8:	mov	r3, r5
   2bccc:	ldr	r2, [sp, #8]
   2bcd0:	mov	r1, sl
   2bcd4:	mov	r0, r6
   2bcd8:	bl	2ab88 <ftello64@plt+0x14648>
   2bcdc:	ldr	r4, [sp, #8]
   2bce0:	add	r2, sp, #8
   2bce4:	mov	r1, r4
   2bce8:	mov	r0, r6
   2bcec:	bl	26cb0 <ftello64@plt+0x10770>
   2bcf0:	cmp	r0, #0
   2bcf4:	mov	r0, r4
   2bcf8:	bne	2bd30 <ftello64@plt+0x157f0>
   2bcfc:	bl	15358 <ksba_cert_release@plt>
   2bd00:	mov	r1, r5
   2bd04:	mov	r0, r9
   2bd08:	bl	16018 <gpgrt_fputs@plt>
   2bd0c:	cmp	r7, #0
   2bd10:	str	r8, [sp]
   2bd14:	bne	2bcc8 <ftello64@plt+0x15788>
   2bd18:	mov	r3, r7
   2bd1c:	mov	r2, r5
   2bd20:	ldr	r1, [sp, #8]
   2bd24:	mov	r0, r6
   2bd28:	bl	2a12c <ftello64@plt+0x13bec>
   2bd2c:	b	2bcdc <ftello64@plt+0x1579c>
   2bd30:	bl	15358 <ksba_cert_release@plt>
   2bd34:	mov	r1, r5
   2bd38:	mov	r0, #10
   2bd3c:	bl	159f4 <gpgrt_fputc@plt>
   2bd40:	ldr	r2, [sp, #12]
   2bd44:	ldr	r3, [fp]
   2bd48:	cmp	r2, r3
   2bd4c:	bne	2bd68 <ftello64@plt+0x15828>
   2bd50:	add	sp, sp, #20
   2bd54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bd58:	mov	r2, r5
   2bd5c:	mov	r1, r4
   2bd60:	bl	2a12c <ftello64@plt+0x13bec>
   2bd64:	b	2bcb8 <ftello64@plt+0x15778>
   2bd68:	bl	15748 <__stack_chk_fail@plt>
   2bd6c:	andeq	pc, r7, r8, lsl #15
   2bd70:	andeq	r6, r6, r4, lsr #13
   2bd74:	push	{r4, r5, r6, lr}
   2bd78:	mov	r3, #0
   2bd7c:	sub	sp, sp, #8
   2bd80:	mov	r5, r0
   2bd84:	mov	r2, #1
   2bd88:	ldr	r0, [r0]
   2bd8c:	mov	r6, r1
   2bd90:	bl	1be98 <ftello64@plt+0x5958>
   2bd94:	cmp	r0, #0
   2bd98:	bne	2be78 <ftello64@plt+0x15938>
   2bd9c:	ldr	r3, [r5, #8]
   2bda0:	ldr	ip, [r5, #4]
   2bda4:	cmp	r3, #0
   2bda8:	bne	2be10 <ftello64@plt+0x158d0>
   2bdac:	ldr	lr, [r5, #12]
   2bdb0:	ldr	r0, [r5]
   2bdb4:	cmp	lr, #0
   2bdb8:	bne	2be5c <ftello64@plt+0x1591c>
   2bdbc:	ldr	r1, [r5, #16]
   2bdc0:	ldr	r3, [r5, #20]
   2bdc4:	cmp	r1, #0
   2bdc8:	bne	2bdf8 <ftello64@plt+0x158b8>
   2bdcc:	cmp	r3, #0
   2bdd0:	beq	2be84 <ftello64@plt+0x15944>
   2bdd4:	str	r1, [sp]
   2bdd8:	mov	r3, ip
   2bddc:	mov	r2, r6
   2bde0:	bl	2ab88 <ftello64@plt+0x14648>
   2bde4:	ldr	r1, [r5, #4]
   2bde8:	mov	r0, #10
   2bdec:	add	sp, sp, #8
   2bdf0:	pop	{r4, r5, r6, lr}
   2bdf4:	b	159f4 <gpgrt_fputc@plt>
   2bdf8:	stm	sp, {ip, lr}
   2bdfc:	mov	r2, r6
   2be00:	mov	r1, lr
   2be04:	bl	2bc74 <ftello64@plt+0x15734>
   2be08:	add	sp, sp, #8
   2be0c:	pop	{r4, r5, r6, pc}
   2be10:	mov	r0, ip
   2be14:	ldr	r2, [pc, #124]	; 2be98 <ftello64@plt+0x15958>
   2be18:	ldr	r1, [pc, #124]	; 2be9c <ftello64@plt+0x1595c>
   2be1c:	bl	16318 <gpgrt_fprintf@plt>
   2be20:	mov	r4, #15
   2be24:	ldr	r1, [r5, #4]
   2be28:	mov	r0, #45	; 0x2d
   2be2c:	bl	159f4 <gpgrt_fputc@plt>
   2be30:	subs	r4, r4, #1
   2be34:	bne	2be24 <ftello64@plt+0x158e4>
   2be38:	ldr	r1, [r5, #4]
   2be3c:	mov	r0, #10
   2be40:	bl	159f4 <gpgrt_fputc@plt>
   2be44:	ldr	lr, [r5, #12]
   2be48:	ldr	ip, [r5, #4]
   2be4c:	cmp	lr, #0
   2be50:	str	r4, [r5, #8]
   2be54:	ldr	r0, [r5]
   2be58:	beq	2bdbc <ftello64@plt+0x1587c>
   2be5c:	mov	r2, #0
   2be60:	mov	r3, ip
   2be64:	mov	r1, r6
   2be68:	str	r2, [sp]
   2be6c:	bl	295c8 <ftello64@plt+0x13088>
   2be70:	add	sp, sp, #8
   2be74:	pop	{r4, r5, r6, pc}
   2be78:	ldr	r0, [pc, #32]	; 2bea0 <ftello64@plt+0x15960>
   2be7c:	bl	487a0 <ftello64@plt+0x32260>
   2be80:	b	2bd9c <ftello64@plt+0x1585c>
   2be84:	str	r3, [sp]
   2be88:	mov	r2, ip
   2be8c:	mov	r1, r6
   2be90:	bl	2a12c <ftello64@plt+0x13bec>
   2be94:	b	2bde4 <ftello64@plt+0x158a4>
   2be98:	ldrdeq	r6, [r6], -ip
   2be9c:	andeq	r9, r6, r0, ror #18
   2bea0:			; <UNDEFINED> instruction: 0x000666b4
   2bea4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bea8:	tst	r3, #64	; 0x40
   2beac:	mov	r6, r3
   2beb0:	ldr	r3, [pc, #1272]	; 2c3b0 <ftello64@plt+0x15e70>
   2beb4:	sub	sp, sp, #68	; 0x44
   2beb8:	mov	r4, r0
   2bebc:	ldr	r3, [r3]
   2bec0:	str	r1, [sp, #8]
   2bec4:	mov	r8, r2
   2bec8:	str	r3, [sp, #60]	; 0x3c
   2becc:	bne	2bef8 <ftello64@plt+0x159b8>
   2bed0:	ands	r9, r6, #128	; 0x80
   2bed4:	bne	2c10c <ftello64@plt+0x15bcc>
   2bed8:	ldr	r3, [pc, #1232]	; 2c3b0 <ftello64@plt+0x15e70>
   2bedc:	ldr	r2, [sp, #60]	; 0x3c
   2bee0:	mov	r0, r9
   2bee4:	ldr	r3, [r3]
   2bee8:	cmp	r2, r3
   2beec:	bne	2c3ac <ftello64@plt+0x15e6c>
   2bef0:	add	sp, sp, #68	; 0x44
   2bef4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bef8:	mov	r5, #0
   2befc:	str	r5, [sp, #32]
   2bf00:	ldr	sl, [r0, #36]	; 0x24
   2bf04:	bl	1afc0 <ftello64@plt+0x4a80>
   2bf08:	and	r3, r6, #3
   2bf0c:	str	r3, [sp, #16]
   2bf10:	and	r3, r6, #256	; 0x100
   2bf14:	str	r3, [sp, #24]
   2bf18:	subs	r7, r0, #0
   2bf1c:	beq	2c394 <ftello64@plt+0x15e54>
   2bf20:	ldr	r3, [sp, #8]
   2bf24:	cmp	r3, #0
   2bf28:	beq	2c308 <ftello64@plt+0x15dc8>
   2bf2c:	mov	r0, r5
   2bf30:	ldr	r5, [sp, #8]
   2bf34:	ldr	r5, [r5]
   2bf38:	add	r0, r0, #1
   2bf3c:	cmp	r5, #0
   2bf40:	bne	2bf34 <ftello64@plt+0x159f4>
   2bf44:	mov	r1, #48	; 0x30
   2bf48:	bl	15eec <gcry_calloc@plt>
   2bf4c:	str	r4, [sp, #20]
   2bf50:	ldr	fp, [sp, #8]
   2bf54:	str	r0, [sp, #12]
   2bf58:	mov	r4, r0
   2bf5c:	b	2bf6c <ftello64@plt+0x15a2c>
   2bf60:	ldr	fp, [fp]
   2bf64:	cmp	fp, #0
   2bf68:	beq	2bfb0 <ftello64@plt+0x15a70>
   2bf6c:	add	r1, r5, r5, lsl #1
   2bf70:	add	r9, fp, #8
   2bf74:	add	r1, r4, r1, lsl #4
   2bf78:	mov	r0, r9
   2bf7c:	mov	r2, #0
   2bf80:	bl	5a338 <ftello64@plt+0x43df8>
   2bf84:	cmp	r0, #0
   2bf88:	addeq	r5, r5, #1
   2bf8c:	beq	2bf60 <ftello64@plt+0x15a20>
   2bf90:	bl	161e0 <gpg_strerror@plt>
   2bf94:	mov	r1, r9
   2bf98:	mov	r2, r0
   2bf9c:	ldr	r0, [pc, #1040]	; 2c3b4 <ftello64@plt+0x15e74>
   2bfa0:	bl	487a0 <ftello64@plt+0x32260>
   2bfa4:	ldr	fp, [fp]
   2bfa8:	cmp	fp, #0
   2bfac:	bne	2bf6c <ftello64@plt+0x15a2c>
   2bfb0:	cmp	sl, #0
   2bfb4:	ldr	r4, [sp, #20]
   2bfb8:	bne	2bfec <ftello64@plt+0x15aac>
   2bfbc:	cmp	r5, #0
   2bfc0:	beq	2c300 <ftello64@plt+0x15dc0>
   2bfc4:	ldr	r3, [sp, #12]
   2bfc8:	ldr	r2, [r3]
   2bfcc:	sub	r1, r2, #9
   2bfd0:	cmp	r2, #16
   2bfd4:	cmpne	r1, #2
   2bfd8:	bhi	2c2f8 <ftello64@plt+0x15db8>
   2bfdc:	add	sl, sl, #1
   2bfe0:	cmp	sl, r5
   2bfe4:	add	r3, r3, #48	; 0x30
   2bfe8:	bne	2bfc8 <ftello64@plt+0x15a88>
   2bfec:	str	r5, [sp, #20]
   2bff0:	mov	r1, #1
   2bff4:	mov	r0, r7
   2bff8:	bl	1b1e8 <ftello64@plt+0x4ca8>
   2bffc:	mov	fp, #0
   2c000:	mov	r5, fp
   2c004:	ldr	r3, [sp, #20]
   2c008:	ldr	r2, [sp, #12]
   2c00c:	mov	r1, r7
   2c010:	mov	r0, r4
   2c014:	bl	1b7a8 <ftello64@plt+0x5268>
   2c018:	subs	r9, r0, #0
   2c01c:	bne	2c334 <ftello64@plt+0x15df4>
   2c020:	ldr	r3, [sp, #8]
   2c024:	mov	r1, #1
   2c028:	cmp	r3, #0
   2c02c:	moveq	r2, #18
   2c030:	ldreq	r3, [sp, #12]
   2c034:	mov	r0, r7
   2c038:	streq	r2, [r3]
   2c03c:	add	r3, sp, #36	; 0x24
   2c040:	mov	r2, #0
   2c044:	bl	1b3a0 <ftello64@plt+0x4e60>
   2c048:	subs	r9, r0, #0
   2c04c:	bne	2c36c <ftello64@plt+0x15e2c>
   2c050:	add	r1, sp, #32
   2c054:	mov	r0, r7
   2c058:	bl	1b338 <ftello64@plt+0x4df8>
   2c05c:	subs	r9, r0, #0
   2c060:	bne	2c2a8 <ftello64@plt+0x15d68>
   2c064:	mov	r1, r5
   2c068:	ldr	r0, [sp, #32]
   2c06c:	bl	231d8 <ftello64@plt+0xcc98>
   2c070:	subs	sl, r0, #0
   2c074:	bne	2c1a8 <ftello64@plt+0x15c68>
   2c078:	mov	r0, r7
   2c07c:	bl	1b164 <ftello64@plt+0x4c24>
   2c080:	cmp	r0, fp
   2c084:	mov	r9, r0
   2c088:	beq	2c098 <ftello64@plt+0x15b58>
   2c08c:	ldr	r3, [r4]
   2c090:	cmp	r3, #0
   2c094:	bne	2c260 <ftello64@plt+0x15d20>
   2c098:	ldr	r3, [sp, #16]
   2c09c:	ldr	r1, [sp, #32]
   2c0a0:	cmp	r3, #0
   2c0a4:	bne	2c1b8 <ftello64@plt+0x15c78>
   2c0a8:	ldr	r3, [r4, #20]
   2c0ac:	cmp	r3, #0
   2c0b0:	bne	2c214 <ftello64@plt+0x15cd4>
   2c0b4:	ldr	r3, [r4, #28]
   2c0b8:	ldr	r2, [r4, #32]
   2c0bc:	cmp	r3, #0
   2c0c0:	bne	2c240 <ftello64@plt+0x15d00>
   2c0c4:	ldr	r3, [sp, #24]
   2c0c8:	str	r2, [sp]
   2c0cc:	cmp	r3, #0
   2c0d0:	beq	2c22c <ftello64@plt+0x15cec>
   2c0d4:	mov	r2, r1
   2c0d8:	mov	r3, r8
   2c0dc:	mov	r1, r7
   2c0e0:	mov	r0, r4
   2c0e4:	bl	2ab88 <ftello64@plt+0x14648>
   2c0e8:	mov	r1, r8
   2c0ec:	mov	r0, #10
   2c0f0:	bl	159f4 <gpgrt_fputc@plt>
   2c0f4:	mov	r0, r5
   2c0f8:	bl	15358 <ksba_cert_release@plt>
   2c0fc:	mov	r3, #0
   2c100:	ldr	r5, [sp, #32]
   2c104:	str	r3, [sp, #32]
   2c108:	b	2c004 <ftello64@plt+0x15ac4>
   2c10c:	ldr	r3, [r4]
   2c110:	ldr	r2, [r4, #20]
   2c114:	ldr	ip, [r4, #28]
   2c118:	str	r3, [sp, #44]	; 0x2c
   2c11c:	add	r3, sp, #36	; 0x24
   2c120:	str	r3, [sp]
   2c124:	str	r2, [sp, #48]	; 0x30
   2c128:	ldr	r3, [pc, #648]	; 2c3b8 <ftello64@plt+0x15e78>
   2c12c:	mov	r2, #0
   2c130:	and	r6, r6, #256	; 0x100
   2c134:	ldr	r1, [sp, #8]
   2c138:	mov	r0, r4
   2c13c:	str	r6, [sp, #56]	; 0x38
   2c140:	str	r8, [sp, #40]	; 0x28
   2c144:	str	r4, [sp, #36]	; 0x24
   2c148:	str	ip, [sp, #52]	; 0x34
   2c14c:	bl	21dcc <ftello64@plt+0xb88c>
   2c150:	ldr	r2, [pc, #612]	; 2c3bc <ftello64@plt+0x15e7c>
   2c154:	uxth	r3, r0
   2c158:	cmp	r3, r2
   2c15c:	cmpne	r3, #27
   2c160:	moveq	r2, #1
   2c164:	movne	r2, #0
   2c168:	cmn	r0, #1
   2c16c:	movne	r3, #0
   2c170:	moveq	r3, #1
   2c174:	orr	r3, r3, r2
   2c178:	cmp	r0, #0
   2c17c:	moveq	r3, #0
   2c180:	eorne	r3, r3, #1
   2c184:	cmp	r3, #0
   2c188:	mov	r9, r0
   2c18c:	moveq	r9, r3
   2c190:	beq	2bed8 <ftello64@plt+0x15998>
   2c194:	bl	161e0 <gpg_strerror@plt>
   2c198:	mov	r1, r0
   2c19c:	ldr	r0, [pc, #540]	; 2c3c0 <ftello64@plt+0x15e80>
   2c1a0:	bl	487a0 <ftello64@plt+0x32260>
   2c1a4:	b	2bed8 <ftello64@plt+0x15998>
   2c1a8:	ldr	r0, [sp, #32]
   2c1ac:	bl	15358 <ksba_cert_release@plt>
   2c1b0:	str	r9, [sp, #32]
   2c1b4:	b	2c004 <ftello64@plt+0x15ac4>
   2c1b8:	mov	r0, r1
   2c1bc:	bl	22908 <ftello64@plt+0xc3c8>
   2c1c0:	subs	r3, r0, #0
   2c1c4:	beq	2c1fc <ftello64@plt+0x15cbc>
   2c1c8:	mov	r1, r3
   2c1cc:	mov	r0, r4
   2c1d0:	str	r3, [sp, #28]
   2c1d4:	bl	201d8 <ftello64@plt+0x9c98>
   2c1d8:	ldr	r3, [sp, #28]
   2c1dc:	cmp	r0, #0
   2c1e0:	mov	r9, r0
   2c1e4:	beq	2c2dc <ftello64@plt+0x15d9c>
   2c1e8:	uxth	r0, r0
   2c1ec:	cmp	r0, #17
   2c1f0:	bne	2c2b8 <ftello64@plt+0x15d78>
   2c1f4:	mov	r0, r3
   2c1f8:	bl	156a0 <gcry_free@plt>
   2c1fc:	tst	r6, #1
   2c200:	beq	2c0f4 <ftello64@plt+0x15bb4>
   2c204:	ldr	r3, [r4, #20]
   2c208:	ldr	r1, [sp, #32]
   2c20c:	cmp	r3, #0
   2c210:	beq	2c0b4 <ftello64@plt+0x15b74>
   2c214:	str	sl, [sp]
   2c218:	mov	r3, r8
   2c21c:	ldr	r2, [sp, #36]	; 0x24
   2c220:	mov	r0, r4
   2c224:	bl	295c8 <ftello64@plt+0x13088>
   2c228:	b	2c0f4 <ftello64@plt+0x15bb4>
   2c22c:	mov	r3, sl
   2c230:	mov	r2, r8
   2c234:	mov	r0, r4
   2c238:	bl	2a12c <ftello64@plt+0x13bec>
   2c23c:	b	2c0e8 <ftello64@plt+0x15ba8>
   2c240:	str	r2, [sp, #4]
   2c244:	str	r8, [sp]
   2c248:	mov	r2, r1
   2c24c:	ldr	r3, [sp, #24]
   2c250:	mov	r1, r7
   2c254:	mov	r0, r4
   2c258:	bl	2bc74 <ftello64@plt+0x15734>
   2c25c:	b	2c0f4 <ftello64@plt+0x15bb4>
   2c260:	mov	r2, r0
   2c264:	ldr	r1, [pc, #344]	; 2c3c4 <ftello64@plt+0x15e84>
   2c268:	mov	r0, r8
   2c26c:	bl	16318 <gpgrt_fprintf@plt>
   2c270:	mov	r0, r9
   2c274:	bl	15cb8 <strlen@plt>
   2c278:	subs	fp, r0, #0
   2c27c:	beq	2c294 <ftello64@plt+0x15d54>
   2c280:	mov	r1, r8
   2c284:	mov	r0, #45	; 0x2d
   2c288:	bl	159f4 <gpgrt_fputc@plt>
   2c28c:	subs	fp, fp, #1
   2c290:	bne	2c280 <ftello64@plt+0x15d40>
   2c294:	mov	r1, r8
   2c298:	mov	r0, #10
   2c29c:	mov	fp, r9
   2c2a0:	bl	159f4 <gpgrt_fputc@plt>
   2c2a4:	b	2c098 <ftello64@plt+0x15b58>
   2c2a8:	bl	161e0 <gpg_strerror@plt>
   2c2ac:	mov	r1, r0
   2c2b0:	ldr	r0, [pc, #272]	; 2c3c8 <ftello64@plt+0x15e88>
   2c2b4:	bl	487a0 <ftello64@plt+0x32260>
   2c2b8:	ldr	r0, [sp, #32]
   2c2bc:	bl	15358 <ksba_cert_release@plt>
   2c2c0:	mov	r0, r5
   2c2c4:	bl	15358 <ksba_cert_release@plt>
   2c2c8:	ldr	r0, [sp, #12]
   2c2cc:	bl	156a0 <gcry_free@plt>
   2c2d0:	mov	r0, r7
   2c2d4:	bl	1b0b0 <ftello64@plt+0x4b70>
   2c2d8:	b	2bed8 <ftello64@plt+0x15998>
   2c2dc:	mov	r0, r3
   2c2e0:	bl	156a0 <gcry_free@plt>
   2c2e4:	tst	r6, #2
   2c2e8:	beq	2c0f4 <ftello64@plt+0x15bb4>
   2c2ec:	ldr	r1, [sp, #32]
   2c2f0:	mov	sl, #1
   2c2f4:	b	2c0a8 <ftello64@plt+0x15b68>
   2c2f8:	cmp	r5, sl
   2c2fc:	beq	2bfec <ftello64@plt+0x15aac>
   2c300:	str	r5, [sp, #20]
   2c304:	b	2bffc <ftello64@plt+0x15abc>
   2c308:	mov	r1, #48	; 0x30
   2c30c:	mov	r0, #1
   2c310:	bl	15eec <gcry_calloc@plt>
   2c314:	mov	r3, #17
   2c318:	cmp	sl, #0
   2c31c:	str	r3, [r0]
   2c320:	mov	r3, #1
   2c324:	str	r0, [sp, #12]
   2c328:	str	r3, [sp, #20]
   2c32c:	bne	2bff0 <ftello64@plt+0x15ab0>
   2c330:	b	2bffc <ftello64@plt+0x15abc>
   2c334:	ldr	r3, [pc, #128]	; 2c3bc <ftello64@plt+0x15e7c>
   2c338:	uxth	r2, r9
   2c33c:	cmn	r9, #1
   2c340:	cmpne	r2, r3
   2c344:	bne	2c380 <ftello64@plt+0x15e40>
   2c348:	ldr	r0, [sp, #32]
   2c34c:	bl	15358 <ksba_cert_release@plt>
   2c350:	mov	r0, r5
   2c354:	bl	15358 <ksba_cert_release@plt>
   2c358:	ldr	r0, [sp, #12]
   2c35c:	bl	156a0 <gcry_free@plt>
   2c360:	mov	r0, r7
   2c364:	bl	1b0b0 <ftello64@plt+0x4b70>
   2c368:	b	2bed0 <ftello64@plt+0x15990>
   2c36c:	bl	161e0 <gpg_strerror@plt>
   2c370:	mov	r1, r0
   2c374:	ldr	r0, [pc, #80]	; 2c3cc <ftello64@plt+0x15e8c>
   2c378:	bl	487a0 <ftello64@plt+0x32260>
   2c37c:	b	2c2b8 <ftello64@plt+0x15d78>
   2c380:	bl	161e0 <gpg_strerror@plt>
   2c384:	mov	r1, r0
   2c388:	ldr	r0, [pc, #64]	; 2c3d0 <ftello64@plt+0x15e90>
   2c38c:	bl	487a0 <ftello64@plt+0x32260>
   2c390:	b	2c2b8 <ftello64@plt+0x15d78>
   2c394:	ldr	r0, [pc, #56]	; 2c3d4 <ftello64@plt+0x15e94>
   2c398:	bl	487a0 <ftello64@plt+0x32260>
   2c39c:	mov	r5, r7
   2c3a0:	str	r7, [sp, #12]
   2c3a4:	ldr	r9, [pc, #44]	; 2c3d8 <ftello64@plt+0x15e98>
   2c3a8:	b	2c2b8 <ftello64@plt+0x15d78>
   2c3ac:	bl	15748 <__stack_chk_fail@plt>
   2c3b0:	andeq	pc, r7, r8, lsl #15
   2c3b4:	andeq	r1, r6, r8, lsr #16
   2c3b8:	andeq	fp, r2, r4, ror sp
   2c3bc:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   2c3c0:	andeq	r6, r6, r4, lsr #14
   2c3c4:	andeq	r9, r6, r0, ror #18
   2c3c8:	andeq	r6, r6, r8, lsl #14
   2c3cc:	andeq	r6, r6, ip, ror #13
   2c3d0:	andeq	r1, r6, r0, asr #16
   2c3d4:	andeq	r1, r6, r4, lsl r8
   2c3d8:	movweq	r0, #1
   2c3dc:	push	{r4, r5, r6, r7, r8, lr}
   2c3e0:	sub	sp, sp, #4096	; 0x1000
   2c3e4:	ldr	r7, [pc, #244]	; 2c4e0 <ftello64@plt+0x15fa0>
   2c3e8:	sub	sp, sp, #8
   2c3ec:	add	r2, sp, #4096	; 0x1000
   2c3f0:	ldr	r3, [r7]
   2c3f4:	add	r2, r2, #4
   2c3f8:	mov	r6, r1
   2c3fc:	ldr	r1, [pc, #224]	; 2c4e4 <ftello64@plt+0x15fa4>
   2c400:	mov	r8, r0
   2c404:	str	r3, [r2]
   2c408:	bl	159e8 <gpgrt_fdopen_nc@plt>
   2c40c:	subs	r5, r0, #0
   2c410:	beq	2c4b0 <ftello64@plt+0x15f70>
   2c414:	mov	r3, r5
   2c418:	mov	r2, #4096	; 0x1000
   2c41c:	mov	r1, #1
   2c420:	add	r0, sp, #4
   2c424:	bl	1588c <gpgrt_fread@plt>
   2c428:	add	r1, sp, #4
   2c42c:	mov	r4, r0
   2c430:	mov	r2, r0
   2c434:	mov	r0, r6
   2c438:	bl	15688 <gcry_md_write@plt>
   2c43c:	cmp	r4, #0
   2c440:	bne	2c414 <ftello64@plt+0x15ed4>
   2c444:	mov	r0, r5
   2c448:	bl	1579c <gpgrt_ferror@plt>
   2c44c:	cmp	r0, #0
   2c450:	bne	2c484 <ftello64@plt+0x15f44>
   2c454:	mov	r0, r5
   2c458:	bl	15a0c <gpgrt_fclose@plt>
   2c45c:	add	r3, sp, #4096	; 0x1000
   2c460:	add	r3, r3, #4
   2c464:	ldr	r2, [r3]
   2c468:	ldr	r3, [r7]
   2c46c:	mov	r0, r4
   2c470:	cmp	r2, r3
   2c474:	bne	2c4dc <ftello64@plt+0x15f9c>
   2c478:	add	sp, sp, #4096	; 0x1000
   2c47c:	add	sp, sp, #8
   2c480:	pop	{r4, r5, r6, r7, r8, pc}
   2c484:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2c488:	subs	r4, r0, #0
   2c48c:	uxthne	r4, r4
   2c490:	orrne	r4, r4, #50331648	; 0x3000000
   2c494:	mov	r0, r4
   2c498:	bl	161e0 <gpg_strerror@plt>
   2c49c:	mov	r1, r8
   2c4a0:	mov	r2, r0
   2c4a4:	ldr	r0, [pc, #60]	; 2c4e8 <ftello64@plt+0x15fa8>
   2c4a8:	bl	487a0 <ftello64@plt+0x32260>
   2c4ac:	b	2c454 <ftello64@plt+0x15f14>
   2c4b0:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2c4b4:	subs	r4, r0, #0
   2c4b8:	uxthne	r4, r4
   2c4bc:	orrne	r4, r4, #50331648	; 0x3000000
   2c4c0:	mov	r0, r4
   2c4c4:	bl	161e0 <gpg_strerror@plt>
   2c4c8:	mov	r1, r8
   2c4cc:	mov	r2, r0
   2c4d0:	ldr	r0, [pc, #20]	; 2c4ec <ftello64@plt+0x15fac>
   2c4d4:	bl	487a0 <ftello64@plt+0x32260>
   2c4d8:	b	2c45c <ftello64@plt+0x15f1c>
   2c4dc:	bl	15748 <__stack_chk_fail@plt>
   2c4e0:	andeq	pc, r7, r8, lsl #15
   2c4e4:	andeq	r1, r6, r0, lsr r5
   2c4e8:	strdeq	r7, [r6], -r4
   2c4ec:	ldrdeq	r7, [r6], -ip
   2c4f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c4f4:	mov	r5, r1
   2c4f8:	ldr	sl, [pc, #3996]	; 2d49c <ftello64@plt+0x16f5c>
   2c4fc:	sub	sp, sp, #196	; 0xc4
   2c500:	mov	ip, #0
   2c504:	ldr	r1, [sl]
   2c508:	mov	r8, r0
   2c50c:	str	r1, [sp, #188]	; 0xbc
   2c510:	ldr	r0, [r0, #12]
   2c514:	mov	r1, #4
   2c518:	mov	r4, r3
   2c51c:	str	r2, [sp, #28]
   2c520:	str	ip, [sp, #52]	; 0x34
   2c524:	str	ip, [sp, #56]	; 0x38
   2c528:	str	ip, [sp, #64]	; 0x40
   2c52c:	str	ip, [sp, #68]	; 0x44
   2c530:	str	ip, [sp, #80]	; 0x50
   2c534:	bl	570f4 <ftello64@plt+0x40bb4>
   2c538:	bl	1afc0 <ftello64@plt+0x4a80>
   2c53c:	subs	r3, r0, #0
   2c540:	str	r3, [sp, #20]
   2c544:	beq	2c8c4 <ftello64@plt+0x16384>
   2c548:	mov	r0, r5
   2c54c:	ldr	r1, [pc, #3916]	; 2d4a0 <ftello64@plt+0x16f60>
   2c550:	bl	159e8 <gpgrt_fdopen_nc@plt>
   2c554:	subs	r3, r0, #0
   2c558:	str	r3, [sp, #16]
   2c55c:	beq	2c8e4 <ftello64@plt+0x163a4>
   2c560:	ldr	r1, [r8, #44]	; 0x2c
   2c564:	ldr	r3, [r8, #48]	; 0x30
   2c568:	adds	r1, r1, #0
   2c56c:	movne	r1, #1
   2c570:	cmp	r3, #0
   2c574:	ldr	r3, [r8, #40]	; 0x28
   2c578:	orrne	r1, r1, #2
   2c57c:	cmp	r3, #0
   2c580:	orrne	r1, r1, #4
   2c584:	add	r3, sp, #60	; 0x3c
   2c588:	ldr	r2, [sp, #16]
   2c58c:	add	r0, sp, #52	; 0x34
   2c590:	bl	5bfc4 <ftello64@plt+0x45a84>
   2c594:	subs	fp, r0, #0
   2c598:	bne	2c82c <ftello64@plt+0x162ec>
   2c59c:	cmp	r4, #0
   2c5a0:	beq	2c5dc <ftello64@plt+0x1609c>
   2c5a4:	ldr	r1, [r8, #56]	; 0x38
   2c5a8:	ldr	r3, [r8, #52]	; 0x34
   2c5ac:	adds	r1, r1, #0
   2c5b0:	movne	r1, #1
   2c5b4:	add	r2, sp, #64	; 0x40
   2c5b8:	cmp	r3, #0
   2c5bc:	orrne	r1, r1, #2
   2c5c0:	str	r2, [sp]
   2c5c4:	mov	r3, r4
   2c5c8:	ldr	r2, [r8, #60]	; 0x3c
   2c5cc:	add	r0, sp, #56	; 0x38
   2c5d0:	bl	5c154 <ftello64@plt+0x45c14>
   2c5d4:	subs	fp, r0, #0
   2c5d8:	bne	2c7ec <ftello64@plt+0x162ac>
   2c5dc:	add	r0, sp, #68	; 0x44
   2c5e0:	bl	16090 <ksba_cms_new@plt>
   2c5e4:	subs	fp, r0, #0
   2c5e8:	beq	2c66c <ftello64@plt+0x1612c>
   2c5ec:	ldr	r0, [sp, #68]	; 0x44
   2c5f0:	bl	162b8 <ksba_cms_release@plt>
   2c5f4:	ldr	r0, [sp, #52]	; 0x34
   2c5f8:	bl	5c134 <ftello64@plt+0x45bf4>
   2c5fc:	ldr	r0, [sp, #56]	; 0x38
   2c600:	bl	5c450 <ftello64@plt+0x45f10>
   2c604:	ldr	r0, [sp, #20]
   2c608:	bl	1b0b0 <ftello64@plt+0x4b70>
   2c60c:	ldr	r0, [sp, #80]	; 0x50
   2c610:	bl	15484 <gcry_md_close@plt>
   2c614:	ldr	r0, [sp, #16]
   2c618:	bl	15a0c <gpgrt_fclose@plt>
   2c61c:	ldr	r3, [pc, #3712]	; 2d4a4 <ftello64@plt+0x16f64>
   2c620:	mov	r2, #50	; 0x32
   2c624:	mov	r1, #1
   2c628:	str	fp, [sp]
   2c62c:	add	r0, sp, #136	; 0x88
   2c630:	bl	15e50 <__sprintf_chk@plt>
   2c634:	mov	r2, #0
   2c638:	str	r2, [sp]
   2c63c:	add	r3, sp, #136	; 0x88
   2c640:	mov	r0, r8
   2c644:	ldr	r2, [pc, #3676]	; 2d4a8 <ftello64@plt+0x16f68>
   2c648:	mov	r1, #96	; 0x60
   2c64c:	bl	1e0d4 <ftello64@plt+0x7b94>
   2c650:	ldr	r2, [sp, #188]	; 0xbc
   2c654:	ldr	r3, [sl]
   2c658:	mov	r0, fp
   2c65c:	cmp	r2, r3
   2c660:	bne	2d798 <ftello64@plt+0x17258>
   2c664:	add	sp, sp, #196	; 0xc4
   2c668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c66c:	ldr	r2, [sp, #64]	; 0x40
   2c670:	ldr	r1, [sp, #60]	; 0x3c
   2c674:	ldr	r0, [sp, #68]	; 0x44
   2c678:	bl	15afc <ksba_cms_set_reader_writer@plt>
   2c67c:	subs	fp, r0, #0
   2c680:	bne	2c800 <ftello64@plt+0x162c0>
   2c684:	mov	r2, fp
   2c688:	mov	r1, fp
   2c68c:	add	r0, sp, #80	; 0x50
   2c690:	bl	15640 <gcry_md_open@plt>
   2c694:	subs	r3, r0, #0
   2c698:	str	r3, [sp, #32]
   2c69c:	bne	2d36c <ftello64@plt+0x16e2c>
   2c6a0:	ldr	r9, [pc, #3588]	; 2d4ac <ftello64@plt+0x16f6c>
   2c6a4:	ldr	r3, [r9]
   2c6a8:	tst	r3, #512	; 0x200
   2c6ac:	bne	2d270 <ftello64@plt+0x16d30>
   2c6b0:	mov	r1, #1
   2c6b4:	ldr	r0, [r8, #12]
   2c6b8:	bl	57128 <ftello64@plt+0x40be8>
   2c6bc:	ldr	r7, [pc, #3564]	; 2d4b0 <ftello64@plt+0x16f70>
   2c6c0:	b	2c6e0 <ftello64@plt+0x161a0>
   2c6c4:	sub	r2, r3, #3
   2c6c8:	cmp	r2, #1
   2c6cc:	bls	2c730 <ftello64@plt+0x161f0>
   2c6d0:	cmp	r3, #5
   2c6d4:	beq	2c814 <ftello64@plt+0x162d4>
   2c6d8:	cmp	r3, #6
   2c6dc:	beq	2c938 <ftello64@plt+0x163f8>
   2c6e0:	add	r1, sp, #72	; 0x48
   2c6e4:	ldr	r0, [sp, #68]	; 0x44
   2c6e8:	bl	162dc <ksba_cms_parse@plt>
   2c6ec:	subs	fp, r0, #0
   2c6f0:	bne	2c924 <ftello64@plt+0x163e4>
   2c6f4:	ldr	r3, [sp, #72]	; 0x48
   2c6f8:	cmp	r3, #3
   2c6fc:	bne	2c6c4 <ftello64@plt+0x16184>
   2c700:	mov	r1, #8
   2c704:	ldr	r0, [r8, #12]
   2c708:	bl	57128 <ftello64@plt+0x40be8>
   2c70c:	ldr	r3, [r9, #4]
   2c710:	cmp	r3, #0
   2c714:	bne	2c918 <ftello64@plt+0x163d8>
   2c718:	ldr	r3, [sp, #72]	; 0x48
   2c71c:	mov	r2, #1
   2c720:	str	r2, [sp, #32]
   2c724:	sub	r2, r3, #3
   2c728:	cmp	r2, #1
   2c72c:	bhi	2c6d0 <ftello64@plt+0x16190>
   2c730:	mov	r1, #7
   2c734:	ldr	r0, [r8, #12]
   2c738:	bl	57128 <ftello64@plt+0x40be8>
   2c73c:	mov	r4, #0
   2c740:	b	2c770 <ftello64@plt+0x16230>
   2c744:	ldr	r3, [r9]
   2c748:	tst	r3, #1
   2c74c:	bne	2c840 <ftello64@plt+0x16300>
   2c750:	mov	r1, r5
   2c754:	ldr	r0, [sp, #80]	; 0x50
   2c758:	bl	162e8 <gcry_md_enable@plt>
   2c75c:	mov	r2, r5
   2c760:	mov	r1, #10
   2c764:	ldr	r0, [r8, #12]
   2c768:	bl	571c0 <ftello64@plt+0x40c80>
   2c76c:	add	r4, r4, #1
   2c770:	mov	r1, r4
   2c774:	ldr	r0, [sp, #68]	; 0x44
   2c778:	bl	1582c <ksba_cms_get_digest_algo_list@plt>
   2c77c:	subs	r6, r0, #0
   2c780:	beq	2c854 <ftello64@plt+0x16314>
   2c784:	bl	15c7c <gcry_md_map_name@plt>
   2c788:	subs	r5, r0, #0
   2c78c:	bne	2c744 <ftello64@plt+0x16204>
   2c790:	mov	r1, r6
   2c794:	mov	r0, r7
   2c798:	bl	487a0 <ftello64@plt+0x32260>
   2c79c:	ldr	r1, [pc, #3344]	; 2d4b4 <ftello64@plt+0x16f74>
   2c7a0:	mov	r0, r6
   2c7a4:	bl	15424 <strcmp@plt>
   2c7a8:	cmp	r0, #0
   2c7ac:	beq	2c7c4 <ftello64@plt+0x16284>
   2c7b0:	ldr	r1, [pc, #3328]	; 2d4b8 <ftello64@plt+0x16f78>
   2c7b4:	mov	r0, r6
   2c7b8:	bl	15424 <strcmp@plt>
   2c7bc:	cmp	r0, #0
   2c7c0:	bne	2c7d8 <ftello64@plt+0x16298>
   2c7c4:	mov	r2, #5
   2c7c8:	ldr	r1, [pc, #3308]	; 2d4bc <ftello64@plt+0x16f7c>
   2c7cc:	mov	r0, #0
   2c7d0:	bl	15718 <dcgettext@plt>
   2c7d4:	bl	4873c <ftello64@plt+0x321fc>
   2c7d8:	mov	r2, r6
   2c7dc:	mov	r1, #13
   2c7e0:	ldr	r0, [r8, #12]
   2c7e4:	bl	57218 <ftello64@plt+0x40cd8>
   2c7e8:	b	2c76c <ftello64@plt+0x1622c>
   2c7ec:	bl	161e0 <gpg_strerror@plt>
   2c7f0:	mov	r1, r0
   2c7f4:	ldr	r0, [pc, #3268]	; 2d4c0 <ftello64@plt+0x16f80>
   2c7f8:	bl	487a0 <ftello64@plt+0x32260>
   2c7fc:	b	2c5ec <ftello64@plt+0x160ac>
   2c800:	bl	161e0 <gpg_strerror@plt>
   2c804:	mov	r1, r0
   2c808:	ldr	r0, [pc, #3252]	; 2d4c4 <ftello64@plt+0x16f84>
   2c80c:	bl	487a0 <ftello64@plt+0x32260>
   2c810:	b	2c5ec <ftello64@plt+0x160ac>
   2c814:	mov	r2, #0
   2c818:	mov	r1, #15
   2c81c:	ldr	r0, [r8, #12]
   2c820:	bl	5716c <ftello64@plt+0x40c2c>
   2c824:	ldr	r3, [sp, #72]	; 0x48
   2c828:	b	2c6d8 <ftello64@plt+0x16198>
   2c82c:	bl	161e0 <gpg_strerror@plt>
   2c830:	mov	r1, r0
   2c834:	ldr	r0, [pc, #3212]	; 2d4c8 <ftello64@plt+0x16f88>
   2c838:	bl	487a0 <ftello64@plt+0x32260>
   2c83c:	b	2c5ec <ftello64@plt+0x160ac>
   2c840:	mov	r2, r6
   2c844:	mov	r1, r5
   2c848:	ldr	r0, [pc, #3196]	; 2d4cc <ftello64@plt+0x16f8c>
   2c84c:	bl	488ec <ftello64@plt+0x323ac>
   2c850:	b	2c750 <ftello64@plt+0x16210>
   2c854:	ldr	r1, [r9, #136]	; 0x88
   2c858:	cmp	r1, #0
   2c85c:	beq	2c884 <ftello64@plt+0x16344>
   2c860:	ldr	r3, [r9]
   2c864:	tst	r3, #1
   2c868:	bne	2d230 <ftello64@plt+0x16cf0>
   2c86c:	ldr	r0, [sp, #80]	; 0x50
   2c870:	bl	162e8 <gcry_md_enable@plt>
   2c874:	ldr	r2, [r9, #136]	; 0x88
   2c878:	mov	r1, #10
   2c87c:	ldr	r0, [r8, #12]
   2c880:	bl	571c0 <ftello64@plt+0x40c80>
   2c884:	ldr	r3, [sp, #32]
   2c888:	cmp	r3, #0
   2c88c:	beq	2d280 <ftello64@plt+0x16d40>
   2c890:	ldr	r3, [sp, #28]
   2c894:	cmn	r3, #1
   2c898:	beq	2d384 <ftello64@plt+0x16e44>
   2c89c:	ldr	r1, [sp, #80]	; 0x50
   2c8a0:	ldr	r0, [sp, #28]
   2c8a4:	ldr	r4, [r8, #12]
   2c8a8:	bl	2c3dc <ftello64@plt+0x15e9c>
   2c8ac:	mov	r1, #15
   2c8b0:	mov	r2, r0
   2c8b4:	mov	r0, r4
   2c8b8:	bl	5716c <ftello64@plt+0x40c2c>
   2c8bc:	ldr	r3, [sp, #72]	; 0x48
   2c8c0:	b	2c6d8 <ftello64@plt+0x16198>
   2c8c4:	mov	r2, #5
   2c8c8:	ldr	r1, [pc, #3072]	; 2d4d0 <ftello64@plt+0x16f90>
   2c8cc:	bl	15718 <dcgettext@plt>
   2c8d0:	bl	487a0 <ftello64@plt+0x32260>
   2c8d4:	ldr	r3, [sp, #20]
   2c8d8:	ldr	fp, [pc, #3060]	; 2d4d4 <ftello64@plt+0x16f94>
   2c8dc:	str	r3, [sp, #16]
   2c8e0:	b	2c5ec <ftello64@plt+0x160ac>
   2c8e4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2c8e8:	mov	fp, r0
   2c8ec:	bl	15e20 <__errno_location@plt>
   2c8f0:	cmp	fp, #0
   2c8f4:	beq	2d1dc <ftello64@plt+0x16c9c>
   2c8f8:	ldr	r0, [r0]
   2c8fc:	bl	15ae4 <strerror@plt>
   2c900:	uxth	r4, fp
   2c904:	orr	fp, r4, #50331648	; 0x3000000
   2c908:	mov	r1, r0
   2c90c:	ldr	r0, [pc, #3012]	; 2d4d8 <ftello64@plt+0x16f98>
   2c910:	bl	487a0 <ftello64@plt+0x32260>
   2c914:	b	2c5ec <ftello64@plt+0x160ac>
   2c918:	ldr	r0, [pc, #3004]	; 2d4dc <ftello64@plt+0x16f9c>
   2c91c:	bl	4873c <ftello64@plt+0x321fc>
   2c920:	b	2c718 <ftello64@plt+0x161d8>
   2c924:	bl	161e0 <gpg_strerror@plt>
   2c928:	mov	r1, r0
   2c92c:	ldr	r0, [pc, #2988]	; 2d4e0 <ftello64@plt+0x16fa0>
   2c930:	bl	487a0 <ftello64@plt+0x32260>
   2c934:	b	2c5ec <ftello64@plt+0x160ac>
   2c938:	ldr	r0, [sp, #56]	; 0x38
   2c93c:	cmp	r0, #0
   2c940:	beq	2c978 <ftello64@plt+0x16438>
   2c944:	bl	5c2dc <ftello64@plt+0x45d9c>
   2c948:	subs	r4, r0, #0
   2c94c:	beq	2c978 <ftello64@plt+0x16438>
   2c950:	bl	161e0 <gpg_strerror@plt>
   2c954:	mov	fp, r4
   2c958:	mov	r1, r0
   2c95c:	ldr	r0, [pc, #2944]	; 2d4e4 <ftello64@plt+0x16fa4>
   2c960:	bl	487a0 <ftello64@plt+0x32260>
   2c964:	mov	r2, r4
   2c968:	mov	r1, #17
   2c96c:	ldr	r0, [r8, #12]
   2c970:	bl	5716c <ftello64@plt+0x40c2c>
   2c974:	b	2c5ec <ftello64@plt+0x160ac>
   2c978:	ldr	r3, [sp, #28]
   2c97c:	ldr	r2, [sp, #32]
   2c980:	adds	r3, r3, #1
   2c984:	movne	r3, #1
   2c988:	eor	r5, r2, #1
   2c98c:	ands	r5, r5, r3
   2c990:	beq	2c9d0 <ftello64@plt+0x16490>
   2c994:	b	2d414 <ftello64@plt+0x16ed4>
   2c998:	mov	r3, #0
   2c99c:	mov	r2, r3
   2c9a0:	mov	r1, r4
   2c9a4:	mov	r0, r8
   2c9a8:	ldr	r6, [r8, #12]
   2c9ac:	bl	1be98 <ftello64@plt+0x5958>
   2c9b0:	mov	r2, r4
   2c9b4:	mov	r1, #19
   2c9b8:	add	r5, r5, #1
   2c9bc:	mov	r3, r0
   2c9c0:	mov	r0, r6
   2c9c4:	bl	572a0 <ftello64@plt+0x40d60>
   2c9c8:	ldr	r0, [sp, #76]	; 0x4c
   2c9cc:	bl	15358 <ksba_cert_release@plt>
   2c9d0:	mov	r1, r5
   2c9d4:	ldr	r0, [sp, #68]	; 0x44
   2c9d8:	bl	163fc <ksba_cms_get_cert@plt>
   2c9dc:	cmp	r0, #0
   2c9e0:	mov	r4, r0
   2c9e4:	str	r0, [sp, #76]	; 0x4c
   2c9e8:	bne	2c998 <ftello64@plt+0x16458>
   2c9ec:	mov	r6, r0
   2c9f0:	str	fp, [sp, #36]	; 0x24
   2c9f4:	b	2cb20 <ftello64@plt+0x165e0>
   2c9f8:	ldr	r3, [r9]
   2c9fc:	tst	r3, #1
   2ca00:	bne	2d150 <ftello64@plt+0x16c10>
   2ca04:	mov	r1, #1
   2ca08:	ldr	r0, [sp, #68]	; 0x44
   2ca0c:	bl	16264 <ksba_cms_get_content_oid@plt>
   2ca10:	subs	r1, r0, #0
   2ca14:	beq	2cd7c <ftello64@plt+0x1683c>
   2ca18:	ldr	r4, [sp, #100]	; 0x64
   2ca1c:	mov	r0, r4
   2ca20:	bl	15424 <strcmp@plt>
   2ca24:	subs	r5, r0, #0
   2ca28:	bne	2cd7c <ftello64@plt+0x1683c>
   2ca2c:	mov	r0, r4
   2ca30:	bl	15db4 <ksba_free@plt>
   2ca34:	str	r5, [sp, #100]	; 0x64
   2ca38:	mov	r1, r6
   2ca3c:	ldr	r0, [sp, #68]	; 0x44
   2ca40:	bl	1537c <ksba_cms_get_sig_val@plt>
   2ca44:	subs	r3, r0, #0
   2ca48:	str	r3, [sp, #24]
   2ca4c:	beq	2d18c <ftello64@plt+0x16c4c>
   2ca50:	bl	4a9d4 <ftello64@plt+0x34494>
   2ca54:	ldr	r3, [r9]
   2ca58:	tst	r3, #1
   2ca5c:	mov	r4, r0
   2ca60:	bne	2d164 <ftello64@plt+0x16c24>
   2ca64:	ldr	r5, [sp, #20]
   2ca68:	mov	r0, r5
   2ca6c:	bl	1b780 <ftello64@plt+0x5240>
   2ca70:	mov	r1, r5
   2ca74:	ldrd	r2, [sp, #84]	; 0x54
   2ca78:	mov	r0, r8
   2ca7c:	bl	1bb34 <ftello64@plt+0x55f4>
   2ca80:	cmp	r4, #0
   2ca84:	moveq	r4, fp
   2ca88:	subs	r5, r0, #0
   2ca8c:	beq	2cdac <ftello64@plt+0x1686c>
   2ca90:	cmn	r5, #1
   2ca94:	beq	2d1a8 <ftello64@plt+0x16c68>
   2ca98:	bl	161e0 <gpg_strerror@plt>
   2ca9c:	mov	r1, r0
   2caa0:	ldr	r0, [pc, #2624]	; 2d4e8 <ftello64@plt+0x16fa8>
   2caa4:	bl	487a0 <ftello64@plt+0x32260>
   2caa8:	ldr	r3, [pc, #2548]	; 2d4a4 <ftello64@plt+0x16f64>
   2caac:	mov	r2, #50	; 0x32
   2cab0:	mov	r1, #1
   2cab4:	str	r5, [sp]
   2cab8:	add	r0, sp, #136	; 0x88
   2cabc:	bl	15e50 <__sprintf_chk@plt>
   2cac0:	mov	r2, #0
   2cac4:	str	r2, [sp]
   2cac8:	mov	r1, #96	; 0x60
   2cacc:	ldr	r2, [pc, #2584]	; 2d4ec <ftello64@plt+0x16fac>
   2cad0:	add	r3, sp, #136	; 0x88
   2cad4:	mov	r0, r8
   2cad8:	bl	1e0d4 <ftello64@plt+0x7b94>
   2cadc:	ldr	r2, [pc, #2572]	; 2d4f0 <ftello64@plt+0x16fb0>
   2cae0:	mov	r1, #22
   2cae4:	ldr	r0, [r8, #12]
   2cae8:	bl	57218 <ftello64@plt+0x40cd8>
   2caec:	ldr	r0, [sp, #84]	; 0x54
   2caf0:	bl	156a0 <gcry_free@plt>
   2caf4:	ldr	r0, [sp, #88]	; 0x58
   2caf8:	bl	156a0 <gcry_free@plt>
   2cafc:	ldr	r0, [sp, #24]
   2cb00:	bl	156a0 <gcry_free@plt>
   2cb04:	ldr	r0, [sp, #92]	; 0x5c
   2cb08:	bl	156a0 <gcry_free@plt>
   2cb0c:	add	r6, r6, #1
   2cb10:	ldr	r0, [sp, #76]	; 0x4c
   2cb14:	bl	15358 <ksba_cert_release@plt>
   2cb18:	mov	r3, #0
   2cb1c:	str	r3, [sp, #76]	; 0x4c
   2cb20:	mov	ip, #0
   2cb24:	add	r3, sp, #88	; 0x58
   2cb28:	add	r2, sp, #84	; 0x54
   2cb2c:	mov	r1, r6
   2cb30:	ldr	r0, [sp, #68]	; 0x44
   2cb34:	str	ip, [sp, #84]	; 0x54
   2cb38:	str	ip, [sp, #92]	; 0x5c
   2cb3c:	bl	15634 <ksba_cms_get_issuer_serial@plt>
   2cb40:	cmp	r6, #0
   2cb44:	beq	2ccb4 <ftello64@plt+0x16774>
   2cb48:	cmp	r0, #0
   2cb4c:	bne	2d7b0 <ftello64@plt+0x17270>
   2cb50:	mov	r2, r0
   2cb54:	mov	r1, #72	; 0x48
   2cb58:	mov	r0, r8
   2cb5c:	bl	1e3f8 <ftello64@plt+0x7eb8>
   2cb60:	mov	r2, r6
   2cb64:	mov	r1, #20
   2cb68:	ldr	r0, [r8, #12]
   2cb6c:	bl	571c0 <ftello64@plt+0x40c80>
   2cb70:	ldr	r3, [r9]
   2cb74:	tst	r3, #1
   2cb78:	beq	2cbb4 <ftello64@plt+0x16674>
   2cb7c:	ldr	r2, [sp, #84]	; 0x54
   2cb80:	ldr	r3, [pc, #2412]	; 2d4f4 <ftello64@plt+0x16fb4>
   2cb84:	cmp	r2, #0
   2cb88:	moveq	r2, r3
   2cb8c:	mov	r1, r6
   2cb90:	ldr	r0, [pc, #2400]	; 2d4f8 <ftello64@plt+0x16fb8>
   2cb94:	bl	488ec <ftello64@plt+0x323ac>
   2cb98:	mov	r1, r6
   2cb9c:	ldr	r0, [pc, #2392]	; 2d4fc <ftello64@plt+0x16fbc>
   2cba0:	bl	488ec <ftello64@plt+0x323ac>
   2cba4:	ldr	r0, [sp, #88]	; 0x58
   2cba8:	bl	23d24 <ftello64@plt+0xd7e4>
   2cbac:	ldr	r0, [pc, #2380]	; 2d500 <ftello64@plt+0x16fc0>
   2cbb0:	bl	489b4 <ftello64@plt+0x32474>
   2cbb4:	ldr	r3, [r8, #12]
   2cbb8:	cmp	r3, #0
   2cbbc:	beq	2cbe8 <ftello64@plt+0x166a8>
   2cbc0:	ldr	r1, [sp, #84]	; 0x54
   2cbc4:	ldr	r0, [sp, #88]	; 0x58
   2cbc8:	bl	241bc <ftello64@plt+0xdc7c>
   2cbcc:	mov	r1, #21
   2cbd0:	mov	r4, r0
   2cbd4:	mov	r2, r0
   2cbd8:	ldr	r0, [r8, #12]
   2cbdc:	bl	57218 <ftello64@plt+0x40cd8>
   2cbe0:	mov	r0, r4
   2cbe4:	bl	156a0 <gcry_free@plt>
   2cbe8:	add	r7, sp, #120	; 0x78
   2cbec:	mov	r2, r7
   2cbf0:	mov	r1, r6
   2cbf4:	ldr	r0, [sp, #68]	; 0x44
   2cbf8:	bl	1561c <ksba_cms_get_signing_time@plt>
   2cbfc:	uxth	r2, r0
   2cc00:	cmp	r2, #58	; 0x3a
   2cc04:	beq	2cca8 <ftello64@plt+0x16768>
   2cc08:	cmp	r0, #0
   2cc0c:	bne	2cc98 <ftello64@plt+0x16758>
   2cc10:	add	r3, sp, #96	; 0x60
   2cc14:	add	r2, sp, #92	; 0x5c
   2cc18:	mov	r1, r6
   2cc1c:	ldr	r0, [sp, #68]	; 0x44
   2cc20:	bl	15d3c <ksba_cms_get_message_digest@plt>
   2cc24:	cmp	r0, #0
   2cc28:	beq	2cd14 <ftello64@plt+0x167d4>
   2cc2c:	uxth	r0, r0
   2cc30:	cmp	r0, #58	; 0x3a
   2cc34:	bne	2d3d8 <ftello64@plt+0x16e98>
   2cc38:	ldr	r3, [sp, #92]	; 0x5c
   2cc3c:	cmp	r3, #0
   2cc40:	bne	2d79c <ftello64@plt+0x1725c>
   2cc44:	mov	fp, r3
   2cc48:	add	r3, sp, #100	; 0x64
   2cc4c:	ldr	r2, [pc, #2224]	; 2d504 <ftello64@plt+0x16fc4>
   2cc50:	mov	r1, r6
   2cc54:	ldr	r0, [sp, #68]	; 0x44
   2cc58:	bl	163d8 <ksba_cms_get_sigattr_oids@plt>
   2cc5c:	subs	r3, r0, #0
   2cc60:	beq	2c9f8 <ftello64@plt+0x164b8>
   2cc64:	cmn	r3, #1
   2cc68:	beq	2ca38 <ftello64@plt+0x164f8>
   2cc6c:	bl	161e0 <gpg_strerror@plt>
   2cc70:	mov	r1, r0
   2cc74:	ldr	r0, [pc, #2188]	; 2d508 <ftello64@plt+0x16fc8>
   2cc78:	bl	487a0 <ftello64@plt+0x32260>
   2cc7c:	ldr	r2, [pc, #2184]	; 2d50c <ftello64@plt+0x16fcc>
   2cc80:	mov	r1, #22
   2cc84:	ldr	r0, [r8, #12]
   2cc88:	bl	57218 <ftello64@plt+0x40cd8>
   2cc8c:	mov	r3, #0
   2cc90:	str	r3, [sp, #24]
   2cc94:	b	2caec <ftello64@plt+0x165ac>
   2cc98:	bl	161e0 <gpg_strerror@plt>
   2cc9c:	mov	r1, r0
   2cca0:	ldr	r0, [pc, #2152]	; 2d510 <ftello64@plt+0x16fd0>
   2cca4:	bl	487a0 <ftello64@plt+0x32260>
   2cca8:	mov	r3, #0
   2ccac:	strb	r3, [sp, #120]	; 0x78
   2ccb0:	b	2cc10 <ftello64@plt+0x166d0>
   2ccb4:	uxth	r3, r0
   2ccb8:	cmp	r3, #58	; 0x3a
   2ccbc:	bne	2cb48 <ftello64@plt+0x16608>
   2ccc0:	ldr	r3, [sp, #28]
   2ccc4:	ldr	r2, [sp, #32]
   2ccc8:	cmn	r3, #1
   2cccc:	movne	r3, #0
   2ccd0:	moveq	r3, #1
   2ccd4:	tst	r2, r3
   2ccd8:	ldr	fp, [sp, #36]	; 0x24
   2ccdc:	bne	2d6e0 <ftello64@plt+0x171a0>
   2cce0:	ldr	r0, [sp, #68]	; 0x44
   2cce4:	bl	162b8 <ksba_cms_release@plt>
   2cce8:	ldr	r0, [sp, #52]	; 0x34
   2ccec:	bl	5c134 <ftello64@plt+0x45bf4>
   2ccf0:	ldr	r0, [sp, #56]	; 0x38
   2ccf4:	bl	5c450 <ftello64@plt+0x45f10>
   2ccf8:	ldr	r0, [sp, #20]
   2ccfc:	bl	1b0b0 <ftello64@plt+0x4b70>
   2cd00:	ldr	r0, [sp, #80]	; 0x50
   2cd04:	bl	15484 <gcry_md_close@plt>
   2cd08:	ldr	r0, [sp, #16]
   2cd0c:	bl	15a0c <gpgrt_fclose@plt>
   2cd10:	b	2c650 <ftello64@plt+0x16110>
   2cd14:	mov	r1, r6
   2cd18:	ldr	r0, [sp, #68]	; 0x44
   2cd1c:	bl	159ac <ksba_cms_get_digest_algo@plt>
   2cd20:	mov	r4, r0
   2cd24:	bl	15c7c <gcry_md_map_name@plt>
   2cd28:	ldr	r3, [r9]
   2cd2c:	tst	r3, #1
   2cd30:	mov	fp, r0
   2cd34:	bne	2d178 <ftello64@plt+0x16c38>
   2cd38:	mov	r1, fp
   2cd3c:	ldr	r0, [sp, #80]	; 0x50
   2cd40:	bl	15c64 <gcry_md_is_enabled@plt>
   2cd44:	subs	r5, r0, #0
   2cd48:	bne	2cc48 <ftello64@plt+0x16708>
   2cd4c:	cmp	r4, #0
   2cd50:	ldr	r2, [pc, #1980]	; 2d514 <ftello64@plt+0x16fd4>
   2cd54:	mov	r1, fp
   2cd58:	movne	r2, r4
   2cd5c:	ldr	r0, [pc, #1972]	; 2d518 <ftello64@plt+0x16fd8>
   2cd60:	bl	487a0 <ftello64@plt+0x32260>
   2cd64:	ldr	r2, [pc, #1968]	; 2d51c <ftello64@plt+0x16fdc>
   2cd68:	mov	r1, #22
   2cd6c:	ldr	r0, [r8, #12]
   2cd70:	str	r5, [sp, #24]
   2cd74:	bl	57218 <ftello64@plt+0x40cd8>
   2cd78:	b	2caec <ftello64@plt+0x165ac>
   2cd7c:	ldr	r0, [pc, #1948]	; 2d520 <ftello64@plt+0x16fe0>
   2cd80:	bl	487a0 <ftello64@plt+0x32260>
   2cd84:	ldr	r0, [sp, #100]	; 0x64
   2cd88:	bl	15db4 <ksba_free@plt>
   2cd8c:	mov	r3, #0
   2cd90:	ldr	r2, [pc, #1908]	; 2d50c <ftello64@plt+0x16fcc>
   2cd94:	mov	r1, #22
   2cd98:	ldr	r0, [r8, #12]
   2cd9c:	str	r3, [sp, #100]	; 0x64
   2cda0:	str	r3, [sp, #24]
   2cda4:	bl	57218 <ftello64@plt+0x40cd8>
   2cda8:	b	2caec <ftello64@plt+0x165ac>
   2cdac:	add	r1, sp, #76	; 0x4c
   2cdb0:	ldr	r0, [sp, #20]
   2cdb4:	bl	1b338 <ftello64@plt+0x4df8>
   2cdb8:	subs	r5, r0, #0
   2cdbc:	bne	2d1b8 <ftello64@plt+0x16c78>
   2cdc0:	add	r1, sp, #112	; 0x70
   2cdc4:	ldr	r0, [sp, #76]	; 0x4c
   2cdc8:	bl	22970 <ftello64@plt+0xc430>
   2cdcc:	ldr	r3, [sp, #112]	; 0x70
   2cdd0:	mov	r1, #3
   2cdd4:	stm	sp, {r3, r5}
   2cdd8:	mov	r3, r5
   2cddc:	mov	r2, r0
   2cde0:	str	r0, [sp, #40]	; 0x28
   2cde4:	ldr	r0, [r9, #204]	; 0xcc
   2cde8:	bl	5c6d8 <ftello64@plt+0x46198>
   2cdec:	subs	r3, r0, #0
   2cdf0:	beq	2d298 <ftello64@plt+0x16d58>
   2cdf4:	mov	r2, r4
   2cdf8:	mov	r1, r5
   2cdfc:	ldr	r0, [r9, #204]	; 0xcc
   2ce00:	bl	5cb64 <ftello64@plt+0x46624>
   2ce04:	cmp	r0, #0
   2ce08:	beq	2d3a0 <ftello64@plt+0x16e60>
   2ce0c:	str	r5, [sp]
   2ce10:	mov	r2, r5
   2ce14:	ldr	r1, [sp, #40]	; 0x28
   2ce18:	ldr	r3, [sp, #112]	; 0x70
   2ce1c:	mov	r0, #6
   2ce20:	bl	5c4e4 <ftello64@plt+0x45fa4>
   2ce24:	cmp	r0, #0
   2ce28:	bne	2d240 <ftello64@plt+0x16d00>
   2ce2c:	mov	r2, #5
   2ce30:	ldr	r1, [pc, #1772]	; 2d524 <ftello64@plt+0x16fe4>
   2ce34:	mov	r0, #0
   2ce38:	bl	15718 <dcgettext@plt>
   2ce3c:	bl	4873c <ftello64@plt+0x321fc>
   2ce40:	ldrb	r0, [sp, #120]	; 0x78
   2ce44:	cmp	r0, #0
   2ce48:	bne	2d224 <ftello64@plt+0x16ce4>
   2ce4c:	mov	r2, #5
   2ce50:	ldr	r1, [pc, #1744]	; 2d528 <ftello64@plt+0x16fe8>
   2ce54:	bl	15718 <dcgettext@plt>
   2ce58:	bl	489b4 <ftello64@plt+0x32474>
   2ce5c:	mov	r2, #5
   2ce60:	ldr	r1, [pc, #1732]	; 2d52c <ftello64@plt+0x16fec>
   2ce64:	mov	r0, #0
   2ce68:	bl	15718 <dcgettext@plt>
   2ce6c:	mov	r1, #0
   2ce70:	mov	r5, r0
   2ce74:	ldr	r0, [sp, #76]	; 0x4c
   2ce78:	bl	22774 <ftello64@plt+0xc234>
   2ce7c:	mov	r1, r0
   2ce80:	mov	r0, r5
   2ce84:	bl	489b4 <ftello64@plt+0x32474>
   2ce88:	mov	r2, fp
   2ce8c:	mov	r1, #10
   2ce90:	ldr	r0, [r8, #12]
   2ce94:	bl	571c0 <ftello64@plt+0x40c80>
   2ce98:	ldr	r3, [sp, #92]	; 0x5c
   2ce9c:	cmp	r3, #0
   2cea0:	beq	2d3f0 <ftello64@plt+0x16eb0>
   2cea4:	mov	r1, fp
   2cea8:	ldr	r0, [sp, #80]	; 0x50
   2ceac:	bl	15520 <gcry_md_read@plt>
   2ceb0:	subs	r5, r0, #0
   2ceb4:	beq	2d2ec <ftello64@plt+0x16dac>
   2ceb8:	ldr	r3, [sp, #96]	; 0x60
   2cebc:	cmp	r3, #0
   2cec0:	beq	2d2ec <ftello64@plt+0x16dac>
   2cec4:	mov	r0, fp
   2cec8:	bl	1540c <gcry_md_get_algo_dlen@plt>
   2cecc:	ldr	r3, [sp, #96]	; 0x60
   2ced0:	cmp	r0, r3
   2ced4:	bne	2d2ec <ftello64@plt+0x16dac>
   2ced8:	mov	r2, r0
   2cedc:	ldr	r1, [sp, #92]	; 0x5c
   2cee0:	mov	r0, r5
   2cee4:	bl	156b8 <memcmp@plt>
   2cee8:	subs	r3, r0, #0
   2ceec:	bne	2d2ec <ftello64@plt+0x16dac>
   2cef0:	mov	r2, r4
   2cef4:	mov	r1, #11
   2cef8:	ldr	r0, [r8, #12]
   2cefc:	str	r3, [sp, #40]	; 0x28
   2cf00:	bl	571c0 <ftello64@plt+0x40c80>
   2cf04:	ldr	r3, [sp, #40]	; 0x28
   2cf08:	mov	r1, r4
   2cf0c:	mov	r2, r3
   2cf10:	add	r0, sp, #112	; 0x70
   2cf14:	bl	15640 <gcry_md_open@plt>
   2cf18:	cmp	r0, #0
   2cf1c:	bne	2d758 <ftello64@plt+0x17218>
   2cf20:	ldr	r3, [r9]
   2cf24:	ldr	r2, [sp, #112]	; 0x70
   2cf28:	tst	r3, #512	; 0x200
   2cf2c:	bne	2d744 <ftello64@plt+0x17204>
   2cf30:	ldr	r1, [pc, #1528]	; 2d530 <ftello64@plt+0x16ff0>
   2cf34:	ldr	r0, [sp, #68]	; 0x44
   2cf38:	bl	15d78 <ksba_cms_set_hash_function@plt>
   2cf3c:	mov	r1, r6
   2cf40:	ldr	r0, [sp, #68]	; 0x44
   2cf44:	bl	1534c <ksba_cms_hash_signed_attrs@plt>
   2cf48:	cmp	r0, #0
   2cf4c:	bne	2d718 <ftello64@plt+0x171d8>
   2cf50:	add	r2, sp, #104	; 0x68
   2cf54:	mov	r3, r4
   2cf58:	str	r2, [sp]
   2cf5c:	ldr	r1, [sp, #24]
   2cf60:	ldr	r2, [sp, #112]	; 0x70
   2cf64:	ldr	r0, [sp, #76]	; 0x4c
   2cf68:	bl	2591c <ftello64@plt+0xf3dc>
   2cf6c:	mov	r4, r0
   2cf70:	ldr	r0, [sp, #112]	; 0x70
   2cf74:	bl	15484 <gcry_md_close@plt>
   2cf78:	cmp	r4, #0
   2cf7c:	bne	2d430 <ftello64@plt+0x16ef0>
   2cf80:	ldr	r0, [sp, #76]	; 0x4c
   2cf84:	bl	23124 <ftello64@plt+0xcbe4>
   2cf88:	subs	r3, r0, #0
   2cf8c:	bne	2d6c8 <ftello64@plt+0x17188>
   2cf90:	ldr	r3, [r9]
   2cf94:	tst	r3, #1
   2cf98:	bne	2d6bc <ftello64@plt+0x1717c>
   2cf9c:	mov	r1, #27
   2cfa0:	ldr	r0, [r8, #12]
   2cfa4:	bl	57128 <ftello64@plt+0x40be8>
   2cfa8:	ldrb	r2, [sp, #120]	; 0x78
   2cfac:	mov	r4, #0
   2cfb0:	ldr	r3, [pc, #1404]	; 2d534 <ftello64@plt+0x16ff4>
   2cfb4:	cmp	r2, r4
   2cfb8:	add	r1, sp, #108	; 0x6c
   2cfbc:	moveq	r2, r3
   2cfc0:	movne	r2, r7
   2cfc4:	add	r3, sp, #136	; 0x88
   2cfc8:	str	r1, [sp, #12]
   2cfcc:	str	r4, [sp, #8]
   2cfd0:	ldr	r1, [sp, #76]	; 0x4c
   2cfd4:	str	r4, [sp, #4]
   2cfd8:	str	r4, [sp]
   2cfdc:	mov	r0, r8
   2cfe0:	bl	28fc4 <ftello64@plt+0x12a84>
   2cfe4:	mov	r5, r0
   2cfe8:	ldr	r0, [sp, #76]	; 0x4c
   2cfec:	bl	24c44 <ftello64@plt+0xe704>
   2cff0:	uxth	r3, r5
   2cff4:	cmp	r3, #101	; 0x65
   2cff8:	moveq	r1, #69	; 0x45
   2cffc:	movne	r1, #3
   2d000:	str	r5, [sp, #44]	; 0x2c
   2d004:	streq	r4, [sp, #44]	; 0x2c
   2d008:	moveq	r5, r4
   2d00c:	moveq	r2, r0
   2d010:	str	r0, [sp, #40]	; 0x28
   2d014:	moveq	r0, r8
   2d018:	ldrne	r2, [sp, #40]	; 0x28
   2d01c:	movne	r0, r8
   2d020:	bl	1e3f8 <ftello64@plt+0x7eb8>
   2d024:	ldr	r0, [sp, #40]	; 0x28
   2d028:	bl	156a0 <gcry_free@plt>
   2d02c:	mov	r1, #2
   2d030:	ldr	r0, [sp, #76]	; 0x4c
   2d034:	bl	226c8 <ftello64@plt+0xc188>
   2d038:	str	r0, [sp, #40]	; 0x28
   2d03c:	mov	r0, #15
   2d040:	bl	152e0 <gcry_xmalloc@plt>
   2d044:	ldrb	r3, [sp, #120]	; 0x78
   2d048:	cmp	r3, #0
   2d04c:	mov	r4, r0
   2d050:	bne	2d448 <ftello64@plt+0x16f08>
   2d054:	ldr	r2, [pc, #1244]	; 2d538 <ftello64@plt+0x16ff8>
   2d058:	ldr	r3, [pc, #1244]	; 2d53c <ftello64@plt+0x16ffc>
   2d05c:	ldrb	r1, [r2, #4]
   2d060:	ldr	r0, [r2]
   2d064:	strb	r1, [r4, #4]
   2d068:	str	r0, [r4]
   2d06c:	ldrb	r0, [sp, #136]	; 0x88
   2d070:	add	ip, sp, #136	; 0x88
   2d074:	ldr	r1, [pc, #1216]	; 2d53c <ftello64@plt+0x16ffc>
   2d078:	cmp	r0, #0
   2d07c:	ldr	r2, [sp, #104]	; 0x68
   2d080:	movne	r1, ip
   2d084:	str	fp, [sp, #8]
   2d088:	ldr	fp, [sp, #40]	; 0x28
   2d08c:	stm	sp, {r1, r2}
   2d090:	ldr	r0, [pc, #1192]	; 2d540 <ftello64@plt+0x17000>
   2d094:	mov	r2, r4
   2d098:	mov	r1, fp
   2d09c:	bl	506d8 <ftello64@plt+0x3a198>
   2d0a0:	mov	r7, r0
   2d0a4:	mov	r0, r4
   2d0a8:	bl	156a0 <gcry_free@plt>
   2d0ac:	mov	r0, fp
   2d0b0:	bl	156a0 <gcry_free@plt>
   2d0b4:	mov	r2, r7
   2d0b8:	mov	r1, #13
   2d0bc:	mov	r0, r8
   2d0c0:	bl	1e3f8 <ftello64@plt+0x7eb8>
   2d0c4:	mov	r0, r7
   2d0c8:	bl	156a0 <gcry_free@plt>
   2d0cc:	ldr	r4, [sp, #44]	; 0x2c
   2d0d0:	mov	r1, #32
   2d0d4:	mov	r2, r4
   2d0d8:	ldr	r0, [r8, #12]
   2d0dc:	bl	5716c <ftello64@plt+0x40c2c>
   2d0e0:	cmp	r5, #0
   2d0e4:	beq	2d480 <ftello64@plt+0x16f40>
   2d0e8:	mov	r0, r4
   2d0ec:	bl	161e0 <gpg_strerror@plt>
   2d0f0:	mov	r1, r0
   2d0f4:	ldr	r0, [pc, #1096]	; 2d544 <ftello64@plt+0x17004>
   2d0f8:	bl	487a0 <ftello64@plt+0x32260>
   2d0fc:	ldr	r2, [pc, #1092]	; 2d548 <ftello64@plt+0x17008>
   2d100:	uxth	r3, r4
   2d104:	and	r4, r4, r2
   2d108:	cmp	r3, #56	; 0x38
   2d10c:	cmpne	r4, #36	; 0x24
   2d110:	mov	r2, r4
   2d114:	moveq	r2, #1
   2d118:	movne	r2, #0
   2d11c:	cmp	r3, #94	; 0x5e
   2d120:	orreq	r2, r2, #1
   2d124:	cmp	r2, #0
   2d128:	movne	r2, #0
   2d12c:	movne	r1, #8
   2d130:	moveq	r1, #7
   2d134:	mov	r0, r8
   2d138:	bl	1e400 <ftello64@plt+0x7ec0>
   2d13c:	ldr	r2, [pc, #968]	; 2d50c <ftello64@plt+0x16fcc>
   2d140:	mov	r1, #22
   2d144:	ldr	r0, [r8, #12]
   2d148:	bl	57218 <ftello64@plt+0x40cd8>
   2d14c:	b	2caec <ftello64@plt+0x165ac>
   2d150:	ldr	r2, [sp, #100]	; 0x64
   2d154:	mov	r1, r6
   2d158:	ldr	r0, [pc, #1004]	; 2d54c <ftello64@plt+0x1700c>
   2d15c:	bl	488ec <ftello64@plt+0x323ac>
   2d160:	b	2ca04 <ftello64@plt+0x164c4>
   2d164:	mov	r2, r0
   2d168:	mov	r1, r6
   2d16c:	ldr	r0, [pc, #988]	; 2d550 <ftello64@plt+0x17010>
   2d170:	bl	488ec <ftello64@plt+0x323ac>
   2d174:	b	2ca64 <ftello64@plt+0x16524>
   2d178:	mov	r2, r0
   2d17c:	mov	r1, r6
   2d180:	ldr	r0, [pc, #972]	; 2d554 <ftello64@plt+0x17014>
   2d184:	bl	488ec <ftello64@plt+0x323ac>
   2d188:	b	2cd38 <ftello64@plt+0x167f8>
   2d18c:	ldr	r0, [pc, #964]	; 2d558 <ftello64@plt+0x17018>
   2d190:	bl	487a0 <ftello64@plt+0x32260>
   2d194:	ldr	r2, [pc, #880]	; 2d50c <ftello64@plt+0x16fcc>
   2d198:	mov	r1, #22
   2d19c:	ldr	r0, [r8, #12]
   2d1a0:	bl	57218 <ftello64@plt+0x40cd8>
   2d1a4:	b	2caec <ftello64@plt+0x165ac>
   2d1a8:	ldr	r0, [pc, #940]	; 2d55c <ftello64@plt+0x1701c>
   2d1ac:	bl	487a0 <ftello64@plt+0x32260>
   2d1b0:	ldr	r5, [pc, #936]	; 2d560 <ftello64@plt+0x17020>
   2d1b4:	b	2caa8 <ftello64@plt+0x16568>
   2d1b8:	bl	161e0 <gpg_strerror@plt>
   2d1bc:	mov	r1, r0
   2d1c0:	ldr	r0, [pc, #924]	; 2d564 <ftello64@plt+0x17024>
   2d1c4:	bl	487a0 <ftello64@plt+0x32260>
   2d1c8:	ldr	r2, [pc, #1028]	; 2d5d4 <ftello64@plt+0x17094>
   2d1cc:	mov	r1, #22
   2d1d0:	ldr	r0, [r8, #12]
   2d1d4:	bl	57218 <ftello64@plt+0x40cd8>
   2d1d8:	b	2caec <ftello64@plt+0x165ac>
   2d1dc:	ldr	r0, [r0]
   2d1e0:	bl	15ae4 <strerror@plt>
   2d1e4:	mov	r1, r0
   2d1e8:	ldr	r0, [pc, #744]	; 2d4d8 <ftello64@plt+0x16f98>
   2d1ec:	bl	487a0 <ftello64@plt+0x32260>
   2d1f0:	ldr	r0, [sp, #68]	; 0x44
   2d1f4:	bl	162b8 <ksba_cms_release@plt>
   2d1f8:	ldr	r0, [sp, #52]	; 0x34
   2d1fc:	bl	5c134 <ftello64@plt+0x45bf4>
   2d200:	ldr	r0, [sp, #56]	; 0x38
   2d204:	bl	5c450 <ftello64@plt+0x45f10>
   2d208:	ldr	r0, [sp, #20]
   2d20c:	bl	1b0b0 <ftello64@plt+0x4b70>
   2d210:	ldr	r0, [sp, #80]	; 0x50
   2d214:	bl	15484 <gcry_md_close@plt>
   2d218:	mov	r0, fp
   2d21c:	bl	15a0c <gpgrt_fclose@plt>
   2d220:	b	2c650 <ftello64@plt+0x16110>
   2d224:	mov	r0, r7
   2d228:	bl	4e354 <ftello64@plt+0x37e14>
   2d22c:	b	2ce5c <ftello64@plt+0x1691c>
   2d230:	ldr	r0, [pc, #816]	; 2d568 <ftello64@plt+0x17028>
   2d234:	bl	488ec <ftello64@plt+0x323ac>
   2d238:	ldr	r1, [r9, #136]	; 0x88
   2d23c:	b	2c86c <ftello64@plt+0x1632c>
   2d240:	mov	r1, r4
   2d244:	mov	r0, #6
   2d248:	bl	5cb28 <ftello64@plt+0x465e8>
   2d24c:	cmp	r0, #0
   2d250:	beq	2ce2c <ftello64@plt+0x168ec>
   2d254:	mov	r0, #6
   2d258:	bl	5cc20 <ftello64@plt+0x466e0>
   2d25c:	mov	r1, #90	; 0x5a
   2d260:	mov	r2, r0
   2d264:	mov	r0, r8
   2d268:	bl	1e3f8 <ftello64@plt+0x7eb8>
   2d26c:	b	2ce2c <ftello64@plt+0x168ec>
   2d270:	ldr	r1, [pc, #756]	; 2d56c <ftello64@plt+0x1702c>
   2d274:	ldr	r0, [sp, #80]	; 0x50
   2d278:	bl	15c4c <gcry_md_debug@plt>
   2d27c:	b	2c6b0 <ftello64@plt+0x16170>
   2d280:	ldr	r2, [sp, #80]	; 0x50
   2d284:	ldr	r1, [pc, #676]	; 2d530 <ftello64@plt+0x16ff0>
   2d288:	ldr	r0, [sp, #68]	; 0x44
   2d28c:	bl	15d78 <ksba_cms_set_hash_function@plt>
   2d290:	ldr	r3, [sp, #72]	; 0x48
   2d294:	b	2c6d8 <ftello64@plt+0x16198>
   2d298:	mov	r1, r3
   2d29c:	ldr	r0, [sp, #76]	; 0x4c
   2d2a0:	mov	r4, r3
   2d2a4:	bl	22774 <ftello64@plt+0xc234>
   2d2a8:	ldr	r2, [pc, #704]	; 2d570 <ftello64@plt+0x17030>
   2d2ac:	mov	r1, #11
   2d2b0:	mov	r3, r0
   2d2b4:	add	r0, sp, #136	; 0x88
   2d2b8:	bl	16060 <gpgrt_snprintf@plt>
   2d2bc:	mov	r2, #5
   2d2c0:	ldr	r1, [pc, #684]	; 2d574 <ftello64@plt+0x17034>
   2d2c4:	mov	r0, r4
   2d2c8:	bl	15718 <dcgettext@plt>
   2d2cc:	mov	r4, r0
   2d2d0:	ldr	r0, [r9, #204]	; 0xcc
   2d2d4:	bl	5cd9c <ftello64@plt+0x4685c>
   2d2d8:	add	r1, sp, #136	; 0x88
   2d2dc:	mov	r2, r0
   2d2e0:	mov	r0, r4
   2d2e4:	bl	487a0 <ftello64@plt+0x32260>
   2d2e8:	b	2caec <ftello64@plt+0x165ac>
   2d2ec:	mov	r2, #5
   2d2f0:	ldr	r1, [pc, #640]	; 2d578 <ftello64@plt+0x17038>
   2d2f4:	mov	r0, #0
   2d2f8:	bl	15718 <dcgettext@plt>
   2d2fc:	bl	487a0 <ftello64@plt+0x32260>
   2d300:	ldr	r3, [r9]
   2d304:	tst	r3, #1
   2d308:	beq	2d344 <ftello64@plt+0x16e04>
   2d30c:	ldr	r1, [sp, #92]	; 0x5c
   2d310:	cmp	r1, #0
   2d314:	beq	2d324 <ftello64@plt+0x16de4>
   2d318:	ldr	r2, [sp, #96]	; 0x60
   2d31c:	ldr	r0, [pc, #600]	; 2d57c <ftello64@plt+0x1703c>
   2d320:	bl	48a2c <ftello64@plt+0x324ec>
   2d324:	cmp	r5, #0
   2d328:	beq	2d344 <ftello64@plt+0x16e04>
   2d32c:	mov	r0, fp
   2d330:	bl	1540c <gcry_md_get_algo_dlen@plt>
   2d334:	mov	r1, r5
   2d338:	mov	r2, r0
   2d33c:	ldr	r0, [pc, #572]	; 2d580 <ftello64@plt+0x17040>
   2d340:	bl	48a2c <ftello64@plt+0x324ec>
   2d344:	ldr	r0, [sp, #76]	; 0x4c
   2d348:	bl	24c44 <ftello64@plt+0xe704>
   2d34c:	mov	r1, #4
   2d350:	mov	r4, r0
   2d354:	mov	r2, r0
   2d358:	mov	r0, r8
   2d35c:	bl	1e3f8 <ftello64@plt+0x7eb8>
   2d360:	mov	r0, r4
   2d364:	bl	156a0 <gcry_free@plt>
   2d368:	b	2d13c <ftello64@plt+0x16bfc>
   2d36c:	bl	161e0 <gpg_strerror@plt>
   2d370:	ldr	fp, [sp, #32]
   2d374:	mov	r1, r0
   2d378:	ldr	r0, [pc, #604]	; 2d5dc <ftello64@plt+0x1709c>
   2d37c:	bl	487a0 <ftello64@plt+0x32260>
   2d380:	b	2c5ec <ftello64@plt+0x160ac>
   2d384:	ldr	r0, [pc, #504]	; 2d584 <ftello64@plt+0x17044>
   2d388:	bl	4873c <ftello64@plt+0x321fc>
   2d38c:	mov	r1, #9
   2d390:	ldr	r0, [r8, #12]
   2d394:	bl	57128 <ftello64@plt+0x40be8>
   2d398:	ldr	r3, [sp, #72]	; 0x48
   2d39c:	b	2c6d8 <ftello64@plt+0x16198>
   2d3a0:	mov	r2, #5
   2d3a4:	ldr	r1, [pc, #476]	; 2d588 <ftello64@plt+0x17048>
   2d3a8:	bl	15718 <dcgettext@plt>
   2d3ac:	mov	r5, r0
   2d3b0:	mov	r0, r4
   2d3b4:	bl	15dd8 <gcry_md_algo_name@plt>
   2d3b8:	mov	r4, r0
   2d3bc:	ldr	r0, [r9, #204]	; 0xcc
   2d3c0:	bl	5cd9c <ftello64@plt+0x4685c>
   2d3c4:	mov	r1, r4
   2d3c8:	mov	r2, r0
   2d3cc:	mov	r0, r5
   2d3d0:	bl	487a0 <ftello64@plt+0x32260>
   2d3d4:	b	2caec <ftello64@plt+0x165ac>
   2d3d8:	ldr	r0, [r8, #12]
   2d3dc:	ldr	r2, [pc, #496]	; 2d5d4 <ftello64@plt+0x17094>
   2d3e0:	mov	r1, #22
   2d3e4:	ldr	fp, [sp, #36]	; 0x24
   2d3e8:	bl	57218 <ftello64@plt+0x40cd8>
   2d3ec:	b	2cce0 <ftello64@plt+0x167a0>
   2d3f0:	add	r3, sp, #104	; 0x68
   2d3f4:	str	r3, [sp]
   2d3f8:	ldr	r2, [sp, #80]	; 0x50
   2d3fc:	mov	r3, fp
   2d400:	ldr	r1, [sp, #24]
   2d404:	ldr	r0, [sp, #76]	; 0x4c
   2d408:	bl	2591c <ftello64@plt+0xf3dc>
   2d40c:	mov	r4, r0
   2d410:	b	2cf78 <ftello64@plt+0x16a38>
   2d414:	ldr	r0, [pc, #368]	; 2d58c <ftello64@plt+0x1704c>
   2d418:	bl	487a0 <ftello64@plt+0x32260>
   2d41c:	mov	r1, #18
   2d420:	ldr	r0, [r8, #12]
   2d424:	bl	57128 <ftello64@plt+0x40be8>
   2d428:	ldr	fp, [pc, #352]	; 2d590 <ftello64@plt+0x17050>
   2d42c:	b	2c5ec <ftello64@plt+0x160ac>
   2d430:	mov	r0, r4
   2d434:	bl	161e0 <gpg_strerror@plt>
   2d438:	mov	r1, r0
   2d43c:	ldr	r0, [pc, #336]	; 2d594 <ftello64@plt+0x17054>
   2d440:	bl	487a0 <ftello64@plt+0x32260>
   2d444:	b	2d344 <ftello64@plt+0x16e04>
   2d448:	add	r2, sp, #126	; 0x7e
   2d44c:	add	r3, sp, #124	; 0x7c
   2d450:	str	r2, [sp, #8]
   2d454:	str	r3, [sp, #4]
   2d458:	mvn	r2, #0
   2d45c:	ldr	r3, [pc, #308]	; 2d598 <ftello64@plt+0x17058>
   2d460:	str	r7, [sp]
   2d464:	mov	r1, #1
   2d468:	bl	15e50 <__sprintf_chk@plt>
   2d46c:	ldrb	r2, [sp, #120]	; 0x78
   2d470:	ldr	r3, [pc, #196]	; 2d53c <ftello64@plt+0x16ffc>
   2d474:	cmp	r2, #0
   2d478:	movne	r3, r7
   2d47c:	b	2d06c <ftello64@plt+0x16b2c>
   2d480:	ldr	r2, [pc, #276]	; 2d59c <ftello64@plt+0x1705c>
   2d484:	mov	r1, #22
   2d488:	ldr	r0, [r8, #12]
   2d48c:	bl	57218 <ftello64@plt+0x40cd8>
   2d490:	ldr	fp, [pc, #264]	; 2d5a0 <ftello64@plt+0x17060>
   2d494:	ldr	r7, [pc, #264]	; 2d5a4 <ftello64@plt+0x17064>
   2d498:	b	2d640 <ftello64@plt+0x17100>
   2d49c:	andeq	pc, r7, r8, lsl #15
   2d4a0:	andeq	r1, r6, r0, lsr r5
   2d4a4:	strdeq	r5, [r6], -ip
   2d4a8:	andeq	r7, r6, r4, asr #22
   2d4ac:	andeq	r0, r8, r0, lsr #30
   2d4b0:			; <UNDEFINED> instruction: 0x00064bb0
   2d4b4:	ldrdeq	r4, [r6], -r0
   2d4b8:	andeq	r4, r6, r4, asr #22
   2d4bc:	andeq	r4, r6, r8, asr fp
   2d4c0:	andeq	r7, r6, r4, ror #10
   2d4c4:	andeq	r7, r6, r0, lsl #11
   2d4c8:	andeq	r7, r6, r8, asr #10
   2d4cc:	andeq	r7, r6, r4, ror #11
   2d4d0:	ldrdeq	r1, [r6], -r8
   2d4d4:	movweq	r0, #1
   2d4d8:	andeq	r7, r6, r0, lsr r5
   2d4dc:	ldrdeq	r7, [r6], -r0
   2d4e0:			; <UNDEFINED> instruction: 0x000675b4
   2d4e4:	andeq	r7, r6, r0, ror #12
   2d4e8:	andeq	r7, r6, r4, lsr #17
   2d4ec:	andeq	r7, r6, r8, asr #17
   2d4f0:	ldrdeq	r7, [r6], -r8
   2d4f4:	andeq	r7, r6, r0, lsl r5
   2d4f8:	andeq	r7, r6, r0, asr #13
   2d4fc:	ldrdeq	r7, [r6], -ip
   2d500:	strdeq	ip, [r6], -r4
   2d504:	andeq	r7, r6, ip, lsl #15
   2d508:	andeq	r7, r6, ip, lsl #16
   2d50c:	andeq	r7, r6, r8, lsl #16
   2d510:	strdeq	r7, [r6], -r4
   2d514:			; <UNDEFINED> instruction: 0x0006abbc
   2d518:	andeq	r7, r6, r4, lsr r7
   2d51c:	andeq	r7, r6, r0, ror #14
   2d520:	andeq	r7, r6, ip, asr #15
   2d524:	andeq	r7, r6, r0, lsr r9
   2d528:	andeq	r7, r6, r0, asr #18
   2d52c:	andeq	r7, r6, r4, asr r9
   2d530:	andeq	r5, r1, r8, lsl #13
   2d534:	andeq	r5, r6, ip, asr #3
   2d538:	andeq	pc, r5, ip, asr #28
   2d53c:	muleq	r6, r0, r8
   2d540:	andeq	r7, r6, r4, asr sl
   2d544:	andeq	r7, r6, r0, ror sl
   2d548:			; <UNDEFINED> instruction: 0x0000ffbf
   2d54c:	andeq	r7, r6, r4, lsr #15
   2d550:	andeq	r7, r6, r8, asr r8
   2d554:	andeq	r7, r6, r4, lsl r7
   2d558:	andeq	r7, r6, r8, lsr r8
   2d55c:	andeq	r7, r6, ip, lsl #17
   2d560:	movweq	r0, #9
   2d564:	andeq	r7, r6, r0, ror #17
   2d568:	andeq	r7, r6, r8, lsl #12
   2d56c:	andeq	r7, r6, r8, lsr #11
   2d570:	strdeq	r7, [r6], -r8
   2d574:	andeq	r7, r6, r0, lsl #18
   2d578:	andeq	r7, r6, r4, ror r9
   2d57c:	andeq	r7, r6, r0, asr #19
   2d580:	andeq	r7, r6, ip, asr #19
   2d584:	andeq	r7, r6, ip, lsr #12
   2d588:	andeq	r0, r6, r8, asr #1
   2d58c:	andeq	r7, r6, r4, ror r6
   2d590:	movweq	r0, #70	; 0x46
   2d594:	andeq	r7, r6, r8, lsl #20
   2d598:	andeq	r4, r6, ip, asr #16
   2d59c:	muleq	r6, r4, sl
   2d5a0:	andeq	r7, r6, r4, asr #21
   2d5a4:	andeq	r6, r6, r4, lsl #5
   2d5a8:	muleq	r6, ip, sl
   2d5ac:			; <UNDEFINED> instruction: 0x00067ab0
   2d5b0:	andeq	r5, r6, r0, lsl r7
   2d5b4:	andeq	r7, r6, r8, lsr #10
   2d5b8:	andeq	r7, r6, r0, lsr #10
   2d5bc:	andeq	r7, r6, r0, lsr sl
   2d5c0:	andeq	r7, r6, r0, lsr #20
   2d5c4:	andeq	r7, r6, r0, lsr #13
   2d5c8:	andeq	r7, r6, r8, lsl r5
   2d5cc:	andeq	r6, r6, r4, lsr #32
   2d5d0:	andeq	r7, r6, r4, ror #19
   2d5d4:	andeq	r6, r6, r8, lsr #1
   2d5d8:	ldrdeq	r7, [r6], -r8
   2d5dc:	andeq	r4, r6, ip, ror #3
   2d5e0:	andeq	r7, r6, r8, asr #21
   2d5e4:	andeq	r7, r6, r8, ror #21
   2d5e8:	andeq	r7, r6, ip, asr #9
   2d5ec:	andeq	r0, r0, r7, ror #2
   2d5f0:	andeq	r7, r6, ip, ror #14
   2d5f4:	andeq	r7, r6, r0, lsl #15
   2d5f8:	cmp	r5, #0
   2d5fc:	moveq	r0, r5
   2d600:	ldreq	r1, [pc, #-96]	; 2d5a8 <ftello64@plt+0x17068>
   2d604:	ldrne	r1, [pc, #-96]	; 2d5ac <ftello64@plt+0x1706c>
   2d608:	mov	r2, #5
   2d60c:	movne	r0, #0
   2d610:	bl	15718 <dcgettext@plt>
   2d614:	bl	4873c <ftello64@plt+0x321fc>
   2d618:	mov	r0, fp
   2d61c:	bl	489b4 <ftello64@plt+0x32474>
   2d620:	bl	48638 <ftello64@plt+0x320f8>
   2d624:	mov	r1, r4
   2d628:	bl	24b2c <ftello64@plt+0xe5ec>
   2d62c:	mov	r0, r7
   2d630:	bl	489b4 <ftello64@plt+0x32474>
   2d634:	mov	r0, r4
   2d638:	bl	15db4 <ksba_free@plt>
   2d63c:	add	r5, r5, #1
   2d640:	mov	r1, r5
   2d644:	ldr	r0, [sp, #76]	; 0x4c
   2d648:	bl	15aa8 <ksba_cert_get_subject@plt>
   2d64c:	subs	r4, r0, #0
   2d650:	bne	2d5f8 <ftello64@plt+0x170b8>
   2d654:	add	r3, sp, #112	; 0x70
   2d658:	str	r3, [sp]
   2d65c:	add	r2, sp, #116	; 0x74
   2d660:	mov	r3, #1
   2d664:	ldr	r1, [pc, #-188]	; 2d5b0 <ftello64@plt+0x17070>
   2d668:	ldr	r0, [sp, #76]	; 0x4c
   2d66c:	bl	15ee0 <ksba_cert_get_user_data@plt>
   2d670:	subs	r3, r0, #0
   2d674:	bne	2d6f4 <ftello64@plt+0x171b4>
   2d678:	ldr	r2, [sp, #112]	; 0x70
   2d67c:	cmp	r2, #0
   2d680:	beq	2d700 <ftello64@plt+0x171c0>
   2d684:	ldrb	r3, [sp, #116]	; 0x74
   2d688:	cmp	r3, #0
   2d68c:	bne	2d768 <ftello64@plt+0x17228>
   2d690:	ldr	r3, [sp, #108]	; 0x6c
   2d694:	tst	r3, #4
   2d698:	bne	2d6ec <ftello64@plt+0x171ac>
   2d69c:	ldr	r1, [pc, #-240]	; 2d5b4 <ftello64@plt+0x17074>
   2d6a0:	tst	r3, #2
   2d6a4:	ldr	r2, [pc, #-244]	; 2d5b8 <ftello64@plt+0x17078>
   2d6a8:	moveq	r2, r1
   2d6ac:	mov	r1, #10
   2d6b0:	mov	r0, r8
   2d6b4:	bl	1e3f8 <ftello64@plt+0x7eb8>
   2d6b8:	b	2caec <ftello64@plt+0x165ac>
   2d6bc:	ldr	r0, [pc, #-264]	; 2d5bc <ftello64@plt+0x1707c>
   2d6c0:	bl	488ec <ftello64@plt+0x323ac>
   2d6c4:	b	2cf9c <ftello64@plt+0x16a5c>
   2d6c8:	uxth	r3, r3
   2d6cc:	ldr	r2, [pc, #-276]	; 2d5c0 <ftello64@plt+0x17080>
   2d6d0:	mov	r1, #96	; 0x60
   2d6d4:	mov	r0, r8
   2d6d8:	bl	1e400 <ftello64@plt+0x7ec0>
   2d6dc:	b	2cf90 <ftello64@plt+0x16a50>
   2d6e0:	ldr	r0, [pc, #-292]	; 2d5c4 <ftello64@plt+0x17084>
   2d6e4:	bl	4873c <ftello64@plt+0x321fc>
   2d6e8:	b	2cce0 <ftello64@plt+0x167a0>
   2d6ec:	ldr	r2, [pc, #-300]	; 2d5c8 <ftello64@plt+0x17088>
   2d6f0:	b	2d6ac <ftello64@plt+0x1716c>
   2d6f4:	uxth	r2, r3
   2d6f8:	cmp	r2, #27
   2d6fc:	beq	2d690 <ftello64@plt+0x17150>
   2d700:	mov	r0, r3
   2d704:	bl	161e0 <gpg_strerror@plt>
   2d708:	mov	r1, r0
   2d70c:	ldr	r0, [pc, #-328]	; 2d5cc <ftello64@plt+0x1708c>
   2d710:	bl	487a0 <ftello64@plt+0x32260>
   2d714:	b	2d690 <ftello64@plt+0x17150>
   2d718:	bl	161e0 <gpg_strerror@plt>
   2d71c:	mov	r1, r0
   2d720:	ldr	r0, [pc, #-344]	; 2d5d0 <ftello64@plt+0x17090>
   2d724:	bl	487a0 <ftello64@plt+0x32260>
   2d728:	ldr	r0, [sp, #112]	; 0x70
   2d72c:	bl	15484 <gcry_md_close@plt>
   2d730:	ldr	r2, [pc, #-356]	; 2d5d4 <ftello64@plt+0x17094>
   2d734:	mov	r1, #22
   2d738:	ldr	r0, [r8, #12]
   2d73c:	bl	57218 <ftello64@plt+0x40cd8>
   2d740:	b	2caec <ftello64@plt+0x165ac>
   2d744:	mov	r0, r2
   2d748:	ldr	r1, [pc, #-376]	; 2d5d8 <ftello64@plt+0x17098>
   2d74c:	bl	15c4c <gcry_md_debug@plt>
   2d750:	ldr	r2, [sp, #112]	; 0x70
   2d754:	b	2cf30 <ftello64@plt+0x169f0>
   2d758:	bl	161e0 <gpg_strerror@plt>
   2d75c:	mov	r1, r0
   2d760:	ldr	r0, [pc, #-396]	; 2d5dc <ftello64@plt+0x1709c>
   2d764:	b	2d1c4 <ftello64@plt+0x16c84>
   2d768:	mov	r2, #5
   2d76c:	ldr	r1, [pc, #-404]	; 2d5e0 <ftello64@plt+0x170a0>
   2d770:	bl	15718 <dcgettext@plt>
   2d774:	bl	4873c <ftello64@plt+0x321fc>
   2d778:	ldr	r0, [r9, #192]	; 0xc0
   2d77c:	cmp	r0, #0
   2d780:	bne	2d690 <ftello64@plt+0x17150>
   2d784:	mov	r2, #5
   2d788:	ldr	r1, [pc, #-428]	; 2d5e4 <ftello64@plt+0x170a4>
   2d78c:	bl	15718 <dcgettext@plt>
   2d790:	bl	4873c <ftello64@plt+0x321fc>
   2d794:	b	2d690 <ftello64@plt+0x17150>
   2d798:	bl	15748 <__stack_chk_fail@plt>
   2d79c:	ldr	r3, [pc, #-444]	; 2d5e8 <ftello64@plt+0x170a8>
   2d7a0:	ldr	r2, [pc, #-444]	; 2d5ec <ftello64@plt+0x170ac>
   2d7a4:	ldr	r1, [pc, #-444]	; 2d5f0 <ftello64@plt+0x170b0>
   2d7a8:	ldr	r0, [pc, #-444]	; 2d5f4 <ftello64@plt+0x170b4>
   2d7ac:	bl	16504 <__assert_fail@plt>
   2d7b0:	ldr	fp, [sp, #36]	; 0x24
   2d7b4:	b	2cce0 <ftello64@plt+0x167a0>
   2d7b8:	push	{r4, r5, r6, r7, r8, lr}
   2d7bc:	sub	sp, sp, #4096	; 0x1000
   2d7c0:	ldr	r7, [pc, #228]	; 2d8ac <ftello64@plt+0x1736c>
   2d7c4:	sub	sp, sp, #8
   2d7c8:	add	r2, sp, #4096	; 0x1000
   2d7cc:	ldr	r3, [r7]
   2d7d0:	add	r2, r2, #4
   2d7d4:	mov	r6, r1
   2d7d8:	ldr	r1, [pc, #208]	; 2d8b0 <ftello64@plt+0x17370>
   2d7dc:	mov	r8, r0
   2d7e0:	str	r3, [r2]
   2d7e4:	bl	159e8 <gpgrt_fdopen_nc@plt>
   2d7e8:	subs	r5, r0, #0
   2d7ec:	beq	2d884 <ftello64@plt+0x17344>
   2d7f0:	mov	r3, r5
   2d7f4:	mov	r2, #4096	; 0x1000
   2d7f8:	mov	r1, #1
   2d7fc:	add	r0, sp, #4
   2d800:	bl	1588c <gpgrt_fread@plt>
   2d804:	add	r1, sp, #4
   2d808:	mov	r4, r0
   2d80c:	mov	r2, r0
   2d810:	mov	r0, r6
   2d814:	bl	15688 <gcry_md_write@plt>
   2d818:	cmp	r4, #0
   2d81c:	bne	2d7f0 <ftello64@plt+0x172b0>
   2d820:	mov	r0, r5
   2d824:	bl	1579c <gpgrt_ferror@plt>
   2d828:	subs	r4, r0, #0
   2d82c:	bne	2d860 <ftello64@plt+0x17320>
   2d830:	mov	r0, r5
   2d834:	bl	15a0c <gpgrt_fclose@plt>
   2d838:	add	r3, sp, #4096	; 0x1000
   2d83c:	add	r3, r3, #4
   2d840:	ldr	r2, [r3]
   2d844:	ldr	r3, [r7]
   2d848:	mov	r0, r4
   2d84c:	cmp	r2, r3
   2d850:	bne	2d8a8 <ftello64@plt+0x17368>
   2d854:	add	sp, sp, #4096	; 0x1000
   2d858:	add	sp, sp, #8
   2d85c:	pop	{r4, r5, r6, r7, r8, pc}
   2d860:	bl	15e20 <__errno_location@plt>
   2d864:	mvn	r4, #0
   2d868:	ldr	r0, [r0]
   2d86c:	bl	15ae4 <strerror@plt>
   2d870:	mov	r1, r8
   2d874:	mov	r2, r0
   2d878:	ldr	r0, [pc, #52]	; 2d8b4 <ftello64@plt+0x17374>
   2d87c:	bl	487a0 <ftello64@plt+0x32260>
   2d880:	b	2d830 <ftello64@plt+0x172f0>
   2d884:	bl	15e20 <__errno_location@plt>
   2d888:	mvn	r4, #0
   2d88c:	ldr	r0, [r0]
   2d890:	bl	15ae4 <strerror@plt>
   2d894:	mov	r1, r8
   2d898:	mov	r2, r0
   2d89c:	ldr	r0, [pc, #20]	; 2d8b8 <ftello64@plt+0x17378>
   2d8a0:	bl	487a0 <ftello64@plt+0x32260>
   2d8a4:	b	2d838 <ftello64@plt+0x172f8>
   2d8a8:	bl	15748 <__stack_chk_fail@plt>
   2d8ac:	andeq	pc, r7, r8, lsl #15
   2d8b0:	andeq	r1, r6, r0, lsr r5
   2d8b4:	strdeq	r7, [r6], -r4
   2d8b8:	ldrdeq	r7, [r6], -ip
   2d8bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2d8c0:	sub	sp, sp, #4096	; 0x1000
   2d8c4:	ldr	r7, [pc, #496]	; 2dabc <ftello64@plt+0x1757c>
   2d8c8:	sub	sp, sp, #8
   2d8cc:	mov	r9, r2
   2d8d0:	add	r2, sp, #4096	; 0x1000
   2d8d4:	ldr	r3, [r7]
   2d8d8:	add	r2, r2, #4
   2d8dc:	mov	sl, r1
   2d8e0:	ldr	r1, [pc, #472]	; 2dac0 <ftello64@plt+0x17580>
   2d8e4:	str	r3, [r2]
   2d8e8:	mov	r8, r0
   2d8ec:	bl	159e8 <gpgrt_fdopen_nc@plt>
   2d8f0:	subs	r5, r0, #0
   2d8f4:	movne	r6, #0
   2d8f8:	beq	2da60 <ftello64@plt+0x17520>
   2d8fc:	mov	r3, r5
   2d900:	mov	r2, #4096	; 0x1000
   2d904:	mov	r1, #1
   2d908:	add	r0, sp, #4
   2d90c:	bl	1588c <gpgrt_fread@plt>
   2d910:	subs	r4, r0, #0
   2d914:	bne	2d978 <ftello64@plt+0x17438>
   2d918:	mov	r0, r5
   2d91c:	bl	1579c <gpgrt_ferror@plt>
   2d920:	cmp	r0, #0
   2d924:	beq	2da20 <ftello64@plt+0x174e0>
   2d928:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2d92c:	subs	r4, r0, #0
   2d930:	beq	2da04 <ftello64@plt+0x174c4>
   2d934:	bl	15e20 <__errno_location@plt>
   2d938:	uxth	r4, r4
   2d93c:	orr	r4, r4, #50331648	; 0x3000000
   2d940:	ldr	r0, [r0]
   2d944:	bl	15ae4 <strerror@plt>
   2d948:	mov	r1, r8
   2d94c:	mov	r2, r0
   2d950:	ldr	r0, [pc, #364]	; 2dac4 <ftello64@plt+0x17584>
   2d954:	bl	487a0 <ftello64@plt+0x32260>
   2d958:	mov	r0, r5
   2d95c:	bl	15a0c <gpgrt_fclose@plt>
   2d960:	cmp	r6, #0
   2d964:	bne	2d9d0 <ftello64@plt+0x17490>
   2d968:	ldr	r0, [pc, #344]	; 2dac8 <ftello64@plt+0x17588>
   2d96c:	bl	487a0 <ftello64@plt+0x32260>
   2d970:	ldr	r4, [pc, #340]	; 2dacc <ftello64@plt+0x1758c>
   2d974:	b	2d9d0 <ftello64@plt+0x17490>
   2d978:	mov	r2, r4
   2d97c:	add	r1, sp, #4
   2d980:	mov	r0, sl
   2d984:	bl	15688 <gcry_md_write@plt>
   2d988:	mov	r2, r4
   2d98c:	mov	r3, #0
   2d990:	add	r1, sp, #4
   2d994:	mov	r0, r9
   2d998:	bl	15fe8 <ksba_writer_write_octet_string@plt>
   2d99c:	mov	r6, #1
   2d9a0:	subs	r4, r0, #0
   2d9a4:	beq	2d8fc <ftello64@plt+0x173bc>
   2d9a8:	bl	161e0 <gpg_strerror@plt>
   2d9ac:	mov	r1, r0
   2d9b0:	ldr	r0, [pc, #280]	; 2dad0 <ftello64@plt+0x17590>
   2d9b4:	bl	487a0 <ftello64@plt+0x32260>
   2d9b8:	mov	r0, r5
   2d9bc:	bl	1579c <gpgrt_ferror@plt>
   2d9c0:	cmp	r0, #0
   2d9c4:	bne	2d9f8 <ftello64@plt+0x174b8>
   2d9c8:	mov	r0, r5
   2d9cc:	bl	15a0c <gpgrt_fclose@plt>
   2d9d0:	add	r3, sp, #4096	; 0x1000
   2d9d4:	add	r3, r3, #4
   2d9d8:	ldr	r2, [r3]
   2d9dc:	ldr	r3, [r7]
   2d9e0:	mov	r0, r4
   2d9e4:	cmp	r2, r3
   2d9e8:	bne	2da90 <ftello64@plt+0x17550>
   2d9ec:	add	sp, sp, #4096	; 0x1000
   2d9f0:	add	sp, sp, #8
   2d9f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d9f8:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2d9fc:	cmp	r0, #0
   2da00:	bne	2da94 <ftello64@plt+0x17554>
   2da04:	bl	15e20 <__errno_location@plt>
   2da08:	ldr	r0, [r0]
   2da0c:	bl	15ae4 <strerror@plt>
   2da10:	mov	r1, r8
   2da14:	mov	r2, r0
   2da18:	ldr	r0, [pc, #164]	; 2dac4 <ftello64@plt+0x17584>
   2da1c:	bl	487a0 <ftello64@plt+0x32260>
   2da20:	mov	r0, r5
   2da24:	bl	15a0c <gpgrt_fclose@plt>
   2da28:	cmp	r6, #0
   2da2c:	beq	2d968 <ftello64@plt+0x17428>
   2da30:	mov	r2, #0
   2da34:	mov	r0, r9
   2da38:	mov	r1, r2
   2da3c:	mov	r3, #1
   2da40:	bl	15fe8 <ksba_writer_write_octet_string@plt>
   2da44:	subs	r4, r0, #0
   2da48:	beq	2d9d0 <ftello64@plt+0x17490>
   2da4c:	bl	161e0 <gpg_strerror@plt>
   2da50:	mov	r1, r0
   2da54:	ldr	r0, [pc, #116]	; 2dad0 <ftello64@plt+0x17590>
   2da58:	bl	487a0 <ftello64@plt+0x32260>
   2da5c:	b	2d9d0 <ftello64@plt+0x17490>
   2da60:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2da64:	subs	r4, r0, #0
   2da68:	uxthne	r4, r4
   2da6c:	orrne	r4, r4, #50331648	; 0x3000000
   2da70:	bl	15e20 <__errno_location@plt>
   2da74:	ldr	r0, [r0]
   2da78:	bl	15ae4 <strerror@plt>
   2da7c:	mov	r1, r8
   2da80:	mov	r2, r0
   2da84:	ldr	r0, [pc, #72]	; 2dad4 <ftello64@plt+0x17594>
   2da88:	bl	487a0 <ftello64@plt+0x32260>
   2da8c:	b	2d9d0 <ftello64@plt+0x17490>
   2da90:	bl	15748 <__stack_chk_fail@plt>
   2da94:	uxth	r4, r0
   2da98:	bl	15e20 <__errno_location@plt>
   2da9c:	orr	r4, r4, #50331648	; 0x3000000
   2daa0:	ldr	r0, [r0]
   2daa4:	bl	15ae4 <strerror@plt>
   2daa8:	mov	r1, r8
   2daac:	mov	r2, r0
   2dab0:	ldr	r0, [pc, #12]	; 2dac4 <ftello64@plt+0x17584>
   2dab4:	bl	487a0 <ftello64@plt+0x32260>
   2dab8:	b	2d9c8 <ftello64@plt+0x17488>
   2dabc:	andeq	pc, r7, r8, lsl #15
   2dac0:	andeq	r1, r6, r0, lsr r5
   2dac4:	strdeq	r7, [r6], -r4
   2dac8:	andeq	r7, r6, r0, ror #22
   2dacc:	movweq	r0, #58	; 0x3a
   2dad0:	andeq	r7, r6, r0, ror #12
   2dad4:	ldrdeq	r7, [r6], -ip
   2dad8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2dadc:	sub	sp, sp, #8
   2dae0:	ldr	r9, [pc, #328]	; 2dc30 <ftello64@plt+0x176f0>
   2dae4:	mov	r3, #0
   2dae8:	mov	r6, r0
   2daec:	ldr	r2, [r9]
   2daf0:	mov	sl, r1
   2daf4:	str	r2, [sp, #4]
   2daf8:	str	r3, [sp]
   2dafc:	bl	1afc0 <ftello64@plt+0x4a80>
   2db00:	subs	r5, r0, #0
   2db04:	beq	2dc0c <ftello64@plt+0x176cc>
   2db08:	mov	r1, r5
   2db0c:	mov	r0, r6
   2db10:	bl	1b8f0 <ftello64@plt+0x53b0>
   2db14:	subs	r4, r0, #0
   2db18:	bne	2dba4 <ftello64@plt+0x17664>
   2db1c:	mov	r7, r4
   2db20:	b	2db80 <ftello64@plt+0x17640>
   2db24:	ldr	r0, [sp]
   2db28:	bl	23114 <ftello64@plt+0xcbd4>
   2db2c:	cmp	r0, #0
   2db30:	bne	2db60 <ftello64@plt+0x17620>
   2db34:	ldr	r0, [sp]
   2db38:	bl	22908 <ftello64@plt+0xc3c8>
   2db3c:	subs	r8, r0, #0
   2db40:	beq	2db60 <ftello64@plt+0x17620>
   2db44:	mov	r1, r8
   2db48:	mov	r0, r6
   2db4c:	bl	201d8 <ftello64@plt+0x9c98>
   2db50:	subs	r4, r0, #0
   2db54:	mov	r0, r8
   2db58:	beq	2dc14 <ftello64@plt+0x176d4>
   2db5c:	bl	156a0 <gcry_free@plt>
   2db60:	ldr	r0, [sp]
   2db64:	bl	15358 <ksba_cert_release@plt>
   2db68:	mov	r1, r5
   2db6c:	mov	r0, r6
   2db70:	str	r7, [sp]
   2db74:	bl	1b958 <ftello64@plt+0x5418>
   2db78:	subs	r4, r0, #0
   2db7c:	bne	2dbc8 <ftello64@plt+0x17688>
   2db80:	mov	r1, sp
   2db84:	mov	r0, r5
   2db88:	bl	1b338 <ftello64@plt+0x4df8>
   2db8c:	subs	r4, r0, #0
   2db90:	beq	2db24 <ftello64@plt+0x175e4>
   2db94:	bl	161e0 <gpg_strerror@plt>
   2db98:	mov	r1, r0
   2db9c:	ldr	r0, [pc, #144]	; 2dc34 <ftello64@plt+0x176f4>
   2dba0:	bl	487a0 <ftello64@plt+0x32260>
   2dba4:	mov	r0, r5
   2dba8:	bl	1b0b0 <ftello64@plt+0x4b70>
   2dbac:	ldr	r2, [sp, #4]
   2dbb0:	ldr	r3, [r9]
   2dbb4:	mov	r0, r4
   2dbb8:	cmp	r2, r3
   2dbbc:	bne	2dc2c <ftello64@plt+0x176ec>
   2dbc0:	add	sp, sp, #8
   2dbc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2dbc8:	add	r3, r4, #1
   2dbcc:	cmp	r3, #1
   2dbd0:	bhi	2dbe8 <ftello64@plt+0x176a8>
   2dbd4:	ldr	r0, [sp]
   2dbd8:	bl	15358 <ksba_cert_release@plt>
   2dbdc:	mov	r0, r5
   2dbe0:	bl	1b0b0 <ftello64@plt+0x4b70>
   2dbe4:	b	2dbac <ftello64@plt+0x1766c>
   2dbe8:	bl	161e0 <gpg_strerror@plt>
   2dbec:	mov	r1, r0
   2dbf0:	ldr	r0, [pc, #64]	; 2dc38 <ftello64@plt+0x176f8>
   2dbf4:	bl	487a0 <ftello64@plt+0x32260>
   2dbf8:	ldr	r0, [sp]
   2dbfc:	bl	15358 <ksba_cert_release@plt>
   2dc00:	mov	r0, r5
   2dc04:	bl	1b0b0 <ftello64@plt+0x4b70>
   2dc08:	b	2dbac <ftello64@plt+0x1766c>
   2dc0c:	ldr	r4, [pc, #40]	; 2dc3c <ftello64@plt+0x176fc>
   2dc10:	b	2dbac <ftello64@plt+0x1766c>
   2dc14:	bl	156a0 <gcry_free@plt>
   2dc18:	mov	r0, r5
   2dc1c:	bl	1b0b0 <ftello64@plt+0x4b70>
   2dc20:	ldr	r3, [sp]
   2dc24:	str	r3, [sl]
   2dc28:	b	2dbac <ftello64@plt+0x1766c>
   2dc2c:	bl	15748 <__stack_chk_fail@plt>
   2dc30:	andeq	pc, r7, r8, lsl #15
   2dc34:	andeq	r6, r6, r8, lsl #14
   2dc38:	andeq	r7, r6, r0, lsl #23
   2dc3c:	movweq	r0, #1
   2dc40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dc44:	sub	sp, sp, #140	; 0x8c
   2dc48:	ldr	fp, [pc, #4028]	; 2ec0c <ftello64@plt+0x186cc>
   2dc4c:	mov	ip, #0
   2dc50:	str	r1, [sp, #20]
   2dc54:	ldr	lr, [fp]
   2dc58:	mov	r1, #2
   2dc5c:	mov	r7, r0
   2dc60:	ldr	r0, [r0, #12]
   2dc64:	str	r3, [sp, #28]
   2dc68:	str	r2, [sp, #32]
   2dc6c:	str	lr, [sp, #132]	; 0x84
   2dc70:	str	ip, [sp, #40]	; 0x28
   2dc74:	str	ip, [sp, #48]	; 0x30
   2dc78:	str	ip, [sp, #56]	; 0x38
   2dc7c:	ldr	r4, [sp, #176]	; 0xb0
   2dc80:	bl	570f4 <ftello64@plt+0x40bb4>
   2dc84:	bl	1afc0 <ftello64@plt+0x4a80>
   2dc88:	subs	r3, r0, #0
   2dc8c:	str	r3, [sp, #16]
   2dc90:	beq	2e014 <ftello64@plt+0x17ad4>
   2dc94:	ldr	sl, [pc, #3956]	; 2ec10 <ftello64@plt+0x186d0>
   2dc98:	ldr	r0, [sl, #204]	; 0xcc
   2dc9c:	bl	5cc00 <ftello64@plt+0x466c0>
   2dca0:	subs	r6, r0, #0
   2dca4:	beq	2dfcc <ftello64@plt+0x17a8c>
   2dca8:	ldr	r1, [r7, #56]	; 0x38
   2dcac:	ldr	r2, [r7, #52]	; 0x34
   2dcb0:	adds	r1, r1, #0
   2dcb4:	ldr	r3, [pc, #3928]	; 2ec14 <ftello64@plt+0x186d4>
   2dcb8:	movne	r1, #1
   2dcbc:	cmp	r2, #0
   2dcc0:	add	r2, sp, #44	; 0x2c
   2dcc4:	str	r3, [r7, #60]	; 0x3c
   2dcc8:	orrne	r1, r1, #2
   2dccc:	mov	r3, r4
   2dcd0:	str	r2, [sp]
   2dcd4:	add	r0, sp, #40	; 0x28
   2dcd8:	ldr	r2, [pc, #3892]	; 2ec14 <ftello64@plt+0x186d4>
   2dcdc:	bl	5c154 <ftello64@plt+0x45c14>
   2dce0:	cmp	r0, #0
   2dce4:	mov	r6, r0
   2dce8:	mov	r4, r0
   2dcec:	bne	2ddc4 <ftello64@plt+0x17884>
   2dcf0:	add	r0, sp, #48	; 0x30
   2dcf4:	bl	16090 <ksba_cms_new@plt>
   2dcf8:	subs	r4, r0, #0
   2dcfc:	beq	2dd6c <ftello64@plt+0x1782c>
   2dd00:	mov	r5, r4
   2dd04:	mov	r0, r4
   2dd08:	bl	161e0 <gpg_strerror@plt>
   2dd0c:	mov	r7, r0
   2dd10:	mov	r0, r4
   2dd14:	bl	15c70 <gpg_strsource@plt>
   2dd18:	mov	r1, r7
   2dd1c:	mov	r2, r0
   2dd20:	ldr	r0, [pc, #3824]	; 2ec18 <ftello64@plt+0x186d8>
   2dd24:	bl	487a0 <ftello64@plt+0x32260>
   2dd28:	cmp	r6, #0
   2dd2c:	bne	2ddb8 <ftello64@plt+0x17878>
   2dd30:	ldr	r0, [sp, #48]	; 0x30
   2dd34:	bl	162b8 <ksba_cms_release@plt>
   2dd38:	ldr	r0, [sp, #40]	; 0x28
   2dd3c:	bl	5c450 <ftello64@plt+0x45f10>
   2dd40:	ldr	r0, [sp, #16]
   2dd44:	bl	1b0b0 <ftello64@plt+0x4b70>
   2dd48:	ldr	r0, [sp, #56]	; 0x38
   2dd4c:	bl	15484 <gcry_md_close@plt>
   2dd50:	ldr	r2, [sp, #132]	; 0x84
   2dd54:	ldr	r3, [fp]
   2dd58:	mov	r0, r5
   2dd5c:	cmp	r2, r3
   2dd60:	bne	2e920 <ftello64@plt+0x183e0>
   2dd64:	add	sp, sp, #140	; 0x8c
   2dd68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dd6c:	mov	r1, r4
   2dd70:	ldr	r2, [sp, #44]	; 0x2c
   2dd74:	ldr	r0, [sp, #48]	; 0x30
   2dd78:	bl	15afc <ksba_cms_set_reader_writer@plt>
   2dd7c:	subs	r4, r0, #0
   2dd80:	bne	2dde0 <ftello64@plt+0x178a0>
   2dd84:	mov	r2, #2
   2dd88:	mov	r1, r6
   2dd8c:	ldr	r0, [sp, #48]	; 0x30
   2dd90:	bl	15b5c <ksba_cms_set_content_type@plt>
   2dd94:	subs	r4, r0, #0
   2dd98:	beq	2ddf8 <ftello64@plt+0x178b8>
   2dd9c:	mov	r0, r4
   2dda0:	bl	161e0 <gpg_strerror@plt>
   2dda4:	mov	r5, r4
   2dda8:	mov	r1, r0
   2ddac:	ldr	r0, [pc, #3688]	; 2ec1c <ftello64@plt+0x186dc>
   2ddb0:	bl	488ec <ftello64@plt+0x323ac>
   2ddb4:	b	2dd04 <ftello64@plt+0x177c4>
   2ddb8:	ldr	r0, [sp, #20]
   2ddbc:	bl	232d4 <ftello64@plt+0xcd94>
   2ddc0:	b	2dd30 <ftello64@plt+0x177f0>
   2ddc4:	bl	161e0 <gpg_strerror@plt>
   2ddc8:	mov	r5, r6
   2ddcc:	mov	r6, #0
   2ddd0:	mov	r1, r0
   2ddd4:	ldr	r0, [pc, #3652]	; 2ec20 <ftello64@plt+0x186e0>
   2ddd8:	bl	487a0 <ftello64@plt+0x32260>
   2dddc:	b	2dd04 <ftello64@plt+0x177c4>
   2dde0:	bl	161e0 <gpg_strerror@plt>
   2dde4:	mov	r5, r4
   2dde8:	mov	r1, r0
   2ddec:	ldr	r0, [pc, #3632]	; 2ec24 <ftello64@plt+0x186e4>
   2ddf0:	bl	488ec <ftello64@plt+0x323ac>
   2ddf4:	b	2dd04 <ftello64@plt+0x177c4>
   2ddf8:	mov	r2, #1
   2ddfc:	mov	r1, r2
   2de00:	ldr	r0, [sp, #48]	; 0x30
   2de04:	bl	15b5c <ksba_cms_set_content_type@plt>
   2de08:	subs	r4, r0, #0
   2de0c:	bne	2dd9c <ftello64@plt+0x1785c>
   2de10:	ldr	r3, [sp, #20]
   2de14:	cmp	r3, #0
   2de18:	strne	r6, [sp, #36]	; 0x24
   2de1c:	beq	2e314 <ftello64@plt+0x17dd4>
   2de20:	ldr	r9, [sl, #116]	; 0x74
   2de24:	cmp	r9, #0
   2de28:	beq	2de38 <ftello64@plt+0x178f8>
   2de2c:	ldr	r3, [sl, #4]
   2de30:	cmp	r3, #0
   2de34:	bne	2e054 <ftello64@plt+0x17b14>
   2de38:	cmp	r9, #0
   2de3c:	ldr	r4, [sp, #20]
   2de40:	mov	r8, #0
   2de44:	str	r6, [sp, #24]
   2de48:	beq	2def4 <ftello64@plt+0x179b4>
   2de4c:	sub	r3, r9, #2
   2de50:	str	r9, [r4, #12]
   2de54:	cmp	r3, #9
   2de58:	ldrls	pc, [pc, r3, lsl #2]
   2de5c:	b	2e034 <ftello64@plt+0x17af4>
   2de60:	andeq	sp, r2, r4, asr #30
   2de64:	andeq	sp, r2, r8, lsl #29
   2de68:	andeq	lr, r2, r4, lsr r0
   2de6c:	andeq	lr, r2, r4, lsr r0
   2de70:	andeq	lr, r2, r4, lsr r0
   2de74:	andeq	lr, r2, r4, lsr r0
   2de78:	andeq	sp, r2, r4, ror pc
   2de7c:	andeq	sp, r2, r8, ror #30
   2de80:	andeq	sp, r2, ip, asr pc
   2de84:	andeq	sp, r2, r0, asr pc
   2de88:	ldr	r3, [pc, #3480]	; 2ec28 <ftello64@plt+0x186e8>
   2de8c:	mov	r2, #3
   2de90:	str	r3, [r4, #16]
   2de94:	mov	r1, #1
   2de98:	ldr	r0, [sl, #204]	; 0xcc
   2de9c:	bl	5cb64 <ftello64@plt+0x46624>
   2dea0:	subs	r5, r0, #0
   2dea4:	beq	2e284 <ftello64@plt+0x17d44>
   2dea8:	add	r1, sp, #64	; 0x40
   2deac:	ldr	r0, [r4, #4]
   2deb0:	bl	22970 <ftello64@plt+0xc430>
   2deb4:	ldr	r2, [sp, #64]	; 0x40
   2deb8:	mov	r3, #0
   2debc:	mov	r1, #2
   2dec0:	strd	r2, [sp]
   2dec4:	mov	r2, r0
   2dec8:	ldr	r0, [sl, #204]	; 0xcc
   2decc:	bl	5c6d8 <ftello64@plt+0x46198>
   2ded0:	subs	r5, r0, #0
   2ded4:	beq	2e2c0 <ftello64@plt+0x17d80>
   2ded8:	ldr	r4, [r4]
   2dedc:	add	r8, r8, #1
   2dee0:	cmp	r4, #0
   2dee4:	beq	2e084 <ftello64@plt+0x17b44>
   2dee8:	ldr	r9, [sl, #116]	; 0x74
   2deec:	cmp	r9, #0
   2def0:	bne	2de4c <ftello64@plt+0x1790c>
   2def4:	ldr	r0, [r4, #4]
   2def8:	bl	16144 <ksba_cert_get_digest_algo@plt>
   2defc:	subs	r5, r0, #0
   2df00:	beq	2df80 <ftello64@plt+0x17a40>
   2df04:	bl	15c7c <gcry_md_map_name@plt>
   2df08:	sub	r3, r0, #2
   2df0c:	str	r0, [r4, #12]
   2df10:	cmp	r3, #9
   2df14:	ldrls	pc, [pc, r3, lsl #2]
   2df18:	b	2e068 <ftello64@plt+0x17b28>
   2df1c:	andeq	sp, r2, r4, asr #30
   2df20:	andeq	sp, r2, r8, lsl #29
   2df24:	andeq	lr, r2, r8, rrx
   2df28:	andeq	lr, r2, r8, rrx
   2df2c:	andeq	lr, r2, r8, rrx
   2df30:	andeq	lr, r2, r8, rrx
   2df34:	andeq	sp, r2, r4, ror pc
   2df38:	andeq	sp, r2, r8, ror #30
   2df3c:	andeq	sp, r2, ip, asr pc
   2df40:	andeq	sp, r2, r0, asr pc
   2df44:	mov	r2, #2
   2df48:	ldr	r3, [pc, #3292]	; 2ec2c <ftello64@plt+0x186ec>
   2df4c:	b	2de90 <ftello64@plt+0x17950>
   2df50:	mov	r2, #11
   2df54:	ldr	r3, [pc, #3284]	; 2ec30 <ftello64@plt+0x186f0>
   2df58:	b	2de90 <ftello64@plt+0x17950>
   2df5c:	mov	r2, #10
   2df60:	ldr	r3, [pc, #3276]	; 2ec34 <ftello64@plt+0x186f4>
   2df64:	b	2de90 <ftello64@plt+0x17950>
   2df68:	mov	r2, #9
   2df6c:	ldr	r3, [pc, #3268]	; 2ec38 <ftello64@plt+0x186f8>
   2df70:	b	2de90 <ftello64@plt+0x17950>
   2df74:	mov	r2, #8
   2df78:	ldr	r3, [pc, #3260]	; 2ec3c <ftello64@plt+0x186fc>
   2df7c:	b	2de90 <ftello64@plt+0x17950>
   2df80:	str	r9, [r4, #12]
   2df84:	mov	r2, #5
   2df88:	ldr	r1, [pc, #3248]	; 2ec40 <ftello64@plt+0x18700>
   2df8c:	bl	15718 <dcgettext@plt>
   2df90:	ldr	r5, [pc, #3244]	; 2ec44 <ftello64@plt+0x18704>
   2df94:	ldr	r6, [r4, #12]
   2df98:	mov	r9, r0
   2df9c:	mov	r0, #2
   2dfa0:	bl	15dd8 <gcry_md_algo_name@plt>
   2dfa4:	mov	r2, r5
   2dfa8:	mov	r3, r8
   2dfac:	mov	r1, r6
   2dfb0:	str	r0, [sp]
   2dfb4:	mov	r0, r9
   2dfb8:	bl	4873c <ftello64@plt+0x321fc>
   2dfbc:	mov	r2, #2
   2dfc0:	str	r2, [r4, #12]
   2dfc4:	ldr	r3, [pc, #3168]	; 2ec2c <ftello64@plt+0x186ec>
   2dfc8:	b	2de90 <ftello64@plt+0x17950>
   2dfcc:	mov	r2, #5
   2dfd0:	ldr	r1, [pc, #3184]	; 2ec48 <ftello64@plt+0x18708>
   2dfd4:	bl	15718 <dcgettext@plt>
   2dfd8:	mov	r4, r0
   2dfdc:	ldr	r0, [sl, #204]	; 0xcc
   2dfe0:	bl	5cd9c <ftello64@plt+0x4685c>
   2dfe4:	ldr	r1, [pc, #3168]	; 2ec4c <ftello64@plt+0x1870c>
   2dfe8:	mov	r2, r0
   2dfec:	mov	r0, r4
   2dff0:	ldr	r4, [pc, #3160]	; 2ec50 <ftello64@plt+0x18710>
   2dff4:	bl	487a0 <ftello64@plt+0x32260>
   2dff8:	mov	r0, r7
   2dffc:	mov	r3, r4
   2e000:	ldr	r2, [pc, #3148]	; 2ec54 <ftello64@plt+0x18714>
   2e004:	mov	r1, #96	; 0x60
   2e008:	bl	1e498 <ftello64@plt+0x7f58>
   2e00c:	mov	r5, r4
   2e010:	b	2dd04 <ftello64@plt+0x177c4>
   2e014:	mov	r2, #5
   2e018:	ldr	r1, [pc, #3128]	; 2ec58 <ftello64@plt+0x18718>
   2e01c:	ldr	r4, [pc, #3128]	; 2ec5c <ftello64@plt+0x1871c>
   2e020:	bl	15718 <dcgettext@plt>
   2e024:	bl	487a0 <ftello64@plt+0x32260>
   2e028:	mov	r5, r4
   2e02c:	ldr	r6, [sp, #16]
   2e030:	b	2dd04 <ftello64@plt+0x177c4>
   2e034:	mov	r2, #5
   2e038:	ldr	r1, [pc, #3072]	; 2ec40 <ftello64@plt+0x18700>
   2e03c:	mov	r0, #0
   2e040:	bl	15718 <dcgettext@plt>
   2e044:	ldr	r5, [pc, #3064]	; 2ec44 <ftello64@plt+0x18704>
   2e048:	ldr	r6, [r4, #12]
   2e04c:	mov	r9, r0
   2e050:	b	2df9c <ftello64@plt+0x17a5c>
   2e054:	mov	r1, r9
   2e058:	ldr	r0, [pc, #3072]	; 2ec60 <ftello64@plt+0x18720>
   2e05c:	bl	4873c <ftello64@plt+0x321fc>
   2e060:	ldr	r9, [sl, #116]	; 0x74
   2e064:	b	2de38 <ftello64@plt+0x178f8>
   2e068:	mov	r2, #5
   2e06c:	ldr	r1, [pc, #3020]	; 2ec40 <ftello64@plt+0x18700>
   2e070:	mov	r0, #0
   2e074:	bl	15718 <dcgettext@plt>
   2e078:	ldr	r6, [r4, #12]
   2e07c:	mov	r9, r0
   2e080:	b	2df9c <ftello64@plt+0x17a5c>
   2e084:	ldr	r3, [sl, #4]
   2e088:	ldr	r6, [sp, #24]
   2e08c:	cmp	r3, #0
   2e090:	beq	2e0dc <ftello64@plt+0x17b9c>
   2e094:	ldr	r8, [pc, #3016]	; 2ec64 <ftello64@plt+0x18724>
   2e098:	ldr	r4, [sp, #20]
   2e09c:	mov	r2, #5
   2e0a0:	mov	r1, r8
   2e0a4:	mov	r0, #0
   2e0a8:	bl	15718 <dcgettext@plt>
   2e0ac:	mov	r5, r0
   2e0b0:	ldr	r0, [r4, #12]
   2e0b4:	bl	15dd8 <gcry_md_algo_name@plt>
   2e0b8:	ldr	r3, [r4, #16]
   2e0bc:	mov	r1, r6
   2e0c0:	add	r6, r6, #1
   2e0c4:	mov	r2, r0
   2e0c8:	mov	r0, r5
   2e0cc:	bl	4873c <ftello64@plt+0x321fc>
   2e0d0:	ldr	r4, [r4]
   2e0d4:	cmp	r4, #0
   2e0d8:	bne	2e09c <ftello64@plt+0x17b5c>
   2e0dc:	ldr	r9, [sp, #20]
   2e0e0:	str	r7, [sp, #24]
   2e0e4:	b	2e120 <ftello64@plt+0x17be0>
   2e0e8:	cmp	r7, #50	; 0x32
   2e0ec:	bhi	2e24c <ftello64@plt+0x17d0c>
   2e0f0:	cmp	r7, #0
   2e0f4:	bne	2e250 <ftello64@plt+0x17d10>
   2e0f8:	mov	r0, r6
   2e0fc:	bl	15358 <ksba_cert_release@plt>
   2e100:	ldr	r1, [r9, #16]
   2e104:	ldr	r0, [sp, #48]	; 0x30
   2e108:	bl	1576c <ksba_cms_add_digest_algo@plt>
   2e10c:	subs	r5, r0, #0
   2e110:	bne	2e4d8 <ftello64@plt+0x17f98>
   2e114:	ldr	r9, [r9]
   2e118:	cmp	r9, #0
   2e11c:	beq	2e428 <ftello64@plt+0x17ee8>
   2e120:	ldr	r0, [r9, #4]
   2e124:	bl	23114 <ftello64@plt+0xcbd4>
   2e128:	subs	r8, r0, #0
   2e12c:	bne	2e4ac <ftello64@plt+0x17f6c>
   2e130:	ldr	r1, [r9, #4]
   2e134:	ldr	r0, [sp, #48]	; 0x30
   2e138:	bl	15988 <ksba_cms_add_signer@plt>
   2e13c:	subs	r5, r0, #0
   2e140:	bne	2e4bc <ftello64@plt+0x17f7c>
   2e144:	ldr	r6, [r9, #4]
   2e148:	ldr	r4, [sp, #48]	; 0x30
   2e14c:	mov	r0, r6
   2e150:	str	r8, [sp, #64]	; 0x40
   2e154:	bl	159a0 <ksba_cert_ref@plt>
   2e158:	ldr	r3, [sp, #24]
   2e15c:	ldr	r0, [pc, #2820]	; 2ec68 <ftello64@plt+0x18728>
   2e160:	ldr	r7, [r3, #64]	; 0x40
   2e164:	mov	r1, r7
   2e168:	bl	488ec <ftello64@plt+0x323ac>
   2e16c:	cmn	r7, #2
   2e170:	bne	2e0e8 <ftello64@plt+0x17ba8>
   2e174:	mov	r0, r6
   2e178:	bl	270fc <ftello64@plt+0x10bbc>
   2e17c:	cmp	r0, #0
   2e180:	moveq	r8, #1
   2e184:	moveq	r7, #50	; 0x32
   2e188:	beq	2e250 <ftello64@plt+0x17d10>
   2e18c:	mov	r7, #49	; 0x31
   2e190:	mov	r8, #1
   2e194:	subs	r7, r7, #1
   2e198:	bcc	2e0f8 <ftello64@plt+0x17bb8>
   2e19c:	add	r2, sp, #64	; 0x40
   2e1a0:	mov	r1, r6
   2e1a4:	ldr	r0, [sp, #24]
   2e1a8:	bl	26cb0 <ftello64@plt+0x10770>
   2e1ac:	subs	r5, r0, #0
   2e1b0:	bne	2e26c <ftello64@plt+0x17d2c>
   2e1b4:	cmp	r8, #0
   2e1b8:	ldr	r1, [sp, #64]	; 0x40
   2e1bc:	beq	2e1d4 <ftello64@plt+0x17c94>
   2e1c0:	mov	r0, r1
   2e1c4:	bl	270fc <ftello64@plt+0x10bbc>
   2e1c8:	cmp	r0, #0
   2e1cc:	bne	2e238 <ftello64@plt+0x17cf8>
   2e1d0:	ldr	r1, [sp, #64]	; 0x40
   2e1d4:	mov	r0, r4
   2e1d8:	bl	16234 <ksba_cms_add_cert@plt>
   2e1dc:	mov	r5, r0
   2e1e0:	mov	r0, r6
   2e1e4:	bl	15358 <ksba_cert_release@plt>
   2e1e8:	mov	r3, #0
   2e1ec:	cmp	r5, #0
   2e1f0:	ldr	r6, [sp, #64]	; 0x40
   2e1f4:	str	r3, [sp, #64]	; 0x40
   2e1f8:	beq	2e194 <ftello64@plt+0x17c54>
   2e1fc:	mov	r0, r6
   2e200:	bl	15358 <ksba_cert_release@plt>
   2e204:	mov	r0, r5
   2e208:	bl	161e0 <gpg_strerror@plt>
   2e20c:	mov	r4, r5
   2e210:	mov	r1, r0
   2e214:	ldr	r0, [pc, #2640]	; 2ec6c <ftello64@plt+0x1872c>
   2e218:	bl	487a0 <ftello64@plt+0x32260>
   2e21c:	mov	r0, r4
   2e220:	bl	161e0 <gpg_strerror@plt>
   2e224:	ldr	r6, [sp, #36]	; 0x24
   2e228:	mov	r1, r0
   2e22c:	ldr	r0, [pc, #2620]	; 2ec70 <ftello64@plt+0x18730>
   2e230:	bl	487a0 <ftello64@plt+0x32260>
   2e234:	b	2dd04 <ftello64@plt+0x177c4>
   2e238:	mov	r0, r6
   2e23c:	bl	15358 <ksba_cert_release@plt>
   2e240:	ldr	r6, [sp, #64]	; 0x40
   2e244:	str	r5, [sp, #64]	; 0x40
   2e248:	b	2e194 <ftello64@plt+0x17c54>
   2e24c:	mov	r7, #50	; 0x32
   2e250:	mov	r1, r6
   2e254:	mov	r0, r4
   2e258:	bl	16234 <ksba_cms_add_cert@plt>
   2e25c:	subs	r5, r0, #0
   2e260:	bne	2e1fc <ftello64@plt+0x17cbc>
   2e264:	sub	r7, r7, #1
   2e268:	b	2e194 <ftello64@plt+0x17c54>
   2e26c:	mov	r0, r6
   2e270:	bl	15358 <ksba_cert_release@plt>
   2e274:	cmn	r5, #1
   2e278:	beq	2e100 <ftello64@plt+0x17bc0>
   2e27c:	mov	r4, r5
   2e280:	b	2e21c <ftello64@plt+0x17cdc>
   2e284:	mov	r2, #5
   2e288:	ldr	r1, [pc, #2532]	; 2ec74 <ftello64@plt+0x18734>
   2e28c:	bl	15718 <dcgettext@plt>
   2e290:	mov	r6, r0
   2e294:	ldr	r0, [r4, #12]
   2e298:	bl	15dd8 <gcry_md_algo_name@plt>
   2e29c:	mov	r4, r0
   2e2a0:	ldr	r0, [sl, #204]	; 0xcc
   2e2a4:	bl	5cd9c <ftello64@plt+0x4685c>
   2e2a8:	mov	r1, r4
   2e2ac:	mov	r2, r0
   2e2b0:	mov	r0, r6
   2e2b4:	ldr	r6, [sp, #36]	; 0x24
   2e2b8:	bl	487a0 <ftello64@plt+0x32260>
   2e2bc:	b	2dd28 <ftello64@plt+0x177e8>
   2e2c0:	mov	r1, r5
   2e2c4:	ldr	r0, [r4, #4]
   2e2c8:	bl	22774 <ftello64@plt+0xc234>
   2e2cc:	ldr	r2, [pc, #2468]	; 2ec78 <ftello64@plt+0x18738>
   2e2d0:	mov	r1, #11
   2e2d4:	ldr	r6, [sp, #36]	; 0x24
   2e2d8:	mov	r3, r0
   2e2dc:	add	r0, sp, #116	; 0x74
   2e2e0:	bl	16060 <gpgrt_snprintf@plt>
   2e2e4:	mov	r2, #5
   2e2e8:	ldr	r1, [pc, #2444]	; 2ec7c <ftello64@plt+0x1873c>
   2e2ec:	mov	r0, r5
   2e2f0:	bl	15718 <dcgettext@plt>
   2e2f4:	mov	r4, r0
   2e2f8:	ldr	r0, [sl, #204]	; 0xcc
   2e2fc:	bl	5cd9c <ftello64@plt+0x4685c>
   2e300:	add	r1, sp, #116	; 0x74
   2e304:	mov	r2, r0
   2e308:	mov	r0, r4
   2e30c:	bl	487a0 <ftello64@plt+0x32260>
   2e310:	b	2dd28 <ftello64@plt+0x177e8>
   2e314:	ldr	r0, [sl, #132]	; 0x84
   2e318:	str	r3, [sp, #64]	; 0x40
   2e31c:	cmp	r0, #0
   2e320:	beq	2e4f4 <ftello64@plt+0x17fb4>
   2e324:	add	r1, sp, #68	; 0x44
   2e328:	ldr	r2, [sp, #20]
   2e32c:	bl	5a338 <ftello64@plt+0x43df8>
   2e330:	cmp	r0, #0
   2e334:	bne	2e6d8 <ftello64@plt+0x18198>
   2e338:	bl	1afc0 <ftello64@plt+0x4a80>
   2e33c:	subs	r4, r0, #0
   2e340:	beq	2e520 <ftello64@plt+0x17fe0>
   2e344:	mov	r1, r4
   2e348:	add	r2, sp, #68	; 0x44
   2e34c:	mov	r3, #1
   2e350:	mov	r0, r7
   2e354:	bl	1b7a8 <ftello64@plt+0x5268>
   2e358:	subs	r1, r0, #0
   2e35c:	beq	2e550 <ftello64@plt+0x18010>
   2e360:	ldr	r0, [pc, #2328]	; 2ec80 <ftello64@plt+0x18740>
   2e364:	bl	488ec <ftello64@plt+0x323ac>
   2e368:	mov	r0, r4
   2e36c:	bl	1b0b0 <ftello64@plt+0x4b70>
   2e370:	ldr	r8, [sp, #64]	; 0x40
   2e374:	cmp	r8, #0
   2e378:	beq	2e520 <ftello64@plt+0x17fe0>
   2e37c:	mov	r0, r8
   2e380:	bl	23114 <ftello64@plt+0xcbd4>
   2e384:	subs	r5, r0, #0
   2e388:	beq	2e3d0 <ftello64@plt+0x17e90>
   2e38c:	mov	r1, #0
   2e390:	mov	r0, r8
   2e394:	bl	226c8 <ftello64@plt+0xc188>
   2e398:	mov	r4, r5
   2e39c:	mov	r8, r0
   2e3a0:	mov	r0, r5
   2e3a4:	bl	49ac8 <ftello64@plt+0x33588>
   2e3a8:	mov	r2, #0
   2e3ac:	str	r2, [sp]
   2e3b0:	mov	r3, r8
   2e3b4:	mov	r1, #61	; 0x3d
   2e3b8:	mov	r2, r0
   2e3bc:	mov	r0, r7
   2e3c0:	bl	1e0d4 <ftello64@plt+0x7b94>
   2e3c4:	mov	r0, r8
   2e3c8:	bl	156a0 <gcry_free@plt>
   2e3cc:	b	2dd04 <ftello64@plt+0x177c4>
   2e3d0:	str	r5, [sp, #12]
   2e3d4:	str	r5, [sp, #8]
   2e3d8:	str	r5, [sp, #4]
   2e3dc:	str	r5, [sp]
   2e3e0:	mov	r3, r5
   2e3e4:	ldr	r2, [pc, #2200]	; 2ec84 <ftello64@plt+0x18744>
   2e3e8:	mov	r1, r8
   2e3ec:	mov	r0, r7
   2e3f0:	bl	28fc4 <ftello64@plt+0x12a84>
   2e3f4:	subs	r5, r0, #0
   2e3f8:	bne	2e38c <ftello64@plt+0x17e4c>
   2e3fc:	mov	r1, #20
   2e400:	mov	r0, #1
   2e404:	bl	15eec <gcry_calloc@plt>
   2e408:	subs	r3, r0, #0
   2e40c:	str	r3, [sp, #20]
   2e410:	beq	2e76c <ftello64@plt+0x1822c>
   2e414:	ldr	r3, [sp, #20]
   2e418:	str	r8, [r3, #4]
   2e41c:	mov	r3, #1
   2e420:	str	r3, [sp, #36]	; 0x24
   2e424:	b	2de20 <ftello64@plt+0x178e0>
   2e428:	ldr	r5, [sl, #180]	; 0xb4
   2e42c:	ldr	r7, [sp, #24]
   2e430:	cmp	r5, #0
   2e434:	bne	2e570 <ftello64@plt+0x18030>
   2e438:	ldr	r6, [pc, #2120]	; 2ec88 <ftello64@plt+0x18748>
   2e43c:	ldr	r4, [sp, #20]
   2e440:	add	r8, sp, #116	; 0x74
   2e444:	b	2e460 <ftello64@plt+0x17f20>
   2e448:	bl	3c160 <ftello64@plt+0x25c20>
   2e44c:	cmp	r0, #0
   2e450:	bne	2e794 <ftello64@plt+0x18254>
   2e454:	ldr	r4, [r4]
   2e458:	cmp	r4, #0
   2e45c:	beq	2e570 <ftello64@plt+0x18030>
   2e460:	add	r2, sp, #64	; 0x40
   2e464:	ldr	r0, [r4, #4]
   2e468:	mov	r3, #1
   2e46c:	str	r2, [sp]
   2e470:	mov	r1, r6
   2e474:	mov	r2, r8
   2e478:	bl	15ee0 <ksba_cert_get_user_data@plt>
   2e47c:	subs	r3, r0, #0
   2e480:	bne	2e708 <ftello64@plt+0x181c8>
   2e484:	ldr	r9, [sp, #64]	; 0x40
   2e488:	cmp	r9, #0
   2e48c:	beq	2e740 <ftello64@plt+0x18200>
   2e490:	ldrb	r3, [sp, #116]	; 0x74
   2e494:	ldr	r1, [r4, #4]
   2e498:	mov	r0, r7
   2e49c:	cmp	r3, #0
   2e4a0:	bne	2e448 <ftello64@plt+0x17f08>
   2e4a4:	bl	3c394 <ftello64@plt+0x25e54>
   2e4a8:	b	2e44c <ftello64@plt+0x17f0c>
   2e4ac:	mov	r4, r8
   2e4b0:	ldr	r6, [sp, #36]	; 0x24
   2e4b4:	mov	r5, r8
   2e4b8:	b	2dd04 <ftello64@plt+0x177c4>
   2e4bc:	bl	161e0 <gpg_strerror@plt>
   2e4c0:	mov	r4, r5
   2e4c4:	ldr	r6, [sp, #36]	; 0x24
   2e4c8:	mov	r1, r0
   2e4cc:	ldr	r0, [pc, #1976]	; 2ec8c <ftello64@plt+0x1874c>
   2e4d0:	bl	487a0 <ftello64@plt+0x32260>
   2e4d4:	b	2dd04 <ftello64@plt+0x177c4>
   2e4d8:	bl	161e0 <gpg_strerror@plt>
   2e4dc:	mov	r4, r5
   2e4e0:	ldr	r6, [sp, #36]	; 0x24
   2e4e4:	mov	r1, r0
   2e4e8:	ldr	r0, [pc, #1952]	; 2ec90 <ftello64@plt+0x18750>
   2e4ec:	bl	488ec <ftello64@plt+0x323ac>
   2e4f0:	b	2dd04 <ftello64@plt+0x177c4>
   2e4f4:	add	r1, sp, #64	; 0x40
   2e4f8:	mov	r0, r7
   2e4fc:	bl	2dad8 <ftello64@plt+0x17598>
   2e500:	subs	r3, r0, #0
   2e504:	beq	2e370 <ftello64@plt+0x17e30>
   2e508:	cmn	r3, #1
   2e50c:	beq	2e520 <ftello64@plt+0x17fe0>
   2e510:	bl	161e0 <gpg_strerror@plt>
   2e514:	mov	r1, r0
   2e518:	ldr	r0, [pc, #1908]	; 2ec94 <ftello64@plt+0x18754>
   2e51c:	bl	488ec <ftello64@plt+0x323ac>
   2e520:	ldr	r0, [pc, #1904]	; 2ec98 <ftello64@plt+0x18758>
   2e524:	bl	487a0 <ftello64@plt+0x32260>
   2e528:	mov	r0, #17
   2e52c:	bl	49ac8 <ftello64@plt+0x33588>
   2e530:	ldr	r4, [pc, #1828]	; 2ec5c <ftello64@plt+0x1871c>
   2e534:	mov	r3, #0
   2e538:	mov	r1, #61	; 0x3d
   2e53c:	mov	r5, r4
   2e540:	mov	r2, r0
   2e544:	mov	r0, r7
   2e548:	bl	1e0d4 <ftello64@plt+0x7b94>
   2e54c:	b	2dd04 <ftello64@plt+0x177c4>
   2e550:	add	r1, sp, #64	; 0x40
   2e554:	mov	r0, r4
   2e558:	bl	1b338 <ftello64@plt+0x4df8>
   2e55c:	subs	r1, r0, #0
   2e560:	beq	2e368 <ftello64@plt+0x17e28>
   2e564:	ldr	r0, [pc, #1840]	; 2ec9c <ftello64@plt+0x1875c>
   2e568:	bl	488ec <ftello64@plt+0x323ac>
   2e56c:	b	2e368 <ftello64@plt+0x17e28>
   2e570:	mov	r2, #0
   2e574:	mov	r1, r2
   2e578:	add	r0, sp, #56	; 0x38
   2e57c:	bl	15640 <gcry_md_open@plt>
   2e580:	cmp	r0, #0
   2e584:	mov	r5, r0
   2e588:	mov	r4, r0
   2e58c:	bne	2e7ac <ftello64@plt+0x1826c>
   2e590:	ldr	r3, [sl]
   2e594:	tst	r3, #512	; 0x200
   2e598:	bne	2e79c <ftello64@plt+0x1825c>
   2e59c:	mov	r4, #0
   2e5a0:	b	2e5d0 <ftello64@plt+0x18090>
   2e5a4:	bl	15c7c <gcry_md_map_name@plt>
   2e5a8:	subs	r8, r0, #0
   2e5ac:	beq	2e6ec <ftello64@plt+0x181ac>
   2e5b0:	mov	r1, r8
   2e5b4:	ldr	r0, [sp, #56]	; 0x38
   2e5b8:	bl	162e8 <gcry_md_enable@plt>
   2e5bc:	mov	r2, r8
   2e5c0:	mov	r1, #10
   2e5c4:	ldr	r0, [r7, #12]
   2e5c8:	bl	571c0 <ftello64@plt+0x40c80>
   2e5cc:	add	r4, r4, #1
   2e5d0:	mov	r1, r4
   2e5d4:	ldr	r0, [sp, #48]	; 0x30
   2e5d8:	bl	1582c <ksba_cms_get_digest_algo_list@plt>
   2e5dc:	subs	r6, r0, #0
   2e5e0:	bne	2e5a4 <ftello64@plt+0x18064>
   2e5e4:	mov	r1, #1
   2e5e8:	ldr	r0, [r7, #12]
   2e5ec:	bl	57128 <ftello64@plt+0x40be8>
   2e5f0:	ldr	r3, [sp, #28]
   2e5f4:	cmp	r3, #0
   2e5f8:	beq	2e668 <ftello64@plt+0x18128>
   2e5fc:	ldr	r1, [sp, #56]	; 0x38
   2e600:	ldr	r0, [sp, #32]
   2e604:	bl	2d7b8 <ftello64@plt+0x17278>
   2e608:	cmp	r0, #0
   2e60c:	beq	2e910 <ftello64@plt+0x183d0>
   2e610:	ldr	r6, [sp, #20]
   2e614:	mov	r8, #0
   2e618:	ldr	r1, [r6, #12]
   2e61c:	ldr	r0, [sp, #56]	; 0x38
   2e620:	bl	15520 <gcry_md_read@plt>
   2e624:	mov	r4, r0
   2e628:	ldr	r0, [r6, #12]
   2e62c:	bl	1540c <gcry_md_get_algo_dlen@plt>
   2e630:	cmp	r0, #0
   2e634:	cmpne	r4, #0
   2e638:	beq	2e8f8 <ftello64@plt+0x183b8>
   2e63c:	mov	r3, r0
   2e640:	mov	r2, r4
   2e644:	mov	r1, r8
   2e648:	ldr	r0, [sp, #48]	; 0x30
   2e64c:	bl	15910 <ksba_cms_set_message_digest@plt>
   2e650:	subs	r4, r0, #0
   2e654:	bne	2e7f0 <ftello64@plt+0x182b0>
   2e658:	ldr	r6, [r6]
   2e65c:	add	r8, r8, #1
   2e660:	cmp	r6, #0
   2e664:	bne	2e618 <ftello64@plt+0x180d8>
   2e668:	add	r8, sp, #116	; 0x74
   2e66c:	mov	r0, r8
   2e670:	bl	4d438 <ftello64@plt+0x36ef8>
   2e674:	ldr	r6, [sp, #20]
   2e678:	mov	r9, #0
   2e67c:	mov	r2, r8
   2e680:	mov	r1, r9
   2e684:	ldr	r0, [sp, #48]	; 0x30
   2e688:	bl	1600c <ksba_cms_set_signing_time@plt>
   2e68c:	subs	r4, r0, #0
   2e690:	bne	2e7d0 <ftello64@plt+0x18290>
   2e694:	ldr	r6, [r6]
   2e698:	add	r9, r9, #1
   2e69c:	cmp	r6, #0
   2e6a0:	bne	2e67c <ftello64@plt+0x1813c>
   2e6a4:	mov	r3, r6
   2e6a8:	mov	r2, r6
   2e6ac:	ldr	r1, [pc, #1516]	; 2eca0 <ftello64@plt+0x18760>
   2e6b0:	ldr	r0, [sp, #48]	; 0x30
   2e6b4:	bl	1636c <ksba_cms_add_smime_capability@plt>
   2e6b8:	cmp	r0, #0
   2e6bc:	beq	2e808 <ftello64@plt+0x182c8>
   2e6c0:	bl	161e0 <gpg_strerror@plt>
   2e6c4:	ldr	r6, [sp, #36]	; 0x24
   2e6c8:	mov	r1, r0
   2e6cc:	ldr	r0, [pc, #1488]	; 2eca4 <ftello64@plt+0x18764>
   2e6d0:	bl	487a0 <ftello64@plt+0x32260>
   2e6d4:	b	2dd28 <ftello64@plt+0x177e8>
   2e6d8:	bl	161e0 <gpg_strerror@plt>
   2e6dc:	mov	r1, r0
   2e6e0:	ldr	r0, [pc, #1472]	; 2eca8 <ftello64@plt+0x18768>
   2e6e4:	bl	487a0 <ftello64@plt+0x32260>
   2e6e8:	b	2e520 <ftello64@plt+0x17fe0>
   2e6ec:	ldr	r5, [pc, #1464]	; 2ecac <ftello64@plt+0x1876c>
   2e6f0:	mov	r1, r6
   2e6f4:	ldr	r0, [pc, #1460]	; 2ecb0 <ftello64@plt+0x18770>
   2e6f8:	ldr	r6, [sp, #36]	; 0x24
   2e6fc:	mov	r4, r5
   2e700:	bl	487a0 <ftello64@plt+0x32260>
   2e704:	b	2dd04 <ftello64@plt+0x177c4>
   2e708:	ldr	r1, [pc, #1444]	; 2ecb4 <ftello64@plt+0x18774>
   2e70c:	mov	r2, #5
   2e710:	mov	r0, #0
   2e714:	mov	r5, r3
   2e718:	bl	15718 <dcgettext@plt>
   2e71c:	mov	r4, r0
   2e720:	mov	r0, r5
   2e724:	bl	161e0 <gpg_strerror@plt>
   2e728:	mov	r1, r0
   2e72c:	mov	r0, r4
   2e730:	bl	487a0 <ftello64@plt+0x32260>
   2e734:	ldr	r6, [sp, #36]	; 0x24
   2e738:	mov	r4, r5
   2e73c:	b	2dd04 <ftello64@plt+0x177c4>
   2e740:	mov	r2, #5
   2e744:	ldr	r1, [pc, #1384]	; 2ecb4 <ftello64@plt+0x18774>
   2e748:	bl	15718 <dcgettext@plt>
   2e74c:	mov	r4, r0
   2e750:	mov	r0, r9
   2e754:	bl	161e0 <gpg_strerror@plt>
   2e758:	ldr	r6, [sp, #36]	; 0x24
   2e75c:	mov	r1, r0
   2e760:	mov	r0, r4
   2e764:	bl	487a0 <ftello64@plt+0x32260>
   2e768:	b	2dd28 <ftello64@plt+0x177e8>
   2e76c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2e770:	subs	r4, r0, #0
   2e774:	beq	2e7c4 <ftello64@plt+0x18284>
   2e778:	uxth	r4, r4
   2e77c:	orr	r4, r4, #50331648	; 0x3000000
   2e780:	mov	r0, r8
   2e784:	bl	15358 <ksba_cert_release@plt>
   2e788:	mov	r5, r4
   2e78c:	ldr	r6, [sp, #20]
   2e790:	b	2dd04 <ftello64@plt+0x177c4>
   2e794:	mov	r5, r0
   2e798:	b	2e734 <ftello64@plt+0x181f4>
   2e79c:	ldr	r1, [pc, #1300]	; 2ecb8 <ftello64@plt+0x18778>
   2e7a0:	ldr	r0, [sp, #56]	; 0x38
   2e7a4:	bl	15c4c <gcry_md_debug@plt>
   2e7a8:	b	2e59c <ftello64@plt+0x1805c>
   2e7ac:	bl	161e0 <gpg_strerror@plt>
   2e7b0:	ldr	r6, [sp, #36]	; 0x24
   2e7b4:	mov	r1, r0
   2e7b8:	ldr	r0, [pc, #1276]	; 2ecbc <ftello64@plt+0x1877c>
   2e7bc:	bl	487a0 <ftello64@plt+0x32260>
   2e7c0:	b	2dd04 <ftello64@plt+0x177c4>
   2e7c4:	mov	r0, r8
   2e7c8:	bl	15358 <ksba_cert_release@plt>
   2e7cc:	b	2dd30 <ftello64@plt+0x177f0>
   2e7d0:	bl	161e0 <gpg_strerror@plt>
   2e7d4:	mov	r5, r4
   2e7d8:	ldr	r6, [sp, #36]	; 0x24
   2e7dc:	mov	r1, r0
   2e7e0:	ldr	r0, [pc, #1240]	; 2ecc0 <ftello64@plt+0x18780>
   2e7e4:	bl	487a0 <ftello64@plt+0x32260>
   2e7e8:	b	2dd04 <ftello64@plt+0x177c4>
   2e7ec:	mov	r4, r2
   2e7f0:	bl	161e0 <gpg_strerror@plt>
   2e7f4:	ldr	r6, [sp, #36]	; 0x24
   2e7f8:	mov	r1, r0
   2e7fc:	ldr	r0, [pc, #1216]	; 2ecc4 <ftello64@plt+0x18784>
   2e800:	bl	487a0 <ftello64@plt+0x32260>
   2e804:	b	2dd00 <ftello64@plt+0x177c0>
   2e808:	mov	r3, r6
   2e80c:	mov	r2, r6
   2e810:	ldr	r1, [pc, #1200]	; 2ecc8 <ftello64@plt+0x18788>
   2e814:	ldr	r0, [sp, #48]	; 0x30
   2e818:	bl	1636c <ksba_cms_add_smime_capability@plt>
   2e81c:	cmp	r0, #0
   2e820:	bne	2e6c0 <ftello64@plt+0x18180>
   2e824:	ldr	r3, [sp, #28]
   2e828:	cmp	r3, #0
   2e82c:	movne	r3, #68	; 0x44
   2e830:	moveq	r3, #83	; 0x53
   2e834:	str	r3, [sp, #24]
   2e838:	b	2e84c <ftello64@plt+0x1830c>
   2e83c:	cmp	r3, #7
   2e840:	beq	2e924 <ftello64@plt+0x183e4>
   2e844:	cmp	r3, #6
   2e848:	beq	2eb68 <ftello64@plt+0x18628>
   2e84c:	add	r1, sp, #52	; 0x34
   2e850:	ldr	r0, [sp, #48]	; 0x30
   2e854:	bl	15c58 <ksba_cms_build@plt>
   2e858:	subs	r2, r0, #0
   2e85c:	bne	2eb48 <ftello64@plt+0x18608>
   2e860:	ldr	r3, [sp, #52]	; 0x34
   2e864:	cmp	r3, #4
   2e868:	bne	2e83c <ftello64@plt+0x182fc>
   2e86c:	ldr	r3, [sp, #28]
   2e870:	cmp	r3, #0
   2e874:	bne	2eae0 <ftello64@plt+0x185a0>
   2e878:	ldr	r2, [sp, #44]	; 0x2c
   2e87c:	ldr	r1, [sp, #56]	; 0x38
   2e880:	ldr	r0, [sp, #32]
   2e884:	bl	2d8bc <ftello64@plt+0x1737c>
   2e888:	subs	r5, r0, #0
   2e88c:	bne	2e734 <ftello64@plt+0x181f4>
   2e890:	mov	r1, #7
   2e894:	ldr	r0, [r7, #12]
   2e898:	bl	57128 <ftello64@plt+0x40be8>
   2e89c:	ldr	r6, [sp, #20]
   2e8a0:	ldr	r1, [r6, #12]
   2e8a4:	ldr	r0, [sp, #56]	; 0x38
   2e8a8:	bl	15520 <gcry_md_read@plt>
   2e8ac:	mov	r4, r0
   2e8b0:	ldr	r0, [r6, #12]
   2e8b4:	bl	1540c <gcry_md_get_algo_dlen@plt>
   2e8b8:	cmp	r0, #0
   2e8bc:	cmpne	r4, #0
   2e8c0:	mov	r3, r0
   2e8c4:	beq	2e8f8 <ftello64@plt+0x183b8>
   2e8c8:	mov	r2, r4
   2e8cc:	mov	r1, r5
   2e8d0:	ldr	r0, [sp, #48]	; 0x30
   2e8d4:	bl	15910 <ksba_cms_set_message_digest@plt>
   2e8d8:	subs	r2, r0, #0
   2e8dc:	bne	2e7ec <ftello64@plt+0x182ac>
   2e8e0:	ldr	r6, [r6]
   2e8e4:	add	r5, r5, #1
   2e8e8:	cmp	r6, #0
   2e8ec:	bne	2e8a0 <ftello64@plt+0x18360>
   2e8f0:	ldr	r3, [sp, #52]	; 0x34
   2e8f4:	b	2e844 <ftello64@plt+0x18304>
   2e8f8:	ldr	r5, [pc, #940]	; 2ecac <ftello64@plt+0x1876c>
   2e8fc:	ldr	r0, [pc, #968]	; 2eccc <ftello64@plt+0x1878c>
   2e900:	ldr	r6, [sp, #36]	; 0x24
   2e904:	mov	r4, r5
   2e908:	bl	487a0 <ftello64@plt+0x32260>
   2e90c:	b	2dd04 <ftello64@plt+0x177c4>
   2e910:	mov	r1, #7
   2e914:	ldr	r0, [r7, #12]
   2e918:	bl	57128 <ftello64@plt+0x40be8>
   2e91c:	b	2e610 <ftello64@plt+0x180d0>
   2e920:	bl	15748 <__stack_chk_fail@plt>
   2e924:	mov	r1, r2
   2e928:	add	r0, sp, #60	; 0x3c
   2e92c:	bl	15640 <gcry_md_open@plt>
   2e930:	subs	r5, r0, #0
   2e934:	bne	2ebe0 <ftello64@plt+0x186a0>
   2e938:	ldr	r3, [sl]
   2e93c:	tst	r3, #512	; 0x200
   2e940:	bne	2ead0 <ftello64@plt+0x18590>
   2e944:	ldr	r2, [sp, #60]	; 0x3c
   2e948:	ldr	r1, [pc, #896]	; 2ecd0 <ftello64@plt+0x18790>
   2e94c:	ldr	r0, [sp, #48]	; 0x30
   2e950:	bl	15d78 <ksba_cms_set_hash_function@plt>
   2e954:	mov	r3, #0
   2e958:	mov	r2, r3
   2e95c:	mov	r1, #20
   2e960:	ldr	r0, [r7, #12]
   2e964:	str	r3, [sp, #64]	; 0x40
   2e968:	bl	571c0 <ftello64@plt+0x40c80>
   2e96c:	ldr	r9, [sp, #20]
   2e970:	ldr	r4, [sp, #20]
   2e974:	ldr	r1, [r4, #12]
   2e978:	ldr	r0, [sp, #60]	; 0x3c
   2e97c:	bl	162e8 <gcry_md_enable@plt>
   2e980:	ldr	r2, [r4, #12]
   2e984:	mov	r1, #11
   2e988:	ldr	r0, [r7, #12]
   2e98c:	bl	571c0 <ftello64@plt+0x40c80>
   2e990:	ldr	r4, [r4]
   2e994:	cmp	r4, #0
   2e998:	bne	2e974 <ftello64@plt+0x18434>
   2e99c:	mov	r1, r5
   2e9a0:	ldr	r0, [sp, #48]	; 0x30
   2e9a4:	bl	1534c <ksba_cms_hash_signed_attrs@plt>
   2e9a8:	subs	r6, r0, #0
   2e9ac:	bne	2ebb4 <ftello64@plt+0x18674>
   2e9b0:	add	r2, sp, #64	; 0x40
   2e9b4:	ldr	r3, [r9, #12]
   2e9b8:	ldr	r1, [r9, #4]
   2e9bc:	mov	r0, r7
   2e9c0:	str	r2, [sp]
   2e9c4:	ldr	r2, [sp, #60]	; 0x3c
   2e9c8:	bl	25b7c <ftello64@plt+0xf63c>
   2e9cc:	subs	r6, r0, #0
   2e9d0:	bne	2eb28 <ftello64@plt+0x185e8>
   2e9d4:	ldr	r2, [sp, #64]	; 0x40
   2e9d8:	mov	r1, r5
   2e9dc:	ldr	r0, [sp, #48]	; 0x30
   2e9e0:	bl	15874 <ksba_cms_set_sig_val@plt>
   2e9e4:	mov	r6, r0
   2e9e8:	ldr	r0, [sp, #64]	; 0x40
   2e9ec:	bl	156a0 <gcry_free@plt>
   2e9f0:	cmp	r6, #0
   2e9f4:	bne	2eaf4 <ftello64@plt+0x185b4>
   2e9f8:	mov	r1, #2
   2e9fc:	ldr	r0, [r9, #4]
   2ea00:	bl	226c8 <ftello64@plt+0xc188>
   2ea04:	subs	r6, r0, #0
   2ea08:	beq	2eb9c <ftello64@plt+0x1865c>
   2ea0c:	mov	r1, r4
   2ea10:	ldr	r0, [r9, #4]
   2ea14:	bl	22970 <ftello64@plt+0xc430>
   2ea18:	ldr	r3, [r9, #12]
   2ea1c:	ldr	r1, [sp, #24]
   2ea20:	str	r6, [sp, #4]
   2ea24:	str	r8, [sp]
   2ea28:	mov	r2, r0
   2ea2c:	ldr	r0, [pc, #672]	; 2ecd4 <ftello64@plt+0x18794>
   2ea30:	bl	50758 <ftello64@plt+0x3a218>
   2ea34:	subs	r4, r0, #0
   2ea38:	beq	2eaa4 <ftello64@plt+0x18564>
   2ea3c:	mov	r0, r6
   2ea40:	bl	156a0 <gcry_free@plt>
   2ea44:	mov	r2, r4
   2ea48:	mov	r1, #51	; 0x33
   2ea4c:	mov	r0, r7
   2ea50:	bl	1e3f8 <ftello64@plt+0x7eb8>
   2ea54:	mov	r0, r4
   2ea58:	bl	156a0 <gcry_free@plt>
   2ea5c:	ldr	r2, [r9, #4]
   2ea60:	mov	r3, #0
   2ea64:	mov	r1, #39	; 0x27
   2ea68:	ldr	r0, [r7, #12]
   2ea6c:	bl	572a0 <ftello64@plt+0x40d60>
   2ea70:	ldr	r9, [r9]
   2ea74:	add	r5, r5, #1
   2ea78:	cmp	r9, #0
   2ea7c:	beq	2ebd0 <ftello64@plt+0x18690>
   2ea80:	mov	r3, #0
   2ea84:	ldr	r0, [r7, #12]
   2ea88:	mov	r2, r5
   2ea8c:	mov	r1, #20
   2ea90:	str	r3, [sp, #64]	; 0x40
   2ea94:	bl	571c0 <ftello64@plt+0x40c80>
   2ea98:	ldr	r0, [sp, #60]	; 0x3c
   2ea9c:	bl	15e8c <gcry_md_reset@plt>
   2eaa0:	b	2e970 <ftello64@plt+0x18430>
   2eaa4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2eaa8:	cmp	r0, #0
   2eaac:	beq	2ea3c <ftello64@plt+0x184fc>
   2eab0:	uxth	r3, r0
   2eab4:	mov	r0, r6
   2eab8:	orr	r6, r3, #50331648	; 0x3000000
   2eabc:	bl	156a0 <gcry_free@plt>
   2eac0:	ldr	r0, [sp, #60]	; 0x3c
   2eac4:	bl	15484 <gcry_md_close@plt>
   2eac8:	mov	r5, r6
   2eacc:	b	2e734 <ftello64@plt+0x181f4>
   2ead0:	ldr	r1, [pc, #512]	; 2ecd8 <ftello64@plt+0x18798>
   2ead4:	ldr	r0, [sp, #60]	; 0x3c
   2ead8:	bl	15c4c <gcry_md_debug@plt>
   2eadc:	b	2e944 <ftello64@plt+0x18404>
   2eae0:	ldr	r3, [pc, #500]	; 2ecdc <ftello64@plt+0x1879c>
   2eae4:	ldr	r2, [pc, #500]	; 2ece0 <ftello64@plt+0x187a0>
   2eae8:	ldr	r1, [pc, #500]	; 2ece4 <ftello64@plt+0x187a4>
   2eaec:	ldr	r0, [pc, #500]	; 2ece8 <ftello64@plt+0x187a8>
   2eaf0:	bl	16504 <__assert_fail@plt>
   2eaf4:	ldr	r2, [r9, #4]
   2eaf8:	mov	r3, r6
   2eafc:	ldr	r0, [r7, #12]
   2eb00:	mov	r1, #39	; 0x27
   2eb04:	bl	572a0 <ftello64@plt+0x40d60>
   2eb08:	mov	r0, r6
   2eb0c:	bl	161e0 <gpg_strerror@plt>
   2eb10:	mov	r1, r0
   2eb14:	ldr	r0, [pc, #464]	; 2ecec <ftello64@plt+0x187ac>
   2eb18:	bl	487a0 <ftello64@plt+0x32260>
   2eb1c:	ldr	r0, [sp, #60]	; 0x3c
   2eb20:	bl	15484 <gcry_md_close@plt>
   2eb24:	b	2eac8 <ftello64@plt+0x18588>
   2eb28:	ldr	r0, [r7, #12]
   2eb2c:	ldr	r2, [r9, #4]
   2eb30:	mov	r3, r6
   2eb34:	mov	r1, #39	; 0x27
   2eb38:	bl	572a0 <ftello64@plt+0x40d60>
   2eb3c:	ldr	r0, [sp, #60]	; 0x3c
   2eb40:	bl	15484 <gcry_md_close@plt>
   2eb44:	b	2eac8 <ftello64@plt+0x18588>
   2eb48:	mov	r4, r2
   2eb4c:	bl	161e0 <gpg_strerror@plt>
   2eb50:	mov	r5, r4
   2eb54:	ldr	r6, [sp, #36]	; 0x24
   2eb58:	mov	r1, r0
   2eb5c:	ldr	r0, [pc, #396]	; 2ecf0 <ftello64@plt+0x187b0>
   2eb60:	bl	488ec <ftello64@plt+0x323ac>
   2eb64:	b	2dd04 <ftello64@plt+0x177c4>
   2eb68:	ldr	r0, [sp, #40]	; 0x28
   2eb6c:	bl	5c2dc <ftello64@plt+0x45d9c>
   2eb70:	cmp	r0, #0
   2eb74:	mov	r5, r0
   2eb78:	mov	r4, r0
   2eb7c:	bne	2ebf4 <ftello64@plt+0x186b4>
   2eb80:	ldr	r0, [r7, #12]
   2eb84:	mov	r1, #40	; 0x28
   2eb88:	bl	57128 <ftello64@plt+0x40be8>
   2eb8c:	ldr	r0, [pc, #352]	; 2ecf4 <ftello64@plt+0x187b4>
   2eb90:	ldr	r6, [sp, #36]	; 0x24
   2eb94:	bl	4873c <ftello64@plt+0x321fc>
   2eb98:	b	2dd28 <ftello64@plt+0x177e8>
   2eb9c:	ldr	r5, [pc, #340]	; 2ecf8 <ftello64@plt+0x187b8>
   2eba0:	ldr	r0, [sp, #60]	; 0x3c
   2eba4:	ldr	r6, [sp, #36]	; 0x24
   2eba8:	mov	r4, r5
   2ebac:	bl	15484 <gcry_md_close@plt>
   2ebb0:	b	2dd04 <ftello64@plt+0x177c4>
   2ebb4:	bl	161e0 <gpg_strerror@plt>
   2ebb8:	mov	r1, r0
   2ebbc:	ldr	r0, [pc, #312]	; 2ecfc <ftello64@plt+0x187bc>
   2ebc0:	bl	488ec <ftello64@plt+0x323ac>
   2ebc4:	ldr	r0, [sp, #60]	; 0x3c
   2ebc8:	bl	15484 <gcry_md_close@plt>
   2ebcc:	b	2eac8 <ftello64@plt+0x18588>
   2ebd0:	ldr	r0, [sp, #60]	; 0x3c
   2ebd4:	bl	15484 <gcry_md_close@plt>
   2ebd8:	ldr	r3, [sp, #52]	; 0x34
   2ebdc:	b	2e844 <ftello64@plt+0x18304>
   2ebe0:	bl	161e0 <gpg_strerror@plt>
   2ebe4:	mov	r1, r0
   2ebe8:	ldr	r0, [pc, #204]	; 2ecbc <ftello64@plt+0x1877c>
   2ebec:	bl	487a0 <ftello64@plt+0x32260>
   2ebf0:	b	2e734 <ftello64@plt+0x181f4>
   2ebf4:	bl	161e0 <gpg_strerror@plt>
   2ebf8:	ldr	r6, [sp, #36]	; 0x24
   2ebfc:	mov	r1, r0
   2ec00:	ldr	r0, [pc, #248]	; 2ed00 <ftello64@plt+0x187c0>
   2ec04:	bl	487a0 <ftello64@plt+0x32260>
   2ec08:	b	2dd04 <ftello64@plt+0x177c4>
   2ec0c:	andeq	pc, r7, r8, lsl #15
   2ec10:	andeq	r0, r8, r0, lsr #30
   2ec14:	andeq	r7, r6, ip, asr #24
   2ec18:	andeq	r7, r6, ip, lsr #31
   2ec1c:	andeq	r7, r6, ip, asr ip
   2ec20:	andeq	r7, r6, r4, ror #10
   2ec24:	andeq	r7, r6, r0, lsl #11
   2ec28:	andeq	r7, r6, r0, lsr #23
   2ec2c:	strdeq	r6, [r6], -r8
   2ec30:			; <UNDEFINED> instruction: 0x00067bb0
   2ec34:	strdeq	r7, [r6], -r8
   2ec38:	andeq	r7, r6, r0, ror #23
   2ec3c:	andeq	r7, r6, r8, asr #23
   2ec40:	ldrdeq	r7, [r6], -r0
   2ec44:	andeq	sl, r6, r0, ror r8
   2ec48:	andeq	r7, r6, r0, lsl ip
   2ec4c:	andeq	r7, r6, r4, lsr ip
   2ec50:	movweq	r0, #251	; 0xfb
   2ec54:	andeq	r7, r6, r8, lsr ip
   2ec58:	ldrdeq	r1, [r6], -r8
   2ec5c:	movweq	r0, #1
   2ec60:	andeq	r7, r6, r4, lsr sp
   2ec64:	andeq	r7, r6, r8, asr sp
   2ec68:	andeq	r7, r6, r4, lsr #27
   2ec6c:	andeq	r7, r6, r8, asr #27
   2ec70:	andeq	r7, r6, r8, ror #27
   2ec74:	andeq	r0, r6, r8, asr #1
   2ec78:	strdeq	r7, [r6], -r8
   2ec7c:	andeq	r7, r6, r0, lsl #18
   2ec80:	ldrdeq	r7, [r6], -r0
   2ec84:			; <UNDEFINED> instruction: 0x0006abbc
   2ec88:	andeq	r5, r6, r0, lsl r7
   2ec8c:	andeq	r7, r6, r4, lsl #27
   2ec90:	andeq	r7, r6, r4, lsl lr
   2ec94:	andeq	r7, r6, r4, lsl #25
   2ec98:	andeq	r7, r6, r8, lsl sp
   2ec9c:	strdeq	r7, [r6], -ip
   2eca0:	andeq	pc, r5, ip, asr #29
   2eca4:	strdeq	r7, [r6], -r0
   2eca8:	andeq	r7, r6, ip, lsr #25
   2ecac:	movweq	r0, #59	; 0x3b
   2ecb0:			; <UNDEFINED> instruction: 0x00064bb0
   2ecb4:	andeq	r7, r6, ip, lsr lr
   2ecb8:	andeq	r7, r6, ip, ror #28
   2ecbc:	andeq	r4, r6, ip, ror #3
   2ecc0:	andeq	r7, r6, r8, asr #29
   2ecc4:	andeq	r7, r6, r0, lsr #29
   2ecc8:			; <UNDEFINED> instruction: 0x0005feb0
   2eccc:	andeq	r7, r6, r8, ror lr
   2ecd0:	andeq	r5, r1, r8, lsl #13
   2ecd4:	andeq	r7, r6, r4, lsl #31
   2ecd8:	andeq	r7, r6, r4, asr pc
   2ecdc:	andeq	r7, r6, r4, asr fp
   2ece0:	andeq	r0, r0, r9, lsr #5
   2ece4:	andeq	r7, r6, r8, lsr pc
   2ece8:	andeq	r7, r6, r8, asr #30
   2ecec:	andeq	r7, r6, r0, ror #30
   2ecf0:	andeq	r7, r6, ip, lsl pc
   2ecf4:	muleq	r6, r8, pc	; <UNPREDICTABLE>
   2ecf8:	movweq	r8, #86	; 0x56
   2ecfc:	andeq	r7, r6, r4, ror #19
   2ed00:	andeq	r7, r6, r0, ror #12
   2ed04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ed08:	mov	ip, #0
   2ed0c:	ldr	lr, [r0, #4]
   2ed10:	subs	r9, r1, #0
   2ed14:	sub	sp, sp, #12
   2ed18:	ldr	sl, [lr, #80]	; 0x50
   2ed1c:	str	ip, [r3]
   2ed20:	beq	2eecc <ftello64@plt+0x1898c>
   2ed24:	ldr	ip, [r0, #12]
   2ed28:	cmp	ip, #0
   2ed2c:	bne	2eecc <ftello64@plt+0x1898c>
   2ed30:	cmp	sl, r2
   2ed34:	mov	fp, r2
   2ed38:	mov	r8, r3
   2ed3c:	mov	r5, r0
   2ed40:	bhi	2eee4 <ftello64@plt+0x189a4>
   2ed44:	ldr	r3, [r0, #8]
   2ed48:	ldr	r4, [r0, #28]
   2ed4c:	cmp	r3, #0
   2ed50:	bne	2edb4 <ftello64@plt+0x18874>
   2ed54:	ldr	r3, [r0, #20]
   2ed58:	ldr	r7, [r0, #24]
   2ed5c:	cmp	r3, r4
   2ed60:	bls	2edb0 <ftello64@plt+0x18870>
   2ed64:	sub	r3, r4, #1
   2ed68:	add	r7, r7, r3
   2ed6c:	b	2ed84 <ftello64@plt+0x18844>
   2ed70:	strb	r0, [r7, #1]!
   2ed74:	ldr	r3, [r5, #20]
   2ed78:	add	r4, r4, #1
   2ed7c:	cmp	r3, r4
   2ed80:	bls	2edb0 <ftello64@plt+0x18870>
   2ed84:	ldr	r0, [r5]
   2ed88:	bl	15f7c <gpgrt_fgetc@plt>
   2ed8c:	cmn	r0, #1
   2ed90:	mov	r6, r0
   2ed94:	bne	2ed70 <ftello64@plt+0x18830>
   2ed98:	ldr	r0, [r5]
   2ed9c:	bl	1579c <gpgrt_ferror@plt>
   2eda0:	cmp	r0, #0
   2eda4:	moveq	r3, #1
   2eda8:	streq	r3, [r5, #8]
   2edac:	bne	2eed4 <ftello64@plt+0x18994>
   2edb0:	str	r4, [r5, #28]
   2edb4:	cmp	fp, r4
   2edb8:	movcc	r0, fp
   2edbc:	movcs	r0, r4
   2edc0:	mov	r1, sl
   2edc4:	bl	5f25c <ftello64@plt+0x48d1c>
   2edc8:	mul	r6, r0, sl
   2edcc:	cmp	r6, #0
   2edd0:	bne	2ee84 <ftello64@plt+0x18944>
   2edd4:	ldr	r6, [r5, #8]
   2edd8:	cmp	r6, #0
   2eddc:	beq	2ee78 <ftello64@plt+0x18938>
   2ede0:	mov	r1, sl
   2ede4:	mov	r0, r4
   2ede8:	bl	5f688 <ftello64@plt+0x49148>
   2edec:	ldr	r0, [r5, #20]
   2edf0:	ldr	r3, [r5, #24]
   2edf4:	cmp	r0, r4
   2edf8:	movls	r2, #0
   2edfc:	movhi	r2, #1
   2ee00:	sub	r1, sl, r1
   2ee04:	cmp	r1, #0
   2ee08:	movle	r2, #0
   2ee0c:	cmp	r2, #0
   2ee10:	beq	2ee50 <ftello64@plt+0x18910>
   2ee14:	add	r3, r3, r4
   2ee18:	mov	r0, r3
   2ee1c:	uxtb	lr, r1
   2ee20:	strb	lr, [r0], #1
   2ee24:	ldr	ip, [r5, #20]
   2ee28:	sub	r6, r0, r3
   2ee2c:	cmp	r1, r6
   2ee30:	add	r4, r4, #1
   2ee34:	movle	r2, #0
   2ee38:	movgt	r2, #1
   2ee3c:	cmp	ip, r4
   2ee40:	movls	r2, #0
   2ee44:	cmp	r2, #0
   2ee48:	bne	2ee20 <ftello64@plt+0x188e0>
   2ee4c:	ldr	r3, [r5, #24]
   2ee50:	ldr	r2, [r5, #4]
   2ee54:	mov	r1, r9
   2ee58:	mov	r6, #0
   2ee5c:	ldr	r0, [r2, #8]
   2ee60:	mov	r2, r4
   2ee64:	str	r4, [sp]
   2ee68:	bl	15694 <gcry_cipher_encrypt@plt>
   2ee6c:	mov	r3, #1
   2ee70:	str	r4, [r8]
   2ee74:	str	r3, [r5, #12]
   2ee78:	mov	r0, r6
   2ee7c:	add	sp, sp, #12
   2ee80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ee84:	ldr	r2, [r5, #4]
   2ee88:	ldr	r3, [r5, #24]
   2ee8c:	mov	r1, r9
   2ee90:	ldr	r0, [r2, #8]
   2ee94:	mov	r2, r6
   2ee98:	str	r6, [sp]
   2ee9c:	bl	15694 <gcry_cipher_encrypt@plt>
   2eea0:	str	r6, [r8]
   2eea4:	ldr	r2, [r5, #28]
   2eea8:	ldr	r0, [r5, #24]
   2eeac:	sub	r2, r2, r6
   2eeb0:	add	r1, r0, r6
   2eeb4:	str	r2, [r5, #28]
   2eeb8:	bl	15508 <memmove@plt>
   2eebc:	mov	r6, #0
   2eec0:	mov	r0, r6
   2eec4:	add	sp, sp, #12
   2eec8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2eecc:	mvn	r6, #0
   2eed0:	b	2ee78 <ftello64@plt+0x18938>
   2eed4:	bl	15e20 <__errno_location@plt>
   2eed8:	ldr	r3, [r0]
   2eedc:	str	r3, [r5, #16]
   2eee0:	b	2ee78 <ftello64@plt+0x18938>
   2eee4:	ldr	r2, [pc, #8]	; 2eef4 <ftello64@plt+0x189b4>
   2eee8:	mov	r1, #243	; 0xf3
   2eeec:	ldr	r0, [pc, #4]	; 2eef8 <ftello64@plt+0x189b8>
   2eef0:	bl	48b00 <ftello64@plt+0x325c0>
   2eef4:	andeq	r8, r6, r0, lsl r0
   2eef8:	andeq	r8, r6, ip, lsl r0
   2eefc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ef00:	mov	ip, #0
   2ef04:	ldr	r8, [pc, #2980]	; 2fab0 <ftello64@plt+0x19570>
   2ef08:	sub	sp, sp, #108	; 0x6c
   2ef0c:	mov	r7, r0
   2ef10:	ldr	lr, [r8]
   2ef14:	mov	r6, r1
   2ef18:	mov	r5, r2
   2ef1c:	mov	r1, ip
   2ef20:	mov	r2, #32
   2ef24:	add	r0, sp, #56	; 0x38
   2ef28:	mov	fp, r3
   2ef2c:	str	lr, [sp, #100]	; 0x64
   2ef30:	str	ip, [sp, #24]
   2ef34:	str	ip, [sp, #32]
   2ef38:	str	ip, [sp, #36]	; 0x24
   2ef3c:	bl	15ebc <memset@plt>
   2ef40:	ldr	r0, [r7, #12]
   2ef44:	mov	r1, #1
   2ef48:	bl	570f4 <ftello64@plt+0x40bb4>
   2ef4c:	cmp	r6, #0
   2ef50:	beq	2ef80 <ftello64@plt+0x18a40>
   2ef54:	ldr	r2, [r6, #8]
   2ef58:	cmp	r2, #0
   2ef5c:	beq	2efc8 <ftello64@plt+0x18a88>
   2ef60:	mov	r3, r6
   2ef64:	b	2ef74 <ftello64@plt+0x18a34>
   2ef68:	ldr	r2, [r3, #8]
   2ef6c:	cmp	r2, #0
   2ef70:	beq	2efc8 <ftello64@plt+0x18a88>
   2ef74:	ldr	r3, [r3]
   2ef78:	cmp	r3, #0
   2ef7c:	bne	2ef68 <ftello64@plt+0x18a28>
   2ef80:	mov	r2, #5
   2ef84:	ldr	r1, [pc, #2856]	; 2fab4 <ftello64@plt+0x19574>
   2ef88:	mov	r0, #0
   2ef8c:	bl	15718 <dcgettext@plt>
   2ef90:	bl	487a0 <ftello64@plt+0x32260>
   2ef94:	mov	r9, #0
   2ef98:	ldr	r2, [pc, #2840]	; 2fab8 <ftello64@plt+0x19578>
   2ef9c:	mov	r1, #62	; 0x3e
   2efa0:	mov	r0, r7
   2efa4:	bl	1e3f8 <ftello64@plt+0x7eb8>
   2efa8:	ldr	r0, [r7, #12]
   2efac:	mov	r2, r9
   2efb0:	mov	r1, #35	; 0x23
   2efb4:	bl	571c0 <ftello64@plt+0x40c80>
   2efb8:	mov	r4, r9
   2efbc:	mov	sl, r9
   2efc0:	ldr	r5, [pc, #2804]	; 2fabc <ftello64@plt+0x1957c>
   2efc4:	b	2f018 <ftello64@plt+0x18ad8>
   2efc8:	mov	r4, r6
   2efcc:	ldr	r4, [r4]
   2efd0:	add	r2, r2, #1
   2efd4:	cmp	r4, #0
   2efd8:	bne	2efcc <ftello64@plt+0x18a8c>
   2efdc:	mov	r1, #35	; 0x23
   2efe0:	ldr	r0, [r7, #12]
   2efe4:	bl	571c0 <ftello64@plt+0x40c80>
   2efe8:	bl	1afc0 <ftello64@plt+0x4a80>
   2efec:	subs	sl, r0, #0
   2eff0:	beq	2f180 <ftello64@plt+0x18c40>
   2eff4:	mov	r0, r5
   2eff8:	ldr	r1, [pc, #2752]	; 2fac0 <ftello64@plt+0x19580>
   2effc:	bl	159e8 <gpgrt_fdopen_nc@plt>
   2f000:	subs	r9, r0, #0
   2f004:	beq	2f14c <ftello64@plt+0x18c0c>
   2f008:	add	r0, sp, #32
   2f00c:	bl	15fd0 <ksba_reader_new@plt>
   2f010:	subs	r5, r0, #0
   2f014:	beq	2f06c <ftello64@plt+0x18b2c>
   2f018:	ldr	r0, [sp, #36]	; 0x24
   2f01c:	bl	162b8 <ksba_cms_release@plt>
   2f020:	ldr	r0, [sp, #24]
   2f024:	bl	5c450 <ftello64@plt+0x45f10>
   2f028:	ldr	r0, [sp, #32]
   2f02c:	bl	15418 <ksba_reader_release@plt>
   2f030:	mov	r0, sl
   2f034:	bl	1b0b0 <ftello64@plt+0x4b70>
   2f038:	mov	r0, r4
   2f03c:	bl	156a0 <gcry_free@plt>
   2f040:	mov	r0, r9
   2f044:	bl	15a0c <gpgrt_fclose@plt>
   2f048:	ldr	r0, [sp, #80]	; 0x50
   2f04c:	bl	156a0 <gcry_free@plt>
   2f050:	ldr	r2, [sp, #100]	; 0x64
   2f054:	ldr	r3, [r8]
   2f058:	mov	r0, r5
   2f05c:	cmp	r2, r3
   2f060:	bne	2fa94 <ftello64@plt+0x19554>
   2f064:	add	sp, sp, #108	; 0x6c
   2f068:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f06c:	add	r2, sp, #56	; 0x38
   2f070:	ldr	r1, [pc, #2636]	; 2fac4 <ftello64@plt+0x19584>
   2f074:	ldr	r0, [sp, #32]
   2f078:	bl	153f4 <ksba_reader_set_cb@plt>
   2f07c:	subs	r5, r0, #0
   2f080:	bne	2f018 <ftello64@plt+0x18ad8>
   2f084:	ldr	r1, [r7, #56]	; 0x38
   2f088:	ldr	r2, [r7, #52]	; 0x34
   2f08c:	adds	r1, r1, #0
   2f090:	ldr	r3, [pc, #2608]	; 2fac8 <ftello64@plt+0x19588>
   2f094:	movne	r1, #1
   2f098:	cmp	r2, #0
   2f09c:	add	r2, sp, #28
   2f0a0:	str	r3, [r7, #60]	; 0x3c
   2f0a4:	orrne	r1, r1, #2
   2f0a8:	str	r2, [sp]
   2f0ac:	mov	r3, fp
   2f0b0:	ldr	r2, [pc, #2576]	; 2fac8 <ftello64@plt+0x19588>
   2f0b4:	add	r0, sp, #24
   2f0b8:	str	r9, [sp, #56]	; 0x38
   2f0bc:	bl	5c154 <ftello64@plt+0x45c14>
   2f0c0:	subs	r5, r0, #0
   2f0c4:	bne	2f138 <ftello64@plt+0x18bf8>
   2f0c8:	add	r0, sp, #36	; 0x24
   2f0cc:	bl	16090 <ksba_cms_new@plt>
   2f0d0:	cmp	r0, #0
   2f0d4:	beq	2f0e0 <ftello64@plt+0x18ba0>
   2f0d8:	mov	r5, r0
   2f0dc:	b	2f018 <ftello64@plt+0x18ad8>
   2f0e0:	ldr	r2, [sp, #28]
   2f0e4:	ldr	r1, [sp, #32]
   2f0e8:	ldr	r0, [sp, #36]	; 0x24
   2f0ec:	bl	15afc <ksba_cms_set_reader_writer@plt>
   2f0f0:	subs	fp, r0, #0
   2f0f4:	bne	2f38c <ftello64@plt+0x18e4c>
   2f0f8:	mov	r1, #7
   2f0fc:	ldr	r0, [r7, #12]
   2f100:	bl	57128 <ftello64@plt+0x40be8>
   2f104:	mov	r2, #3
   2f108:	mov	r1, r5
   2f10c:	ldr	r0, [sp, #36]	; 0x24
   2f110:	bl	15b5c <ksba_cms_set_content_type@plt>
   2f114:	subs	fp, r0, #0
   2f118:	beq	2f19c <ftello64@plt+0x18c5c>
   2f11c:	mov	r0, fp
   2f120:	bl	161e0 <gpg_strerror@plt>
   2f124:	mov	r5, fp
   2f128:	mov	r1, r0
   2f12c:	ldr	r0, [pc, #2456]	; 2facc <ftello64@plt+0x1958c>
   2f130:	bl	488ec <ftello64@plt+0x323ac>
   2f134:	b	2f018 <ftello64@plt+0x18ad8>
   2f138:	bl	161e0 <gpg_strerror@plt>
   2f13c:	mov	r1, r0
   2f140:	ldr	r0, [pc, #2440]	; 2fad0 <ftello64@plt+0x19590>
   2f144:	bl	487a0 <ftello64@plt+0x32260>
   2f148:	b	2f018 <ftello64@plt+0x18ad8>
   2f14c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2f150:	cmp	r0, #0
   2f154:	moveq	r5, r4
   2f158:	uxthne	r0, r0
   2f15c:	orrne	r5, r0, #50331648	; 0x3000000
   2f160:	bl	15e20 <__errno_location@plt>
   2f164:	mov	r4, #0
   2f168:	ldr	r0, [r0]
   2f16c:	bl	15ae4 <strerror@plt>
   2f170:	mov	r1, r0
   2f174:	ldr	r0, [pc, #2392]	; 2fad4 <ftello64@plt+0x19594>
   2f178:	bl	487a0 <ftello64@plt+0x32260>
   2f17c:	b	2f018 <ftello64@plt+0x18ad8>
   2f180:	mov	r2, #5
   2f184:	ldr	r1, [pc, #2380]	; 2fad8 <ftello64@plt+0x19598>
   2f188:	bl	15718 <dcgettext@plt>
   2f18c:	bl	487a0 <ftello64@plt+0x32260>
   2f190:	mov	r9, r4
   2f194:	ldr	r5, [pc, #2368]	; 2fadc <ftello64@plt+0x1959c>
   2f198:	b	2f018 <ftello64@plt+0x18ad8>
   2f19c:	mov	r2, #1
   2f1a0:	mov	r1, r2
   2f1a4:	ldr	r0, [sp, #36]	; 0x24
   2f1a8:	bl	15b5c <ksba_cms_set_content_type@plt>
   2f1ac:	subs	fp, r0, #0
   2f1b0:	bne	2f11c <ftello64@plt+0x18bdc>
   2f1b4:	ldr	r2, [pc, #2340]	; 2fae0 <ftello64@plt+0x195a0>
   2f1b8:	ldr	r3, [r2, #108]	; 0x6c
   2f1bc:	ldr	fp, [r2, #204]	; 0xcc
   2f1c0:	mov	r0, r3
   2f1c4:	str	r3, [sp, #12]
   2f1c8:	bl	15e14 <gcry_cipher_map_name@plt>
   2f1cc:	ldr	r3, [sp, #12]
   2f1d0:	str	r0, [sp, #8]
   2f1d4:	mov	r0, r3
   2f1d8:	bl	16168 <gcry_cipher_mode_from_oid@plt>
   2f1dc:	ldr	r2, [sp, #8]
   2f1e0:	mov	r1, #1
   2f1e4:	mov	r3, r0
   2f1e8:	mov	r0, fp
   2f1ec:	bl	5ca28 <ftello64@plt+0x464e8>
   2f1f0:	cmp	r0, #0
   2f1f4:	beq	2f3ec <ftello64@plt+0x18eac>
   2f1f8:	ldr	r3, [pc, #2272]	; 2fae0 <ftello64@plt+0x195a0>
   2f1fc:	ldr	r0, [r3, #204]	; 0xcc
   2f200:	bl	5cc00 <ftello64@plt+0x466c0>
   2f204:	cmp	r0, #0
   2f208:	beq	2f3a4 <ftello64@plt+0x18e64>
   2f20c:	mov	r1, #84	; 0x54
   2f210:	mov	r0, #1
   2f214:	bl	154c0 <gcry_calloc_secure@plt>
   2f218:	subs	r4, r0, #0
   2f21c:	beq	2f424 <ftello64@plt+0x18ee4>
   2f220:	ldr	r3, [pc, #2232]	; 2fae0 <ftello64@plt+0x195a0>
   2f224:	ldr	r1, [r3, #108]	; 0x6c
   2f228:	str	r1, [r4]
   2f22c:	mov	r0, r1
   2f230:	str	r1, [sp, #8]
   2f234:	bl	15e14 <gcry_cipher_map_name@plt>
   2f238:	ldr	r1, [sp, #8]
   2f23c:	mov	fp, r0
   2f240:	str	r0, [r4, #4]
   2f244:	mov	r0, r1
   2f248:	bl	16168 <gcry_cipher_mode_from_oid@plt>
   2f24c:	ldr	r1, [sp, #8]
   2f250:	cmp	fp, #0
   2f254:	cmpne	r0, #0
   2f258:	beq	2f440 <ftello64@plt+0x18f00>
   2f25c:	ldr	r3, [pc, #2176]	; 2fae4 <ftello64@plt+0x195a4>
   2f260:	cmp	fp, r3
   2f264:	beq	2f460 <ftello64@plt+0x18f20>
   2f268:	add	r3, r3, #5
   2f26c:	cmp	fp, r3
   2f270:	beq	2f460 <ftello64@plt+0x18f20>
   2f274:	str	r0, [sp, #8]
   2f278:	mov	r0, fp
   2f27c:	bl	16078 <gcry_cipher_get_algo_keylen@plt>
   2f280:	ldr	r2, [sp, #8]
   2f284:	sub	r3, r0, #1
   2f288:	cmp	r3, #31
   2f28c:	str	r0, [r4, #44]	; 0x2c
   2f290:	bhi	2f454 <ftello64@plt+0x18f14>
   2f294:	ldr	r0, [r4, #4]
   2f298:	str	r2, [sp, #8]
   2f29c:	bl	15d00 <gcry_cipher_get_algo_blklen@plt>
   2f2a0:	sub	r3, r0, #1
   2f2a4:	cmp	r3, #31
   2f2a8:	str	r0, [r4, #80]	; 0x50
   2f2ac:	bhi	2f454 <ftello64@plt+0x18f14>
   2f2b0:	ldr	r3, [r4, #44]	; 0x2c
   2f2b4:	ldr	r2, [sp, #8]
   2f2b8:	cmp	r3, #11
   2f2bc:	ble	2fa40 <ftello64@plt+0x19500>
   2f2c0:	mov	r3, #1
   2f2c4:	ldr	r1, [r4, #4]
   2f2c8:	add	r0, r4, #8
   2f2cc:	bl	15b08 <gcry_cipher_open@plt>
   2f2d0:	subs	fp, r0, #0
   2f2d4:	bne	2fa28 <ftello64@plt+0x194e8>
   2f2d8:	add	r3, r4, #12
   2f2dc:	mov	fp, r6
   2f2e0:	mov	r6, r5
   2f2e4:	str	r3, [sp, #12]
   2f2e8:	mov	r3, #8
   2f2ec:	str	r3, [sp, #8]
   2f2f0:	ldr	r5, [sp, #12]
   2f2f4:	mov	r2, #1
   2f2f8:	mov	r0, r5
   2f2fc:	ldr	r1, [r4, #44]	; 0x2c
   2f300:	bl	164ec <gcry_randomize@plt>
   2f304:	ldr	r2, [r4, #44]	; 0x2c
   2f308:	mov	r1, r5
   2f30c:	ldr	r0, [r4, #8]
   2f310:	bl	15580 <gcry_cipher_setkey@plt>
   2f314:	uxth	r2, r0
   2f318:	cmp	r2, #43	; 0x2b
   2f31c:	mov	r5, r0
   2f320:	bne	2f97c <ftello64@plt+0x1943c>
   2f324:	mov	r2, #5
   2f328:	ldr	r1, [pc, #1976]	; 2fae8 <ftello64@plt+0x195a8>
   2f32c:	mov	r0, #0
   2f330:	bl	15718 <dcgettext@plt>
   2f334:	bl	4873c <ftello64@plt+0x321fc>
   2f338:	ldr	r3, [sp, #8]
   2f33c:	subs	r3, r3, #1
   2f340:	str	r3, [sp, #8]
   2f344:	bne	2f2f0 <ftello64@plt+0x18db0>
   2f348:	mov	fp, r5
   2f34c:	mov	r0, fp
   2f350:	bl	161e0 <gpg_strerror@plt>
   2f354:	mov	r5, fp
   2f358:	mov	r1, r0
   2f35c:	ldr	r0, [pc, #1928]	; 2faec <ftello64@plt+0x195ac>
   2f360:	bl	487a0 <ftello64@plt+0x32260>
   2f364:	ldr	r0, [r4, #8]
   2f368:	bl	16360 <gcry_cipher_close@plt>
   2f36c:	mov	r3, #0
   2f370:	str	r3, [r4, #8]
   2f374:	mov	r0, fp
   2f378:	bl	161e0 <gpg_strerror@plt>
   2f37c:	mov	r1, r0
   2f380:	ldr	r0, [pc, #1896]	; 2faf0 <ftello64@plt+0x195b0>
   2f384:	bl	487a0 <ftello64@plt+0x32260>
   2f388:	b	2f018 <ftello64@plt+0x18ad8>
   2f38c:	bl	161e0 <gpg_strerror@plt>
   2f390:	mov	r5, fp
   2f394:	mov	r1, r0
   2f398:	ldr	r0, [pc, #1876]	; 2faf4 <ftello64@plt+0x195b4>
   2f39c:	bl	488ec <ftello64@plt+0x323ac>
   2f3a0:	b	2f018 <ftello64@plt+0x18ad8>
   2f3a4:	mov	r2, #5
   2f3a8:	ldr	r1, [pc, #1864]	; 2faf8 <ftello64@plt+0x195b8>
   2f3ac:	bl	15718 <dcgettext@plt>
   2f3b0:	ldr	r3, [pc, #1832]	; 2fae0 <ftello64@plt+0x195a0>
   2f3b4:	mov	r5, r0
   2f3b8:	ldr	r0, [r3, #204]	; 0xcc
   2f3bc:	bl	5cd9c <ftello64@plt+0x4685c>
   2f3c0:	ldr	r1, [pc, #1844]	; 2fafc <ftello64@plt+0x195bc>
   2f3c4:	mov	r2, r0
   2f3c8:	mov	r0, r5
   2f3cc:	bl	487a0 <ftello64@plt+0x32260>
   2f3d0:	mov	r0, r7
   2f3d4:	ldr	r3, [pc, #1828]	; 2fb00 <ftello64@plt+0x195c0>
   2f3d8:	ldr	r2, [pc, #1828]	; 2fb04 <ftello64@plt+0x195c4>
   2f3dc:	mov	r1, #96	; 0x60
   2f3e0:	bl	1e498 <ftello64@plt+0x7f58>
   2f3e4:	ldr	r5, [pc, #1812]	; 2fb00 <ftello64@plt+0x195c0>
   2f3e8:	b	2f018 <ftello64@plt+0x18ad8>
   2f3ec:	mov	r2, #5
   2f3f0:	ldr	r1, [pc, #1808]	; 2fb08 <ftello64@plt+0x195c8>
   2f3f4:	bl	15718 <dcgettext@plt>
   2f3f8:	ldr	r3, [pc, #1760]	; 2fae0 <ftello64@plt+0x195a0>
   2f3fc:	ldr	r6, [r3, #108]	; 0x6c
   2f400:	mov	r5, r0
   2f404:	ldr	r0, [r3, #204]	; 0xcc
   2f408:	bl	5cd9c <ftello64@plt+0x4685c>
   2f40c:	mov	r1, r6
   2f410:	mov	r2, r0
   2f414:	mov	r0, r5
   2f418:	bl	487a0 <ftello64@plt+0x32260>
   2f41c:	ldr	r5, [pc, #1768]	; 2fb0c <ftello64@plt+0x195cc>
   2f420:	b	2f018 <ftello64@plt+0x18ad8>
   2f424:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2f428:	subs	fp, r0, #0
   2f42c:	beq	2f480 <ftello64@plt+0x18f40>
   2f430:	uxth	fp, fp
   2f434:	orr	fp, fp, #50331648	; 0x3000000
   2f438:	mov	r5, fp
   2f43c:	b	2f374 <ftello64@plt+0x18e34>
   2f440:	ldr	fp, [pc, #1736]	; 2fb10 <ftello64@plt+0x195d0>
   2f444:	ldr	r0, [pc, #1736]	; 2fb14 <ftello64@plt+0x195d4>
   2f448:	bl	487a0 <ftello64@plt+0x32260>
   2f44c:	mov	r5, fp
   2f450:	b	2f374 <ftello64@plt+0x18e34>
   2f454:	ldr	fp, [pc, #1724]	; 2fb18 <ftello64@plt+0x195d8>
   2f458:	mov	r5, fp
   2f45c:	b	2f374 <ftello64@plt+0x18e34>
   2f460:	mov	r0, fp
   2f464:	bl	4fd64 <ftello64@plt+0x39824>
   2f468:	ldr	fp, [pc, #1696]	; 2fb10 <ftello64@plt+0x195d0>
   2f46c:	mov	r5, fp
   2f470:	mov	r1, r0
   2f474:	ldr	r0, [pc, #1696]	; 2fb1c <ftello64@plt+0x195dc>
   2f478:	bl	487a0 <ftello64@plt+0x32260>
   2f47c:	b	2f374 <ftello64@plt+0x18e34>
   2f480:	mov	r3, #48	; 0x30
   2f484:	mov	r2, r3
   2f488:	ldr	r1, [r4]
   2f48c:	ldr	r3, [r4, #80]	; 0x50
   2f490:	ldr	r0, [sp, #36]	; 0x24
   2f494:	bl	15ce8 <ksba_cms_set_content_enc_algo@plt>
   2f498:	subs	fp, r0, #0
   2f49c:	bne	2f8d4 <ftello64@plt+0x19394>
   2f4a0:	ldr	r3, [r4, #80]	; 0x50
   2f4a4:	str	r4, [sp, #60]	; 0x3c
   2f4a8:	rsb	r2, r3, r3, lsl #5
   2f4ac:	add	r3, r3, r2, lsl #2
   2f4b0:	lsl	r3, r3, #2
   2f4b4:	mov	r0, r3
   2f4b8:	str	r3, [sp, #76]	; 0x4c
   2f4bc:	bl	15364 <gcry_malloc@plt>
   2f4c0:	cmp	r0, #0
   2f4c4:	str	r0, [sp, #80]	; 0x50
   2f4c8:	beq	2f968 <ftello64@plt+0x19428>
   2f4cc:	ldr	r2, [r4]
   2f4d0:	mov	r1, #36	; 0x24
   2f4d4:	ldr	r0, [r7, #12]
   2f4d8:	bl	57218 <ftello64@plt+0x40cd8>
   2f4dc:	mov	r2, #3
   2f4e0:	ldr	r1, [r4, #4]
   2f4e4:	mov	r0, #6
   2f4e8:	bl	5c988 <ftello64@plt+0x46448>
   2f4ec:	str	sl, [sp, #12]
   2f4f0:	mov	sl, fp
   2f4f4:	str	r9, [sp, #16]
   2f4f8:	str	r0, [sp, #8]
   2f4fc:	add	r1, sp, #44	; 0x2c
   2f500:	ldr	r0, [r6, #4]
   2f504:	bl	22970 <ftello64@plt+0xc430>
   2f508:	mov	r2, #0
   2f50c:	str	r2, [sp]
   2f510:	ldr	r3, [sp, #44]	; 0x2c
   2f514:	mov	r1, r0
   2f518:	mov	r5, r0
   2f51c:	ldr	r0, [pc, #1468]	; 2fae0 <ftello64@plt+0x195a0>
   2f520:	ldr	r0, [r0, #204]	; 0xcc
   2f524:	bl	5c4e4 <ftello64@plt+0x45fa4>
   2f528:	subs	fp, r0, #0
   2f52c:	beq	2f7d4 <ftello64@plt+0x19294>
   2f530:	ldr	r3, [sp, #8]
   2f534:	cmp	r3, #0
   2f538:	bne	2f7b0 <ftello64@plt+0x19270>
   2f53c:	mov	r3, #0
   2f540:	str	r3, [sp, #8]
   2f544:	mov	fp, #0
   2f548:	ldr	r0, [r6, #4]
   2f54c:	str	fp, [sp, #40]	; 0x28
   2f550:	bl	1585c <ksba_cert_get_public_key@plt>
   2f554:	subs	r5, r0, #0
   2f558:	beq	2f89c <ftello64@plt+0x1935c>
   2f55c:	mov	r3, fp
   2f560:	mov	r2, fp
   2f564:	mov	r1, fp
   2f568:	bl	1648c <gcry_sexp_canon_len@plt>
   2f56c:	subs	r3, r0, #0
   2f570:	beq	2f850 <ftello64@plt+0x19310>
   2f574:	mov	r1, fp
   2f578:	mov	r2, r5
   2f57c:	add	r0, sp, #48	; 0x30
   2f580:	bl	15628 <gcry_sexp_sscan@plt>
   2f584:	mov	fp, r0
   2f588:	mov	r0, r5
   2f58c:	bl	156a0 <gcry_free@plt>
   2f590:	cmp	fp, #0
   2f594:	bne	2f828 <ftello64@plt+0x192e8>
   2f598:	ldr	r0, [r4, #44]	; 0x2c
   2f59c:	add	r0, r0, #32
   2f5a0:	lsl	r0, r0, #1
   2f5a4:	bl	15364 <gcry_malloc@plt>
   2f5a8:	subs	r5, r0, #0
   2f5ac:	beq	2f8bc <ftello64@plt+0x1937c>
   2f5b0:	ldr	ip, [pc, #1384]	; 2fb20 <ftello64@plt+0x195e0>
   2f5b4:	mov	lr, r5
   2f5b8:	add	r9, sp, #52	; 0x34
   2f5bc:	ldm	ip!, {r0, r1, r2, r3}
   2f5c0:	str	r9, [sp, #20]
   2f5c4:	str	r0, [r5]
   2f5c8:	str	r1, [r5, #4]
   2f5cc:	str	r2, [r5, #8]
   2f5d0:	ldm	ip!, {r0, r1, r2}
   2f5d4:	str	r3, [r5, #12]
   2f5d8:	ldrh	r3, [ip]
   2f5dc:	ldrb	ip, [ip, #2]
   2f5e0:	str	r0, [r5, #16]
   2f5e4:	strh	r3, [r5, #28]
   2f5e8:	str	r1, [r5, #20]
   2f5ec:	str	r2, [r5, #24]
   2f5f0:	ldr	r1, [r4, #44]	; 0x2c
   2f5f4:	strb	ip, [lr, #30]!
   2f5f8:	add	r0, r4, #12
   2f5fc:	mov	r2, lr
   2f600:	bl	4ef98 <ftello64@plt+0x38a58>
   2f604:	mov	r0, r5
   2f608:	bl	15cb8 <strlen@plt>
   2f60c:	ldr	r1, [pc, #1296]	; 2fb24 <ftello64@plt+0x195e4>
   2f610:	ldrb	r2, [r1, #4]
   2f614:	mov	r3, r0
   2f618:	add	ip, r5, r3
   2f61c:	ldr	r0, [r1]
   2f620:	mov	r1, fp
   2f624:	str	r0, [r5, r3]
   2f628:	strb	r2, [ip, #4]
   2f62c:	add	r3, r3, #4
   2f630:	mov	r2, r5
   2f634:	mov	r0, r9
   2f638:	bl	15628 <gcry_sexp_sscan@plt>
   2f63c:	mov	fp, r0
   2f640:	mov	r0, r5
   2f644:	bl	156a0 <gcry_free@plt>
   2f648:	cmp	fp, #0
   2f64c:	ldr	r5, [sp, #52]	; 0x34
   2f650:	bne	2f870 <ftello64@plt+0x19330>
   2f654:	ldr	r2, [sp, #48]	; 0x30
   2f658:	mov	r1, r5
   2f65c:	ldr	r0, [sp, #20]
   2f660:	bl	159b8 <gcry_pk_encrypt@plt>
   2f664:	mov	r9, r0
   2f668:	mov	r0, r5
   2f66c:	bl	155c8 <gcry_sexp_release@plt>
   2f670:	ldr	r0, [sp, #48]	; 0x30
   2f674:	bl	155c8 <gcry_sexp_release@plt>
   2f678:	cmp	r9, #0
   2f67c:	mov	fp, r9
   2f680:	beq	2f6c4 <ftello64@plt+0x19184>
   2f684:	str	sl, [sp, #8]
   2f688:	mov	r5, r9
   2f68c:	ldr	sl, [sp, #12]
   2f690:	ldr	r9, [sp, #16]
   2f694:	ldr	r2, [r6, #4]
   2f698:	ldr	r0, [r7, #12]
   2f69c:	mov	r3, fp
   2f6a0:	mov	r1, #37	; 0x25
   2f6a4:	bl	572a0 <ftello64@plt+0x40d60>
   2f6a8:	mov	r0, fp
   2f6ac:	bl	161e0 <gpg_strerror@plt>
   2f6b0:	ldr	r1, [sp, #8]
   2f6b4:	mov	r2, r0
   2f6b8:	ldr	r0, [pc, #1128]	; 2fb28 <ftello64@plt+0x195e8>
   2f6bc:	bl	487a0 <ftello64@plt+0x32260>
   2f6c0:	b	2f018 <ftello64@plt+0x18ad8>
   2f6c4:	mov	r2, r9
   2f6c8:	add	r1, sp, #40	; 0x28
   2f6cc:	ldr	r0, [sp, #52]	; 0x34
   2f6d0:	bl	4a540 <ftello64@plt+0x34000>
   2f6d4:	mov	r9, r0
   2f6d8:	ldr	r0, [sp, #52]	; 0x34
   2f6dc:	bl	155c8 <gcry_sexp_release@plt>
   2f6e0:	cmp	r9, #0
   2f6e4:	bne	2fa98 <ftello64@plt+0x19558>
   2f6e8:	ldr	r1, [r6, #4]
   2f6ec:	ldr	r0, [sp, #36]	; 0x24
   2f6f0:	bl	15544 <ksba_cms_add_recipient@plt>
   2f6f4:	cmp	r0, #0
   2f6f8:	bne	2f928 <ftello64@plt+0x193e8>
   2f6fc:	ldr	r2, [sp, #40]	; 0x28
   2f700:	mov	r1, sl
   2f704:	ldr	r0, [sp, #36]	; 0x24
   2f708:	bl	15e74 <ksba_cms_set_enc_val@plt>
   2f70c:	mov	r5, r0
   2f710:	ldr	r0, [sp, #40]	; 0x28
   2f714:	bl	156a0 <gcry_free@plt>
   2f718:	mov	r3, r5
   2f71c:	ldr	r2, [r6, #4]
   2f720:	mov	r1, #37	; 0x25
   2f724:	ldr	r0, [r7, #12]
   2f728:	bl	572a0 <ftello64@plt+0x40d60>
   2f72c:	cmp	r5, #0
   2f730:	bne	2f908 <ftello64@plt+0x193c8>
   2f734:	ldr	r6, [r6]
   2f738:	add	sl, sl, #1
   2f73c:	cmp	r6, #0
   2f740:	bne	2f4fc <ftello64@plt+0x18fbc>
   2f744:	ldr	r3, [sp, #8]
   2f748:	ldr	sl, [sp, #12]
   2f74c:	cmp	r3, #0
   2f750:	ldr	r9, [sp, #16]
   2f754:	ldreq	r6, [sp, #20]
   2f758:	beq	2f788 <ftello64@plt+0x19248>
   2f75c:	mov	r0, #6
   2f760:	bl	5cc20 <ftello64@plt+0x466e0>
   2f764:	mov	r1, #88	; 0x58
   2f768:	mov	r2, r0
   2f76c:	mov	r0, r7
   2f770:	bl	1e3f8 <ftello64@plt+0x7eb8>
   2f774:	ldr	r6, [sp, #20]
   2f778:	b	2f788 <ftello64@plt+0x19248>
   2f77c:	ldr	r3, [sp, #52]	; 0x34
   2f780:	cmp	r3, #6
   2f784:	beq	2f9f4 <ftello64@plt+0x194b4>
   2f788:	mov	r1, r6
   2f78c:	ldr	r0, [sp, #36]	; 0x24
   2f790:	bl	15c58 <ksba_cms_build@plt>
   2f794:	subs	r5, r0, #0
   2f798:	beq	2f77c <ftello64@plt+0x1923c>
   2f79c:	bl	161e0 <gpg_strerror@plt>
   2f7a0:	mov	r1, r0
   2f7a4:	ldr	r0, [pc, #896]	; 2fb2c <ftello64@plt+0x195ec>
   2f7a8:	bl	488ec <ftello64@plt+0x323ac>
   2f7ac:	b	2f018 <ftello64@plt+0x18ad8>
   2f7b0:	mov	r2, #0
   2f7b4:	mov	r1, r5
   2f7b8:	str	r2, [sp]
   2f7bc:	ldr	r3, [sp, #44]	; 0x2c
   2f7c0:	mov	r0, #6
   2f7c4:	bl	5c4e4 <ftello64@plt+0x45fa4>
   2f7c8:	cmp	r0, #0
   2f7cc:	beq	2f53c <ftello64@plt+0x18ffc>
   2f7d0:	b	2f544 <ftello64@plt+0x19004>
   2f7d4:	mov	r1, fp
   2f7d8:	ldr	r0, [r6, #4]
   2f7dc:	bl	22774 <ftello64@plt+0xc234>
   2f7e0:	ldr	r2, [pc, #840]	; 2fb30 <ftello64@plt+0x195f0>
   2f7e4:	mov	r1, #11
   2f7e8:	mov	r3, r0
   2f7ec:	add	r0, sp, #88	; 0x58
   2f7f0:	bl	16060 <gpgrt_snprintf@plt>
   2f7f4:	mov	r2, #5
   2f7f8:	ldr	r1, [pc, #820]	; 2fb34 <ftello64@plt+0x195f4>
   2f7fc:	mov	r0, fp
   2f800:	bl	15718 <dcgettext@plt>
   2f804:	ldr	r3, [pc, #724]	; 2fae0 <ftello64@plt+0x195a0>
   2f808:	mov	fp, r0
   2f80c:	ldr	r0, [r3, #204]	; 0xcc
   2f810:	bl	5cd9c <ftello64@plt+0x4685c>
   2f814:	add	r1, sp, #88	; 0x58
   2f818:	mov	r2, r0
   2f81c:	mov	r0, fp
   2f820:	bl	4873c <ftello64@plt+0x321fc>
   2f824:	b	2f530 <ftello64@plt+0x18ff0>
   2f828:	mov	r0, fp
   2f82c:	str	sl, [sp, #8]
   2f830:	ldr	r9, [sp, #16]
   2f834:	ldr	sl, [sp, #12]
   2f838:	bl	161e0 <gpg_strerror@plt>
   2f83c:	mov	r5, fp
   2f840:	mov	r1, r0
   2f844:	ldr	r0, [pc, #748]	; 2fb38 <ftello64@plt+0x195f8>
   2f848:	bl	487a0 <ftello64@plt+0x32260>
   2f84c:	b	2f694 <ftello64@plt+0x19154>
   2f850:	ldr	r5, [pc, #704]	; 2fb18 <ftello64@plt+0x195d8>
   2f854:	ldr	r0, [pc, #736]	; 2fb3c <ftello64@plt+0x195fc>
   2f858:	str	sl, [sp, #8]
   2f85c:	ldr	r9, [sp, #16]
   2f860:	ldr	sl, [sp, #12]
   2f864:	mov	fp, r5
   2f868:	bl	487a0 <ftello64@plt+0x32260>
   2f86c:	b	2f694 <ftello64@plt+0x19154>
   2f870:	str	sl, [sp, #8]
   2f874:	ldr	r9, [sp, #16]
   2f878:	ldr	sl, [sp, #12]
   2f87c:	mov	r5, fp
   2f880:	mov	r0, r5
   2f884:	bl	161e0 <gpg_strerror@plt>
   2f888:	mov	fp, r5
   2f88c:	mov	r1, r0
   2f890:	ldr	r0, [pc, #680]	; 2fb40 <ftello64@plt+0x19600>
   2f894:	bl	487a0 <ftello64@plt+0x32260>
   2f898:	b	2f694 <ftello64@plt+0x19154>
   2f89c:	ldr	r5, [pc, #536]	; 2fabc <ftello64@plt+0x1957c>
   2f8a0:	ldr	r0, [pc, #668]	; 2fb44 <ftello64@plt+0x19604>
   2f8a4:	str	sl, [sp, #8]
   2f8a8:	ldr	r9, [sp, #16]
   2f8ac:	ldr	sl, [sp, #12]
   2f8b0:	mov	fp, r5
   2f8b4:	bl	487a0 <ftello64@plt+0x32260>
   2f8b8:	b	2f694 <ftello64@plt+0x19154>
   2f8bc:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2f8c0:	cmp	r0, #0
   2f8c4:	bne	2f8ec <ftello64@plt+0x193ac>
   2f8c8:	add	r3, sp, #52	; 0x34
   2f8cc:	str	r3, [sp, #20]
   2f8d0:	b	2f654 <ftello64@plt+0x19114>
   2f8d4:	bl	161e0 <gpg_strerror@plt>
   2f8d8:	mov	r5, fp
   2f8dc:	mov	r1, r0
   2f8e0:	ldr	r0, [pc, #608]	; 2fb48 <ftello64@plt+0x19608>
   2f8e4:	bl	487a0 <ftello64@plt+0x32260>
   2f8e8:	b	2f018 <ftello64@plt+0x18ad8>
   2f8ec:	uxth	r5, r0
   2f8f0:	orr	r3, r5, #50331648	; 0x3000000
   2f8f4:	str	sl, [sp, #8]
   2f8f8:	ldr	r9, [sp, #16]
   2f8fc:	ldr	sl, [sp, #12]
   2f900:	mov	r5, r3
   2f904:	b	2f880 <ftello64@plt+0x19340>
   2f908:	mov	r0, r5
   2f90c:	ldr	sl, [sp, #12]
   2f910:	ldr	r9, [sp, #16]
   2f914:	bl	161e0 <gpg_strerror@plt>
   2f918:	mov	r1, r0
   2f91c:	ldr	r0, [pc, #552]	; 2fb4c <ftello64@plt+0x1960c>
   2f920:	bl	487a0 <ftello64@plt+0x32260>
   2f924:	b	2f018 <ftello64@plt+0x18ad8>
   2f928:	mov	r5, r0
   2f92c:	ldr	r2, [r6, #4]
   2f930:	mov	r3, r5
   2f934:	ldr	r0, [r7, #12]
   2f938:	mov	r1, #37	; 0x25
   2f93c:	ldr	sl, [sp, #12]
   2f940:	ldr	r9, [sp, #16]
   2f944:	bl	572a0 <ftello64@plt+0x40d60>
   2f948:	mov	r0, r5
   2f94c:	bl	161e0 <gpg_strerror@plt>
   2f950:	mov	r1, r0
   2f954:	ldr	r0, [pc, #500]	; 2fb50 <ftello64@plt+0x19610>
   2f958:	bl	487a0 <ftello64@plt+0x32260>
   2f95c:	ldr	r0, [sp, #40]	; 0x28
   2f960:	bl	156a0 <gcry_free@plt>
   2f964:	b	2f018 <ftello64@plt+0x18ad8>
   2f968:	bl	15d48 <gpg_err_code_from_syserror@plt>
   2f96c:	cmp	r0, #0
   2f970:	uxthne	r5, r0
   2f974:	orrne	r5, r5, #50331648	; 0x3000000
   2f978:	b	2f018 <ftello64@plt+0x18ad8>
   2f97c:	mov	r3, fp
   2f980:	cmp	r0, #0
   2f984:	mov	r5, r6
   2f988:	mov	fp, r0
   2f98c:	mov	r6, r3
   2f990:	str	r0, [sp, #8]
   2f994:	bne	2f34c <ftello64@plt+0x18e0c>
   2f998:	add	r3, r4, #48	; 0x30
   2f99c:	mov	r0, r3
   2f9a0:	ldr	r1, [r4, #80]	; 0x50
   2f9a4:	str	r3, [sp, #12]
   2f9a8:	bl	1627c <gcry_create_nonce@plt>
   2f9ac:	ldr	r3, [sp, #12]
   2f9b0:	ldr	r2, [r4, #80]	; 0x50
   2f9b4:	mov	r1, r3
   2f9b8:	ldr	r0, [r4, #8]
   2f9bc:	bl	15e98 <gcry_cipher_setiv@plt>
   2f9c0:	ldr	r3, [sp, #12]
   2f9c4:	subs	fp, r0, #0
   2f9c8:	beq	2f484 <ftello64@plt+0x18f44>
   2f9cc:	bl	161e0 <gpg_strerror@plt>
   2f9d0:	mov	r5, fp
   2f9d4:	mov	r1, r0
   2f9d8:	ldr	r0, [pc, #372]	; 2fb54 <ftello64@plt+0x19614>
   2f9dc:	bl	487a0 <ftello64@plt+0x32260>
   2f9e0:	ldr	r0, [r4, #8]
   2f9e4:	bl	16360 <gcry_cipher_close@plt>
   2f9e8:	ldr	r3, [sp, #8]
   2f9ec:	str	r3, [r4, #8]
   2f9f0:	b	2f374 <ftello64@plt+0x18e34>
   2f9f4:	ldr	r0, [sp, #72]	; 0x48
   2f9f8:	cmp	r0, #0
   2f9fc:	bne	2fa58 <ftello64@plt+0x19518>
   2fa00:	ldr	r0, [sp, #24]
   2fa04:	bl	5c2dc <ftello64@plt+0x45d9c>
   2fa08:	subs	r5, r0, #0
   2fa0c:	bne	2fa80 <ftello64@plt+0x19540>
   2fa10:	ldr	r0, [r7, #12]
   2fa14:	mov	r1, #38	; 0x26
   2fa18:	bl	57128 <ftello64@plt+0x40be8>
   2fa1c:	ldr	r0, [pc, #308]	; 2fb58 <ftello64@plt+0x19618>
   2fa20:	bl	4873c <ftello64@plt+0x321fc>
   2fa24:	b	2f018 <ftello64@plt+0x18ad8>
   2fa28:	bl	161e0 <gpg_strerror@plt>
   2fa2c:	mov	r5, fp
   2fa30:	mov	r1, r0
   2fa34:	ldr	r0, [pc, #288]	; 2fb5c <ftello64@plt+0x1961c>
   2fa38:	bl	487a0 <ftello64@plt+0x32260>
   2fa3c:	b	2f374 <ftello64@plt+0x18e34>
   2fa40:	ldr	r5, [pc, #200]	; 2fb10 <ftello64@plt+0x195d0>
   2fa44:	ldr	r1, [r4]
   2fa48:	ldr	r0, [pc, #272]	; 2fb60 <ftello64@plt+0x19620>
   2fa4c:	mov	fp, r5
   2fa50:	bl	487a0 <ftello64@plt+0x32260>
   2fa54:	b	2f374 <ftello64@plt+0x18e34>
   2fa58:	bl	15ae4 <strerror@plt>
   2fa5c:	mov	r1, r0
   2fa60:	ldr	r0, [pc, #252]	; 2fb64 <ftello64@plt+0x19624>
   2fa64:	bl	487a0 <ftello64@plt+0x32260>
   2fa68:	ldr	r0, [sp, #72]	; 0x48
   2fa6c:	bl	158d4 <gpg_err_code_from_errno@plt>
   2fa70:	cmp	r0, #0
   2fa74:	uxthne	r0, r0
   2fa78:	orrne	r0, r0, #50331648	; 0x3000000
   2fa7c:	b	2f0d8 <ftello64@plt+0x18b98>
   2fa80:	bl	161e0 <gpg_strerror@plt>
   2fa84:	mov	r1, r0
   2fa88:	ldr	r0, [pc, #216]	; 2fb68 <ftello64@plt+0x19628>
   2fa8c:	bl	487a0 <ftello64@plt+0x32260>
   2fa90:	b	2f018 <ftello64@plt+0x18ad8>
   2fa94:	bl	15748 <__stack_chk_fail@plt>
   2fa98:	mov	fp, r9
   2fa9c:	str	sl, [sp, #8]
   2faa0:	ldr	r9, [sp, #16]
   2faa4:	ldr	sl, [sp, #12]
   2faa8:	mov	r5, fp
   2faac:	b	2f694 <ftello64@plt+0x19154>
   2fab0:	andeq	pc, r7, r8, lsl #15
   2fab4:	ldrdeq	r8, [r6], -r0
   2fab8:	muleq	r6, r0, r8
   2fabc:	movweq	r0, #9
   2fac0:	andeq	r1, r6, r0, lsr r5
   2fac4:	andeq	lr, r2, r4, lsl #26
   2fac8:	andeq	r8, r6, r0, lsr r0
   2facc:	andeq	r7, r6, ip, asr ip
   2fad0:	andeq	r7, r6, r4, ror #10
   2fad4:	andeq	r7, r6, r0, lsr r5
   2fad8:	ldrdeq	r1, [r6], -r8
   2fadc:	movweq	r0, #1
   2fae0:	andeq	r0, r8, r0, lsr #30
   2fae4:	andeq	r0, r0, lr, lsr #2
   2fae8:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   2faec:	strdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   2faf0:	andeq	r8, r6, r0, lsr r1
   2faf4:	andeq	r7, r6, r0, lsl #11
   2faf8:	andeq	r7, r6, r0, lsl ip
   2fafc:	andeq	r7, r6, r4, lsr ip
   2fb00:	movweq	r0, #251	; 0xfb
   2fb04:	andeq	r7, r6, r8, lsr ip
   2fb08:	muleq	r6, r4, r0
   2fb0c:	movweq	r0, #12
   2fb10:	movweq	r0, #84	; 0x54
   2fb14:	andeq	r8, r6, r4, asr #32
   2fb18:	movweq	r0, #59	; 0x3b
   2fb1c:	andeq	r8, r6, r0, rrx
   2fb20:	andeq	r8, r6, r0, ror #3
   2fb24:	andeq	r8, r6, r0, lsl #4
   2fb28:	andeq	r8, r6, r8, lsr #4
   2fb2c:	andeq	r7, r6, ip, lsl pc
   2fb30:	strdeq	r7, [r6], -r8
   2fb34:	andeq	r8, r6, r4, lsl #3
   2fb38:	andeq	r4, r6, r8, ror r2
   2fb3c:	andeq	r4, r6, r0, asr r2
   2fb40:	andeq	r8, r6, r8, lsl #4
   2fb44:	andeq	r8, r6, r0, asr #3
   2fb48:	andeq	r8, r6, r8, asr r1
   2fb4c:	andeq	r8, r6, r8, ror r2
   2fb50:	andeq	r8, r6, r4, asr r2
   2fb54:	andeq	r8, r6, r4, lsl r1
   2fb58:			; <UNDEFINED> instruction: 0x000682b8
   2fb5c:	strheq	r8, [r6], -r0
   2fb60:	muleq	r6, r0, r0
   2fb64:	muleq	r6, ip, r2
   2fb68:	andeq	r7, r6, r0, ror #12
   2fb6c:	push	{r4, r5, r6, r7, r8, r9, lr}
   2fb70:	sub	sp, sp, #12
   2fb74:	cmp	r2, #0
   2fb78:	ldr	ip, [sp, #44]	; 0x2c
   2fb7c:	beq	2fcc4 <ftello64@plt+0x19784>
   2fb80:	ldr	r5, [r0, #8]
   2fb84:	cmp	ip, r5, lsl #1
   2fb88:	bcc	2fcc4 <ftello64@plt+0x19784>
   2fb8c:	ldr	r4, [r0, #72]	; 0x48
   2fb90:	mov	r7, r3
   2fb94:	cmp	r4, #0
   2fb98:	mov	r8, r1
   2fb9c:	mov	r6, r0
   2fba0:	sub	r3, ip, r5
   2fba4:	beq	2fc20 <ftello64@plt+0x196e0>
   2fba8:	cmp	r4, r5
   2fbac:	bge	2fcb8 <ftello64@plt+0x19778>
   2fbb0:	add	ip, r4, #56	; 0x38
   2fbb4:	sub	r1, r1, #1
   2fbb8:	add	ip, r0, ip
   2fbbc:	mov	lr, #0
   2fbc0:	add	r4, r4, #1
   2fbc4:	cmp	r5, r4
   2fbc8:	add	r8, lr, #1
   2fbcc:	movle	r0, #0
   2fbd0:	movgt	r0, #1
   2fbd4:	ldrb	r9, [r1, #1]!
   2fbd8:	cmp	r2, r8
   2fbdc:	movls	r0, #0
   2fbe0:	cmp	r0, #0
   2fbe4:	mov	lr, r8
   2fbe8:	strb	r9, [ip], #1
   2fbec:	bne	2fbc0 <ftello64@plt+0x19680>
   2fbf0:	cmp	r5, r3
   2fbf4:	bhi	2fcc4 <ftello64@plt+0x19784>
   2fbf8:	cmp	r5, r4
   2fbfc:	ble	2fd04 <ftello64@plt+0x197c4>
   2fc00:	ldr	r3, [sp, #48]	; 0x30
   2fc04:	str	r4, [r6, #72]	; 0x48
   2fc08:	str	r0, [r3]
   2fc0c:	mov	r9, #0
   2fc10:	mov	r0, r9
   2fc14:	str	r8, [r7]
   2fc18:	add	sp, sp, #12
   2fc1c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2fc20:	cmp	r2, r3
   2fc24:	movcc	r9, r2
   2fc28:	movcs	r9, r3
   2fc2c:	mov	r0, r9
   2fc30:	mov	r1, r5
   2fc34:	bl	5f448 <ftello64@plt+0x48f08>
   2fc38:	subs	r2, r1, #0
   2fc3c:	bne	2fce8 <ftello64@plt+0x197a8>
   2fc40:	add	r4, r4, r9
   2fc44:	cmp	r9, #0
   2fc48:	str	r4, [r7]
   2fc4c:	beq	2fcd4 <ftello64@plt+0x19794>
   2fc50:	cmp	r5, r9
   2fc54:	bhi	2fd9c <ftello64@plt+0x1985c>
   2fc58:	ldr	r4, [r6, #36]	; 0x24
   2fc5c:	ldr	r0, [r6, #12]
   2fc60:	cmp	r4, #0
   2fc64:	str	r9, [sp]
   2fc68:	mov	r3, r8
   2fc6c:	mov	r2, r9
   2fc70:	add	r7, r6, #40	; 0x28
   2fc74:	beq	2fd48 <ftello64@plt+0x19808>
   2fc78:	ldr	r1, [sp, #40]	; 0x28
   2fc7c:	add	r1, r1, r5
   2fc80:	bl	160cc <gcry_cipher_decrypt@plt>
   2fc84:	mov	r2, r5
   2fc88:	mov	r1, r7
   2fc8c:	ldr	r0, [sp, #40]	; 0x28
   2fc90:	bl	15610 <memcpy@plt>
   2fc94:	ldr	r3, [sp, #40]	; 0x28
   2fc98:	mov	r2, r5
   2fc9c:	add	r1, r3, r9
   2fca0:	mov	r0, r7
   2fca4:	bl	15610 <memcpy@plt>
   2fca8:	ldr	r3, [sp, #48]	; 0x30
   2fcac:	str	r9, [r3]
   2fcb0:	mov	r9, #0
   2fcb4:	b	2fcc8 <ftello64@plt+0x19788>
   2fcb8:	cmp	r5, r3
   2fcbc:	movls	r8, #0
   2fcc0:	bls	2fd04 <ftello64@plt+0x197c4>
   2fcc4:	ldr	r9, [pc, #228]	; 2fdb0 <ftello64@plt+0x19870>
   2fcc8:	mov	r0, r9
   2fccc:	add	sp, sp, #12
   2fcd0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2fcd4:	ldr	r3, [sp, #48]	; 0x30
   2fcd8:	mov	r0, r9
   2fcdc:	str	r9, [r3]
   2fce0:	add	sp, sp, #12
   2fce4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2fce8:	mul	r9, r5, r0
   2fcec:	str	r2, [r6, #72]	; 0x48
   2fcf0:	add	r1, r8, r9
   2fcf4:	add	r0, r6, #56	; 0x38
   2fcf8:	bl	15610 <memcpy@plt>
   2fcfc:	ldr	r4, [r6, #72]	; 0x48
   2fd00:	b	2fc40 <ftello64@plt+0x19700>
   2fd04:	ldr	r3, [r6, #36]	; 0x24
   2fd08:	mov	r2, #0
   2fd0c:	cmp	r3, r2
   2fd10:	str	r2, [r6, #72]	; 0x48
   2fd14:	add	r4, r6, #40	; 0x28
   2fd18:	bne	2fd80 <ftello64@plt+0x19840>
   2fd1c:	ldr	r2, [sp, #48]	; 0x30
   2fd20:	str	r3, [r2]
   2fd24:	str	r5, [sp]
   2fd28:	add	r3, r6, #56	; 0x38
   2fd2c:	mov	r2, r5
   2fd30:	mov	r1, r4
   2fd34:	ldr	r0, [r6, #12]
   2fd38:	bl	160cc <gcry_cipher_decrypt@plt>
   2fd3c:	mov	r3, #1
   2fd40:	str	r3, [r6, #36]	; 0x24
   2fd44:	b	2fc0c <ftello64@plt+0x196cc>
   2fd48:	ldr	r1, [sp, #40]	; 0x28
   2fd4c:	bl	160cc <gcry_cipher_decrypt@plt>
   2fd50:	ldr	r3, [sp, #40]	; 0x28
   2fd54:	sub	r8, r9, r5
   2fd58:	mov	r2, r5
   2fd5c:	add	r1, r3, r8
   2fd60:	mov	r0, r7
   2fd64:	bl	15610 <memcpy@plt>
   2fd68:	ldr	r2, [sp, #48]	; 0x30
   2fd6c:	mov	r3, #1
   2fd70:	mov	r9, r4
   2fd74:	str	r8, [r2]
   2fd78:	str	r3, [r6, #36]	; 0x24
   2fd7c:	b	2fcc8 <ftello64@plt+0x19788>
   2fd80:	mov	r2, r5
   2fd84:	mov	r1, r4
   2fd88:	ldr	r0, [sp, #40]	; 0x28
   2fd8c:	bl	15610 <memcpy@plt>
   2fd90:	ldr	r3, [sp, #48]	; 0x30
   2fd94:	str	r5, [r3]
   2fd98:	b	2fd24 <ftello64@plt+0x197e4>
   2fd9c:	ldr	r3, [pc, #16]	; 2fdb4 <ftello64@plt+0x19874>
   2fda0:	mov	r2, #218	; 0xda
   2fda4:	ldr	r1, [pc, #12]	; 2fdb8 <ftello64@plt+0x19878>
   2fda8:	ldr	r0, [pc, #12]	; 2fdbc <ftello64@plt+0x1987c>
   2fdac:	bl	16504 <__assert_fail@plt>
   2fdb0:	movweq	r0, #59	; 0x3b
   2fdb4:	andeq	r8, r6, ip, ror #5
   2fdb8:	strdeq	r8, [r6], -ip
   2fdbc:	andeq	r8, r6, r0, lsl r3
   2fdc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fdc4:	mov	sl, r0
   2fdc8:	ldr	r0, [pc, #3360]	; 30af0 <ftello64@plt+0x1a5b0>
   2fdcc:	sub	sp, sp, #220	; 0xdc
   2fdd0:	mov	r3, #0
   2fdd4:	ldr	ip, [r0]
   2fdd8:	mov	r4, r1
   2fddc:	mov	r6, r2
   2fde0:	mov	r1, r3
   2fde4:	mov	r2, #76	; 0x4c
   2fde8:	add	r0, sp, #64	; 0x40
   2fdec:	str	ip, [sp, #212]	; 0xd4
   2fdf0:	str	r3, [sp, #16]
   2fdf4:	str	r3, [sp, #20]
   2fdf8:	str	r3, [sp, #32]
   2fdfc:	bl	15ebc <memset@plt>
   2fe00:	ldr	r0, [sl, #12]
   2fe04:	mov	r1, #3
   2fe08:	bl	570f4 <ftello64@plt+0x40bb4>
   2fe0c:	bl	1afc0 <ftello64@plt+0x4a80>
   2fe10:	subs	fp, r0, #0
   2fe14:	beq	305ec <ftello64@plt+0x1a0ac>
   2fe18:	mov	r0, r4
   2fe1c:	ldr	r1, [pc, #3280]	; 30af4 <ftello64@plt+0x1a5b4>
   2fe20:	bl	159e8 <gpgrt_fdopen_nc@plt>
   2fe24:	subs	r3, r0, #0
   2fe28:	str	r3, [sp, #8]
   2fe2c:	beq	30794 <ftello64@plt+0x1a254>
   2fe30:	ldr	r1, [sl, #44]	; 0x2c
   2fe34:	ldr	r3, [sl, #48]	; 0x30
   2fe38:	adds	r1, r1, #0
   2fe3c:	movne	r1, #1
   2fe40:	cmp	r3, #0
   2fe44:	ldr	r3, [sl, #40]	; 0x28
   2fe48:	orrne	r1, r1, #2
   2fe4c:	cmp	r3, #0
   2fe50:	orrne	r1, r1, #4
   2fe54:	add	r3, sp, #24
   2fe58:	ldr	r2, [sp, #8]
   2fe5c:	add	r0, sp, #16
   2fe60:	bl	5bfc4 <ftello64@plt+0x45a84>
   2fe64:	cmp	r0, #0
   2fe68:	mov	r4, r0
   2fe6c:	mov	r5, r0
   2fe70:	bne	30668 <ftello64@plt+0x1a128>
   2fe74:	ldr	r1, [sl, #56]	; 0x38
   2fe78:	ldr	r3, [sl, #52]	; 0x34
   2fe7c:	adds	r1, r1, #0
   2fe80:	movne	r1, #1
   2fe84:	add	r2, sp, #28
   2fe88:	cmp	r3, #0
   2fe8c:	orrne	r1, r1, #2
   2fe90:	str	r2, [sp]
   2fe94:	mov	r3, r6
   2fe98:	ldr	r2, [sl, #60]	; 0x3c
   2fe9c:	add	r0, sp, #20
   2fea0:	bl	5c154 <ftello64@plt+0x45c14>
   2fea4:	cmp	r0, #0
   2fea8:	mov	r4, r0
   2feac:	mov	r5, r0
   2feb0:	bne	2ff58 <ftello64@plt+0x19a18>
   2feb4:	add	r0, sp, #32
   2feb8:	bl	16090 <ksba_cms_new@plt>
   2febc:	cmp	r0, #0
   2fec0:	mov	r4, r0
   2fec4:	mov	r5, r0
   2fec8:	bne	2ff68 <ftello64@plt+0x19a28>
   2fecc:	ldr	r2, [sp, #28]
   2fed0:	ldr	r1, [sp, #24]
   2fed4:	ldr	r0, [sp, #32]
   2fed8:	bl	15afc <ksba_cms_set_reader_writer@plt>
   2fedc:	cmp	r0, #0
   2fee0:	mov	r4, r0
   2fee4:	mov	r5, r0
   2fee8:	bne	30888 <ftello64@plt+0x1a348>
   2feec:	mov	r1, #1
   2fef0:	ldr	r0, [sl, #12]
   2fef4:	bl	57128 <ftello64@plt+0x40be8>
   2fef8:	b	2ff04 <ftello64@plt+0x199c4>
   2fefc:	cmp	r3, #6
   2ff00:	beq	3090c <ftello64@plt+0x1a3cc>
   2ff04:	add	r1, sp, #36	; 0x24
   2ff08:	ldr	r0, [sp, #32]
   2ff0c:	bl	162dc <ksba_cms_parse@plt>
   2ff10:	cmp	r0, #0
   2ff14:	mov	r2, r0
   2ff18:	mov	r4, r0
   2ff1c:	bne	308f4 <ftello64@plt+0x1a3b4>
   2ff20:	ldr	r3, [sp, #36]	; 0x24
   2ff24:	sub	r1, r3, #4
   2ff28:	bics	r1, r1, #4
   2ff2c:	beq	30004 <ftello64@plt+0x19ac4>
   2ff30:	cmp	r3, #5
   2ff34:	bne	2fefc <ftello64@plt+0x199bc>
   2ff38:	mov	r1, r0
   2ff3c:	ldr	r0, [sp, #28]
   2ff40:	bl	152c8 <ksba_writer_set_filter@plt>
   2ff44:	ldr	r3, [sp, #100]	; 0x64
   2ff48:	cmp	r3, #0
   2ff4c:	bne	307dc <ftello64@plt+0x1a29c>
   2ff50:	ldr	r3, [sp, #36]	; 0x24
   2ff54:	b	2fefc <ftello64@plt+0x199bc>
   2ff58:	bl	161e0 <gpg_strerror@plt>
   2ff5c:	mov	r1, r0
   2ff60:	ldr	r0, [pc, #2960]	; 30af8 <ftello64@plt+0x1a5b8>
   2ff64:	bl	487a0 <ftello64@plt+0x32260>
   2ff68:	mov	r2, r4
   2ff6c:	mov	r1, #26
   2ff70:	ldr	r0, [sl, #12]
   2ff74:	bl	5716c <ftello64@plt+0x40c2c>
   2ff78:	mov	r2, #0
   2ff7c:	mov	r1, #23
   2ff80:	mov	r0, sl
   2ff84:	bl	1e3f8 <ftello64@plt+0x7eb8>
   2ff88:	mov	r0, r4
   2ff8c:	bl	161e0 <gpg_strerror@plt>
   2ff90:	mov	r6, r0
   2ff94:	mov	r0, r4
   2ff98:	bl	15c70 <gpg_strsource@plt>
   2ff9c:	mov	r1, r6
   2ffa0:	mov	r2, r0
   2ffa4:	ldr	r0, [pc, #2896]	; 30afc <ftello64@plt+0x1a5bc>
   2ffa8:	bl	487a0 <ftello64@plt+0x32260>
   2ffac:	ldr	r0, [sp, #32]
   2ffb0:	bl	162b8 <ksba_cms_release@plt>
   2ffb4:	ldr	r0, [sp, #16]
   2ffb8:	bl	5c134 <ftello64@plt+0x45bf4>
   2ffbc:	ldr	r0, [sp, #20]
   2ffc0:	bl	5c450 <ftello64@plt+0x45f10>
   2ffc4:	mov	r0, fp
   2ffc8:	bl	1b0b0 <ftello64@plt+0x4b70>
   2ffcc:	ldr	r0, [sp, #8]
   2ffd0:	bl	15a0c <gpgrt_fclose@plt>
   2ffd4:	ldr	r0, [sp, #76]	; 0x4c
   2ffd8:	cmp	r0, #0
   2ffdc:	beq	2ffe4 <ftello64@plt+0x19aa4>
   2ffe0:	bl	16360 <gcry_cipher_close@plt>
   2ffe4:	ldr	r3, [pc, #2820]	; 30af0 <ftello64@plt+0x1a5b0>
   2ffe8:	ldr	r2, [sp, #212]	; 0xd4
   2ffec:	mov	r0, r5
   2fff0:	ldr	r3, [r3]
   2fff4:	cmp	r2, r3
   2fff8:	bne	30aec <ftello64@plt+0x1a5ac>
   2fffc:	add	sp, sp, #220	; 0xdc
   30000:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30004:	mov	r1, #7
   30008:	ldr	r0, [sl, #12]
   3000c:	bl	57128 <ftello64@plt+0x40be8>
   30010:	mov	r1, #2
   30014:	ldr	r0, [sp, #32]
   30018:	bl	16264 <ksba_cms_get_content_oid@plt>
   3001c:	mov	r7, r0
   30020:	bl	15e14 <gcry_cipher_map_name@plt>
   30024:	mov	r5, r0
   30028:	mov	r0, r7
   3002c:	bl	16168 <gcry_cipher_mode_from_oid@plt>
   30030:	cmp	r0, #0
   30034:	cmpne	r5, #0
   30038:	mov	r6, r0
   3003c:	beq	3099c <ftello64@plt+0x1a45c>
   30040:	mov	r3, r0
   30044:	ldr	r0, [pc, #2740]	; 30b00 <ftello64@plt+0x1a5c0>
   30048:	mov	r1, r4
   3004c:	mov	r2, r5
   30050:	ldr	r0, [r0, #204]	; 0xcc
   30054:	bl	5ca28 <ftello64@plt+0x464e8>
   30058:	cmp	r0, #0
   3005c:	beq	3095c <ftello64@plt+0x1a41c>
   30060:	mov	r2, r6
   30064:	mov	r1, r5
   30068:	mov	r0, #6
   3006c:	bl	5c988 <ftello64@plt+0x46448>
   30070:	mov	r2, r5
   30074:	mov	r1, #12
   30078:	str	r0, [sp, #12]
   3007c:	ldr	r0, [sl, #12]
   30080:	bl	571c0 <ftello64@plt+0x40c80>
   30084:	mov	r0, r5
   30088:	str	r5, [sp, #64]	; 0x40
   3008c:	str	r6, [sp, #68]	; 0x44
   30090:	bl	15d00 <gcry_cipher_get_algo_blklen@plt>
   30094:	cmp	r0, #16
   30098:	str	r0, [sp, #72]	; 0x48
   3009c:	bhi	30a40 <ftello64@plt+0x1a500>
   300a0:	add	r1, sp, #80	; 0x50
   300a4:	add	r3, sp, #96	; 0x60
   300a8:	mov	r2, #16
   300ac:	ldr	r0, [sp, #32]
   300b0:	bl	15ed4 <ksba_cms_get_content_enc_iv@plt>
   300b4:	cmp	r0, #0
   300b8:	mov	r4, r0
   300bc:	bne	30a28 <ftello64@plt+0x1a4e8>
   300c0:	mov	r1, r0
   300c4:	add	r3, sp, #44	; 0x2c
   300c8:	add	r2, sp, #40	; 0x28
   300cc:	ldr	r0, [sp, #32]
   300d0:	strb	r4, [sp, #140]	; 0x8c
   300d4:	bl	15634 <ksba_cms_get_issuer_serial@plt>
   300d8:	mov	r5, r0
   300dc:	mov	r2, r4
   300e0:	mov	r1, #23
   300e4:	ldr	r0, [sl, #12]
   300e8:	bl	571c0 <ftello64@plt+0x40c80>
   300ec:	cmp	r5, #0
   300f0:	bne	3054c <ftello64@plt+0x1a00c>
   300f4:	ldr	r2, [sp, #40]	; 0x28
   300f8:	ldr	r3, [pc, #2564]	; 30b04 <ftello64@plt+0x1a5c4>
   300fc:	cmp	r2, #0
   30100:	moveq	r2, r3
   30104:	mov	r1, r4
   30108:	ldr	r0, [pc, #2552]	; 30b08 <ftello64@plt+0x1a5c8>
   3010c:	str	r5, [sp, #48]	; 0x30
   30110:	bl	488ec <ftello64@plt+0x323ac>
   30114:	mov	r1, r4
   30118:	ldr	r0, [pc, #2540]	; 30b0c <ftello64@plt+0x1a5cc>
   3011c:	bl	488ec <ftello64@plt+0x323ac>
   30120:	ldr	r0, [sp, #44]	; 0x2c
   30124:	bl	23d24 <ftello64@plt+0xd7e4>
   30128:	ldr	r0, [pc, #2528]	; 30b10 <ftello64@plt+0x1a5d0>
   3012c:	bl	489b4 <ftello64@plt+0x32474>
   30130:	ldr	r3, [sl, #12]
   30134:	cmp	r3, #0
   30138:	beq	30164 <ftello64@plt+0x19c24>
   3013c:	ldr	r1, [sp, #40]	; 0x28
   30140:	ldr	r0, [sp, #44]	; 0x2c
   30144:	bl	241bc <ftello64@plt+0xdc7c>
   30148:	mov	r1, #24
   3014c:	mov	r5, r0
   30150:	mov	r2, r0
   30154:	ldr	r0, [sl, #12]
   30158:	bl	57218 <ftello64@plt+0x40cd8>
   3015c:	mov	r0, r5
   30160:	bl	156a0 <gcry_free@plt>
   30164:	mov	r0, fp
   30168:	bl	1b780 <ftello64@plt+0x5240>
   3016c:	ldrd	r2, [sp, #40]	; 0x28
   30170:	mov	r1, fp
   30174:	mov	r0, sl
   30178:	bl	1bb34 <ftello64@plt+0x55f4>
   3017c:	cmp	r0, #0
   30180:	bne	304cc <ftello64@plt+0x19f8c>
   30184:	add	r1, sp, #48	; 0x30
   30188:	mov	r0, fp
   3018c:	bl	1b338 <ftello64@plt+0x4df8>
   30190:	subs	r5, r0, #0
   30194:	bne	30580 <ftello64@plt+0x1a040>
   30198:	add	r1, sp, #60	; 0x3c
   3019c:	ldr	r0, [sp, #48]	; 0x30
   301a0:	bl	22774 <ftello64@plt+0xc234>
   301a4:	ldr	r3, [sp, #60]	; 0x3c
   301a8:	ldr	r2, [pc, #2404]	; 30b14 <ftello64@plt+0x1a5d4>
   301ac:	mov	r1, #17
   301b0:	mov	ip, r0
   301b4:	str	r0, [sp]
   301b8:	add	r0, sp, #140	; 0x8c
   301bc:	str	ip, [sp, #56]	; 0x38
   301c0:	bl	16060 <gpgrt_snprintf@plt>
   301c4:	ldr	r3, [pc, #2380]	; 30b18 <ftello64@plt+0x1a5d8>
   301c8:	add	r2, sp, #140	; 0x8c
   301cc:	str	r3, [sp]
   301d0:	mov	r1, #15
   301d4:	str	r5, [sp, #4]
   301d8:	mov	r0, sl
   301dc:	bl	1e0d4 <ftello64@plt+0x7b94>
   301e0:	mov	r3, r5
   301e4:	ldr	r2, [sp, #48]	; 0x30
   301e8:	mov	r1, #19
   301ec:	ldr	r0, [sl, #12]
   301f0:	bl	572a0 <ftello64@plt+0x40d60>
   301f4:	ldr	r0, [sp, #48]	; 0x30
   301f8:	bl	2312c <ftello64@plt+0xcbec>
   301fc:	cmp	r0, #0
   30200:	bne	305b8 <ftello64@plt+0x1a078>
   30204:	ldr	r0, [sp, #48]	; 0x30
   30208:	bl	22908 <ftello64@plt+0xc3c8>
   3020c:	mov	r5, #0
   30210:	mov	r6, r0
   30214:	ldr	r0, [sp, #48]	; 0x30
   30218:	bl	24d7c <ftello64@plt+0xe83c>
   3021c:	add	r1, sp, #52	; 0x34
   30220:	mov	r7, r0
   30224:	ldr	r0, [sp, #48]	; 0x30
   30228:	bl	22970 <ftello64@plt+0xc430>
   3022c:	ldr	r3, [sp, #52]	; 0x34
   30230:	mov	r1, #1
   30234:	stm	sp, {r3, r5}
   30238:	mov	r3, r5
   3023c:	mov	r2, r0
   30240:	mov	r8, r0
   30244:	ldr	r0, [pc, #2228]	; 30b00 <ftello64@plt+0x1a5c0>
   30248:	ldr	r0, [r0, #204]	; 0xcc
   3024c:	bl	5c6d8 <ftello64@plt+0x46198>
   30250:	subs	r9, r0, #0
   30254:	beq	3073c <ftello64@plt+0x1a1fc>
   30258:	ldr	r3, [sp, #12]
   3025c:	cmp	r3, #0
   30260:	bne	3067c <ftello64@plt+0x1a13c>
   30264:	ldr	r0, [sp, #40]	; 0x28
   30268:	bl	156a0 <gcry_free@plt>
   3026c:	ldr	r0, [sp, #44]	; 0x2c
   30270:	bl	156a0 <gcry_free@plt>
   30274:	ldr	r0, [sp, #48]	; 0x30
   30278:	bl	15358 <ksba_cert_release@plt>
   3027c:	cmp	r6, #0
   30280:	beq	30504 <ftello64@plt+0x19fc4>
   30284:	mov	r1, r4
   30288:	ldr	r0, [sp, #32]
   3028c:	bl	15b74 <ksba_cms_get_enc_val@plt>
   30290:	subs	r9, r0, #0
   30294:	beq	30570 <ftello64@plt+0x1a030>
   30298:	add	r3, sp, #52	; 0x34
   3029c:	str	r3, [sp, #4]
   302a0:	add	r3, sp, #48	; 0x30
   302a4:	str	r3, [sp]
   302a8:	mov	ip, #0
   302ac:	mov	r3, r9
   302b0:	mov	r2, r7
   302b4:	mov	r1, r6
   302b8:	mov	r0, sl
   302bc:	str	ip, [sp, #48]	; 0x30
   302c0:	bl	1f788 <ftello64@plt+0x9248>
   302c4:	subs	r8, r0, #0
   302c8:	bne	306a4 <ftello64@plt+0x1a164>
   302cc:	ldr	r3, [pc, #2092]	; 30b00 <ftello64@plt+0x1a5c0>
   302d0:	ldr	r2, [sp, #52]	; 0x34
   302d4:	ldr	r5, [r3]
   302d8:	ands	r5, r5, #4
   302dc:	bne	30594 <ftello64@plt+0x1a054>
   302e0:	bic	r3, r2, #8
   302e4:	cmp	r3, #16
   302e8:	beq	3037c <ftello64@plt+0x19e3c>
   302ec:	cmp	r2, #6
   302f0:	ldr	r0, [sp, #48]	; 0x30
   302f4:	bls	3061c <ftello64@plt+0x1a0dc>
   302f8:	ldrb	r3, [r0]
   302fc:	clz	r3, r3
   30300:	lsr	r3, r3, #5
   30304:	ldrb	r1, [r0, r3]
   30308:	cmp	r1, #2
   3030c:	bne	3061c <ftello64@plt+0x1a0dc>
   30310:	add	r1, r3, #1
   30314:	add	r3, r3, #2
   30318:	ldrb	ip, [r0, r1]
   3031c:	add	r1, r0, r1
   30320:	cmp	ip, #0
   30324:	moveq	r5, r3
   30328:	bne	30334 <ftello64@plt+0x19df4>
   3032c:	b	30358 <ftello64@plt+0x19e18>
   30330:	mov	r3, r5
   30334:	ldrb	ip, [r1, #1]!
   30338:	add	r5, r3, #1
   3033c:	cmp	ip, #0
   30340:	beq	30350 <ftello64@plt+0x19e10>
   30344:	cmp	r2, r5
   30348:	bhi	30330 <ftello64@plt+0x19df0>
   3034c:	add	r5, r3, #2
   30350:	cmp	r2, r5
   30354:	bls	3061c <ftello64@plt+0x1a0dc>
   30358:	ldr	r3, [pc, #1952]	; 30b00 <ftello64@plt+0x1a5c0>
   3035c:	ldr	r3, [r3]
   30360:	tst	r3, #4
   30364:	beq	3037c <ftello64@plt+0x19e3c>
   30368:	ldr	r1, [sp, #48]	; 0x30
   3036c:	sub	r2, r2, r5
   30370:	add	r1, r1, r5
   30374:	ldr	r0, [pc, #1952]	; 30b1c <ftello64@plt+0x1a5dc>
   30378:	bl	48a2c <ftello64@plt+0x324ec>
   3037c:	mov	r3, #0
   30380:	ldr	r2, [sp, #68]	; 0x44
   30384:	ldr	r1, [sp, #64]	; 0x40
   30388:	add	r0, sp, #76	; 0x4c
   3038c:	bl	15b08 <gcry_cipher_open@plt>
   30390:	subs	r8, r0, #0
   30394:	bne	30708 <ftello64@plt+0x1a1c8>
   30398:	ldr	r2, [sp, #52]	; 0x34
   3039c:	ldr	r1, [sp, #48]	; 0x30
   303a0:	sub	r2, r2, r5
   303a4:	add	r1, r1, r5
   303a8:	ldr	r0, [sp, #76]	; 0x4c
   303ac:	bl	15580 <gcry_cipher_setkey@plt>
   303b0:	uxth	r5, r0
   303b4:	cmp	r5, #43	; 0x2b
   303b8:	mov	r8, r0
   303bc:	beq	3089c <ftello64@plt+0x1a35c>
   303c0:	cmp	r0, #0
   303c4:	bne	308e0 <ftello64@plt+0x1a3a0>
   303c8:	add	r1, sp, #80	; 0x50
   303cc:	ldr	r2, [sp, #96]	; 0x60
   303d0:	ldr	r0, [sp, #76]	; 0x4c
   303d4:	bl	15e98 <gcry_cipher_setiv@plt>
   303d8:	ldr	r0, [sp, #48]	; 0x30
   303dc:	bl	156a0 <gcry_free@plt>
   303e0:	mov	r0, r9
   303e4:	bl	156a0 <gcry_free@plt>
   303e8:	add	r2, sp, #64	; 0x40
   303ec:	ldr	r1, [pc, #1836]	; 30b20 <ftello64@plt+0x1a5e0>
   303f0:	ldr	r0, [sp, #28]
   303f4:	bl	152c8 <ksba_writer_set_filter@plt>
   303f8:	ldr	r3, [sp, #12]
   303fc:	cmp	r3, #0
   30400:	bne	30720 <ftello64@plt+0x1a1e0>
   30404:	mov	r2, #0
   30408:	mov	r1, #25
   3040c:	ldr	r0, [sl, #12]
   30410:	bl	5716c <ftello64@plt+0x40c2c>
   30414:	mov	r0, r6
   30418:	bl	156a0 <gcry_free@plt>
   3041c:	mov	r0, r7
   30420:	bl	156a0 <gcry_free@plt>
   30424:	ldr	r3, [sl, #12]
   30428:	add	r4, r4, #1
   3042c:	cmp	r3, #0
   30430:	beq	2ff50 <ftello64@plt+0x19a10>
   30434:	ldr	r6, [pc, #1768]	; 30b24 <ftello64@plt+0x1a5e4>
   30438:	b	30458 <ftello64@plt+0x19f18>
   3043c:	mov	r0, #0
   30440:	bl	161e0 <gpg_strerror@plt>
   30444:	mov	r1, r4
   30448:	mov	r2, r0
   3044c:	mov	r0, r6
   30450:	bl	487a0 <ftello64@plt+0x32260>
   30454:	add	r4, r4, #1
   30458:	add	r3, sp, #52	; 0x34
   3045c:	add	r2, sp, #48	; 0x30
   30460:	mov	r1, r4
   30464:	ldr	r0, [sp, #32]
   30468:	bl	15634 <ksba_cms_get_issuer_serial@plt>
   3046c:	cmn	r0, #1
   30470:	mov	r5, r0
   30474:	beq	2ff50 <ftello64@plt+0x19a10>
   30478:	mov	r2, r4
   3047c:	mov	r1, #23
   30480:	ldr	r0, [sl, #12]
   30484:	bl	571c0 <ftello64@plt+0x40c80>
   30488:	cmp	r5, #0
   3048c:	bne	3043c <ftello64@plt+0x19efc>
   30490:	ldr	r1, [sp, #48]	; 0x30
   30494:	ldr	r0, [sp, #52]	; 0x34
   30498:	bl	241bc <ftello64@plt+0xdc7c>
   3049c:	mov	r1, #24
   304a0:	mov	r2, r0
   304a4:	mov	r5, r0
   304a8:	ldr	r0, [sl, #12]
   304ac:	bl	57218 <ftello64@plt+0x40cd8>
   304b0:	mov	r0, r5
   304b4:	bl	156a0 <gcry_free@plt>
   304b8:	ldr	r0, [sp, #48]	; 0x30
   304bc:	bl	156a0 <gcry_free@plt>
   304c0:	ldr	r0, [sp, #52]	; 0x34
   304c4:	bl	156a0 <gcry_free@plt>
   304c8:	b	30454 <ftello64@plt+0x19f14>
   304cc:	bl	161e0 <gpg_strerror@plt>
   304d0:	mov	r1, r0
   304d4:	ldr	r0, [pc, #1612]	; 30b28 <ftello64@plt+0x1a5e8>
   304d8:	bl	487a0 <ftello64@plt+0x32260>
   304dc:	ldr	r0, [sp, #40]	; 0x28
   304e0:	bl	156a0 <gcry_free@plt>
   304e4:	ldr	r0, [sp, #44]	; 0x2c
   304e8:	bl	156a0 <gcry_free@plt>
   304ec:	mov	r3, #0
   304f0:	ldr	r0, [sp, #48]	; 0x30
   304f4:	mov	r6, r3
   304f8:	str	r3, [sp, #12]
   304fc:	bl	15358 <ksba_cert_release@plt>
   30500:	mov	r7, r6
   30504:	mov	r0, r6
   30508:	bl	156a0 <gcry_free@plt>
   3050c:	mov	r0, r7
   30510:	bl	156a0 <gcry_free@plt>
   30514:	add	r4, r4, #1
   30518:	mov	ip, #0
   3051c:	add	r3, sp, #44	; 0x2c
   30520:	add	r2, sp, #40	; 0x28
   30524:	mov	r1, r4
   30528:	ldr	r0, [sp, #32]
   3052c:	strb	ip, [sp, #140]	; 0x8c
   30530:	bl	15634 <ksba_cms_get_issuer_serial@plt>
   30534:	cmn	r0, #1
   30538:	mov	r5, r0
   3053c:	bne	300dc <ftello64@plt+0x19b9c>
   30540:	ldr	r4, [pc, #1508]	; 30b2c <ftello64@plt+0x1a5ec>
   30544:	mov	r5, r4
   30548:	b	2ff68 <ftello64@plt+0x19a28>
   3054c:	mov	r0, r5
   30550:	bl	161e0 <gpg_strerror@plt>
   30554:	mov	r7, #0
   30558:	mov	r1, r4
   3055c:	mov	r6, r7
   30560:	mov	r2, r0
   30564:	ldr	r0, [pc, #1464]	; 30b24 <ftello64@plt+0x1a5e4>
   30568:	bl	487a0 <ftello64@plt+0x32260>
   3056c:	b	30504 <ftello64@plt+0x19fc4>
   30570:	mov	r1, r4
   30574:	ldr	r0, [pc, #1460]	; 30b30 <ftello64@plt+0x1a5f0>
   30578:	bl	487a0 <ftello64@plt+0x32260>
   3057c:	b	30504 <ftello64@plt+0x19fc4>
   30580:	bl	161e0 <gpg_strerror@plt>
   30584:	mov	r1, r0
   30588:	ldr	r0, [pc, #1444]	; 30b34 <ftello64@plt+0x1a5f4>
   3058c:	bl	487a0 <ftello64@plt+0x32260>
   30590:	b	304dc <ftello64@plt+0x19f9c>
   30594:	ldr	r1, [sp, #48]	; 0x30
   30598:	ldr	r0, [pc, #1432]	; 30b38 <ftello64@plt+0x1a5f8>
   3059c:	bl	48a2c <ftello64@plt+0x324ec>
   305a0:	ldr	r2, [sp, #52]	; 0x34
   305a4:	bic	r3, r2, #8
   305a8:	cmp	r3, #16
   305ac:	bne	302ec <ftello64@plt+0x19dac>
   305b0:	mov	r5, r8
   305b4:	b	30358 <ftello64@plt+0x19e18>
   305b8:	str	r0, [sp]
   305bc:	ldr	r3, [pc, #1400]	; 30b3c <ftello64@plt+0x1a5fc>
   305c0:	add	r0, sp, #160	; 0xa0
   305c4:	mov	r2, #50	; 0x32
   305c8:	mov	r1, #1
   305cc:	bl	15e50 <__sprintf_chk@plt>
   305d0:	add	r3, sp, #160	; 0xa0
   305d4:	str	r5, [sp]
   305d8:	ldr	r2, [pc, #1376]	; 30b40 <ftello64@plt+0x1a600>
   305dc:	mov	r1, #96	; 0x60
   305e0:	mov	r0, sl
   305e4:	bl	1e0d4 <ftello64@plt+0x7b94>
   305e8:	b	30204 <ftello64@plt+0x19cc4>
   305ec:	mov	r2, #5
   305f0:	ldr	r1, [pc, #1356]	; 30b44 <ftello64@plt+0x1a604>
   305f4:	ldr	r5, [pc, #1356]	; 30b48 <ftello64@plt+0x1a608>
   305f8:	bl	15718 <dcgettext@plt>
   305fc:	bl	487a0 <ftello64@plt+0x32260>
   30600:	mov	r2, r5
   30604:	mov	r1, #26
   30608:	ldr	r0, [sl, #12]
   3060c:	bl	5716c <ftello64@plt+0x40c2c>
   30610:	mov	r4, r5
   30614:	str	fp, [sp, #8]
   30618:	b	2ff78 <ftello64@plt+0x19a38>
   3061c:	bl	156a0 <gcry_free@plt>
   30620:	mov	r0, r9
   30624:	bl	156a0 <gcry_free@plt>
   30628:	ldr	r0, [pc, #1308]	; 30b4c <ftello64@plt+0x1a60c>
   3062c:	bl	161e0 <gpg_strerror@plt>
   30630:	ldr	r8, [pc, #1300]	; 30b4c <ftello64@plt+0x1a60c>
   30634:	mov	r1, r0
   30638:	ldr	r0, [pc, #1296]	; 30b50 <ftello64@plt+0x1a610>
   3063c:	bl	4873c <ftello64@plt+0x321fc>
   30640:	mov	r2, r8
   30644:	mov	r1, #25
   30648:	ldr	r0, [sl, #12]
   3064c:	bl	5716c <ftello64@plt+0x40c2c>
   30650:	mov	r0, r6
   30654:	bl	156a0 <gcry_free@plt>
   30658:	mov	r0, r7
   3065c:	add	r4, r4, #1
   30660:	bl	156a0 <gcry_free@plt>
   30664:	b	30518 <ftello64@plt+0x19fd8>
   30668:	bl	161e0 <gpg_strerror@plt>
   3066c:	mov	r1, r0
   30670:	ldr	r0, [pc, #1244]	; 30b54 <ftello64@plt+0x1a614>
   30674:	bl	487a0 <ftello64@plt+0x32260>
   30678:	b	2ff68 <ftello64@plt+0x19a28>
   3067c:	ldr	r3, [sp, #52]	; 0x34
   30680:	str	r5, [sp]
   30684:	mov	r2, r5
   30688:	mov	r1, r8
   3068c:	mov	r0, #6
   30690:	bl	5c4e4 <ftello64@plt+0x45fa4>
   30694:	adds	r3, r0, #0
   30698:	movne	r3, #1
   3069c:	str	r3, [sp, #12]
   306a0:	b	30264 <ftello64@plt+0x19d24>
   306a4:	bl	161e0 <gpg_strerror@plt>
   306a8:	uxth	r5, r8
   306ac:	mov	r1, r0
   306b0:	ldr	r0, [pc, #1184]	; 30b58 <ftello64@plt+0x1a618>
   306b4:	bl	487a0 <ftello64@plt+0x32260>
   306b8:	ldr	r0, [sp, #48]	; 0x30
   306bc:	bl	156a0 <gcry_free@plt>
   306c0:	mov	r0, r9
   306c4:	bl	156a0 <gcry_free@plt>
   306c8:	mov	r0, r8
   306cc:	bl	161e0 <gpg_strerror@plt>
   306d0:	mov	r1, r0
   306d4:	ldr	r0, [pc, #1140]	; 30b50 <ftello64@plt+0x1a610>
   306d8:	bl	4873c <ftello64@plt+0x321fc>
   306dc:	cmp	r5, #17
   306e0:	bne	30640 <ftello64@plt+0x1a100>
   306e4:	ldrb	r3, [sp, #140]	; 0x8c
   306e8:	cmp	r3, #0
   306ec:	beq	30640 <ftello64@plt+0x1a100>
   306f0:	add	r2, sp, #140	; 0x8c
   306f4:	mov	r3, #0
   306f8:	mov	r1, #19
   306fc:	mov	r0, sl
   30700:	bl	1e0d4 <ftello64@plt+0x7b94>
   30704:	b	30640 <ftello64@plt+0x1a100>
   30708:	bl	161e0 <gpg_strerror@plt>
   3070c:	uxth	r5, r8
   30710:	mov	r1, r0
   30714:	ldr	r0, [pc, #1088]	; 30b5c <ftello64@plt+0x1a61c>
   30718:	bl	487a0 <ftello64@plt+0x32260>
   3071c:	b	306b8 <ftello64@plt+0x1a178>
   30720:	mov	r0, #6
   30724:	bl	5cc20 <ftello64@plt+0x466e0>
   30728:	mov	r1, #89	; 0x59
   3072c:	mov	r2, r0
   30730:	mov	r0, sl
   30734:	bl	1e3f8 <ftello64@plt+0x7eb8>
   30738:	b	30404 <ftello64@plt+0x19ec4>
   3073c:	mov	r1, r9
   30740:	ldr	r0, [sp, #48]	; 0x30
   30744:	bl	22774 <ftello64@plt+0xc234>
   30748:	ldr	r2, [pc, #1040]	; 30b60 <ftello64@plt+0x1a620>
   3074c:	mov	r1, #11
   30750:	str	r9, [sp, #12]
   30754:	mov	r3, r0
   30758:	add	r0, sp, #160	; 0xa0
   3075c:	bl	16060 <gpgrt_snprintf@plt>
   30760:	mov	r2, #5
   30764:	ldr	r1, [pc, #1016]	; 30b64 <ftello64@plt+0x1a624>
   30768:	mov	r0, r9
   3076c:	bl	15718 <dcgettext@plt>
   30770:	ldr	r3, [pc, #904]	; 30b00 <ftello64@plt+0x1a5c0>
   30774:	mov	r5, r0
   30778:	ldr	r0, [r3, #204]	; 0xcc
   3077c:	bl	5cd9c <ftello64@plt+0x4685c>
   30780:	add	r1, sp, #160	; 0xa0
   30784:	mov	r2, r0
   30788:	mov	r0, r5
   3078c:	bl	4873c <ftello64@plt+0x321fc>
   30790:	b	30264 <ftello64@plt+0x19d24>
   30794:	bl	15d48 <gpg_err_code_from_syserror@plt>
   30798:	mov	r4, r0
   3079c:	bl	15e20 <__errno_location@plt>
   307a0:	cmp	r4, #0
   307a4:	beq	308b4 <ftello64@plt+0x1a374>
   307a8:	ldr	r0, [r0]
   307ac:	bl	15ae4 <strerror@plt>
   307b0:	uxth	r4, r4
   307b4:	orr	r4, r4, #50331648	; 0x3000000
   307b8:	mov	r5, r4
   307bc:	mov	r1, r0
   307c0:	ldr	r0, [pc, #928]	; 30b68 <ftello64@plt+0x1a628>
   307c4:	bl	487a0 <ftello64@plt+0x32260>
   307c8:	mov	r2, r4
   307cc:	mov	r1, #26
   307d0:	ldr	r0, [sl, #12]
   307d4:	bl	5716c <ftello64@plt+0x40c2c>
   307d8:	b	2ff78 <ftello64@plt+0x19a38>
   307dc:	ldr	r2, [sp, #72]	; 0x48
   307e0:	add	r3, sp, #216	; 0xd8
   307e4:	add	r3, r3, r2
   307e8:	ldrb	r6, [r3, #-113]	; 0xffffff8f
   307ec:	cmp	r6, #0
   307f0:	beq	30a48 <ftello64@plt+0x1a508>
   307f4:	cmp	r2, r6
   307f8:	blt	30a48 <ftello64@plt+0x1a508>
   307fc:	sub	r2, r2, r6
   30800:	add	r1, sp, #104	; 0x68
   30804:	ldr	r0, [sp, #28]
   30808:	bl	15f88 <ksba_writer_write@plt>
   3080c:	cmp	r0, #0
   30810:	mov	r4, r0
   30814:	bne	30a5c <ftello64@plt+0x1a51c>
   30818:	ldr	r1, [sp, #72]	; 0x48
   3081c:	sub	r3, r1, r6
   30820:	cmp	r1, r3
   30824:	ble	2ff50 <ftello64@plt+0x19a10>
   30828:	add	r2, sp, #216	; 0xd8
   3082c:	add	r2, r2, r3
   30830:	ldrb	r2, [r2, #-112]	; 0xffffff90
   30834:	cmp	r2, r6
   30838:	bne	30864 <ftello64@plt+0x1a324>
   3083c:	add	r2, sp, #64	; 0x40
   30840:	add	r3, r3, #40	; 0x28
   30844:	add	r3, r2, r3
   30848:	add	r2, sp, #103	; 0x67
   3084c:	add	r1, r2, r1
   30850:	cmp	r1, r3
   30854:	beq	2ff50 <ftello64@plt+0x19a10>
   30858:	ldrb	r2, [r3, #1]!
   3085c:	cmp	r2, r6
   30860:	beq	30850 <ftello64@plt+0x1a310>
   30864:	ldr	r0, [pc, #768]	; 30b6c <ftello64@plt+0x1a62c>
   30868:	ldr	r5, [pc, #768]	; 30b70 <ftello64@plt+0x1a630>
   3086c:	bl	487a0 <ftello64@plt+0x32260>
   30870:	mov	r2, r5
   30874:	mov	r1, #26
   30878:	ldr	r0, [sl, #12]
   3087c:	mov	r4, r5
   30880:	bl	5716c <ftello64@plt+0x40c2c>
   30884:	b	2ff78 <ftello64@plt+0x19a38>
   30888:	bl	161e0 <gpg_strerror@plt>
   3088c:	mov	r1, r0
   30890:	ldr	r0, [pc, #732]	; 30b74 <ftello64@plt+0x1a634>
   30894:	bl	488ec <ftello64@plt+0x323ac>
   30898:	b	2ff68 <ftello64@plt+0x19a28>
   3089c:	mov	r2, #5
   308a0:	ldr	r1, [pc, #720]	; 30b78 <ftello64@plt+0x1a638>
   308a4:	mov	r0, #0
   308a8:	bl	15718 <dcgettext@plt>
   308ac:	bl	4873c <ftello64@plt+0x321fc>
   308b0:	b	303c8 <ftello64@plt+0x19e88>
   308b4:	ldr	r0, [r0]
   308b8:	bl	15ae4 <strerror@plt>
   308bc:	mov	r1, r0
   308c0:	ldr	r0, [pc, #672]	; 30b68 <ftello64@plt+0x1a628>
   308c4:	bl	487a0 <ftello64@plt+0x32260>
   308c8:	ldr	r5, [sp, #8]
   308cc:	ldr	r0, [sl, #12]
   308d0:	mov	r2, r5
   308d4:	mov	r1, #26
   308d8:	bl	5716c <ftello64@plt+0x40c2c>
   308dc:	b	2ffac <ftello64@plt+0x19a6c>
   308e0:	bl	161e0 <gpg_strerror@plt>
   308e4:	mov	r1, r0
   308e8:	ldr	r0, [pc, #652]	; 30b7c <ftello64@plt+0x1a63c>
   308ec:	bl	487a0 <ftello64@plt+0x32260>
   308f0:	b	306b8 <ftello64@plt+0x1a178>
   308f4:	mov	r5, r0
   308f8:	bl	161e0 <gpg_strerror@plt>
   308fc:	mov	r1, r0
   30900:	ldr	r0, [pc, #632]	; 30b80 <ftello64@plt+0x1a640>
   30904:	bl	488ec <ftello64@plt+0x323ac>
   30908:	b	2ff68 <ftello64@plt+0x19a28>
   3090c:	ldr	r0, [sp, #20]
   30910:	bl	5c2dc <ftello64@plt+0x45d9c>
   30914:	cmp	r0, #0
   30918:	mov	r5, r0
   3091c:	mov	r4, r0
   30920:	bne	30948 <ftello64@plt+0x1a408>
   30924:	mov	r2, r0
   30928:	mov	r1, #24
   3092c:	mov	r0, sl
   30930:	bl	1e3f8 <ftello64@plt+0x7eb8>
   30934:	mov	r2, r5
   30938:	ldr	r0, [sl, #12]
   3093c:	mov	r1, #26
   30940:	bl	5716c <ftello64@plt+0x40c2c>
   30944:	b	2ffac <ftello64@plt+0x19a6c>
   30948:	bl	161e0 <gpg_strerror@plt>
   3094c:	mov	r1, r0
   30950:	ldr	r0, [pc, #556]	; 30b84 <ftello64@plt+0x1a644>
   30954:	bl	487a0 <ftello64@plt+0x32260>
   30958:	b	2ff68 <ftello64@plt+0x19a28>
   3095c:	mov	r2, #5
   30960:	ldr	r1, [pc, #544]	; 30b88 <ftello64@plt+0x1a648>
   30964:	bl	15718 <dcgettext@plt>
   30968:	mov	r4, r0
   3096c:	mov	r0, r5
   30970:	bl	15f1c <gcry_cipher_algo_name@plt>
   30974:	ldr	r3, [pc, #388]	; 30b00 <ftello64@plt+0x1a5c0>
   30978:	mov	r5, r0
   3097c:	ldr	r0, [r3, #204]	; 0xcc
   30980:	bl	5cd9c <ftello64@plt+0x4685c>
   30984:	mov	r1, r5
   30988:	ldr	r5, [pc, #508]	; 30b8c <ftello64@plt+0x1a64c>
   3098c:	mov	r2, r0
   30990:	mov	r0, r4
   30994:	bl	487a0 <ftello64@plt+0x32260>
   30998:	b	30870 <ftello64@plt+0x1a330>
   3099c:	cmp	r7, #0
   309a0:	beq	30a64 <ftello64@plt+0x1a524>
   309a4:	mov	r1, r7
   309a8:	ldr	r0, [pc, #480]	; 30b90 <ftello64@plt+0x1a650>
   309ac:	bl	487a0 <ftello64@plt+0x32260>
   309b0:	ldr	r1, [pc, #476]	; 30b94 <ftello64@plt+0x1a654>
   309b4:	mov	r0, r7
   309b8:	bl	15424 <strcmp@plt>
   309bc:	cmp	r0, #0
   309c0:	beq	30ad8 <ftello64@plt+0x1a598>
   309c4:	ldr	r4, [pc, #460]	; 30b98 <ftello64@plt+0x1a658>
   309c8:	add	r0, sp, #160	; 0xa0
   309cc:	str	r4, [sp]
   309d0:	ldr	r3, [pc, #356]	; 30b3c <ftello64@plt+0x1a5fc>
   309d4:	mov	r2, #50	; 0x32
   309d8:	mov	r1, #1
   309dc:	bl	15e50 <__sprintf_chk@plt>
   309e0:	mov	r2, #0
   309e4:	add	r3, sp, #160	; 0xa0
   309e8:	str	r2, [sp, #4]
   309ec:	str	r7, [sp]
   309f0:	ldr	r2, [pc, #420]	; 30b9c <ftello64@plt+0x1a65c>
   309f4:	mov	r1, #96	; 0x60
   309f8:	mov	r0, sl
   309fc:	bl	1e0d4 <ftello64@plt+0x7b94>
   30a00:	mov	r2, r7
   30a04:	ldr	r0, [sl, #12]
   30a08:	mov	r1, #14
   30a0c:	bl	57218 <ftello64@plt+0x40cd8>
   30a10:	mov	r2, r4
   30a14:	mov	r1, #26
   30a18:	ldr	r0, [sl, #12]
   30a1c:	mov	r5, r4
   30a20:	bl	5716c <ftello64@plt+0x40c2c>
   30a24:	b	2ff78 <ftello64@plt+0x19a38>
   30a28:	mov	r5, r0
   30a2c:	bl	161e0 <gpg_strerror@plt>
   30a30:	mov	r1, r0
   30a34:	ldr	r0, [pc, #356]	; 30ba0 <ftello64@plt+0x1a660>
   30a38:	bl	487a0 <ftello64@plt+0x32260>
   30a3c:	b	2ff68 <ftello64@plt+0x19a28>
   30a40:	ldr	r5, [pc, #348]	; 30ba4 <ftello64@plt+0x1a664>
   30a44:	b	2ffe4 <ftello64@plt+0x19aa4>
   30a48:	mov	r1, r6
   30a4c:	ldr	r0, [pc, #340]	; 30ba8 <ftello64@plt+0x1a668>
   30a50:	ldr	r5, [pc, #280]	; 30b70 <ftello64@plt+0x1a630>
   30a54:	bl	487a0 <ftello64@plt+0x32260>
   30a58:	b	30870 <ftello64@plt+0x1a330>
   30a5c:	mov	r5, r0
   30a60:	b	2ff68 <ftello64@plt+0x19a28>
   30a64:	ldr	r5, [pc, #320]	; 30bac <ftello64@plt+0x1a66c>
   30a68:	ldr	r0, [pc, #288]	; 30b90 <ftello64@plt+0x1a650>
   30a6c:	mov	r1, r5
   30a70:	bl	487a0 <ftello64@plt+0x32260>
   30a74:	mov	r2, #5
   30a78:	ldr	r1, [pc, #304]	; 30bb0 <ftello64@plt+0x1a670>
   30a7c:	mov	r0, r4
   30a80:	bl	15718 <dcgettext@plt>
   30a84:	bl	4873c <ftello64@plt+0x321fc>
   30a88:	ldr	r3, [pc, #264]	; 30b98 <ftello64@plt+0x1a658>
   30a8c:	add	r0, sp, #160	; 0xa0
   30a90:	str	r3, [sp]
   30a94:	mov	r2, #50	; 0x32
   30a98:	ldr	r3, [pc, #156]	; 30b3c <ftello64@plt+0x1a5fc>
   30a9c:	mov	r1, #1
   30aa0:	bl	15e50 <__sprintf_chk@plt>
   30aa4:	str	r5, [sp]
   30aa8:	add	r3, sp, #160	; 0xa0
   30aac:	str	r4, [sp, #4]
   30ab0:	ldr	r2, [pc, #228]	; 30b9c <ftello64@plt+0x1a65c>
   30ab4:	mov	r1, #96	; 0x60
   30ab8:	mov	r0, sl
   30abc:	bl	1e0d4 <ftello64@plt+0x7b94>
   30ac0:	mov	r2, r4
   30ac4:	mov	r1, #14
   30ac8:	ldr	r0, [sl, #12]
   30acc:	ldr	r5, [pc, #224]	; 30bb4 <ftello64@plt+0x1a674>
   30ad0:	bl	57218 <ftello64@plt+0x40cd8>
   30ad4:	b	30870 <ftello64@plt+0x1a330>
   30ad8:	mov	r2, #5
   30adc:	ldr	r1, [pc, #212]	; 30bb8 <ftello64@plt+0x1a678>
   30ae0:	bl	15718 <dcgettext@plt>
   30ae4:	bl	4873c <ftello64@plt+0x321fc>
   30ae8:	b	309c4 <ftello64@plt+0x1a484>
   30aec:	bl	15748 <__stack_chk_fail@plt>
   30af0:	andeq	pc, r7, r8, lsl #15
   30af4:	andeq	r1, r6, r0, lsr r5
   30af8:	andeq	r7, r6, r4, ror #10
   30afc:	andeq	r8, r6, r8, lsr r5
   30b00:	andeq	r0, r8, r0, lsr #30
   30b04:	andeq	r7, r6, r0, lsl r5
   30b08:	andeq	r8, r6, ip, ror r3
   30b0c:	muleq	r6, r4, r3
   30b10:	strdeq	ip, [r6], -r4
   30b14:	andeq	r8, r6, r8, lsr #7
   30b18:	muleq	r6, r0, r8
   30b1c:	andeq	r8, r6, ip, ror #8
   30b20:	andeq	pc, r2, ip, ror #22
   30b24:	andeq	r8, r6, r8, asr r3
   30b28:	andeq	r7, r6, r4, lsr #17
   30b2c:	movweq	r0, #17
   30b30:	strdeq	r8, [r6], -ip
   30b34:	andeq	r7, r6, r0, ror #17
   30b38:	andeq	r8, r6, r0, asr r4
   30b3c:	strdeq	r5, [r6], -ip
   30b40:			; <UNDEFINED> instruction: 0x000683b4
   30b44:	ldrdeq	r1, [r6], -r8
   30b48:	movweq	r0, #1
   30b4c:	movweq	r0, #82	; 0x52
   30b50:			; <UNDEFINED> instruction: 0x000685b8
   30b54:	andeq	r7, r6, r8, asr #10
   30b58:	andeq	r8, r6, ip, lsr #8
   30b5c:	andeq	r8, r6, ip, ror r4
   30b60:	strdeq	r7, [r6], -r8
   30b64:	andeq	r8, r6, r8, asr #7
   30b68:	andeq	r7, r6, r0, lsr r5
   30b6c:	andeq	r8, r6, r0, lsr #10
   30b70:	movweq	r0, #79	; 0x4f
   30b74:	andeq	r7, r6, r0, lsl #11
   30b78:	muleq	r6, ip, r4
   30b7c:	andeq	r8, r6, r8, ror #9
   30b80:			; <UNDEFINED> instruction: 0x000675b4
   30b84:	andeq	r7, r6, r0, ror #12
   30b88:	muleq	r6, r4, r0
   30b8c:	movweq	r0, #12
   30b90:	andeq	r8, r6, r4, asr #32
   30b94:	andeq	r8, r6, r0, ror r5
   30b98:	movweq	r0, #84	; 0x54
   30b9c:	andeq	r8, r6, ip, asr r5
   30ba0:	andeq	r8, r6, r0, asr #6
   30ba4:	movweq	r0, #59	; 0x3b
   30ba8:	andeq	r8, r6, r0, lsl #10
   30bac:	andeq	sl, r6, r0, ror r8
   30bb0:	andeq	r8, r6, r4, lsl #11
   30bb4:	movweq	r0, #58	; 0x3a
   30bb8:	andeq	r8, r6, r0, lsr #6
   30bbc:	push	{r4, r5, r6, r7, lr}
   30bc0:	sub	sp, sp, #44	; 0x2c
   30bc4:	ldr	r6, [pc, #176]	; 30c7c <ftello64@plt+0x1a73c>
   30bc8:	mov	r5, r1
   30bcc:	str	r2, [sp]
   30bd0:	ldr	ip, [r6]
   30bd4:	mov	r7, r0
   30bd8:	ldr	r3, [pc, #160]	; 30c80 <ftello64@plt+0x1a740>
   30bdc:	add	r0, sp, #8
   30be0:	mov	r2, #25
   30be4:	mov	r1, #1
   30be8:	str	ip, [sp, #36]	; 0x24
   30bec:	bl	15e50 <__sprintf_chk@plt>
   30bf0:	cmp	r5, #0
   30bf4:	beq	30c2c <ftello64@plt+0x1a6ec>
   30bf8:	mov	r0, r5
   30bfc:	mov	r1, #2
   30c00:	bl	226c8 <ftello64@plt+0xc188>
   30c04:	ldrb	r4, [r0]
   30c08:	mov	r5, r0
   30c0c:	cmp	r4, #70	; 0x46
   30c10:	bne	30c24 <ftello64@plt+0x1a6e4>
   30c14:	mov	r3, r0
   30c18:	ldrb	r4, [r3, #1]!
   30c1c:	cmp	r4, #70	; 0x46
   30c20:	beq	30c18 <ftello64@plt+0x1a6d8>
   30c24:	cmp	r4, #0
   30c28:	beq	30c68 <ftello64@plt+0x1a728>
   30c2c:	mov	r3, #0
   30c30:	add	r2, sp, #8
   30c34:	str	r3, [sp]
   30c38:	mov	r1, #32
   30c3c:	mov	r3, r5
   30c40:	mov	r0, r7
   30c44:	bl	1e0d4 <ftello64@plt+0x7b94>
   30c48:	mov	r0, r5
   30c4c:	bl	156a0 <gcry_free@plt>
   30c50:	ldr	r2, [sp, #36]	; 0x24
   30c54:	ldr	r3, [r6]
   30c58:	cmp	r2, r3
   30c5c:	bne	30c78 <ftello64@plt+0x1a738>
   30c60:	add	sp, sp, #44	; 0x2c
   30c64:	pop	{r4, r5, r6, r7, pc}
   30c68:	mov	r0, r5
   30c6c:	bl	156a0 <gcry_free@plt>
   30c70:	mov	r5, r4
   30c74:	b	30c2c <ftello64@plt+0x1a6ec>
   30c78:	bl	15748 <__stack_chk_fail@plt>
   30c7c:	andeq	pc, r7, r8, lsl #15
   30c80:	strdeq	r5, [r6], -ip
   30c84:	push	{r4, r5, r6, lr}
   30c88:	mov	r5, r0
   30c8c:	sub	sp, sp, #8
   30c90:	mov	r0, r1
   30c94:	mov	r1, #2
   30c98:	mov	r6, r2
   30c9c:	bl	226c8 <ftello64@plt+0xc188>
   30ca0:	cmp	r6, #0
   30ca4:	ldreq	r2, [pc, #80]	; 30cfc <ftello64@plt+0x1a7bc>
   30ca8:	mov	r4, r0
   30cac:	bne	30cd8 <ftello64@plt+0x1a798>
   30cb0:	mov	r3, #0
   30cb4:	str	r3, [sp]
   30cb8:	mov	r0, r5
   30cbc:	mov	r3, r4
   30cc0:	mov	r1, #31
   30cc4:	bl	1e0d4 <ftello64@plt+0x7b94>
   30cc8:	mov	r0, r4
   30ccc:	add	sp, sp, #8
   30cd0:	pop	{r4, r5, r6, lr}
   30cd4:	b	156a0 <gcry_free@plt>
   30cd8:	mov	r3, #0
   30cdc:	mov	r2, r0
   30ce0:	str	r3, [sp]
   30ce4:	mov	r1, #30
   30ce8:	ldr	r3, [pc, #16]	; 30d00 <ftello64@plt+0x1a7c0>
   30cec:	mov	r0, r5
   30cf0:	bl	1e0d4 <ftello64@plt+0x7b94>
   30cf4:	ldr	r2, [pc, #8]	; 30d04 <ftello64@plt+0x1a7c4>
   30cf8:	b	30cb0 <ftello64@plt+0x1a770>
   30cfc:	muleq	r6, r0, r8
   30d00:	ldrdeq	r8, [r6], -ip
   30d04:	andeq	r4, r6, ip, lsl fp
   30d08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30d0c:	sub	sp, sp, #1184	; 0x4a0
   30d10:	ldr	r8, [pc, #2024]	; 31500 <ftello64@plt+0x1afc0>
   30d14:	sub	sp, sp, #4
   30d18:	mov	r5, #0
   30d1c:	ldr	r3, [r8]
   30d20:	mov	r7, r0
   30d24:	mov	r6, r1
   30d28:	add	r0, sp, #120	; 0x78
   30d2c:	mov	r1, #4096	; 0x1000
   30d30:	str	r2, [sp, #56]	; 0x38
   30d34:	str	r7, [sp, #116]	; 0x74
   30d38:	str	r2, [sp, #112]	; 0x70
   30d3c:	str	r3, [sp, #1180]	; 0x49c
   30d40:	str	r5, [sp, #76]	; 0x4c
   30d44:	str	r5, [sp, #80]	; 0x50
   30d48:	str	r5, [sp, #88]	; 0x58
   30d4c:	str	r5, [sp, #96]	; 0x60
   30d50:	str	r5, [sp, #100]	; 0x64
   30d54:	str	r5, [sp, #104]	; 0x68
   30d58:	str	r5, [sp, #108]	; 0x6c
   30d5c:	ldr	r9, [pc, #1952]	; 31504 <ftello64@plt+0x1afc4>
   30d60:	bl	507f8 <ftello64@plt+0x3a2b8>
   30d64:	b	30d88 <ftello64@plt+0x1a848>
   30d68:	cmp	r5, r9
   30d6c:	bhi	30e5c <ftello64@plt+0x1a91c>
   30d70:	ldr	r2, [sp, #68]	; 0x44
   30d74:	add	r1, sp, #156	; 0x9c
   30d78:	add	r0, sp, #120	; 0x78
   30d7c:	bl	508a8 <ftello64@plt+0x3a368>
   30d80:	ldr	r3, [sp, #68]	; 0x44
   30d84:	add	r5, r5, r3
   30d88:	add	r3, sp, #68	; 0x44
   30d8c:	mov	r2, #1024	; 0x400
   30d90:	add	r1, sp, #156	; 0x9c
   30d94:	mov	r0, r6
   30d98:	bl	15e80 <ksba_reader_read@plt>
   30d9c:	cmp	r0, #0
   30da0:	beq	30d68 <ftello64@plt+0x1a828>
   30da4:	ldr	r3, [pc, #1884]	; 31508 <ftello64@plt+0x1afc8>
   30da8:	uxth	r2, r0
   30dac:	cmp	r2, r3
   30db0:	mov	r4, r0
   30db4:	beq	30e88 <ftello64@plt+0x1a948>
   30db8:	mov	r2, #5
   30dbc:	ldr	r1, [pc, #1864]	; 3150c <ftello64@plt+0x1afcc>
   30dc0:	mov	r0, #0
   30dc4:	bl	15718 <dcgettext@plt>
   30dc8:	mov	r5, r0
   30dcc:	mov	r0, r4
   30dd0:	bl	161e0 <gpg_strerror@plt>
   30dd4:	mov	r1, r0
   30dd8:	mov	r0, r5
   30ddc:	bl	487a0 <ftello64@plt+0x32260>
   30de0:	mov	r5, #0
   30de4:	mov	fp, r5
   30de8:	ldr	r0, [sp, #80]	; 0x50
   30dec:	bl	156a0 <gcry_free@plt>
   30df0:	ldr	r0, [sp, #100]	; 0x64
   30df4:	bl	155c8 <gcry_sexp_release@plt>
   30df8:	ldr	r0, [sp, #76]	; 0x4c
   30dfc:	bl	156a0 <gcry_free@plt>
   30e00:	ldr	r0, [sp, #96]	; 0x60
   30e04:	bl	16360 <gcry_cipher_close@plt>
   30e08:	mov	r0, r5
   30e0c:	bl	156a0 <gcry_free@plt>
   30e10:	ldr	r0, [sp, #88]	; 0x58
   30e14:	bl	156a0 <gcry_free@plt>
   30e18:	mov	r1, #0
   30e1c:	add	r0, sp, #120	; 0x78
   30e20:	bl	50a38 <ftello64@plt+0x3a4f8>
   30e24:	bl	156a0 <gcry_free@plt>
   30e28:	mov	r0, fp
   30e2c:	bl	156a0 <gcry_free@plt>
   30e30:	ldr	r3, [sp, #104]	; 0x68
   30e34:	cmp	r3, #0
   30e38:	bne	30e70 <ftello64@plt+0x1a930>
   30e3c:	ldr	r2, [sp, #1180]	; 0x49c
   30e40:	ldr	r3, [r8]
   30e44:	mov	r0, r4
   30e48:	cmp	r2, r3
   30e4c:	bne	314fc <ftello64@plt+0x1afbc>
   30e50:	add	sp, sp, #1184	; 0x4a0
   30e54:	add	sp, sp, #4
   30e58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30e5c:	mov	r1, #128	; 0x80
   30e60:	ldr	r0, [pc, #1704]	; 31510 <ftello64@plt+0x1afd0>
   30e64:	bl	487a0 <ftello64@plt+0x32260>
   30e68:	ldr	r4, [pc, #1700]	; 31514 <ftello64@plt+0x1afd4>
   30e6c:	b	30db8 <ftello64@plt+0x1a878>
   30e70:	mov	r0, r7
   30e74:	mov	r3, #11
   30e78:	ldr	r2, [pc, #1688]	; 31518 <ftello64@plt+0x1afd8>
   30e7c:	mov	r1, #96	; 0x60
   30e80:	bl	1e400 <ftello64@plt+0x7ec0>
   30e84:	b	30e3c <ftello64@plt+0x1a8fc>
   30e88:	add	r1, sp, #72	; 0x48
   30e8c:	add	r0, sp, #120	; 0x78
   30e90:	bl	50a38 <ftello64@plt+0x3a4f8>
   30e94:	subs	fp, r0, #0
   30e98:	beq	31434 <ftello64@plt+0x1aef4>
   30e9c:	ldr	r4, [sp, #72]	; 0x48
   30ea0:	cmp	r4, #29
   30ea4:	bls	30ec8 <ftello64@plt+0x1a988>
   30ea8:	mov	r2, #18
   30eac:	ldr	r1, [pc, #1640]	; 3151c <ftello64@plt+0x1afdc>
   30eb0:	mov	r0, fp
   30eb4:	bl	156b8 <memcmp@plt>
   30eb8:	cmp	r0, #0
   30ebc:	addeq	r2, fp, #17
   30ec0:	moveq	r3, #18
   30ec4:	beq	312e0 <ftello64@plt+0x1ada0>
   30ec8:	mov	r5, #0
   30ecc:	ldr	r0, [pc, #1612]	; 31520 <ftello64@plt+0x1afe0>
   30ed0:	bl	42230 <ftello64@plt+0x2bcf0>
   30ed4:	add	r3, sp, #76	; 0x4c
   30ed8:	mov	r2, #0
   30edc:	mov	r1, r0
   30ee0:	mov	r0, r7
   30ee4:	bl	206bc <ftello64@plt+0xa17c>
   30ee8:	subs	r4, r0, #0
   30eec:	movne	r5, #0
   30ef0:	bne	30de8 <ftello64@plt+0x1a8a8>
   30ef4:	ldr	r1, [sp, #72]	; 0x48
   30ef8:	add	r3, sp, #112	; 0x70
   30efc:	add	r2, sp, #104	; 0x68
   30f00:	sub	r3, r3, #4
   30f04:	sub	r1, r1, r5
   30f08:	str	r2, [sp, #4]
   30f0c:	str	r3, [sp]
   30f10:	add	r0, fp, r5
   30f14:	ldr	r3, [pc, #1544]	; 31524 <ftello64@plt+0x1afe4>
   30f18:	ldr	r2, [sp, #76]	; 0x4c
   30f1c:	bl	385e0 <ftello64@plt+0x220a0>
   30f20:	mov	r5, r0
   30f24:	ldr	r0, [sp, #76]	; 0x4c
   30f28:	bl	156a0 <gcry_free@plt>
   30f2c:	cmp	r5, #0
   30f30:	str	r4, [sp, #76]	; 0x4c
   30f34:	beq	3147c <ftello64@plt+0x1af3c>
   30f38:	ldr	r2, [r5, #4]
   30f3c:	ldr	r3, [r5]
   30f40:	str	r2, [sp, #28]
   30f44:	ldr	r2, [r5, #8]
   30f48:	mov	r0, r4
   30f4c:	str	r2, [sp, #52]	; 0x34
   30f50:	ldr	r2, [r5, #28]
   30f54:	str	r3, [sp, #60]	; 0x3c
   30f58:	str	r2, [sp, #48]	; 0x30
   30f5c:	ldr	sl, [r5, #12]
   30f60:	ldr	r9, [r5, #16]
   30f64:	bl	1621c <gcry_mpi_snew@plt>
   30f68:	mov	r6, r0
   30f6c:	mov	r0, r4
   30f70:	bl	1621c <gcry_mpi_snew@plt>
   30f74:	str	r0, [sp, #32]
   30f78:	mov	r0, r4
   30f7c:	bl	1621c <gcry_mpi_snew@plt>
   30f80:	str	r0, [sp, #40]	; 0x28
   30f84:	mov	r0, r4
   30f88:	bl	1621c <gcry_mpi_snew@plt>
   30f8c:	mov	r2, sl
   30f90:	mov	r1, r9
   30f94:	str	r0, [sp, #44]	; 0x2c
   30f98:	mov	r0, r6
   30f9c:	bl	15730 <gcry_mpi_mul@plt>
   30fa0:	ldr	r1, [sp, #60]	; 0x3c
   30fa4:	mov	r0, r6
   30fa8:	bl	153c4 <gcry_mpi_cmp@plt>
   30fac:	subs	r3, r0, #0
   30fb0:	str	r3, [sp, #36]	; 0x24
   30fb4:	bne	313f0 <ftello64@plt+0x1aeb0>
   30fb8:	mov	r1, sl
   30fbc:	mov	r0, r9
   30fc0:	bl	153c4 <gcry_mpi_cmp@plt>
   30fc4:	cmp	r0, #0
   30fc8:	ble	31010 <ftello64@plt+0x1aad0>
   30fcc:	ldr	r0, [pc, #1364]	; 31528 <ftello64@plt+0x1afe8>
   30fd0:	bl	4873c <ftello64@plt+0x321fc>
   30fd4:	mov	r0, r9
   30fd8:	bl	15328 <gcry_mpi_copy@plt>
   30fdc:	mov	r1, sl
   30fe0:	mov	r4, r0
   30fe4:	mov	r0, r9
   30fe8:	bl	152b0 <gcry_mpi_set@plt>
   30fec:	mov	r1, r4
   30ff0:	mov	r0, sl
   30ff4:	bl	152b0 <gcry_mpi_set@plt>
   30ff8:	mov	r0, r4
   30ffc:	bl	15f40 <gcry_mpi_release@plt>
   31000:	mov	r2, sl
   31004:	mov	r1, r9
   31008:	ldr	r0, [sp, #48]	; 0x30
   3100c:	bl	163a8 <gcry_mpi_invm@plt>
   31010:	mov	r4, #0
   31014:	mov	r2, #1
   31018:	mov	r1, r9
   3101c:	mov	r0, r6
   31020:	bl	154f0 <gcry_mpi_sub_ui@plt>
   31024:	mov	r0, r4
   31028:	ldr	r3, [sp, #28]
   3102c:	mov	r2, r6
   31030:	mov	r1, r6
   31034:	str	r4, [sp]
   31038:	bl	15604 <gcry_mpi_div@plt>
   3103c:	mov	r1, r4
   31040:	mov	r0, r6
   31044:	bl	16198 <gcry_mpi_cmp_ui@plt>
   31048:	cmp	r0, r4
   3104c:	beq	3141c <ftello64@plt+0x1aedc>
   31050:	mov	r4, #0
   31054:	mov	r2, #1
   31058:	mov	r1, sl
   3105c:	mov	r0, r6
   31060:	bl	154f0 <gcry_mpi_sub_ui@plt>
   31064:	mov	r0, r4
   31068:	ldr	r3, [sp, #28]
   3106c:	mov	r2, r6
   31070:	mov	r1, r6
   31074:	str	r4, [sp]
   31078:	bl	15604 <gcry_mpi_div@plt>
   3107c:	mov	r1, r4
   31080:	mov	r0, r6
   31084:	bl	16198 <gcry_mpi_cmp_ui@plt>
   31088:	cmp	r0, r4
   3108c:	beq	31404 <ftello64@plt+0x1aec4>
   31090:	mov	r2, #1
   31094:	mov	r1, r9
   31098:	ldr	r0, [sp, #32]
   3109c:	bl	154f0 <gcry_mpi_sub_ui@plt>
   310a0:	ldr	r4, [sp, #40]	; 0x28
   310a4:	mov	r2, #1
   310a8:	mov	r0, r4
   310ac:	mov	r1, sl
   310b0:	bl	154f0 <gcry_mpi_sub_ui@plt>
   310b4:	mov	r2, r4
   310b8:	ldr	r4, [sp, #44]	; 0x2c
   310bc:	ldr	r1, [sp, #32]
   310c0:	mov	r0, r4
   310c4:	bl	15730 <gcry_mpi_mul@plt>
   310c8:	mov	r2, r4
   310cc:	ldr	r1, [sp, #28]
   310d0:	mov	r0, r6
   310d4:	bl	163a8 <gcry_mpi_invm@plt>
   310d8:	ldr	r1, [sp, #52]	; 0x34
   310dc:	mov	r0, r6
   310e0:	bl	153c4 <gcry_mpi_cmp@plt>
   310e4:	cmp	r0, #0
   310e8:	bne	3131c <ftello64@plt+0x1addc>
   310ec:	mov	r2, sl
   310f0:	mov	r1, r9
   310f4:	mov	r0, r6
   310f8:	bl	163a8 <gcry_mpi_invm@plt>
   310fc:	ldr	r1, [sp, #48]	; 0x30
   31100:	mov	r0, r6
   31104:	bl	153c4 <gcry_mpi_cmp@plt>
   31108:	cmp	r0, #0
   3110c:	bne	31394 <ftello64@plt+0x1ae54>
   31110:	ldr	r3, [sp, #36]	; 0x24
   31114:	cmp	r3, #0
   31118:	bne	3139c <ftello64@plt+0x1ae5c>
   3111c:	mov	r0, r6
   31120:	bl	15f40 <gcry_mpi_release@plt>
   31124:	ldr	r0, [sp, #32]
   31128:	bl	15f40 <gcry_mpi_release@plt>
   3112c:	ldr	r0, [sp, #40]	; 0x28
   31130:	bl	15f40 <gcry_mpi_release@plt>
   31134:	ldr	r0, [sp, #44]	; 0x2c
   31138:	bl	15f40 <gcry_mpi_release@plt>
   3113c:	ldr	r3, [sp, #48]	; 0x30
   31140:	ldr	r1, [sp, #36]	; 0x24
   31144:	str	r3, [sp, #16]
   31148:	ldr	r3, [sp, #52]	; 0x34
   3114c:	str	r9, [sp, #8]
   31150:	str	r3, [sp, #4]
   31154:	ldr	r3, [sp, #28]
   31158:	str	r1, [sp, #20]
   3115c:	str	r3, [sp]
   31160:	str	sl, [sp, #12]
   31164:	ldr	r3, [sp, #60]	; 0x3c
   31168:	add	r0, sp, #100	; 0x64
   3116c:	ldr	r2, [pc, #952]	; 3152c <ftello64@plt+0x1afec>
   31170:	bl	16030 <gcry_sexp_build@plt>
   31174:	sub	r6, r5, #4
   31178:	add	r9, r5, #28
   3117c:	mov	r4, r0
   31180:	ldr	r0, [r6, #4]!
   31184:	bl	15f40 <gcry_mpi_release@plt>
   31188:	cmp	r9, r6
   3118c:	bne	31180 <ftello64@plt+0x1ac40>
   31190:	mov	r0, r5
   31194:	bl	156a0 <gcry_free@plt>
   31198:	cmp	r4, #0
   3119c:	bne	3144c <ftello64@plt+0x1af0c>
   311a0:	add	r1, sp, #136	; 0x88
   311a4:	ldr	r0, [sp, #100]	; 0x64
   311a8:	bl	161b0 <gcry_pk_get_keygrip@plt>
   311ac:	subs	r5, r0, #0
   311b0:	beq	3149c <ftello64@plt+0x1af5c>
   311b4:	add	r1, sp, #136	; 0x88
   311b8:	mov	r2, #20
   311bc:	ldr	r0, [pc, #876]	; 31530 <ftello64@plt+0x1aff0>
   311c0:	bl	48a2c <ftello64@plt+0x324ec>
   311c4:	add	r2, sp, #80	; 0x50
   311c8:	add	r3, sp, #84	; 0x54
   311cc:	mov	r1, #1
   311d0:	ldr	r0, [sp, #100]	; 0x64
   311d4:	bl	4a5c4 <ftello64@plt+0x34084>
   311d8:	subs	r4, r0, #0
   311dc:	bne	3148c <ftello64@plt+0x1af4c>
   311e0:	ldr	r0, [sp, #100]	; 0x64
   311e4:	bl	155c8 <gcry_sexp_release@plt>
   311e8:	mov	r1, r4
   311ec:	add	r3, sp, #92	; 0x5c
   311f0:	add	r2, sp, #88	; 0x58
   311f4:	mov	r0, r7
   311f8:	str	r4, [sp, #100]	; 0x64
   311fc:	bl	20838 <ftello64@plt+0xa2f8>
   31200:	mov	r5, r4
   31204:	subs	r4, r0, #0
   31208:	bne	31468 <ftello64@plt+0x1af28>
   3120c:	mov	r2, #7
   31210:	mov	r3, r4
   31214:	add	r0, sp, #96	; 0x60
   31218:	mov	r1, r2
   3121c:	bl	15b08 <gcry_cipher_open@plt>
   31220:	subs	r4, r0, #0
   31224:	bne	30de8 <ftello64@plt+0x1a8a8>
   31228:	ldr	r2, [sp, #92]	; 0x5c
   3122c:	ldr	r1, [sp, #88]	; 0x58
   31230:	ldr	r0, [sp, #96]	; 0x60
   31234:	bl	15580 <gcry_cipher_setkey@plt>
   31238:	subs	r4, r0, #0
   3123c:	bne	30de8 <ftello64@plt+0x1a8a8>
   31240:	ldr	r0, [sp, #88]	; 0x58
   31244:	bl	156a0 <gcry_free@plt>
   31248:	ldr	r6, [sp, #84]	; 0x54
   3124c:	str	r4, [sp, #88]	; 0x58
   31250:	add	r6, r6, #8
   31254:	mov	r0, r6
   31258:	bl	15364 <gcry_malloc@plt>
   3125c:	subs	r5, r0, #0
   31260:	beq	314e8 <ftello64@plt+0x1afa8>
   31264:	ldr	r2, [sp, #84]	; 0x54
   31268:	ldr	r3, [sp, #80]	; 0x50
   3126c:	str	r2, [sp]
   31270:	mov	r1, r5
   31274:	mov	r2, r6
   31278:	ldr	r0, [sp, #96]	; 0x60
   3127c:	bl	15694 <gcry_cipher_encrypt@plt>
   31280:	subs	r4, r0, #0
   31284:	bne	30de8 <ftello64@plt+0x1a8a8>
   31288:	ldr	r0, [sp, #80]	; 0x50
   3128c:	bl	156a0 <gcry_free@plt>
   31290:	ldr	r0, [sp, #96]	; 0x60
   31294:	str	r4, [sp, #80]	; 0x50
   31298:	bl	16360 <gcry_cipher_close@plt>
   3129c:	mov	r2, r6
   312a0:	mov	r1, r5
   312a4:	mov	r0, r7
   312a8:	str	r4, [sp, #96]	; 0x60
   312ac:	bl	20960 <ftello64@plt+0xa420>
   312b0:	subs	r4, r0, #0
   312b4:	bne	314ac <ftello64@plt+0x1af6c>
   312b8:	ldr	r0, [sp, #56]	; 0x38
   312bc:	ldrd	r2, [r0, #16]
   312c0:	ldr	r1, [r0]
   312c4:	add	r2, r2, #1
   312c8:	add	r3, r3, #1
   312cc:	add	r1, r1, #1
   312d0:	str	r1, [r0]
   312d4:	strd	r2, [r0, #16]
   312d8:	ldr	r4, [sp, #108]	; 0x6c
   312dc:	b	30de8 <ftello64@plt+0x1a8a8>
   312e0:	ldrb	r1, [r2, #1]!
   312e4:	add	r5, r3, #1
   312e8:	cmp	r1, #10
   312ec:	beq	31304 <ftello64@plt+0x1adc4>
   312f0:	cmp	r4, r5
   312f4:	mov	r3, r5
   312f8:	bne	312e0 <ftello64@plt+0x1ada0>
   312fc:	add	r5, r4, #1
   31300:	mov	r3, r4
   31304:	cmp	r4, r5
   31308:	bls	30ecc <ftello64@plt+0x1a98c>
   3130c:	ldrb	r2, [fp, r5]
   31310:	cmp	r2, #10
   31314:	addeq	r5, r3, #2
   31318:	b	30ecc <ftello64@plt+0x1a98c>
   3131c:	ldr	r2, [sp, #40]	; 0x28
   31320:	ldr	r1, [sp, #32]
   31324:	mov	r0, r6
   31328:	bl	15bd4 <gcry_mpi_gcd@plt>
   3132c:	mov	r1, #0
   31330:	mov	r3, r6
   31334:	str	r1, [sp]
   31338:	ldr	r2, [sp, #44]	; 0x2c
   3133c:	mov	r0, r6
   31340:	bl	15604 <gcry_mpi_div@plt>
   31344:	mov	r2, r6
   31348:	ldr	r1, [sp, #28]
   3134c:	mov	r0, r6
   31350:	bl	163a8 <gcry_mpi_invm@plt>
   31354:	ldr	r1, [sp, #52]	; 0x34
   31358:	mov	r0, r6
   3135c:	bl	153c4 <gcry_mpi_cmp@plt>
   31360:	cmp	r0, #0
   31364:	beq	310ec <ftello64@plt+0x1abac>
   31368:	ldr	r0, [pc, #452]	; 31534 <ftello64@plt+0x1aff4>
   3136c:	bl	487a0 <ftello64@plt+0x32260>
   31370:	mov	r2, sl
   31374:	mov	r1, r9
   31378:	mov	r0, r6
   3137c:	bl	163a8 <gcry_mpi_invm@plt>
   31380:	ldr	r1, [sp, #48]	; 0x30
   31384:	mov	r0, r6
   31388:	bl	153c4 <gcry_mpi_cmp@plt>
   3138c:	cmp	r0, #0
   31390:	beq	3139c <ftello64@plt+0x1ae5c>
   31394:	ldr	r0, [pc, #412]	; 31538 <ftello64@plt+0x1aff8>
   31398:	bl	4873c <ftello64@plt+0x321fc>
   3139c:	ldr	r0, [pc, #408]	; 3153c <ftello64@plt+0x1affc>
   313a0:	bl	4873c <ftello64@plt+0x321fc>
   313a4:	mov	r0, r6
   313a8:	bl	15f40 <gcry_mpi_release@plt>
   313ac:	ldr	r0, [sp, #32]
   313b0:	bl	15f40 <gcry_mpi_release@plt>
   313b4:	ldr	r0, [sp, #40]	; 0x28
   313b8:	bl	15f40 <gcry_mpi_release@plt>
   313bc:	ldr	r0, [sp, #44]	; 0x2c
   313c0:	bl	15f40 <gcry_mpi_release@plt>
   313c4:	sub	r4, r5, #4
   313c8:	add	r6, r5, #28
   313cc:	ldr	r0, [r4, #4]!
   313d0:	bl	15f40 <gcry_mpi_release@plt>
   313d4:	cmp	r4, r6
   313d8:	bne	313cc <ftello64@plt+0x1ae8c>
   313dc:	mov	r0, r5
   313e0:	bl	156a0 <gcry_free@plt>
   313e4:	mov	r5, #0
   313e8:	ldr	r4, [pc, #336]	; 31540 <ftello64@plt+0x1b000>
   313ec:	b	30de8 <ftello64@plt+0x1a8a8>
   313f0:	ldr	r0, [pc, #332]	; 31544 <ftello64@plt+0x1b004>
   313f4:	bl	487a0 <ftello64@plt+0x32260>
   313f8:	mov	r3, #1
   313fc:	str	r3, [sp, #36]	; 0x24
   31400:	b	30fb8 <ftello64@plt+0x1aa78>
   31404:	ldr	r0, [pc, #316]	; 31548 <ftello64@plt+0x1b008>
   31408:	bl	4873c <ftello64@plt+0x321fc>
   3140c:	ldr	r3, [sp, #36]	; 0x24
   31410:	add	r3, r3, #1
   31414:	str	r3, [sp, #36]	; 0x24
   31418:	b	31090 <ftello64@plt+0x1ab50>
   3141c:	ldr	r0, [pc, #296]	; 3154c <ftello64@plt+0x1b00c>
   31420:	bl	487a0 <ftello64@plt+0x32260>
   31424:	ldr	r3, [sp, #36]	; 0x24
   31428:	add	r3, r3, #1
   3142c:	str	r3, [sp, #36]	; 0x24
   31430:	b	31050 <ftello64@plt+0x1ab10>
   31434:	bl	15d48 <gpg_err_code_from_syserror@plt>
   31438:	cmp	r0, #0
   3143c:	uxthne	r0, r0
   31440:	orrne	r4, r0, #50331648	; 0x3000000
   31444:	bne	30db8 <ftello64@plt+0x1a878>
   31448:	b	30e9c <ftello64@plt+0x1a95c>
   3144c:	mov	r0, r4
   31450:	bl	161e0 <gpg_strerror@plt>
   31454:	mov	r5, #0
   31458:	mov	r1, r0
   3145c:	ldr	r0, [pc, #236]	; 31550 <ftello64@plt+0x1b010>
   31460:	bl	487a0 <ftello64@plt+0x32260>
   31464:	b	30de8 <ftello64@plt+0x1a8a8>
   31468:	bl	161e0 <gpg_strerror@plt>
   3146c:	mov	r1, r0
   31470:	ldr	r0, [pc, #220]	; 31554 <ftello64@plt+0x1b014>
   31474:	bl	487a0 <ftello64@plt+0x32260>
   31478:	b	30de8 <ftello64@plt+0x1a8a8>
   3147c:	ldr	r0, [pc, #212]	; 31558 <ftello64@plt+0x1b018>
   31480:	bl	487a0 <ftello64@plt+0x32260>
   31484:	ldr	r4, [pc, #208]	; 3155c <ftello64@plt+0x1b01c>
   31488:	b	30de8 <ftello64@plt+0x1a8a8>
   3148c:	ldr	r0, [pc, #204]	; 31560 <ftello64@plt+0x1b020>
   31490:	bl	487a0 <ftello64@plt+0x32260>
   31494:	mov	r5, #0
   31498:	b	30de8 <ftello64@plt+0x1a8a8>
   3149c:	ldr	r0, [pc, #192]	; 31564 <ftello64@plt+0x1b024>
   314a0:	bl	487a0 <ftello64@plt+0x32260>
   314a4:	ldr	r4, [pc, #188]	; 31568 <ftello64@plt+0x1b028>
   314a8:	b	30de8 <ftello64@plt+0x1a8a8>
   314ac:	ldr	r3, [pc, #184]	; 3156c <ftello64@plt+0x1b02c>
   314b0:	uxth	r2, r4
   314b4:	cmp	r2, r3
   314b8:	bne	30de8 <ftello64@plt+0x1a8a8>
   314bc:	ldr	r0, [sp, #56]	; 0x38
   314c0:	ldr	r1, [r0]
   314c4:	ldr	r2, [r0, #16]
   314c8:	ldr	r3, [r0, #24]
   314cc:	add	r1, r1, #1
   314d0:	add	r2, r2, #1
   314d4:	add	r3, r3, #1
   314d8:	str	r1, [r0]
   314dc:	str	r2, [r0, #16]
   314e0:	str	r3, [r0, #24]
   314e4:	b	312d8 <ftello64@plt+0x1ad98>
   314e8:	bl	15d48 <gpg_err_code_from_syserror@plt>
   314ec:	subs	r4, r0, #0
   314f0:	uxthne	r4, r4
   314f4:	orrne	r4, r4, #50331648	; 0x3000000
   314f8:	b	30de8 <ftello64@plt+0x1a8a8>
   314fc:	bl	15748 <__stack_chk_fail@plt>
   31500:	andeq	pc, r7, r8, lsl #15
   31504:	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   31508:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   3150c:	muleq	r6, ip, r2
   31510:	andeq	r8, r6, r4, ror #11
   31514:	movweq	r0, #67	; 0x43
   31518:	andeq	r8, r6, r0, asr #15
   3151c:	andeq	r8, r6, r8, lsl #12
   31520:	andeq	r8, r6, ip, lsl r6
   31524:	andeq	r1, r3, r8, lsl #23
   31528:	andeq	r8, r6, r4, lsr #13
   3152c:	ldrdeq	r8, [r6], -r0
   31530:			; <UNDEFINED> instruction: 0x000642b0
   31534:	strdeq	r8, [r6], -r4
   31538:	andeq	r8, r6, r4, lsl r7
   3153c:	andeq	r8, r6, r0, lsr r7
   31540:	movweq	r0, #7
   31544:	andeq	r8, r6, ip, lsl #13
   31548:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   3154c:			; <UNDEFINED> instruction: 0x000686bc
   31550:	andeq	r8, r6, r0, asr r7
   31554:	andeq	r8, r6, r4, lsr #15
   31558:	andeq	r8, r6, ip, asr r6
   3155c:	movweq	r0, #65	; 0x41
   31560:	andeq	r8, r6, ip, ror r7
   31564:	muleq	r6, r4, r2
   31568:	movweq	r0, #1
   3156c:	andeq	r8, r0, r3, lsr #32
   31570:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   31574:	mov	r5, r2
   31578:	ldr	r8, [pc, #688]	; 31830 <ftello64@plt+0x1b2f0>
   3157c:	sub	sp, sp, #32
   31580:	mov	r7, r1
   31584:	ldr	r2, [r8]
   31588:	mov	r1, r5
   3158c:	mov	sl, r3
   31590:	str	r2, [sp, #28]
   31594:	mov	r4, r0
   31598:	bl	29250 <ftello64@plt+0x12d10>
   3159c:	subs	r6, r0, #0
   315a0:	bne	31654 <ftello64@plt+0x1b114>
   315a4:	ldr	r3, [r4, #32]
   315a8:	cmp	r3, #0
   315ac:	bne	31628 <ftello64@plt+0x1b0e8>
   315b0:	mov	r2, #0
   315b4:	add	r3, sp, #20
   315b8:	mov	r1, r5
   315bc:	mov	r0, r4
   315c0:	bl	1be98 <ftello64@plt+0x5958>
   315c4:	subs	r2, r0, #0
   315c8:	bne	316f4 <ftello64@plt+0x1b1b4>
   315cc:	ldr	r3, [sp, #20]
   315d0:	str	r2, [sp, #24]
   315d4:	cmp	r3, #0
   315d8:	beq	3172c <ftello64@plt+0x1b1ec>
   315dc:	mov	r1, r5
   315e0:	mov	r0, r4
   315e4:	bl	30c84 <ftello64@plt+0x1a744>
   315e8:	cmp	r7, #0
   315ec:	ldrne	r3, [r7, #8]
   315f0:	addne	r3, r3, #1
   315f4:	strne	r3, [r7, #8]
   315f8:	ldr	r3, [pc, #564]	; 31834 <ftello64@plt+0x1b2f4>
   315fc:	ldr	r3, [r3, #4]
   31600:	cmp	r3, #1
   31604:	ble	31760 <ftello64@plt+0x1b220>
   31608:	ldr	r3, [sp, #20]
   3160c:	cmp	r3, #0
   31610:	bne	317ac <ftello64@plt+0x1b26c>
   31614:	cmp	sl, #0
   31618:	beq	317fc <ftello64@plt+0x1b2bc>
   3161c:	ldr	r0, [pc, #532]	; 31838 <ftello64@plt+0x1b2f8>
   31620:	bl	4873c <ftello64@plt+0x321fc>
   31624:	b	31768 <ftello64@plt+0x1b228>
   31628:	str	r6, [sp, #12]
   3162c:	str	r6, [sp, #8]
   31630:	str	r6, [sp, #4]
   31634:	str	r6, [sp]
   31638:	mov	r3, r6
   3163c:	ldr	r2, [pc, #504]	; 3183c <ftello64@plt+0x1b2fc>
   31640:	mov	r1, r5
   31644:	mov	r0, r4
   31648:	bl	28fc4 <ftello64@plt+0x12a84>
   3164c:	subs	r6, r0, #0
   31650:	beq	315b0 <ftello64@plt+0x1b070>
   31654:	ldr	r0, [r4, #32]
   31658:	ldr	r9, [pc, #480]	; 31840 <ftello64@plt+0x1b300>
   3165c:	cmp	r0, #0
   31660:	and	r9, r9, r6
   31664:	bne	3169c <ftello64@plt+0x1b15c>
   31668:	cmp	r9, #57	; 0x39
   3166c:	beq	315b0 <ftello64@plt+0x1b070>
   31670:	mov	r2, #5
   31674:	ldr	r1, [pc, #456]	; 31844 <ftello64@plt+0x1b304>
   31678:	bl	15718 <dcgettext@plt>
   3167c:	bl	487a0 <ftello64@plt+0x32260>
   31680:	cmp	r7, #0
   31684:	bne	316b8 <ftello64@plt+0x1b178>
   31688:	uxth	r2, r6
   3168c:	sub	r2, r2, #36	; 0x24
   31690:	clz	r2, r2
   31694:	lsr	r2, r2, #5
   31698:	b	316d0 <ftello64@plt+0x1b190>
   3169c:	mov	r2, #5
   316a0:	ldr	r1, [pc, #412]	; 31844 <ftello64@plt+0x1b304>
   316a4:	mov	r0, #0
   316a8:	bl	15718 <dcgettext@plt>
   316ac:	bl	487a0 <ftello64@plt+0x32260>
   316b0:	cmp	r7, #0
   316b4:	beq	316c4 <ftello64@plt+0x1b184>
   316b8:	ldr	r3, [r7, #12]
   316bc:	add	r3, r3, #1
   316c0:	str	r3, [r7, #12]
   316c4:	cmp	r9, #57	; 0x39
   316c8:	moveq	r2, #2
   316cc:	bne	31688 <ftello64@plt+0x1b148>
   316d0:	mov	r1, r5
   316d4:	mov	r0, r4
   316d8:	bl	30bbc <ftello64@plt+0x1a67c>
   316dc:	ldr	r2, [sp, #28]
   316e0:	ldr	r3, [r8]
   316e4:	cmp	r2, r3
   316e8:	bne	3182c <ftello64@plt+0x1b2ec>
   316ec:	add	sp, sp, #32
   316f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   316f4:	mov	r2, #5
   316f8:	ldr	r1, [pc, #328]	; 31848 <ftello64@plt+0x1b308>
   316fc:	mov	r0, #0
   31700:	bl	15718 <dcgettext@plt>
   31704:	bl	487a0 <ftello64@plt+0x32260>
   31708:	cmp	r7, #0
   3170c:	mov	r1, r5
   31710:	ldrne	r3, [r7, #12]
   31714:	mov	r0, r4
   31718:	mov	r2, #4
   3171c:	addne	r3, r3, #1
   31720:	strne	r3, [r7, #12]
   31724:	bl	30bbc <ftello64@plt+0x1a67c>
   31728:	b	316dc <ftello64@plt+0x1b19c>
   3172c:	mov	r2, #1
   31730:	mov	r1, r5
   31734:	mov	r0, r4
   31738:	bl	30c84 <ftello64@plt+0x1a744>
   3173c:	cmp	r7, #0
   31740:	beq	315f8 <ftello64@plt+0x1b0b8>
   31744:	ldr	r3, [r7, #4]
   31748:	add	r3, r3, #1
   3174c:	str	r3, [r7, #4]
   31750:	ldr	r3, [pc, #220]	; 31834 <ftello64@plt+0x1b2f4>
   31754:	ldr	r3, [r3, #4]
   31758:	cmp	r3, #1
   3175c:	bgt	31608 <ftello64@plt+0x1b0c8>
   31760:	cmp	r3, #0
   31764:	bne	317c0 <ftello64@plt+0x1b280>
   31768:	mov	r1, r5
   3176c:	add	r2, sp, #24
   31770:	mov	r0, r4
   31774:	bl	26cb0 <ftello64@plt+0x10770>
   31778:	cmp	r0, #0
   3177c:	bne	316dc <ftello64@plt+0x1b19c>
   31780:	add	r3, sl, #1
   31784:	cmp	r3, #49	; 0x31
   31788:	ldr	r5, [sp, #24]
   3178c:	bgt	31808 <ftello64@plt+0x1b2c8>
   31790:	mov	r2, r5
   31794:	mov	r0, r4
   31798:	mov	r1, #0
   3179c:	bl	31570 <ftello64@plt+0x1b030>
   317a0:	ldr	r0, [sp, #24]
   317a4:	bl	15358 <ksba_cert_release@plt>
   317a8:	b	316dc <ftello64@plt+0x1b19c>
   317ac:	cmp	sl, #0
   317b0:	beq	317d0 <ftello64@plt+0x1b290>
   317b4:	ldr	r0, [pc, #144]	; 3184c <ftello64@plt+0x1b30c>
   317b8:	bl	4873c <ftello64@plt+0x321fc>
   317bc:	b	31768 <ftello64@plt+0x1b228>
   317c0:	ldr	r3, [sp, #20]
   317c4:	cmp	r3, #0
   317c8:	bne	31768 <ftello64@plt+0x1b228>
   317cc:	b	31614 <ftello64@plt+0x1b0d4>
   317d0:	ldr	r0, [pc, #120]	; 31850 <ftello64@plt+0x1b310>
   317d4:	bl	4873c <ftello64@plt+0x321fc>
   317d8:	mov	r1, r5
   317dc:	add	r2, sp, #24
   317e0:	mov	r0, r4
   317e4:	bl	26cb0 <ftello64@plt+0x10770>
   317e8:	cmp	r0, #0
   317ec:	bne	316dc <ftello64@plt+0x1b19c>
   317f0:	ldr	r5, [sp, #24]
   317f4:	mov	r3, #1
   317f8:	b	31790 <ftello64@plt+0x1b250>
   317fc:	ldr	r0, [pc, #80]	; 31854 <ftello64@plt+0x1b314>
   31800:	bl	4873c <ftello64@plt+0x321fc>
   31804:	b	317d8 <ftello64@plt+0x1b298>
   31808:	mov	r2, #5
   3180c:	ldr	r1, [pc, #68]	; 31858 <ftello64@plt+0x1b318>
   31810:	bl	15718 <dcgettext@plt>
   31814:	bl	487a0 <ftello64@plt+0x32260>
   31818:	mov	r1, r5
   3181c:	mov	r0, r4
   31820:	mov	r2, #3
   31824:	bl	30bbc <ftello64@plt+0x1a67c>
   31828:	b	317a0 <ftello64@plt+0x1b260>
   3182c:	bl	15748 <__stack_chk_fail@plt>
   31830:	andeq	pc, r7, r8, lsl #15
   31834:	andeq	r0, r8, r0, lsr #30
   31838:	andeq	r8, r6, r8, lsr #16
   3183c:			; <UNDEFINED> instruction: 0x0006abbc
   31840:	andeq	pc, r0, pc, ror pc	; <UNPREDICTABLE>
   31844:	andeq	r8, r6, r4, ror #16
   31848:	andeq	r8, r6, r8, asr #16
   3184c:	andeq	r8, r6, r4, lsl #16
   31850:	andeq	r3, r6, r4, ror sl
   31854:	muleq	r6, r0, sl
   31858:	strdeq	r5, [r6], -r8
   3185c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31860:	mov	r5, r1
   31864:	ldr	fp, [pc, #752]	; 31b5c <ftello64@plt+0x1b61c>
   31868:	sub	sp, sp, #36	; 0x24
   3186c:	mov	r3, #0
   31870:	ldr	r1, [fp]
   31874:	mov	r6, r0
   31878:	str	r1, [sp, #28]
   3187c:	mov	r0, r2
   31880:	ldr	r1, [pc, #728]	; 31b60 <ftello64@plt+0x1b620>
   31884:	str	r3, [sp, #8]
   31888:	str	r3, [sp, #16]
   3188c:	str	r3, [sp, #20]
   31890:	bl	159e8 <gpgrt_fdopen_nc@plt>
   31894:	subs	r3, r0, #0
   31898:	str	r3, [sp, #4]
   3189c:	beq	31b28 <ftello64@plt+0x1b5e8>
   318a0:	ldr	r3, [r6, #44]	; 0x2c
   318a4:	ldr	r1, [r6, #48]	; 0x30
   318a8:	adds	r3, r3, #0
   318ac:	ldr	r2, [r6, #40]	; 0x28
   318b0:	movne	r3, #1
   318b4:	cmp	r1, #0
   318b8:	movne	r1, #2
   318bc:	cmp	r2, #0
   318c0:	orrne	r3, r3, #4
   318c4:	orr	r1, r1, r3
   318c8:	orr	r1, r1, #8
   318cc:	add	r3, sp, #12
   318d0:	ldr	r2, [sp, #4]
   318d4:	add	r0, sp, #8
   318d8:	bl	5bfc4 <ftello64@plt+0x45a84>
   318dc:	subs	r8, r0, #0
   318e0:	ldreq	r9, [pc, #636]	; 31b64 <ftello64@plt+0x1b624>
   318e4:	beq	31954 <ftello64@plt+0x1b414>
   318e8:	b	31b10 <ftello64@plt+0x1b5d0>
   318ec:	add	r0, sp, #16
   318f0:	bl	15d54 <ksba_cert_new@plt>
   318f4:	subs	r4, r0, #0
   318f8:	bne	31a9c <ftello64@plt+0x1b55c>
   318fc:	ldr	r1, [sp, #12]
   31900:	ldr	r0, [sp, #16]
   31904:	bl	15df0 <ksba_cert_read_der@plt>
   31908:	subs	r4, r0, #0
   3190c:	bne	31a9c <ftello64@plt+0x1b55c>
   31910:	ldr	r2, [r5]
   31914:	mov	r3, r4
   31918:	add	r2, r2, #1
   3191c:	str	r2, [r5]
   31920:	mov	r1, r5
   31924:	ldr	r2, [sp, #16]
   31928:	mov	r0, r6
   3192c:	bl	31570 <ftello64@plt+0x1b030>
   31930:	mov	r8, #1
   31934:	mov	r2, #0
   31938:	mov	r1, r2
   3193c:	ldr	r0, [sp, #12]
   31940:	bl	156ac <ksba_reader_clear@plt>
   31944:	ldr	r0, [sp, #8]
   31948:	bl	5c11c <ftello64@plt+0x45bdc>
   3194c:	cmp	r0, #0
   31950:	bne	31a9c <ftello64@plt+0x1b55c>
   31954:	ldr	r0, [sp, #20]
   31958:	bl	162b8 <ksba_cms_release@plt>
   3195c:	mov	r4, #0
   31960:	ldr	r0, [sp, #16]
   31964:	str	r4, [sp, #20]
   31968:	bl	15358 <ksba_cert_release@plt>
   3196c:	ldr	r0, [sp, #12]
   31970:	str	r4, [sp, #16]
   31974:	bl	15a9c <ksba_cms_identify@plt>
   31978:	cmp	r0, #2
   3197c:	beq	319bc <ftello64@plt+0x1b47c>
   31980:	cmp	r0, #7
   31984:	beq	319a0 <ftello64@plt+0x1b460>
   31988:	cmp	r0, #0
   3198c:	beq	318ec <ftello64@plt+0x1b3ac>
   31990:	mov	r0, r9
   31994:	bl	487a0 <ftello64@plt+0x32260>
   31998:	ldr	r4, [pc, #456]	; 31b68 <ftello64@plt+0x1b628>
   3199c:	b	31934 <ftello64@plt+0x1b3f4>
   319a0:	mov	r2, r5
   319a4:	ldr	r1, [sp, #12]
   319a8:	mov	r0, r6
   319ac:	bl	30d08 <ftello64@plt+0x1a7c8>
   319b0:	subs	r4, r0, #0
   319b4:	moveq	r8, #1
   319b8:	b	31934 <ftello64@plt+0x1b3f4>
   319bc:	add	r0, sp, #20
   319c0:	bl	16090 <ksba_cms_new@plt>
   319c4:	subs	r4, r0, #0
   319c8:	bne	31a9c <ftello64@plt+0x1b55c>
   319cc:	mov	r2, r4
   319d0:	ldr	r1, [sp, #12]
   319d4:	ldr	r0, [sp, #20]
   319d8:	bl	15afc <ksba_cms_set_reader_writer@plt>
   319dc:	subs	r4, r0, #0
   319e0:	beq	319f0 <ftello64@plt+0x1b4b0>
   319e4:	b	31a8c <ftello64@plt+0x1b54c>
   319e8:	cmp	r3, #6
   319ec:	beq	31a24 <ftello64@plt+0x1b4e4>
   319f0:	add	r1, sp, #24
   319f4:	ldr	r0, [sp, #20]
   319f8:	bl	162dc <ksba_cms_parse@plt>
   319fc:	subs	r4, r0, #0
   31a00:	bne	31af4 <ftello64@plt+0x1b5b4>
   31a04:	ldr	r3, [sp, #24]
   31a08:	cmp	r3, #4
   31a0c:	bne	319e8 <ftello64@plt+0x1b4a8>
   31a10:	ldr	r0, [pc, #340]	; 31b6c <ftello64@plt+0x1b62c>
   31a14:	bl	4873c <ftello64@plt+0x321fc>
   31a18:	ldr	r3, [sp, #24]
   31a1c:	cmp	r3, #6
   31a20:	bne	319f0 <ftello64@plt+0x1b4b0>
   31a24:	mov	r7, #0
   31a28:	mov	sl, r7
   31a2c:	b	31a60 <ftello64@plt+0x1b520>
   31a30:	ldr	r3, [r5]
   31a34:	mov	r2, r0
   31a38:	add	r3, r3, #1
   31a3c:	str	r3, [r5]
   31a40:	mov	r1, r5
   31a44:	mov	r3, #0
   31a48:	mov	r0, r6
   31a4c:	add	r7, r7, #1
   31a50:	bl	31570 <ftello64@plt+0x1b030>
   31a54:	ldr	r0, [sp, #16]
   31a58:	bl	15358 <ksba_cert_release@plt>
   31a5c:	str	sl, [sp, #16]
   31a60:	mov	r1, r7
   31a64:	ldr	r0, [sp, #20]
   31a68:	bl	163fc <ksba_cms_get_cert@plt>
   31a6c:	cmp	r0, #0
   31a70:	str	r0, [sp, #16]
   31a74:	bne	31a30 <ftello64@plt+0x1b4f0>
   31a78:	cmp	r7, #0
   31a7c:	bne	31930 <ftello64@plt+0x1b3f0>
   31a80:	ldr	r0, [pc, #232]	; 31b70 <ftello64@plt+0x1b630>
   31a84:	bl	487a0 <ftello64@plt+0x32260>
   31a88:	b	31934 <ftello64@plt+0x1b3f4>
   31a8c:	bl	161e0 <gpg_strerror@plt>
   31a90:	mov	r1, r0
   31a94:	ldr	r0, [pc, #216]	; 31b74 <ftello64@plt+0x1b634>
   31a98:	bl	487a0 <ftello64@plt+0x32260>
   31a9c:	cmp	r8, #0
   31aa0:	bne	31ae0 <ftello64@plt+0x1b5a0>
   31aa4:	ldr	r0, [sp, #20]
   31aa8:	bl	162b8 <ksba_cms_release@plt>
   31aac:	ldr	r0, [sp, #16]
   31ab0:	bl	15358 <ksba_cert_release@plt>
   31ab4:	ldr	r0, [sp, #8]
   31ab8:	bl	5c134 <ftello64@plt+0x45bf4>
   31abc:	ldr	r0, [sp, #4]
   31ac0:	bl	15a0c <gpgrt_fclose@plt>
   31ac4:	ldr	r2, [sp, #28]
   31ac8:	ldr	r3, [fp]
   31acc:	mov	r0, r4
   31ad0:	cmp	r2, r3
   31ad4:	bne	31b58 <ftello64@plt+0x1b618>
   31ad8:	add	sp, sp, #36	; 0x24
   31adc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31ae0:	ldr	r3, [pc, #144]	; 31b78 <ftello64@plt+0x1b638>
   31ae4:	uxth	r2, r4
   31ae8:	cmp	r2, r3
   31aec:	moveq	r4, #0
   31af0:	b	31aa4 <ftello64@plt+0x1b564>
   31af4:	bl	161e0 <gpg_strerror@plt>
   31af8:	mov	r1, r0
   31afc:	ldr	r0, [pc, #120]	; 31b7c <ftello64@plt+0x1b63c>
   31b00:	bl	487a0 <ftello64@plt+0x32260>
   31b04:	cmp	r8, #0
   31b08:	beq	31aa4 <ftello64@plt+0x1b564>
   31b0c:	b	31ae0 <ftello64@plt+0x1b5a0>
   31b10:	bl	161e0 <gpg_strerror@plt>
   31b14:	mov	r4, r8
   31b18:	mov	r1, r0
   31b1c:	ldr	r0, [pc, #92]	; 31b80 <ftello64@plt+0x1b640>
   31b20:	bl	487a0 <ftello64@plt+0x32260>
   31b24:	b	31aa4 <ftello64@plt+0x1b564>
   31b28:	bl	15d48 <gpg_err_code_from_syserror@plt>
   31b2c:	cmp	r0, #0
   31b30:	uxthne	r0, r0
   31b34:	orrne	r4, r0, #50331648	; 0x3000000
   31b38:	ldreq	r4, [sp, #4]
   31b3c:	bl	15e20 <__errno_location@plt>
   31b40:	ldr	r0, [r0]
   31b44:	bl	15ae4 <strerror@plt>
   31b48:	mov	r1, r0
   31b4c:	ldr	r0, [pc, #48]	; 31b84 <ftello64@plt+0x1b644>
   31b50:	bl	487a0 <ftello64@plt+0x32260>
   31b54:	b	31aa4 <ftello64@plt+0x1b564>
   31b58:	bl	15748 <__stack_chk_fail@plt>
   31b5c:	andeq	pc, r7, r8, lsl #15
   31b60:	andeq	r1, r6, r0, lsr r5
   31b64:	andeq	r8, r6, r8, asr #17
   31b68:	movweq	r0, #58	; 0x3a
   31b6c:	muleq	r6, r4, r8
   31b70:			; <UNDEFINED> instruction: 0x000688b0
   31b74:	andeq	r7, r6, r0, lsl #11
   31b78:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   31b7c:			; <UNDEFINED> instruction: 0x000675b4
   31b80:	andeq	r7, r6, r8, asr #10
   31b84:	andeq	r7, r6, r0, lsr r5
   31b88:	push	{r4, r5, r6, r7, lr}
   31b8c:	sub	sp, sp, #12
   31b90:	ldr	r4, [pc, #176]	; 31c48 <ftello64@plt+0x1b708>
   31b94:	mov	r5, r0
   31b98:	mov	r0, sp
   31b9c:	ldr	r3, [r4]
   31ba0:	mov	r6, r1
   31ba4:	mov	r7, r2
   31ba8:	str	r3, [sp, #4]
   31bac:	bl	15d54 <ksba_cert_new@plt>
   31bb0:	cmp	r0, #0
   31bb4:	beq	31bdc <ftello64@plt+0x1b69c>
   31bb8:	ldr	r3, [r5]
   31bbc:	cmp	r3, #0
   31bc0:	streq	r0, [r5]
   31bc4:	ldr	r2, [sp, #4]
   31bc8:	ldr	r3, [r4]
   31bcc:	cmp	r2, r3
   31bd0:	bne	31c44 <ftello64@plt+0x1b704>
   31bd4:	add	sp, sp, #12
   31bd8:	pop	{r4, r5, r6, r7, pc}
   31bdc:	mov	r1, r6
   31be0:	mov	r2, r7
   31be4:	ldr	r0, [sp]
   31be8:	bl	16408 <ksba_cert_init_from_mem@plt>
   31bec:	subs	r6, r0, #0
   31bf0:	beq	31c1c <ftello64@plt+0x1b6dc>
   31bf4:	bl	161e0 <gpg_strerror@plt>
   31bf8:	mov	r1, r0
   31bfc:	ldr	r0, [pc, #72]	; 31c4c <ftello64@plt+0x1b70c>
   31c00:	bl	487a0 <ftello64@plt+0x32260>
   31c04:	ldr	r3, [r5]
   31c08:	cmp	r3, #0
   31c0c:	streq	r6, [r5]
   31c10:	ldr	r0, [sp]
   31c14:	bl	15358 <ksba_cert_release@plt>
   31c18:	b	31bc4 <ftello64@plt+0x1b684>
   31c1c:	ldr	r1, [r5, #4]
   31c20:	ldr	r0, [r5, #8]
   31c24:	cmp	r1, #0
   31c28:	ldr	r2, [sp]
   31c2c:	ldrne	r3, [r1]
   31c30:	addne	r3, r3, #1
   31c34:	strne	r3, [r1]
   31c38:	mov	r3, #0
   31c3c:	bl	31570 <ftello64@plt+0x1b030>
   31c40:	b	31c10 <ftello64@plt+0x1b6d0>
   31c44:	bl	15748 <__stack_chk_fail@plt>
   31c48:	andeq	pc, r7, r8, lsl #15
   31c4c:	andeq	r3, r6, r4, lsr sl
   31c50:	ldr	r3, [pc, #460]	; 31e24 <ftello64@plt+0x1b8e4>
   31c54:	push	{r4, r5, r6, r7, lr}
   31c58:	sub	sp, sp, #420	; 0x1a4
   31c5c:	ldr	r5, [pc, #452]	; 31e28 <ftello64@plt+0x1b8e8>
   31c60:	ldr	r6, [r3, #8]
   31c64:	mov	r7, r0
   31c68:	ldr	r3, [r5]
   31c6c:	cmp	r6, #0
   31c70:	mov	r4, r1
   31c74:	str	r3, [sp, #412]	; 0x19c
   31c78:	beq	31d10 <ftello64@plt+0x1b7d0>
   31c7c:	ldr	r1, [r4, #12]
   31c80:	ldr	r3, [r4, #24]
   31c84:	ldr	ip, [r4, #16]
   31c88:	ldr	lr, [r4, #20]
   31c8c:	ldr	r0, [r4, #8]
   31c90:	str	r3, [sp, #44]	; 0x2c
   31c94:	ldr	r2, [r4, #4]
   31c98:	ldr	r3, [r4]
   31c9c:	str	ip, [sp, #36]	; 0x24
   31ca0:	mov	ip, #0
   31ca4:	str	lr, [sp, #40]	; 0x28
   31ca8:	str	r0, [sp, #16]
   31cac:	str	r2, [sp, #8]
   31cb0:	str	r3, [sp]
   31cb4:	str	ip, [sp, #32]
   31cb8:	ldr	r3, [pc, #364]	; 31e2c <ftello64@plt+0x1b8ec>
   31cbc:	str	ip, [sp, #28]
   31cc0:	str	ip, [sp, #24]
   31cc4:	str	ip, [sp, #20]
   31cc8:	str	ip, [sp, #12]
   31ccc:	str	ip, [sp, #4]
   31cd0:	ldr	r2, [pc, #344]	; 31e30 <ftello64@plt+0x1b8f0>
   31cd4:	str	r1, [sp, #52]	; 0x34
   31cd8:	add	r0, sp, #60	; 0x3c
   31cdc:	mov	r1, #1
   31ce0:	str	ip, [sp, #48]	; 0x30
   31ce4:	bl	15e50 <__sprintf_chk@plt>
   31ce8:	add	r2, sp, #60	; 0x3c
   31cec:	mov	r0, r7
   31cf0:	mov	r1, #33	; 0x21
   31cf4:	bl	1e3f8 <ftello64@plt+0x7eb8>
   31cf8:	ldr	r2, [sp, #412]	; 0x19c
   31cfc:	ldr	r3, [r5]
   31d00:	cmp	r2, r3
   31d04:	bne	31e20 <ftello64@plt+0x1b8e0>
   31d08:	add	sp, sp, #420	; 0x1a4
   31d0c:	pop	{r4, r5, r6, r7, pc}
   31d10:	mov	r2, #5
   31d14:	ldr	r1, [pc, #280]	; 31e34 <ftello64@plt+0x1b8f4>
   31d18:	mov	r0, r6
   31d1c:	bl	15718 <dcgettext@plt>
   31d20:	ldr	r1, [r4]
   31d24:	bl	4873c <ftello64@plt+0x321fc>
   31d28:	ldr	r3, [r4, #4]
   31d2c:	cmp	r3, #0
   31d30:	bne	31dfc <ftello64@plt+0x1b8bc>
   31d34:	ldr	r3, [r4, #8]
   31d38:	cmp	r3, #0
   31d3c:	bne	31de0 <ftello64@plt+0x1b8a0>
   31d40:	ldr	r3, [r4, #16]
   31d44:	cmp	r3, #0
   31d48:	bne	31dc4 <ftello64@plt+0x1b884>
   31d4c:	ldr	r3, [r4, #20]
   31d50:	cmp	r3, #0
   31d54:	bne	31da8 <ftello64@plt+0x1b868>
   31d58:	ldr	r3, [r4, #24]
   31d5c:	cmp	r3, #0
   31d60:	bne	31d8c <ftello64@plt+0x1b84c>
   31d64:	ldr	r1, [r4, #12]
   31d68:	cmp	r1, #0
   31d6c:	beq	31c80 <ftello64@plt+0x1b740>
   31d70:	mov	r2, #5
   31d74:	ldr	r1, [pc, #188]	; 31e38 <ftello64@plt+0x1b8f8>
   31d78:	mov	r0, #0
   31d7c:	bl	15718 <dcgettext@plt>
   31d80:	ldr	r1, [r4, #12]
   31d84:	bl	4873c <ftello64@plt+0x321fc>
   31d88:	b	31c7c <ftello64@plt+0x1b73c>
   31d8c:	mov	r2, #5
   31d90:	ldr	r1, [pc, #164]	; 31e3c <ftello64@plt+0x1b8fc>
   31d94:	mov	r0, #0
   31d98:	bl	15718 <dcgettext@plt>
   31d9c:	ldr	r1, [r4, #24]
   31da0:	bl	4873c <ftello64@plt+0x321fc>
   31da4:	b	31d64 <ftello64@plt+0x1b824>
   31da8:	mov	r2, #5
   31dac:	ldr	r1, [pc, #140]	; 31e40 <ftello64@plt+0x1b900>
   31db0:	mov	r0, #0
   31db4:	bl	15718 <dcgettext@plt>
   31db8:	ldr	r1, [r4, #20]
   31dbc:	bl	4873c <ftello64@plt+0x321fc>
   31dc0:	b	31d58 <ftello64@plt+0x1b818>
   31dc4:	mov	r2, #5
   31dc8:	ldr	r1, [pc, #116]	; 31e44 <ftello64@plt+0x1b904>
   31dcc:	mov	r0, #0
   31dd0:	bl	15718 <dcgettext@plt>
   31dd4:	ldr	r1, [r4, #16]
   31dd8:	bl	4873c <ftello64@plt+0x321fc>
   31ddc:	b	31d4c <ftello64@plt+0x1b80c>
   31de0:	mov	r2, #5
   31de4:	ldr	r1, [pc, #92]	; 31e48 <ftello64@plt+0x1b908>
   31de8:	mov	r0, #0
   31dec:	bl	15718 <dcgettext@plt>
   31df0:	ldr	r1, [r4, #8]
   31df4:	bl	4873c <ftello64@plt+0x321fc>
   31df8:	b	31d40 <ftello64@plt+0x1b800>
   31dfc:	mov	r2, #5
   31e00:	mov	r0, r6
   31e04:	ldr	r1, [pc, #64]	; 31e4c <ftello64@plt+0x1b90c>
   31e08:	bl	15718 <dcgettext@plt>
   31e0c:	ldr	r1, [r4, #4]
   31e10:	bl	4873c <ftello64@plt+0x321fc>
   31e14:	ldr	r0, [pc, #52]	; 31e50 <ftello64@plt+0x1b910>
   31e18:	bl	489b4 <ftello64@plt+0x32474>
   31e1c:	b	31d34 <ftello64@plt+0x1b7f4>
   31e20:	bl	15748 <__stack_chk_fail@plt>
   31e24:	andeq	r0, r8, r0, lsr #30
   31e28:	andeq	pc, r7, r8, lsl #15
   31e2c:	andeq	r8, r6, ip, asr #19
   31e30:	andeq	r0, r0, lr, asr r1
   31e34:	strdeq	r8, [r6], -r0
   31e38:	andeq	r8, r6, ip, lsr #19
   31e3c:	andeq	r8, r6, ip, lsl #19
   31e40:	andeq	r8, r6, ip, ror #18
   31e44:	andeq	r8, r6, ip, asr #18
   31e48:	andeq	r8, r6, ip, lsr #18
   31e4c:	andeq	r8, r6, r0, lsl r9
   31e50:	strdeq	ip, [r6], -r4
   31e54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31e58:	cmp	r2, #0
   31e5c:	ldr	r6, [pc, #884]	; 321d8 <ftello64@plt+0x1bc98>
   31e60:	sub	sp, sp, #220	; 0xdc
   31e64:	mov	r3, #0
   31e68:	ldr	r2, [r6]
   31e6c:	mov	sl, r1
   31e70:	str	r2, [sp, #212]	; 0xd4
   31e74:	str	r3, [sp, #40]	; 0x28
   31e78:	str	r3, [sp, #36]	; 0x24
   31e7c:	str	r3, [sp, #44]	; 0x2c
   31e80:	str	r3, [sp, #48]	; 0x30
   31e84:	str	r3, [sp, #52]	; 0x34
   31e88:	str	r3, [sp, #56]	; 0x38
   31e8c:	str	r3, [sp, #60]	; 0x3c
   31e90:	mov	r4, r0
   31e94:	beq	32018 <ftello64@plt+0x1bad8>
   31e98:	str	r3, [sp, #28]
   31e9c:	bl	1afc0 <ftello64@plt+0x4a80>
   31ea0:	subs	r5, r0, #0
   31ea4:	beq	320d8 <ftello64@plt+0x1bb98>
   31ea8:	mov	r1, #1
   31eac:	bl	1b1e8 <ftello64@plt+0x4ca8>
   31eb0:	ldr	r1, [pc, #804]	; 321dc <ftello64@plt+0x1bc9c>
   31eb4:	mov	r0, sl
   31eb8:	bl	159e8 <gpgrt_fdopen_nc@plt>
   31ebc:	subs	r7, r0, #0
   31ec0:	beq	321a8 <ftello64@plt+0x1bc68>
   31ec4:	ldr	fp, [pc, #788]	; 321e0 <ftello64@plt+0x1bca0>
   31ec8:	mov	r2, r7
   31ecc:	mov	r1, #99	; 0x63
   31ed0:	add	r0, sp, #112	; 0x70
   31ed4:	bl	15da8 <gpgrt_fgets@plt>
   31ed8:	cmp	r0, #0
   31edc:	beq	320ac <ftello64@plt+0x1bb6c>
   31ee0:	ldrb	r3, [sp, #112]	; 0x70
   31ee4:	cmp	r3, #0
   31ee8:	beq	31f08 <ftello64@plt+0x1b9c8>
   31eec:	add	r0, sp, #112	; 0x70
   31ef0:	bl	15cb8 <strlen@plt>
   31ef4:	add	r3, sp, #216	; 0xd8
   31ef8:	add	r0, r3, r0
   31efc:	ldrb	r3, [r0, #-105]	; 0xffffff97
   31f00:	cmp	r3, #10
   31f04:	bne	3210c <ftello64@plt+0x1bbcc>
   31f08:	add	r0, sp, #112	; 0x70
   31f0c:	bl	43030 <ftello64@plt+0x2caf0>
   31f10:	ldrb	r3, [sp, #112]	; 0x70
   31f14:	cmp	r3, #0
   31f18:	beq	31ec8 <ftello64@plt+0x1b988>
   31f1c:	ldr	r3, [sp, #36]	; 0x24
   31f20:	add	r1, sp, #64	; 0x40
   31f24:	add	r3, r3, #1
   31f28:	mov	r2, #0
   31f2c:	add	r0, sp, #112	; 0x70
   31f30:	str	r3, [sp, #36]	; 0x24
   31f34:	bl	5a338 <ftello64@plt+0x43df8>
   31f38:	subs	r8, r0, #0
   31f3c:	bne	31ff8 <ftello64@plt+0x1bab8>
   31f40:	mov	r0, r5
   31f44:	bl	1b780 <ftello64@plt+0x5240>
   31f48:	add	r2, sp, #64	; 0x40
   31f4c:	mov	r3, #1
   31f50:	mov	r1, r5
   31f54:	mov	r0, r4
   31f58:	bl	1b7a8 <ftello64@plt+0x5268>
   31f5c:	subs	r9, r0, #0
   31f60:	bne	31ff8 <ftello64@plt+0x1bab8>
   31f64:	ldr	r0, [sp, #28]
   31f68:	bl	15358 <ksba_cert_release@plt>
   31f6c:	add	r1, sp, #28
   31f70:	mov	r0, r5
   31f74:	str	r9, [sp, #28]
   31f78:	bl	1b338 <ftello64@plt+0x4df8>
   31f7c:	subs	r8, r0, #0
   31f80:	bne	32090 <ftello64@plt+0x1bb50>
   31f84:	add	r3, sp, #32
   31f88:	mov	r2, r8
   31f8c:	mov	r1, r8
   31f90:	mov	r0, r5
   31f94:	bl	1b3a0 <ftello64@plt+0x4e60>
   31f98:	subs	r9, r0, #0
   31f9c:	bne	32114 <ftello64@plt+0x1bbd4>
   31fa0:	ldr	r2, [sp, #32]
   31fa4:	ldr	r1, [sp, #28]
   31fa8:	ands	r2, r2, #2
   31fac:	beq	320f4 <ftello64@plt+0x1bbb4>
   31fb0:	mov	r3, #2
   31fb4:	str	r3, [sp, #4]
   31fb8:	str	r9, [sp, #8]
   31fbc:	str	r9, [sp]
   31fc0:	mov	r3, r9
   31fc4:	mov	r2, #1
   31fc8:	mov	r0, r4
   31fcc:	bl	1bc7c <ftello64@plt+0x573c>
   31fd0:	cmp	r0, #0
   31fd4:	bne	32160 <ftello64@plt+0x1bc20>
   31fd8:	mov	r2, #1
   31fdc:	ldr	r1, [sp, #28]
   31fe0:	mov	r0, r4
   31fe4:	bl	30c84 <ftello64@plt+0x1a744>
   31fe8:	ldr	r3, [sp, #40]	; 0x28
   31fec:	add	r3, r3, #1
   31ff0:	str	r3, [sp, #40]	; 0x28
   31ff4:	b	31ec8 <ftello64@plt+0x1b988>
   31ff8:	mov	r2, #0
   31ffc:	mov	r1, r2
   32000:	mov	r0, r4
   32004:	bl	30bbc <ftello64@plt+0x1a67c>
   32008:	ldr	r3, [sp, #48]	; 0x30
   3200c:	add	r3, r3, #1
   32010:	str	r3, [sp, #48]	; 0x30
   32014:	b	31ec8 <ftello64@plt+0x1b988>
   32018:	mov	r2, r1
   3201c:	add	r1, sp, #36	; 0x24
   32020:	bl	3185c <ftello64@plt+0x1b31c>
   32024:	mov	r8, r0
   32028:	add	r1, sp, #36	; 0x24
   3202c:	mov	r0, r4
   32030:	bl	31c50 <ftello64@plt+0x1b710>
   32034:	cmp	r8, #0
   32038:	bne	32058 <ftello64@plt+0x1bb18>
   3203c:	ldr	r2, [sp, #212]	; 0xd4
   32040:	ldr	r3, [r6]
   32044:	mov	r0, r8
   32048:	cmp	r2, r3
   3204c:	bne	321d4 <ftello64@plt+0x1bc94>
   32050:	add	sp, sp, #220	; 0xdc
   32054:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32058:	mov	r0, #0
   3205c:	bl	4848c <ftello64@plt+0x31f4c>
   32060:	cmp	r0, #0
   32064:	bne	3203c <ftello64@plt+0x1bafc>
   32068:	mov	r2, #5
   3206c:	ldr	r1, [pc, #368]	; 321e4 <ftello64@plt+0x1bca4>
   32070:	bl	15718 <dcgettext@plt>
   32074:	mov	r4, r0
   32078:	mov	r0, r8
   3207c:	bl	161e0 <gpg_strerror@plt>
   32080:	mov	r1, r0
   32084:	mov	r0, r4
   32088:	bl	487a0 <ftello64@plt+0x32260>
   3208c:	b	3203c <ftello64@plt+0x1bafc>
   32090:	bl	161e0 <gpg_strerror@plt>
   32094:	mov	r1, r0
   32098:	mov	r0, fp
   3209c:	bl	487a0 <ftello64@plt+0x32260>
   320a0:	mov	r1, r9
   320a4:	mov	r2, #1
   320a8:	b	32000 <ftello64@plt+0x1bac0>
   320ac:	mov	r0, r7
   320b0:	bl	1579c <gpgrt_ferror@plt>
   320b4:	subs	r8, r0, #0
   320b8:	bne	3217c <ftello64@plt+0x1bc3c>
   320bc:	ldr	r0, [sp, #28]
   320c0:	bl	15358 <ksba_cert_release@plt>
   320c4:	mov	r0, r5
   320c8:	bl	1b0b0 <ftello64@plt+0x4b70>
   320cc:	mov	r0, r7
   320d0:	bl	15a0c <gpgrt_fclose@plt>
   320d4:	b	32028 <ftello64@plt+0x1bae8>
   320d8:	mov	r2, #5
   320dc:	ldr	r1, [pc, #260]	; 321e8 <ftello64@plt+0x1bca8>
   320e0:	bl	15718 <dcgettext@plt>
   320e4:	bl	487a0 <ftello64@plt+0x32260>
   320e8:	mov	r7, r5
   320ec:	ldr	r8, [pc, #248]	; 321ec <ftello64@plt+0x1bcac>
   320f0:	b	320bc <ftello64@plt+0x1bb7c>
   320f4:	mov	r0, r4
   320f8:	bl	30c84 <ftello64@plt+0x1a744>
   320fc:	ldr	r3, [sp, #44]	; 0x2c
   32100:	add	r3, r3, #1
   32104:	str	r3, [sp, #44]	; 0x2c
   32108:	b	31ec8 <ftello64@plt+0x1b988>
   3210c:	ldr	r8, [pc, #220]	; 321f0 <ftello64@plt+0x1bcb0>
   32110:	b	320bc <ftello64@plt+0x1bb7c>
   32114:	mov	r2, #5
   32118:	ldr	r1, [pc, #212]	; 321f4 <ftello64@plt+0x1bcb4>
   3211c:	mov	r0, r8
   32120:	bl	15718 <dcgettext@plt>
   32124:	str	r0, [sp, #20]
   32128:	mov	r0, r9
   3212c:	bl	161e0 <gpg_strerror@plt>
   32130:	ldr	r3, [sp, #20]
   32134:	mov	r1, r0
   32138:	mov	r0, r3
   3213c:	bl	487a0 <ftello64@plt+0x32260>
   32140:	mov	r2, r8
   32144:	ldr	r1, [sp, #28]
   32148:	mov	r0, r4
   3214c:	bl	30c84 <ftello64@plt+0x1a744>
   32150:	ldr	r3, [sp, #48]	; 0x30
   32154:	add	r3, r3, #1
   32158:	str	r3, [sp, #48]	; 0x30
   3215c:	b	31ec8 <ftello64@plt+0x1b988>
   32160:	bl	161e0 <gpg_strerror@plt>
   32164:	mov	r1, r0
   32168:	ldr	r0, [pc, #136]	; 321f8 <ftello64@plt+0x1bcb8>
   3216c:	bl	487a0 <ftello64@plt+0x32260>
   32170:	mov	r2, r9
   32174:	ldr	r1, [sp, #28]
   32178:	b	32000 <ftello64@plt+0x1bac0>
   3217c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   32180:	cmp	r0, #0
   32184:	uxthne	r0, r0
   32188:	orrne	r0, r0, #50331648	; 0x3000000
   3218c:	mov	r8, r0
   32190:	bl	161e0 <gpg_strerror@plt>
   32194:	mov	r1, sl
   32198:	mov	r2, r0
   3219c:	ldr	r0, [pc, #88]	; 321fc <ftello64@plt+0x1bcbc>
   321a0:	bl	487a0 <ftello64@plt+0x32260>
   321a4:	b	320bc <ftello64@plt+0x1bb7c>
   321a8:	bl	15d48 <gpg_err_code_from_syserror@plt>
   321ac:	cmp	r0, #0
   321b0:	uxthne	r0, r0
   321b4:	orrne	r0, r0, #50331648	; 0x3000000
   321b8:	mov	r8, r0
   321bc:	bl	161e0 <gpg_strerror@plt>
   321c0:	mov	r1, sl
   321c4:	mov	r2, r0
   321c8:	ldr	r0, [pc, #48]	; 32200 <ftello64@plt+0x1bcc0>
   321cc:	bl	487a0 <ftello64@plt+0x32260>
   321d0:	b	320bc <ftello64@plt+0x1bb7c>
   321d4:	bl	15748 <__stack_chk_fail@plt>
   321d8:	andeq	pc, r7, r8, lsl #15
   321dc:	andeq	r6, r6, r4, ror sp
   321e0:	andeq	r8, r6, r4, lsl #20
   321e4:	andeq	r8, r6, r0, asr #20
   321e8:	ldrdeq	r1, [r6], -r8
   321ec:	movweq	r8, #86	; 0x56
   321f0:	movweq	r0, #97	; 0x61
   321f4:	andeq	r1, r6, r0, asr #14
   321f8:	andeq	r1, r6, ip, ror r7
   321fc:	andeq	r8, r6, r4, lsr #20
   32200:	strdeq	pc, [r5], -r0
   32204:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   32208:	sub	sp, sp, #32
   3220c:	ldr	r9, [pc, #260]	; 32318 <ftello64@plt+0x1bdd8>
   32210:	subs	r5, r1, #0
   32214:	mov	r1, #0
   32218:	ldr	ip, [r9]
   3221c:	str	r1, [sp, #4]
   32220:	str	ip, [sp, #28]
   32224:	str	r1, [sp]
   32228:	str	r1, [sp, #8]
   3222c:	str	r1, [sp, #12]
   32230:	str	r1, [sp, #16]
   32234:	str	r1, [sp, #20]
   32238:	str	r1, [sp, #24]
   3223c:	mov	r7, r0
   32240:	movne	r8, r3
   32244:	subne	sl, r2, #4
   32248:	beq	322c8 <ftello64@plt+0x1bd88>
   3224c:	ldr	r0, [sl, #4]!
   32250:	blx	r8
   32254:	mov	r1, sp
   32258:	mov	r2, r0
   3225c:	mov	r6, r0
   32260:	mov	r0, r7
   32264:	bl	3185c <ftello64@plt+0x1b31c>
   32268:	mov	r4, r0
   3226c:	mov	r0, r6
   32270:	bl	16474 <close@plt>
   32274:	cmn	r4, #1
   32278:	moveq	r3, #1
   3227c:	clzne	r3, r4
   32280:	moveq	r4, #0
   32284:	lsrne	r3, r3, #5
   32288:	subs	r5, r5, #1
   3228c:	moveq	r3, #0
   32290:	cmp	r3, #0
   32294:	bne	3224c <ftello64@plt+0x1bd0c>
   32298:	mov	r1, sp
   3229c:	mov	r0, r7
   322a0:	bl	31c50 <ftello64@plt+0x1b710>
   322a4:	cmp	r4, #0
   322a8:	bne	322dc <ftello64@plt+0x1bd9c>
   322ac:	ldr	r2, [sp, #28]
   322b0:	ldr	r3, [r9]
   322b4:	mov	r0, r4
   322b8:	cmp	r2, r3
   322bc:	bne	32314 <ftello64@plt+0x1bdd4>
   322c0:	add	sp, sp, #32
   322c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   322c8:	mov	r2, r5
   322cc:	mov	r1, sp
   322d0:	bl	3185c <ftello64@plt+0x1b31c>
   322d4:	mov	r4, r0
   322d8:	b	32298 <ftello64@plt+0x1bd58>
   322dc:	mov	r0, #0
   322e0:	bl	4848c <ftello64@plt+0x31f4c>
   322e4:	cmp	r0, #0
   322e8:	bne	322ac <ftello64@plt+0x1bd6c>
   322ec:	mov	r2, #5
   322f0:	ldr	r1, [pc, #36]	; 3231c <ftello64@plt+0x1bddc>
   322f4:	bl	15718 <dcgettext@plt>
   322f8:	mov	r5, r0
   322fc:	mov	r0, r4
   32300:	bl	161e0 <gpg_strerror@plt>
   32304:	mov	r1, r0
   32308:	mov	r0, r5
   3230c:	bl	487a0 <ftello64@plt+0x32260>
   32310:	b	322ac <ftello64@plt+0x1bd6c>
   32314:	bl	15748 <__stack_chk_fail@plt>
   32318:	andeq	pc, r7, r8, lsl #15
   3231c:	andeq	r8, r6, r0, asr #20
   32320:	push	{r4, r5, r6, r7, r8, r9, lr}
   32324:	mov	r7, r0
   32328:	sub	sp, sp, #12
   3232c:	mov	r4, r1
   32330:	mov	r6, #0
   32334:	ldr	r9, [pc, #400]	; 324cc <ftello64@plt+0x1bf8c>
   32338:	ldr	r8, [pc, #400]	; 324d0 <ftello64@plt+0x1bf90>
   3233c:	b	32368 <ftello64@plt+0x1be28>
   32340:	cmp	r6, #0
   32344:	moveq	r0, r9
   32348:	movne	r0, r8
   3234c:	bl	16018 <gpgrt_fputs@plt>
   32350:	mov	r1, r5
   32354:	mov	r0, r4
   32358:	bl	24b2c <ftello64@plt+0xe5ec>
   3235c:	mov	r0, r5
   32360:	bl	156a0 <gcry_free@plt>
   32364:	add	r6, r6, #1
   32368:	mov	r1, r6
   3236c:	mov	r0, r7
   32370:	bl	15514 <ksba_cert_get_issuer@plt>
   32374:	mov	r1, r4
   32378:	subs	r5, r0, #0
   3237c:	bne	32340 <ftello64@plt+0x1be00>
   32380:	mov	r0, #10
   32384:	bl	159f4 <gpgrt_fputc@plt>
   32388:	mov	r1, r4
   3238c:	ldr	r0, [pc, #320]	; 324d4 <ftello64@plt+0x1bf94>
   32390:	bl	16018 <gpgrt_fputs@plt>
   32394:	mov	r0, r7
   32398:	bl	15b14 <ksba_cert_get_serial@plt>
   3239c:	subs	r6, r0, #0
   323a0:	beq	323b8 <ftello64@plt+0x1be78>
   323a4:	ldrb	r3, [r6]
   323a8:	cmp	r3, #40	; 0x28
   323ac:	beq	3244c <ftello64@plt+0x1bf0c>
   323b0:	mov	r0, r6
   323b4:	bl	156a0 <gcry_free@plt>
   323b8:	mov	r1, r4
   323bc:	mov	r0, #10
   323c0:	bl	159f4 <gpgrt_fputc@plt>
   323c4:	mov	r5, #0
   323c8:	ldr	r9, [pc, #264]	; 324d8 <ftello64@plt+0x1bf98>
   323cc:	ldr	r8, [pc, #264]	; 324dc <ftello64@plt+0x1bf9c>
   323d0:	b	323fc <ftello64@plt+0x1bebc>
   323d4:	cmp	r5, #0
   323d8:	moveq	r0, r9
   323dc:	movne	r0, r8
   323e0:	bl	16018 <gpgrt_fputs@plt>
   323e4:	mov	r1, r6
   323e8:	mov	r0, r4
   323ec:	bl	24b2c <ftello64@plt+0xe5ec>
   323f0:	mov	r0, r6
   323f4:	bl	156a0 <gcry_free@plt>
   323f8:	add	r5, r5, #1
   323fc:	mov	r1, r5
   32400:	mov	r0, r7
   32404:	bl	15aa8 <ksba_cert_get_subject@plt>
   32408:	mov	r1, r4
   3240c:	subs	r6, r0, #0
   32410:	bne	323d4 <ftello64@plt+0x1be94>
   32414:	mov	r0, #10
   32418:	bl	159f4 <gpgrt_fputc@plt>
   3241c:	mov	r0, r7
   32420:	bl	22908 <ftello64@plt+0xc3c8>
   32424:	subs	r5, r0, #0
   32428:	beq	3249c <ftello64@plt+0x1bf5c>
   3242c:	mov	r0, r4
   32430:	mov	r2, r5
   32434:	ldr	r1, [pc, #164]	; 324e0 <ftello64@plt+0x1bfa0>
   32438:	bl	16318 <gpgrt_fprintf@plt>
   3243c:	mov	r0, r5
   32440:	add	sp, sp, #12
   32444:	pop	{r4, r5, r6, r7, r8, r9, lr}
   32448:	b	156a0 <gcry_free@plt>
   3244c:	ldrb	r3, [r6, #1]
   32450:	add	r1, r6, #1
   32454:	cmp	r3, #58	; 0x3a
   32458:	cmpne	r3, #0
   3245c:	movne	r2, #1
   32460:	moveq	r2, #0
   32464:	beq	324a4 <ftello64@plt+0x1bf64>
   32468:	sub	r2, r3, #48	; 0x30
   3246c:	b	3248c <ftello64@plt+0x1bf4c>
   32470:	ldrb	r3, [r1, #1]!
   32474:	add	r5, r5, r5, lsl #2
   32478:	cmp	r3, #0
   3247c:	cmpne	r3, #58	; 0x3a
   32480:	add	r5, r2, r5, lsl #1
   32484:	sub	r2, r3, #48	; 0x30
   32488:	beq	324a8 <ftello64@plt+0x1bf68>
   3248c:	uxtb	r3, r2
   32490:	cmp	r3, #9
   32494:	bls	32470 <ftello64@plt+0x1bf30>
   32498:	b	323b0 <ftello64@plt+0x1be70>
   3249c:	add	sp, sp, #12
   324a0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   324a4:	mov	r5, r2
   324a8:	cmp	r3, #58	; 0x3a
   324ac:	bne	323b0 <ftello64@plt+0x1be70>
   324b0:	mov	r3, #0
   324b4:	mov	r2, r5
   324b8:	add	r1, r1, #1
   324bc:	str	r3, [sp]
   324c0:	mov	r0, r4
   324c4:	bl	1573c <gpgrt_write_hexstring@plt>
   324c8:	b	323b0 <ftello64@plt+0x1be70>
   324cc:	andeq	r8, r6, r4, ror #20
   324d0:	andeq	r8, r6, r4, ror sl
   324d4:	andeq	r8, r6, r4, lsr #21
   324d8:	andeq	r8, r6, r4, lsl #21
   324dc:	muleq	r6, r4, sl
   324e0:			; <UNDEFINED> instruction: 0x00068ab4
   324e4:	ldr	r3, [pc, #1256]	; 329d4 <ftello64@plt+0x1c494>
   324e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   324ec:	sub	sp, sp, #68	; 0x44
   324f0:	ldr	r3, [r3]
   324f4:	str	r1, [sp, #12]
   324f8:	mov	r4, #0
   324fc:	mov	r6, r0
   32500:	mov	r1, #4
   32504:	mov	r0, #4096	; 0x1000
   32508:	str	r2, [sp, #20]
   3250c:	str	r3, [sp, #60]	; 0x3c
   32510:	str	r4, [sp, #24]
   32514:	str	r4, [sp, #32]
   32518:	bl	15eec <gcry_calloc@plt>
   3251c:	subs	r9, r0, #0
   32520:	beq	328ec <ftello64@plt+0x1c3ac>
   32524:	bl	1afc0 <ftello64@plt+0x4a80>
   32528:	subs	r7, r0, #0
   3252c:	beq	3299c <ftello64@plt+0x1c45c>
   32530:	ldr	r3, [sp, #12]
   32534:	cmp	r3, #0
   32538:	beq	328c8 <ftello64@plt+0x1c388>
   3253c:	mov	r0, r4
   32540:	ldr	r4, [sp, #12]
   32544:	ldr	r4, [r4]
   32548:	add	r0, r0, #1
   3254c:	cmp	r4, #0
   32550:	bne	32544 <ftello64@plt+0x1c004>
   32554:	mov	r1, #48	; 0x30
   32558:	bl	15eec <gcry_calloc@plt>
   3255c:	ldr	fp, [pc, #1140]	; 329d8 <ftello64@plt+0x1c498>
   32560:	ldr	sl, [sp, #12]
   32564:	mov	r8, r0
   32568:	b	32578 <ftello64@plt+0x1c038>
   3256c:	ldr	sl, [sl]
   32570:	cmp	sl, #0
   32574:	beq	325bc <ftello64@plt+0x1c07c>
   32578:	add	r1, r4, r4, lsl #1
   3257c:	add	r5, sl, #8
   32580:	add	r1, r8, r1, lsl #4
   32584:	mov	r0, r5
   32588:	mov	r2, #0
   3258c:	bl	5a338 <ftello64@plt+0x43df8>
   32590:	cmp	r0, #0
   32594:	addeq	r4, r4, #1
   32598:	beq	3256c <ftello64@plt+0x1c02c>
   3259c:	bl	161e0 <gpg_strerror@plt>
   325a0:	mov	r1, r5
   325a4:	mov	r2, r0
   325a8:	mov	r0, fp
   325ac:	bl	487a0 <ftello64@plt+0x32260>
   325b0:	ldr	sl, [sl]
   325b4:	cmp	sl, #0
   325b8:	bne	32578 <ftello64@plt+0x1c038>
   325bc:	cmp	r4, #0
   325c0:	streq	r4, [sp, #16]
   325c4:	beq	32604 <ftello64@plt+0x1c0c4>
   325c8:	mov	r3, sl
   325cc:	mov	r2, r8
   325d0:	ldr	r1, [r2]
   325d4:	sub	r0, r1, #9
   325d8:	cmp	r1, #16
   325dc:	cmpne	r0, #2
   325e0:	bhi	328b8 <ftello64@plt+0x1c378>
   325e4:	add	r3, r3, #1
   325e8:	cmp	r4, r3
   325ec:	add	r2, r2, #48	; 0x30
   325f0:	bne	325d0 <ftello64@plt+0x1c090>
   325f4:	str	r4, [sp, #16]
   325f8:	mov	r1, #1
   325fc:	mov	r0, r7
   32600:	bl	1b1e8 <ftello64@plt+0x4ca8>
   32604:	mov	sl, #0
   32608:	ldr	r3, [sp, #16]
   3260c:	mov	r2, r8
   32610:	mov	r1, r7
   32614:	mov	r0, r6
   32618:	bl	1b7a8 <ftello64@plt+0x5268>
   3261c:	subs	r3, r0, #0
   32620:	bne	32928 <ftello64@plt+0x1c3e8>
   32624:	ldr	r3, [sp, #12]
   32628:	add	r1, sp, #32
   3262c:	cmp	r3, #0
   32630:	moveq	r3, #18
   32634:	streq	r3, [r8]
   32638:	mov	r0, r7
   3263c:	bl	1b338 <ftello64@plt+0x4df8>
   32640:	subs	r3, r0, #0
   32644:	bne	3294c <ftello64@plt+0x1c40c>
   32648:	mov	r1, r3
   3264c:	add	r2, sp, #40	; 0x28
   32650:	ldr	r0, [sp, #32]
   32654:	bl	22440 <ftello64@plt+0xbf00>
   32658:	ldrb	r4, [sp, #41]	; 0x29
   3265c:	ldrb	r3, [sp, #40]	; 0x28
   32660:	and	r4, r4, #15
   32664:	orr	r4, r4, r3, lsl #4
   32668:	ldr	r5, [r9, r4, lsl #2]
   3266c:	cmp	r5, #0
   32670:	beq	326b4 <ftello64@plt+0x1c174>
   32674:	add	fp, sp, #41	; 0x29
   32678:	b	32688 <ftello64@plt+0x1c148>
   3267c:	ldr	r5, [r5]
   32680:	cmp	r5, #0
   32684:	beq	326b4 <ftello64@plt+0x1c174>
   32688:	mov	r2, #19
   3268c:	mov	r1, fp
   32690:	add	r0, r5, #4
   32694:	bl	156b8 <memcmp@plt>
   32698:	cmp	r0, #0
   3269c:	bne	3267c <ftello64@plt+0x1c13c>
   326a0:	ldr	r0, [sp, #32]
   326a4:	bl	15358 <ksba_cert_release@plt>
   326a8:	mov	r3, #0
   326ac:	str	r3, [sp, #32]
   326b0:	b	32608 <ftello64@plt+0x1c0c8>
   326b4:	mov	r0, #24
   326b8:	bl	15364 <gcry_malloc@plt>
   326bc:	cmp	r0, #0
   326c0:	beq	32820 <ftello64@plt+0x1c2e0>
   326c4:	ldrh	ip, [sp, #57]	; 0x39
   326c8:	ldrb	r1, [sp, #59]	; 0x3b
   326cc:	ldr	lr, [sp, #41]	; 0x29
   326d0:	ldr	r3, [r9, r4, lsl #2]
   326d4:	str	lr, [r0, #4]
   326d8:	strh	ip, [r0, #20]
   326dc:	ldr	lr, [sp, #45]	; 0x2d
   326e0:	strb	r1, [r0, #22]
   326e4:	ldr	ip, [sp, #49]	; 0x31
   326e8:	ldr	r1, [sp, #53]	; 0x35
   326ec:	str	lr, [r0, #8]
   326f0:	str	ip, [r0, #12]
   326f4:	str	r1, [r0, #16]
   326f8:	str	r0, [r9, r4, lsl #2]
   326fc:	str	r3, [r0]
   32700:	cmp	sl, #0
   32704:	beq	32714 <ftello64@plt+0x1c1d4>
   32708:	ldr	r3, [r6, #56]	; 0x38
   3270c:	cmp	r3, #0
   32710:	beq	32960 <ftello64@plt+0x1c420>
   32714:	add	r1, sp, #36	; 0x24
   32718:	ldr	r0, [sp, #32]
   3271c:	bl	162a0 <ksba_cert_get_image@plt>
   32720:	subs	r4, r0, #0
   32724:	beq	329b0 <ftello64@plt+0x1c470>
   32728:	ldr	r3, [r6, #56]	; 0x38
   3272c:	cmp	r3, #0
   32730:	beq	32758 <ftello64@plt+0x1c218>
   32734:	cmp	sl, #0
   32738:	bne	32810 <ftello64@plt+0x1c2d0>
   3273c:	ldr	r5, [sp, #20]
   32740:	ldr	r0, [sp, #32]
   32744:	mov	r1, r5
   32748:	bl	32320 <ftello64@plt+0x1bde0>
   3274c:	mov	r1, r5
   32750:	mov	r0, #10
   32754:	bl	159f4 <gpgrt_fputc@plt>
   32758:	ldr	r3, [sp, #24]
   3275c:	add	sl, sl, #1
   32760:	cmp	r3, #0
   32764:	beq	327bc <ftello64@plt+0x1c27c>
   32768:	mov	r1, r4
   3276c:	ldr	r2, [sp, #36]	; 0x24
   32770:	ldr	r0, [sp, #28]
   32774:	bl	15f88 <ksba_writer_write@plt>
   32778:	cmp	r0, #0
   3277c:	bne	329bc <ftello64@plt+0x1c47c>
   32780:	ldr	r3, [r6, #56]	; 0x38
   32784:	cmp	r3, #0
   32788:	beq	326a0 <ftello64@plt+0x1c160>
   3278c:	ldr	r0, [sp, #24]
   32790:	bl	5c2dc <ftello64@plt+0x45d9c>
   32794:	subs	r4, r0, #0
   32798:	bne	32988 <ftello64@plt+0x1c448>
   3279c:	ldr	r0, [sp, #24]
   327a0:	bl	5c450 <ftello64@plt+0x45f10>
   327a4:	ldr	r0, [sp, #32]
   327a8:	str	r4, [sp, #24]
   327ac:	bl	15358 <ksba_cert_release@plt>
   327b0:	mov	r3, #0
   327b4:	str	r3, [sp, #32]
   327b8:	b	32608 <ftello64@plt+0x1c0c8>
   327bc:	ldr	r1, [r6, #56]	; 0x38
   327c0:	ldr	r3, [r6, #52]	; 0x34
   327c4:	adds	r1, r1, #0
   327c8:	movne	r1, #1
   327cc:	cmp	r3, #0
   327d0:	ldr	r3, [pc, #516]	; 329dc <ftello64@plt+0x1c49c>
   327d4:	orrne	r1, r1, #2
   327d8:	str	r3, [r6, #60]	; 0x3c
   327dc:	add	r3, sp, #28
   327e0:	str	r3, [sp]
   327e4:	ldr	r2, [pc, #496]	; 329dc <ftello64@plt+0x1c49c>
   327e8:	ldr	r3, [sp, #20]
   327ec:	add	r0, sp, #24
   327f0:	bl	5c154 <ftello64@plt+0x45c14>
   327f4:	cmp	r0, #0
   327f8:	beq	32768 <ftello64@plt+0x1c228>
   327fc:	bl	161e0 <gpg_strerror@plt>
   32800:	mov	r1, r0
   32804:	ldr	r0, [pc, #468]	; 329e0 <ftello64@plt+0x1c4a0>
   32808:	bl	487a0 <ftello64@plt+0x32260>
   3280c:	b	32844 <ftello64@plt+0x1c304>
   32810:	ldr	r1, [sp, #20]
   32814:	mov	r0, #10
   32818:	bl	159f4 <gpgrt_fputc@plt>
   3281c:	b	3273c <ftello64@plt+0x1c1fc>
   32820:	bl	15d48 <gpg_err_code_from_syserror@plt>
   32824:	cmp	r0, #0
   32828:	beq	32700 <ftello64@plt+0x1c1c0>
   3282c:	uxth	r0, r0
   32830:	orr	r0, r0, #50331648	; 0x3000000
   32834:	bl	161e0 <gpg_strerror@plt>
   32838:	mov	r1, r0
   3283c:	ldr	r0, [pc, #416]	; 329e4 <ftello64@plt+0x1c4a4>
   32840:	bl	487a0 <ftello64@plt+0x32260>
   32844:	ldr	r0, [sp, #24]
   32848:	bl	5c450 <ftello64@plt+0x45f10>
   3284c:	ldr	r0, [sp, #32]
   32850:	bl	15358 <ksba_cert_release@plt>
   32854:	mov	r0, r8
   32858:	bl	156a0 <gcry_free@plt>
   3285c:	mov	r0, r7
   32860:	bl	1b0b0 <ftello64@plt+0x4b70>
   32864:	add	r6, r9, #16320	; 0x3fc0
   32868:	add	r6, r6, #60	; 0x3c
   3286c:	sub	r4, r9, #4
   32870:	ldr	r0, [r4, #4]!
   32874:	cmp	r0, #0
   32878:	beq	3288c <ftello64@plt+0x1c34c>
   3287c:	ldr	r5, [r0]
   32880:	bl	156a0 <gcry_free@plt>
   32884:	subs	r0, r5, #0
   32888:	bne	3287c <ftello64@plt+0x1c33c>
   3288c:	cmp	r6, r4
   32890:	bne	32870 <ftello64@plt+0x1c330>
   32894:	mov	r0, r9
   32898:	bl	156a0 <gcry_free@plt>
   3289c:	ldr	r3, [pc, #304]	; 329d4 <ftello64@plt+0x1c494>
   328a0:	ldr	r2, [sp, #60]	; 0x3c
   328a4:	ldr	r3, [r3]
   328a8:	cmp	r2, r3
   328ac:	bne	329d0 <ftello64@plt+0x1c490>
   328b0:	add	sp, sp, #68	; 0x44
   328b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   328b8:	cmp	r4, r3
   328bc:	str	r4, [sp, #16]
   328c0:	bne	32604 <ftello64@plt+0x1c0c4>
   328c4:	b	325f8 <ftello64@plt+0x1c0b8>
   328c8:	mov	r1, #48	; 0x30
   328cc:	mov	r0, #1
   328d0:	bl	15eec <gcry_calloc@plt>
   328d4:	mov	r3, #17
   328d8:	str	r3, [r0]
   328dc:	mov	r3, #1
   328e0:	mov	r8, r0
   328e4:	str	r3, [sp, #16]
   328e8:	b	32604 <ftello64@plt+0x1c0c4>
   328ec:	bl	15e20 <__errno_location@plt>
   328f0:	ldr	r0, [r0]
   328f4:	bl	15ae4 <strerror@plt>
   328f8:	mov	r1, r0
   328fc:	ldr	r0, [pc, #228]	; 329e8 <ftello64@plt+0x1c4a8>
   32900:	bl	487a0 <ftello64@plt+0x32260>
   32904:	ldr	r0, [sp, #24]
   32908:	bl	5c450 <ftello64@plt+0x45f10>
   3290c:	ldr	r0, [sp, #32]
   32910:	bl	15358 <ksba_cert_release@plt>
   32914:	mov	r0, r9
   32918:	bl	156a0 <gcry_free@plt>
   3291c:	mov	r0, r9
   32920:	bl	1b0b0 <ftello64@plt+0x4b70>
   32924:	b	3289c <ftello64@plt+0x1c35c>
   32928:	add	r3, r3, #1
   3292c:	cmp	r3, #1
   32930:	bls	32970 <ftello64@plt+0x1c430>
   32934:	bl	161e0 <gpg_strerror@plt>
   32938:	mov	r1, r0
   3293c:	ldr	r0, [pc, #168]	; 329ec <ftello64@plt+0x1c4ac>
   32940:	bl	487a0 <ftello64@plt+0x32260>
   32944:	ldr	r0, [sp, #24]
   32948:	b	32848 <ftello64@plt+0x1c308>
   3294c:	bl	161e0 <gpg_strerror@plt>
   32950:	mov	r1, r0
   32954:	ldr	r0, [pc, #148]	; 329f0 <ftello64@plt+0x1c4b0>
   32958:	bl	487a0 <ftello64@plt+0x32260>
   3295c:	b	32844 <ftello64@plt+0x1c304>
   32960:	ldr	r0, [pc, #140]	; 329f4 <ftello64@plt+0x1c4b4>
   32964:	bl	4873c <ftello64@plt+0x321fc>
   32968:	ldr	r0, [pc, #136]	; 329f8 <ftello64@plt+0x1c4b8>
   3296c:	bl	4873c <ftello64@plt+0x321fc>
   32970:	ldr	r0, [sp, #24]
   32974:	cmp	r0, #0
   32978:	beq	32848 <ftello64@plt+0x1c308>
   3297c:	bl	5c2dc <ftello64@plt+0x45d9c>
   32980:	cmp	r0, #0
   32984:	beq	32844 <ftello64@plt+0x1c304>
   32988:	bl	161e0 <gpg_strerror@plt>
   3298c:	mov	r1, r0
   32990:	ldr	r0, [pc, #100]	; 329fc <ftello64@plt+0x1c4bc>
   32994:	bl	487a0 <ftello64@plt+0x32260>
   32998:	b	32844 <ftello64@plt+0x1c304>
   3299c:	ldr	r0, [pc, #92]	; 32a00 <ftello64@plt+0x1c4c0>
   329a0:	bl	487a0 <ftello64@plt+0x32260>
   329a4:	mov	r8, r7
   329a8:	ldr	r0, [sp, #24]
   329ac:	b	32848 <ftello64@plt+0x1c308>
   329b0:	ldr	r0, [pc, #76]	; 32a04 <ftello64@plt+0x1c4c4>
   329b4:	bl	487a0 <ftello64@plt+0x32260>
   329b8:	b	32844 <ftello64@plt+0x1c304>
   329bc:	bl	161e0 <gpg_strerror@plt>
   329c0:	mov	r1, r0
   329c4:	ldr	r0, [pc, #60]	; 32a08 <ftello64@plt+0x1c4c8>
   329c8:	bl	487a0 <ftello64@plt+0x32260>
   329cc:	b	32844 <ftello64@plt+0x1c304>
   329d0:	bl	15748 <__stack_chk_fail@plt>
   329d4:	andeq	pc, r7, r8, lsl #15
   329d8:	andeq	r1, r6, r8, lsr #16
   329dc:	muleq	r6, r8, fp
   329e0:	andeq	r7, r6, r4, ror #10
   329e4:	andeq	r8, r6, ip, ror #21
   329e8:	andeq	r8, r6, r4, asr #21
   329ec:	andeq	r1, r6, r0, asr #16
   329f0:	andeq	r6, r6, r8, lsl #14
   329f4:	andeq	r8, r6, r8, lsl fp
   329f8:	andeq	r8, r6, ip, asr fp
   329fc:	andeq	r7, r6, r0, ror #12
   32a00:	andeq	r1, r6, r4, lsl r8
   32a04:	andeq	r8, r6, ip, ror fp
   32a08:	andeq	ip, r6, r0, lsr fp
   32a0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32a10:	mov	r7, r0
   32a14:	ldr	r8, [pc, #2056]	; 33224 <ftello64@plt+0x1cce4>
   32a18:	sub	sp, sp, #100	; 0x64
   32a1c:	mov	r4, #0
   32a20:	ldr	r0, [r8]
   32a24:	mov	fp, r1
   32a28:	mov	sl, r2
   32a2c:	mov	r9, r3
   32a30:	str	r0, [sp, #92]	; 0x5c
   32a34:	str	r4, [sp, #44]	; 0x2c
   32a38:	str	r4, [sp, #52]	; 0x34
   32a3c:	bl	1afc0 <ftello64@plt+0x4a80>
   32a40:	subs	r5, r0, #0
   32a44:	beq	32fb8 <ftello64@plt+0x1ca78>
   32a48:	mov	r1, #48	; 0x30
   32a4c:	mov	r0, #1
   32a50:	bl	15eec <gcry_calloc@plt>
   32a54:	subs	r6, r0, #0
   32a58:	beq	32fcc <ftello64@plt+0x1ca8c>
   32a5c:	mov	r2, r4
   32a60:	mov	r1, r6
   32a64:	mov	r0, fp
   32a68:	bl	5a338 <ftello64@plt+0x43df8>
   32a6c:	cmp	r0, #0
   32a70:	bne	32b60 <ftello64@plt+0x1c620>
   32a74:	mov	r3, #1
   32a78:	mov	r2, r6
   32a7c:	mov	r1, r5
   32a80:	mov	r0, r7
   32a84:	bl	1b7a8 <ftello64@plt+0x5268>
   32a88:	subs	r4, r0, #0
   32a8c:	bne	32b20 <ftello64@plt+0x1c5e0>
   32a90:	add	r1, sp, #52	; 0x34
   32a94:	mov	r0, r5
   32a98:	bl	1b338 <ftello64@plt+0x4df8>
   32a9c:	cmp	r0, #0
   32aa0:	beq	32aec <ftello64@plt+0x1c5ac>
   32aa4:	bl	161e0 <gpg_strerror@plt>
   32aa8:	mov	r1, r0
   32aac:	ldr	r0, [pc, #1908]	; 33228 <ftello64@plt+0x1cce8>
   32ab0:	bl	487a0 <ftello64@plt+0x32260>
   32ab4:	b	32b74 <ftello64@plt+0x1c634>
   32ab8:	add	r1, sp, #88	; 0x58
   32abc:	mov	r0, r5
   32ac0:	str	r3, [sp, #88]	; 0x58
   32ac4:	bl	1b338 <ftello64@plt+0x4df8>
   32ac8:	cmp	r0, #0
   32acc:	bne	32ff8 <ftello64@plt+0x1cab8>
   32ad0:	ldr	r1, [sp, #88]	; 0x58
   32ad4:	ldr	r0, [sp, #52]	; 0x34
   32ad8:	bl	231d8 <ftello64@plt+0xcc98>
   32adc:	cmp	r0, #0
   32ae0:	ldr	r0, [sp, #88]	; 0x58
   32ae4:	beq	32ff4 <ftello64@plt+0x1cab4>
   32ae8:	bl	15358 <ksba_cert_release@plt>
   32aec:	mov	r3, #1
   32af0:	mov	r2, r6
   32af4:	mov	r1, r5
   32af8:	mov	r0, r7
   32afc:	bl	1b7a8 <ftello64@plt+0x5268>
   32b00:	subs	r3, r0, #0
   32b04:	beq	32ab8 <ftello64@plt+0x1c578>
   32b08:	cmn	r3, #1
   32b0c:	beq	32b20 <ftello64@plt+0x1c5e0>
   32b10:	ldr	r2, [pc, #1812]	; 3322c <ftello64@plt+0x1ccec>
   32b14:	uxth	r1, r3
   32b18:	cmp	r1, r2
   32b1c:	bne	32ffc <ftello64@plt+0x1cabc>
   32b20:	ldr	r0, [sp, #52]	; 0x34
   32b24:	bl	22908 <ftello64@plt+0xc3c8>
   32b28:	subs	r4, r0, #0
   32b2c:	beq	32b44 <ftello64@plt+0x1c604>
   32b30:	mov	r1, r4
   32b34:	mov	r0, r7
   32b38:	bl	201d8 <ftello64@plt+0x9c98>
   32b3c:	cmp	r0, #0
   32b40:	beq	32bb4 <ftello64@plt+0x1c674>
   32b44:	ldr	r0, [pc, #1764]	; 33230 <ftello64@plt+0x1ccf0>
   32b48:	bl	161e0 <gpg_strerror@plt>
   32b4c:	mov	r1, fp
   32b50:	mov	r2, r0
   32b54:	ldr	r0, [pc, #1752]	; 33234 <ftello64@plt+0x1ccf4>
   32b58:	bl	487a0 <ftello64@plt+0x32260>
   32b5c:	b	32b74 <ftello64@plt+0x1c634>
   32b60:	bl	161e0 <gpg_strerror@plt>
   32b64:	mov	r1, fp
   32b68:	mov	r2, r0
   32b6c:	ldr	r0, [pc, #1732]	; 33238 <ftello64@plt+0x1ccf8>
   32b70:	bl	487a0 <ftello64@plt+0x32260>
   32b74:	ldr	r0, [sp, #44]	; 0x2c
   32b78:	bl	5c450 <ftello64@plt+0x45f10>
   32b7c:	ldr	r0, [sp, #52]	; 0x34
   32b80:	bl	15358 <ksba_cert_release@plt>
   32b84:	mov	r0, r4
   32b88:	bl	156a0 <gcry_free@plt>
   32b8c:	mov	r0, r6
   32b90:	bl	156a0 <gcry_free@plt>
   32b94:	mov	r0, r5
   32b98:	bl	1b0b0 <ftello64@plt+0x4b70>
   32b9c:	ldr	r2, [sp, #92]	; 0x5c
   32ba0:	ldr	r3, [r8]
   32ba4:	cmp	r2, r3
   32ba8:	bne	3315c <ftello64@plt+0x1cc1c>
   32bac:	add	sp, sp, #100	; 0x64
   32bb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32bb4:	add	r1, sp, #56	; 0x38
   32bb8:	ldr	r0, [sp, #52]	; 0x34
   32bbc:	bl	162a0 <ksba_cert_get_image@plt>
   32bc0:	subs	r3, r0, #0
   32bc4:	str	r3, [sp, #12]
   32bc8:	beq	330fc <ftello64@plt+0x1cbbc>
   32bcc:	ldr	r1, [r7, #56]	; 0x38
   32bd0:	cmp	r1, #0
   32bd4:	bne	3306c <ftello64@plt+0x1cb2c>
   32bd8:	cmp	r9, #0
   32bdc:	bne	3301c <ftello64@plt+0x1cadc>
   32be0:	ldr	r2, [pc, #1620]	; 3323c <ftello64@plt+0x1ccfc>
   32be4:	str	r2, [r7, #60]	; 0x3c
   32be8:	ldr	r3, [r7, #52]	; 0x34
   32bec:	adds	r1, r1, #0
   32bf0:	movne	r1, #1
   32bf4:	add	r0, sp, #48	; 0x30
   32bf8:	cmp	r3, #0
   32bfc:	orrne	r1, r1, #2
   32c00:	mov	r3, sl
   32c04:	str	r0, [sp]
   32c08:	add	r0, sp, #44	; 0x2c
   32c0c:	bl	5c154 <ftello64@plt+0x45c14>
   32c10:	subs	sl, r0, #0
   32c14:	bne	33058 <ftello64@plt+0x1cb18>
   32c18:	ldr	r0, [sp, #52]	; 0x34
   32c1c:	bl	24d7c <ftello64@plt+0xe83c>
   32c20:	ldr	ip, [sp, #56]	; 0x38
   32c24:	add	r3, sp, #64	; 0x40
   32c28:	add	r2, sp, #60	; 0x3c
   32c2c:	mov	r1, #1
   32c30:	str	sl, [sp, #60]	; 0x3c
   32c34:	str	sl, [sp, #68]	; 0x44
   32c38:	str	sl, [sp, #76]	; 0x4c
   32c3c:	str	sl, [sp, #80]	; 0x50
   32c40:	str	sl, [sp, #84]	; 0x54
   32c44:	str	ip, [sp, #20]
   32c48:	str	r0, [sp, #8]
   32c4c:	mov	r0, r7
   32c50:	bl	20838 <ftello64@plt+0xa2f8>
   32c54:	subs	fp, r0, #0
   32c58:	bne	330bc <ftello64@plt+0x1cb7c>
   32c5c:	add	r3, sp, #72	; 0x48
   32c60:	str	r3, [sp]
   32c64:	ldr	r2, [sp, #8]
   32c68:	add	r3, sp, #68	; 0x44
   32c6c:	mov	r1, r4
   32c70:	mov	r0, r7
   32c74:	bl	20a00 <ftello64@plt+0xa4c0>
   32c78:	subs	fp, r0, #0
   32c7c:	bne	33038 <ftello64@plt+0x1caf8>
   32c80:	mov	r2, #7
   32c84:	mov	r3, fp
   32c88:	mov	r1, r2
   32c8c:	add	r0, sp, #76	; 0x4c
   32c90:	bl	15b08 <gcry_cipher_open@plt>
   32c94:	subs	fp, r0, #0
   32c98:	bne	33038 <ftello64@plt+0x1caf8>
   32c9c:	ldr	r2, [sp, #64]	; 0x40
   32ca0:	ldr	r1, [sp, #60]	; 0x3c
   32ca4:	ldr	r0, [sp, #76]	; 0x4c
   32ca8:	bl	15580 <gcry_cipher_setkey@plt>
   32cac:	subs	fp, r0, #0
   32cb0:	bne	33038 <ftello64@plt+0x1caf8>
   32cb4:	ldr	r0, [sp, #60]	; 0x3c
   32cb8:	bl	156a0 <gcry_free@plt>
   32cbc:	ldr	r3, [sp, #72]	; 0x48
   32cc0:	str	fp, [sp, #60]	; 0x3c
   32cc4:	cmp	r3, #23
   32cc8:	bls	33134 <ftello64@plt+0x1cbf4>
   32ccc:	sub	sl, r3, #8
   32cd0:	mov	r0, sl
   32cd4:	bl	15a78 <gcry_malloc_secure@plt>
   32cd8:	subs	r3, r0, #0
   32cdc:	str	r3, [sp, #16]
   32ce0:	beq	33144 <ftello64@plt+0x1cc04>
   32ce4:	ldr	r2, [sp, #72]	; 0x48
   32ce8:	ldr	r3, [sp, #68]	; 0x44
   32cec:	str	r2, [sp]
   32cf0:	ldr	r1, [sp, #16]
   32cf4:	mov	r2, sl
   32cf8:	ldr	r0, [sp, #76]	; 0x4c
   32cfc:	bl	160cc <gcry_cipher_decrypt@plt>
   32d00:	subs	fp, r0, #0
   32d04:	bne	3303c <ftello64@plt+0x1cafc>
   32d08:	ldr	r0, [sp, #68]	; 0x44
   32d0c:	bl	156a0 <gcry_free@plt>
   32d10:	ldr	r0, [sp, #76]	; 0x4c
   32d14:	str	fp, [sp, #68]	; 0x44
   32d18:	bl	16360 <gcry_cipher_close@plt>
   32d1c:	ldr	r1, [pc, #1308]	; 33240 <ftello64@plt+0x1cd00>
   32d20:	mov	r3, fp
   32d24:	str	r1, [sp]
   32d28:	mov	r2, sl
   32d2c:	ldr	r1, [sp, #16]
   32d30:	add	r0, sp, #80	; 0x50
   32d34:	str	fp, [sp, #76]	; 0x4c
   32d38:	bl	16510 <gcry_sexp_create@plt>
   32d3c:	subs	fp, r0, #0
   32d40:	bne	3303c <ftello64@plt+0x1cafc>
   32d44:	mov	r2, fp
   32d48:	ldr	r1, [pc, #1268]	; 33244 <ftello64@plt+0x1cd04>
   32d4c:	ldr	r0, [sp, #80]	; 0x50
   32d50:	bl	159c4 <gcry_sexp_find_token@plt>
   32d54:	subs	sl, r0, #0
   32d58:	beq	331fc <ftello64@plt+0x1ccbc>
   32d5c:	mov	r0, sl
   32d60:	bl	1546c <gcry_sexp_cadr@plt>
   32d64:	str	r0, [sp, #24]
   32d68:	mov	r0, sl
   32d6c:	bl	155c8 <gcry_sexp_release@plt>
   32d70:	ldr	r0, [sp, #24]
   32d74:	add	r2, sp, #88	; 0x58
   32d78:	mov	r1, #0
   32d7c:	bl	157fc <gcry_sexp_nth_data@plt>
   32d80:	cmp	r0, #0
   32d84:	beq	331f4 <ftello64@plt+0x1ccb4>
   32d88:	ldr	r2, [sp, #88]	; 0x58
   32d8c:	cmp	r2, #3
   32d90:	bne	331f4 <ftello64@plt+0x1ccb4>
   32d94:	ldr	r1, [pc, #1196]	; 33248 <ftello64@plt+0x1cd08>
   32d98:	bl	156b8 <memcmp@plt>
   32d9c:	cmp	r0, #0
   32da0:	bne	331f4 <ftello64@plt+0x1ccb4>
   32da4:	mov	r1, #4
   32da8:	mov	r0, #9
   32dac:	bl	15eec <gcry_calloc@plt>
   32db0:	subs	r3, r0, #0
   32db4:	str	r3, [sp, #16]
   32db8:	beq	331f4 <ftello64@plt+0x1ccb4>
   32dbc:	ldr	r3, [pc, #1160]	; 3324c <ftello64@plt+0x1cd0c>
   32dc0:	ldr	r2, [sp, #16]
   32dc4:	str	r3, [sp, #28]
   32dc8:	str	r4, [sp, #32]
   32dcc:	mov	sl, r2
   32dd0:	mov	r3, #110	; 0x6e
   32dd4:	mov	r4, r2
   32dd8:	cmp	r3, #45	; 0x2d
   32ddc:	beq	32e20 <ftello64@plt+0x1c8e0>
   32de0:	mov	r2, #1
   32de4:	ldrd	r0, [sp, #24]
   32de8:	bl	159c4 <gcry_sexp_find_token@plt>
   32dec:	subs	r3, r0, #0
   32df0:	str	r3, [sp, #36]	; 0x24
   32df4:	beq	32e14 <ftello64@plt+0x1c8d4>
   32df8:	mov	r2, #5
   32dfc:	mov	r1, #1
   32e00:	bl	15b20 <gcry_sexp_nth_mpi@plt>
   32e04:	ldr	r3, [sp, #36]	; 0x24
   32e08:	str	r0, [r4]
   32e0c:	mov	r0, r3
   32e10:	bl	155c8 <gcry_sexp_release@plt>
   32e14:	ldr	r3, [r4]
   32e18:	cmp	r3, #0
   32e1c:	beq	331cc <ftello64@plt+0x1cc8c>
   32e20:	ldr	r2, [sp, #28]
   32e24:	add	r4, r4, #4
   32e28:	ldrb	r3, [r2, #1]!
   32e2c:	cmp	r3, #0
   32e30:	str	r2, [sp, #28]
   32e34:	bne	32dd8 <ftello64@plt+0x1c898>
   32e38:	ldr	r0, [sp, #24]
   32e3c:	str	r3, [sp, #28]
   32e40:	ldr	r4, [sp, #32]
   32e44:	bl	155c8 <gcry_sexp_release@plt>
   32e48:	ldr	r3, [sp, #28]
   32e4c:	mov	r0, r3
   32e50:	str	r3, [sp, #24]
   32e54:	bl	1621c <gcry_mpi_snew@plt>
   32e58:	ldr	r3, [sp, #16]
   32e5c:	mov	r2, #1
   32e60:	ldr	r1, [r3, #12]
   32e64:	str	r0, [r3, #20]
   32e68:	bl	154f0 <gcry_mpi_sub_ui@plt>
   32e6c:	ldr	r3, [sp, #16]
   32e70:	ldr	r2, [r3, #20]
   32e74:	ldr	r1, [r3, #8]
   32e78:	mov	r0, r2
   32e7c:	bl	1567c <gcry_mpi_mod@plt>
   32e80:	ldr	r3, [sp, #24]
   32e84:	mov	r0, r3
   32e88:	bl	1621c <gcry_mpi_snew@plt>
   32e8c:	ldr	r3, [sp, #16]
   32e90:	mov	r2, #1
   32e94:	ldr	r1, [r3, #16]
   32e98:	str	r0, [r3, #24]
   32e9c:	bl	154f0 <gcry_mpi_sub_ui@plt>
   32ea0:	ldr	r3, [sp, #16]
   32ea4:	ldr	r2, [r3, #24]
   32ea8:	ldr	r1, [r3, #8]
   32eac:	mov	r0, r2
   32eb0:	bl	1567c <gcry_mpi_mod@plt>
   32eb4:	ldr	r0, [sp, #80]	; 0x50
   32eb8:	bl	155c8 <gcry_sexp_release@plt>
   32ebc:	ldr	r3, [sp, #24]
   32ec0:	cmp	r9, #0
   32ec4:	str	r3, [sp, #80]	; 0x50
   32ec8:	beq	33160 <ftello64@plt+0x1cc20>
   32ecc:	mov	r1, r9
   32ed0:	add	r2, sp, #88	; 0x58
   32ed4:	ldr	r0, [sp, #16]
   32ed8:	bl	3bca8 <ftello64@plt+0x25768>
   32edc:	ldr	r3, [pc, #876]	; 33250 <ftello64@plt+0x1cd10>
   32ee0:	subs	r9, r0, #0
   32ee4:	moveq	fp, r3
   32ee8:	mov	r0, #0
   32eec:	bl	156a0 <gcry_free@plt>
   32ef0:	ldr	r0, [sp, #80]	; 0x50
   32ef4:	bl	155c8 <gcry_sexp_release@plt>
   32ef8:	ldr	r3, [sp, #16]
   32efc:	ldr	r0, [r3]
   32f00:	cmp	r0, #0
   32f04:	beq	32f18 <ftello64@plt+0x1c9d8>
   32f08:	bl	15f40 <gcry_mpi_release@plt>
   32f0c:	ldr	r0, [sl, #4]!
   32f10:	cmp	r0, #0
   32f14:	bne	32f08 <ftello64@plt+0x1c9c8>
   32f18:	ldr	r0, [sp, #16]
   32f1c:	bl	156a0 <gcry_free@plt>
   32f20:	uxth	sl, fp
   32f24:	ldr	r0, [sp, #76]	; 0x4c
   32f28:	bl	16360 <gcry_cipher_close@plt>
   32f2c:	ldr	r0, [sp, #68]	; 0x44
   32f30:	bl	156a0 <gcry_free@plt>
   32f34:	ldr	r0, [sp, #60]	; 0x3c
   32f38:	bl	156a0 <gcry_free@plt>
   32f3c:	cmp	sl, #11
   32f40:	beq	330d8 <ftello64@plt+0x1cb98>
   32f44:	cmp	fp, #0
   32f48:	bne	330e8 <ftello64@plt+0x1cba8>
   32f4c:	ldr	sl, [sp, #88]	; 0x58
   32f50:	ldr	r0, [sp, #8]
   32f54:	bl	156a0 <gcry_free@plt>
   32f58:	mov	r2, sl
   32f5c:	mov	r1, r9
   32f60:	ldr	r0, [sp, #48]	; 0x30
   32f64:	bl	15f88 <ksba_writer_write@plt>
   32f68:	mov	sl, r0
   32f6c:	mov	r0, r9
   32f70:	bl	156a0 <gcry_free@plt>
   32f74:	cmp	sl, #0
   32f78:	bne	33108 <ftello64@plt+0x1cbc8>
   32f7c:	ldr	r3, [r7, #56]	; 0x38
   32f80:	cmp	r3, #0
   32f84:	beq	32fa4 <ftello64@plt+0x1ca64>
   32f88:	ldr	r0, [sp, #44]	; 0x2c
   32f8c:	bl	5c2dc <ftello64@plt+0x45d9c>
   32f90:	cmp	r0, #0
   32f94:	bne	33120 <ftello64@plt+0x1cbe0>
   32f98:	ldr	r0, [sp, #44]	; 0x2c
   32f9c:	bl	5c450 <ftello64@plt+0x45f10>
   32fa0:	str	fp, [sp, #44]	; 0x2c
   32fa4:	ldr	r0, [sp, #52]	; 0x34
   32fa8:	bl	15358 <ksba_cert_release@plt>
   32fac:	mov	r3, #0
   32fb0:	str	r3, [sp, #52]	; 0x34
   32fb4:	b	32b74 <ftello64@plt+0x1c634>
   32fb8:	ldr	r0, [pc, #660]	; 33254 <ftello64@plt+0x1cd14>
   32fbc:	bl	487a0 <ftello64@plt+0x32260>
   32fc0:	mov	r4, r5
   32fc4:	mov	r6, r5
   32fc8:	b	32b74 <ftello64@plt+0x1c634>
   32fcc:	bl	15d48 <gpg_err_code_from_syserror@plt>
   32fd0:	mov	r4, #0
   32fd4:	cmp	r0, #0
   32fd8:	uxthne	r0, r0
   32fdc:	orrne	r0, r0, #50331648	; 0x3000000
   32fe0:	bl	161e0 <gpg_strerror@plt>
   32fe4:	mov	r1, r0
   32fe8:	ldr	r0, [pc, #616]	; 33258 <ftello64@plt+0x1cd18>
   32fec:	bl	487a0 <ftello64@plt+0x32260>
   32ff0:	b	32b74 <ftello64@plt+0x1c634>
   32ff4:	bl	15358 <ksba_cert_release@plt>
   32ff8:	ldr	r3, [pc, #604]	; 3325c <ftello64@plt+0x1cd1c>
   32ffc:	mov	r0, r3
   33000:	bl	161e0 <gpg_strerror@plt>
   33004:	mov	r1, fp
   33008:	mov	r4, #0
   3300c:	mov	r2, r0
   33010:	ldr	r0, [pc, #544]	; 33238 <ftello64@plt+0x1ccf8>
   33014:	bl	487a0 <ftello64@plt+0x32260>
   33018:	b	32b74 <ftello64@plt+0x1c634>
   3301c:	cmp	r9, #1
   33020:	ldrne	r3, [pc, #568]	; 33260 <ftello64@plt+0x1cd20>
   33024:	ldreq	r2, [pc, #568]	; 33264 <ftello64@plt+0x1cd24>
   33028:	movne	r2, r3
   3302c:	streq	r2, [r7, #60]	; 0x3c
   33030:	strne	r3, [r7, #60]	; 0x3c
   33034:	b	32be8 <ftello64@plt+0x1c6a8>
   33038:	str	sl, [sp, #16]
   3303c:	uxth	sl, fp
   33040:	ldr	r0, [sp, #16]
   33044:	bl	156a0 <gcry_free@plt>
   33048:	ldr	r0, [sp, #80]	; 0x50
   3304c:	bl	155c8 <gcry_sexp_release@plt>
   33050:	mov	r9, #0
   33054:	b	32f24 <ftello64@plt+0x1c9e4>
   33058:	bl	161e0 <gpg_strerror@plt>
   3305c:	mov	r1, r0
   33060:	ldr	r0, [pc, #512]	; 33268 <ftello64@plt+0x1cd28>
   33064:	bl	487a0 <ftello64@plt+0x32260>
   33068:	b	32b74 <ftello64@plt+0x1c634>
   3306c:	mov	r1, sl
   33070:	ldr	r0, [sp, #52]	; 0x34
   33074:	bl	32320 <ftello64@plt+0x1bde0>
   33078:	mov	r1, sl
   3307c:	mov	r0, #10
   33080:	bl	159f4 <gpgrt_fputc@plt>
   33084:	ldr	r3, [pc, #480]	; 3326c <ftello64@plt+0x1cd2c>
   33088:	ldr	r1, [r7, #56]	; 0x38
   3308c:	ldr	r2, [r3, #104]	; 0x68
   33090:	cmp	r2, #0
   33094:	beq	32bd8 <ftello64@plt+0x1c698>
   33098:	cmp	r1, #0
   3309c:	beq	32bd8 <ftello64@plt+0x1c698>
   330a0:	cmp	r9, #0
   330a4:	bne	3301c <ftello64@plt+0x1cadc>
   330a8:	ldr	r1, [pc, #448]	; 33270 <ftello64@plt+0x1cd30>
   330ac:	mov	r0, sl
   330b0:	bl	16318 <gpgrt_fprintf@plt>
   330b4:	ldr	r1, [r7, #56]	; 0x38
   330b8:	b	32be0 <ftello64@plt+0x1c6a0>
   330bc:	bl	161e0 <gpg_strerror@plt>
   330c0:	str	sl, [sp, #16]
   330c4:	uxth	sl, fp
   330c8:	mov	r1, r0
   330cc:	ldr	r0, [pc, #416]	; 33274 <ftello64@plt+0x1cd34>
   330d0:	bl	487a0 <ftello64@plt+0x32260>
   330d4:	b	33040 <ftello64@plt+0x1cb00>
   330d8:	mov	r0, r7
   330dc:	ldr	r2, [pc, #404]	; 33278 <ftello64@plt+0x1cd38>
   330e0:	mov	r1, #17
   330e4:	bl	1e3f8 <ftello64@plt+0x7eb8>
   330e8:	mov	r0, r9
   330ec:	bl	156a0 <gcry_free@plt>
   330f0:	ldr	r0, [sp, #8]
   330f4:	bl	156a0 <gcry_free@plt>
   330f8:	b	32b74 <ftello64@plt+0x1c634>
   330fc:	ldr	r0, [pc, #376]	; 3327c <ftello64@plt+0x1cd3c>
   33100:	bl	487a0 <ftello64@plt+0x32260>
   33104:	b	32b74 <ftello64@plt+0x1c634>
   33108:	mov	r0, sl
   3310c:	bl	161e0 <gpg_strerror@plt>
   33110:	mov	r1, r0
   33114:	ldr	r0, [pc, #356]	; 33280 <ftello64@plt+0x1cd40>
   33118:	bl	487a0 <ftello64@plt+0x32260>
   3311c:	b	32b74 <ftello64@plt+0x1c634>
   33120:	bl	161e0 <gpg_strerror@plt>
   33124:	mov	r1, r0
   33128:	ldr	r0, [pc, #336]	; 33280 <ftello64@plt+0x1cd40>
   3312c:	bl	487a0 <ftello64@plt+0x32260>
   33130:	b	32b74 <ftello64@plt+0x1c634>
   33134:	str	fp, [sp, #16]
   33138:	mov	sl, #139	; 0x8b
   3313c:	ldr	fp, [pc, #320]	; 33284 <ftello64@plt+0x1cd44>
   33140:	b	33040 <ftello64@plt+0x1cb00>
   33144:	bl	15d48 <gpg_err_code_from_syserror@plt>
   33148:	subs	fp, r0, #0
   3314c:	uxthne	sl, fp
   33150:	orrne	fp, sl, #50331648	; 0x3000000
   33154:	moveq	sl, fp
   33158:	b	33040 <ftello64@plt+0x1cb00>
   3315c:	bl	15748 <__stack_chk_fail@plt>
   33160:	ldr	r0, [pc, #288]	; 33288 <ftello64@plt+0x1cd48>
   33164:	bl	42230 <ftello64@plt+0x2bcf0>
   33168:	add	r3, sp, #84	; 0x54
   3316c:	mov	r2, #1
   33170:	mov	r1, r0
   33174:	mov	r0, r7
   33178:	bl	206bc <ftello64@plt+0xa17c>
   3317c:	subs	fp, r0, #0
   33180:	bne	32ee8 <ftello64@plt+0x1c9a8>
   33184:	ldr	r3, [pc, #224]	; 3326c <ftello64@plt+0x1cd2c>
   33188:	add	r2, sp, #88	; 0x58
   3318c:	str	r2, [sp, #4]
   33190:	ldr	r3, [r3, #104]	; 0x68
   33194:	ldr	r2, [sp, #20]
   33198:	ldr	r1, [sp, #12]
   3319c:	str	r3, [sp]
   331a0:	ldr	r0, [sp, #16]
   331a4:	ldr	r3, [sp, #84]	; 0x54
   331a8:	bl	3a954 <ftello64@plt+0x24414>
   331ac:	mov	r9, r0
   331b0:	ldr	r0, [sp, #84]	; 0x54
   331b4:	bl	156a0 <gcry_free@plt>
   331b8:	ldr	r3, [pc, #144]	; 33250 <ftello64@plt+0x1cd10>
   331bc:	cmp	r9, #0
   331c0:	str	fp, [sp, #84]	; 0x54
   331c4:	moveq	fp, r3
   331c8:	b	32ee8 <ftello64@plt+0x1c9a8>
   331cc:	ldr	r3, [sp, #16]
   331d0:	ldr	r4, [sp, #32]
   331d4:	sub	r9, r3, #4
   331d8:	b	331e0 <ftello64@plt+0x1cca0>
   331dc:	bl	15f40 <gcry_mpi_release@plt>
   331e0:	ldr	r0, [r9, #4]!
   331e4:	cmp	r0, #0
   331e8:	bne	331dc <ftello64@plt+0x1cc9c>
   331ec:	ldr	r0, [sp, #16]
   331f0:	bl	156a0 <gcry_free@plt>
   331f4:	ldr	r0, [sp, #24]
   331f8:	bl	155c8 <gcry_sexp_release@plt>
   331fc:	ldr	r0, [sp, #80]	; 0x50
   33200:	bl	155c8 <gcry_sexp_release@plt>
   33204:	mov	sl, #7
   33208:	mov	r3, #0
   3320c:	ldr	r0, [pc, #120]	; 3328c <ftello64@plt+0x1cd4c>
   33210:	str	r3, [sp, #80]	; 0x50
   33214:	str	r3, [sp, #16]
   33218:	mov	fp, sl
   3321c:	bl	487a0 <ftello64@plt+0x32260>
   33220:	b	33040 <ftello64@plt+0x1cb00>
   33224:	andeq	pc, r7, r8, lsl #15
   33228:	andeq	r6, r6, r8, lsl #14
   3322c:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   33230:	movweq	r0, #17
   33234:	strdeq	r8, [r6], -r4
   33238:	andeq	r1, r6, r8, lsr #16
   3323c:	andeq	r8, r6, r4, lsr #23
   33240:	andeq	r5, r1, r0, lsr #13
   33244:	andeq	r8, r6, r0, lsr ip
   33248:	muleq	r6, r8, r4
   3324c:			; <UNDEFINED> instruction: 0x00068bbc
   33250:	movweq	r0, #1
   33254:	andeq	r1, r6, r4, lsl r8
   33258:	andeq	r8, r6, r8, asr #23
   3325c:	movweq	r0, #107	; 0x6b
   33260:	andeq	r8, r6, ip, lsr #23
   33264:			; <UNDEFINED> instruction: 0x00068bb0
   33268:	andeq	r7, r6, r4, ror #10
   3326c:	andeq	r0, r8, r0, lsr #30
   33270:	andeq	r8, r6, r0, lsl ip
   33274:	andeq	r8, r6, r4, lsr #15
   33278:	andeq	r8, r6, ip, ror ip
   3327c:	andeq	r8, r6, ip, ror fp
   33280:	andeq	r7, r6, r0, ror #12
   33284:	movweq	r0, #139	; 0x8b
   33288:	andeq	r8, r6, ip, lsr ip
   3328c:	muleq	r6, r0, ip
   33290:	ldr	r3, [pc, #928]	; 33638 <ftello64@plt+0x1d0f8>
   33294:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33298:	sub	sp, sp, #108	; 0x6c
   3329c:	ldr	r3, [r3]
   332a0:	subs	r7, r1, #0
   332a4:	str	r3, [sp, #100]	; 0x64
   332a8:	beq	33624 <ftello64@plt+0x1d0e4>
   332ac:	ldr	fp, [pc, #904]	; 3363c <ftello64@plt+0x1d0fc>
   332b0:	mov	sl, r0
   332b4:	add	r9, r7, #8
   332b8:	mov	r2, #0
   332bc:	mov	r0, r9
   332c0:	add	r1, sp, #12
   332c4:	str	r2, [sp, #4]
   332c8:	bl	5a338 <ftello64@plt+0x43df8>
   332cc:	cmp	r0, #0
   332d0:	mov	r6, r0
   332d4:	bne	333c0 <ftello64@plt+0x1ce80>
   332d8:	bl	1afc0 <ftello64@plt+0x4a80>
   332dc:	subs	r5, r0, #0
   332e0:	beq	335d4 <ftello64@plt+0x1d094>
   332e4:	ldr	r3, [sp, #12]
   332e8:	sub	r2, r3, #9
   332ec:	cmp	r3, #16
   332f0:	cmpne	r2, #2
   332f4:	bls	3340c <ftello64@plt+0x1cecc>
   332f8:	mov	r3, #1
   332fc:	add	r2, sp, #12
   33300:	mov	r1, r5
   33304:	mov	r0, sl
   33308:	bl	1b7a8 <ftello64@plt+0x5268>
   3330c:	subs	r4, r0, #0
   33310:	beq	334fc <ftello64@plt+0x1cfbc>
   33314:	cmn	r4, #1
   33318:	movne	r8, r4
   3331c:	ldreq	r8, [pc, #796]	; 33640 <ftello64@plt+0x1d100>
   33320:	mov	r6, r8
   33324:	mov	r2, #5
   33328:	ldr	r1, [pc, #788]	; 33644 <ftello64@plt+0x1d104>
   3332c:	mov	r0, #0
   33330:	bl	15718 <dcgettext@plt>
   33334:	mov	r4, r0
   33338:	mov	r0, r8
   3333c:	bl	161e0 <gpg_strerror@plt>
   33340:	mov	r1, r9
   33344:	mov	r2, r0
   33348:	mov	r0, r4
   3334c:	bl	487a0 <ftello64@plt+0x32260>
   33350:	mov	r0, sl
   33354:	mov	r3, #0
   33358:	ldr	r2, [pc, #744]	; 33648 <ftello64@plt+0x1d108>
   3335c:	mov	r1, #45	; 0x2d
   33360:	bl	1e0d4 <ftello64@plt+0x7b94>
   33364:	mov	r0, r5
   33368:	bl	1b0b0 <ftello64@plt+0x4b70>
   3336c:	ldr	r0, [sp, #4]
   33370:	bl	15358 <ksba_cert_release@plt>
   33374:	mov	r2, #5
   33378:	ldr	r1, [pc, #716]	; 3364c <ftello64@plt+0x1d10c>
   3337c:	mov	r0, #0
   33380:	bl	15718 <dcgettext@plt>
   33384:	mov	r4, r0
   33388:	mov	r0, r8
   3338c:	bl	161e0 <gpg_strerror@plt>
   33390:	mov	r1, r9
   33394:	mov	r2, r0
   33398:	mov	r0, r4
   3339c:	bl	487a0 <ftello64@plt+0x32260>
   333a0:	ldr	r3, [pc, #656]	; 33638 <ftello64@plt+0x1d0f8>
   333a4:	ldr	r2, [sp, #100]	; 0x64
   333a8:	mov	r0, r6
   333ac:	ldr	r3, [r3]
   333b0:	cmp	r2, r3
   333b4:	bne	33634 <ftello64@plt+0x1d0f4>
   333b8:	add	sp, sp, #108	; 0x6c
   333bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   333c0:	mov	r2, #5
   333c4:	ldr	r1, [pc, #632]	; 33644 <ftello64@plt+0x1d104>
   333c8:	mov	r8, r0
   333cc:	mov	r0, #0
   333d0:	bl	15718 <dcgettext@plt>
   333d4:	mov	r5, #0
   333d8:	mov	r4, r0
   333dc:	mov	r0, r6
   333e0:	bl	161e0 <gpg_strerror@plt>
   333e4:	mov	r1, r9
   333e8:	mov	r2, r0
   333ec:	mov	r0, r4
   333f0:	bl	487a0 <ftello64@plt+0x32260>
   333f4:	mov	r0, sl
   333f8:	mov	r3, #0
   333fc:	ldr	r2, [pc, #588]	; 33650 <ftello64@plt+0x1d110>
   33400:	mov	r1, #45	; 0x2d
   33404:	bl	1e0d4 <ftello64@plt+0x7b94>
   33408:	b	33364 <ftello64@plt+0x1ce24>
   3340c:	mov	r1, #1
   33410:	bl	1b1e8 <ftello64@plt+0x4ca8>
   33414:	mov	r3, #1
   33418:	add	r2, sp, #12
   3341c:	mov	r1, r5
   33420:	mov	r0, sl
   33424:	bl	1b7a8 <ftello64@plt+0x5268>
   33428:	subs	r4, r0, #0
   3342c:	bne	33314 <ftello64@plt+0x1cdd4>
   33430:	add	r1, sp, #4
   33434:	mov	r0, r5
   33438:	bl	1b338 <ftello64@plt+0x4df8>
   3343c:	subs	r4, r0, #0
   33440:	bne	33314 <ftello64@plt+0x1cdd4>
   33444:	mov	r0, r5
   33448:	bl	1b26c <ftello64@plt+0x4d2c>
   3344c:	cmp	r0, #0
   33450:	beq	33478 <ftello64@plt+0x1cf38>
   33454:	b	335f0 <ftello64@plt+0x1d0b0>
   33458:	cmp	r4, #0
   3345c:	mov	r2, #5
   33460:	beq	334cc <ftello64@plt+0x1cf8c>
   33464:	ldr	r1, [pc, #488]	; 33654 <ftello64@plt+0x1d114>
   33468:	bl	15718 <dcgettext@plt>
   3346c:	mov	r1, r9
   33470:	bl	4873c <ftello64@plt+0x321fc>
   33474:	sub	r4, r4, #1
   33478:	mov	r0, r5
   3347c:	bl	1b780 <ftello64@plt+0x5240>
   33480:	mov	r3, #1
   33484:	add	r2, sp, #12
   33488:	mov	r1, r5
   3348c:	mov	r0, sl
   33490:	bl	1b7a8 <ftello64@plt+0x5268>
   33494:	subs	r8, r0, #0
   33498:	bne	335b0 <ftello64@plt+0x1d070>
   3349c:	clz	r1, r4
   334a0:	mov	r0, r5
   334a4:	lsr	r1, r1, #5
   334a8:	bl	1b5e4 <ftello64@plt+0x50a4>
   334ac:	subs	r3, r0, #0
   334b0:	bne	335c8 <ftello64@plt+0x1d088>
   334b4:	ldr	r3, [fp, #4]
   334b8:	cmp	r3, #0
   334bc:	bne	33458 <ftello64@plt+0x1cf18>
   334c0:	cmp	r4, #0
   334c4:	bne	33474 <ftello64@plt+0x1cf34>
   334c8:	b	334dc <ftello64@plt+0x1cf9c>
   334cc:	ldr	r1, [pc, #388]	; 33658 <ftello64@plt+0x1d118>
   334d0:	bl	15718 <dcgettext@plt>
   334d4:	mov	r1, r9
   334d8:	bl	4873c <ftello64@plt+0x321fc>
   334dc:	mov	r0, r5
   334e0:	bl	1b0b0 <ftello64@plt+0x4b70>
   334e4:	ldr	r0, [sp, #4]
   334e8:	bl	15358 <ksba_cert_release@plt>
   334ec:	ldr	r7, [r7]
   334f0:	cmp	r7, #0
   334f4:	bne	332b4 <ftello64@plt+0x1cd74>
   334f8:	b	333a0 <ftello64@plt+0x1ce60>
   334fc:	add	r1, sp, #4
   33500:	mov	r0, r5
   33504:	bl	1b338 <ftello64@plt+0x4df8>
   33508:	subs	r4, r0, #0
   3350c:	bne	33314 <ftello64@plt+0x1cdd4>
   33510:	add	r2, sp, #60	; 0x3c
   33514:	mov	r3, r4
   33518:	mov	r1, r4
   3351c:	ldr	r0, [sp, #4]
   33520:	bl	22440 <ftello64@plt+0xbf00>
   33524:	b	33574 <ftello64@plt+0x1d034>
   33528:	add	r1, sp, #8
   3352c:	mov	r0, r5
   33530:	str	r3, [sp, #8]
   33534:	bl	1b338 <ftello64@plt+0x4df8>
   33538:	subs	r3, r0, #0
   3353c:	bne	335a4 <ftello64@plt+0x1d064>
   33540:	mov	r1, r3
   33544:	add	r2, sp, #80	; 0x50
   33548:	ldr	r0, [sp, #8]
   3354c:	bl	22440 <ftello64@plt+0xbf00>
   33550:	ldr	r0, [sp, #8]
   33554:	bl	15358 <ksba_cert_release@plt>
   33558:	mov	r2, #20
   3355c:	add	r1, sp, #80	; 0x50
   33560:	add	r0, sp, #60	; 0x3c
   33564:	bl	156b8 <memcmp@plt>
   33568:	cmp	r0, #0
   3356c:	bne	335a4 <ftello64@plt+0x1d064>
   33570:	add	r4, r4, #1
   33574:	mov	r3, #1
   33578:	add	r2, sp, #12
   3357c:	mov	r1, r5
   33580:	mov	r0, sl
   33584:	bl	1b7a8 <ftello64@plt+0x5268>
   33588:	cmn	r0, #1
   3358c:	mov	r3, r0
   33590:	beq	33444 <ftello64@plt+0x1cf04>
   33594:	cmp	r0, #0
   33598:	beq	33528 <ftello64@plt+0x1cfe8>
   3359c:	mov	r4, r0
   335a0:	b	33314 <ftello64@plt+0x1cdd4>
   335a4:	ldr	r8, [pc, #176]	; 3365c <ftello64@plt+0x1d11c>
   335a8:	mov	r6, r8
   335ac:	b	33324 <ftello64@plt+0x1cde4>
   335b0:	bl	161e0 <gpg_strerror@plt>
   335b4:	mov	r6, r8
   335b8:	mov	r1, r0
   335bc:	ldr	r0, [pc, #156]	; 33660 <ftello64@plt+0x1d120>
   335c0:	bl	487a0 <ftello64@plt+0x32260>
   335c4:	b	33364 <ftello64@plt+0x1ce24>
   335c8:	mov	r6, r3
   335cc:	mov	r8, r3
   335d0:	b	33364 <ftello64@plt+0x1ce24>
   335d4:	ldr	r0, [pc, #136]	; 33664 <ftello64@plt+0x1d124>
   335d8:	bl	487a0 <ftello64@plt+0x32260>
   335dc:	mov	r0, r6
   335e0:	bl	1b0b0 <ftello64@plt+0x4b70>
   335e4:	ldr	r0, [sp, #4]
   335e8:	bl	15358 <ksba_cert_release@plt>
   335ec:	b	334ec <ftello64@plt+0x1cfac>
   335f0:	mov	r8, r0
   335f4:	mov	r2, #5
   335f8:	ldr	r1, [pc, #104]	; 33668 <ftello64@plt+0x1d128>
   335fc:	mov	r0, #0
   33600:	bl	15718 <dcgettext@plt>
   33604:	mov	r6, r8
   33608:	mov	r4, r0
   3360c:	mov	r0, r8
   33610:	bl	161e0 <gpg_strerror@plt>
   33614:	mov	r1, r0
   33618:	mov	r0, r4
   3361c:	bl	487a0 <ftello64@plt+0x32260>
   33620:	b	33364 <ftello64@plt+0x1ce24>
   33624:	ldr	r0, [pc, #64]	; 3366c <ftello64@plt+0x1d12c>
   33628:	bl	487a0 <ftello64@plt+0x32260>
   3362c:	ldr	r6, [pc, #60]	; 33670 <ftello64@plt+0x1d130>
   33630:	b	333a0 <ftello64@plt+0x1ce60>
   33634:	bl	15748 <__stack_chk_fail@plt>
   33638:	andeq	pc, r7, r8, lsl #15
   3363c:	andeq	r0, r8, r0, lsr #30
   33640:	movweq	r0, #9
   33644:	andeq	r8, r6, r8, asr #25
   33648:	andeq	r6, r6, r8, asr #31
   3364c:	andeq	r8, r6, ip, lsr #26
   33650:	andeq	r4, r6, ip, lsl fp
   33654:	andeq	r8, r6, r8, ror #25
   33658:	andeq	r8, r6, r0, lsl sp
   3365c:	movweq	r0, #107	; 0x6b
   33660:	andeq	r1, r6, r8, lsl r7
   33664:	andeq	r1, r6, r4, lsl r8
   33668:	strdeq	r1, [r6], -ip
   3366c:			; <UNDEFINED> instruction: 0x00068cb4
   33670:	movweq	r0, #58	; 0x3a
   33674:	cmp	r0, #0
   33678:	bxeq	lr
   3367c:	ldr	r3, [r0, #8]
   33680:	cmp	r1, r3
   33684:	beq	336a0 <ftello64@plt+0x1d160>
   33688:	ldr	r0, [r0]
   3368c:	cmp	r0, #0
   33690:	bxeq	lr
   33694:	ldr	r3, [r0, #8]
   33698:	cmp	r1, r3
   3369c:	bne	33688 <ftello64@plt+0x1d148>
   336a0:	cmp	r3, #3
   336a4:	beq	336b8 <ftello64@plt+0x1d178>
   336a8:	add	r0, r0, #12
   336ac:	mov	r2, #10
   336b0:	mov	r1, #0
   336b4:	b	15ca0 <strtoul@plt>
   336b8:	ldr	r0, [r0, #12]
   336bc:	bx	lr
   336c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   336c4:	sub	sp, sp, #340	; 0x154
   336c8:	ldr	sl, [pc, #4040]	; 34698 <ftello64@plt+0x1e158>
   336cc:	str	r0, [sp, #28]
   336d0:	subs	r4, r1, #0
   336d4:	ldr	r0, [sl]
   336d8:	mov	r1, #0
   336dc:	str	r2, [sp, #36]	; 0x24
   336e0:	str	r3, [sp, #32]
   336e4:	str	r0, [sp, #332]	; 0x14c
   336e8:	str	r1, [sp, #48]	; 0x30
   336ec:	str	r1, [sp, #52]	; 0x34
   336f0:	beq	35404 <ftello64@plt+0x1eec4>
   336f4:	ldr	r5, [r4, #8]
   336f8:	cmp	r5, r1
   336fc:	movne	r3, r4
   33700:	beq	33bd4 <ftello64@plt+0x1d694>
   33704:	ldr	r3, [r3]
   33708:	cmp	r3, #0
   3370c:	beq	35404 <ftello64@plt+0x1eec4>
   33710:	ldr	r2, [r3, #8]
   33714:	cmp	r2, #0
   33718:	bne	33704 <ftello64@plt+0x1d1c4>
   3371c:	mov	r0, r4
   33720:	ldr	r0, [r0]
   33724:	cmp	r0, #0
   33728:	beq	339d8 <ftello64@plt+0x1d498>
   3372c:	ldr	r3, [r0, #8]
   33730:	cmp	r3, #0
   33734:	bne	33720 <ftello64@plt+0x1d1e0>
   33738:	ldrb	r3, [r0, #12]
   3373c:	add	r0, r0, #12
   33740:	sub	r3, r3, #48	; 0x30
   33744:	cmp	r3, #9
   33748:	bls	33dd4 <ftello64@plt+0x1d894>
   3374c:	bl	15ac0 <gcry_pk_map_name@plt>
   33750:	cmp	r0, #0
   33754:	bne	337d4 <ftello64@plt+0x1d294>
   33758:	cmp	r5, #0
   3375c:	movne	r6, r4
   33760:	beq	34020 <ftello64@plt+0x1dae0>
   33764:	ldr	r6, [r6]
   33768:	cmp	r6, #0
   3376c:	beq	339d8 <ftello64@plt+0x1d498>
   33770:	ldr	r3, [r6, #8]
   33774:	cmp	r3, #0
   33778:	bne	33764 <ftello64@plt+0x1d224>
   3377c:	ldrb	r3, [r6, #12]
   33780:	cmp	r3, #0
   33784:	beq	339d8 <ftello64@plt+0x1d498>
   33788:	mov	r2, #5
   3378c:	ldr	r1, [pc, #3848]	; 3469c <ftello64@plt+0x1e15c>
   33790:	add	r0, r6, #12
   33794:	bl	16438 <strncmp@plt>
   33798:	cmp	r0, #0
   3379c:	bne	339d8 <ftello64@plt+0x1d498>
   337a0:	ldrb	r3, [r6, #17]
   337a4:	cmp	r3, #0
   337a8:	bne	3447c <ftello64@plt+0x1df3c>
   337ac:	cmp	r5, #0
   337b0:	bne	339d8 <ftello64@plt+0x1d498>
   337b4:	mov	r2, #5
   337b8:	ldr	r1, [pc, #3808]	; 346a0 <ftello64@plt+0x1e160>
   337bc:	mov	r0, #0
   337c0:	bl	15718 <dcgettext@plt>
   337c4:	ldr	r1, [r4, #4]
   337c8:	bl	487a0 <ftello64@plt+0x32260>
   337cc:	ldr	r6, [pc, #3792]	; 346a4 <ftello64@plt+0x1e164>
   337d0:	b	339bc <ftello64@plt+0x1d47c>
   337d4:	subs	r3, r0, #1
   337d8:	movne	r3, #1
   337dc:	str	r3, [sp, #24]
   337e0:	mov	r3, #0
   337e4:	str	r3, [sp, #20]
   337e8:	ldr	r3, [sp, #24]
   337ec:	cmp	r3, #0
   337f0:	bne	337ac <ftello64@plt+0x1d26c>
   337f4:	cmp	r5, #1
   337f8:	movne	r3, r4
   337fc:	beq	33818 <ftello64@plt+0x1d2d8>
   33800:	ldr	r3, [r3]
   33804:	cmp	r3, #0
   33808:	beq	341ac <ftello64@plt+0x1dc6c>
   3380c:	ldr	r2, [r3, #8]
   33810:	cmp	r2, #1
   33814:	bne	33800 <ftello64@plt+0x1d2c0>
   33818:	mov	r1, #1
   3381c:	mov	r0, r4
   33820:	bl	33674 <ftello64@plt+0x1d134>
   33824:	sub	r3, r0, #1024	; 0x400
   33828:	cmp	r3, #3072	; 0xc00
   3382c:	str	r0, [sp, #44]	; 0x2c
   33830:	ldrls	r5, [r4, #8]
   33834:	bls	33848 <ftello64@plt+0x1d308>
   33838:	ldr	r3, [sp, #20]
   3383c:	ldr	r5, [r4, #8]
   33840:	cmp	r3, #0
   33844:	beq	341fc <ftello64@plt+0x1dcbc>
   33848:	cmp	r5, #3
   3384c:	mov	r6, r4
   33850:	beq	3386c <ftello64@plt+0x1d32c>
   33854:	ldr	r6, [r6]
   33858:	cmp	r6, #0
   3385c:	beq	338b0 <ftello64@plt+0x1d370>
   33860:	ldr	r3, [r6, #8]
   33864:	cmp	r3, #3
   33868:	bne	33854 <ftello64@plt+0x1d314>
   3386c:	add	r3, r6, #12
   33870:	str	r3, [sp, #96]	; 0x60
   33874:	mov	r7, #0
   33878:	ldr	r5, [pc, #3624]	; 346a8 <ftello64@plt+0x1e168>
   3387c:	ldr	r8, [pc, #3624]	; 346ac <ftello64@plt+0x1e16c>
   33880:	ldr	r9, [pc, #3624]	; 346b0 <ftello64@plt+0x1e170>
   33884:	b	33894 <ftello64@plt+0x1d354>
   33888:	ldrb	r3, [fp]
   3388c:	cmp	r3, #0
   33890:	bne	33ba4 <ftello64@plt+0x1d664>
   33894:	mov	r1, r5
   33898:	add	r0, sp, #96	; 0x60
   3389c:	bl	15b44 <strsep@plt>
   338a0:	subs	fp, r0, #0
   338a4:	bne	33888 <ftello64@plt+0x1d348>
   338a8:	ldr	r5, [r4, #8]
   338ac:	str	r7, [r6, #12]
   338b0:	cmp	r5, #4
   338b4:	movne	r5, r4
   338b8:	beq	33dc0 <ftello64@plt+0x1d880>
   338bc:	ldr	r5, [r5]
   338c0:	cmp	r5, #0
   338c4:	beq	33980 <ftello64@plt+0x1d440>
   338c8:	ldr	r3, [r5, #8]
   338cc:	cmp	r3, #4
   338d0:	bne	338bc <ftello64@plt+0x1d37c>
   338d4:	ldrb	r3, [r5, #12]
   338d8:	cmp	r3, #0
   338dc:	beq	33980 <ftello64@plt+0x1d440>
   338e0:	add	r5, r5, #12
   338e4:	mov	r0, r5
   338e8:	add	r3, sp, #60	; 0x3c
   338ec:	add	r2, sp, #56	; 0x38
   338f0:	mov	r1, #0
   338f4:	bl	16390 <ksba_dn_teststr@plt>
   338f8:	subs	r8, r0, #0
   338fc:	ldreq	r6, [pc, #3504]	; 346b4 <ftello64@plt+0x1e174>
   33900:	bne	33a20 <ftello64@plt+0x1d4e0>
   33904:	mov	r9, r8
   33908:	mov	r3, r4
   3390c:	b	3391c <ftello64@plt+0x1d3dc>
   33910:	ldr	r3, [r3]
   33914:	cmp	r3, #0
   33918:	beq	33944 <ftello64@plt+0x1d404>
   3391c:	ldr	r2, [r3, #8]
   33920:	cmp	r2, #5
   33924:	bne	33910 <ftello64@plt+0x1d3d0>
   33928:	cmp	r9, #0
   3392c:	sub	r2, r9, #1
   33930:	beq	33a5c <ftello64@plt+0x1d51c>
   33934:	ldr	r3, [r3]
   33938:	mov	r9, r2
   3393c:	cmp	r3, #0
   33940:	bne	3391c <ftello64@plt+0x1d3dc>
   33944:	ldr	r7, [r4, #8]
   33948:	cmp	r7, #8
   3394c:	movne	r5, r4
   33950:	beq	33bdc <ftello64@plt+0x1d69c>
   33954:	ldr	r5, [r5]
   33958:	cmp	r5, #0
   3395c:	beq	33c0c <ftello64@plt+0x1d6cc>
   33960:	ldr	r3, [r5, #8]
   33964:	cmp	r3, #8
   33968:	bne	33954 <ftello64@plt+0x1d414>
   3396c:	ldrb	r6, [r5, #12]
   33970:	cmp	r6, #0
   33974:	moveq	r5, r6
   33978:	bne	33bf0 <ftello64@plt+0x1d6b0>
   3397c:	b	33c0c <ftello64@plt+0x1d6cc>
   33980:	ldr	r4, [r4]
   33984:	cmp	r4, #0
   33988:	beq	35a2c <ftello64@plt+0x1f4ec>
   3398c:	ldr	r3, [r4, #8]
   33990:	cmp	r3, #4
   33994:	bne	33980 <ftello64@plt+0x1d440>
   33998:	ldr	r1, [pc, #3352]	; 346b8 <ftello64@plt+0x1e178>
   3399c:	mov	r2, #5
   339a0:	mov	r0, #0
   339a4:	bl	15718 <dcgettext@plt>
   339a8:	ldr	r1, [r4, #4]
   339ac:	bl	487a0 <ftello64@plt+0x32260>
   339b0:	ldr	r0, [sp, #20]
   339b4:	bl	156a0 <gcry_free@plt>
   339b8:	ldr	r6, [pc, #3300]	; 346a4 <ftello64@plt+0x1e164>
   339bc:	ldr	r2, [sp, #332]	; 0x14c
   339c0:	ldr	r3, [sl]
   339c4:	mov	r0, r6
   339c8:	cmp	r2, r3
   339cc:	bne	35400 <ftello64@plt+0x1eec0>
   339d0:	add	sp, sp, #340	; 0x154
   339d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   339d8:	ldr	r4, [r4]
   339dc:	cmp	r4, #0
   339e0:	beq	339fc <ftello64@plt+0x1d4bc>
   339e4:	ldr	r3, [r4, #8]
   339e8:	cmp	r3, #0
   339ec:	beq	337b4 <ftello64@plt+0x1d274>
   339f0:	ldr	r4, [r4]
   339f4:	cmp	r4, #0
   339f8:	bne	339e4 <ftello64@plt+0x1d4a4>
   339fc:	mov	r2, #5
   33a00:	ldr	r1, [pc, #3224]	; 346a0 <ftello64@plt+0x1e160>
   33a04:	mov	r0, r4
   33a08:	bl	15718 <dcgettext@plt>
   33a0c:	ldr	r3, [r4, #4]
   33a10:	udf	#0
   33a14:	ldr	r4, [r4]
   33a18:	cmp	r4, #0
   33a1c:	beq	33a2c <ftello64@plt+0x1d4ec>
   33a20:	ldr	r3, [r4, #8]
   33a24:	cmp	r3, #4
   33a28:	bne	33a14 <ftello64@plt+0x1d4d4>
   33a2c:	uxth	r8, r8
   33a30:	cmp	r8, #165	; 0xa5
   33a34:	mov	r2, #5
   33a38:	beq	34510 <ftello64@plt+0x1dfd0>
   33a3c:	ldr	r1, [pc, #3192]	; 346bc <ftello64@plt+0x1e17c>
   33a40:	mov	r0, #0
   33a44:	bl	15718 <dcgettext@plt>
   33a48:	mov	r2, r5
   33a4c:	ldr	r1, [r4, #4]
   33a50:	ldr	r3, [sp, #56]	; 0x38
   33a54:	bl	487a0 <ftello64@plt+0x32260>
   33a58:	b	339b0 <ftello64@plt+0x1d470>
   33a5c:	ldrb	r7, [r3, #12]
   33a60:	cmp	r7, #0
   33a64:	beq	33944 <ftello64@plt+0x1d404>
   33a68:	add	r2, r3, #12
   33a6c:	tst	r7, #128	; 0x80
   33a70:	str	r2, [sp, #40]	; 0x28
   33a74:	bne	33b5c <ftello64@plt+0x1d61c>
   33a78:	add	r5, r3, #13
   33a7c:	mov	r3, r7
   33a80:	b	33acc <ftello64@plt+0x1d58c>
   33a84:	mov	r1, r3
   33a88:	mov	r0, r6
   33a8c:	mov	fp, r3
   33a90:	bl	15d24 <strchr@plt>
   33a94:	cmp	r9, #0
   33a98:	bne	33b8c <ftello64@plt+0x1d64c>
   33a9c:	subs	fp, fp, #43	; 0x2b
   33aa0:	movne	fp, #1
   33aa4:	cmp	r0, #0
   33aa8:	movne	fp, #0
   33aac:	cmp	fp, #0
   33ab0:	bne	33b5c <ftello64@plt+0x1d61c>
   33ab4:	ldrb	r3, [r5]
   33ab8:	cmp	r3, #0
   33abc:	beq	33b5c <ftello64@plt+0x1d61c>
   33ac0:	tst	r3, #128	; 0x80
   33ac4:	add	r5, r5, #1
   33ac8:	bne	33b5c <ftello64@plt+0x1d61c>
   33acc:	cmp	r3, #64	; 0x40
   33ad0:	addeq	r9, r9, #1
   33ad4:	bne	33a84 <ftello64@plt+0x1d544>
   33ad8:	ldrb	r3, [r5]
   33adc:	cmp	r3, #0
   33ae0:	bne	33ac0 <ftello64@plt+0x1d580>
   33ae4:	sub	r7, r7, #64	; 0x40
   33ae8:	clz	r7, r7
   33aec:	lsr	r7, r7, #5
   33af0:	cmp	r9, #1
   33af4:	moveq	r2, r7
   33af8:	orrne	r2, r7, #1
   33afc:	cmp	r2, #0
   33b00:	bne	33b5c <ftello64@plt+0x1d61c>
   33b04:	ldr	r5, [sp, #40]	; 0x28
   33b08:	mov	r0, r5
   33b0c:	bl	15cb8 <strlen@plt>
   33b10:	add	r0, r5, r0
   33b14:	ldrb	r3, [r0, #-1]
   33b18:	cmp	r3, #46	; 0x2e
   33b1c:	cmpne	r3, #64	; 0x40
   33b20:	beq	33b5c <ftello64@plt+0x1d61c>
   33b24:	mov	r0, r5
   33b28:	ldr	r1, [pc, #2960]	; 346c0 <ftello64@plt+0x1e180>
   33b2c:	bl	15310 <strstr@plt>
   33b30:	cmp	r0, #0
   33b34:	bne	33b5c <ftello64@plt+0x1d61c>
   33b38:	add	r8, r8, #1
   33b3c:	b	33904 <ftello64@plt+0x1d3c4>
   33b40:	cmp	r8, #0
   33b44:	sub	r3, r8, #1
   33b48:	beq	3453c <ftello64@plt+0x1dffc>
   33b4c:	ldr	r4, [r4]
   33b50:	mov	r8, r3
   33b54:	cmp	r4, #0
   33b58:	beq	33b74 <ftello64@plt+0x1d634>
   33b5c:	ldr	r2, [r4, #8]
   33b60:	cmp	r2, #5
   33b64:	beq	33b40 <ftello64@plt+0x1d600>
   33b68:	ldr	r4, [r4]
   33b6c:	cmp	r4, #0
   33b70:	bne	33b5c <ftello64@plt+0x1d61c>
   33b74:	mov	r2, #5
   33b78:	ldr	r1, [pc, #2884]	; 346c4 <ftello64@plt+0x1e184>
   33b7c:	mov	r0, r4
   33b80:	bl	15718 <dcgettext@plt>
   33b84:	ldr	r3, [r4, #4]
   33b88:	udf	#0
   33b8c:	cmp	r0, #0
   33b90:	beq	33b5c <ftello64@plt+0x1d61c>
   33b94:	ldrb	r3, [r5]
   33b98:	cmp	r3, #0
   33b9c:	bne	33ac0 <ftello64@plt+0x1d580>
   33ba0:	b	33ae4 <ftello64@plt+0x1d5a4>
   33ba4:	mov	r1, r8
   33ba8:	bl	435a4 <ftello64@plt+0x2d064>
   33bac:	cmp	r0, #0
   33bb0:	orreq	r7, r7, #1
   33bb4:	beq	33894 <ftello64@plt+0x1d354>
   33bb8:	mov	r1, r9
   33bbc:	mov	r0, fp
   33bc0:	bl	435a4 <ftello64@plt+0x2d064>
   33bc4:	cmp	r0, #0
   33bc8:	bne	341cc <ftello64@plt+0x1dc8c>
   33bcc:	orr	r7, r7, #2
   33bd0:	b	33894 <ftello64@plt+0x1d354>
   33bd4:	mov	r0, r4
   33bd8:	b	33738 <ftello64@plt+0x1d1f8>
   33bdc:	ldrb	r6, [r4, #12]
   33be0:	cmp	r6, #0
   33be4:	moveq	r5, r6
   33be8:	beq	33c14 <ftello64@plt+0x1d6d4>
   33bec:	mov	r5, r4
   33bf0:	add	r5, r5, #12
   33bf4:	mov	r0, r5
   33bf8:	ldr	r1, [pc, #2876]	; 3473c <ftello64@plt+0x1e1fc>
   33bfc:	bl	15424 <strcmp@plt>
   33c00:	cmp	r0, #0
   33c04:	bne	33dec <ftello64@plt+0x1d8ac>
   33c08:	mov	r5, r0
   33c0c:	cmp	r7, #9
   33c10:	beq	34184 <ftello64@plt+0x1dc44>
   33c14:	mov	r6, r4
   33c18:	ldr	r6, [r6]
   33c1c:	cmp	r6, #0
   33c20:	beq	33c60 <ftello64@plt+0x1d720>
   33c24:	ldr	r3, [r6, #8]
   33c28:	cmp	r3, #9
   33c2c:	bne	33c18 <ftello64@plt+0x1d6d8>
   33c30:	ldrb	r3, [r6, #12]
   33c34:	cmp	r3, #0
   33c38:	beq	33c60 <ftello64@plt+0x1d720>
   33c3c:	add	r6, r6, #12
   33c40:	add	r3, sp, #60	; 0x3c
   33c44:	add	r2, sp, #56	; 0x38
   33c48:	mov	r0, r6
   33c4c:	mov	r1, #0
   33c50:	bl	16390 <ksba_dn_teststr@plt>
   33c54:	cmp	r0, #0
   33c58:	bne	33e6c <ftello64@plt+0x1d92c>
   33c5c:	ldr	r7, [r4, #8]
   33c60:	cmp	r7, #10
   33c64:	beq	34198 <ftello64@plt+0x1dc58>
   33c68:	mov	r1, r4
   33c6c:	ldr	r1, [r1]
   33c70:	cmp	r1, #0
   33c74:	beq	33ca8 <ftello64@plt+0x1d768>
   33c78:	ldr	r3, [r1, #8]
   33c7c:	cmp	r3, #10
   33c80:	bne	33c6c <ftello64@plt+0x1d72c>
   33c84:	ldrb	r3, [r1, #12]
   33c88:	cmp	r3, #0
   33c8c:	beq	33ca8 <ftello64@plt+0x1d768>
   33c90:	add	r1, r1, #12
   33c94:	mov	r0, #0
   33c98:	bl	4d6f4 <ftello64@plt+0x371b4>
   33c9c:	cmp	r0, #0
   33ca0:	beq	33ec0 <ftello64@plt+0x1d980>
   33ca4:	ldr	r7, [r4, #8]
   33ca8:	cmp	r7, #11
   33cac:	beq	341b8 <ftello64@plt+0x1dc78>
   33cb0:	mov	r1, r4
   33cb4:	ldr	r1, [r1]
   33cb8:	cmp	r1, #0
   33cbc:	beq	33cf0 <ftello64@plt+0x1d7b0>
   33cc0:	ldr	r3, [r1, #8]
   33cc4:	cmp	r3, #11
   33cc8:	bne	33cb4 <ftello64@plt+0x1d774>
   33ccc:	ldrb	r3, [r1, #12]
   33cd0:	cmp	r3, #0
   33cd4:	beq	33cf0 <ftello64@plt+0x1d7b0>
   33cd8:	add	r1, r1, #12
   33cdc:	mov	r0, #0
   33ce0:	bl	4d6f4 <ftello64@plt+0x371b4>
   33ce4:	cmp	r0, #0
   33ce8:	beq	33ee8 <ftello64@plt+0x1d9a8>
   33cec:	ldr	r7, [r4, #8]
   33cf0:	cmp	r7, #12
   33cf4:	beq	34254 <ftello64@plt+0x1dd14>
   33cf8:	mov	r2, r4
   33cfc:	ldr	r2, [r2]
   33d00:	cmp	r2, #0
   33d04:	beq	33d40 <ftello64@plt+0x1d800>
   33d08:	ldr	r3, [r2, #8]
   33d0c:	cmp	r3, #12
   33d10:	bne	33cfc <ftello64@plt+0x1d7bc>
   33d14:	ldrb	r3, [r2, #12]
   33d18:	cmp	r3, #0
   33d1c:	beq	33d40 <ftello64@plt+0x1d800>
   33d20:	add	r2, r2, #12
   33d24:	add	r3, sp, #52	; 0x34
   33d28:	mov	r1, #0
   33d2c:	ldr	r0, [sp, #28]
   33d30:	bl	1fc30 <ftello64@plt+0x96f0>
   33d34:	subs	r6, r0, #0
   33d38:	bne	33e3c <ftello64@plt+0x1d8fc>
   33d3c:	ldr	r7, [r4, #8]
   33d40:	cmp	r7, #13
   33d44:	beq	3449c <ftello64@plt+0x1df5c>
   33d48:	mov	r0, r4
   33d4c:	ldr	r0, [r0]
   33d50:	cmp	r0, #0
   33d54:	beq	33ef8 <ftello64@plt+0x1d9b8>
   33d58:	ldr	r3, [r0, #8]
   33d5c:	cmp	r3, #13
   33d60:	bne	33d4c <ftello64@plt+0x1d80c>
   33d64:	ldrb	r3, [r0, #12]
   33d68:	cmp	r3, #0
   33d6c:	beq	33ef8 <ftello64@plt+0x1d9b8>
   33d70:	add	r0, r0, #12
   33d74:	bl	15c7c <gcry_md_map_name@plt>
   33d78:	cmp	r0, #0
   33d7c:	beq	33d98 <ftello64@plt+0x1d858>
   33d80:	sub	r3, r0, #8
   33d84:	cmp	r0, #2
   33d88:	cmpne	r3, #2
   33d8c:	bls	33ef8 <ftello64@plt+0x1d9b8>
   33d90:	cmp	r7, #13
   33d94:	beq	33db0 <ftello64@plt+0x1d870>
   33d98:	ldr	r4, [r4]
   33d9c:	cmp	r4, #0
   33da0:	beq	35a14 <ftello64@plt+0x1f4d4>
   33da4:	ldr	r3, [r4, #8]
   33da8:	cmp	r3, #13
   33dac:	bne	33d98 <ftello64@plt+0x1d858>
   33db0:	mov	r2, #5
   33db4:	ldr	r1, [pc, #2316]	; 346c8 <ftello64@plt+0x1e188>
   33db8:	mov	r0, #0
   33dbc:	b	339a4 <ftello64@plt+0x1d464>
   33dc0:	ldrb	r3, [r4, #12]
   33dc4:	cmp	r3, #0
   33dc8:	movne	r5, r4
   33dcc:	bne	338e0 <ftello64@plt+0x1d3a0>
   33dd0:	b	33998 <ftello64@plt+0x1d458>
   33dd4:	mov	r2, #10
   33dd8:	mov	r1, #0
   33ddc:	bl	15448 <strtol@plt>
   33de0:	ldr	r5, [r4, #8]
   33de4:	b	33750 <ftello64@plt+0x1d210>
   33de8:	ldrb	r6, [r5, #1]!
   33dec:	bic	r3, r6, #32
   33df0:	sub	r3, r3, #65	; 0x41
   33df4:	sub	r2, r6, #48	; 0x30
   33df8:	cmp	r2, #9
   33dfc:	cmphi	r3, #5
   33e00:	bls	33de8 <ftello64@plt+0x1d8a8>
   33e04:	cmp	r6, #0
   33e08:	beq	33c0c <ftello64@plt+0x1d6cc>
   33e0c:	cmp	r7, #8
   33e10:	beq	33e2c <ftello64@plt+0x1d8ec>
   33e14:	ldr	r4, [r4]
   33e18:	cmp	r4, #0
   33e1c:	beq	359e4 <ftello64@plt+0x1f4a4>
   33e20:	ldr	r3, [r4, #8]
   33e24:	cmp	r3, #8
   33e28:	bne	33e14 <ftello64@plt+0x1d8d4>
   33e2c:	mov	r2, #5
   33e30:	ldr	r1, [pc, #2196]	; 346cc <ftello64@plt+0x1e18c>
   33e34:	mov	r0, #0
   33e38:	b	339a4 <ftello64@plt+0x1d464>
   33e3c:	ldr	r3, [r4, #8]
   33e40:	cmp	r3, #0
   33e44:	beq	344d0 <ftello64@plt+0x1df90>
   33e48:	ldr	r4, [r4]
   33e4c:	cmp	r4, #0
   33e50:	bne	33e3c <ftello64@plt+0x1d8fc>
   33e54:	mov	r2, #5
   33e58:	ldr	r1, [pc, #2160]	; 346d0 <ftello64@plt+0x1e190>
   33e5c:	mov	r0, r4
   33e60:	bl	15718 <dcgettext@plt>
   33e64:	ldr	r3, [r4, #4]
   33e68:	udf	#0
   33e6c:	ldr	r3, [r4, #8]
   33e70:	cmp	r3, #9
   33e74:	beq	33e84 <ftello64@plt+0x1d944>
   33e78:	ldr	r4, [r4]
   33e7c:	cmp	r4, #0
   33e80:	bne	33e6c <ftello64@plt+0x1d92c>
   33e84:	uxth	r0, r0
   33e88:	cmp	r0, #165	; 0xa5
   33e8c:	mov	r2, #5
   33e90:	beq	34548 <ftello64@plt+0x1e008>
   33e94:	ldr	r1, [pc, #2104]	; 346d4 <ftello64@plt+0x1e194>
   33e98:	mov	r0, #0
   33e9c:	bl	15718 <dcgettext@plt>
   33ea0:	mov	r2, r6
   33ea4:	ldr	r1, [r4, #4]
   33ea8:	ldr	r3, [sp, #56]	; 0x38
   33eac:	bl	487a0 <ftello64@plt+0x32260>
   33eb0:	b	339b0 <ftello64@plt+0x1d470>
   33eb4:	ldr	r4, [r4]
   33eb8:	cmp	r4, #0
   33ebc:	beq	359cc <ftello64@plt+0x1f48c>
   33ec0:	ldr	r3, [r4, #8]
   33ec4:	cmp	r3, #10
   33ec8:	bne	33eb4 <ftello64@plt+0x1d974>
   33ecc:	mov	r2, #5
   33ed0:	ldr	r1, [pc, #2048]	; 346d8 <ftello64@plt+0x1e198>
   33ed4:	mov	r0, #0
   33ed8:	b	339a4 <ftello64@plt+0x1d464>
   33edc:	ldr	r4, [r4]
   33ee0:	cmp	r4, #0
   33ee4:	beq	359cc <ftello64@plt+0x1f48c>
   33ee8:	ldr	r3, [r4, #8]
   33eec:	cmp	r3, #11
   33ef0:	bne	33edc <ftello64@plt+0x1d99c>
   33ef4:	b	33ecc <ftello64@plt+0x1d98c>
   33ef8:	cmp	r7, #14
   33efc:	beq	344bc <ftello64@plt+0x1df7c>
   33f00:	mov	r2, r4
   33f04:	ldr	r2, [r2]
   33f08:	cmp	r2, #0
   33f0c:	beq	33f60 <ftello64@plt+0x1da20>
   33f10:	ldr	r3, [r2, #8]
   33f14:	cmp	r3, #14
   33f18:	bne	33f04 <ftello64@plt+0x1d9c4>
   33f1c:	ldrb	r1, [r2, #12]
   33f20:	cmp	r1, #0
   33f24:	beq	33f60 <ftello64@plt+0x1da20>
   33f28:	mvn	r0, #11
   33f2c:	sub	r0, r0, r2
   33f30:	add	r2, r2, #12
   33f34:	bic	r3, r1, #32
   33f38:	sub	r3, r3, #65	; 0x41
   33f3c:	sub	ip, r1, #48	; 0x30
   33f40:	cmp	ip, #9
   33f44:	cmphi	r3, #5
   33f48:	add	r3, r2, r0
   33f4c:	bls	34010 <ftello64@plt+0x1dad0>
   33f50:	cmp	r1, #0
   33f54:	bne	34400 <ftello64@plt+0x1dec0>
   33f58:	tst	r3, #1
   33f5c:	bne	34400 <ftello64@plt+0x1dec0>
   33f60:	cmp	r7, #15
   33f64:	beq	34348 <ftello64@plt+0x1de08>
   33f68:	mov	r2, r4
   33f6c:	ldr	r2, [r2]
   33f70:	cmp	r2, #0
   33f74:	beq	33fc8 <ftello64@plt+0x1da88>
   33f78:	ldr	r3, [r2, #8]
   33f7c:	cmp	r3, #15
   33f80:	bne	33f6c <ftello64@plt+0x1da2c>
   33f84:	ldrb	r1, [r2, #12]
   33f88:	cmp	r1, #0
   33f8c:	mvnne	r0, #11
   33f90:	subne	r0, r0, r2
   33f94:	addne	r2, r2, #12
   33f98:	beq	33fc8 <ftello64@plt+0x1da88>
   33f9c:	bic	r3, r1, #32
   33fa0:	sub	r3, r3, #65	; 0x41
   33fa4:	sub	ip, r1, #48	; 0x30
   33fa8:	cmp	ip, #9
   33fac:	cmphi	r3, #5
   33fb0:	add	r3, r2, r0
   33fb4:	bls	34018 <ftello64@plt+0x1dad8>
   33fb8:	cmp	r1, #0
   33fbc:	bne	34430 <ftello64@plt+0x1def0>
   33fc0:	tst	r3, #1
   33fc4:	bne	34430 <ftello64@plt+0x1def0>
   33fc8:	ldr	r9, [pc, #1804]	; 346dc <ftello64@plt+0x1e19c>
   33fcc:	ldr	fp, [pc, #1804]	; 346e0 <ftello64@plt+0x1e1a0>
   33fd0:	mov	r8, #0
   33fd4:	mov	r3, r7
   33fd8:	mov	r5, r8
   33fdc:	mov	r0, r4
   33fe0:	b	33ff4 <ftello64@plt+0x1dab4>
   33fe4:	ldr	r0, [r0]
   33fe8:	cmp	r0, #0
   33fec:	beq	34268 <ftello64@plt+0x1dd28>
   33ff0:	ldr	r3, [r0, #8]
   33ff4:	cmp	r3, #16
   33ff8:	bne	33fe4 <ftello64@plt+0x1daa4>
   33ffc:	cmp	r5, #0
   34000:	sub	r3, r5, #1
   34004:	beq	3404c <ftello64@plt+0x1db0c>
   34008:	mov	r5, r3
   3400c:	b	33fe4 <ftello64@plt+0x1daa4>
   34010:	ldrb	r1, [r2, #1]!
   34014:	b	33f34 <ftello64@plt+0x1d9f4>
   34018:	ldrb	r1, [r2, #1]!
   3401c:	b	33f9c <ftello64@plt+0x1da5c>
   34020:	ldrb	r3, [r4, #12]
   34024:	cmp	r3, #0
   34028:	beq	337b4 <ftello64@plt+0x1d274>
   3402c:	mov	r2, #5
   34030:	ldr	r1, [pc, #1636]	; 3469c <ftello64@plt+0x1e15c>
   34034:	add	r0, r4, #12
   34038:	bl	16438 <strncmp@plt>
   3403c:	cmp	r0, #0
   34040:	moveq	r6, r4
   34044:	beq	337a0 <ftello64@plt+0x1d260>
   34048:	b	337b4 <ftello64@plt+0x1d274>
   3404c:	ldrb	r3, [r0, #12]
   34050:	cmp	r3, #0
   34054:	beq	34268 <ftello64@plt+0x1dd28>
   34058:	add	r0, r0, #12
   3405c:	mov	r1, r9
   34060:	bl	16294 <strpbrk@plt>
   34064:	cmp	r0, #0
   34068:	beq	3416c <ftello64@plt+0x1dc2c>
   3406c:	ldrb	r1, [r0, #1]
   34070:	add	r6, r0, #1
   34074:	cmp	r1, #32
   34078:	cmpne	r1, #9
   3407c:	bne	34090 <ftello64@plt+0x1db50>
   34080:	ldrb	r1, [r6, #1]!
   34084:	cmp	r1, #9
   34088:	cmpne	r1, #32
   3408c:	beq	34080 <ftello64@plt+0x1db40>
   34090:	cmp	r1, #0
   34094:	beq	3416c <ftello64@plt+0x1dc2c>
   34098:	mov	r0, fp
   3409c:	bl	15d24 <strchr@plt>
   340a0:	cmp	r0, #0
   340a4:	beq	3416c <ftello64@plt+0x1dc2c>
   340a8:	ldrb	r3, [r6, #1]
   340ac:	add	r2, r6, #1
   340b0:	cmp	r3, #32
   340b4:	cmpne	r3, #9
   340b8:	bne	340cc <ftello64@plt+0x1db8c>
   340bc:	ldrb	r3, [r2, #1]!
   340c0:	cmp	r3, #9
   340c4:	cmpne	r3, #32
   340c8:	beq	340bc <ftello64@plt+0x1db7c>
   340cc:	cmp	r3, #58	; 0x3a
   340d0:	addeq	r2, r2, #1
   340d4:	ldrb	r3, [r2]
   340d8:	cmp	r3, #0
   340dc:	beq	3416c <ftello64@plt+0x1dc2c>
   340e0:	cmp	r3, #32
   340e4:	cmpne	r3, #9
   340e8:	bne	340fc <ftello64@plt+0x1dbbc>
   340ec:	ldrb	r3, [r2, #1]!
   340f0:	cmp	r3, #9
   340f4:	cmpne	r3, #32
   340f8:	beq	340ec <ftello64@plt+0x1dbac>
   340fc:	bic	r1, r3, #32
   34100:	sub	r1, r1, #65	; 0x41
   34104:	sub	r0, r3, #48	; 0x30
   34108:	cmp	r0, #9
   3410c:	cmphi	r1, #5
   34110:	bls	34178 <ftello64@plt+0x1dc38>
   34114:	sub	r2, r3, #58	; 0x3a
   34118:	cmp	r3, #0
   3411c:	clz	r2, r2
   34120:	lsr	r2, r2, #5
   34124:	moveq	r3, #1
   34128:	movne	r3, r2
   3412c:	cmp	r5, #0
   34130:	moveq	r3, #0
   34134:	cmp	r3, #0
   34138:	beq	3416c <ftello64@plt+0x1dc2c>
   3413c:	tst	r5, #1
   34140:	bne	3416c <ftello64@plt+0x1dc2c>
   34144:	add	r8, r8, #1
   34148:	b	33fd4 <ftello64@plt+0x1da94>
   3414c:	cmp	r8, #0
   34150:	sub	r3, r8, #1
   34154:	beq	34e08 <ftello64@plt+0x1e8c8>
   34158:	mov	r8, r3
   3415c:	ldr	r4, [r4]
   34160:	cmp	r4, #0
   34164:	beq	359fc <ftello64@plt+0x1f4bc>
   34168:	ldr	r7, [r4, #8]
   3416c:	cmp	r7, #16
   34170:	bne	3415c <ftello64@plt+0x1dc1c>
   34174:	b	3414c <ftello64@plt+0x1dc0c>
   34178:	ldrb	r3, [r2, #1]!
   3417c:	add	r5, r5, #1
   34180:	b	340fc <ftello64@plt+0x1dbbc>
   34184:	ldrb	r3, [r4, #12]
   34188:	cmp	r3, #0
   3418c:	movne	r6, r4
   34190:	bne	33c3c <ftello64@plt+0x1d6fc>
   34194:	b	33c68 <ftello64@plt+0x1d728>
   34198:	ldrb	r3, [r4, #12]
   3419c:	cmp	r3, #0
   341a0:	movne	r1, r4
   341a4:	bne	33c90 <ftello64@plt+0x1d750>
   341a8:	b	33cb0 <ftello64@plt+0x1d770>
   341ac:	mov	r3, #3072	; 0xc00
   341b0:	str	r3, [sp, #44]	; 0x2c
   341b4:	b	33848 <ftello64@plt+0x1d308>
   341b8:	ldrb	r3, [r4, #12]
   341bc:	cmp	r3, #0
   341c0:	movne	r1, r4
   341c4:	bne	33cd8 <ftello64@plt+0x1d798>
   341c8:	b	33cf8 <ftello64@plt+0x1d7b8>
   341cc:	ldr	r1, [pc, #1296]	; 346e4 <ftello64@plt+0x1e1a4>
   341d0:	mov	r0, fp
   341d4:	bl	435a4 <ftello64@plt+0x2d064>
   341d8:	cmp	r0, #0
   341dc:	beq	33bcc <ftello64@plt+0x1d68c>
   341e0:	mov	r0, fp
   341e4:	ldr	r1, [pc, #1276]	; 346e8 <ftello64@plt+0x1e1a8>
   341e8:	bl	435a4 <ftello64@plt+0x2d064>
   341ec:	cmp	r0, #0
   341f0:	bne	34460 <ftello64@plt+0x1df20>
   341f4:	orr	r7, r7, #4
   341f8:	b	33894 <ftello64@plt+0x1d354>
   341fc:	cmp	r5, #1
   34200:	beq	3421c <ftello64@plt+0x1dcdc>
   34204:	ldr	r4, [r4]
   34208:	cmp	r4, #0
   3420c:	beq	35a44 <ftello64@plt+0x1f504>
   34210:	ldr	r3, [r4, #8]
   34214:	cmp	r3, #1
   34218:	bne	34204 <ftello64@plt+0x1dcc4>
   3421c:	mov	r2, #5
   34220:	ldr	r1, [pc, #1220]	; 346ec <ftello64@plt+0x1e1ac>
   34224:	mov	r0, #0
   34228:	bl	15718 <dcgettext@plt>
   3422c:	mov	r3, #4096	; 0x1000
   34230:	ldr	r1, [r4, #4]
   34234:	ldr	r2, [sp, #44]	; 0x2c
   34238:	str	r3, [sp]
   3423c:	mov	r3, #1024	; 0x400
   34240:	bl	487a0 <ftello64@plt+0x32260>
   34244:	mov	r0, #0
   34248:	bl	156a0 <gcry_free@plt>
   3424c:	ldr	r6, [pc, #1104]	; 346a4 <ftello64@plt+0x1e164>
   34250:	b	339bc <ftello64@plt+0x1d47c>
   34254:	ldrb	r3, [r4, #12]
   34258:	cmp	r3, #0
   3425c:	movne	r2, r4
   34260:	bne	33d20 <ftello64@plt+0x1d7e0>
   34264:	b	33d48 <ftello64@plt+0x1d808>
   34268:	ldr	r3, [sp, #20]
   3426c:	cmp	r3, #0
   34270:	beq	34350 <ftello64@plt+0x1de10>
   34274:	add	r3, sp, #48	; 0x30
   34278:	ldr	r2, [sp, #20]
   3427c:	mov	r1, #1
   34280:	ldr	r0, [sp, #28]
   34284:	bl	1fc30 <ftello64@plt+0x96f0>
   34288:	subs	r6, r0, #0
   3428c:	bne	343d0 <ftello64@plt+0x1de90>
   34290:	ldr	r3, [sp, #32]
   34294:	ldr	r3, [r3]
   34298:	cmp	r3, #0
   3429c:	bne	34534 <ftello64@plt+0x1dff4>
   342a0:	ldr	r2, [r4, #8]
   342a4:	str	r3, [sp, #64]	; 0x40
   342a8:	cmp	r2, #8
   342ac:	mov	r9, r4
   342b0:	beq	342cc <ftello64@plt+0x1dd8c>
   342b4:	ldr	r9, [r9]
   342b8:	cmp	r9, #0
   342bc:	beq	34b20 <ftello64@plt+0x1e5e0>
   342c0:	ldr	r3, [r9, #8]
   342c4:	cmp	r3, #8
   342c8:	bne	342b4 <ftello64@plt+0x1dd74>
   342cc:	ldrb	r3, [r9, #12]
   342d0:	cmp	r3, #0
   342d4:	beq	34b1c <ftello64@plt+0x1e5dc>
   342d8:	ldr	r2, [pc, #1040]	; 346f0 <ftello64@plt+0x1e1b0>
   342dc:	add	r9, r9, #12
   342e0:	ldr	r0, [sp, #28]
   342e4:	ldr	r1, [r0, #56]	; 0x38
   342e8:	ldr	r3, [r0, #52]	; 0x34
   342ec:	adds	r1, r1, #0
   342f0:	movne	r1, #1
   342f4:	str	r2, [r0, #60]	; 0x3c
   342f8:	cmp	r3, #0
   342fc:	add	r0, sp, #68	; 0x44
   34300:	orrne	r1, r1, #2
   34304:	str	r0, [sp]
   34308:	ldr	r3, [sp, #36]	; 0x24
   3430c:	add	r0, sp, #64	; 0x40
   34310:	bl	5c154 <ftello64@plt+0x45c14>
   34314:	subs	r6, r0, #0
   34318:	beq	3456c <ftello64@plt+0x1e02c>
   3431c:	bl	161e0 <gpg_strerror@plt>
   34320:	mov	r1, r0
   34324:	ldr	r0, [pc, #968]	; 346f4 <ftello64@plt+0x1e1b4>
   34328:	bl	487a0 <ftello64@plt+0x32260>
   3432c:	ldr	r0, [sp, #52]	; 0x34
   34330:	bl	156a0 <gcry_free@plt>
   34334:	ldr	r0, [sp, #48]	; 0x30
   34338:	bl	156a0 <gcry_free@plt>
   3433c:	ldr	r0, [sp, #20]
   34340:	bl	156a0 <gcry_free@plt>
   34344:	b	339bc <ftello64@plt+0x1d47c>
   34348:	mov	r2, r4
   3434c:	b	33f84 <ftello64@plt+0x1da44>
   34350:	cmp	r7, #2
   34354:	mov	r5, r4
   34358:	beq	34374 <ftello64@plt+0x1de34>
   3435c:	ldr	r5, [r5]
   34360:	cmp	r5, #0
   34364:	beq	34804 <ftello64@plt+0x1e2c4>
   34368:	ldr	r3, [r5, #8]
   3436c:	cmp	r3, #2
   34370:	bne	3435c <ftello64@plt+0x1de1c>
   34374:	ldrb	r3, [r5, #12]
   34378:	cmp	r3, #0
   3437c:	beq	34804 <ftello64@plt+0x1e2c4>
   34380:	add	r5, r5, #12
   34384:	mov	r2, r5
   34388:	add	r3, sp, #48	; 0x30
   3438c:	mov	r1, #0
   34390:	ldr	r0, [sp, #28]
   34394:	bl	1fc30 <ftello64@plt+0x96f0>
   34398:	subs	r6, r0, #0
   3439c:	beq	34290 <ftello64@plt+0x1dd50>
   343a0:	ldr	r3, [r4, #8]
   343a4:	cmp	r3, #0
   343a8:	beq	34b30 <ftello64@plt+0x1e5f0>
   343ac:	ldr	r4, [r4]
   343b0:	cmp	r4, #0
   343b4:	bne	343a0 <ftello64@plt+0x1de60>
   343b8:	mov	r2, #5
   343bc:	ldr	r1, [pc, #876]	; 34730 <ftello64@plt+0x1e1f0>
   343c0:	mov	r0, r4
   343c4:	bl	15718 <dcgettext@plt>
   343c8:	ldr	r3, [r4, #4]
   343cc:	udf	#0
   343d0:	ldr	r3, [r4, #8]
   343d4:	cmp	r3, #0
   343d8:	beq	3489c <ftello64@plt+0x1e35c>
   343dc:	ldr	r4, [r4]
   343e0:	cmp	r4, #0
   343e4:	bne	343d0 <ftello64@plt+0x1de90>
   343e8:	mov	r2, #5
   343ec:	ldr	r1, [pc, #808]	; 3471c <ftello64@plt+0x1e1dc>
   343f0:	mov	r0, r4
   343f4:	bl	15718 <dcgettext@plt>
   343f8:	ldr	r3, [r4, #4]
   343fc:	udf	#0
   34400:	cmp	r7, #14
   34404:	beq	34420 <ftello64@plt+0x1dee0>
   34408:	ldr	r4, [r4]
   3440c:	cmp	r4, #0
   34410:	beq	35a74 <ftello64@plt+0x1f534>
   34414:	ldr	r3, [r4, #8]
   34418:	cmp	r3, #14
   3441c:	bne	34408 <ftello64@plt+0x1dec8>
   34420:	mov	r2, #5
   34424:	ldr	r1, [pc, #716]	; 346f8 <ftello64@plt+0x1e1b8>
   34428:	mov	r0, #0
   3442c:	b	339a4 <ftello64@plt+0x1d464>
   34430:	cmp	r7, #15
   34434:	beq	34450 <ftello64@plt+0x1df10>
   34438:	ldr	r4, [r4]
   3443c:	cmp	r4, #0
   34440:	beq	35a5c <ftello64@plt+0x1f51c>
   34444:	ldr	r3, [r4, #8]
   34448:	cmp	r3, #15
   3444c:	bne	34438 <ftello64@plt+0x1def8>
   34450:	mov	r2, #5
   34454:	ldr	r1, [pc, #672]	; 346fc <ftello64@plt+0x1e1bc>
   34458:	mov	r0, #0
   3445c:	b	339a4 <ftello64@plt+0x1d464>
   34460:	ldr	r1, [r6, #4]
   34464:	ldr	r0, [pc, #660]	; 34700 <ftello64@plt+0x1e1c0>
   34468:	bl	487a0 <ftello64@plt+0x32260>
   3446c:	ldr	r0, [sp, #20]
   34470:	bl	156a0 <gcry_free@plt>
   34474:	ldr	r6, [pc, #552]	; 346a4 <ftello64@plt+0x1e164>
   34478:	b	339bc <ftello64@plt+0x1d47c>
   3447c:	add	r0, r6, #17
   34480:	bl	16498 <gcry_strdup@plt>
   34484:	ldr	r5, [r4, #8]
   34488:	clz	r3, r0
   3448c:	lsr	r3, r3, #5
   34490:	str	r0, [sp, #20]
   34494:	str	r3, [sp, #24]
   34498:	b	337e8 <ftello64@plt+0x1d2a8>
   3449c:	ldrb	r3, [r4, #12]
   344a0:	cmp	r3, #0
   344a4:	beq	33f00 <ftello64@plt+0x1d9c0>
   344a8:	add	r0, r4, #12
   344ac:	bl	15c7c <gcry_md_map_name@plt>
   344b0:	cmp	r0, #0
   344b4:	bne	33d80 <ftello64@plt+0x1d840>
   344b8:	b	33db0 <ftello64@plt+0x1d870>
   344bc:	ldrb	r1, [r4, #12]
   344c0:	cmp	r1, #0
   344c4:	movne	r2, r4
   344c8:	bne	33f28 <ftello64@plt+0x1d9e8>
   344cc:	b	33f68 <ftello64@plt+0x1da28>
   344d0:	mov	r2, #5
   344d4:	ldr	r1, [pc, #500]	; 346d0 <ftello64@plt+0x1e190>
   344d8:	mov	r0, #0
   344dc:	bl	15718 <dcgettext@plt>
   344e0:	ldr	r4, [r4, #4]
   344e4:	mov	r7, r0
   344e8:	mov	r0, r6
   344ec:	bl	161e0 <gpg_strerror@plt>
   344f0:	mov	r2, r5
   344f4:	mov	r1, r4
   344f8:	mov	r3, r0
   344fc:	mov	r0, r7
   34500:	bl	487a0 <ftello64@plt+0x32260>
   34504:	ldr	r0, [sp, #20]
   34508:	bl	156a0 <gcry_free@plt>
   3450c:	b	339bc <ftello64@plt+0x1d47c>
   34510:	ldr	r1, [pc, #492]	; 34704 <ftello64@plt+0x1e1c4>
   34514:	mov	r0, #0
   34518:	bl	15718 <dcgettext@plt>
   3451c:	ldr	r3, [sp, #56]	; 0x38
   34520:	ldr	r1, [r4, #4]
   34524:	add	r3, r5, r3
   34528:	ldr	r2, [sp, #60]	; 0x3c
   3452c:	bl	487a0 <ftello64@plt+0x32260>
   34530:	b	339b0 <ftello64@plt+0x1d470>
   34534:	mov	r6, #0
   34538:	b	3432c <ftello64@plt+0x1ddec>
   3453c:	mov	r0, r8
   34540:	ldr	r1, [pc, #380]	; 346c4 <ftello64@plt+0x1e184>
   34544:	b	339a4 <ftello64@plt+0x1d464>
   34548:	ldr	r1, [pc, #440]	; 34708 <ftello64@plt+0x1e1c8>
   3454c:	mov	r0, #0
   34550:	bl	15718 <dcgettext@plt>
   34554:	ldr	r3, [sp, #56]	; 0x38
   34558:	ldr	r1, [r4, #4]
   3455c:	add	r3, r6, r3
   34560:	ldr	r2, [sp, #60]	; 0x3c
   34564:	bl	487a0 <ftello64@plt+0x32260>
   34568:	b	339b0 <ftello64@plt+0x1d470>
   3456c:	ldr	r3, [sp, #48]	; 0x30
   34570:	add	r0, sp, #72	; 0x48
   34574:	str	r3, [sp, #32]
   34578:	ldr	r3, [sp, #52]	; 0x34
   3457c:	ldr	r5, [sp, #68]	; 0x44
   34580:	str	r3, [sp, #36]	; 0x24
   34584:	bl	15478 <ksba_certreq_new@plt>
   34588:	cmp	r0, #0
   3458c:	bne	34df8 <ftello64@plt+0x1e8b8>
   34590:	ldr	r3, [r4, #8]
   34594:	mov	r0, r4
   34598:	cmp	r3, #13
   3459c:	beq	345b8 <ftello64@plt+0x1e078>
   345a0:	ldr	r0, [r0]
   345a4:	cmp	r0, #0
   345a8:	beq	34e18 <ftello64@plt+0x1e8d8>
   345ac:	ldr	r3, [r0, #8]
   345b0:	cmp	r3, #13
   345b4:	bne	345a0 <ftello64@plt+0x1e060>
   345b8:	ldrb	r3, [r0, #12]
   345bc:	cmp	r3, #0
   345c0:	beq	34e18 <ftello64@plt+0x1e8d8>
   345c4:	add	r0, r0, #12
   345c8:	bl	15c7c <gcry_md_map_name@plt>
   345cc:	mov	fp, r0
   345d0:	mov	r2, #0
   345d4:	mov	r1, fp
   345d8:	add	r0, sp, #76	; 0x4c
   345dc:	bl	15640 <gcry_md_open@plt>
   345e0:	subs	r6, r0, #0
   345e4:	bne	34e74 <ftello64@plt+0x1e934>
   345e8:	ldr	r3, [pc, #284]	; 3470c <ftello64@plt+0x1e1cc>
   345ec:	ldr	r2, [sp, #76]	; 0x4c
   345f0:	ldr	r3, [r3]
   345f4:	tst	r3, #512	; 0x200
   345f8:	bne	34e20 <ftello64@plt+0x1e8e0>
   345fc:	ldr	r1, [pc, #268]	; 34710 <ftello64@plt+0x1e1d0>
   34600:	ldr	r0, [sp, #72]	; 0x48
   34604:	bl	15cdc <ksba_certreq_set_hash_function@plt>
   34608:	mov	r1, r5
   3460c:	ldr	r0, [sp, #72]	; 0x48
   34610:	bl	15d90 <ksba_certreq_set_writer@plt>
   34614:	ldr	r3, [r4, #8]
   34618:	ldr	r0, [sp, #72]	; 0x48
   3461c:	cmp	r3, #4
   34620:	mov	r1, r4
   34624:	beq	34640 <ftello64@plt+0x1e100>
   34628:	ldr	r1, [r1]
   3462c:	cmp	r1, #0
   34630:	beq	34650 <ftello64@plt+0x1e110>
   34634:	ldr	r3, [r1, #8]
   34638:	cmp	r3, #4
   3463c:	bne	34628 <ftello64@plt+0x1e0e8>
   34640:	ldrb	r3, [r1, #12]
   34644:	cmp	r3, #0
   34648:	moveq	r1, r3
   3464c:	addne	r1, r1, #12
   34650:	bl	15868 <ksba_certreq_add_subject@plt>
   34654:	subs	r5, r0, #0
   34658:	moveq	r7, r5
   3465c:	bne	35120 <ftello64@plt+0x1ebe0>
   34660:	mov	r8, r7
   34664:	mov	r3, r4
   34668:	b	34678 <ftello64@plt+0x1e138>
   3466c:	ldr	r3, [r3]
   34670:	cmp	r3, #0
   34674:	beq	34b14 <ftello64@plt+0x1e5d4>
   34678:	ldr	r2, [r3, #8]
   3467c:	cmp	r2, #5
   34680:	bne	3466c <ftello64@plt+0x1e12c>
   34684:	cmp	r8, #0
   34688:	sub	r2, r8, #1
   3468c:	beq	348e8 <ftello64@plt+0x1e3a8>
   34690:	mov	r8, r2
   34694:	b	3466c <ftello64@plt+0x1e12c>
   34698:	andeq	pc, r7, r8, lsl #15
   3469c:	andeq	r9, r6, r0, ror #10
   346a0:	ldrdeq	r8, [r6], -ip
   346a4:	movweq	r0, #90	; 0x5a
   346a8:	andeq	r8, r6, r8, asr pc
   346ac:	andeq	r0, r6, ip, lsr #12
   346b0:	andeq	r0, r6, r0, ror r6
   346b4:			; <UNDEFINED> instruction: 0x000809b0
   346b8:	andeq	r8, r6, ip, asr pc
   346bc:	andeq	r8, r6, r8, lsr #31
   346c0:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   346c4:	ldrdeq	r8, [r6], -ip
   346c8:	ldrdeq	r9, [r6], -ip
   346cc:	andeq	r9, r6, r8
   346d0:	andeq	r9, r6, r4, lsr #1
   346d4:	andeq	r9, r6, r4, asr r0
   346d8:	andeq	r9, r6, r4, lsl #1
   346dc:	andeq	r9, r6, r8, ror r1
   346e0:	andeq	r9, r6, ip, asr #2
   346e4:	andeq	r8, r6, r0, lsr pc
   346e8:	andeq	sl, r6, r8, ror #3
   346ec:	strdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   346f0:	muleq	r6, r8, fp
   346f4:	andeq	r7, r6, r4, ror #10
   346f8:	andeq	r9, r6, r4, lsl #2
   346fc:	andeq	r9, r6, r8, lsr #2
   34700:	andeq	r8, r6, r8, lsr pc
   34704:	andeq	r8, r6, ip, ror pc
   34708:	andeq	r9, r6, r8, lsr #32
   3470c:	andeq	r0, r8, r0, lsr #30
   34710:	andeq	r5, r1, r8, lsl #13
   34714:	andeq	ip, r6, r8, ror r2
   34718:	ldrdeq	r9, [r6], -ip
   3471c:	andeq	r9, r6, ip, ror r1
   34720:	andeq	lr, r6, r4, ror r2
   34724:	andeq	r9, r6, r0, lsr #5
   34728:	andeq	r9, r6, ip, lsr #5
   3472c:			; <UNDEFINED> instruction: 0x00068ebc
   34730:	andeq	r9, r6, ip, lsr #3
   34734:	andeq	r0, r0, r3, lsl #4
   34738:	andeq	r8, r6, r4, ror #26
   3473c:	andeq	r9, r6, r0
   34740:	strdeq	r9, [r6], -ip
   34744:	andeq	r9, r6, r0, lsl #7
   34748:	andeq	r9, r6, r4, asr r1
   3474c:	andeq	r9, r6, r8, lsr #4
   34750:	strdeq	r9, [r6], -ip
   34754:	andeq	r4, r6, ip, ror #3
   34758:	andeq	r9, r6, r8, lsl r4
   3475c:	andeq	r4, r6, r8, lsl #15
   34760:	andeq	r9, r6, ip, asr r4
   34764:	andeq	r9, r6, r0, lsl #9
   34768:	andeq	r9, r6, r0, lsl #10
   3476c:	andeq	r7, r6, r0, ror #12
   34770:	andeq	sp, r6, r8, ror r5
   34774:	ldrdeq	r8, [r6], -r0
   34778:			; <UNDEFINED> instruction: 0x0006abbc
   3477c:	andeq	r9, r6, r4, lsr #10
   34780:			; <UNDEFINED> instruction: 0x000692b4
   34784:	andeq	r9, r6, r0, lsr r2
   34788:	andeq	r3, r6, ip, asr fp
   3478c:			; <UNDEFINED> instruction: 0x000614bc
   34790:	andeq	r9, r6, ip, ror #9
   34794:	andeq	r0, r0, sp, asr r3
   34798:	andeq	r9, r6, ip, asr #6
   3479c:	andeq	r8, r6, r0, ror sp
   347a0:	andeq	r9, r6, r4, asr r3
   347a4:	andeq	r8, r6, ip, ror sp
   347a8:	andeq	r8, r6, r4, asr sp
   347ac:	ldrdeq	sl, [r6], -ip
   347b0:	ldrdeq	r9, [r6], -r8
   347b4:	andeq	r9, r6, r8, asr r2
   347b8:	andeq	r9, r6, r0, lsl #6
   347bc:	andeq	r9, r6, r8, lsr #6
   347c0:			; <UNDEFINED> instruction: 0x00068dbc
   347c4:			; <UNDEFINED> instruction: 0x000001bf
   347c8:	andeq	r9, r6, ip, lsr r5
   347cc:	andeq	r9, r6, ip, lsr r4
   347d0:	movweq	r0, #1
   347d4:	andeq	r4, r6, r8, ror r2
   347d8:	andeq	r4, r6, r0, asr r2
   347dc:	movweq	r0, #59	; 0x3b
   347e0:	andeq	r9, r6, ip, lsl r4
   347e4:	andeq	r9, r6, r4, lsr #7
   347e8:	muleq	r6, r4, sp
   347ec:	andeq	r0, r0, sl, asr #8
   347f0:	andeq	r9, r6, r8, lsl #5
   347f4:	andeq	r8, r6, r4, lsr #27
   347f8:	andeq	r9, r6, r4, asr #7
   347fc:			; <UNDEFINED> instruction: 0x00068db0
   34800:	andeq	r9, r6, ip, ror #7
   34804:	ldr	r3, [sp, #32]
   34808:	ldr	r3, [r3]
   3480c:	cmp	r3, #0
   34810:	bne	34534 <ftello64@plt+0x1dff4>
   34814:	ldr	r3, [sp, #44]	; 0x2c
   34818:	add	r5, sp, #116	; 0x74
   3481c:	mov	r2, #20
   34820:	mov	r1, #1
   34824:	str	r3, [sp]
   34828:	mov	r0, r5
   3482c:	ldr	r3, [pc, #-288]	; 34714 <ftello64@plt+0x1e1d4>
   34830:	bl	15e50 <__sprintf_chk@plt>
   34834:	mov	r0, r5
   34838:	bl	15cb8 <strlen@plt>
   3483c:	ldr	r2, [pc, #-300]	; 34718 <ftello64@plt+0x1e1d8>
   34840:	mov	r1, #100	; 0x64
   34844:	str	r5, [sp]
   34848:	mov	r3, r0
   3484c:	add	r0, sp, #232	; 0xe8
   34850:	bl	16060 <gpgrt_snprintf@plt>
   34854:	add	r1, sp, #232	; 0xe8
   34858:	add	r2, sp, #48	; 0x30
   3485c:	ldr	r0, [sp, #28]
   34860:	bl	1fac0 <ftello64@plt+0x9580>
   34864:	subs	r6, r0, #0
   34868:	beq	34290 <ftello64@plt+0x1dd50>
   3486c:	ldr	r3, [r4, #8]
   34870:	cmp	r3, #0
   34874:	beq	34e34 <ftello64@plt+0x1e8f4>
   34878:	ldr	r4, [r4]
   3487c:	cmp	r4, #0
   34880:	bne	3486c <ftello64@plt+0x1e32c>
   34884:	mov	r2, #5
   34888:	ldr	r1, [pc, #-320]	; 34750 <ftello64@plt+0x1e210>
   3488c:	mov	r0, r4
   34890:	bl	15718 <dcgettext@plt>
   34894:	ldr	r3, [r4, #4]
   34898:	udf	#0
   3489c:	mov	r2, #5
   348a0:	ldr	r1, [pc, #-396]	; 3471c <ftello64@plt+0x1e1dc>
   348a4:	mov	r0, #0
   348a8:	bl	15718 <dcgettext@plt>
   348ac:	ldr	r4, [r4, #4]
   348b0:	mov	r5, r0
   348b4:	mov	r0, r6
   348b8:	bl	161e0 <gpg_strerror@plt>
   348bc:	ldr	r7, [sp, #20]
   348c0:	mov	r1, r4
   348c4:	mov	r2, r7
   348c8:	mov	r3, r0
   348cc:	mov	r0, r5
   348d0:	bl	487a0 <ftello64@plt+0x32260>
   348d4:	ldr	r0, [sp, #52]	; 0x34
   348d8:	bl	156a0 <gcry_free@plt>
   348dc:	mov	r0, r7
   348e0:	bl	156a0 <gcry_free@plt>
   348e4:	b	339bc <ftello64@plt+0x1d47c>
   348e8:	ldrb	r2, [r3, #12]
   348ec:	cmp	r2, #0
   348f0:	beq	34a00 <ftello64@plt+0x1e4c0>
   348f4:	add	r5, r3, #12
   348f8:	mov	r0, r5
   348fc:	bl	15cb8 <strlen@plt>
   34900:	add	r0, r0, #3
   34904:	bl	15364 <gcry_malloc@plt>
   34908:	subs	r8, r0, #0
   3490c:	beq	35368 <ftello64@plt+0x1ee28>
   34910:	mov	r0, r8
   34914:	mov	r3, #60	; 0x3c
   34918:	mov	r1, r5
   3491c:	strb	r3, [r0], #1
   34920:	bl	156e8 <stpcpy@plt>
   34924:	ldr	r3, [pc, #-524]	; 34720 <ftello64@plt+0x1e1e0>
   34928:	mov	r1, r8
   3492c:	ldrh	r3, [r3]
   34930:	strh	r3, [r0]
   34934:	ldr	r0, [sp, #72]	; 0x48
   34938:	bl	15868 <ksba_certreq_add_subject@plt>
   3493c:	mov	r5, r0
   34940:	mov	r0, r8
   34944:	bl	156a0 <gcry_free@plt>
   34948:	cmp	r5, #0
   3494c:	bne	3534c <ftello64@plt+0x1ee0c>
   34950:	add	r7, r7, #1
   34954:	b	34660 <ftello64@plt+0x1e120>
   34958:	ldrb	r3, [r5, #12]
   3495c:	cmp	r3, #0
   34960:	beq	34aec <ftello64@plt+0x1e5ac>
   34964:	add	r5, r5, #12
   34968:	mov	r0, r5
   3496c:	bl	15cb8 <strlen@plt>
   34970:	subs	r7, r0, #0
   34974:	beq	352a8 <ftello64@plt+0x1ed68>
   34978:	mov	r3, r7
   3497c:	ldr	r2, [pc, #-508]	; 34788 <ftello64@plt+0x1e248>
   34980:	mov	r1, #30
   34984:	add	r0, sp, #156	; 0x9c
   34988:	bl	16060 <gpgrt_snprintf@plt>
   3498c:	add	r0, sp, #156	; 0x9c
   34990:	bl	15cb8 <strlen@plt>
   34994:	add	r7, r7, #14
   34998:	add	r0, r7, r0
   3499c:	bl	15364 <gcry_malloc@plt>
   349a0:	subs	r7, r0, #0
   349a4:	beq	35368 <ftello64@plt+0x1ee28>
   349a8:	ldr	r3, [pc, #-652]	; 34724 <ftello64@plt+0x1e1e4>
   349ac:	ldm	r3!, {r0, r1, r2}
   349b0:	str	r2, [r7, #8]
   349b4:	str	r0, [r7]
   349b8:	str	r1, [r7, #4]
   349bc:	add	r0, r7, #11
   349c0:	add	r1, sp, #156	; 0x9c
   349c4:	bl	156e8 <stpcpy@plt>
   349c8:	mov	r1, r5
   349cc:	bl	156e8 <stpcpy@plt>
   349d0:	ldr	r3, [pc, #-588]	; 3478c <ftello64@plt+0x1e24c>
   349d4:	mov	r1, r7
   349d8:	ldrh	r3, [r3]
   349dc:	strh	r3, [r0]
   349e0:	ldr	r0, [sp, #72]	; 0x48
   349e4:	bl	15868 <ksba_certreq_add_subject@plt>
   349e8:	mov	r5, r0
   349ec:	mov	r0, r7
   349f0:	bl	156a0 <gcry_free@plt>
   349f4:	cmp	r5, #0
   349f8:	bne	3534c <ftello64@plt+0x1ee0c>
   349fc:	add	r8, r8, #1
   34a00:	mov	r7, r8
   34a04:	mov	r5, r4
   34a08:	b	34a18 <ftello64@plt+0x1e4d8>
   34a0c:	ldr	r5, [r5]
   34a10:	cmp	r5, #0
   34a14:	beq	34b28 <ftello64@plt+0x1e5e8>
   34a18:	ldr	r3, [r5, #8]
   34a1c:	cmp	r3, #6
   34a20:	bne	34a0c <ftello64@plt+0x1e4cc>
   34a24:	cmp	r7, #0
   34a28:	sub	r3, r7, #1
   34a2c:	beq	34958 <ftello64@plt+0x1e418>
   34a30:	mov	r7, r3
   34a34:	b	34a0c <ftello64@plt+0x1e4cc>
   34a38:	cmp	r1, #0
   34a3c:	sub	r1, r1, #1
   34a40:	bne	34af8 <ftello64@plt+0x1e5b8>
   34a44:	ldrb	r2, [r3, #12]
   34a48:	cmp	r2, #0
   34a4c:	beq	34b78 <ftello64@plt+0x1e638>
   34a50:	add	r5, r3, #12
   34a54:	mov	r0, r5
   34a58:	bl	15cb8 <strlen@plt>
   34a5c:	subs	r8, r0, #0
   34a60:	beq	35320 <ftello64@plt+0x1ede0>
   34a64:	mov	r3, r8
   34a68:	ldr	r2, [pc, #-744]	; 34788 <ftello64@plt+0x1e248>
   34a6c:	mov	r1, #30
   34a70:	add	r0, sp, #156	; 0x9c
   34a74:	bl	16060 <gpgrt_snprintf@plt>
   34a78:	add	r0, sp, #156	; 0x9c
   34a7c:	bl	15cb8 <strlen@plt>
   34a80:	add	r8, r8, #9
   34a84:	add	r0, r8, r0
   34a88:	bl	15364 <gcry_malloc@plt>
   34a8c:	subs	r8, r0, #0
   34a90:	beq	35368 <ftello64@plt+0x1ee28>
   34a94:	ldr	r2, [pc, #-884]	; 34728 <ftello64@plt+0x1e1e8>
   34a98:	add	r1, sp, #156	; 0x9c
   34a9c:	ldrh	r3, [r2, #4]
   34aa0:	ldr	r0, [r2]
   34aa4:	strh	r3, [r8, #4]
   34aa8:	str	r0, [r8]
   34aac:	add	r0, r8, #6
   34ab0:	bl	156e8 <stpcpy@plt>
   34ab4:	mov	r1, r5
   34ab8:	bl	156e8 <stpcpy@plt>
   34abc:	ldr	r3, [pc, #-824]	; 3478c <ftello64@plt+0x1e24c>
   34ac0:	mov	r1, r8
   34ac4:	ldrh	r3, [r3]
   34ac8:	strh	r3, [r0]
   34acc:	ldr	r0, [sp, #72]	; 0x48
   34ad0:	bl	15868 <ksba_certreq_add_subject@plt>
   34ad4:	mov	r5, r0
   34ad8:	mov	r0, r8
   34adc:	bl	156a0 <gcry_free@plt>
   34ae0:	cmp	r5, #0
   34ae4:	bne	3534c <ftello64@plt+0x1ee0c>
   34ae8:	add	r7, r7, #1
   34aec:	mov	r1, r7
   34af0:	mov	r3, r4
   34af4:	b	34b04 <ftello64@plt+0x1e5c4>
   34af8:	ldr	r3, [r3]
   34afc:	cmp	r3, #0
   34b00:	beq	34b78 <ftello64@plt+0x1e638>
   34b04:	ldr	r2, [r3, #8]
   34b08:	cmp	r2, #7
   34b0c:	bne	34af8 <ftello64@plt+0x1e5b8>
   34b10:	b	34a38 <ftello64@plt+0x1e4f8>
   34b14:	mov	r8, r3
   34b18:	b	34a00 <ftello64@plt+0x1e4c0>
   34b1c:	mov	r9, r3
   34b20:	ldr	r2, [pc, #-1020]	; 3472c <ftello64@plt+0x1e1ec>
   34b24:	b	342e0 <ftello64@plt+0x1dda0>
   34b28:	mov	r7, r5
   34b2c:	b	34aec <ftello64@plt+0x1e5ac>
   34b30:	mov	r2, #5
   34b34:	ldr	r1, [pc, #-1036]	; 34730 <ftello64@plt+0x1e1f0>
   34b38:	mov	r0, #0
   34b3c:	bl	15718 <dcgettext@plt>
   34b40:	ldr	r4, [r4, #4]
   34b44:	mov	r7, r0
   34b48:	mov	r0, r6
   34b4c:	bl	161e0 <gpg_strerror@plt>
   34b50:	mov	r2, r5
   34b54:	mov	r1, r4
   34b58:	mov	r3, r0
   34b5c:	mov	r0, r7
   34b60:	bl	487a0 <ftello64@plt+0x32260>
   34b64:	ldr	r0, [sp, #52]	; 0x34
   34b68:	bl	156a0 <gcry_free@plt>
   34b6c:	mov	r0, #0
   34b70:	bl	156a0 <gcry_free@plt>
   34b74:	b	339bc <ftello64@plt+0x1d47c>
   34b78:	ldr	r1, [sp, #32]
   34b7c:	ldr	r0, [sp, #72]	; 0x48
   34b80:	bl	153ac <ksba_certreq_set_public_key@plt>
   34b84:	subs	r7, r0, #0
   34b88:	bne	35108 <ftello64@plt+0x1ebc8>
   34b8c:	mov	r1, #3
   34b90:	mov	r0, r4
   34b94:	bl	33674 <ftello64@plt+0x1d134>
   34b98:	cmp	r0, #0
   34b9c:	beq	34c44 <ftello64@plt+0x1e704>
   34ba0:	ldr	r3, [pc, #-1140]	; 34734 <ftello64@plt+0x1e1f4>
   34ba4:	tst	r0, #1
   34ba8:	strh	r3, [sp, #188]	; 0xbc
   34bac:	mvnne	r3, #63	; 0x3f
   34bb0:	strbne	r3, [sp, #191]	; 0xbf
   34bb4:	strbeq	r7, [sp, #191]	; 0xbf
   34bb8:	tst	r0, #2
   34bbc:	strb	r7, [sp, #190]	; 0xbe
   34bc0:	ldrbne	r3, [sp, #191]	; 0xbf
   34bc4:	mov	r2, #1
   34bc8:	orrne	r3, r3, #48	; 0x30
   34bcc:	strbne	r3, [sp, #191]	; 0xbf
   34bd0:	tst	r0, #4
   34bd4:	ldrbne	r3, [sp, #191]	; 0xbf
   34bd8:	orrne	r3, r3, #6
   34bdc:	strbne	r3, [sp, #191]	; 0xbf
   34be0:	mov	r3, #0
   34be4:	ldrb	r1, [sp, #191]	; 0xbf
   34be8:	b	34c08 <ftello64@plt+0x1e6c8>
   34bec:	add	r3, r3, #1
   34bf0:	mov	r0, #1
   34bf4:	uxtb	r3, r3
   34bf8:	cmp	r3, #32
   34bfc:	lsl	r2, r2, #1
   34c00:	str	r0, [sp, #24]
   34c04:	beq	34c1c <ftello64@plt+0x1e6dc>
   34c08:	tst	r1, r2
   34c0c:	beq	34bec <ftello64@plt+0x1e6ac>
   34c10:	ldr	r2, [sp, #24]
   34c14:	cmp	r2, #0
   34c18:	beq	34c20 <ftello64@plt+0x1e6e0>
   34c1c:	strb	r3, [sp, #190]	; 0xbe
   34c20:	mov	r3, #4
   34c24:	str	r3, [sp]
   34c28:	mov	r2, #1
   34c2c:	add	r3, sp, #188	; 0xbc
   34c30:	ldr	r1, [pc, #-1280]	; 34738 <ftello64@plt+0x1e1f8>
   34c34:	ldr	r0, [sp, #72]	; 0x48
   34c38:	bl	159dc <ksba_certreq_add_extension@plt>
   34c3c:	subs	r5, r0, #0
   34c40:	bne	35334 <ftello64@plt+0x1edf4>
   34c44:	ldr	r3, [r4, #8]
   34c48:	mov	r5, r4
   34c4c:	cmp	r3, #8
   34c50:	beq	34c6c <ftello64@plt+0x1e72c>
   34c54:	ldr	r5, [r5]
   34c58:	cmp	r5, #0
   34c5c:	beq	34ea4 <ftello64@plt+0x1e964>
   34c60:	ldr	r3, [r5, #8]
   34c64:	cmp	r3, #8
   34c68:	bne	34c54 <ftello64@plt+0x1e714>
   34c6c:	ldrb	r3, [r5, #12]
   34c70:	cmp	r3, #0
   34c74:	beq	34ea4 <ftello64@plt+0x1e964>
   34c78:	add	r5, r5, #12
   34c7c:	mov	r0, r5
   34c80:	ldr	r1, [pc, #-1356]	; 3473c <ftello64@plt+0x1e1fc>
   34c84:	bl	15424 <strcmp@plt>
   34c88:	cmp	r0, #0
   34c8c:	bne	35138 <ftello64@plt+0x1ebf8>
   34c90:	ldr	r3, [pc, #-1368]	; 34740 <ftello64@plt+0x1e200>
   34c94:	mov	r1, #8
   34c98:	add	r0, sp, #191	; 0xbf
   34c9c:	ldr	r3, [r3]
   34ca0:	strh	r3, [sp, #188]	; 0xbc
   34ca4:	lsr	r3, r3, #16
   34ca8:	strb	r3, [sp, #190]	; 0xbe
   34cac:	bl	1627c <gcry_create_nonce@plt>
   34cb0:	ldrb	r3, [sp, #191]	; 0xbf
   34cb4:	mov	r2, #41	; 0x29
   34cb8:	add	r1, sp, #188	; 0xbc
   34cbc:	and	r3, r3, #127	; 0x7f
   34cc0:	ldr	r0, [sp, #72]	; 0x48
   34cc4:	strb	r3, [sp, #191]	; 0xbf
   34cc8:	strb	r2, [sp, #199]	; 0xc7
   34ccc:	bl	15ba4 <ksba_certreq_set_serial@plt>
   34cd0:	mov	r7, r0
   34cd4:	cmp	r7, #0
   34cd8:	bne	35398 <ftello64@plt+0x1ee58>
   34cdc:	ldr	r3, [r4, #8]
   34ce0:	mov	r1, r4
   34ce4:	cmp	r3, #9
   34ce8:	beq	34d04 <ftello64@plt+0x1e7c4>
   34cec:	ldr	r1, [r1]
   34cf0:	cmp	r1, #0
   34cf4:	beq	352c8 <ftello64@plt+0x1ed88>
   34cf8:	ldr	r2, [r1, #8]
   34cfc:	cmp	r2, #9
   34d00:	bne	34cec <ftello64@plt+0x1e7ac>
   34d04:	ldrb	r2, [r1, #12]
   34d08:	cmp	r2, #0
   34d0c:	beq	352c8 <ftello64@plt+0x1ed88>
   34d10:	add	r1, r1, #12
   34d14:	ldr	r0, [sp, #72]	; 0x48
   34d18:	bl	15370 <ksba_certreq_set_issuer@plt>
   34d1c:	cmp	r0, #0
   34d20:	bne	353d0 <ftello64@plt+0x1ee90>
   34d24:	ldr	r3, [r4, #8]
   34d28:	cmp	r3, #10
   34d2c:	mov	r1, r4
   34d30:	beq	34d4c <ftello64@plt+0x1e80c>
   34d34:	ldr	r1, [r1]
   34d38:	cmp	r1, #0
   34d3c:	beq	353c0 <ftello64@plt+0x1ee80>
   34d40:	ldr	r3, [r1, #8]
   34d44:	cmp	r3, #10
   34d48:	bne	34d34 <ftello64@plt+0x1e7f4>
   34d4c:	ldrb	r3, [r1, #12]
   34d50:	cmp	r3, #0
   34d54:	beq	353c0 <ftello64@plt+0x1ee80>
   34d58:	add	r5, sp, #100	; 0x64
   34d5c:	add	r1, r1, #12
   34d60:	mov	r0, r5
   34d64:	bl	4d6f4 <ftello64@plt+0x371b4>
   34d68:	cmp	r0, #0
   34d6c:	beq	359a0 <ftello64@plt+0x1f460>
   34d70:	mov	r2, r5
   34d74:	mov	r1, #0
   34d78:	ldr	r0, [sp, #72]	; 0x48
   34d7c:	bl	15cf4 <ksba_certreq_set_validity@plt>
   34d80:	cmp	r0, #0
   34d84:	bne	35990 <ftello64@plt+0x1f450>
   34d88:	ldr	r3, [r4, #8]
   34d8c:	mov	r1, r4
   34d90:	cmp	r3, #11
   34d94:	beq	34db0 <ftello64@plt+0x1e870>
   34d98:	ldr	r1, [r1]
   34d9c:	cmp	r1, #0
   34da0:	beq	35488 <ftello64@plt+0x1ef48>
   34da4:	ldr	r3, [r1, #8]
   34da8:	cmp	r3, #11
   34dac:	bne	34d98 <ftello64@plt+0x1e858>
   34db0:	ldrb	r3, [r1, #12]
   34db4:	cmp	r3, #0
   34db8:	beq	35488 <ftello64@plt+0x1ef48>
   34dbc:	add	r1, r1, #12
   34dc0:	mov	r0, r5
   34dc4:	bl	4d6f4 <ftello64@plt+0x371b4>
   34dc8:	cmp	r0, #0
   34dcc:	beq	35588 <ftello64@plt+0x1f048>
   34dd0:	mov	r2, r5
   34dd4:	mov	r1, #1
   34dd8:	ldr	r0, [sp, #72]	; 0x48
   34ddc:	bl	15cf4 <ksba_certreq_set_validity@plt>
   34de0:	cmp	r0, #0
   34de4:	beq	35488 <ftello64@plt+0x1ef48>
   34de8:	bl	161e0 <gpg_strerror@plt>
   34dec:	mov	r1, r0
   34df0:	ldr	r0, [pc, #-1716]	; 34744 <ftello64@plt+0x1e204>
   34df4:	b	353a8 <ftello64@plt+0x1ee68>
   34df8:	mov	r6, r0
   34dfc:	ldr	r0, [sp, #64]	; 0x40
   34e00:	bl	5c450 <ftello64@plt+0x45f10>
   34e04:	b	3432c <ftello64@plt+0x1ddec>
   34e08:	mov	r0, r8
   34e0c:	mov	r2, #5
   34e10:	ldr	r1, [pc, #-1744]	; 34748 <ftello64@plt+0x1e208>
   34e14:	b	339a4 <ftello64@plt+0x1d464>
   34e18:	mov	fp, #8
   34e1c:	b	345d0 <ftello64@plt+0x1e090>
   34e20:	mov	r0, r2
   34e24:	ldr	r1, [pc, #-1760]	; 3474c <ftello64@plt+0x1e20c>
   34e28:	bl	15c4c <gcry_md_debug@plt>
   34e2c:	ldr	r2, [sp, #76]	; 0x4c
   34e30:	b	345fc <ftello64@plt+0x1e0bc>
   34e34:	mov	r2, #5
   34e38:	ldr	r1, [pc, #-1776]	; 34750 <ftello64@plt+0x1e210>
   34e3c:	mov	r0, #0
   34e40:	bl	15718 <dcgettext@plt>
   34e44:	ldr	r4, [r4, #4]
   34e48:	mov	r5, r0
   34e4c:	mov	r0, r6
   34e50:	bl	161e0 <gpg_strerror@plt>
   34e54:	mov	r7, r0
   34e58:	mov	r0, r6
   34e5c:	bl	15c70 <gpg_strsource@plt>
   34e60:	mov	r2, r7
   34e64:	mov	r1, r4
   34e68:	mov	r3, r0
   34e6c:	mov	r0, r5
   34e70:	b	34b60 <ftello64@plt+0x1e620>
   34e74:	bl	161e0 <gpg_strerror@plt>
   34e78:	mov	r1, r0
   34e7c:	ldr	r0, [pc, #-1840]	; 34754 <ftello64@plt+0x1e214>
   34e80:	bl	487a0 <ftello64@plt+0x32260>
   34e84:	ldr	r0, [sp, #76]	; 0x4c
   34e88:	bl	15484 <gcry_md_close@plt>
   34e8c:	ldr	r0, [sp, #72]	; 0x48
   34e90:	bl	15760 <ksba_certreq_release@plt>
   34e94:	b	34dfc <ftello64@plt+0x1e8bc>
   34e98:	ldr	r9, [sp, #24]
   34e9c:	ldr	fp, [sp, #36]	; 0x24
   34ea0:	mov	r6, #1
   34ea4:	ldr	r3, [pc, #-1876]	; 34758 <ftello64@plt+0x1e218>
   34ea8:	cmp	r6, #0
   34eac:	ldr	r4, [pc, #-1880]	; 3475c <ftello64@plt+0x1e21c>
   34eb0:	ldr	r8, [pc, #-1880]	; 34760 <ftello64@plt+0x1e220>
   34eb4:	ldr	r7, [pc, #-1880]	; 34764 <ftello64@plt+0x1e224>
   34eb8:	moveq	r4, r3
   34ebc:	b	34ec8 <ftello64@plt+0x1e988>
   34ec0:	cmp	r3, #6
   34ec4:	beq	350a8 <ftello64@plt+0x1eb68>
   34ec8:	add	r1, sp, #80	; 0x50
   34ecc:	ldr	r0, [sp, #72]	; 0x48
   34ed0:	bl	153b8 <ksba_certreq_build@plt>
   34ed4:	subs	r6, r0, #0
   34ed8:	bne	35474 <ftello64@plt+0x1ef34>
   34edc:	ldr	r3, [sp, #80]	; 0x50
   34ee0:	cmp	r3, #7
   34ee4:	bne	34ec0 <ftello64@plt+0x1e980>
   34ee8:	mov	r3, r6
   34eec:	mov	r2, r6
   34ef0:	mov	r1, r6
   34ef4:	ldr	r0, [sp, #32]
   34ef8:	bl	1648c <gcry_sexp_canon_len@plt>
   34efc:	subs	r3, r0, #0
   34f00:	beq	35454 <ftello64@plt+0x1ef14>
   34f04:	mov	r1, r6
   34f08:	ldr	r2, [sp, #32]
   34f0c:	add	r0, sp, #84	; 0x54
   34f10:	bl	15628 <gcry_sexp_sscan@plt>
   34f14:	subs	r6, r0, #0
   34f18:	bne	35440 <ftello64@plt+0x1ef00>
   34f1c:	add	r1, sp, #136	; 0x88
   34f20:	ldr	r0, [sp, #84]	; 0x54
   34f24:	bl	161b0 <gcry_pk_get_keygrip@plt>
   34f28:	cmp	r0, #0
   34f2c:	beq	35418 <ftello64@plt+0x1eed8>
   34f30:	ldr	r0, [sp, #84]	; 0x54
   34f34:	bl	155c8 <gcry_sexp_release@plt>
   34f38:	add	r2, sp, #188	; 0xbc
   34f3c:	mov	r1, #20
   34f40:	add	r0, sp, #136	; 0x88
   34f44:	bl	4ef98 <ftello64@plt+0x38a58>
   34f48:	add	r2, sp, #188	; 0xbc
   34f4c:	mov	r1, r4
   34f50:	mov	r0, r8
   34f54:	bl	4873c <ftello64@plt+0x321fc>
   34f58:	ldr	r3, [sp, #20]
   34f5c:	cmp	r3, #0
   34f60:	beq	35020 <ftello64@plt+0x1eae0>
   34f64:	mov	r1, fp
   34f68:	ldr	r0, [sp, #76]	; 0x4c
   34f6c:	bl	15520 <gcry_md_read@plt>
   34f70:	mov	r5, r0
   34f74:	mov	r0, fp
   34f78:	bl	1540c <gcry_md_get_algo_dlen@plt>
   34f7c:	add	ip, sp, #96	; 0x60
   34f80:	add	r1, sp, #88	; 0x58
   34f84:	mov	r2, r6
   34f88:	str	r1, [sp, #8]
   34f8c:	mov	r3, r5
   34f90:	str	fp, [sp, #4]
   34f94:	str	ip, [sp, #12]
   34f98:	ldr	r1, [sp, #20]
   34f9c:	str	r0, [sp]
   34fa0:	ldr	r0, [sp, #28]
   34fa4:	bl	1f44c <ftello64@plt+0x8f0c>
   34fa8:	mov	r6, r0
   34fac:	cmp	r6, #0
   34fb0:	bne	35290 <ftello64@plt+0x1ed50>
   34fb4:	str	r6, [sp]
   34fb8:	add	r3, sp, #92	; 0x5c
   34fbc:	mov	r2, fp
   34fc0:	ldr	r1, [sp, #96]	; 0x60
   34fc4:	ldr	r0, [sp, #88]	; 0x58
   34fc8:	bl	1a2b8 <ftello64@plt+0x3d78>
   34fcc:	mov	r6, r0
   34fd0:	ldr	r0, [sp, #88]	; 0x58
   34fd4:	bl	156a0 <gcry_free@plt>
   34fd8:	cmp	r6, #0
   34fdc:	beq	34ff8 <ftello64@plt+0x1eab8>
   34fe0:	mov	r0, r6
   34fe4:	bl	161e0 <gpg_strerror@plt>
   34fe8:	mov	r1, r0
   34fec:	ldr	r0, [pc, #-2188]	; 34768 <ftello64@plt+0x1e228>
   34ff0:	bl	487a0 <ftello64@plt+0x32260>
   34ff4:	b	34e84 <ftello64@plt+0x1e944>
   34ff8:	ldr	r1, [sp, #92]	; 0x5c
   34ffc:	ldr	r0, [sp, #72]	; 0x48
   35000:	bl	16108 <ksba_certreq_set_sig_val@plt>
   35004:	mov	r6, r0
   35008:	ldr	r0, [sp, #92]	; 0x5c
   3500c:	bl	156a0 <gcry_free@plt>
   35010:	cmp	r6, #0
   35014:	bne	34fe0 <ftello64@plt+0x1eaa0>
   35018:	ldr	r3, [sp, #80]	; 0x50
   3501c:	b	34ec0 <ftello64@plt+0x1e980>
   35020:	bl	42198 <ftello64@plt+0x2bc58>
   35024:	mov	r2, #5
   35028:	mov	r1, r7
   3502c:	mov	r6, r0
   35030:	ldr	r0, [sp, #20]
   35034:	bl	15718 <dcgettext@plt>
   35038:	bl	4f490 <ftello64@plt+0x38f50>
   3503c:	mov	r5, r0
   35040:	mov	r0, r6
   35044:	bl	42208 <ftello64@plt+0x2bcc8>
   35048:	mov	r1, fp
   3504c:	ldr	r0, [sp, #76]	; 0x4c
   35050:	bl	15520 <gcry_md_read@plt>
   35054:	mov	r6, r0
   35058:	mov	r0, fp
   3505c:	bl	1540c <gcry_md_get_algo_dlen@plt>
   35060:	add	ip, sp, #96	; 0x60
   35064:	add	r2, sp, #88	; 0x58
   35068:	mov	r3, r6
   3506c:	str	r2, [sp, #8]
   35070:	str	fp, [sp, #4]
   35074:	add	r1, sp, #188	; 0xbc
   35078:	str	ip, [sp, #12]
   3507c:	mov	r2, r5
   35080:	str	r0, [sp]
   35084:	ldr	r0, [sp, #28]
   35088:	bl	1f178 <ftello64@plt+0x8c38>
   3508c:	mov	r6, r0
   35090:	mov	r0, r5
   35094:	bl	156a0 <gcry_free@plt>
   35098:	b	34fac <ftello64@plt+0x1ea6c>
   3509c:	ldr	r9, [sp, #24]
   350a0:	mov	r0, r8
   350a4:	bl	156a0 <gcry_free@plt>
   350a8:	ldr	r0, [sp, #76]	; 0x4c
   350ac:	bl	15484 <gcry_md_close@plt>
   350b0:	ldr	r0, [sp, #72]	; 0x48
   350b4:	bl	15760 <ksba_certreq_release@plt>
   350b8:	ldr	r0, [sp, #64]	; 0x40
   350bc:	bl	5c2dc <ftello64@plt+0x45d9c>
   350c0:	subs	r6, r0, #0
   350c4:	beq	350dc <ftello64@plt+0x1eb9c>
   350c8:	bl	161e0 <gpg_strerror@plt>
   350cc:	mov	r1, r0
   350d0:	ldr	r0, [pc, #-2412]	; 3476c <ftello64@plt+0x1e22c>
   350d4:	bl	487a0 <ftello64@plt+0x32260>
   350d8:	b	34dfc <ftello64@plt+0x1e8bc>
   350dc:	ldr	r0, [sp, #28]
   350e0:	ldr	r2, [pc, #-2424]	; 34770 <ftello64@plt+0x1e230>
   350e4:	mov	r1, #57	; 0x39
   350e8:	bl	1e3f8 <ftello64@plt+0x7eb8>
   350ec:	ldr	r3, [pc, #-2432]	; 34774 <ftello64@plt+0x1e234>
   350f0:	cmp	r9, #0
   350f4:	ldr	r1, [pc, #-2436]	; 34778 <ftello64@plt+0x1e238>
   350f8:	ldr	r0, [pc, #-2436]	; 3477c <ftello64@plt+0x1e23c>
   350fc:	moveq	r1, r3
   35100:	bl	4873c <ftello64@plt+0x321fc>
   35104:	b	34dfc <ftello64@plt+0x1e8bc>
   35108:	bl	161e0 <gpg_strerror@plt>
   3510c:	mov	r6, r7
   35110:	mov	r1, r0
   35114:	ldr	r0, [pc, #-2460]	; 34780 <ftello64@plt+0x1e240>
   35118:	bl	487a0 <ftello64@plt+0x32260>
   3511c:	b	34e84 <ftello64@plt+0x1e944>
   35120:	bl	161e0 <gpg_strerror@plt>
   35124:	mov	r6, r5
   35128:	mov	r1, r0
   3512c:	ldr	r0, [pc, #-2480]	; 34784 <ftello64@plt+0x1e244>
   35130:	bl	487a0 <ftello64@plt+0x32260>
   35134:	b	34e84 <ftello64@plt+0x1e944>
   35138:	mov	r0, r5
   3513c:	bl	15cb8 <strlen@plt>
   35140:	add	r0, r0, #4
   35144:	bl	15364 <gcry_malloc@plt>
   35148:	subs	r8, r0, #0
   3514c:	beq	352c0 <ftello64@plt+0x1ed80>
   35150:	mov	r0, r5
   35154:	bl	15cb8 <strlen@plt>
   35158:	mov	r1, r5
   3515c:	tst	r0, #1
   35160:	mov	r0, r8
   35164:	movne	r3, #48	; 0x30
   35168:	strbne	r3, [r0], #1
   3516c:	mov	r3, #48	; 0x30
   35170:	strb	r3, [r0]
   35174:	strb	r3, [r0, #1]
   35178:	add	r0, r0, #2
   3517c:	bl	15970 <strcpy@plt>
   35180:	ldrb	r3, [r8]
   35184:	cmp	r3, #0
   35188:	beq	3520c <ftello64@plt+0x1eccc>
   3518c:	ldrb	r2, [r8, #1]
   35190:	cmp	r2, #0
   35194:	beq	3520c <ftello64@plt+0x1eccc>
   35198:	sub	r1, r8, #1
   3519c:	add	r0, r8, #1
   351a0:	b	351b0 <ftello64@plt+0x1ec70>
   351a4:	ldrb	r2, [r0, r7, lsl #1]
   351a8:	cmp	r2, #0
   351ac:	beq	3520c <ftello64@plt+0x1eccc>
   351b0:	cmp	r3, #57	; 0x39
   351b4:	lslls	r3, r3, #4
   351b8:	andls	r3, r3, #240	; 0xf0
   351bc:	bls	351d4 <ftello64@plt+0x1ec94>
   351c0:	cmp	r3, #70	; 0x46
   351c4:	subls	r3, r3, #55	; 0x37
   351c8:	subhi	r3, r3, #87	; 0x57
   351cc:	lsl	r3, r3, #4
   351d0:	uxtb	r3, r3
   351d4:	cmp	r2, #57	; 0x39
   351d8:	subls	r2, r2, #48	; 0x30
   351dc:	uxtbls	r2, r2
   351e0:	bls	351f4 <ftello64@plt+0x1ecb4>
   351e4:	cmp	r2, #70	; 0x46
   351e8:	subls	r2, r2, #55	; 0x37
   351ec:	subhi	r2, r2, #87	; 0x57
   351f0:	uxtb	r2, r2
   351f4:	add	r7, r7, #1
   351f8:	add	r3, r3, r2
   351fc:	strb	r3, [r1, #1]!
   35200:	ldrb	r3, [r8, r7, lsl #1]
   35204:	cmp	r3, #0
   35208:	bne	351a4 <ftello64@plt+0x1ec64>
   3520c:	mov	r3, r7
   35210:	ldr	r2, [pc, #-2704]	; 34788 <ftello64@plt+0x1e248>
   35214:	mov	r1, #30
   35218:	add	r0, sp, #156	; 0x9c
   3521c:	bl	16060 <gpgrt_snprintf@plt>
   35220:	add	r0, sp, #156	; 0x9c
   35224:	bl	15cb8 <strlen@plt>
   35228:	add	r0, r0, r7
   3522c:	add	r0, r0, #3
   35230:	bl	15364 <gcry_malloc@plt>
   35234:	subs	r5, r0, #0
   35238:	beq	353e0 <ftello64@plt+0x1eea0>
   3523c:	mov	r0, r5
   35240:	mov	r3, #40	; 0x28
   35244:	add	r1, sp, #156	; 0x9c
   35248:	strb	r3, [r0], #1
   3524c:	bl	156e8 <stpcpy@plt>
   35250:	mov	r1, r8
   35254:	mov	r2, r7
   35258:	bl	15610 <memcpy@plt>
   3525c:	ldr	r2, [pc, #-2776]	; 3478c <ftello64@plt+0x1e24c>
   35260:	ldrh	r2, [r2]
   35264:	mov	r3, r0
   35268:	mov	r0, r8
   3526c:	strh	r2, [r3, r7]
   35270:	bl	156a0 <gcry_free@plt>
   35274:	mov	r1, r5
   35278:	ldr	r0, [sp, #72]	; 0x48
   3527c:	bl	15ba4 <ksba_certreq_set_serial@plt>
   35280:	mov	r7, r0
   35284:	mov	r0, r5
   35288:	bl	156a0 <gcry_free@plt>
   3528c:	b	34cd4 <ftello64@plt+0x1e794>
   35290:	mov	r0, r6
   35294:	bl	161e0 <gpg_strerror@plt>
   35298:	mov	r1, r0
   3529c:	ldr	r0, [pc, #-2836]	; 34790 <ftello64@plt+0x1e250>
   352a0:	bl	487a0 <ftello64@plt+0x32260>
   352a4:	b	34e84 <ftello64@plt+0x1e944>
   352a8:	ldr	r3, [pc, #-2824]	; 347a8 <ftello64@plt+0x1e268>
   352ac:	ldr	r2, [pc, #-2848]	; 34794 <ftello64@plt+0x1e254>
   352b0:	ldr	r1, [pc, #-2760]	; 347f0 <ftello64@plt+0x1e2b0>
   352b4:	ldr	r0, [pc, #-2832]	; 347ac <ftello64@plt+0x1e26c>
   352b8:	bl	16504 <__assert_fail@plt>
   352bc:	ldr	r9, [sp, #24]
   352c0:	bl	15d48 <gpg_err_code_from_syserror@plt>
   352c4:	b	350a8 <ftello64@plt+0x1eb68>
   352c8:	ldr	r2, [sp, #36]	; 0x24
   352cc:	cmp	r2, #0
   352d0:	bne	34d28 <ftello64@plt+0x1e7e8>
   352d4:	mov	r3, #5
   352d8:	str	r3, [sp]
   352dc:	mov	r2, #1
   352e0:	ldr	r3, [pc, #-2896]	; 34798 <ftello64@plt+0x1e258>
   352e4:	ldr	r1, [pc, #-2896]	; 3479c <ftello64@plt+0x1e25c>
   352e8:	ldr	r0, [sp, #72]	; 0x48
   352ec:	bl	159dc <ksba_certreq_add_extension@plt>
   352f0:	cmp	r0, #0
   352f4:	bne	350a8 <ftello64@plt+0x1eb68>
   352f8:	mov	r3, #3
   352fc:	str	r3, [sp]
   35300:	ldr	r2, [sp, #36]	; 0x24
   35304:	ldr	r3, [pc, #-2924]	; 347a0 <ftello64@plt+0x1e260>
   35308:	ldr	r1, [pc, #-2924]	; 347a4 <ftello64@plt+0x1e264>
   3530c:	ldr	r0, [sp, #72]	; 0x48
   35310:	bl	159dc <ksba_certreq_add_extension@plt>
   35314:	cmp	r0, #0
   35318:	beq	34d24 <ftello64@plt+0x1e7e4>
   3531c:	b	350a8 <ftello64@plt+0x1eb68>
   35320:	ldr	r3, [pc, #-2944]	; 347a8 <ftello64@plt+0x1e268>
   35324:	mov	r2, #888	; 0x378
   35328:	ldr	r1, [pc, #-2880]	; 347f0 <ftello64@plt+0x1e2b0>
   3532c:	ldr	r0, [pc, #-2952]	; 347ac <ftello64@plt+0x1e26c>
   35330:	bl	16504 <__assert_fail@plt>
   35334:	bl	161e0 <gpg_strerror@plt>
   35338:	mov	r6, r5
   3533c:	mov	r1, r0
   35340:	ldr	r0, [pc, #-2968]	; 347b0 <ftello64@plt+0x1e270>
   35344:	bl	487a0 <ftello64@plt+0x32260>
   35348:	b	34e84 <ftello64@plt+0x1e944>
   3534c:	mov	r0, r5
   35350:	bl	161e0 <gpg_strerror@plt>
   35354:	mov	r6, r5
   35358:	mov	r1, r0
   3535c:	ldr	r0, [pc, #-2992]	; 347b4 <ftello64@plt+0x1e274>
   35360:	bl	487a0 <ftello64@plt+0x32260>
   35364:	b	34e84 <ftello64@plt+0x1e944>
   35368:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3536c:	cmp	r0, #0
   35370:	uxthne	r0, r0
   35374:	orrne	r0, r0, #50331648	; 0x3000000
   35378:	mov	r6, r0
   3537c:	ldr	r0, [sp, #76]	; 0x4c
   35380:	bl	15484 <gcry_md_close@plt>
   35384:	ldr	r0, [sp, #72]	; 0x48
   35388:	bl	15760 <ksba_certreq_release@plt>
   3538c:	cmp	r6, #0
   35390:	beq	350b8 <ftello64@plt+0x1eb78>
   35394:	b	34dfc <ftello64@plt+0x1e8bc>
   35398:	mov	r0, r7
   3539c:	bl	161e0 <gpg_strerror@plt>
   353a0:	mov	r1, r0
   353a4:	ldr	r0, [pc, #-3060]	; 347b8 <ftello64@plt+0x1e278>
   353a8:	bl	487a0 <ftello64@plt+0x32260>
   353ac:	ldr	r0, [sp, #76]	; 0x4c
   353b0:	bl	15484 <gcry_md_close@plt>
   353b4:	ldr	r0, [sp, #72]	; 0x48
   353b8:	bl	15760 <ksba_certreq_release@plt>
   353bc:	b	350b8 <ftello64@plt+0x1eb78>
   353c0:	add	r5, sp, #100	; 0x64
   353c4:	mov	r0, r5
   353c8:	bl	4d438 <ftello64@plt+0x36ef8>
   353cc:	b	34d70 <ftello64@plt+0x1e830>
   353d0:	bl	161e0 <gpg_strerror@plt>
   353d4:	mov	r1, r0
   353d8:	ldr	r0, [pc, #-3108]	; 347bc <ftello64@plt+0x1e27c>
   353dc:	b	353a8 <ftello64@plt+0x1ee68>
   353e0:	bl	15d48 <gpg_err_code_from_syserror@plt>
   353e4:	mov	r0, r8
   353e8:	bl	156a0 <gcry_free@plt>
   353ec:	ldr	r0, [sp, #76]	; 0x4c
   353f0:	bl	15484 <gcry_md_close@plt>
   353f4:	ldr	r0, [sp, #72]	; 0x48
   353f8:	bl	15760 <ksba_certreq_release@plt>
   353fc:	b	350b8 <ftello64@plt+0x1eb78>
   35400:	bl	15748 <__stack_chk_fail@plt>
   35404:	ldr	r3, [pc, #-3148]	; 347c0 <ftello64@plt+0x1e280>
   35408:	ldr	r2, [pc, #-3148]	; 347c4 <ftello64@plt+0x1e284>
   3540c:	ldr	r1, [pc, #-3108]	; 347f0 <ftello64@plt+0x1e2b0>
   35410:	ldr	r0, [pc, #-3152]	; 347c8 <ftello64@plt+0x1e288>
   35414:	bl	16504 <__assert_fail@plt>
   35418:	ldr	r0, [pc, #-3156]	; 347cc <ftello64@plt+0x1e28c>
   3541c:	bl	487a0 <ftello64@plt+0x32260>
   35420:	ldr	r0, [sp, #84]	; 0x54
   35424:	bl	155c8 <gcry_sexp_release@plt>
   35428:	ldr	r0, [sp, #76]	; 0x4c
   3542c:	bl	15484 <gcry_md_close@plt>
   35430:	ldr	r0, [sp, #72]	; 0x48
   35434:	bl	15760 <ksba_certreq_release@plt>
   35438:	ldr	r6, [pc, #-3184]	; 347d0 <ftello64@plt+0x1e290>
   3543c:	b	34dfc <ftello64@plt+0x1e8bc>
   35440:	bl	161e0 <gpg_strerror@plt>
   35444:	mov	r1, r0
   35448:	ldr	r0, [pc, #-3196]	; 347d4 <ftello64@plt+0x1e294>
   3544c:	bl	487a0 <ftello64@plt+0x32260>
   35450:	b	34e84 <ftello64@plt+0x1e944>
   35454:	ldr	r0, [pc, #-3204]	; 347d8 <ftello64@plt+0x1e298>
   35458:	bl	487a0 <ftello64@plt+0x32260>
   3545c:	ldr	r0, [sp, #76]	; 0x4c
   35460:	bl	15484 <gcry_md_close@plt>
   35464:	ldr	r0, [sp, #72]	; 0x48
   35468:	bl	15760 <ksba_certreq_release@plt>
   3546c:	ldr	r6, [pc, #-3224]	; 347dc <ftello64@plt+0x1e29c>
   35470:	b	34dfc <ftello64@plt+0x1e8bc>
   35474:	bl	161e0 <gpg_strerror@plt>
   35478:	mov	r1, r0
   3547c:	ldr	r0, [pc, #-3236]	; 347e0 <ftello64@plt+0x1e2a0>
   35480:	bl	487a0 <ftello64@plt+0x32260>
   35484:	b	34e84 <ftello64@plt+0x1e944>
   35488:	ldrd	r2, [sp, #32]
   3548c:	cmp	r3, #0
   35490:	moveq	r3, r2
   35494:	mov	r5, r3
   35498:	str	r3, [sp, #32]
   3549c:	mov	r3, #0
   354a0:	mov	r2, r3
   354a4:	mov	r1, r3
   354a8:	mov	r0, r5
   354ac:	bl	1648c <gcry_sexp_canon_len@plt>
   354b0:	mov	r3, #0
   354b4:	str	r3, [sp]
   354b8:	mov	r2, fp
   354bc:	add	r3, sp, #96	; 0x60
   354c0:	mov	r1, r0
   354c4:	mov	r0, r5
   354c8:	bl	1a2b8 <ftello64@plt+0x3d78>
   354cc:	subs	r5, r0, #0
   354d0:	beq	354f0 <ftello64@plt+0x1efb0>
   354d4:	mov	r0, r5
   354d8:	bl	161e0 <gpg_strerror@plt>
   354dc:	mov	r6, r5
   354e0:	mov	r1, r0
   354e4:	ldr	r0, [pc, #-3336]	; 347e4 <ftello64@plt+0x1e2a4>
   354e8:	bl	487a0 <ftello64@plt+0x32260>
   354ec:	b	34e84 <ftello64@plt+0x1e944>
   354f0:	ldr	r1, [sp, #96]	; 0x60
   354f4:	ldr	r0, [sp, #72]	; 0x48
   354f8:	bl	155ec <ksba_certreq_set_siginfo@plt>
   354fc:	mov	r5, r0
   35500:	ldr	r0, [sp, #96]	; 0x60
   35504:	bl	156a0 <gcry_free@plt>
   35508:	cmp	r5, #0
   3550c:	moveq	r3, r4
   35510:	bne	354d4 <ftello64@plt+0x1ef94>
   35514:	ldr	r2, [r3, #8]
   35518:	cmp	r2, #14
   3551c:	beq	35598 <ftello64@plt+0x1f058>
   35520:	ldr	r3, [r3]
   35524:	cmp	r3, #0
   35528:	bne	35514 <ftello64@plt+0x1efd4>
   3552c:	mov	r3, r4
   35530:	ldr	r2, [r3, #8]
   35534:	cmp	r2, #15
   35538:	beq	356e0 <ftello64@plt+0x1f1a0>
   3553c:	ldr	r3, [r3]
   35540:	cmp	r3, #0
   35544:	bne	35530 <ftello64@plt+0x1eff0>
   35548:	str	r9, [sp, #24]
   3554c:	str	fp, [sp, #36]	; 0x24
   35550:	mov	r7, r6
   35554:	mov	r3, r4
   35558:	b	35568 <ftello64@plt+0x1f028>
   3555c:	ldr	r3, [r3]
   35560:	cmp	r3, #0
   35564:	beq	34e98 <ftello64@plt+0x1e958>
   35568:	ldr	r2, [r3, #8]
   3556c:	cmp	r2, #16
   35570:	bne	3555c <ftello64@plt+0x1f01c>
   35574:	cmp	r7, #0
   35578:	sub	r2, r7, #1
   3557c:	beq	357e8 <ftello64@plt+0x1f2a8>
   35580:	mov	r7, r2
   35584:	b	3555c <ftello64@plt+0x1f01c>
   35588:	ldr	r2, [pc, #-3496]	; 347e8 <ftello64@plt+0x1e2a8>
   3558c:	ldr	r1, [pc, #-3496]	; 347ec <ftello64@plt+0x1e2ac>
   35590:	ldr	r0, [pc, #-3496]	; 347f0 <ftello64@plt+0x1e2b0>
   35594:	bl	48b00 <ftello64@plt+0x325c0>
   35598:	ldrb	r2, [r3, #12]
   3559c:	cmp	r2, #0
   355a0:	beq	3552c <ftello64@plt+0x1efec>
   355a4:	add	r7, r3, #12
   355a8:	mov	r0, r7
   355ac:	bl	15cb8 <strlen@plt>
   355b0:	add	r0, r0, #5
   355b4:	bl	15364 <gcry_malloc@plt>
   355b8:	subs	r5, r0, #0
   355bc:	beq	352c0 <ftello64@plt+0x1ed80>
   355c0:	mov	r1, r7
   355c4:	add	r0, r5, #4
   355c8:	bl	15970 <strcpy@plt>
   355cc:	ldrb	r3, [r5, #4]
   355d0:	cmp	r3, #0
   355d4:	beq	356d8 <ftello64@plt+0x1f198>
   355d8:	ldrb	r2, [r5, #5]
   355dc:	cmp	r2, #0
   355e0:	beq	35670 <ftello64@plt+0x1f130>
   355e4:	mvn	r0, #1
   355e8:	sub	r0, r0, r5
   355ec:	add	r1, r5, #3
   355f0:	mvn	ip, r5
   355f4:	b	35604 <ftello64@plt+0x1f0c4>
   355f8:	ldrb	r2, [ip, r1, lsl #1]
   355fc:	cmp	r2, #0
   35600:	beq	35660 <ftello64@plt+0x1f120>
   35604:	cmp	r3, #57	; 0x39
   35608:	lslls	r3, r3, #4
   3560c:	andls	r3, r3, #240	; 0xf0
   35610:	bls	35628 <ftello64@plt+0x1f0e8>
   35614:	cmp	r3, #70	; 0x46
   35618:	subls	r3, r3, #55	; 0x37
   3561c:	subhi	r3, r3, #87	; 0x57
   35620:	lsl	r3, r3, #4
   35624:	uxtb	r3, r3
   35628:	cmp	r2, #57	; 0x39
   3562c:	subls	r2, r2, #48	; 0x30
   35630:	uxtbls	r2, r2
   35634:	bls	35648 <ftello64@plt+0x1f108>
   35638:	cmp	r2, #70	; 0x46
   3563c:	subls	r2, r2, #55	; 0x37
   35640:	subhi	r2, r2, #87	; 0x57
   35644:	uxtb	r2, r2
   35648:	add	r3, r3, r2
   3564c:	add	lr, r0, r1
   35650:	strb	r3, [r1, #1]!
   35654:	ldrb	r3, [r0, r1, lsl #1]
   35658:	cmp	r3, #0
   3565c:	bne	355f8 <ftello64@plt+0x1f0b8>
   35660:	cmp	lr, #125	; 0x7d
   35664:	bls	35674 <ftello64@plt+0x1f134>
   35668:	mov	r0, r5
   3566c:	b	353e8 <ftello64@plt+0x1eea8>
   35670:	mov	lr, r2
   35674:	uxtb	r3, lr
   35678:	add	r0, r3, #2
   3567c:	add	lr, lr, #4
   35680:	mov	r1, #48	; 0x30
   35684:	mvn	r2, #127	; 0x7f
   35688:	strb	r3, [r5, #3]
   3568c:	strb	r0, [r5, #1]
   35690:	strb	r1, [r5]
   35694:	strb	r2, [r5, #2]
   35698:	mov	r3, r5
   3569c:	str	lr, [sp]
   356a0:	mov	r2, #0
   356a4:	ldr	r1, [pc, #-3768]	; 347f4 <ftello64@plt+0x1e2b4>
   356a8:	ldr	r0, [sp, #72]	; 0x48
   356ac:	bl	159dc <ksba_certreq_add_extension@plt>
   356b0:	mov	r7, r0
   356b4:	mov	r0, r5
   356b8:	bl	156a0 <gcry_free@plt>
   356bc:	cmp	r7, #0
   356c0:	beq	3552c <ftello64@plt+0x1efec>
   356c4:	mov	r0, r7
   356c8:	bl	161e0 <gpg_strerror@plt>
   356cc:	mov	r1, r0
   356d0:	ldr	r0, [pc, #-3808]	; 347f8 <ftello64@plt+0x1e2b8>
   356d4:	b	353a8 <ftello64@plt+0x1ee68>
   356d8:	mov	lr, r3
   356dc:	b	35674 <ftello64@plt+0x1f134>
   356e0:	ldrb	r2, [r3, #12]
   356e4:	cmp	r2, #0
   356e8:	beq	35548 <ftello64@plt+0x1f008>
   356ec:	add	r7, r3, #12
   356f0:	mov	r0, r7
   356f4:	bl	15cb8 <strlen@plt>
   356f8:	add	r0, r0, #3
   356fc:	bl	15364 <gcry_malloc@plt>
   35700:	subs	r5, r0, #0
   35704:	beq	352c0 <ftello64@plt+0x1ed80>
   35708:	mov	r1, r7
   3570c:	add	r0, r5, #2
   35710:	bl	15970 <strcpy@plt>
   35714:	add	r1, r5, #4
   35718:	add	r0, r5, #1
   3571c:	mvn	ip, r5
   35720:	b	35780 <ftello64@plt+0x1f240>
   35724:	ldrb	r2, [r1, #-1]
   35728:	cmp	r2, #0
   3572c:	beq	35790 <ftello64@plt+0x1f250>
   35730:	cmp	r3, #57	; 0x39
   35734:	lslls	r3, r3, #4
   35738:	andls	r3, r3, #240	; 0xf0
   3573c:	bls	35754 <ftello64@plt+0x1f214>
   35740:	cmp	r3, #70	; 0x46
   35744:	subls	r3, r3, #55	; 0x37
   35748:	subhi	r3, r3, #87	; 0x57
   3574c:	lsl	r3, r3, #4
   35750:	uxtb	r3, r3
   35754:	cmp	r2, #57	; 0x39
   35758:	subls	r2, r2, #48	; 0x30
   3575c:	uxtbls	r2, r2
   35760:	bls	35774 <ftello64@plt+0x1f234>
   35764:	cmp	r2, #70	; 0x46
   35768:	subls	r2, r2, #55	; 0x37
   3576c:	subhi	r2, r2, #87	; 0x57
   35770:	uxtb	r2, r2
   35774:	add	r1, r1, #2
   35778:	add	r3, r3, r2
   3577c:	strb	r3, [r0, #1]!
   35780:	ldrb	r3, [r1, #-2]
   35784:	add	lr, ip, r0
   35788:	cmp	r3, #0
   3578c:	bne	35724 <ftello64@plt+0x1f1e4>
   35790:	cmp	lr, #127	; 0x7f
   35794:	bhi	35668 <ftello64@plt+0x1f128>
   35798:	add	r2, lr, #2
   3579c:	mov	r3, #4
   357a0:	strb	lr, [r5, #1]
   357a4:	strb	r3, [r5]
   357a8:	ldr	r1, [pc, #-4020]	; 347fc <ftello64@plt+0x1e2bc>
   357ac:	mov	r3, r5
   357b0:	str	r2, [sp]
   357b4:	ldr	r0, [sp, #72]	; 0x48
   357b8:	mov	r2, #0
   357bc:	bl	159dc <ksba_certreq_add_extension@plt>
   357c0:	mov	r7, r0
   357c4:	mov	r0, r5
   357c8:	bl	156a0 <gcry_free@plt>
   357cc:	cmp	r7, #0
   357d0:	beq	35548 <ftello64@plt+0x1f008>
   357d4:	mov	r0, r7
   357d8:	bl	161e0 <gpg_strerror@plt>
   357dc:	mov	r1, r0
   357e0:	ldr	r0, [pc, #-4072]	; 34800 <ftello64@plt+0x1e2c0>
   357e4:	b	353a8 <ftello64@plt+0x1ee68>
   357e8:	ldrb	r2, [r3, #12]
   357ec:	cmp	r2, #0
   357f0:	beq	34e98 <ftello64@plt+0x1e958>
   357f4:	add	r9, r3, #12
   357f8:	mov	r0, r9
   357fc:	ldr	r1, [pc, #648]	; 35a8c <ftello64@plt+0x1f54c>
   35800:	bl	16294 <strpbrk@plt>
   35804:	subs	r5, r0, #0
   35808:	beq	359b0 <ftello64@plt+0x1f470>
   3580c:	sub	fp, r5, r9
   35810:	add	r0, fp, #1
   35814:	bl	15364 <gcry_malloc@plt>
   35818:	subs	r8, r0, #0
   3581c:	beq	352bc <ftello64@plt+0x1ed7c>
   35820:	mov	r1, r9
   35824:	mov	r2, fp
   35828:	bl	15610 <memcpy@plt>
   3582c:	strb	r7, [r8, fp]
   35830:	ldrb	r1, [r5, #1]
   35834:	add	r5, r5, #1
   35838:	cmp	r1, #32
   3583c:	cmpne	r1, #9
   35840:	bne	35854 <ftello64@plt+0x1f314>
   35844:	ldrb	r1, [r5, #1]!
   35848:	cmp	r1, #9
   3584c:	cmpne	r1, #32
   35850:	beq	35844 <ftello64@plt+0x1f304>
   35854:	cmp	r1, #0
   35858:	beq	3509c <ftello64@plt+0x1eb5c>
   3585c:	ldr	r0, [pc, #556]	; 35a90 <ftello64@plt+0x1f550>
   35860:	bl	15d24 <strchr@plt>
   35864:	ldrb	r2, [r5, #1]
   35868:	add	r3, r5, #1
   3586c:	adds	r7, r0, #0
   35870:	movne	r7, #1
   35874:	cmp	r2, #9
   35878:	cmpne	r2, #32
   3587c:	bne	35890 <ftello64@plt+0x1f350>
   35880:	ldrb	r2, [r3, #1]!
   35884:	cmp	r2, #9
   35888:	cmpne	r2, #32
   3588c:	beq	35880 <ftello64@plt+0x1f340>
   35890:	cmp	r2, #58	; 0x3a
   35894:	bne	358bc <ftello64@plt+0x1f37c>
   35898:	ldrb	r2, [r3, #1]
   3589c:	add	r3, r3, #1
   358a0:	cmp	r2, #32
   358a4:	cmpne	r2, #9
   358a8:	bne	358bc <ftello64@plt+0x1f37c>
   358ac:	ldrb	r2, [r3, #1]!
   358b0:	cmp	r2, #9
   358b4:	cmpne	r2, #32
   358b8:	beq	358ac <ftello64@plt+0x1f36c>
   358bc:	mov	r0, r3
   358c0:	bl	16498 <gcry_strdup@plt>
   358c4:	subs	r5, r0, #0
   358c8:	beq	359c0 <ftello64@plt+0x1f480>
   358cc:	ldrb	r3, [r5]
   358d0:	cmp	r3, #0
   358d4:	beq	359b8 <ftello64@plt+0x1f478>
   358d8:	ldrb	r1, [r5, #1]
   358dc:	cmp	r1, #0
   358e0:	moveq	r2, r1
   358e4:	beq	35960 <ftello64@plt+0x1f420>
   358e8:	sub	r0, r5, #1
   358ec:	mov	r2, #0
   358f0:	add	ip, r5, #1
   358f4:	b	35904 <ftello64@plt+0x1f3c4>
   358f8:	ldrb	r1, [ip, r2, lsl #1]
   358fc:	cmp	r1, #0
   35900:	beq	35960 <ftello64@plt+0x1f420>
   35904:	cmp	r3, #57	; 0x39
   35908:	lslls	r3, r3, #4
   3590c:	andls	r3, r3, #240	; 0xf0
   35910:	bls	35928 <ftello64@plt+0x1f3e8>
   35914:	cmp	r3, #70	; 0x46
   35918:	subls	r3, r3, #55	; 0x37
   3591c:	subhi	r3, r3, #87	; 0x57
   35920:	lsl	r3, r3, #4
   35924:	uxtb	r3, r3
   35928:	cmp	r1, #57	; 0x39
   3592c:	subls	r1, r1, #48	; 0x30
   35930:	uxtbls	r1, r1
   35934:	bls	35948 <ftello64@plt+0x1f408>
   35938:	cmp	r1, #70	; 0x46
   3593c:	subls	r1, r1, #55	; 0x37
   35940:	subhi	r1, r1, #87	; 0x57
   35944:	uxtb	r1, r1
   35948:	add	r2, r2, #1
   3594c:	add	r3, r3, r1
   35950:	strb	r3, [r0, #1]!
   35954:	ldrb	r3, [r5, r2, lsl #1]
   35958:	cmp	r3, #0
   3595c:	bne	358f8 <ftello64@plt+0x1f3b8>
   35960:	str	r2, [sp]
   35964:	mov	r3, r5
   35968:	mov	r2, r7
   3596c:	mov	r1, r8
   35970:	ldr	r0, [sp, #72]	; 0x48
   35974:	bl	159dc <ksba_certreq_add_extension@plt>
   35978:	mov	r0, r8
   3597c:	bl	156a0 <gcry_free@plt>
   35980:	mov	r0, r5
   35984:	add	r6, r6, #1
   35988:	bl	156a0 <gcry_free@plt>
   3598c:	b	35550 <ftello64@plt+0x1f010>
   35990:	bl	161e0 <gpg_strerror@plt>
   35994:	mov	r1, r0
   35998:	ldr	r0, [pc, #244]	; 35a94 <ftello64@plt+0x1f554>
   3599c:	b	353a8 <ftello64@plt+0x1ee68>
   359a0:	ldr	r2, [pc, #240]	; 35a98 <ftello64@plt+0x1f558>
   359a4:	ldr	r1, [pc, #240]	; 35a9c <ftello64@plt+0x1f55c>
   359a8:	ldr	r0, [pc, #240]	; 35aa0 <ftello64@plt+0x1f560>
   359ac:	bl	48b00 <ftello64@plt+0x325c0>
   359b0:	ldr	r9, [sp, #24]
   359b4:	b	350a8 <ftello64@plt+0x1eb68>
   359b8:	mov	r2, r3
   359bc:	b	35960 <ftello64@plt+0x1f420>
   359c0:	ldr	r9, [sp, #24]
   359c4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   359c8:	b	350a0 <ftello64@plt+0x1eb60>
   359cc:	mov	r2, #5
   359d0:	ldr	r1, [pc, #204]	; 35aa4 <ftello64@plt+0x1f564>
   359d4:	mov	r0, r4
   359d8:	bl	15718 <dcgettext@plt>
   359dc:	ldr	r3, [r4, #4]
   359e0:	udf	#0
   359e4:	mov	r2, #5
   359e8:	ldr	r1, [pc, #184]	; 35aa8 <ftello64@plt+0x1f568>
   359ec:	mov	r0, r4
   359f0:	bl	15718 <dcgettext@plt>
   359f4:	ldr	r3, [r4, #4]
   359f8:	udf	#0
   359fc:	mov	r2, #5
   35a00:	ldr	r1, [pc, #164]	; 35aac <ftello64@plt+0x1f56c>
   35a04:	mov	r0, r4
   35a08:	bl	15718 <dcgettext@plt>
   35a0c:	ldr	r3, [r4, #4]
   35a10:	udf	#0
   35a14:	mov	r2, #5
   35a18:	ldr	r1, [pc, #144]	; 35ab0 <ftello64@plt+0x1f570>
   35a1c:	mov	r0, r4
   35a20:	bl	15718 <dcgettext@plt>
   35a24:	ldr	r3, [r4, #4]
   35a28:	udf	#0
   35a2c:	mov	r2, #5
   35a30:	ldr	r1, [pc, #124]	; 35ab4 <ftello64@plt+0x1f574>
   35a34:	mov	r0, r4
   35a38:	bl	15718 <dcgettext@plt>
   35a3c:	ldr	r3, [r4, #4]
   35a40:	udf	#0
   35a44:	mov	r2, #5
   35a48:	ldr	r1, [pc, #104]	; 35ab8 <ftello64@plt+0x1f578>
   35a4c:	mov	r0, r4
   35a50:	bl	15718 <dcgettext@plt>
   35a54:	ldr	r3, [r4, #4]
   35a58:	udf	#0
   35a5c:	mov	r2, #5
   35a60:	ldr	r1, [pc, #84]	; 35abc <ftello64@plt+0x1f57c>
   35a64:	mov	r0, r4
   35a68:	bl	15718 <dcgettext@plt>
   35a6c:	ldr	r3, [r4, #4]
   35a70:	udf	#0
   35a74:	mov	r2, #5
   35a78:	ldr	r1, [pc, #64]	; 35ac0 <ftello64@plt+0x1f580>
   35a7c:	mov	r0, r4
   35a80:	bl	15718 <dcgettext@plt>
   35a84:	ldr	r3, [r4, #4]
   35a88:	udf	#0
   35a8c:	andeq	r9, r6, r8, ror r1
   35a90:	andeq	r9, r6, r4, lsl r4
   35a94:	andeq	r9, r6, r8, asr r3
   35a98:	muleq	r6, r4, sp
   35a9c:	andeq	r0, r0, r7, lsr r4
   35aa0:	andeq	r9, r6, r8, lsl #5
   35aa4:	andeq	r9, r6, r4, lsl #1
   35aa8:	andeq	r9, r6, r8
   35aac:	andeq	r9, r6, r4, asr r1
   35ab0:	ldrdeq	r9, [r6], -ip
   35ab4:	andeq	r8, r6, ip, asr pc
   35ab8:	strdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   35abc:	andeq	r9, r6, r8, lsr #2
   35ac0:	andeq	r9, r6, r4, lsl #2
   35ac4:	ldr	r3, [pc, #1220]	; 35f90 <ftello64@plt+0x1fa50>
   35ac8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35acc:	sub	sp, sp, #1056	; 0x420
   35ad0:	ldr	ip, [r3]
   35ad4:	ldr	r9, [pc, #1208]	; 35f94 <ftello64@plt+0x1fa54>
   35ad8:	mov	r3, #0
   35adc:	ldr	sl, [pc, #1204]	; 35f98 <ftello64@plt+0x1fa58>
   35ae0:	sub	sp, sp, #4
   35ae4:	mov	r6, r3
   35ae8:	mov	r8, r1
   35aec:	str	r3, [sp, #12]
   35af0:	str	r0, [sp, #4]
   35af4:	str	r2, [sp, #8]
   35af8:	str	ip, [sp, #1052]	; 0x41c
   35afc:	str	r3, [sp, #24]
   35b00:	str	r3, [sp, #20]
   35b04:	ldr	fp, [pc, #1168]	; 35f9c <ftello64@plt+0x1fa5c>
   35b08:	mov	r2, r8
   35b0c:	mov	r1, fp
   35b10:	add	r0, sp, #28
   35b14:	bl	15da8 <gpgrt_fgets@plt>
   35b18:	cmp	r0, #0
   35b1c:	beq	35ea8 <ftello64@plt+0x1f968>
   35b20:	ldrb	r4, [sp, #28]
   35b24:	ldr	r7, [sp, #20]
   35b28:	cmp	r4, #0
   35b2c:	add	r7, r7, #1
   35b30:	str	r7, [sp, #20]
   35b34:	beq	35b08 <ftello64@plt+0x1f5c8>
   35b38:	add	r0, sp, #28
   35b3c:	bl	15cb8 <strlen@plt>
   35b40:	add	r3, sp, #1056	; 0x420
   35b44:	add	r0, r3, r0
   35b48:	ldrb	r3, [r0, #-1029]	; 0xfffffbfb
   35b4c:	cmp	r3, #10
   35b50:	bne	35f4c <ftello64@plt+0x1fa0c>
   35b54:	cmp	r4, #32
   35b58:	cmpne	r4, #9
   35b5c:	add	r5, sp, #28
   35b60:	bne	35b74 <ftello64@plt+0x1f634>
   35b64:	ldrb	r4, [r5, #1]!
   35b68:	cmp	r4, #9
   35b6c:	cmpne	r4, #32
   35b70:	beq	35b64 <ftello64@plt+0x1f624>
   35b74:	cmp	r4, #35	; 0x23
   35b78:	cmpne	r4, #0
   35b7c:	beq	35b08 <ftello64@plt+0x1f5c8>
   35b80:	cmp	r4, #37	; 0x25
   35b84:	beq	35ce0 <ftello64@plt+0x1f7a0>
   35b88:	mov	r1, #58	; 0x3a
   35b8c:	mov	r0, r5
   35b90:	bl	15d24 <strchr@plt>
   35b94:	cmp	r0, #0
   35b98:	sub	r3, r0, r5
   35b9c:	clz	r3, r3
   35ba0:	lsr	r3, r3, #5
   35ba4:	moveq	r3, #1
   35ba8:	cmp	r3, #0
   35bac:	bne	35f44 <ftello64@plt+0x1fa04>
   35bb0:	ldrb	r2, [r0]
   35bb4:	cmp	r2, #0
   35bb8:	bne	35c10 <ftello64@plt+0x1f6d0>
   35bbc:	ldr	r2, [pc, #988]	; 35fa0 <ftello64@plt+0x1fa60>
   35bc0:	mov	r1, r7
   35bc4:	ldr	r0, [pc, #984]	; 35fa4 <ftello64@plt+0x1fa64>
   35bc8:	bl	487a0 <ftello64@plt+0x32260>
   35bcc:	ldr	r7, [pc, #980]	; 35fa8 <ftello64@plt+0x1fa68>
   35bd0:	cmp	r6, #0
   35bd4:	beq	35bec <ftello64@plt+0x1f6ac>
   35bd8:	mov	r0, r6
   35bdc:	ldr	r4, [r0]
   35be0:	bl	156a0 <gcry_free@plt>
   35be4:	subs	r0, r4, #0
   35be8:	bne	35bdc <ftello64@plt+0x1f69c>
   35bec:	ldr	r3, [pc, #924]	; 35f90 <ftello64@plt+0x1fa50>
   35bf0:	ldr	r2, [sp, #1052]	; 0x41c
   35bf4:	mov	r0, r7
   35bf8:	ldr	r3, [r3]
   35bfc:	cmp	r2, r3
   35c00:	bne	35f8c <ftello64@plt+0x1fa4c>
   35c04:	add	sp, sp, #1056	; 0x420
   35c08:	add	sp, sp, #4
   35c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35c10:	mov	r4, r0
   35c14:	strb	r3, [r4], #1
   35c18:	ldrb	r3, [r0, #1]
   35c1c:	cmp	r3, #32
   35c20:	cmpne	r3, #9
   35c24:	bne	35c38 <ftello64@plt+0x1f6f8>
   35c28:	ldrb	r3, [r4, #1]!
   35c2c:	cmp	r3, #9
   35c30:	cmpne	r3, #32
   35c34:	beq	35c28 <ftello64@plt+0x1f6e8>
   35c38:	cmp	r3, #0
   35c3c:	beq	35bbc <ftello64@plt+0x1f67c>
   35c40:	mov	r0, r4
   35c44:	bl	430d0 <ftello64@plt+0x2cb90>
   35c48:	ldr	fp, [pc, #860]	; 35fac <ftello64@plt+0x1fa6c>
   35c4c:	mov	r7, #0
   35c50:	mov	r0, r9
   35c54:	b	35c68 <ftello64@plt+0x1f728>
   35c58:	ldr	r0, [fp, #12]!
   35c5c:	add	r7, r7, #1
   35c60:	cmp	r0, #0
   35c64:	beq	35e34 <ftello64@plt+0x1f8f4>
   35c68:	mov	r1, r5
   35c6c:	bl	435a4 <ftello64@plt+0x2d064>
   35c70:	cmp	r0, #0
   35c74:	bne	35c58 <ftello64@plt+0x1f718>
   35c78:	add	r7, r7, r7, lsl #1
   35c7c:	add	r7, sl, r7, lsl #2
   35c80:	ldr	r5, [r7, #124]	; 0x7c
   35c84:	cmp	r5, #0
   35c88:	beq	35dec <ftello64@plt+0x1f8ac>
   35c8c:	cmp	r6, #0
   35c90:	beq	35f6c <ftello64@plt+0x1fa2c>
   35c94:	ldr	r3, [r7, #128]	; 0x80
   35c98:	cmp	r3, #0
   35c9c:	beq	35e50 <ftello64@plt+0x1f910>
   35ca0:	mov	r0, r4
   35ca4:	bl	15cb8 <strlen@plt>
   35ca8:	add	r1, r0, #16
   35cac:	mov	r0, #1
   35cb0:	bl	15eec <gcry_calloc@plt>
   35cb4:	subs	r7, r0, #0
   35cb8:	beq	35f54 <ftello64@plt+0x1fa14>
   35cbc:	ldr	r3, [sp, #20]
   35cc0:	str	r5, [r7, #8]
   35cc4:	mov	r1, r4
   35cc8:	str	r3, [r7, #4]
   35ccc:	add	r0, r7, #12
   35cd0:	bl	15970 <strcpy@plt>
   35cd4:	str	r6, [r7]
   35cd8:	mov	r6, r7
   35cdc:	b	35b04 <ftello64@plt+0x1f5c4>
   35ce0:	ldrb	r3, [r5]
   35ce4:	cmp	r3, #0
   35ce8:	beq	35f60 <ftello64@plt+0x1fa20>
   35cec:	cmp	r3, #13
   35cf0:	cmpne	r3, #32
   35cf4:	movne	r2, #1
   35cf8:	moveq	r2, #0
   35cfc:	sub	r3, r3, #9
   35d00:	cmp	r3, #1
   35d04:	movls	r3, #0
   35d08:	andhi	r3, r2, #1
   35d0c:	cmp	r3, #0
   35d10:	mov	r1, r5
   35d14:	beq	35d4c <ftello64@plt+0x1f80c>
   35d18:	ldrb	r3, [r1, #1]!
   35d1c:	cmp	r3, #0
   35d20:	beq	35f64 <ftello64@plt+0x1fa24>
   35d24:	cmp	r3, #32
   35d28:	cmpne	r3, #13
   35d2c:	movne	r2, #1
   35d30:	moveq	r2, #0
   35d34:	sub	r3, r3, #9
   35d38:	cmp	r3, #1
   35d3c:	movls	r3, #0
   35d40:	andhi	r3, r2, #1
   35d44:	cmp	r3, #0
   35d48:	bne	35d18 <ftello64@plt+0x1f7d8>
   35d4c:	mov	r4, r1
   35d50:	mov	r3, #0
   35d54:	strb	r3, [r4], #1
   35d58:	ldrb	r3, [r1, #1]
   35d5c:	b	35d64 <ftello64@plt+0x1f824>
   35d60:	ldrb	r3, [r4, #1]!
   35d64:	cmp	r3, #13
   35d68:	cmpne	r3, #32
   35d6c:	moveq	r2, #1
   35d70:	movne	r2, #0
   35d74:	sub	r3, r3, #9
   35d78:	cmp	r3, #1
   35d7c:	movhi	r3, r2
   35d80:	orrls	r3, r2, #1
   35d84:	cmp	r3, #0
   35d88:	bne	35d60 <ftello64@plt+0x1f820>
   35d8c:	mov	r0, r4
   35d90:	bl	430d0 <ftello64@plt+0x2cb90>
   35d94:	ldr	r1, [pc, #532]	; 35fb0 <ftello64@plt+0x1fa70>
   35d98:	mov	r0, r5
   35d9c:	bl	435a4 <ftello64@plt+0x2d064>
   35da0:	cmp	r0, #0
   35da4:	beq	35e40 <ftello64@plt+0x1f900>
   35da8:	ldr	r1, [pc, #516]	; 35fb4 <ftello64@plt+0x1fa74>
   35dac:	mov	r0, r5
   35db0:	bl	435a4 <ftello64@plt+0x2d064>
   35db4:	cmp	r0, #0
   35db8:	moveq	r3, #1
   35dbc:	streq	r3, [sp, #24]
   35dc0:	beq	35b04 <ftello64@plt+0x1f5c4>
   35dc4:	ldr	r1, [pc, #492]	; 35fb8 <ftello64@plt+0x1fa78>
   35dc8:	mov	r0, r5
   35dcc:	bl	435a4 <ftello64@plt+0x2d064>
   35dd0:	cmp	r0, #0
   35dd4:	beq	35e84 <ftello64@plt+0x1f944>
   35dd8:	mov	r2, r4
   35ddc:	mov	r1, r5
   35de0:	ldr	r0, [pc, #468]	; 35fbc <ftello64@plt+0x1fa7c>
   35de4:	bl	4873c <ftello64@plt+0x321fc>
   35de8:	b	35b04 <ftello64@plt+0x1f5c4>
   35dec:	cmp	r6, #0
   35df0:	beq	35ca0 <ftello64@plt+0x1f760>
   35df4:	add	r3, sp, #24
   35df8:	ldr	r2, [sp, #8]
   35dfc:	mov	r1, r6
   35e00:	ldr	r0, [sp, #4]
   35e04:	bl	336c0 <ftello64@plt+0x1d180>
   35e08:	cmp	r0, #0
   35e0c:	bne	35f84 <ftello64@plt+0x1fa44>
   35e10:	mov	r0, r6
   35e14:	ldr	r6, [r6]
   35e18:	bl	156a0 <gcry_free@plt>
   35e1c:	cmp	r6, #0
   35e20:	mov	r0, r6
   35e24:	bne	35e14 <ftello64@plt+0x1f8d4>
   35e28:	mov	r3, #1
   35e2c:	str	r3, [sp, #12]
   35e30:	b	35ca0 <ftello64@plt+0x1f760>
   35e34:	ldr	r7, [sp, #20]
   35e38:	ldr	r2, [pc, #384]	; 35fc0 <ftello64@plt+0x1fa80>
   35e3c:	b	35bc0 <ftello64@plt+0x1f680>
   35e40:	mov	r1, r4
   35e44:	ldr	r0, [pc, #376]	; 35fc4 <ftello64@plt+0x1fa84>
   35e48:	bl	4873c <ftello64@plt+0x321fc>
   35e4c:	b	35b04 <ftello64@plt+0x1f5c4>
   35e50:	ldr	r3, [r6, #8]
   35e54:	cmp	r5, r3
   35e58:	beq	35e78 <ftello64@plt+0x1f938>
   35e5c:	mov	r3, r6
   35e60:	ldr	r3, [r3]
   35e64:	cmp	r3, #0
   35e68:	beq	35ca0 <ftello64@plt+0x1f760>
   35e6c:	ldr	r2, [r3, #8]
   35e70:	cmp	r5, r2
   35e74:	bne	35e60 <ftello64@plt+0x1f920>
   35e78:	ldr	r7, [sp, #20]
   35e7c:	ldr	r2, [pc, #324]	; 35fc8 <ftello64@plt+0x1fa88>
   35e80:	b	35bc0 <ftello64@plt+0x1f680>
   35e84:	add	r3, sp, #24
   35e88:	ldr	r2, [sp, #8]
   35e8c:	mov	r1, r6
   35e90:	ldr	r0, [sp, #4]
   35e94:	bl	336c0 <ftello64@plt+0x1d180>
   35e98:	cmp	r0, #0
   35e9c:	beq	35edc <ftello64@plt+0x1f99c>
   35ea0:	mov	r7, r0
   35ea4:	b	35bd0 <ftello64@plt+0x1f690>
   35ea8:	mov	r0, r8
   35eac:	bl	1579c <gpgrt_ferror@plt>
   35eb0:	subs	r7, r0, #0
   35eb4:	bne	35f08 <ftello64@plt+0x1f9c8>
   35eb8:	cmp	r6, #0
   35ebc:	beq	35f30 <ftello64@plt+0x1f9f0>
   35ec0:	add	r3, sp, #24
   35ec4:	ldmib	sp, {r0, r2}
   35ec8:	mov	r1, r6
   35ecc:	bl	336c0 <ftello64@plt+0x1d180>
   35ed0:	mov	r7, r0
   35ed4:	mov	r0, r6
   35ed8:	b	35bdc <ftello64@plt+0x1f69c>
   35edc:	cmp	r6, #0
   35ee0:	movne	r0, r6
   35ee4:	beq	35ef8 <ftello64@plt+0x1f9b8>
   35ee8:	ldr	r4, [r0]
   35eec:	bl	156a0 <gcry_free@plt>
   35ef0:	subs	r0, r4, #0
   35ef4:	bne	35ee8 <ftello64@plt+0x1f9a8>
   35ef8:	mov	r3, #1
   35efc:	str	r3, [sp, #12]
   35f00:	mov	r6, #0
   35f04:	b	35b04 <ftello64@plt+0x1f5c4>
   35f08:	bl	15e20 <__errno_location@plt>
   35f0c:	ldr	r4, [sp, #20]
   35f10:	ldr	r7, [pc, #144]	; 35fa8 <ftello64@plt+0x1fa68>
   35f14:	ldr	r0, [r0]
   35f18:	bl	15ae4 <strerror@plt>
   35f1c:	mov	r1, r4
   35f20:	mov	r2, r0
   35f24:	ldr	r0, [pc, #160]	; 35fcc <ftello64@plt+0x1fa8c>
   35f28:	bl	487a0 <ftello64@plt+0x32260>
   35f2c:	b	35bd0 <ftello64@plt+0x1f690>
   35f30:	ldr	r2, [sp, #12]
   35f34:	ldr	r3, [pc, #148]	; 35fd0 <ftello64@plt+0x1fa90>
   35f38:	cmp	r2, #0
   35f3c:	moveq	r7, r3
   35f40:	b	35bec <ftello64@plt+0x1f6ac>
   35f44:	ldr	r2, [pc, #136]	; 35fd4 <ftello64@plt+0x1fa94>
   35f48:	b	35bc0 <ftello64@plt+0x1f680>
   35f4c:	ldr	r2, [pc, #132]	; 35fd8 <ftello64@plt+0x1fa98>
   35f50:	b	35bc0 <ftello64@plt+0x1f680>
   35f54:	ldr	r7, [sp, #20]
   35f58:	ldr	r2, [pc, #124]	; 35fdc <ftello64@plt+0x1fa9c>
   35f5c:	b	35bc0 <ftello64@plt+0x1f680>
   35f60:	mov	r1, r5
   35f64:	mov	r4, r1
   35f68:	b	35d8c <ftello64@plt+0x1f84c>
   35f6c:	ldr	r2, [pc, #108]	; 35fe0 <ftello64@plt+0x1faa0>
   35f70:	ldr	r1, [sp, #20]
   35f74:	ldr	r0, [pc, #40]	; 35fa4 <ftello64@plt+0x1fa64>
   35f78:	bl	487a0 <ftello64@plt+0x32260>
   35f7c:	ldr	r7, [pc, #36]	; 35fa8 <ftello64@plt+0x1fa68>
   35f80:	b	35bec <ftello64@plt+0x1f6ac>
   35f84:	mov	r7, r0
   35f88:	b	35bd8 <ftello64@plt+0x1f698>
   35f8c:	bl	15748 <__stack_chk_fail@plt>
   35f90:	andeq	pc, r7, r8, lsl #15
   35f94:	andeq	r9, r6, r8, ror #10
   35f98:	andeq	r8, r6, r4, asr sp
   35f9c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   35fa0:	andeq	r9, r6, r4, lsr #11
   35fa4:	andeq	lr, r6, r0, lsl r9
   35fa8:	movweq	r0, #1
   35fac:	andeq	r8, r6, ip, asr #27
   35fb0:	ldrdeq	r9, [r6], -r8
   35fb4:	andeq	r9, r6, r0, ror #11
   35fb8:	andeq	r9, r6, ip, ror #11
   35fbc:	strdeq	r9, [r6], -r4
   35fc0:	andeq	r9, r6, r4, ror r5
   35fc4:	andeq	r9, r6, r0, ror #18
   35fc8:	andeq	r9, r6, r4, lsl #11
   35fcc:	andeq	r9, r6, r0, asr #12
   35fd0:	movweq	r0, #58	; 0x3a
   35fd4:	andeq	r9, r6, r8, asr #11
   35fd8:			; <UNDEFINED> instruction: 0x000695b8
   35fdc:	muleq	r6, r8, r5
   35fe0:	andeq	r9, r6, r0, lsl r6
   35fe4:	push	{r4, r5, r6, lr}
   35fe8:	bl	35ac4 <ftello64@plt+0x1f584>
   35fec:	subs	r4, r0, #0
   35ff0:	bne	35ffc <ftello64@plt+0x1fabc>
   35ff4:	mov	r0, r4
   35ff8:	pop	{r4, r5, r6, pc}
   35ffc:	bl	161e0 <gpg_strerror@plt>
   36000:	mov	r5, r0
   36004:	mov	r0, r4
   36008:	bl	15c70 <gpg_strsource@plt>
   3600c:	mov	r1, r5
   36010:	mov	r2, r0
   36014:	ldr	r0, [pc, #8]	; 36024 <ftello64@plt+0x1fae4>
   36018:	bl	487a0 <ftello64@plt+0x32260>
   3601c:	mov	r0, r4
   36020:	pop	{r4, r5, r6, pc}
   36024:	andeq	r9, r6, ip, asr r6
   36028:	push	{r4, r5, r6, r7, r8, lr}
   3602c:	mov	r5, r0
   36030:	ldr	r6, [pc, #120]	; 360b0 <ftello64@plt+0x1fb70>
   36034:	ldr	r8, [pc, #120]	; 360b4 <ftello64@plt+0x1fb74>
   36038:	mov	r7, r1
   3603c:	mov	r4, #0
   36040:	mov	r0, r4
   36044:	bl	156a0 <gcry_free@plt>
   36048:	mov	r0, r6
   3604c:	bl	54a50 <ftello64@plt+0x3e510>
   36050:	mov	r4, r0
   36054:	bl	54bdc <ftello64@plt+0x3e69c>
   36058:	mov	r0, r4
   3605c:	bl	43030 <ftello64@plt+0x2caf0>
   36060:	ldrb	r3, [r4]
   36064:	cmp	r3, #0
   36068:	bne	36078 <ftello64@plt+0x1fb38>
   3606c:	mov	r0, r4
   36070:	pop	{r4, r5, r6, r7, r8, lr}
   36074:	b	156a0 <gcry_free@plt>
   36078:	mov	r1, r7
   3607c:	mov	r0, r5
   36080:	bl	50970 <ftello64@plt+0x3a430>
   36084:	mov	r1, r4
   36088:	mov	r0, r5
   3608c:	bl	50970 <ftello64@plt+0x3a430>
   36090:	mov	r2, #1
   36094:	mov	r1, r8
   36098:	mov	r0, r5
   3609c:	bl	508a8 <ftello64@plt+0x3a368>
   360a0:	ldrb	r3, [r4]
   360a4:	cmp	r3, #0
   360a8:	bne	36040 <ftello64@plt+0x1fb00>
   360ac:	b	3606c <ftello64@plt+0x1fb2c>
   360b0:	andeq	r9, r6, r8, ror r7
   360b4:	strdeq	ip, [r6], -r4
   360b8:	push	{r4, r5, r6, lr}
   360bc:	mov	r2, #1
   360c0:	mov	r4, r1
   360c4:	mov	r5, r0
   360c8:	mov	r0, r1
   360cc:	ldr	r1, [pc, #56]	; 3610c <ftello64@plt+0x1fbcc>
   360d0:	bl	508a8 <ftello64@plt+0x3a368>
   360d4:	mov	r0, r4
   360d8:	mov	r1, #0
   360dc:	bl	50a38 <ftello64@plt+0x3a4f8>
   360e0:	subs	r4, r0, #0
   360e4:	beq	36104 <ftello64@plt+0x1fbc4>
   360e8:	mov	r0, r5
   360ec:	mov	r1, r4
   360f0:	bl	50970 <ftello64@plt+0x3a430>
   360f4:	mov	r0, r4
   360f8:	bl	156a0 <gcry_free@plt>
   360fc:	mov	r0, #0
   36100:	pop	{r4, r5, r6, pc}
   36104:	mvn	r0, #0
   36108:	pop	{r4, r5, r6, pc}
   3610c:			; <UNDEFINED> instruction: 0x0006abbc
   36110:	push	{r4, r5, r6, lr}
   36114:	mov	r5, r2
   36118:	mov	r4, r0
   3611c:	bl	50970 <ftello64@plt+0x3a430>
   36120:	mov	r1, r5
   36124:	mov	r0, r4
   36128:	bl	50970 <ftello64@plt+0x3a430>
   3612c:	mov	r0, r4
   36130:	mov	r2, #1
   36134:	ldr	r1, [pc, #4]	; 36140 <ftello64@plt+0x1fc00>
   36138:	pop	{r4, r5, r6, lr}
   3613c:	b	508a8 <ftello64@plt+0x3a368>
   36140:	strdeq	ip, [r6], -r4
   36144:	ldr	r3, [r1]
   36148:	cmp	r3, #0
   3614c:	bne	36158 <ftello64@plt+0x1fc18>
   36150:	mov	r0, r3
   36154:	bx	lr
   36158:	b	360b8 <ftello64@plt+0x1fb78>
   3615c:	ldr	r3, [pc, #2908]	; 36cc0 <ftello64@plt+0x20780>
   36160:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36164:	sub	sp, sp, #132	; 0x84
   36168:	ldr	r3, [r3]
   3616c:	str	r0, [sp, #4]
   36170:	str	r1, [sp, #12]
   36174:	add	r0, sp, #28
   36178:	mov	r1, #100	; 0x64
   3617c:	str	r3, [sp, #124]	; 0x7c
   36180:	bl	507f8 <ftello64@plt+0x3a2b8>
   36184:	add	r0, sp, #44	; 0x2c
   36188:	mov	r1, #100	; 0x64
   3618c:	bl	507f8 <ftello64@plt+0x3a2b8>
   36190:	add	r0, sp, #60	; 0x3c
   36194:	mov	r1, #100	; 0x64
   36198:	bl	507f8 <ftello64@plt+0x3a2b8>
   3619c:	add	r0, sp, #76	; 0x4c
   361a0:	mov	r1, #512	; 0x200
   361a4:	bl	507f8 <ftello64@plt+0x3a2b8>
   361a8:	ldr	fp, [pc, #2836]	; 36cc4 <ftello64@plt+0x20784>
   361ac:	ldr	sl, [pc, #2836]	; 36cc8 <ftello64@plt+0x20788>
   361b0:	ldr	r9, [pc, #2836]	; 36ccc <ftello64@plt+0x2078c>
   361b4:	mov	r4, #0
   361b8:	mov	r2, #5
   361bc:	mov	r1, fp
   361c0:	mov	r0, #0
   361c4:	bl	15718 <dcgettext@plt>
   361c8:	bl	54474 <ftello64@plt+0x3df34>
   361cc:	mov	r2, #5
   361d0:	mov	r1, sl
   361d4:	mov	r0, #0
   361d8:	bl	15718 <dcgettext@plt>
   361dc:	mov	r1, #1
   361e0:	bl	54474 <ftello64@plt+0x3df34>
   361e4:	mov	r2, #5
   361e8:	mov	r1, r9
   361ec:	mov	r0, #0
   361f0:	bl	15718 <dcgettext@plt>
   361f4:	mov	r1, #2
   361f8:	bl	54474 <ftello64@plt+0x3df34>
   361fc:	mov	r2, #5
   36200:	ldr	r1, [pc, #2760]	; 36cd0 <ftello64@plt+0x20790>
   36204:	mov	r0, #0
   36208:	bl	15718 <dcgettext@plt>
   3620c:	mov	r1, #3
   36210:	bl	54474 <ftello64@plt+0x3df34>
   36214:	ldr	r5, [pc, #2744]	; 36cd4 <ftello64@plt+0x20794>
   36218:	mov	r0, r4
   3621c:	bl	156a0 <gcry_free@plt>
   36220:	mov	r2, #5
   36224:	mov	r1, r5
   36228:	mov	r0, #0
   3622c:	bl	15718 <dcgettext@plt>
   36230:	bl	54a50 <ftello64@plt+0x3e510>
   36234:	mov	r4, r0
   36238:	bl	54bdc <ftello64@plt+0x3e69c>
   3623c:	ldrb	r3, [r4]
   36240:	cmp	r3, #0
   36244:	bne	366dc <ftello64@plt+0x2019c>
   36248:	ldr	r6, [pc, #2696]	; 36cd8 <ftello64@plt+0x20798>
   3624c:	ldr	r9, [pc, #2696]	; 36cdc <ftello64@plt+0x2079c>
   36250:	ldr	r7, [pc, #2696]	; 36ce0 <ftello64@plt+0x207a0>
   36254:	mov	r5, r4
   36258:	mov	r0, r5
   3625c:	bl	156a0 <gcry_free@plt>
   36260:	mov	r2, #5
   36264:	mov	r1, r6
   36268:	mov	r0, #0
   3626c:	bl	15718 <dcgettext@plt>
   36270:	mov	r1, #3072	; 0xc00
   36274:	bl	54b40 <ftello64@plt+0x3e600>
   36278:	mov	r5, r0
   3627c:	bl	54bdc <ftello64@plt+0x3e69c>
   36280:	mov	r0, r5
   36284:	bl	43030 <ftello64@plt+0x2caf0>
   36288:	ldrb	r4, [r5]
   3628c:	cmp	r4, #0
   36290:	bne	36778 <ftello64@plt+0x20238>
   36294:	mov	r2, #5
   36298:	ldr	r1, [pc, #2628]	; 36ce4 <ftello64@plt+0x207a4>
   3629c:	mov	r0, r4
   362a0:	bl	15718 <dcgettext@plt>
   362a4:	mov	r1, #3072	; 0xc00
   362a8:	bl	54474 <ftello64@plt+0x3df34>
   362ac:	ldr	r6, [pc, #2604]	; 36ce0 <ftello64@plt+0x207a0>
   362b0:	mov	r9, r4
   362b4:	mov	r8, #3072	; 0xc00
   362b8:	mov	r2, #5
   362bc:	ldr	r1, [pc, #2596]	; 36ce8 <ftello64@plt+0x207a8>
   362c0:	mov	r0, #0
   362c4:	bl	15718 <dcgettext@plt>
   362c8:	ldr	r1, [pc, #2576]	; 36ce0 <ftello64@plt+0x207a0>
   362cc:	bl	54474 <ftello64@plt+0x3df34>
   362d0:	mov	r2, #5
   362d4:	ldr	r1, [pc, #2576]	; 36cec <ftello64@plt+0x207ac>
   362d8:	mov	r0, #0
   362dc:	bl	15718 <dcgettext@plt>
   362e0:	mov	r1, #1
   362e4:	bl	54474 <ftello64@plt+0x3df34>
   362e8:	mov	r2, #5
   362ec:	ldr	r1, [pc, #2556]	; 36cf0 <ftello64@plt+0x207b0>
   362f0:	mov	r0, #0
   362f4:	bl	15718 <dcgettext@plt>
   362f8:	mov	r1, #2
   362fc:	bl	54474 <ftello64@plt+0x3df34>
   36300:	mov	r2, #5
   36304:	ldr	r1, [pc, #2536]	; 36cf4 <ftello64@plt+0x207b4>
   36308:	mov	r0, #0
   3630c:	bl	15718 <dcgettext@plt>
   36310:	mov	r1, #3
   36314:	bl	54474 <ftello64@plt+0x3df34>
   36318:	ldr	r7, [pc, #2484]	; 36cd4 <ftello64@plt+0x20794>
   3631c:	b	3633c <ftello64@plt+0x1fdfc>
   36320:	mov	r2, #10
   36324:	mov	r1, #0
   36328:	mov	r0, r5
   3632c:	bl	15448 <strtol@plt>
   36330:	sub	r0, r0, #1
   36334:	cmp	r0, #2
   36338:	bls	36894 <ftello64@plt+0x20354>
   3633c:	mov	r0, r5
   36340:	bl	156a0 <gcry_free@plt>
   36344:	mov	r2, #5
   36348:	mov	r1, r7
   3634c:	mov	r0, #0
   36350:	bl	15718 <dcgettext@plt>
   36354:	bl	54a50 <ftello64@plt+0x3e510>
   36358:	mov	r5, r0
   3635c:	bl	54bdc <ftello64@plt+0x3e69c>
   36360:	mov	r0, r5
   36364:	bl	43030 <ftello64@plt+0x2caf0>
   36368:	ldrb	r3, [r5]
   3636c:	cmp	r3, #0
   36370:	bne	36320 <ftello64@plt+0x1fde0>
   36374:	ldr	r3, [pc, #2428]	; 36cf8 <ftello64@plt+0x207b8>
   36378:	str	r3, [sp, #8]
   3637c:	ldr	r7, [pc, #2424]	; 36cfc <ftello64@plt+0x207bc>
   36380:	ldr	sl, [pc, #2424]	; 36d00 <ftello64@plt+0x207c0>
   36384:	ldr	fp, [pc, #2424]	; 36d04 <ftello64@plt+0x207c4>
   36388:	b	363a8 <ftello64@plt+0x1fe68>
   3638c:	mov	r2, #5
   36390:	ldr	r1, [pc, #2416]	; 36d08 <ftello64@plt+0x207c8>
   36394:	bl	15718 <dcgettext@plt>
   36398:	bl	54474 <ftello64@plt+0x3df34>
   3639c:	ldrb	r3, [r5]
   363a0:	cmp	r3, #0
   363a4:	bne	36464 <ftello64@plt+0x1ff24>
   363a8:	mov	r0, r5
   363ac:	bl	156a0 <gcry_free@plt>
   363b0:	mov	r2, #5
   363b4:	mov	r1, r7
   363b8:	mov	r0, #0
   363bc:	bl	15718 <dcgettext@plt>
   363c0:	bl	54a50 <ftello64@plt+0x3e510>
   363c4:	mov	r5, r0
   363c8:	bl	54bdc <ftello64@plt+0x3e69c>
   363cc:	mov	r0, r5
   363d0:	bl	43030 <ftello64@plt+0x2caf0>
   363d4:	ldrb	r0, [r5]
   363d8:	cmp	r0, #0
   363dc:	beq	3638c <ftello64@plt+0x1fe4c>
   363e0:	add	r3, sp, #24
   363e4:	add	r2, sp, #20
   363e8:	mov	r1, #0
   363ec:	mov	r0, r5
   363f0:	bl	16390 <ksba_dn_teststr@plt>
   363f4:	cmp	r0, #0
   363f8:	beq	3639c <ftello64@plt+0x1fe5c>
   363fc:	uxth	r0, r0
   36400:	cmp	r0, #165	; 0xa5
   36404:	mov	r2, #5
   36408:	beq	36874 <ftello64@plt+0x20334>
   3640c:	mov	r1, sl
   36410:	mov	r0, #0
   36414:	bl	15718 <dcgettext@plt>
   36418:	mov	r1, r5
   3641c:	bl	54474 <ftello64@plt+0x3df34>
   36420:	mov	r2, #5
   36424:	mov	r1, fp
   36428:	mov	r0, #0
   3642c:	bl	15718 <dcgettext@plt>
   36430:	mov	r2, #10
   36434:	mov	r1, #0
   36438:	bl	15448 <strtol@plt>
   3643c:	ldr	r1, [sp, #20]
   36440:	ldr	r2, [pc, #2244]	; 36d0c <ftello64@plt+0x207cc>
   36444:	add	r1, r0, r1
   36448:	ldr	r0, [pc, #2240]	; 36d10 <ftello64@plt+0x207d0>
   3644c:	bl	54474 <ftello64@plt+0x3df34>
   36450:	mov	r3, #0
   36454:	strb	r3, [r5]
   36458:	ldrb	r3, [r5]
   3645c:	cmp	r3, #0
   36460:	beq	363a8 <ftello64@plt+0x1fe68>
   36464:	mov	r2, #5
   36468:	ldr	r1, [pc, #2212]	; 36d14 <ftello64@plt+0x207d4>
   3646c:	mov	r0, #0
   36470:	bl	15718 <dcgettext@plt>
   36474:	bl	54474 <ftello64@plt+0x3df34>
   36478:	mov	r2, #5
   3647c:	ldr	r1, [pc, #2196]	; 36d18 <ftello64@plt+0x207d8>
   36480:	mov	r0, #0
   36484:	bl	15718 <dcgettext@plt>
   36488:	bl	54474 <ftello64@plt+0x3df34>
   3648c:	ldr	r1, [pc, #2184]	; 36d1c <ftello64@plt+0x207dc>
   36490:	add	r0, sp, #28
   36494:	bl	36028 <ftello64@plt+0x1fae8>
   36498:	mov	r2, #5
   3649c:	ldr	r1, [pc, #2172]	; 36d20 <ftello64@plt+0x207e0>
   364a0:	mov	r0, #0
   364a4:	bl	15718 <dcgettext@plt>
   364a8:	bl	54474 <ftello64@plt+0x3df34>
   364ac:	mov	r2, #5
   364b0:	ldr	r1, [pc, #2156]	; 36d24 <ftello64@plt+0x207e4>
   364b4:	mov	r0, #0
   364b8:	bl	15718 <dcgettext@plt>
   364bc:	bl	54474 <ftello64@plt+0x3df34>
   364c0:	ldr	r1, [pc, #2144]	; 36d28 <ftello64@plt+0x207e8>
   364c4:	add	r0, sp, #44	; 0x2c
   364c8:	bl	36028 <ftello64@plt+0x1fae8>
   364cc:	mov	r2, #5
   364d0:	ldr	r1, [pc, #2132]	; 36d2c <ftello64@plt+0x207ec>
   364d4:	mov	r0, #0
   364d8:	bl	15718 <dcgettext@plt>
   364dc:	bl	54474 <ftello64@plt+0x3df34>
   364e0:	mov	r2, #5
   364e4:	ldr	r1, [pc, #2104]	; 36d24 <ftello64@plt+0x207e4>
   364e8:	mov	r0, #0
   364ec:	bl	15718 <dcgettext@plt>
   364f0:	bl	54474 <ftello64@plt+0x3df34>
   364f4:	ldr	r1, [pc, #2100]	; 36d30 <ftello64@plt+0x207f0>
   364f8:	add	r0, sp, #60	; 0x3c
   364fc:	bl	36028 <ftello64@plt+0x1fae8>
   36500:	mov	r2, #5
   36504:	ldr	r1, [pc, #2088]	; 36d34 <ftello64@plt+0x207f4>
   36508:	mov	r0, #0
   3650c:	bl	15718 <dcgettext@plt>
   36510:	bl	54c80 <ftello64@plt+0x3e740>
   36514:	mov	r2, r6
   36518:	ldr	r1, [pc, #2072]	; 36d38 <ftello64@plt+0x207f8>
   3651c:	mov	r7, r0
   36520:	add	r0, sp, #76	; 0x4c
   36524:	bl	36110 <ftello64@plt+0x1fbd0>
   36528:	mov	r3, r8
   3652c:	ldr	r2, [pc, #2056]	; 36d3c <ftello64@plt+0x207fc>
   36530:	mov	r1, #30
   36534:	add	r0, sp, #92	; 0x5c
   36538:	bl	16060 <gpgrt_snprintf@plt>
   3653c:	add	r2, sp, #92	; 0x5c
   36540:	ldr	r1, [pc, #2040]	; 36d40 <ftello64@plt+0x20800>
   36544:	add	r0, sp, #76	; 0x4c
   36548:	bl	36110 <ftello64@plt+0x1fbd0>
   3654c:	cmp	r4, #0
   36550:	beq	36564 <ftello64@plt+0x20024>
   36554:	mov	r2, r4
   36558:	ldr	r1, [pc, #2020]	; 36d44 <ftello64@plt+0x20804>
   3655c:	add	r0, sp, #76	; 0x4c
   36560:	bl	36110 <ftello64@plt+0x1fbd0>
   36564:	ldr	r2, [sp, #8]
   36568:	ldr	r1, [pc, #2008]	; 36d48 <ftello64@plt+0x20808>
   3656c:	add	r0, sp, #76	; 0x4c
   36570:	bl	36110 <ftello64@plt+0x1fbd0>
   36574:	cmp	r7, #0
   36578:	bne	368a4 <ftello64@plt+0x20364>
   3657c:	mov	r2, r5
   36580:	ldr	r1, [pc, #1988]	; 36d4c <ftello64@plt+0x2080c>
   36584:	add	r0, sp, #76	; 0x4c
   36588:	bl	36110 <ftello64@plt+0x1fbd0>
   3658c:	ldr	r3, [sp, #28]
   36590:	cmp	r3, #0
   36594:	bne	367b8 <ftello64@plt+0x20278>
   36598:	ldr	r3, [sp, #44]	; 0x2c
   3659c:	cmp	r3, #0
   365a0:	bne	368b8 <ftello64@plt+0x20378>
   365a4:	ldr	r3, [sp, #60]	; 0x3c
   365a8:	cmp	r3, #0
   365ac:	bne	368d8 <ftello64@plt+0x20398>
   365b0:	mov	r2, #1
   365b4:	ldr	r1, [pc, #1872]	; 36d0c <ftello64@plt+0x207cc>
   365b8:	add	r0, sp, #76	; 0x4c
   365bc:	bl	508a8 <ftello64@plt+0x3a368>
   365c0:	mov	r1, #0
   365c4:	add	r0, sp, #76	; 0x4c
   365c8:	bl	50a38 <ftello64@plt+0x3a4f8>
   365cc:	subs	r8, r0, #0
   365d0:	beq	367cc <ftello64@plt+0x2028c>
   365d4:	mov	r2, #5
   365d8:	ldr	r1, [pc, #1904]	; 36d50 <ftello64@plt+0x20810>
   365dc:	mov	r0, #0
   365e0:	bl	15718 <dcgettext@plt>
   365e4:	bl	54474 <ftello64@plt+0x3df34>
   365e8:	mov	fp, r8
   365ec:	ldr	r6, [pc, #1888]	; 36d54 <ftello64@plt+0x20814>
   365f0:	b	36608 <ftello64@plt+0x200c8>
   365f4:	mov	r2, fp
   365f8:	sub	r1, sl, fp
   365fc:	mov	r0, r6
   36600:	bl	54474 <ftello64@plt+0x3df34>
   36604:	add	fp, sl, #1
   36608:	mov	r1, #10
   3660c:	mov	r0, fp
   36610:	bl	15d24 <strchr@plt>
   36614:	subs	sl, r0, #0
   36618:	bne	365f4 <ftello64@plt+0x200b4>
   3661c:	ldr	r0, [pc, #1844]	; 36d58 <ftello64@plt+0x20818>
   36620:	bl	54474 <ftello64@plt+0x3df34>
   36624:	ldr	r0, [pc, #1840]	; 36d5c <ftello64@plt+0x2081c>
   36628:	bl	54c80 <ftello64@plt+0x3e740>
   3662c:	cmp	r0, #0
   36630:	beq	367e8 <ftello64@plt+0x202a8>
   36634:	mov	r0, sl
   36638:	ldr	r1, [pc, #1824]	; 36d60 <ftello64@plt+0x20820>
   3663c:	bl	15d9c <gpgrt_fopenmem@plt>
   36640:	subs	sl, r0, #0
   36644:	beq	368f0 <ftello64@plt+0x203b0>
   36648:	mov	r1, sl
   3664c:	mov	r0, r8
   36650:	bl	16018 <gpgrt_fputs@plt>
   36654:	mov	r0, sl
   36658:	bl	16300 <gpgrt_rewind@plt>
   3665c:	cmp	r7, #0
   36660:	mov	r2, #5
   36664:	beq	36970 <ftello64@plt+0x20430>
   36668:	ldr	r1, [pc, #1780]	; 36d64 <ftello64@plt+0x20824>
   3666c:	mov	r0, #0
   36670:	bl	15718 <dcgettext@plt>
   36674:	mov	r1, r0
   36678:	ldr	r0, [pc, #1768]	; 36d68 <ftello64@plt+0x20828>
   3667c:	bl	54474 <ftello64@plt+0x3df34>
   36680:	mov	r2, #5
   36684:	ldr	r1, [pc, #1760]	; 36d6c <ftello64@plt+0x2082c>
   36688:	mov	r0, #0
   3668c:	bl	15718 <dcgettext@plt>
   36690:	mov	r1, r0
   36694:	ldr	r0, [pc, #1740]	; 36d68 <ftello64@plt+0x20828>
   36698:	bl	54474 <ftello64@plt+0x3df34>
   3669c:	ldr	r7, [sp, #4]
   366a0:	mov	r3, #1
   366a4:	ldr	r2, [sp, #12]
   366a8:	ldr	r6, [r7, #56]	; 0x38
   366ac:	mov	r0, r7
   366b0:	mov	r1, sl
   366b4:	str	r3, [r7, #56]	; 0x38
   366b8:	bl	35fe4 <ftello64@plt+0x1faa4>
   366bc:	str	r6, [r7, #56]	; 0x38
   366c0:	cmp	r0, #0
   366c4:	bne	367e8 <ftello64@plt+0x202a8>
   366c8:	mov	r2, #5
   366cc:	ldr	r1, [pc, #1692]	; 36d70 <ftello64@plt+0x20830>
   366d0:	bl	15718 <dcgettext@plt>
   366d4:	bl	54474 <ftello64@plt+0x3df34>
   366d8:	b	367e8 <ftello64@plt+0x202a8>
   366dc:	mov	r2, #10
   366e0:	mov	r1, #0
   366e4:	mov	r0, r4
   366e8:	bl	15448 <strtol@plt>
   366ec:	sub	r3, r0, #1
   366f0:	cmp	r3, #2
   366f4:	bhi	36218 <ftello64@plt+0x1fcd8>
   366f8:	cmp	r0, #1
   366fc:	beq	36248 <ftello64@plt+0x1fd08>
   36700:	cmp	r0, #2
   36704:	beq	369f0 <ftello64@plt+0x204b0>
   36708:	add	r1, sp, #20
   3670c:	ldr	r0, [sp, #4]
   36710:	bl	1fdac <ftello64@plt+0x986c>
   36714:	mov	r2, #5
   36718:	subs	r5, r0, #0
   3671c:	bne	36b34 <ftello64@plt+0x205f4>
   36720:	ldr	r1, [pc, #1612]	; 36d74 <ftello64@plt+0x20834>
   36724:	bl	15718 <dcgettext@plt>
   36728:	ldr	r1, [sp, #20]
   3672c:	bl	54474 <ftello64@plt+0x3df34>
   36730:	ldr	r0, [sp, #20]
   36734:	bl	156a0 <gcry_free@plt>
   36738:	add	r1, sp, #24
   3673c:	ldr	r0, [sp, #4]
   36740:	bl	1fe84 <ftello64@plt+0x9944>
   36744:	subs	r6, r0, #0
   36748:	beq	36b64 <ftello64@plt+0x20624>
   3674c:	mov	r2, #5
   36750:	ldr	r1, [pc, #1568]	; 36d78 <ftello64@plt+0x20838>
   36754:	mov	r0, r5
   36758:	bl	15718 <dcgettext@plt>
   3675c:	mov	r5, r0
   36760:	mov	r0, r6
   36764:	bl	161e0 <gpg_strerror@plt>
   36768:	mov	r1, r0
   3676c:	mov	r0, r5
   36770:	bl	54474 <ftello64@plt+0x3df34>
   36774:	b	361b8 <ftello64@plt+0x1fc78>
   36778:	mov	r2, #10
   3677c:	mov	r1, #0
   36780:	mov	r0, r5
   36784:	bl	15448 <strtol@plt>
   36788:	sub	r3, r0, #1024	; 0x400
   3678c:	cmp	r3, #3072	; 0xc00
   36790:	bls	3691c <ftello64@plt+0x203dc>
   36794:	mov	r1, r9
   36798:	mov	r2, #5
   3679c:	mov	r0, #0
   367a0:	bl	15718 <dcgettext@plt>
   367a4:	mov	r3, #4096	; 0x1000
   367a8:	mov	r2, #1024	; 0x400
   367ac:	mov	r1, r7
   367b0:	bl	54474 <ftello64@plt+0x3df34>
   367b4:	b	36258 <ftello64@plt+0x1fd18>
   367b8:	add	r1, sp, #28
   367bc:	add	r0, sp, #76	; 0x4c
   367c0:	bl	360b8 <ftello64@plt+0x1fb78>
   367c4:	cmp	r0, #0
   367c8:	beq	36598 <ftello64@plt+0x20058>
   367cc:	mov	r2, #5
   367d0:	ldr	r1, [pc, #1444]	; 36d7c <ftello64@plt+0x2083c>
   367d4:	mov	r0, #0
   367d8:	bl	15718 <dcgettext@plt>
   367dc:	bl	487a0 <ftello64@plt+0x32260>
   367e0:	mov	r8, #0
   367e4:	mov	sl, r8
   367e8:	mov	r0, sl
   367ec:	bl	15a0c <gpgrt_fclose@plt>
   367f0:	mov	r0, #0
   367f4:	bl	156a0 <gcry_free@plt>
   367f8:	mov	r0, r5
   367fc:	bl	156a0 <gcry_free@plt>
   36800:	mov	r0, r9
   36804:	bl	156a0 <gcry_free@plt>
   36808:	mov	r0, r4
   3680c:	bl	156a0 <gcry_free@plt>
   36810:	mov	r1, #0
   36814:	add	r0, sp, #28
   36818:	bl	50a38 <ftello64@plt+0x3a4f8>
   3681c:	bl	156a0 <gcry_free@plt>
   36820:	mov	r1, #0
   36824:	add	r0, sp, #44	; 0x2c
   36828:	bl	50a38 <ftello64@plt+0x3a4f8>
   3682c:	bl	156a0 <gcry_free@plt>
   36830:	mov	r1, #0
   36834:	add	r0, sp, #60	; 0x3c
   36838:	bl	50a38 <ftello64@plt+0x3a4f8>
   3683c:	bl	156a0 <gcry_free@plt>
   36840:	mov	r1, #0
   36844:	add	r0, sp, #76	; 0x4c
   36848:	bl	50a38 <ftello64@plt+0x3a4f8>
   3684c:	bl	156a0 <gcry_free@plt>
   36850:	mov	r0, r8
   36854:	bl	156a0 <gcry_free@plt>
   36858:	ldr	r3, [pc, #1120]	; 36cc0 <ftello64@plt+0x20780>
   3685c:	ldr	r2, [sp, #124]	; 0x7c
   36860:	ldr	r3, [r3]
   36864:	cmp	r2, r3
   36868:	bne	36cbc <ftello64@plt+0x2077c>
   3686c:	add	sp, sp, #132	; 0x84
   36870:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36874:	ldr	r1, [pc, #1284]	; 36d80 <ftello64@plt+0x20840>
   36878:	mov	r0, #0
   3687c:	bl	15718 <dcgettext@plt>
   36880:	ldr	r2, [sp, #20]
   36884:	ldr	r1, [sp, #24]
   36888:	add	r2, r5, r2
   3688c:	bl	54474 <ftello64@plt+0x3df34>
   36890:	b	36450 <ftello64@plt+0x1ff10>
   36894:	ldr	r3, [pc, #1256]	; 36d84 <ftello64@plt+0x20844>
   36898:	ldr	r3, [r3, r0, lsl #2]
   3689c:	str	r3, [sp, #8]
   368a0:	b	3637c <ftello64@plt+0x1fe3c>
   368a4:	ldr	r2, [pc, #1244]	; 36d88 <ftello64@plt+0x20848>
   368a8:	ldr	r1, [pc, #1244]	; 36d8c <ftello64@plt+0x2084c>
   368ac:	add	r0, sp, #76	; 0x4c
   368b0:	bl	36110 <ftello64@plt+0x1fbd0>
   368b4:	b	3657c <ftello64@plt+0x2003c>
   368b8:	add	r1, sp, #44	; 0x2c
   368bc:	add	r0, sp, #76	; 0x4c
   368c0:	bl	360b8 <ftello64@plt+0x1fb78>
   368c4:	cmp	r0, #0
   368c8:	bne	367cc <ftello64@plt+0x2028c>
   368cc:	ldr	r3, [sp, #60]	; 0x3c
   368d0:	cmp	r3, #0
   368d4:	beq	365b0 <ftello64@plt+0x20070>
   368d8:	add	r1, sp, #60	; 0x3c
   368dc:	add	r0, sp, #76	; 0x4c
   368e0:	bl	360b8 <ftello64@plt+0x1fb78>
   368e4:	cmp	r0, #0
   368e8:	beq	365b0 <ftello64@plt+0x20070>
   368ec:	b	367cc <ftello64@plt+0x2028c>
   368f0:	mov	r2, #5
   368f4:	ldr	r1, [pc, #1172]	; 36d90 <ftello64@plt+0x20850>
   368f8:	bl	15718 <dcgettext@plt>
   368fc:	mov	r6, r0
   36900:	bl	15e20 <__errno_location@plt>
   36904:	ldr	r0, [r0]
   36908:	bl	15ae4 <strerror@plt>
   3690c:	mov	r1, r0
   36910:	mov	r0, r6
   36914:	bl	487a0 <ftello64@plt+0x32260>
   36918:	b	367e8 <ftello64@plt+0x202a8>
   3691c:	mov	r8, r0
   36920:	mov	r2, #5
   36924:	ldr	r1, [pc, #952]	; 36ce4 <ftello64@plt+0x207a4>
   36928:	mov	r0, #0
   3692c:	bl	15718 <dcgettext@plt>
   36930:	mov	r1, r8
   36934:	bl	54474 <ftello64@plt+0x3df34>
   36938:	ands	r4, r8, #63	; 0x3f
   3693c:	beq	369e4 <ftello64@plt+0x204a4>
   36940:	add	r8, r8, #63	; 0x3f
   36944:	mov	r2, #5
   36948:	ldr	r1, [pc, #1092]	; 36d94 <ftello64@plt+0x20854>
   3694c:	bic	r8, r8, #63	; 0x3f
   36950:	mov	r0, #0
   36954:	bl	15718 <dcgettext@plt>
   36958:	mov	r4, #0
   3695c:	mov	r1, r8
   36960:	bl	54474 <ftello64@plt+0x3df34>
   36964:	mov	r9, r4
   36968:	ldr	r6, [pc, #880]	; 36ce0 <ftello64@plt+0x207a0>
   3696c:	b	362b8 <ftello64@plt+0x1fd78>
   36970:	ldr	r1, [pc, #1056]	; 36d98 <ftello64@plt+0x20858>
   36974:	mov	r0, r7
   36978:	bl	15718 <dcgettext@plt>
   3697c:	mov	r1, r0
   36980:	ldr	r0, [pc, #992]	; 36d68 <ftello64@plt+0x20828>
   36984:	bl	54474 <ftello64@plt+0x3df34>
   36988:	mov	r2, #5
   3698c:	mov	r0, r7
   36990:	ldr	r1, [pc, #980]	; 36d6c <ftello64@plt+0x2082c>
   36994:	bl	15718 <dcgettext@plt>
   36998:	mov	r1, r0
   3699c:	ldr	r0, [pc, #964]	; 36d68 <ftello64@plt+0x20828>
   369a0:	bl	54474 <ftello64@plt+0x3df34>
   369a4:	ldr	r7, [sp, #4]
   369a8:	mov	r3, #1
   369ac:	ldr	r2, [sp, #12]
   369b0:	ldr	r6, [r7, #56]	; 0x38
   369b4:	mov	r0, r7
   369b8:	mov	r1, sl
   369bc:	str	r3, [r7, #56]	; 0x38
   369c0:	bl	35fe4 <ftello64@plt+0x1faa4>
   369c4:	str	r6, [r7, #56]	; 0x38
   369c8:	cmp	r0, #0
   369cc:	bne	367e8 <ftello64@plt+0x202a8>
   369d0:	mov	r2, #5
   369d4:	ldr	r1, [pc, #960]	; 36d9c <ftello64@plt+0x2085c>
   369d8:	bl	15718 <dcgettext@plt>
   369dc:	bl	54474 <ftello64@plt+0x3df34>
   369e0:	b	367e8 <ftello64@plt+0x202a8>
   369e4:	ldr	r6, [pc, #756]	; 36ce0 <ftello64@plt+0x207a0>
   369e8:	mov	r9, r4
   369ec:	b	362b8 <ftello64@plt+0x1fd78>
   369f0:	ldr	r6, [pc, #936]	; 36da0 <ftello64@plt+0x20860>
   369f4:	ldr	r8, [pc, #936]	; 36da4 <ftello64@plt+0x20864>
   369f8:	ldr	r7, [pc, #936]	; 36da8 <ftello64@plt+0x20868>
   369fc:	mov	r0, r4
   36a00:	bl	156a0 <gcry_free@plt>
   36a04:	mov	r2, #5
   36a08:	mov	r1, r6
   36a0c:	mov	r0, #0
   36a10:	bl	15718 <dcgettext@plt>
   36a14:	bl	54a50 <ftello64@plt+0x3e510>
   36a18:	mov	r4, r0
   36a1c:	bl	54bdc <ftello64@plt+0x3e69c>
   36a20:	mov	r0, r4
   36a24:	bl	43030 <ftello64@plt+0x2caf0>
   36a28:	ldrb	r5, [r4]
   36a2c:	cmp	r5, #0
   36a30:	beq	361b8 <ftello64@plt+0x1fc78>
   36a34:	mov	r0, r4
   36a38:	bl	15cb8 <strlen@plt>
   36a3c:	cmp	r0, #40	; 0x28
   36a40:	beq	36a78 <ftello64@plt+0x20538>
   36a44:	cmp	r5, #38	; 0x26
   36a48:	bne	36a60 <ftello64@plt+0x20520>
   36a4c:	add	r5, r4, #1
   36a50:	mov	r0, r5
   36a54:	bl	15cb8 <strlen@plt>
   36a58:	cmp	r0, #40	; 0x28
   36a5c:	beq	36a84 <ftello64@plt+0x20544>
   36a60:	mov	r2, #5
   36a64:	mov	r1, r7
   36a68:	mov	r0, #0
   36a6c:	bl	15718 <dcgettext@plt>
   36a70:	bl	54474 <ftello64@plt+0x3df34>
   36a74:	b	369fc <ftello64@plt+0x204bc>
   36a78:	cmp	r5, #38	; 0x26
   36a7c:	addeq	r5, r4, #1
   36a80:	movne	r5, r4
   36a84:	add	r3, sp, #24
   36a88:	mov	r2, r5
   36a8c:	mov	r1, #0
   36a90:	ldr	r0, [sp, #4]
   36a94:	bl	1fc30 <ftello64@plt+0x96f0>
   36a98:	subs	r3, r0, #0
   36a9c:	bne	36b04 <ftello64@plt+0x205c4>
   36aa0:	mov	r1, r3
   36aa4:	mov	r2, r3
   36aa8:	ldr	r0, [sp, #24]
   36aac:	bl	1648c <gcry_sexp_canon_len@plt>
   36ab0:	mov	r1, r0
   36ab4:	ldr	r0, [sp, #24]
   36ab8:	bl	4b490 <ftello64@plt+0x34f50>
   36abc:	mov	r5, r0
   36ac0:	ldr	r0, [sp, #24]
   36ac4:	bl	156a0 <gcry_free@plt>
   36ac8:	cmp	r5, #17
   36acc:	beq	36b5c <ftello64@plt+0x2061c>
   36ad0:	ble	36b1c <ftello64@plt+0x205dc>
   36ad4:	cmp	r5, #20
   36ad8:	beq	36b2c <ftello64@plt+0x205ec>
   36adc:	ldr	r3, [pc, #712]	; 36dac <ftello64@plt+0x2086c>
   36ae0:	cmp	r5, r3
   36ae4:	bne	36b04 <ftello64@plt+0x205c4>
   36ae8:	ldr	r6, [pc, #704]	; 36db0 <ftello64@plt+0x20870>
   36aec:	mov	r0, #0
   36af0:	mov	r9, r0
   36af4:	mov	r5, r9
   36af8:	bl	156a0 <gcry_free@plt>
   36afc:	mov	r8, #1024	; 0x400
   36b00:	b	362b8 <ftello64@plt+0x1fd78>
   36b04:	mov	r2, #5
   36b08:	mov	r1, r8
   36b0c:	mov	r0, #0
   36b10:	bl	15718 <dcgettext@plt>
   36b14:	bl	54474 <ftello64@plt+0x3df34>
   36b18:	b	369fc <ftello64@plt+0x204bc>
   36b1c:	cmp	r5, #1
   36b20:	bne	36b04 <ftello64@plt+0x205c4>
   36b24:	ldr	r6, [pc, #436]	; 36ce0 <ftello64@plt+0x207a0>
   36b28:	b	36aec <ftello64@plt+0x205ac>
   36b2c:	ldr	r6, [pc, #640]	; 36db4 <ftello64@plt+0x20874>
   36b30:	b	36aec <ftello64@plt+0x205ac>
   36b34:	ldr	r1, [pc, #572]	; 36d78 <ftello64@plt+0x20838>
   36b38:	mov	r0, #0
   36b3c:	bl	15718 <dcgettext@plt>
   36b40:	mov	r6, r0
   36b44:	mov	r0, r5
   36b48:	bl	161e0 <gpg_strerror@plt>
   36b4c:	mov	r1, r0
   36b50:	mov	r0, r6
   36b54:	bl	54474 <ftello64@plt+0x3df34>
   36b58:	b	361b8 <ftello64@plt+0x1fc78>
   36b5c:	ldr	r6, [pc, #596]	; 36db8 <ftello64@plt+0x20878>
   36b60:	b	36aec <ftello64@plt+0x205ac>
   36b64:	ldr	r8, [pc, #592]	; 36dbc <ftello64@plt+0x2087c>
   36b68:	ldr	r6, [pc, #592]	; 36dc0 <ftello64@plt+0x20880>
   36b6c:	ldr	r7, [pc, #352]	; 36cd4 <ftello64@plt+0x20794>
   36b70:	mov	r2, #5
   36b74:	mov	r1, r8
   36b78:	mov	r0, #0
   36b7c:	bl	15718 <dcgettext@plt>
   36b80:	bl	54474 <ftello64@plt+0x3df34>
   36b84:	ldr	r5, [sp, #24]
   36b88:	mov	r9, #1
   36b8c:	cmp	r5, #0
   36b90:	beq	36bb4 <ftello64@plt+0x20674>
   36b94:	add	r2, r5, #8
   36b98:	mov	r1, r9
   36b9c:	mov	r0, r6
   36ba0:	bl	54474 <ftello64@plt+0x3df34>
   36ba4:	ldr	r5, [r5]
   36ba8:	add	r9, r9, #1
   36bac:	cmp	r5, #0
   36bb0:	bne	36b94 <ftello64@plt+0x20654>
   36bb4:	mov	r0, r4
   36bb8:	bl	156a0 <gcry_free@plt>
   36bbc:	mov	r2, #5
   36bc0:	mov	r1, r7
   36bc4:	mov	r0, #0
   36bc8:	bl	15718 <dcgettext@plt>
   36bcc:	bl	54a50 <ftello64@plt+0x3e510>
   36bd0:	mov	r4, r0
   36bd4:	bl	54bdc <ftello64@plt+0x3e69c>
   36bd8:	mov	r0, r4
   36bdc:	bl	43030 <ftello64@plt+0x2caf0>
   36be0:	mov	r0, r4
   36be4:	mov	r2, #10
   36be8:	mov	r1, #0
   36bec:	bl	15448 <strtol@plt>
   36bf0:	cmp	r0, r9
   36bf4:	movlt	r9, #0
   36bf8:	movge	r9, #1
   36bfc:	cmp	r0, #0
   36c00:	orrle	r9, r9, #1
   36c04:	cmp	r9, #0
   36c08:	bne	36b70 <ftello64@plt+0x20630>
   36c0c:	ldr	r5, [sp, #24]
   36c10:	cmp	r5, #0
   36c14:	beq	36c40 <ftello64@plt+0x20700>
   36c18:	cmp	r0, #1
   36c1c:	beq	36c40 <ftello64@plt+0x20700>
   36c20:	mov	r3, #1
   36c24:	b	36c30 <ftello64@plt+0x206f0>
   36c28:	cmp	r3, r0
   36c2c:	beq	36c40 <ftello64@plt+0x20700>
   36c30:	ldr	r5, [r5]
   36c34:	add	r3, r3, #1
   36c38:	cmp	r5, #0
   36c3c:	bne	36c28 <ftello64@plt+0x206e8>
   36c40:	ldrb	r3, [r5, #8]
   36c44:	add	r5, r5, #8
   36c48:	cmp	r3, #0
   36c4c:	bne	36c60 <ftello64@plt+0x20720>
   36c50:	b	36c80 <ftello64@plt+0x20740>
   36c54:	ldrb	r3, [r5, #1]!
   36c58:	cmp	r3, #0
   36c5c:	beq	36c80 <ftello64@plt+0x20740>
   36c60:	cmp	r3, #32
   36c64:	cmpne	r3, #9
   36c68:	bne	36c54 <ftello64@plt+0x20714>
   36c6c:	b	36c74 <ftello64@plt+0x20734>
   36c70:	ldrb	r3, [r5, #1]!
   36c74:	cmp	r3, #9
   36c78:	cmpne	r3, #32
   36c7c:	beq	36c70 <ftello64@plt+0x20730>
   36c80:	mov	r0, #0
   36c84:	bl	156a0 <gcry_free@plt>
   36c88:	mov	r0, #0
   36c8c:	bl	156a0 <gcry_free@plt>
   36c90:	mov	r1, r5
   36c94:	ldr	r0, [pc, #296]	; 36dc4 <ftello64@plt+0x20884>
   36c98:	bl	506d8 <ftello64@plt+0x3a198>
   36c9c:	mov	r5, r4
   36ca0:	mov	r8, #1024	; 0x400
   36ca4:	mov	r4, #0
   36ca8:	mov	r9, r0
   36cac:	ldr	r0, [sp, #24]
   36cb0:	mov	r6, r9
   36cb4:	bl	44034 <ftello64@plt+0x2daf4>
   36cb8:	b	362b8 <ftello64@plt+0x1fd78>
   36cbc:	bl	15748 <__stack_chk_fail@plt>
   36cc0:	andeq	pc, r7, r8, lsl #15
   36cc4:	andeq	r9, r6, r0, lsr #15
   36cc8:	andeq	r9, r6, ip, asr #15
   36ccc:	ldrdeq	r9, [r6], -ip
   36cd0:	strdeq	r9, [r6], -r4
   36cd4:	andeq	r9, r6, r4, lsl r8
   36cd8:	andeq	r9, r6, r8, lsr #16
   36cdc:	andeq	r9, r6, r8, asr #16
   36ce0:	andeq	r9, r6, ip, ror r7
   36ce4:	andeq	r9, r6, r0, ror r8
   36ce8:	andeq	r9, r6, ip, ror #18
   36cec:	andeq	r9, r6, ip, lsl #19
   36cf0:	andeq	r9, r6, r4, lsr #19
   36cf4:			; <UNDEFINED> instruction: 0x000699b4
   36cf8:	andeq	r9, r6, r0, lsl #15
   36cfc:	andeq	r9, r6, r8, asr #19
   36d00:	andeq	r9, r6, r4, lsr #20
   36d04:	andeq	r9, r6, r0, asr #20
   36d08:	andeq	r9, r6, r8, ror #19
   36d0c:			; <UNDEFINED> instruction: 0x0006abbc
   36d10:	andeq	r9, r6, r8, ror sl
   36d14:	andeq	r9, r6, r0, lsl #21
   36d18:	muleq	r6, r8, sl
   36d1c:			; <UNDEFINED> instruction: 0x00069ab4
   36d20:	andeq	r9, r6, r4, asr #21
   36d24:	ldrdeq	r9, [r6], -r4
   36d28:	strdeq	r9, [r6], -ip
   36d2c:	andeq	r9, r6, r8, lsl #22
   36d30:	andeq	r9, r6, r4, lsl fp
   36d34:	andeq	r9, r6, r0, lsr #22
   36d38:	andeq	r9, r6, r8, asr #22
   36d3c:	andeq	ip, r6, r8, ror r2
   36d40:	andeq	r9, r6, r4, asr fp
   36d44:	andeq	r9, r6, r4, ror #22
   36d48:	andeq	r9, r6, r0, ror fp
   36d4c:	andeq	r9, r6, r8, lsl #23
   36d50:	muleq	r6, r4, fp
   36d54:			; <UNDEFINED> instruction: 0x00069bb0
   36d58:	strdeq	ip, [r6], -r4
   36d5c:			; <UNDEFINED> instruction: 0x00069bbc
   36d60:	ldrdeq	r9, [r6], -ip
   36d64:	andeq	r9, r6, r4, lsl #24
   36d68:	strdeq	r3, [r6], -ip
   36d6c:	andeq	r9, r6, ip, lsr #24
   36d70:	andeq	r9, r6, ip, ror #24
   36d74:	andeq	r9, r6, r4, lsr #18
   36d78:	andeq	r9, r6, r8, lsl #18
   36d7c:	andeq	r9, r6, ip, lsr #25
   36d80:	andeq	r9, r6, r0, lsl #20
   36d84:	andeq	r9, r6, ip, ror #14
   36d88:	andeq	r9, r6, r0
   36d8c:	andeq	r9, r6, ip, ror fp
   36d90:	andeq	r9, r6, r0, ror #23
   36d94:	muleq	r6, r0, r8
   36d98:	andeq	r9, r6, r8, asr #24
   36d9c:	andeq	r9, r6, r4, ror ip
   36da0:	andeq	r9, r6, r8, lsr #17
   36da4:	andeq	r9, r6, ip, ror #17
   36da8:			; <UNDEFINED> instruction: 0x000698bc
   36dac:	andeq	r0, r0, pc, lsr #2
   36db0:	muleq	r6, r8, r7
   36db4:	muleq	r6, r4, r7
   36db8:	muleq	r6, r0, r7
   36dbc:	andeq	r9, r6, r4, asr #18
   36dc0:	andeq	r9, r6, r8, asr r9
   36dc4:	andeq	r9, r6, r4, ror #18
   36dc8:	push	{r4, r5, r6, r7, r8, lr}
   36dcc:	mov	lr, #0
   36dd0:	ldr	r8, [r1]
   36dd4:	ldr	r6, [r0]
   36dd8:	cmp	r8, #0
   36ddc:	str	lr, [r2, #12]
   36de0:	str	lr, [r2, #20]
   36de4:	str	lr, [r2, #16]
   36de8:	beq	36f0c <ftello64@plt+0x209cc>
   36dec:	mov	r3, r6
   36df0:	mov	ip, #1
   36df4:	ldrb	r5, [r3], #1
   36df8:	str	ip, [r2, #16]
   36dfc:	sub	r7, r8, #1
   36e00:	and	ip, r5, #31
   36e04:	lsr	r4, r5, #5
   36e08:	and	r4, r4, #1
   36e0c:	asr	r5, r5, #6
   36e10:	cmp	ip, #31
   36e14:	str	r4, [r2, #4]
   36e18:	str	r5, [r2]
   36e1c:	beq	36ed0 <ftello64@plt+0x20990>
   36e20:	cmp	r7, #0
   36e24:	str	ip, [r2, #8]
   36e28:	beq	36f0c <ftello64@plt+0x209cc>
   36e2c:	ldrb	lr, [r3], #1
   36e30:	ldr	r4, [r2, #16]
   36e34:	sub	r6, r7, #1
   36e38:	add	r8, r4, #1
   36e3c:	tst	lr, #128	; 0x80
   36e40:	str	r8, [r2, #16]
   36e44:	bne	36e74 <ftello64@plt+0x20934>
   36e48:	orrs	ip, r5, ip
   36e4c:	str	lr, [r2, #12]
   36e50:	beq	36f28 <ftello64@plt+0x209e8>
   36e54:	ldr	r2, [r2, #12]
   36e58:	cmp	r2, r6
   36e5c:	bhi	36f0c <ftello64@plt+0x209cc>
   36e60:	mov	r2, #0
   36e64:	str	r3, [r0]
   36e68:	str	r6, [r1]
   36e6c:	mov	r0, r2
   36e70:	pop	{r4, r5, r6, r7, r8, pc}
   36e74:	cmp	lr, #128	; 0x80
   36e78:	beq	36f18 <ftello64@plt+0x209d8>
   36e7c:	cmp	lr, #255	; 0xff
   36e80:	beq	36f0c <ftello64@plt+0x209cc>
   36e84:	ands	lr, lr, #127	; 0x7f
   36e88:	beq	36e48 <ftello64@plt+0x20908>
   36e8c:	cmp	r6, #0
   36e90:	beq	36f0c <ftello64@plt+0x209cc>
   36e94:	add	r7, r8, lr
   36e98:	add	r4, r4, #2
   36e9c:	mov	lr, #0
   36ea0:	b	36eb4 <ftello64@plt+0x20974>
   36ea4:	cmp	r6, #0
   36ea8:	lsl	lr, lr, #8
   36eac:	add	r4, r4, #1
   36eb0:	beq	36f0c <ftello64@plt+0x209cc>
   36eb4:	ldrb	r8, [r3], #1
   36eb8:	cmp	r4, r7
   36ebc:	sub	r6, r6, #1
   36ec0:	orr	lr, r8, lr
   36ec4:	str	r4, [r2, #16]
   36ec8:	bne	36ea4 <ftello64@plt+0x20964>
   36ecc:	b	36e48 <ftello64@plt+0x20908>
   36ed0:	add	r6, r6, r8
   36ed4:	mov	ip, lr
   36ed8:	b	36f00 <ftello64@plt+0x209c0>
   36edc:	ldrb	lr, [r3], #1
   36ee0:	ldr	r4, [r2, #16]
   36ee4:	tst	lr, #128	; 0x80
   36ee8:	add	r4, r4, #1
   36eec:	and	lr, lr, #127	; 0x7f
   36ef0:	orr	ip, lr, ip
   36ef4:	str	r4, [r2, #16]
   36ef8:	sub	r7, r6, r3
   36efc:	beq	36e20 <ftello64@plt+0x208e0>
   36f00:	cmp	r3, r6
   36f04:	lsl	ip, ip, #7
   36f08:	bne	36edc <ftello64@plt+0x2099c>
   36f0c:	mvn	r2, #0
   36f10:	mov	r0, r2
   36f14:	pop	{r4, r5, r6, r7, r8, pc}
   36f18:	orrs	ip, r5, ip
   36f1c:	mov	ip, #1
   36f20:	str	ip, [r2, #20]
   36f24:	bne	36e60 <ftello64@plt+0x20920>
   36f28:	mov	ip, #0
   36f2c:	str	ip, [r2, #12]
   36f30:	b	36e60 <ftello64@plt+0x20920>
   36f34:	push	{r4, lr}
   36f38:	sub	sp, sp, #40	; 0x28
   36f3c:	ldr	r4, [pc, #108]	; 36fb0 <ftello64@plt+0x20a70>
   36f40:	strd	r0, [sp, #4]
   36f44:	add	r2, sp, #12
   36f48:	ldr	r3, [r4]
   36f4c:	add	r1, sp, #8
   36f50:	add	r0, sp, #4
   36f54:	str	r3, [sp, #36]	; 0x24
   36f58:	bl	36dc8 <ftello64@plt+0x20888>
   36f5c:	ldr	r3, [sp, #12]
   36f60:	orrs	r0, r0, r3
   36f64:	movne	r0, #0
   36f68:	bne	36f78 <ftello64@plt+0x20a38>
   36f6c:	ldr	r3, [sp, #20]
   36f70:	cmp	r3, #16
   36f74:	beq	36f90 <ftello64@plt+0x20a50>
   36f78:	ldr	r2, [sp, #36]	; 0x24
   36f7c:	ldr	r3, [r4]
   36f80:	cmp	r2, r3
   36f84:	bne	36fac <ftello64@plt+0x20a6c>
   36f88:	add	sp, sp, #40	; 0x28
   36f8c:	pop	{r4, pc}
   36f90:	add	r2, sp, #12
   36f94:	add	r1, sp, #8
   36f98:	add	r0, sp, #4
   36f9c:	bl	36dc8 <ftello64@plt+0x20888>
   36fa0:	clz	r0, r0
   36fa4:	lsr	r0, r0, #5
   36fa8:	b	36f78 <ftello64@plt+0x20a38>
   36fac:	bl	15748 <__stack_chk_fail@plt>
   36fb0:	andeq	pc, r7, r8, lsl #15
   36fb4:	push	{r4, lr}
   36fb8:	sub	sp, sp, #40	; 0x28
   36fbc:	ldr	r4, [pc, #152]	; 3705c <ftello64@plt+0x20b1c>
   36fc0:	strd	r0, [sp, #4]
   36fc4:	add	r2, sp, #12
   36fc8:	ldr	r3, [r4]
   36fcc:	add	r1, sp, #8
   36fd0:	add	r0, sp, #4
   36fd4:	str	r3, [sp, #36]	; 0x24
   36fd8:	bl	36dc8 <ftello64@plt+0x20888>
   36fdc:	ldr	r3, [sp, #12]
   36fe0:	orrs	r3, r0, r3
   36fe4:	bne	36ff4 <ftello64@plt+0x20ab4>
   36fe8:	ldr	r3, [sp, #20]
   36fec:	cmp	r3, #16
   36ff0:	beq	37010 <ftello64@plt+0x20ad0>
   36ff4:	mov	r0, #0
   36ff8:	ldr	r2, [sp, #36]	; 0x24
   36ffc:	ldr	r3, [r4]
   37000:	cmp	r2, r3
   37004:	bne	37058 <ftello64@plt+0x20b18>
   37008:	add	sp, sp, #40	; 0x28
   3700c:	pop	{r4, pc}
   37010:	add	r2, sp, #12
   37014:	add	r1, sp, #8
   37018:	add	r0, sp, #4
   3701c:	bl	36dc8 <ftello64@plt+0x20888>
   37020:	ldr	r3, [sp, #12]
   37024:	orrs	r3, r0, r3
   37028:	bne	36ff4 <ftello64@plt+0x20ab4>
   3702c:	ldr	r3, [sp, #20]
   37030:	cmp	r3, #2
   37034:	bne	36ff4 <ftello64@plt+0x20ab4>
   37038:	ldr	r0, [sp, #24]
   3703c:	cmp	r0, #1
   37040:	bne	36ff4 <ftello64@plt+0x20ab4>
   37044:	ldr	r3, [sp, #4]
   37048:	ldrb	r3, [r3]
   3704c:	cmp	r3, #0
   37050:	beq	36ff8 <ftello64@plt+0x20ab8>
   37054:	b	36ff4 <ftello64@plt+0x20ab4>
   37058:	bl	15748 <__stack_chk_fail@plt>
   3705c:	andeq	pc, r7, r8, lsl #15
   37060:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37064:	mov	fp, r1
   37068:	ldr	r9, [pc, #268]	; 3717c <ftello64@plt+0x20c3c>
   3706c:	ldr	r3, [r1]
   37070:	sub	sp, sp, #44	; 0x2c
   37074:	ldr	r1, [r9]
   37078:	mov	sl, r0
   3707c:	mov	r0, r3
   37080:	str	sl, [sp, #4]
   37084:	mov	r8, r2
   37088:	str	r3, [sp, #8]
   3708c:	str	r1, [sp, #36]	; 0x24
   37090:	bl	15364 <gcry_malloc@plt>
   37094:	subs	r7, r0, #0
   37098:	beq	37108 <ftello64@plt+0x20bc8>
   3709c:	mov	r6, r7
   370a0:	b	370ec <ftello64@plt+0x20bac>
   370a4:	ldrd	r2, [sp, #16]
   370a8:	cmp	r3, #4
   370ac:	bne	37148 <ftello64@plt+0x20c08>
   370b0:	ldr	r3, [sp, #32]
   370b4:	orrs	r3, r2, r3
   370b8:	bne	37108 <ftello64@plt+0x20bc8>
   370bc:	ldr	r4, [sp, #24]
   370c0:	ldr	r5, [sp, #4]
   370c4:	mov	r0, r6
   370c8:	mov	r1, r5
   370cc:	mov	r2, r4
   370d0:	bl	15610 <memcpy@plt>
   370d4:	ldr	r3, [sp, #8]
   370d8:	add	r6, r6, r4
   370dc:	add	r5, r5, r4
   370e0:	sub	r3, r3, r4
   370e4:	str	r5, [sp, #4]
   370e8:	str	r3, [sp, #8]
   370ec:	add	r2, sp, #12
   370f0:	add	r1, sp, #8
   370f4:	add	r0, sp, #4
   370f8:	bl	36dc8 <ftello64@plt+0x20888>
   370fc:	ldr	r3, [sp, #12]
   37100:	orrs	r3, r0, r3
   37104:	beq	370a4 <ftello64@plt+0x20b64>
   37108:	cmp	r8, #0
   3710c:	mov	r0, r7
   37110:	ldrne	r2, [sp, #4]
   37114:	ldrne	r3, [r8]
   37118:	subne	sl, r2, sl
   3711c:	addne	sl, r3, sl
   37120:	strne	sl, [r8]
   37124:	bl	156a0 <gcry_free@plt>
   37128:	mov	r7, #0
   3712c:	ldr	r2, [sp, #36]	; 0x24
   37130:	ldr	r3, [r9]
   37134:	mov	r0, r7
   37138:	cmp	r2, r3
   3713c:	bne	37178 <ftello64@plt+0x20c38>
   37140:	add	sp, sp, #44	; 0x2c
   37144:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37148:	orrs	r3, r3, r2
   3714c:	bne	37108 <ftello64@plt+0x20bc8>
   37150:	sub	r6, r6, r7
   37154:	cmp	r8, #0
   37158:	str	r6, [fp]
   3715c:	beq	3712c <ftello64@plt+0x20bec>
   37160:	ldr	r2, [sp, #4]
   37164:	ldr	r3, [r8]
   37168:	sub	sl, r2, sl
   3716c:	add	sl, r3, sl
   37170:	str	sl, [r8]
   37174:	b	3712c <ftello64@plt+0x20bec>
   37178:	bl	15748 <__stack_chk_fail@plt>
   3717c:	andeq	pc, r7, r8, lsl #15
   37180:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37184:	sub	sp, sp, #260	; 0x104
   37188:	mov	r9, r1
   3718c:	str	r0, [sp, #16]
   37190:	ldr	r0, [pc, #920]	; 37530 <ftello64@plt+0x20ff0>
   37194:	ldr	ip, [sp, #296]	; 0x128
   37198:	str	r3, [sp, #8]
   3719c:	ldr	lr, [r0]
   371a0:	str	ip, [sp, #12]
   371a4:	mov	r0, ip
   371a8:	mov	ip, #0
   371ac:	mov	r5, r2
   371b0:	str	lr, [sp, #252]	; 0xfc
   371b4:	str	ip, [sp, #28]
   371b8:	bl	15cb8 <strlen@plt>
   371bc:	ldr	r3, [sp, #304]	; 0x130
   371c0:	ldr	r8, [sp, #300]	; 0x12c
   371c4:	str	r3, [sp, #20]
   371c8:	cmp	r0, #31
   371cc:	bhi	37508 <ftello64@plt+0x20fc8>
   371d0:	cmp	r5, #7
   371d4:	bls	3751c <ftello64@plt+0x20fdc>
   371d8:	add	r4, sp, #123	; 0x7b
   371dc:	add	r3, sp, #124	; 0x7c
   371e0:	mov	fp, r0
   371e4:	rsb	r7, r3, #1
   371e8:	mov	sl, r4
   371ec:	add	r6, sp, #187	; 0xbb
   371f0:	add	r0, r7, sl
   371f4:	mov	r1, r5
   371f8:	bl	5f448 <ftello64@plt+0x48f08>
   371fc:	ldrb	r3, [r9, r1]
   37200:	strb	r3, [sl, #1]!
   37204:	cmp	sl, r6
   37208:	bne	371f0 <ftello64@plt+0x20cb0>
   3720c:	mov	r3, #0
   37210:	ldr	lr, [sp, #12]
   37214:	mov	ip, r3
   37218:	add	r2, sp, #190	; 0xbe
   3721c:	add	r0, sp, #254	; 0xfe
   37220:	ldrb	r1, [lr, r3]
   37224:	add	r3, r3, #1
   37228:	strb	ip, [r2, #-2]
   3722c:	strb	r1, [r2, #-1]
   37230:	cmp	fp, r3
   37234:	add	r2, r2, #2
   37238:	movlt	r3, #0
   3723c:	cmp	r2, r0
   37240:	bne	37220 <ftello64@plt+0x20ce0>
   37244:	add	r3, sp, #60	; 0x3c
   37248:	ldr	r6, [pc, #740]	; 37534 <ftello64@plt+0x20ff4>
   3724c:	rsb	r5, r3, #1
   37250:	mov	r7, #0
   37254:	mov	r2, #0
   37258:	mov	r1, #2
   3725c:	add	r0, sp, #24
   37260:	bl	15640 <gcry_md_open@plt>
   37264:	subs	r3, r0, #0
   37268:	str	r3, [sp, #12]
   3726c:	bne	374e4 <ftello64@plt+0x20fa4>
   37270:	ldrb	r9, [sp, #16]
   37274:	ldr	sl, [sp, #24]
   37278:	mov	fp, #64	; 0x40
   3727c:	b	3729c <ftello64@plt+0x20d5c>
   37280:	add	r2, sl, r3
   37284:	subs	fp, fp, #1
   37288:	add	r3, r3, #1
   3728c:	str	r3, [sl, #4]
   37290:	strb	r9, [r2, #12]
   37294:	beq	372cc <ftello64@plt+0x20d8c>
   37298:	mov	sl, r0
   3729c:	ldr	r3, [sl, #4]
   372a0:	ldr	r2, [sl, #8]
   372a4:	cmp	r3, r2
   372a8:	movne	r0, sl
   372ac:	bne	37280 <ftello64@plt+0x20d40>
   372b0:	mov	r2, #0
   372b4:	mov	r0, sl
   372b8:	mov	r1, r2
   372bc:	bl	15688 <gcry_md_write@plt>
   372c0:	ldr	r3, [sl, #4]
   372c4:	ldr	r0, [sp, #24]
   372c8:	b	37280 <ftello64@plt+0x20d40>
   372cc:	mov	r2, #128	; 0x80
   372d0:	add	r1, sp, #124	; 0x7c
   372d4:	bl	15688 <gcry_md_write@plt>
   372d8:	mov	r1, fp
   372dc:	ldr	r0, [sp, #24]
   372e0:	bl	15520 <gcry_md_read@plt>
   372e4:	add	ip, sp, #40	; 0x28
   372e8:	mov	lr, r0
   372ec:	ldr	r0, [r0]
   372f0:	ldr	r3, [lr, #12]
   372f4:	ldr	r1, [lr, #4]
   372f8:	ldr	r2, [lr, #8]
   372fc:	stmia	ip!, {r0, r1, r2, r3}
   37300:	ldr	r0, [lr, #16]
   37304:	str	r0, [ip]
   37308:	ldr	r0, [sp, #24]
   3730c:	bl	15484 <gcry_md_close@plt>
   37310:	ldr	r3, [sp, #8]
   37314:	cmp	r3, #1
   37318:	movgt	sl, #1
   3731c:	ldrgt	r9, [sp, #8]
   37320:	ble	37344 <ftello64@plt+0x20e04>
   37324:	add	r2, sp, #40	; 0x28
   37328:	add	sl, sl, #1
   3732c:	mov	r3, #20
   37330:	mov	r1, r2
   37334:	mov	r0, #2
   37338:	bl	160a8 <gcry_md_hash_buffer@plt>
   3733c:	cmp	r9, sl
   37340:	bne	37324 <ftello64@plt+0x20de4>
   37344:	cmp	r8, r7
   37348:	bls	37388 <ftello64@plt+0x20e48>
   3734c:	ldr	r3, [sp, #20]
   37350:	add	r1, sp, #39	; 0x27
   37354:	add	r0, r3, r7
   37358:	mov	r2, r0
   3735c:	ldrb	r3, [r1, #1]!
   37360:	add	r7, r7, #1
   37364:	strb	r3, [r2], #1
   37368:	sub	ip, r2, r0
   3736c:	cmp	ip, #19
   37370:	movgt	r3, #0
   37374:	movle	r3, #1
   37378:	cmp	r8, r7
   3737c:	movls	r3, #0
   37380:	cmp	r3, #0
   37384:	bne	3735c <ftello64@plt+0x20e1c>
   37388:	cmp	r8, r7
   3738c:	beq	374f8 <ftello64@plt+0x20fb8>
   37390:	add	r1, sp, #59	; 0x3b
   37394:	add	r3, r5, r1
   37398:	smull	r2, r0, r6, r3
   3739c:	asr	r2, r3, #31
   373a0:	rsb	r2, r2, r0, asr #3
   373a4:	add	r2, r2, r2, lsl #2
   373a8:	sub	r3, r3, r2, lsl #2
   373ac:	add	r2, sp, #256	; 0x100
   373b0:	add	r3, r2, r3
   373b4:	ldrb	r3, [r3, #-216]	; 0xffffff28
   373b8:	strb	r3, [r1, #1]!
   373bc:	cmp	r4, r1
   373c0:	bne	37394 <ftello64@plt+0x20e54>
   373c4:	add	fp, sp, #32
   373c8:	str	fp, [sp]
   373cc:	mov	r3, #64	; 0x40
   373d0:	add	r2, sp, #60	; 0x3c
   373d4:	mov	r1, #5
   373d8:	add	r0, sp, #28
   373dc:	bl	1606c <gcry_mpi_scan@plt>
   373e0:	cmp	r0, #0
   373e4:	bne	374c8 <ftello64@plt+0x20f88>
   373e8:	ldr	r1, [sp, #28]
   373ec:	mov	r2, #1
   373f0:	mov	r0, r1
   373f4:	bl	15928 <gcry_mpi_add_ui@plt>
   373f8:	add	r3, sp, #124	; 0x7c
   373fc:	add	r9, sp, #252	; 0xfc
   37400:	mov	sl, r3
   37404:	str	fp, [sp]
   37408:	mov	r3, #64	; 0x40
   3740c:	mov	r2, sl
   37410:	mov	r1, #5
   37414:	add	r0, sp, #36	; 0x24
   37418:	bl	1606c <gcry_mpi_scan@plt>
   3741c:	cmp	r0, #0
   37420:	bne	3747c <ftello64@plt+0x20f3c>
   37424:	ldr	r1, [sp, #36]	; 0x24
   37428:	ldr	r2, [sp, #28]
   3742c:	mov	r0, r1
   37430:	bl	160b4 <gcry_mpi_add@plt>
   37434:	mov	r1, #512	; 0x200
   37438:	ldr	r0, [sp, #36]	; 0x24
   3743c:	bl	15538 <gcry_mpi_clear_highbit@plt>
   37440:	ldr	r2, [sp, #36]	; 0x24
   37444:	mov	r3, fp
   37448:	str	r2, [sp]
   3744c:	mov	r1, sl
   37450:	mov	r2, #64	; 0x40
   37454:	mov	r0, #5
   37458:	bl	155bc <gcry_mpi_print@plt>
   3745c:	cmp	r0, #0
   37460:	bne	374b4 <ftello64@plt+0x20f74>
   37464:	add	sl, sl, #64	; 0x40
   37468:	ldr	r0, [sp, #36]	; 0x24
   3746c:	bl	15f40 <gcry_mpi_release@plt>
   37470:	cmp	r9, sl
   37474:	beq	37254 <ftello64@plt+0x20d14>
   37478:	b	37404 <ftello64@plt+0x20ec4>
   3747c:	bl	161e0 <gpg_strerror@plt>
   37480:	mov	r1, r0
   37484:	ldr	r0, [pc, #172]	; 37538 <ftello64@plt+0x20ff8>
   37488:	bl	487a0 <ftello64@plt+0x32260>
   3748c:	mvn	r3, #0
   37490:	str	r3, [sp, #12]
   37494:	ldr	r3, [pc, #148]	; 37530 <ftello64@plt+0x20ff0>
   37498:	ldr	r2, [sp, #252]	; 0xfc
   3749c:	ldr	r0, [sp, #12]
   374a0:	ldr	r3, [r3]
   374a4:	cmp	r2, r3
   374a8:	bne	37504 <ftello64@plt+0x20fc4>
   374ac:	add	sp, sp, #260	; 0x104
   374b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   374b4:	bl	161e0 <gpg_strerror@plt>
   374b8:	mov	r1, r0
   374bc:	ldr	r0, [pc, #120]	; 3753c <ftello64@plt+0x20ffc>
   374c0:	bl	487a0 <ftello64@plt+0x32260>
   374c4:	b	3748c <ftello64@plt+0x20f4c>
   374c8:	bl	161e0 <gpg_strerror@plt>
   374cc:	mov	r1, r0
   374d0:	ldr	r0, [pc, #96]	; 37538 <ftello64@plt+0x20ff8>
   374d4:	bl	487a0 <ftello64@plt+0x32260>
   374d8:	mvn	r3, #0
   374dc:	str	r3, [sp, #12]
   374e0:	b	37494 <ftello64@plt+0x20f54>
   374e4:	bl	161e0 <gpg_strerror@plt>
   374e8:	mov	r1, r0
   374ec:	ldr	r0, [pc, #76]	; 37540 <ftello64@plt+0x21000>
   374f0:	bl	487a0 <ftello64@plt+0x32260>
   374f4:	b	37494 <ftello64@plt+0x20f54>
   374f8:	ldr	r0, [sp, #28]
   374fc:	bl	15f40 <gcry_mpi_release@plt>
   37500:	b	37494 <ftello64@plt+0x20f54>
   37504:	bl	15748 <__stack_chk_fail@plt>
   37508:	ldr	r0, [pc, #52]	; 37544 <ftello64@plt+0x21004>
   3750c:	bl	487a0 <ftello64@plt+0x32260>
   37510:	mvn	r3, #0
   37514:	str	r3, [sp, #12]
   37518:	b	37494 <ftello64@plt+0x20f54>
   3751c:	ldr	r0, [pc, #36]	; 37548 <ftello64@plt+0x21008>
   37520:	bl	487a0 <ftello64@plt+0x32260>
   37524:	mvn	r3, #0
   37528:	str	r3, [sp, #12]
   3752c:	b	37494 <ftello64@plt+0x20f54>
   37530:	andeq	pc, r7, r8, lsl #15
   37534:	strbtvs	r6, [r6], -r7, ror #12
   37538:	andeq	r9, r6, r4, lsl #30
   3753c:	andeq	r9, r6, r0, lsr #30
   37540:	andeq	r9, r6, r8, ror #29
   37544:	andeq	r9, r6, r4, asr #29
   37548:	ldrdeq	r9, [r6], -r8
   3754c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37550:	sub	sp, sp, #36	; 0x24
   37554:	ldr	r8, [pc, #1260]	; 37a48 <ftello64@plt+0x21508>
   37558:	ldr	r4, [r0]
   3755c:	str	r1, [sp, #12]
   37560:	ldr	r3, [r8]
   37564:	cmp	r4, #0
   37568:	str	r2, [sp, #16]
   3756c:	str	r3, [sp, #28]
   37570:	beq	3793c <ftello64@plt+0x213fc>
   37574:	mov	r5, #0
   37578:	mov	r6, r0
   3757c:	ldr	fp, [pc, #1224]	; 37a4c <ftello64@plt+0x2150c>
   37580:	mov	sl, r5
   37584:	mov	r9, r0
   37588:	mov	r7, #3
   3758c:	b	375c0 <ftello64@plt+0x21080>
   37590:	cmp	r3, #255	; 0xff
   37594:	bls	375f8 <ftello64@plt+0x210b8>
   37598:	cmp	r3, fp
   3759c:	bhi	37654 <ftello64@plt+0x21114>
   375a0:	mov	r2, #4
   375a4:	ldr	r4, [r9, #4]!
   375a8:	add	r3, r3, r2
   375ac:	cmp	r4, #0
   375b0:	add	r7, r7, r3
   375b4:	str	r2, [sp, #24]
   375b8:	add	r5, r5, #1
   375bc:	beq	37600 <ftello64@plt+0x210c0>
   375c0:	mov	r2, #0
   375c4:	str	r4, [sp]
   375c8:	mov	r1, r2
   375cc:	add	r3, sp, #24
   375d0:	mov	r0, #1
   375d4:	str	sl, [sp, #24]
   375d8:	bl	155bc <gcry_mpi_print@plt>
   375dc:	cmp	r0, #0
   375e0:	bne	3767c <ftello64@plt+0x2113c>
   375e4:	ldr	r3, [sp, #24]
   375e8:	cmp	r3, #127	; 0x7f
   375ec:	bhi	37590 <ftello64@plt+0x21050>
   375f0:	mov	r2, #2
   375f4:	b	375a4 <ftello64@plt+0x21064>
   375f8:	mov	r2, #3
   375fc:	b	375a4 <ftello64@plt+0x21064>
   37600:	cmp	r5, #8
   37604:	bne	3793c <ftello64@plt+0x213fc>
   37608:	cmp	r7, #127	; 0x7f
   3760c:	bls	37694 <ftello64@plt+0x21154>
   37610:	cmp	r7, #255	; 0xff
   37614:	bls	378ec <ftello64@plt+0x213ac>
   37618:	cmp	r7, #65536	; 0x10000
   3761c:	movcc	r5, #4
   37620:	bcs	37654 <ftello64@plt+0x21114>
   37624:	ldr	r3, [sp, #12]
   37628:	str	r5, [sp, #24]
   3762c:	cmp	r3, #2
   37630:	add	r5, r5, r7
   37634:	beq	37a0c <ftello64@plt+0x214cc>
   37638:	cmp	r5, #127	; 0x7f
   3763c:	bls	3769c <ftello64@plt+0x2115c>
   37640:	cmp	r5, #255	; 0xff
   37644:	bls	37984 <ftello64@plt+0x21444>
   37648:	cmp	r5, #65536	; 0x10000
   3764c:	movcc	r3, #4
   37650:	bcc	376a0 <ftello64@plt+0x21160>
   37654:	ldr	r0, [pc, #1012]	; 37a50 <ftello64@plt+0x21510>
   37658:	bl	487a0 <ftello64@plt+0x32260>
   3765c:	mov	r4, #0
   37660:	ldr	r2, [sp, #28]
   37664:	ldr	r3, [r8]
   37668:	mov	r0, r4
   3766c:	cmp	r2, r3
   37670:	bne	37a44 <ftello64@plt+0x21504>
   37674:	add	sp, sp, #36	; 0x24
   37678:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3767c:	bl	161e0 <gpg_strerror@plt>
   37680:	mov	r4, #0
   37684:	mov	r1, r0
   37688:	ldr	r0, [pc, #964]	; 37a54 <ftello64@plt+0x21514>
   3768c:	bl	487a0 <ftello64@plt+0x32260>
   37690:	b	37660 <ftello64@plt+0x21120>
   37694:	mov	r5, #2
   37698:	b	37624 <ftello64@plt+0x210e4>
   3769c:	mov	r3, #2
   376a0:	add	r9, r5, #18
   376a4:	add	r9, r3, r9
   376a8:	cmp	r9, #127	; 0x7f
   376ac:	bhi	37898 <ftello64@plt+0x21358>
   376b0:	mov	r3, #2
   376b4:	add	r0, r9, #10
   376b8:	str	r3, [sp, #24]
   376bc:	bl	15a78 <gcry_malloc_secure@plt>
   376c0:	subs	sl, r0, #0
   376c4:	beq	37a24 <ftello64@plt+0x214e4>
   376c8:	mov	r3, sl
   376cc:	add	fp, r9, #2
   376d0:	mov	r2, #48	; 0x30
   376d4:	strb	r2, [r3], #2
   376d8:	strb	r9, [sl, #1]
   376dc:	ldr	r2, [pc, #884]	; 37a58 <ftello64@plt+0x21518>
   376e0:	add	r9, r3, #7
   376e4:	mov	ip, #2
   376e8:	ldm	r2!, {r0, r1}
   376ec:	mov	lr, #0
   376f0:	strb	ip, [r3]
   376f4:	ldrb	r2, [r2]
   376f8:	str	r0, [r3, #7]
   376fc:	cmp	r5, #127	; 0x7f
   37700:	str	r2, [sp, #20]
   37704:	mov	r2, #1
   37708:	strb	r2, [r3, #1]
   3770c:	mov	r2, #48	; 0x30
   37710:	strb	r2, [r3, #3]
   37714:	mov	r2, #13
   37718:	strb	r2, [r3, #4]
   3771c:	ldr	r0, [sp, #20]
   37720:	mov	r2, #6
   37724:	strb	r2, [r3, #5]
   37728:	mov	r2, #9
   3772c:	strb	r2, [r3, #6]
   37730:	strb	lr, [r3, #2]
   37734:	mov	ip, #5
   37738:	strb	r0, [r9, #8]
   3773c:	mov	r0, #4
   37740:	str	r1, [r9, #4]
   37744:	mov	r2, r9
   37748:	strb	r0, [r3, #18]
   3774c:	strb	lr, [r3, #17]
   37750:	strb	ip, [r3, #16]
   37754:	strbls	r5, [r3, #19]
   37758:	addls	r0, r3, #20
   3775c:	bls	37778 <ftello64@plt+0x21238>
   37760:	cmp	r5, #255	; 0xff
   37764:	bhi	379e8 <ftello64@plt+0x214a8>
   37768:	add	r0, r3, #21
   3776c:	mvn	r2, #126	; 0x7e
   37770:	strb	r5, [r3, #20]
   37774:	strb	r2, [r3, #19]
   37778:	cmp	r7, #127	; 0x7f
   3777c:	mov	r3, #48	; 0x30
   37780:	strb	r3, [r0]
   37784:	strbls	r7, [r0, #1]
   37788:	addls	r5, r0, #2
   3778c:	bls	377a8 <ftello64@plt+0x21268>
   37790:	cmp	r7, #255	; 0xff
   37794:	bhi	3798c <ftello64@plt+0x2144c>
   37798:	add	r5, r0, #3
   3779c:	mvn	r3, #126	; 0x7e
   377a0:	strb	r7, [r0, #2]
   377a4:	strb	r3, [r0, #1]
   377a8:	ldr	r3, [r6]
   377ac:	mov	r1, #2
   377b0:	mov	r2, #1
   377b4:	mov	r9, #0
   377b8:	cmp	r3, #0
   377bc:	strb	r1, [r5]
   377c0:	strb	r2, [r5, #1]
   377c4:	strb	r9, [r5, #2]
   377c8:	add	r5, r5, #3
   377cc:	bne	37828 <ftello64@plt+0x212e8>
   377d0:	b	378f4 <ftello64@plt+0x213b4>
   377d4:	add	r7, r5, #3
   377d8:	mvn	r2, #126	; 0x7e
   377dc:	strb	r3, [r5, #2]
   377e0:	strb	r2, [r5, #1]
   377e4:	ldr	r3, [r6]
   377e8:	add	ip, sl, fp
   377ec:	sub	ip, ip, r7
   377f0:	str	r3, [sp]
   377f4:	mov	r2, ip
   377f8:	add	r3, sp, #24
   377fc:	mov	r1, r7
   37800:	mov	r0, #1
   37804:	str	ip, [sp, #24]
   37808:	bl	155bc <gcry_mpi_print@plt>
   3780c:	cmp	r0, #0
   37810:	bne	37968 <ftello64@plt+0x21428>
   37814:	ldr	r3, [r6, #4]!
   37818:	ldr	r5, [sp, #24]
   3781c:	cmp	r3, #0
   37820:	add	r5, r7, r5
   37824:	beq	378f4 <ftello64@plt+0x213b4>
   37828:	mov	r2, #0
   3782c:	str	r3, [sp]
   37830:	mov	r1, r2
   37834:	add	r3, sp, #24
   37838:	mov	r0, #1
   3783c:	str	r9, [sp, #24]
   37840:	bl	155bc <gcry_mpi_print@plt>
   37844:	cmp	r0, #0
   37848:	bne	3794c <ftello64@plt+0x2140c>
   3784c:	ldr	r3, [sp, #24]
   37850:	mov	r2, #2
   37854:	cmp	r3, #127	; 0x7f
   37858:	strb	r2, [r5]
   3785c:	strbls	r3, [r5, #1]
   37860:	addls	r7, r5, r2
   37864:	bls	377e4 <ftello64@plt+0x212a4>
   37868:	cmp	r3, #255	; 0xff
   3786c:	bls	377d4 <ftello64@plt+0x21294>
   37870:	ldr	r2, [pc, #468]	; 37a4c <ftello64@plt+0x2150c>
   37874:	cmp	r3, r2
   37878:	strbls	r3, [r5, #3]
   3787c:	lsrls	r3, r3, #8
   37880:	strbls	r3, [r5, #2]
   37884:	mvnls	r3, #125	; 0x7d
   37888:	addhi	r7, r5, #1
   3788c:	addls	r7, r5, #4
   37890:	strbls	r3, [r5, #1]
   37894:	b	377e4 <ftello64@plt+0x212a4>
   37898:	cmp	r9, #255	; 0xff
   3789c:	bls	379b0 <ftello64@plt+0x21470>
   378a0:	cmp	r9, #65536	; 0x10000
   378a4:	strcs	r3, [sp, #24]
   378a8:	bcs	37654 <ftello64@plt+0x21114>
   378ac:	mov	r3, #4
   378b0:	add	r0, r9, #12
   378b4:	str	r3, [sp, #24]
   378b8:	bl	15a78 <gcry_malloc_secure@plt>
   378bc:	add	fp, r9, #4
   378c0:	subs	sl, r0, #0
   378c4:	beq	37a24 <ftello64@plt+0x214e4>
   378c8:	lsr	r3, r9, #8
   378cc:	mov	r2, #48	; 0x30
   378d0:	strb	r3, [sl, #2]
   378d4:	mvn	r3, #125	; 0x7d
   378d8:	strb	r3, [sl, #1]
   378dc:	strb	r9, [sl, #3]
   378e0:	strb	r2, [sl]
   378e4:	add	r3, sl, #4
   378e8:	b	376dc <ftello64@plt+0x2119c>
   378ec:	mov	r5, #3
   378f0:	b	37624 <ftello64@plt+0x210e4>
   378f4:	sub	r1, r5, sl
   378f8:	cmp	r1, fp
   378fc:	bne	37a30 <ftello64@plt+0x214f0>
   37900:	ldr	r3, [sp, #12]
   37904:	cmp	r3, #0
   37908:	bne	3792c <ftello64@plt+0x213ec>
   3790c:	and	r0, fp, #7
   37910:	rsb	r0, r0, #8
   37914:	add	r2, r5, r0
   37918:	uxtb	r3, r0
   3791c:	strb	r3, [r5], #1
   37920:	cmp	r5, r2
   37924:	bne	3791c <ftello64@plt+0x213dc>
   37928:	add	r1, r1, r0
   3792c:	ldr	r3, [sp, #16]
   37930:	mov	r4, sl
   37934:	str	r1, [r3]
   37938:	b	37660 <ftello64@plt+0x21120>
   3793c:	ldr	r0, [pc, #280]	; 37a5c <ftello64@plt+0x2151c>
   37940:	bl	487a0 <ftello64@plt+0x32260>
   37944:	mov	r4, #0
   37948:	b	37660 <ftello64@plt+0x21120>
   3794c:	bl	161e0 <gpg_strerror@plt>
   37950:	mov	r1, r0
   37954:	ldr	r0, [pc, #260]	; 37a60 <ftello64@plt+0x21520>
   37958:	bl	487a0 <ftello64@plt+0x32260>
   3795c:	mov	r0, sl
   37960:	bl	156a0 <gcry_free@plt>
   37964:	b	37660 <ftello64@plt+0x21120>
   37968:	bl	161e0 <gpg_strerror@plt>
   3796c:	mov	r1, r0
   37970:	ldr	r0, [pc, #236]	; 37a64 <ftello64@plt+0x21524>
   37974:	bl	487a0 <ftello64@plt+0x32260>
   37978:	mov	r0, sl
   3797c:	bl	156a0 <gcry_free@plt>
   37980:	b	37660 <ftello64@plt+0x21120>
   37984:	mov	r3, #3
   37988:	b	376a0 <ftello64@plt+0x21160>
   3798c:	cmp	r7, #65536	; 0x10000
   37990:	strbcc	r7, [r0, #3]
   37994:	mvncc	r3, #125	; 0x7d
   37998:	lsrcc	r7, r7, #8
   3799c:	addcs	r5, r0, #1
   379a0:	addcc	r5, r0, #4
   379a4:	strbcc	r7, [r0, #2]
   379a8:	strbcc	r3, [r0, #1]
   379ac:	b	377a8 <ftello64@plt+0x21268>
   379b0:	mov	r3, #3
   379b4:	add	r0, r9, #11
   379b8:	str	r3, [sp, #24]
   379bc:	bl	15a78 <gcry_malloc_secure@plt>
   379c0:	subs	sl, r0, #0
   379c4:	beq	37a24 <ftello64@plt+0x214e4>
   379c8:	mvn	r3, #126	; 0x7e
   379cc:	mov	r2, #48	; 0x30
   379d0:	strb	r3, [sl, #1]
   379d4:	strb	r9, [sl, #2]
   379d8:	add	fp, r9, #3
   379dc:	strb	r2, [sl]
   379e0:	add	r3, sl, #3
   379e4:	b	376dc <ftello64@plt+0x2119c>
   379e8:	cmp	r5, #65536	; 0x10000
   379ec:	strbcc	r5, [r3, #21]
   379f0:	mvncc	r2, #125	; 0x7d
   379f4:	lsrcc	r5, r5, #8
   379f8:	addcs	r0, r3, #19
   379fc:	addcc	r0, r3, #22
   37a00:	strbcc	r5, [r3, #20]
   37a04:	strbcc	r2, [r3, #19]
   37a08:	b	37778 <ftello64@plt+0x21238>
   37a0c:	add	r0, r5, #8
   37a10:	bl	15a78 <gcry_malloc_secure@plt>
   37a14:	cmp	r0, #0
   37a18:	movne	fp, r5
   37a1c:	movne	sl, r0
   37a20:	bne	37778 <ftello64@plt+0x21238>
   37a24:	ldr	r0, [pc, #60]	; 37a68 <ftello64@plt+0x21528>
   37a28:	bl	487a0 <ftello64@plt+0x32260>
   37a2c:	b	37660 <ftello64@plt+0x21120>
   37a30:	ldr	r3, [pc, #52]	; 37a6c <ftello64@plt+0x2152c>
   37a34:	ldr	r2, [pc, #52]	; 37a70 <ftello64@plt+0x21530>
   37a38:	ldr	r1, [pc, #52]	; 37a74 <ftello64@plt+0x21534>
   37a3c:	ldr	r0, [pc, #52]	; 37a78 <ftello64@plt+0x21538>
   37a40:	bl	16504 <__assert_fail@plt>
   37a44:	bl	15748 <__stack_chk_fail@plt>
   37a48:	andeq	pc, r7, r8, lsl #15
   37a4c:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   37a50:	andeq	r9, r6, r0, lsl #31
   37a54:	andeq	r9, r6, r0, ror #30
   37a58:	andeq	r9, r6, ip, asr #25
   37a5c:	andeq	r9, r6, ip, lsr pc
   37a60:	andeq	r9, r6, r4, asr #31
   37a64:	andeq	r9, r6, ip, ror #31
   37a68:	andeq	r9, r6, r0, lsr #31
   37a6c:	ldrdeq	r9, [r6], -r8
   37a70:	andeq	r0, r0, r3, ror #15
   37a74:	andeq	sl, r6, r0, lsl r0
   37a78:	andeq	sl, r6, r4, lsr #32
   37a7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37a80:	sub	sp, sp, #28
   37a84:	cmp	r1, #127	; 0x7f
   37a88:	str	r3, [sp, #4]
   37a8c:	mov	r9, r1
   37a90:	str	r0, [sp, #8]
   37a94:	str	r2, [sp, #12]
   37a98:	movls	r3, #2
   37a9c:	bls	37aac <ftello64@plt+0x2156c>
   37aa0:	cmp	r1, #255	; 0xff
   37aa4:	movls	r3, #3
   37aa8:	bhi	37fc8 <ftello64@plt+0x21a88>
   37aac:	add	r5, r9, #30
   37ab0:	add	r5, r5, r3
   37ab4:	cmp	r5, #127	; 0x7f
   37ab8:	bls	37af8 <ftello64@plt+0x215b8>
   37abc:	cmp	r5, #255	; 0xff
   37ac0:	bhi	37fa0 <ftello64@plt+0x21a60>
   37ac4:	mov	fp, #3
   37ac8:	add	fp, r5, fp
   37acc:	cmp	fp, #127	; 0x7f
   37ad0:	movls	r4, #2
   37ad4:	bls	37b0c <ftello64@plt+0x215cc>
   37ad8:	cmp	fp, #255	; 0xff
   37adc:	movls	r4, #3
   37ae0:	bls	37b0c <ftello64@plt+0x215cc>
   37ae4:	cmp	fp, #65536	; 0x10000
   37ae8:	movcc	r4, #4
   37aec:	bcc	37b0c <ftello64@plt+0x215cc>
   37af0:	mov	r4, fp
   37af4:	b	37fb8 <ftello64@plt+0x21a78>
   37af8:	mov	fp, #2
   37afc:	add	fp, r5, fp
   37b00:	cmp	fp, #127	; 0x7f
   37b04:	movls	r4, #2
   37b08:	bhi	37ad8 <ftello64@plt+0x21598>
   37b0c:	add	r4, fp, r4
   37b10:	ldr	r3, [sp, #4]
   37b14:	cmp	r3, #0
   37b18:	addne	r4, r4, #126	; 0x7e
   37b1c:	add	r4, r4, #13
   37b20:	cmp	r4, #127	; 0x7f
   37b24:	bls	37bb0 <ftello64@plt+0x21670>
   37b28:	cmp	r4, #255	; 0xff
   37b2c:	bhi	37f60 <ftello64@plt+0x21a20>
   37b30:	mov	r8, #3
   37b34:	add	r8, r4, r8
   37b38:	cmp	r8, #127	; 0x7f
   37b3c:	movls	r7, #2
   37b40:	bls	37bc4 <ftello64@plt+0x21684>
   37b44:	cmp	r8, #255	; 0xff
   37b48:	movls	r7, #3
   37b4c:	bls	37bc4 <ftello64@plt+0x21684>
   37b50:	cmp	r8, #65536	; 0x10000
   37b54:	movcc	r7, #4
   37b58:	bcs	37f78 <ftello64@plt+0x21a38>
   37b5c:	add	r7, r8, r7
   37b60:	cmp	r7, #127	; 0x7f
   37b64:	movls	r6, #2
   37b68:	bls	37bd4 <ftello64@plt+0x21694>
   37b6c:	cmp	r7, #255	; 0xff
   37b70:	movls	r6, #3
   37b74:	bls	37bd4 <ftello64@plt+0x21694>
   37b78:	cmp	r7, #65536	; 0x10000
   37b7c:	movcc	r6, #4
   37b80:	bcs	37f84 <ftello64@plt+0x21a44>
   37b84:	add	r6, r7, r6
   37b88:	cmp	r6, #127	; 0x7f
   37b8c:	movls	r3, #2
   37b90:	bls	37be4 <ftello64@plt+0x216a4>
   37b94:	cmp	r6, #255	; 0xff
   37b98:	movls	r3, #3
   37b9c:	bls	37be4 <ftello64@plt+0x216a4>
   37ba0:	cmp	r6, #65536	; 0x10000
   37ba4:	movcc	r3, #4
   37ba8:	bcc	37be4 <ftello64@plt+0x216a4>
   37bac:	b	37f90 <ftello64@plt+0x21a50>
   37bb0:	mov	r8, #2
   37bb4:	add	r8, r4, r8
   37bb8:	cmp	r8, #127	; 0x7f
   37bbc:	movls	r7, #2
   37bc0:	bhi	37b44 <ftello64@plt+0x21604>
   37bc4:	add	r7, r8, r7
   37bc8:	cmp	r7, #127	; 0x7f
   37bcc:	movls	r6, #2
   37bd0:	bhi	37b6c <ftello64@plt+0x2162c>
   37bd4:	add	r6, r7, r6
   37bd8:	cmp	r6, #127	; 0x7f
   37bdc:	movls	r3, #2
   37be0:	bhi	37b94 <ftello64@plt+0x21654>
   37be4:	add	r3, r6, r3
   37be8:	add	r2, r3, #11
   37bec:	cmp	r2, #127	; 0x7f
   37bf0:	bls	37ea4 <ftello64@plt+0x21964>
   37bf4:	cmp	r2, #255	; 0xff
   37bf8:	bhi	37f14 <ftello64@plt+0x219d4>
   37bfc:	add	r3, r3, #14
   37c00:	mov	r0, r3
   37c04:	str	r2, [sp, #20]
   37c08:	str	r3, [sp, #16]
   37c0c:	bl	15364 <gcry_malloc@plt>
   37c10:	ldr	r2, [sp, #20]
   37c14:	subs	sl, r0, #0
   37c18:	beq	37ed4 <ftello64@plt+0x21994>
   37c1c:	mvn	r3, #126	; 0x7e
   37c20:	strb	r3, [sl, #1]
   37c24:	add	r3, sl, #3
   37c28:	mov	r1, #48	; 0x30
   37c2c:	strb	r2, [sl, #2]
   37c30:	strb	r1, [sl]
   37c34:	ldr	r2, [pc, #1244]	; 38118 <ftello64@plt+0x21bd8>
   37c38:	cmp	r6, #127	; 0x7f
   37c3c:	mov	lr, #6
   37c40:	ldm	r2!, {r0, r1}
   37c44:	strb	lr, [r3]
   37c48:	strbls	r6, [r3, #12]
   37c4c:	ldrb	r2, [r2]
   37c50:	str	r0, [r3, #2]
   37c54:	mov	r0, #9
   37c58:	strb	r0, [r3, #1]
   37c5c:	mvn	r0, #95	; 0x5f
   37c60:	strb	r2, [r3, #10]
   37c64:	str	r1, [r3, #6]
   37c68:	strb	r0, [r3, #11]
   37c6c:	addls	r2, r3, #13
   37c70:	bls	37c8c <ftello64@plt+0x2174c>
   37c74:	cmp	r6, #255	; 0xff
   37c78:	bhi	38074 <ftello64@plt+0x21b34>
   37c7c:	mvn	r2, #126	; 0x7e
   37c80:	strb	r2, [r3, #12]
   37c84:	add	r2, r3, #14
   37c88:	strb	r6, [r3, #13]
   37c8c:	cmp	r7, #127	; 0x7f
   37c90:	mov	r3, #4
   37c94:	strb	r3, [r2]
   37c98:	strbls	r7, [r2, #1]
   37c9c:	addls	r3, r2, #2
   37ca0:	bls	37cbc <ftello64@plt+0x2177c>
   37ca4:	cmp	r7, #255	; 0xff
   37ca8:	bhi	380bc <ftello64@plt+0x21b7c>
   37cac:	mvn	r3, #126	; 0x7e
   37cb0:	strb	r3, [r2, #1]
   37cb4:	add	r3, r2, #3
   37cb8:	strb	r7, [r2, #2]
   37cbc:	cmp	r8, #127	; 0x7f
   37cc0:	mov	r2, #48	; 0x30
   37cc4:	strb	r2, [r3]
   37cc8:	strbls	r8, [r3, #1]
   37ccc:	addls	r2, r3, #2
   37cd0:	bls	37cec <ftello64@plt+0x217ac>
   37cd4:	cmp	r8, #255	; 0xff
   37cd8:	bhi	38098 <ftello64@plt+0x21b58>
   37cdc:	mvn	r2, #126	; 0x7e
   37ce0:	strb	r2, [r3, #1]
   37ce4:	add	r2, r3, #3
   37ce8:	strb	r8, [r3, #2]
   37cec:	cmp	r4, #127	; 0x7f
   37cf0:	mov	r3, #48	; 0x30
   37cf4:	strb	r3, [r2]
   37cf8:	strbls	r4, [r2, #1]
   37cfc:	addls	r3, r2, #2
   37d00:	bls	37d1c <ftello64@plt+0x217dc>
   37d04:	cmp	r4, #255	; 0xff
   37d08:	bhi	38050 <ftello64@plt+0x21b10>
   37d0c:	mvn	r3, #126	; 0x7e
   37d10:	strb	r3, [r2, #1]
   37d14:	add	r3, r2, #3
   37d18:	strb	r4, [r2, #2]
   37d1c:	ldr	r2, [pc, #1016]	; 3811c <ftello64@plt+0x21bdc>
   37d20:	mov	lr, #6
   37d24:	strb	lr, [r3]
   37d28:	ldm	r2!, {r0, r1}
   37d2c:	cmp	fp, #127	; 0x7f
   37d30:	add	ip, r3, #2
   37d34:	ldrh	lr, [r2]
   37d38:	ldrb	r2, [r2, #2]
   37d3c:	str	r0, [r3, #2]
   37d40:	str	r1, [r3, #6]
   37d44:	mov	r0, #11
   37d48:	mvn	r1, #95	; 0x5f
   37d4c:	strb	r2, [r3, #12]
   37d50:	strb	r0, [r3, #1]
   37d54:	strh	lr, [r3, #10]
   37d58:	strb	r1, [r3, #13]
   37d5c:	strbls	fp, [r3, #14]
   37d60:	addls	r2, r3, #15
   37d64:	bls	37d80 <ftello64@plt+0x21840>
   37d68:	cmp	fp, #255	; 0xff
   37d6c:	bhi	3802c <ftello64@plt+0x21aec>
   37d70:	mvn	r2, #126	; 0x7e
   37d74:	strb	r2, [r3, #14]
   37d78:	add	r2, r3, #16
   37d7c:	strb	fp, [r3, #15]
   37d80:	cmp	r5, #127	; 0x7f
   37d84:	mov	r3, #48	; 0x30
   37d88:	strb	r3, [r2]
   37d8c:	strbls	r5, [r2, #1]
   37d90:	addls	ip, r2, #2
   37d94:	bls	37db0 <ftello64@plt+0x21870>
   37d98:	cmp	r5, #255	; 0xff
   37d9c:	bhi	38008 <ftello64@plt+0x21ac8>
   37da0:	add	ip, r2, #3
   37da4:	mvn	r3, #126	; 0x7e
   37da8:	strb	r5, [r2, #2]
   37dac:	strb	r3, [r2, #1]
   37db0:	ldr	lr, [pc, #872]	; 38120 <ftello64@plt+0x21be0>
   37db4:	ldr	r4, [sp, #12]
   37db8:	cmp	r9, #127	; 0x7f
   37dbc:	ldm	lr!, {r0, r1, r2, r3}
   37dc0:	mov	r5, #4
   37dc4:	strb	r5, [ip, #30]
   37dc8:	strbls	r9, [ip, #31]
   37dcc:	str	r0, [ip]
   37dd0:	str	r1, [ip, #4]
   37dd4:	str	r2, [ip, #8]
   37dd8:	ldm	lr!, {r0, r1, r2}
   37ddc:	str	r3, [ip, #12]
   37de0:	str	r0, [ip, #16]
   37de4:	ldrh	r3, [lr]
   37de8:	ldm	r4!, {r0, r1}
   37dec:	str	r2, [ip, #24]
   37df0:	strh	r3, [ip, #28]
   37df4:	str	r0, [ip, #18]
   37df8:	str	r1, [ip, #22]
   37dfc:	addls	r3, ip, #32
   37e00:	bhi	37ee4 <ftello64@plt+0x219a4>
   37e04:	mov	r2, r9
   37e08:	ldr	r1, [sp, #8]
   37e0c:	mov	r0, r3
   37e10:	bl	15610 <memcpy@plt>
   37e14:	ldr	r2, [sp, #4]
   37e18:	cmp	r2, #0
   37e1c:	add	r9, r0, r9
   37e20:	beq	37e80 <ftello64@plt+0x21940>
   37e24:	ldr	r1, [pc, #760]	; 38124 <ftello64@plt+0x21be4>
   37e28:	mov	r2, #106	; 0x6a
   37e2c:	mov	r0, r9
   37e30:	bl	15610 <memcpy@plt>
   37e34:	ldr	r3, [sp, #64]	; 0x40
   37e38:	sub	r1, r3, #1
   37e3c:	add	r0, r3, #7
   37e40:	mov	r3, r9
   37e44:	ldrb	r2, [r1, #1]!
   37e48:	add	r3, r3, #2
   37e4c:	cmp	r1, r0
   37e50:	strb	r2, [r3, #72]	; 0x48
   37e54:	bne	37e44 <ftello64@plt+0x21904>
   37e58:	ldr	ip, [sp, #4]
   37e5c:	add	lr, r9, #106	; 0x6a
   37e60:	add	r9, r9, #126	; 0x7e
   37e64:	ldm	ip!, {r0, r1, r2, r3}
   37e68:	str	r0, [r9, #-20]	; 0xffffffec
   37e6c:	ldr	r0, [ip]
   37e70:	str	r1, [lr, #4]
   37e74:	str	r0, [lr, #16]
   37e78:	str	r2, [lr, #8]
   37e7c:	str	r3, [lr, #12]
   37e80:	ldr	r3, [sp, #16]
   37e84:	sub	r9, r9, sl
   37e88:	cmp	r9, r3
   37e8c:	bne	37f00 <ftello64@plt+0x219c0>
   37e90:	ldr	r3, [sp, #68]	; 0x44
   37e94:	str	r9, [r3]
   37e98:	mov	r0, sl
   37e9c:	add	sp, sp, #28
   37ea0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37ea4:	add	r3, r3, #13
   37ea8:	mov	r0, r3
   37eac:	str	r3, [sp, #16]
   37eb0:	str	r2, [sp, #20]
   37eb4:	bl	15364 <gcry_malloc@plt>
   37eb8:	ldr	r2, [sp, #20]
   37ebc:	subs	sl, r0, #0
   37ec0:	movne	r3, sl
   37ec4:	movne	r1, #48	; 0x30
   37ec8:	strbne	r1, [r3], #2
   37ecc:	strbne	r2, [sl, #1]
   37ed0:	bne	37c34 <ftello64@plt+0x216f4>
   37ed4:	ldr	r0, [pc, #588]	; 38128 <ftello64@plt+0x21be8>
   37ed8:	bl	487a0 <ftello64@plt+0x32260>
   37edc:	mov	sl, #0
   37ee0:	b	37e98 <ftello64@plt+0x21958>
   37ee4:	cmp	r9, #255	; 0xff
   37ee8:	bhi	37fe4 <ftello64@plt+0x21aa4>
   37eec:	mvn	r3, #126	; 0x7e
   37ef0:	strb	r3, [ip, #31]
   37ef4:	strb	r9, [ip, #32]
   37ef8:	add	r3, ip, #33	; 0x21
   37efc:	b	37e04 <ftello64@plt+0x218c4>
   37f00:	mov	r1, r3
   37f04:	mov	r2, r9
   37f08:	ldr	r0, [pc, #540]	; 3812c <ftello64@plt+0x21bec>
   37f0c:	bl	488ec <ftello64@plt+0x323ac>
   37f10:	b	37e90 <ftello64@plt+0x21950>
   37f14:	cmp	r2, #65536	; 0x10000
   37f18:	bcs	380e0 <ftello64@plt+0x21ba0>
   37f1c:	add	r3, r3, #15
   37f20:	mov	r0, r3
   37f24:	str	r2, [sp, #20]
   37f28:	str	r3, [sp, #16]
   37f2c:	bl	15364 <gcry_malloc@plt>
   37f30:	ldr	r2, [sp, #20]
   37f34:	subs	sl, r0, #0
   37f38:	beq	37ed4 <ftello64@plt+0x21994>
   37f3c:	lsr	r3, r2, #8
   37f40:	strb	r2, [sl, #3]
   37f44:	strb	r3, [sl, #2]
   37f48:	mov	r2, #48	; 0x30
   37f4c:	mvn	r3, #125	; 0x7d
   37f50:	strb	r3, [sl, #1]
   37f54:	strb	r2, [sl]
   37f58:	add	r3, sl, #4
   37f5c:	b	37c34 <ftello64@plt+0x216f4>
   37f60:	cmp	r4, #65536	; 0x10000
   37f64:	movcc	r8, #4
   37f68:	bcc	37bb4 <ftello64@plt+0x21674>
   37f6c:	ldr	r0, [pc, #444]	; 38130 <ftello64@plt+0x21bf0>
   37f70:	bl	487a0 <ftello64@plt+0x32260>
   37f74:	mov	r8, r4
   37f78:	ldr	r0, [pc, #432]	; 38130 <ftello64@plt+0x21bf0>
   37f7c:	bl	487a0 <ftello64@plt+0x32260>
   37f80:	mov	r7, r8
   37f84:	ldr	r0, [pc, #420]	; 38130 <ftello64@plt+0x21bf0>
   37f88:	bl	487a0 <ftello64@plt+0x32260>
   37f8c:	mov	r6, r7
   37f90:	ldr	r0, [pc, #408]	; 38130 <ftello64@plt+0x21bf0>
   37f94:	bl	487a0 <ftello64@plt+0x32260>
   37f98:	mov	r3, r6
   37f9c:	b	37be8 <ftello64@plt+0x216a8>
   37fa0:	cmp	r5, #65536	; 0x10000
   37fa4:	movcc	fp, #4
   37fa8:	bcc	37afc <ftello64@plt+0x215bc>
   37fac:	ldr	r0, [pc, #380]	; 38130 <ftello64@plt+0x21bf0>
   37fb0:	bl	487a0 <ftello64@plt+0x32260>
   37fb4:	mov	r4, r5
   37fb8:	ldr	r0, [pc, #368]	; 38130 <ftello64@plt+0x21bf0>
   37fbc:	bl	487a0 <ftello64@plt+0x32260>
   37fc0:	mov	fp, r4
   37fc4:	b	37b10 <ftello64@plt+0x215d0>
   37fc8:	cmp	r1, #65536	; 0x10000
   37fcc:	movcc	r3, #4
   37fd0:	bcc	37aac <ftello64@plt+0x2156c>
   37fd4:	ldr	r0, [pc, #340]	; 38130 <ftello64@plt+0x21bf0>
   37fd8:	bl	487a0 <ftello64@plt+0x32260>
   37fdc:	mov	r3, #0
   37fe0:	b	37aac <ftello64@plt+0x2156c>
   37fe4:	cmp	r9, #65536	; 0x10000
   37fe8:	mvncc	r2, #125	; 0x7d
   37fec:	strbcc	r2, [ip, #31]
   37ff0:	lsrcc	r2, r9, #8
   37ff4:	addcs	r3, ip, #31
   37ff8:	addcc	r3, ip, #34	; 0x22
   37ffc:	strbcc	r9, [ip, #33]	; 0x21
   38000:	strbcc	r2, [ip, #32]
   38004:	b	37e04 <ftello64@plt+0x218c4>
   38008:	cmp	r5, #65536	; 0x10000
   3800c:	strbcc	r5, [r2, #3]
   38010:	mvncc	r3, #125	; 0x7d
   38014:	lsrcc	r5, r5, #8
   38018:	addcs	ip, r2, #1
   3801c:	addcc	ip, r2, #4
   38020:	strbcc	r5, [r2, #2]
   38024:	strbcc	r3, [r2, #1]
   38028:	b	37db0 <ftello64@plt+0x21870>
   3802c:	cmp	fp, #65536	; 0x10000
   38030:	strbcc	fp, [r3, #16]
   38034:	mvncc	r1, #125	; 0x7d
   38038:	lsrcc	fp, fp, #8
   3803c:	addcs	r2, r3, #14
   38040:	addcc	r2, r3, #17
   38044:	strbcc	fp, [r3, #15]
   38048:	strbcc	r1, [r3, #14]
   3804c:	b	37d80 <ftello64@plt+0x21840>
   38050:	cmp	r4, #65536	; 0x10000
   38054:	strbcc	r4, [r2, #3]
   38058:	mvncc	r1, #125	; 0x7d
   3805c:	lsrcc	r4, r4, #8
   38060:	addcs	r3, r2, #1
   38064:	addcc	r3, r2, #4
   38068:	strbcc	r4, [r2, #2]
   3806c:	strbcc	r1, [r2, #1]
   38070:	b	37d1c <ftello64@plt+0x217dc>
   38074:	cmp	r6, #65536	; 0x10000
   38078:	strbcc	r6, [r3, #14]
   3807c:	mvncc	r1, #125	; 0x7d
   38080:	lsrcc	r6, r6, #8
   38084:	addcs	r2, r3, #12
   38088:	addcc	r2, r3, #15
   3808c:	strbcc	r6, [r3, #13]
   38090:	strbcc	r1, [r3, #12]
   38094:	b	37c8c <ftello64@plt+0x2174c>
   38098:	cmp	r8, #65536	; 0x10000
   3809c:	strbcc	r8, [r3, #3]
   380a0:	mvncc	r1, #125	; 0x7d
   380a4:	lsrcc	r8, r8, #8
   380a8:	addcs	r2, r3, #1
   380ac:	addcc	r2, r3, #4
   380b0:	strbcc	r8, [r3, #2]
   380b4:	strbcc	r1, [r3, #1]
   380b8:	b	37cec <ftello64@plt+0x217ac>
   380bc:	cmp	r7, #65536	; 0x10000
   380c0:	strbcc	r7, [r2, #3]
   380c4:	mvncc	r1, #125	; 0x7d
   380c8:	lsrcc	r7, r7, #8
   380cc:	addcs	r3, r2, #1
   380d0:	addcc	r3, r2, #4
   380d4:	strbcc	r7, [r2, #2]
   380d8:	strbcc	r1, [r2, #1]
   380dc:	b	37cbc <ftello64@plt+0x2177c>
   380e0:	ldr	r0, [pc, #72]	; 38130 <ftello64@plt+0x21bf0>
   380e4:	str	r2, [sp, #16]
   380e8:	bl	487a0 <ftello64@plt+0x32260>
   380ec:	ldr	r2, [sp, #16]
   380f0:	mov	r0, r2
   380f4:	bl	15364 <gcry_malloc@plt>
   380f8:	ldr	r2, [sp, #16]
   380fc:	subs	sl, r0, #0
   38100:	movne	r3, sl
   38104:	movne	r1, #48	; 0x30
   38108:	strne	r2, [sp, #16]
   3810c:	strbne	r1, [r3], #1
   38110:	bne	37c34 <ftello64@plt+0x216f4>
   38114:	b	37ed4 <ftello64@plt+0x21994>
   38118:	andeq	r9, r6, ip, ror #25
   3811c:	strdeq	r9, [r6], -r8
   38120:	andeq	r9, r6, r4, lsl #26
   38124:	andeq	r9, r6, r4, lsr #26
   38128:	andeq	sl, r6, r8, lsr r0
   3812c:	andeq	sl, r6, r4, asr r0
   38130:	andeq	r9, r6, r0, lsl #31
   38134:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38138:	sub	sp, sp, #68	; 0x44
   3813c:	ldr	r6, [pc, #664]	; 383dc <ftello64@plt+0x21e9c>
   38140:	ldr	r4, [sp, #120]	; 0x78
   38144:	str	r0, [sp, #24]
   38148:	ldr	ip, [r6]
   3814c:	mov	fp, r1
   38150:	mov	r7, r2
   38154:	mov	r8, r3
   38158:	mov	r1, r4
   3815c:	mov	r3, #0
   38160:	mov	r2, #3
   38164:	add	r0, sp, #32
   38168:	str	ip, [sp, #60]	; 0x3c
   3816c:	ldr	r5, [sp, #108]	; 0x6c
   38170:	ldr	sl, [sp, #116]	; 0x74
   38174:	bl	15b08 <gcry_cipher_open@plt>
   38178:	cmp	r0, #0
   3817c:	bne	382b4 <ftello64@plt+0x21d74>
   38180:	cmp	r4, #7
   38184:	ldr	r9, [sp, #32]
   38188:	beq	382d4 <ftello64@plt+0x21d94>
   3818c:	ldr	r3, [pc, #588]	; 383e0 <ftello64@plt+0x21ea0>
   38190:	add	r5, sp, #36	; 0x24
   38194:	cmp	r4, r3
   38198:	moveq	r4, #5
   3819c:	movne	r4, #24
   381a0:	str	sl, [sp]
   381a4:	strd	r4, [sp, #4]
   381a8:	ldr	r3, [sp, #104]	; 0x68
   381ac:	mov	r2, r8
   381b0:	mov	r1, r7
   381b4:	mov	r0, #1
   381b8:	bl	37180 <ftello64@plt+0x20c40>
   381bc:	cmp	r0, #0
   381c0:	bne	38380 <ftello64@plt+0x21e40>
   381c4:	mov	r2, r4
   381c8:	mov	r1, r5
   381cc:	mov	r0, r9
   381d0:	bl	15580 <gcry_cipher_setkey@plt>
   381d4:	cmp	r0, #0
   381d8:	bne	38390 <ftello64@plt+0x21e50>
   381dc:	mov	r4, #8
   381e0:	str	r5, [sp, #8]
   381e4:	str	sl, [sp]
   381e8:	mov	r2, r8
   381ec:	mov	r1, r7
   381f0:	str	r4, [sp, #4]
   381f4:	ldr	r3, [sp, #104]	; 0x68
   381f8:	mov	r0, #2
   381fc:	bl	37180 <ftello64@plt+0x20c40>
   38200:	cmp	r0, #0
   38204:	bne	38380 <ftello64@plt+0x21e40>
   38208:	mov	r2, r4
   3820c:	mov	r1, r5
   38210:	mov	r0, r9
   38214:	bl	15e98 <gcry_cipher_setiv@plt>
   38218:	cmp	r0, #0
   3821c:	bne	38370 <ftello64@plt+0x21e30>
   38220:	ldr	r3, [sp, #124]	; 0x7c
   38224:	ldr	r0, [sp, #32]
   38228:	cmp	r3, #0
   3822c:	bne	38270 <ftello64@plt+0x21d30>
   38230:	ldr	r3, [sp, #124]	; 0x7c
   38234:	mov	r2, fp
   38238:	str	r3, [sp]
   3823c:	ldr	r1, [sp, #24]
   38240:	bl	160cc <gcry_cipher_decrypt@plt>
   38244:	mov	r4, r0
   38248:	cmp	r4, #0
   3824c:	bne	38290 <ftello64@plt+0x21d50>
   38250:	ldr	r0, [sp, #32]
   38254:	bl	16360 <gcry_cipher_close@plt>
   38258:	ldr	r2, [sp, #60]	; 0x3c
   3825c:	ldr	r3, [r6]
   38260:	cmp	r2, r3
   38264:	bne	383d8 <ftello64@plt+0x21e98>
   38268:	add	sp, sp, #68	; 0x44
   3826c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38270:	mov	r3, #0
   38274:	str	r3, [sp]
   38278:	mov	r2, fp
   3827c:	ldr	r1, [sp, #24]
   38280:	bl	15694 <gcry_cipher_encrypt@plt>
   38284:	mov	r4, r0
   38288:	cmp	r4, #0
   3828c:	beq	38250 <ftello64@plt+0x21d10>
   38290:	mov	r1, fp
   38294:	ldr	r0, [sp, #24]
   38298:	bl	499e8 <ftello64@plt+0x334a8>
   3829c:	mov	r0, r4
   382a0:	bl	161e0 <gpg_strerror@plt>
   382a4:	mov	r1, r0
   382a8:	ldr	r0, [pc, #308]	; 383e4 <ftello64@plt+0x21ea4>
   382ac:	bl	487a0 <ftello64@plt+0x32260>
   382b0:	b	38250 <ftello64@plt+0x21d10>
   382b4:	bl	161e0 <gpg_strerror@plt>
   382b8:	mov	r1, r0
   382bc:	ldr	r0, [pc, #292]	; 383e8 <ftello64@plt+0x21ea8>
   382c0:	bl	487a0 <ftello64@plt+0x32260>
   382c4:	mov	r1, fp
   382c8:	ldr	r0, [sp, #24]
   382cc:	bl	499e8 <ftello64@plt+0x334a8>
   382d0:	b	38258 <ftello64@plt+0x21d18>
   382d4:	mov	r0, r4
   382d8:	bl	16078 <gcry_cipher_get_algo_keylen@plt>
   382dc:	subs	r4, r0, #0
   382e0:	beq	38380 <ftello64@plt+0x21e40>
   382e4:	bl	15a78 <gcry_malloc_secure@plt>
   382e8:	subs	r3, r0, #0
   382ec:	str	r3, [sp, #28]
   382f0:	beq	38380 <ftello64@plt+0x21e40>
   382f4:	mov	r0, sl
   382f8:	bl	15cb8 <strlen@plt>
   382fc:	ldr	r3, [sp, #28]
   38300:	str	r4, [sp, #12]
   38304:	str	r3, [sp, #16]
   38308:	ldr	r3, [sp, #104]	; 0x68
   3830c:	stm	sp, {r7, r8}
   38310:	str	r3, [sp, #8]
   38314:	mov	r2, #34	; 0x22
   38318:	mov	r3, #2
   3831c:	mov	r1, r0
   38320:	mov	r0, sl
   38324:	bl	15bbc <gcry_kdf_derive@plt>
   38328:	cmp	r0, #0
   3832c:	bne	383bc <ftello64@plt+0x21e7c>
   38330:	ldr	r7, [sp, #28]
   38334:	mov	r2, r4
   38338:	mov	r1, r7
   3833c:	mov	r0, r9
   38340:	bl	15580 <gcry_cipher_setkey@plt>
   38344:	mov	r4, r0
   38348:	mov	r0, r7
   3834c:	bl	156a0 <gcry_free@plt>
   38350:	cmp	r4, #0
   38354:	bne	383a4 <ftello64@plt+0x21e64>
   38358:	mov	r1, r5
   3835c:	mov	r0, r9
   38360:	ldr	r2, [sp, #112]	; 0x70
   38364:	bl	15e98 <gcry_cipher_setiv@plt>
   38368:	cmp	r0, #0
   3836c:	beq	38220 <ftello64@plt+0x21ce0>
   38370:	bl	161e0 <gpg_strerror@plt>
   38374:	mov	r1, r0
   38378:	ldr	r0, [pc, #108]	; 383ec <ftello64@plt+0x21eac>
   3837c:	bl	487a0 <ftello64@plt+0x32260>
   38380:	mov	r1, fp
   38384:	ldr	r0, [sp, #24]
   38388:	bl	499e8 <ftello64@plt+0x334a8>
   3838c:	b	38250 <ftello64@plt+0x21d10>
   38390:	bl	161e0 <gpg_strerror@plt>
   38394:	mov	r1, r0
   38398:	ldr	r0, [pc, #80]	; 383f0 <ftello64@plt+0x21eb0>
   3839c:	bl	487a0 <ftello64@plt+0x32260>
   383a0:	b	38380 <ftello64@plt+0x21e40>
   383a4:	mov	r0, r4
   383a8:	bl	161e0 <gpg_strerror@plt>
   383ac:	mov	r1, r0
   383b0:	ldr	r0, [pc, #56]	; 383f0 <ftello64@plt+0x21eb0>
   383b4:	bl	487a0 <ftello64@plt+0x32260>
   383b8:	b	38380 <ftello64@plt+0x21e40>
   383bc:	bl	161e0 <gpg_strerror@plt>
   383c0:	mov	r1, r0
   383c4:	ldr	r0, [pc, #40]	; 383f4 <ftello64@plt+0x21eb4>
   383c8:	bl	487a0 <ftello64@plt+0x32260>
   383cc:	ldr	r0, [sp, #28]
   383d0:	bl	156a0 <gcry_free@plt>
   383d4:	b	38380 <ftello64@plt+0x21e40>
   383d8:	bl	15748 <__stack_chk_fail@plt>
   383dc:	andeq	pc, r7, r8, lsl #15
   383e0:	andeq	r0, r0, r3, lsr r1
   383e4:	andeq	sl, r6, ip, ror #1
   383e8:	andeq	sl, r6, r0, ror r0
   383ec:	andeq	sl, r6, ip, asr #1
   383f0:	andeq	sl, r6, ip, lsr #1
   383f4:	muleq	r6, r0, r0
   383f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   383fc:	sub	sp, sp, #76	; 0x4c
   38400:	mov	ip, #0
   38404:	str	r3, [sp, #28]
   38408:	ldr	r3, [pc, #440]	; 385c8 <ftello64@plt+0x22088>
   3840c:	ldr	lr, [sp, #120]	; 0x78
   38410:	ldr	sl, [sp, #128]	; 0x80
   38414:	str	lr, [sp, #32]
   38418:	ldr	r3, [r3]
   3841c:	ldr	lr, [sp, #136]	; 0x88
   38420:	ldr	r9, [pc, #420]	; 385cc <ftello64@plt+0x2208c>
   38424:	str	lr, [sp, #36]	; 0x24
   38428:	ldr	r4, [pc, #416]	; 385d0 <ftello64@plt+0x22090>
   3842c:	str	r0, [sp, #40]	; 0x28
   38430:	mov	r8, r1
   38434:	mov	r7, r2
   38438:	str	ip, [sp, #44]	; 0x2c
   3843c:	mov	r5, ip
   38440:	mov	fp, ip
   38444:	str	r3, [sp, #68]	; 0x44
   38448:	b	38544 <ftello64@plt+0x22004>
   3844c:	cmp	r5, #0
   38450:	beq	3856c <ftello64@plt+0x2202c>
   38454:	ldr	r1, [pc, #376]	; 385d4 <ftello64@plt+0x22094>
   38458:	mov	r0, r4
   3845c:	bl	4514c <ftello64@plt+0x2ec0c>
   38460:	cmn	r0, #1
   38464:	mov	r6, r0
   38468:	beq	38534 <ftello64@plt+0x21ff4>
   3846c:	mov	r0, sl
   38470:	str	sl, [sp, #52]	; 0x34
   38474:	bl	15cb8 <strlen@plt>
   38478:	add	r3, sp, #64	; 0x40
   3847c:	str	r3, [sp]
   38480:	ldr	r3, [sp, #44]	; 0x2c
   38484:	add	r2, sp, #60	; 0x3c
   38488:	sub	ip, r3, #1
   3848c:	add	r1, sp, #52	; 0x34
   38490:	add	r3, sp, #56	; 0x38
   38494:	str	r5, [sp, #56]	; 0x38
   38498:	str	ip, [sp, #64]	; 0x40
   3849c:	str	r0, [sp, #60]	; 0x3c
   384a0:	mov	r0, r6
   384a4:	bl	45150 <ftello64@plt+0x2ec10>
   384a8:	cmn	r0, #1
   384ac:	beq	385b8 <ftello64@plt+0x22078>
   384b0:	ldr	r3, [sp, #56]	; 0x38
   384b4:	mov	r0, r6
   384b8:	strb	fp, [r3]
   384bc:	bl	45154 <ftello64@plt+0x2ec14>
   384c0:	mov	r1, r4
   384c4:	ldr	r0, [pc, #268]	; 385d8 <ftello64@plt+0x22098>
   384c8:	bl	4873c <ftello64@plt+0x321fc>
   384cc:	mov	r2, r7
   384d0:	ldr	r1, [sp, #40]	; 0x28
   384d4:	mov	r0, r8
   384d8:	bl	15610 <memcpy@plt>
   384dc:	mov	r3, r5
   384e0:	str	r3, [sp, #12]
   384e4:	ldr	r3, [sp, #124]	; 0x7c
   384e8:	ldr	r2, [sp, #132]	; 0x84
   384ec:	str	r3, [sp, #8]
   384f0:	ldr	r3, [sp, #32]
   384f4:	str	r2, [sp, #16]
   384f8:	str	r3, [sp, #4]
   384fc:	ldr	r3, [sp, #116]	; 0x74
   38500:	ldr	r2, [sp, #28]
   38504:	str	r3, [sp]
   38508:	mov	r1, r7
   3850c:	ldr	r3, [sp, #112]	; 0x70
   38510:	mov	r0, r8
   38514:	str	fp, [sp, #20]
   38518:	bl	38134 <ftello64@plt+0x21bf4>
   3851c:	mov	r1, r7
   38520:	mov	r0, r8
   38524:	ldr	r3, [sp, #36]	; 0x24
   38528:	blx	r3
   3852c:	cmp	r0, #0
   38530:	bne	38594 <ftello64@plt+0x22054>
   38534:	ldr	r4, [r9], #4
   38538:	cmp	r4, #0
   3853c:	beq	38594 <ftello64@plt+0x22054>
   38540:	ldrb	ip, [r4]
   38544:	cmp	ip, #0
   38548:	bne	3844c <ftello64@plt+0x21f0c>
   3854c:	mov	r2, r7
   38550:	ldr	r1, [sp, #40]	; 0x28
   38554:	mov	r0, r8
   38558:	bl	15610 <memcpy@plt>
   3855c:	cmp	r5, #0
   38560:	movne	r3, r5
   38564:	moveq	r3, sl
   38568:	b	384e0 <ftello64@plt+0x21fa0>
   3856c:	mov	r0, sl
   38570:	bl	15cb8 <strlen@plt>
   38574:	add	r3, r0, #1
   38578:	mov	r0, r3
   3857c:	str	r3, [sp, #44]	; 0x2c
   38580:	bl	15a78 <gcry_malloc_secure@plt>
   38584:	subs	r5, r0, #0
   38588:	bne	38454 <ftello64@plt+0x21f14>
   3858c:	ldr	r0, [pc, #72]	; 385dc <ftello64@plt+0x2209c>
   38590:	bl	4873c <ftello64@plt+0x321fc>
   38594:	mov	r0, r5
   38598:	bl	156a0 <gcry_free@plt>
   3859c:	ldr	r3, [pc, #36]	; 385c8 <ftello64@plt+0x22088>
   385a0:	ldr	r2, [sp, #68]	; 0x44
   385a4:	ldr	r3, [r3]
   385a8:	cmp	r2, r3
   385ac:	bne	385c4 <ftello64@plt+0x22084>
   385b0:	add	sp, sp, #76	; 0x4c
   385b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   385b8:	mov	r0, r6
   385bc:	bl	45154 <ftello64@plt+0x2ec14>
   385c0:	b	38534 <ftello64@plt+0x21ff4>
   385c4:	bl	15748 <__stack_chk_fail@plt>
   385c8:	andeq	pc, r7, r8, lsl #15
   385cc:	muleq	r6, r4, sp
   385d0:			; <UNDEFINED> instruction: 0x0006abbc
   385d4:	andeq	sl, r6, ip, lsr r1
   385d8:	andeq	sl, r6, r4, asr #2
   385dc:	andeq	sl, r6, r8, lsl #2
   385e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   385e4:	sub	sp, sp, #236	; 0xec
   385e8:	ldr	sl, [pc, #4072]	; 395d8 <ftello64@plt+0x23098>
   385ec:	ldr	r6, [sp, #276]	; 0x114
   385f0:	mov	r7, #0
   385f4:	ldr	ip, [sl]
   385f8:	mov	r8, r3
   385fc:	ldr	r3, [sp, #272]	; 0x110
   38600:	mov	r9, r0
   38604:	str	r1, [sp, #120]	; 0x78
   38608:	mov	fp, r2
   3860c:	str	r7, [r6]
   38610:	add	r2, sp, #144	; 0x90
   38614:	add	r1, sp, #120	; 0x78
   38618:	add	r0, sp, #116	; 0x74
   3861c:	str	r9, [sp, #116]	; 0x74
   38620:	str	ip, [sp, #228]	; 0xe4
   38624:	str	r7, [sp, #124]	; 0x7c
   38628:	str	r3, [sp, #32]
   3862c:	bl	36dc8 <ftello64@plt+0x20888>
   38630:	subs	r5, r0, #0
   38634:	bne	38984 <ftello64@plt+0x22444>
   38638:	ldr	r3, [sp, #152]	; 0x98
   3863c:	cmp	r3, #16
   38640:	bne	38930 <ftello64@plt+0x223f0>
   38644:	add	r2, sp, #144	; 0x90
   38648:	add	r1, sp, #120	; 0x78
   3864c:	add	r0, sp, #116	; 0x74
   38650:	bl	36dc8 <ftello64@plt+0x20888>
   38654:	subs	r7, r0, #0
   38658:	bne	38990 <ftello64@plt+0x22450>
   3865c:	ldr	r3, [sp, #152]	; 0x98
   38660:	ldr	r4, [sp, #116]	; 0x74
   38664:	cmp	r3, #2
   38668:	bne	3896c <ftello64@plt+0x2242c>
   3866c:	ldr	r3, [sp, #156]	; 0x9c
   38670:	cmp	r3, #1
   38674:	bne	3896c <ftello64@plt+0x2242c>
   38678:	ldrb	r3, [r4]
   3867c:	cmp	r3, #3
   38680:	bne	3896c <ftello64@plt+0x2242c>
   38684:	ldr	r3, [sp, #120]	; 0x78
   38688:	add	r4, r4, #1
   3868c:	sub	r3, r3, #1
   38690:	add	r2, sp, #144	; 0x90
   38694:	add	r1, sp, #120	; 0x78
   38698:	add	r0, sp, #116	; 0x74
   3869c:	str	r4, [sp, #116]	; 0x74
   386a0:	str	r3, [sp, #120]	; 0x78
   386a4:	bl	36dc8 <ftello64@plt+0x20888>
   386a8:	subs	r7, r0, #0
   386ac:	bne	38974 <ftello64@plt+0x22434>
   386b0:	ldr	r3, [sp, #152]	; 0x98
   386b4:	cmp	r3, #16
   386b8:	bne	38974 <ftello64@plt+0x22434>
   386bc:	add	r2, sp, #144	; 0x90
   386c0:	add	r1, sp, #120	; 0x78
   386c4:	add	r0, sp, #116	; 0x74
   386c8:	bl	36dc8 <ftello64@plt+0x20888>
   386cc:	cmp	r0, #0
   386d0:	bne	389ac <ftello64@plt+0x2246c>
   386d4:	ldr	r3, [sp, #152]	; 0x98
   386d8:	ldr	r4, [sp, #116]	; 0x74
   386dc:	cmp	r3, #6
   386e0:	bne	389a0 <ftello64@plt+0x22460>
   386e4:	ldr	r2, [sp, #156]	; 0x9c
   386e8:	cmp	r2, #9
   386ec:	bne	389a0 <ftello64@plt+0x22460>
   386f0:	ldr	r1, [pc, #3812]	; 395dc <ftello64@plt+0x2309c>
   386f4:	mov	r0, r4
   386f8:	bl	156b8 <memcmp@plt>
   386fc:	cmp	r0, #0
   38700:	bne	389b8 <ftello64@plt+0x22478>
   38704:	ldr	r3, [sp, #120]	; 0x78
   38708:	add	r4, r4, #9
   3870c:	sub	r3, r3, #9
   38710:	add	r2, sp, #144	; 0x90
   38714:	add	r1, sp, #120	; 0x78
   38718:	add	r0, sp, #116	; 0x74
   3871c:	str	r3, [sp, #120]	; 0x78
   38720:	str	r4, [sp, #116]	; 0x74
   38724:	bl	36dc8 <ftello64@plt+0x20888>
   38728:	ldr	r3, [sp, #144]	; 0x90
   3872c:	cmp	r3, #2
   38730:	bne	38974 <ftello64@plt+0x22434>
   38734:	ldr	r3, [sp, #152]	; 0x98
   38738:	orrs	r3, r0, r3
   3873c:	bne	38974 <ftello64@plt+0x22434>
   38740:	add	r2, sp, #144	; 0x90
   38744:	add	r1, sp, #120	; 0x78
   38748:	add	r0, sp, #116	; 0x74
   3874c:	bl	36dc8 <ftello64@plt+0x20888>
   38750:	ldr	r3, [sp, #144]	; 0x90
   38754:	orrs	r2, r0, r3
   38758:	bne	38974 <ftello64@plt+0x22434>
   3875c:	ldr	r3, [sp, #152]	; 0x98
   38760:	cmp	r3, #4
   38764:	bne	38974 <ftello64@plt+0x22434>
   38768:	ldr	r3, [sp, #148]	; 0x94
   3876c:	cmp	r3, #0
   38770:	beq	38780 <ftello64@plt+0x22240>
   38774:	ldr	r3, [sp, #164]	; 0xa4
   38778:	cmp	r3, #0
   3877c:	bne	38bd8 <ftello64@plt+0x22698>
   38780:	mov	r7, r3
   38784:	add	r2, sp, #144	; 0x90
   38788:	add	r1, sp, #120	; 0x78
   3878c:	add	r0, sp, #116	; 0x74
   38790:	bl	36dc8 <ftello64@plt+0x20888>
   38794:	ldr	r3, [sp, #144]	; 0x90
   38798:	orrs	r3, r0, r3
   3879c:	bne	38bc8 <ftello64@plt+0x22688>
   387a0:	ldr	r3, [sp, #152]	; 0x98
   387a4:	cmp	r3, #16
   387a8:	bne	38bc8 <ftello64@plt+0x22688>
   387ac:	ldr	r3, [sp, #164]	; 0xa4
   387b0:	str	r7, [sp, #36]	; 0x24
   387b4:	str	r3, [sp, #96]	; 0x60
   387b8:	ldr	r3, [sp, #156]	; 0x9c
   387bc:	str	r9, [sp, #40]	; 0x28
   387c0:	str	r3, [sp, #80]	; 0x50
   387c4:	str	fp, [sp, #100]	; 0x64
   387c8:	str	r8, [sp, #104]	; 0x68
   387cc:	str	r6, [sp, #44]	; 0x2c
   387d0:	ldr	r3, [sp, #80]	; 0x50
   387d4:	ldr	r2, [sp, #96]	; 0x60
   387d8:	orrs	r3, r3, r2
   387dc:	beq	393e4 <ftello64@plt+0x22ea4>
   387e0:	add	r2, sp, #144	; 0x90
   387e4:	add	r1, sp, #120	; 0x78
   387e8:	add	r0, sp, #116	; 0x74
   387ec:	bl	36dc8 <ftello64@plt+0x20888>
   387f0:	cmp	r0, #0
   387f4:	bne	38a04 <ftello64@plt+0x224c4>
   387f8:	ldr	r3, [sp, #96]	; 0x60
   387fc:	cmp	r3, #0
   38800:	ldr	r3, [sp, #144]	; 0x90
   38804:	beq	389c4 <ftello64@plt+0x22484>
   38808:	cmp	r3, #0
   3880c:	bne	38a04 <ftello64@plt+0x224c4>
   38810:	ldrd	r2, [sp, #148]	; 0x94
   38814:	orrs	r2, r3, r2
   38818:	beq	393e4 <ftello64@plt+0x22ea4>
   3881c:	cmp	r3, #16
   38820:	bne	38a04 <ftello64@plt+0x224c4>
   38824:	ldr	r4, [sp, #156]	; 0x9c
   38828:	ldr	r3, [sp, #164]	; 0xa4
   3882c:	add	r2, sp, #144	; 0x90
   38830:	add	r1, sp, #120	; 0x78
   38834:	add	r0, sp, #116	; 0x74
   38838:	str	r3, [sp, #68]	; 0x44
   3883c:	bl	36dc8 <ftello64@plt+0x20888>
   38840:	cmp	r0, #0
   38844:	bne	38a04 <ftello64@plt+0x224c4>
   38848:	ldr	r3, [sp, #68]	; 0x44
   3884c:	ldr	r7, [sp, #160]	; 0xa0
   38850:	cmp	r3, #0
   38854:	ldr	r3, [sp, #152]	; 0x98
   38858:	subeq	r7, r4, r7
   3885c:	cmp	r3, #6
   38860:	beq	38a1c <ftello64@plt+0x224dc>
   38864:	ldr	r0, [pc, #3444]	; 395e0 <ftello64@plt+0x230a0>
   38868:	bl	4873c <ftello64@plt+0x321fc>
   3886c:	ldrd	r2, [sp, #116]	; 0x74
   38870:	ldr	r1, [sp, #156]	; 0x9c
   38874:	ldr	r4, [pc, #3584]	; 3967c <ftello64@plt+0x2313c>
   38878:	add	r2, r2, r1
   3887c:	sub	r3, r3, r1
   38880:	strd	r2, [sp, #116]	; 0x74
   38884:	cmp	r7, #0
   38888:	blt	38c00 <ftello64@plt+0x226c0>
   3888c:	ldr	r3, [sp, #120]	; 0x78
   38890:	cmp	r7, r3
   38894:	bhi	38c00 <ftello64@plt+0x226c0>
   38898:	ldr	r1, [sp, #68]	; 0x44
   3889c:	add	r2, r2, r7
   388a0:	sub	r3, r3, r7
   388a4:	cmp	r1, #0
   388a8:	strd	r2, [sp, #116]	; 0x74
   388ac:	beq	387d0 <ftello64@plt+0x22290>
   388b0:	add	r2, sp, #144	; 0x90
   388b4:	add	r1, sp, #120	; 0x78
   388b8:	add	r0, sp, #116	; 0x74
   388bc:	bl	36dc8 <ftello64@plt+0x20888>
   388c0:	ldr	r3, [sp, #144]	; 0x90
   388c4:	ldr	r1, [sp, #148]	; 0x94
   388c8:	ldr	r2, [sp, #152]	; 0x98
   388cc:	orr	r3, r3, r1
   388d0:	orr	r3, r3, r2
   388d4:	orrs	r3, r3, r0
   388d8:	beq	387d0 <ftello64@plt+0x22290>
   388dc:	ldr	r7, [sp, #36]	; 0x24
   388e0:	ldr	r9, [sp, #40]	; 0x28
   388e4:	ldr	r2, [sp, #116]	; 0x74
   388e8:	ldr	r5, [sp, #124]	; 0x7c
   388ec:	sub	r2, r2, r9
   388f0:	mov	r1, r4
   388f4:	ldr	r0, [pc, #3304]	; 395e4 <ftello64@plt+0x230a4>
   388f8:	bl	487a0 <ftello64@plt+0x32260>
   388fc:	cmp	r5, #0
   38900:	beq	38948 <ftello64@plt+0x22408>
   38904:	ldr	r0, [r5]
   38908:	cmp	r0, #0
   3890c:	movne	r4, r5
   38910:	beq	38924 <ftello64@plt+0x223e4>
   38914:	bl	15f40 <gcry_mpi_release@plt>
   38918:	ldr	r0, [r4, #4]!
   3891c:	cmp	r0, #0
   38920:	bne	38914 <ftello64@plt+0x223d4>
   38924:	mov	r0, r5
   38928:	bl	156a0 <gcry_free@plt>
   3892c:	b	38948 <ftello64@plt+0x22408>
   38930:	ldr	r4, [sp, #116]	; 0x74
   38934:	ldr	r1, [pc, #3244]	; 395e8 <ftello64@plt+0x230a8>
   38938:	mov	r7, r5
   3893c:	sub	r2, r4, r9
   38940:	ldr	r0, [pc, #3228]	; 395e4 <ftello64@plt+0x230a4>
   38944:	bl	487a0 <ftello64@plt+0x32260>
   38948:	mov	r0, r7
   3894c:	bl	156a0 <gcry_free@plt>
   38950:	mov	r0, #0
   38954:	ldr	r2, [sp, #228]	; 0xe4
   38958:	ldr	r3, [sl]
   3895c:	cmp	r2, r3
   38960:	bne	38bd4 <ftello64@plt+0x22694>
   38964:	add	sp, sp, #236	; 0xec
   38968:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3896c:	ldr	r1, [pc, #3192]	; 395ec <ftello64@plt+0x230ac>
   38970:	b	3893c <ftello64@plt+0x223fc>
   38974:	ldr	r4, [sp, #116]	; 0x74
   38978:	mov	r7, #0
   3897c:	ldr	r1, [pc, #3180]	; 395f0 <ftello64@plt+0x230b0>
   38980:	b	3893c <ftello64@plt+0x223fc>
   38984:	ldr	r4, [sp, #116]	; 0x74
   38988:	ldr	r1, [pc, #3160]	; 395e8 <ftello64@plt+0x230a8>
   3898c:	b	3893c <ftello64@plt+0x223fc>
   38990:	mov	r7, r5
   38994:	ldr	r4, [sp, #116]	; 0x74
   38998:	ldr	r1, [pc, #3148]	; 395ec <ftello64@plt+0x230ac>
   3899c:	b	3893c <ftello64@plt+0x223fc>
   389a0:	mov	r7, #0
   389a4:	ldr	r1, [pc, #3140]	; 395f0 <ftello64@plt+0x230b0>
   389a8:	b	3893c <ftello64@plt+0x223fc>
   389ac:	ldr	r4, [sp, #116]	; 0x74
   389b0:	ldr	r1, [pc, #3128]	; 395f0 <ftello64@plt+0x230b0>
   389b4:	b	3893c <ftello64@plt+0x223fc>
   389b8:	ldr	r1, [pc, #3120]	; 395f0 <ftello64@plt+0x230b0>
   389bc:	mov	r7, #0
   389c0:	b	3893c <ftello64@plt+0x223fc>
   389c4:	cmp	r3, #0
   389c8:	bne	38a04 <ftello64@plt+0x224c4>
   389cc:	ldr	r3, [sp, #152]	; 0x98
   389d0:	cmp	r3, #16
   389d4:	bne	38a04 <ftello64@plt+0x224c4>
   389d8:	ldr	r3, [sp, #160]	; 0xa0
   389dc:	ldr	r2, [sp, #80]	; 0x50
   389e0:	cmp	r3, r2
   389e4:	bgt	38a04 <ftello64@plt+0x224c4>
   389e8:	ldr	r2, [sp, #80]	; 0x50
   389ec:	ldr	r4, [sp, #156]	; 0x9c
   389f0:	sub	r3, r2, r3
   389f4:	cmp	r4, r3
   389f8:	subls	r3, r3, r4
   389fc:	strls	r3, [sp, #80]	; 0x50
   38a00:	bls	38828 <ftello64@plt+0x222e8>
   38a04:	ldr	r7, [sp, #36]	; 0x24
   38a08:	ldr	r9, [sp, #40]	; 0x28
   38a0c:	ldr	r2, [sp, #116]	; 0x74
   38a10:	ldr	r5, [sp, #124]	; 0x7c
   38a14:	ldr	r4, [pc, #3168]	; 3967c <ftello64@plt+0x2313c>
   38a18:	b	388ec <ftello64@plt+0x223ac>
   38a1c:	ldr	r5, [sp, #156]	; 0x9c
   38a20:	cmp	r5, #9
   38a24:	bne	38864 <ftello64@plt+0x22324>
   38a28:	ldr	r4, [sp, #116]	; 0x74
   38a2c:	mov	r2, r5
   38a30:	mov	r0, r4
   38a34:	ldr	r1, [pc, #3000]	; 395f4 <ftello64@plt+0x230b4>
   38a38:	bl	156b8 <memcmp@plt>
   38a3c:	subs	r2, r0, #0
   38a40:	str	r2, [sp, #60]	; 0x3c
   38a44:	bne	38b7c <ftello64@plt+0x2263c>
   38a48:	add	r1, r4, #9
   38a4c:	ldr	r0, [sp, #68]	; 0x44
   38a50:	str	r1, [sp, #56]	; 0x38
   38a54:	cmp	r0, #0
   38a58:	ldr	r3, [sp, #120]	; 0x78
   38a5c:	str	r1, [sp, #116]	; 0x74
   38a60:	str	r2, [sp, #128]	; 0x80
   38a64:	ldr	r1, [sp, #56]	; 0x38
   38a68:	ldr	r2, [sp, #124]	; 0x7c
   38a6c:	ldr	r0, [sp, #40]	; 0x28
   38a70:	sub	r3, r3, #9
   38a74:	subeq	r7, r7, #9
   38a78:	sub	r1, r1, r0
   38a7c:	cmp	r2, #0
   38a80:	str	r3, [sp, #120]	; 0x78
   38a84:	str	r1, [sp, #64]	; 0x40
   38a88:	beq	39760 <ftello64@plt+0x23220>
   38a8c:	ldr	r1, [sp, #56]	; 0x38
   38a90:	mov	r2, #0
   38a94:	str	r1, [sp, #132]	; 0x84
   38a98:	str	r3, [sp, #136]	; 0x88
   38a9c:	str	r2, [sp, #140]	; 0x8c
   38aa0:	str	r2, [sp, #92]	; 0x5c
   38aa4:	add	r6, sp, #168	; 0xa8
   38aa8:	add	r4, sp, #136	; 0x88
   38aac:	add	r5, sp, #132	; 0x84
   38ab0:	mov	r2, r6
   38ab4:	mov	r1, r4
   38ab8:	mov	r0, r5
   38abc:	bl	36dc8 <ftello64@plt+0x20888>
   38ac0:	ldr	r3, [sp, #168]	; 0xa8
   38ac4:	cmp	r3, #2
   38ac8:	bne	38afc <ftello64@plt+0x225bc>
   38acc:	ldr	r3, [sp, #176]	; 0xb0
   38ad0:	orrs	r3, r0, r3
   38ad4:	str	r3, [sp, #72]	; 0x48
   38ad8:	bne	38afc <ftello64@plt+0x225bc>
   38adc:	mov	r2, r6
   38ae0:	mov	r0, r5
   38ae4:	bl	36dc8 <ftello64@plt+0x20888>
   38ae8:	cmp	r0, #0
   38aec:	bne	38afc <ftello64@plt+0x225bc>
   38af0:	ldr	r3, [sp, #176]	; 0xb0
   38af4:	cmp	r3, #16
   38af8:	beq	393f8 <ftello64@plt+0x22eb8>
   38afc:	ldr	r7, [sp, #36]	; 0x24
   38b00:	ldr	r9, [sp, #40]	; 0x28
   38b04:	ldr	r6, [sp, #44]	; 0x2c
   38b08:	ldr	r3, [pc, #2904]	; 39668 <ftello64@plt+0x23128>
   38b0c:	str	r3, [sp, #48]	; 0x30
   38b10:	mov	r3, #0
   38b14:	str	r3, [sp, #84]	; 0x54
   38b18:	str	r3, [sp, #52]	; 0x34
   38b1c:	add	r3, sp, #128	; 0x80
   38b20:	str	r3, [sp, #76]	; 0x4c
   38b24:	ldr	r2, [sp, #76]	; 0x4c
   38b28:	ldr	r3, [sp, #140]	; 0x8c
   38b2c:	str	r3, [r2]
   38b30:	ldr	r0, [sp, #52]	; 0x34
   38b34:	bl	156a0 <gcry_free@plt>
   38b38:	ldr	r0, [sp, #84]	; 0x54
   38b3c:	bl	156a0 <gcry_free@plt>
   38b40:	ldr	r3, [sp, #56]	; 0x38
   38b44:	ldr	r2, [sp, #132]	; 0x84
   38b48:	ldr	r1, [sp, #48]	; 0x30
   38b4c:	sub	r2, r2, r3
   38b50:	ldr	r3, [sp, #64]	; 0x40
   38b54:	ldr	r0, [pc, #2716]	; 395f8 <ftello64@plt+0x230b8>
   38b58:	add	r2, r2, r3
   38b5c:	bl	487a0 <ftello64@plt+0x32260>
   38b60:	ldr	r3, [sp, #60]	; 0x3c
   38b64:	cmp	r3, #0
   38b68:	bne	3977c <ftello64@plt+0x2323c>
   38b6c:	ldr	r2, [sp, #116]	; 0x74
   38b70:	ldr	r5, [sp, #124]	; 0x7c
   38b74:	ldr	r4, [pc, #2792]	; 39664 <ftello64@plt+0x23124>
   38b78:	b	388ec <ftello64@plt+0x223ac>
   38b7c:	mov	r2, r5
   38b80:	ldr	r1, [pc, #2644]	; 395dc <ftello64@plt+0x2309c>
   38b84:	mov	r0, r4
   38b88:	bl	156b8 <memcmp@plt>
   38b8c:	cmp	r0, #0
   38b90:	bne	38864 <ftello64@plt+0x22324>
   38b94:	ldr	r3, [sp, #124]	; 0x7c
   38b98:	cmp	r3, #0
   38b9c:	str	r3, [sp, #56]	; 0x38
   38ba0:	beq	38c10 <ftello64@plt+0x226d0>
   38ba4:	ldr	r0, [pc, #2640]	; 395fc <ftello64@plt+0x230bc>
   38ba8:	bl	4873c <ftello64@plt+0x321fc>
   38bac:	ldrd	r2, [sp, #116]	; 0x74
   38bb0:	ldr	r1, [sp, #156]	; 0x9c
   38bb4:	ldr	r4, [pc, #2752]	; 3967c <ftello64@plt+0x2313c>
   38bb8:	add	r2, r2, r1
   38bbc:	sub	r3, r3, r1
   38bc0:	strd	r2, [sp, #116]	; 0x74
   38bc4:	b	38884 <ftello64@plt+0x22344>
   38bc8:	ldr	r4, [sp, #116]	; 0x74
   38bcc:	ldr	r1, [pc, #2604]	; 39600 <ftello64@plt+0x230c0>
   38bd0:	b	3893c <ftello64@plt+0x223fc>
   38bd4:	bl	15748 <__stack_chk_fail@plt>
   38bd8:	add	r1, sp, #120	; 0x78
   38bdc:	ldr	r0, [sp, #116]	; 0x74
   38be0:	bl	37060 <ftello64@plt+0x20b20>
   38be4:	subs	r7, r0, #0
   38be8:	ldreq	r4, [sp, #116]	; 0x74
   38bec:	ldreq	r1, [pc, #2576]	; 39604 <ftello64@plt+0x230c4>
   38bf0:	beq	3893c <ftello64@plt+0x223fc>
   38bf4:	str	r7, [sp, #116]	; 0x74
   38bf8:	mov	r9, r7
   38bfc:	b	38784 <ftello64@plt+0x22244>
   38c00:	ldr	r7, [sp, #36]	; 0x24
   38c04:	ldr	r9, [sp, #40]	; 0x28
   38c08:	ldr	r5, [sp, #124]	; 0x7c
   38c0c:	b	388ec <ftello64@plt+0x223ac>
   38c10:	add	r2, r4, #9
   38c14:	ldr	r3, [sp, #120]	; 0x78
   38c18:	str	r2, [sp, #64]	; 0x40
   38c1c:	ldr	r1, [sp, #68]	; 0x44
   38c20:	str	r2, [sp, #116]	; 0x74
   38c24:	ldr	r2, [sp, #56]	; 0x38
   38c28:	sub	r3, r3, #9
   38c2c:	ldr	r9, [sp, #64]	; 0x40
   38c30:	add	r6, sp, #168	; 0xa8
   38c34:	add	r4, sp, #136	; 0x88
   38c38:	add	r5, sp, #132	; 0x84
   38c3c:	cmp	r1, #0
   38c40:	str	r2, [sp, #128]	; 0x80
   38c44:	str	r3, [sp, #120]	; 0x78
   38c48:	mov	r2, r6
   38c4c:	str	r3, [sp, #136]	; 0x88
   38c50:	mov	r1, r4
   38c54:	mov	r3, #0
   38c58:	mov	r0, r5
   38c5c:	subeq	r7, r7, #9
   38c60:	str	r3, [sp, #140]	; 0x8c
   38c64:	str	r9, [sp, #132]	; 0x84
   38c68:	bl	36dc8 <ftello64@plt+0x20888>
   38c6c:	ldr	r3, [sp, #168]	; 0xa8
   38c70:	ldr	r2, [sp, #40]	; 0x28
   38c74:	cmp	r3, #2
   38c78:	sub	r2, r9, r2
   38c7c:	str	r2, [sp, #48]	; 0x30
   38c80:	bne	39e0c <ftello64@plt+0x238cc>
   38c84:	ldr	r3, [sp, #176]	; 0xb0
   38c88:	orrs	r3, r0, r3
   38c8c:	mov	fp, r3
   38c90:	bne	39e0c <ftello64@plt+0x238cc>
   38c94:	mov	r2, r6
   38c98:	mov	r0, r5
   38c9c:	bl	36dc8 <ftello64@plt+0x20888>
   38ca0:	ldr	r8, [sp, #168]	; 0xa8
   38ca4:	orrs	r8, r0, r8
   38ca8:	bne	39e50 <ftello64@plt+0x23910>
   38cac:	ldr	r3, [sp, #176]	; 0xb0
   38cb0:	cmp	r3, #4
   38cb4:	bne	393d0 <ftello64@plt+0x22e90>
   38cb8:	ldr	r0, [sp, #132]	; 0x84
   38cbc:	ldr	r3, [sp, #172]	; 0xac
   38cc0:	sub	r2, r0, r9
   38cc4:	cmp	r3, #0
   38cc8:	str	r2, [sp, #140]	; 0x8c
   38ccc:	beq	38cdc <ftello64@plt+0x2279c>
   38cd0:	ldr	r3, [sp, #188]	; 0xbc
   38cd4:	cmp	r3, #0
   38cd8:	bne	39e24 <ftello64@plt+0x238e4>
   38cdc:	str	r3, [sp, #52]	; 0x34
   38ce0:	ldr	r3, [sp, #64]	; 0x40
   38ce4:	str	r3, [sp, #60]	; 0x3c
   38ce8:	add	r3, sp, #128	; 0x80
   38cec:	str	r3, [sp, #72]	; 0x48
   38cf0:	mov	r2, r6
   38cf4:	mov	r1, r4
   38cf8:	mov	r0, r5
   38cfc:	bl	36dc8 <ftello64@plt+0x20888>
   38d00:	ldr	r3, [sp, #168]	; 0xa8
   38d04:	orrs	r3, r0, r3
   38d08:	bne	38d18 <ftello64@plt+0x227d8>
   38d0c:	ldr	r3, [sp, #176]	; 0xb0
   38d10:	cmp	r3, #16
   38d14:	beq	38d60 <ftello64@plt+0x22820>
   38d18:	ldr	r7, [sp, #36]	; 0x24
   38d1c:	ldr	r9, [sp, #40]	; 0x28
   38d20:	ldr	r4, [pc, #2272]	; 39608 <ftello64@plt+0x230c8>
   38d24:	ldr	r0, [sp, #56]	; 0x38
   38d28:	bl	156a0 <gcry_free@plt>
   38d2c:	ldr	r0, [sp, #52]	; 0x34
   38d30:	bl	156a0 <gcry_free@plt>
   38d34:	ldr	r2, [sp, #64]	; 0x40
   38d38:	ldr	r3, [sp, #132]	; 0x84
   38d3c:	mov	r1, r4
   38d40:	sub	r3, r3, r2
   38d44:	ldr	r2, [sp, #48]	; 0x30
   38d48:	ldr	r0, [pc, #2236]	; 3960c <ftello64@plt+0x230cc>
   38d4c:	add	r2, r3, r2
   38d50:	bl	487a0 <ftello64@plt+0x32260>
   38d54:	ldr	r4, [sp, #116]	; 0x74
   38d58:	ldr	r1, [pc, #2332]	; 3967c <ftello64@plt+0x2313c>
   38d5c:	b	3893c <ftello64@plt+0x223fc>
   38d60:	mov	r2, r6
   38d64:	mov	r0, r5
   38d68:	bl	36dc8 <ftello64@plt+0x20888>
   38d6c:	ldr	r3, [sp, #168]	; 0xa8
   38d70:	orrs	r3, r0, r3
   38d74:	bne	38d18 <ftello64@plt+0x227d8>
   38d78:	ldr	r3, [sp, #176]	; 0xb0
   38d7c:	cmp	r3, #16
   38d80:	bne	38d18 <ftello64@plt+0x227d8>
   38d84:	mov	r2, r6
   38d88:	mov	r0, r5
   38d8c:	bl	36dc8 <ftello64@plt+0x20888>
   38d90:	ldr	r3, [sp, #168]	; 0xa8
   38d94:	orrs	r3, r0, r3
   38d98:	bne	38e40 <ftello64@plt+0x22900>
   38d9c:	ldr	r3, [sp, #176]	; 0xb0
   38da0:	cmp	r3, #6
   38da4:	bne	38e40 <ftello64@plt+0x22900>
   38da8:	ldr	r2, [sp, #180]	; 0xb4
   38dac:	cmp	r2, #11
   38db0:	bne	38e40 <ftello64@plt+0x22900>
   38db4:	ldr	r8, [sp, #132]	; 0x84
   38db8:	ldr	r1, [pc, #2128]	; 39610 <ftello64@plt+0x230d0>
   38dbc:	mov	r0, r8
   38dc0:	bl	156b8 <memcmp@plt>
   38dc4:	cmp	r0, #0
   38dc8:	bne	38e40 <ftello64@plt+0x22900>
   38dcc:	ldr	r3, [sp, #136]	; 0x88
   38dd0:	add	r8, r8, #11
   38dd4:	sub	r3, r3, #11
   38dd8:	mov	r2, r6
   38ddc:	mov	r1, r4
   38de0:	mov	r0, r5
   38de4:	str	r3, [sp, #136]	; 0x88
   38de8:	str	r8, [sp, #132]	; 0x84
   38dec:	bl	36dc8 <ftello64@plt+0x20888>
   38df0:	ldr	r3, [sp, #168]	; 0xa8
   38df4:	cmp	r3, #2
   38df8:	str	r3, [sp, #76]	; 0x4c
   38dfc:	bne	38e30 <ftello64@plt+0x228f0>
   38e00:	ldr	r3, [sp, #176]	; 0xb0
   38e04:	orrs	r3, r0, r3
   38e08:	bne	38e30 <ftello64@plt+0x228f0>
   38e0c:	mov	r2, r6
   38e10:	mov	r0, r5
   38e14:	bl	36dc8 <ftello64@plt+0x20888>
   38e18:	ldr	r3, [sp, #168]	; 0xa8
   38e1c:	orrs	r3, r0, r3
   38e20:	bne	38e30 <ftello64@plt+0x228f0>
   38e24:	ldr	r3, [sp, #176]	; 0xb0
   38e28:	cmp	r3, #16
   38e2c:	beq	38e50 <ftello64@plt+0x22910>
   38e30:	ldr	r7, [sp, #36]	; 0x24
   38e34:	ldr	r9, [sp, #40]	; 0x28
   38e38:	ldr	r4, [pc, #2004]	; 39614 <ftello64@plt+0x230d4>
   38e3c:	b	38d24 <ftello64@plt+0x227e4>
   38e40:	ldr	r7, [sp, #36]	; 0x24
   38e44:	ldr	r9, [sp, #40]	; 0x28
   38e48:	ldr	r4, [pc, #1992]	; 39618 <ftello64@plt+0x230d8>
   38e4c:	b	38d24 <ftello64@plt+0x227e4>
   38e50:	mov	r2, r6
   38e54:	mov	r0, r5
   38e58:	bl	36dc8 <ftello64@plt+0x20888>
   38e5c:	ldr	r3, [sp, #168]	; 0xa8
   38e60:	orrs	r3, r0, r3
   38e64:	bne	38e30 <ftello64@plt+0x228f0>
   38e68:	ldr	r3, [sp, #176]	; 0xb0
   38e6c:	cmp	r3, #16
   38e70:	str	r3, [sp, #84]	; 0x54
   38e74:	bne	38e30 <ftello64@plt+0x228f0>
   38e78:	mov	r2, r6
   38e7c:	mov	r0, r5
   38e80:	bl	36dc8 <ftello64@plt+0x20888>
   38e84:	ldr	r3, [sp, #168]	; 0xa8
   38e88:	orrs	r3, r0, r3
   38e8c:	bne	38e30 <ftello64@plt+0x228f0>
   38e90:	ldr	r3, [sp, #176]	; 0xb0
   38e94:	cmp	r3, #6
   38e98:	bne	38e30 <ftello64@plt+0x228f0>
   38e9c:	ldr	r2, [sp, #180]	; 0xb4
   38ea0:	cmp	r2, #10
   38ea4:	beq	38f14 <ftello64@plt+0x229d4>
   38ea8:	cmp	r2, #9
   38eac:	bne	38e30 <ftello64@plt+0x228f0>
   38eb0:	ldr	r8, [sp, #132]	; 0x84
   38eb4:	ldr	r1, [pc, #1888]	; 3961c <ftello64@plt+0x230dc>
   38eb8:	mov	r0, r8
   38ebc:	bl	156b8 <memcmp@plt>
   38ec0:	cmp	r0, #0
   38ec4:	bne	38e30 <ftello64@plt+0x228f0>
   38ec8:	ldr	r3, [sp, #136]	; 0x88
   38ecc:	add	r8, r8, #9
   38ed0:	sub	r3, r3, #9
   38ed4:	mov	r2, r6
   38ed8:	mov	r1, r4
   38edc:	mov	r0, r5
   38ee0:	str	r3, [sp, #136]	; 0x88
   38ee4:	str	r8, [sp, #132]	; 0x84
   38ee8:	bl	36dc8 <ftello64@plt+0x20888>
   38eec:	ldr	r3, [sp, #168]	; 0xa8
   38ef0:	orrs	r3, r0, r3
   38ef4:	bne	38f04 <ftello64@plt+0x229c4>
   38ef8:	ldr	r3, [sp, #176]	; 0xb0
   38efc:	cmp	r3, #16
   38f00:	beq	38f78 <ftello64@plt+0x22a38>
   38f04:	ldr	r7, [sp, #36]	; 0x24
   38f08:	ldr	r9, [sp, #40]	; 0x28
   38f0c:	ldr	r4, [pc, #1804]	; 39620 <ftello64@plt+0x230e0>
   38f10:	b	38d24 <ftello64@plt+0x227e4>
   38f14:	ldr	r8, [sp, #132]	; 0x84
   38f18:	ldr	r1, [pc, #1824]	; 39640 <ftello64@plt+0x23100>
   38f1c:	mov	r0, r8
   38f20:	bl	156b8 <memcmp@plt>
   38f24:	cmp	r0, #0
   38f28:	bne	38e30 <ftello64@plt+0x228f0>
   38f2c:	ldr	r3, [sp, #136]	; 0x88
   38f30:	add	r8, r8, #10
   38f34:	sub	r3, r3, #10
   38f38:	mov	r2, r6
   38f3c:	mov	r1, r4
   38f40:	mov	r0, r5
   38f44:	str	r3, [sp, #136]	; 0x88
   38f48:	str	r8, [sp, #132]	; 0x84
   38f4c:	bl	36dc8 <ftello64@plt+0x20888>
   38f50:	ldr	r3, [sp, #168]	; 0xa8
   38f54:	orrs	r3, r0, r3
   38f58:	bne	38f68 <ftello64@plt+0x22a28>
   38f5c:	ldr	r3, [sp, #176]	; 0xb0
   38f60:	cmp	r3, #16
   38f64:	beq	392fc <ftello64@plt+0x22dbc>
   38f68:	ldr	r7, [sp, #36]	; 0x24
   38f6c:	ldr	r9, [sp, #40]	; 0x28
   38f70:	ldr	r4, [pc, #1708]	; 39624 <ftello64@plt+0x230e4>
   38f74:	b	38d24 <ftello64@plt+0x227e4>
   38f78:	mov	r2, r6
   38f7c:	mov	r0, r5
   38f80:	bl	36dc8 <ftello64@plt+0x20888>
   38f84:	ldr	r3, [sp, #168]	; 0xa8
   38f88:	orrs	r3, r0, r3
   38f8c:	bne	38f04 <ftello64@plt+0x229c4>
   38f90:	ldr	r3, [sp, #176]	; 0xb0
   38f94:	cmp	r3, #16
   38f98:	bne	38f04 <ftello64@plt+0x229c4>
   38f9c:	mov	r2, r6
   38fa0:	mov	r0, r5
   38fa4:	bl	36dc8 <ftello64@plt+0x20888>
   38fa8:	ldr	r3, [sp, #168]	; 0xa8
   38fac:	orrs	r3, r0, r3
   38fb0:	bne	38f04 <ftello64@plt+0x229c4>
   38fb4:	ldr	r3, [sp, #176]	; 0xb0
   38fb8:	cmp	r3, #6
   38fbc:	bne	38f04 <ftello64@plt+0x229c4>
   38fc0:	ldr	r2, [sp, #180]	; 0xb4
   38fc4:	cmp	r2, #9
   38fc8:	bne	38f04 <ftello64@plt+0x229c4>
   38fcc:	ldr	r8, [sp, #132]	; 0x84
   38fd0:	ldr	r1, [pc, #1648]	; 39648 <ftello64@plt+0x23108>
   38fd4:	mov	r0, r8
   38fd8:	bl	156b8 <memcmp@plt>
   38fdc:	cmp	r0, #0
   38fe0:	bne	38f04 <ftello64@plt+0x229c4>
   38fe4:	ldr	r3, [sp, #136]	; 0x88
   38fe8:	add	r8, r8, #9
   38fec:	sub	r3, r3, #9
   38ff0:	mov	r2, r6
   38ff4:	mov	r1, r4
   38ff8:	mov	r0, r5
   38ffc:	str	r3, [sp, #136]	; 0x88
   39000:	str	r8, [sp, #132]	; 0x84
   39004:	bl	36dc8 <ftello64@plt+0x20888>
   39008:	ldr	r3, [sp, #168]	; 0xa8
   3900c:	orrs	r3, r0, r3
   39010:	bne	38f04 <ftello64@plt+0x229c4>
   39014:	ldr	r3, [sp, #176]	; 0xb0
   39018:	cmp	r3, #16
   3901c:	bne	38f04 <ftello64@plt+0x229c4>
   39020:	mov	r2, r6
   39024:	mov	r0, r5
   39028:	bl	36dc8 <ftello64@plt+0x20888>
   3902c:	ldr	r3, [sp, #168]	; 0xa8
   39030:	orrs	r3, r0, r3
   39034:	bne	38f04 <ftello64@plt+0x229c4>
   39038:	ldr	r3, [sp, #176]	; 0xb0
   3903c:	cmp	r3, #4
   39040:	bne	38f04 <ftello64@plt+0x229c4>
   39044:	ldr	r9, [sp, #180]	; 0xb4
   39048:	sub	r3, r9, #8
   3904c:	cmp	r3, #11
   39050:	bhi	38f04 <ftello64@plt+0x229c4>
   39054:	ldr	r8, [sp, #132]	; 0x84
   39058:	add	fp, sp, #208	; 0xd0
   3905c:	mov	r1, r8
   39060:	mov	r3, #20
   39064:	mov	r2, r9
   39068:	mov	r0, fp
   3906c:	bl	158c8 <__memcpy_chk@plt>
   39070:	ldr	r3, [sp, #136]	; 0x88
   39074:	add	r8, r8, r9
   39078:	sub	r3, r3, r9
   3907c:	mov	r2, r6
   39080:	mov	r1, r4
   39084:	mov	r0, r5
   39088:	str	r3, [sp, #136]	; 0x88
   3908c:	str	r8, [sp, #132]	; 0x84
   39090:	bl	36dc8 <ftello64@plt+0x20888>
   39094:	ldr	r3, [sp, #168]	; 0xa8
   39098:	orrs	r0, r0, r3
   3909c:	bne	38f04 <ftello64@plt+0x229c4>
   390a0:	ldr	r3, [sp, #176]	; 0xb0
   390a4:	cmp	r3, #2
   390a8:	bne	38f04 <ftello64@plt+0x229c4>
   390ac:	ldr	r3, [sp, #180]	; 0xb4
   390b0:	cmp	r3, #0
   390b4:	beq	38f04 <ftello64@plt+0x229c4>
   390b8:	ldr	r2, [sp, #132]	; 0x84
   390bc:	ldr	r1, [sp, #136]	; 0x88
   390c0:	mov	r8, r0
   390c4:	mov	r0, r2
   390c8:	add	r2, r2, #1
   390cc:	str	r2, [sp, #132]	; 0x84
   390d0:	ldrb	r0, [r0]
   390d4:	sub	r3, r3, #1
   390d8:	sub	r1, r1, #1
   390dc:	cmp	r3, #0
   390e0:	orr	r8, r0, r8, lsl #8
   390e4:	str	r1, [sp, #136]	; 0x88
   390e8:	str	r3, [sp, #180]	; 0xb4
   390ec:	bne	390c4 <ftello64@plt+0x22b84>
   390f0:	mov	r2, r6
   390f4:	mov	r1, r4
   390f8:	mov	r0, r5
   390fc:	bl	36dc8 <ftello64@plt+0x20888>
   39100:	ldr	r3, [sp, #168]	; 0xa8
   39104:	orrs	r3, r0, r3
   39108:	bne	38f04 <ftello64@plt+0x229c4>
   3910c:	ldr	r3, [sp, #176]	; 0xb0
   39110:	cmp	r3, #16
   39114:	bne	38f04 <ftello64@plt+0x229c4>
   39118:	mov	r2, r6
   3911c:	mov	r0, r5
   39120:	bl	36dc8 <ftello64@plt+0x20888>
   39124:	ldr	r3, [sp, #168]	; 0xa8
   39128:	orrs	r3, r0, r3
   3912c:	bne	38f04 <ftello64@plt+0x229c4>
   39130:	ldr	r3, [sp, #176]	; 0xb0
   39134:	cmp	r3, #6
   39138:	bne	38f04 <ftello64@plt+0x229c4>
   3913c:	ldr	r2, [sp, #180]	; 0xb4
   39140:	cmp	r2, #9
   39144:	bne	38f04 <ftello64@plt+0x229c4>
   39148:	ldr	r3, [sp, #132]	; 0x84
   3914c:	ldr	r1, [pc, #1272]	; 3964c <ftello64@plt+0x2310c>
   39150:	mov	r0, r3
   39154:	str	r3, [sp, #88]	; 0x58
   39158:	bl	156b8 <memcmp@plt>
   3915c:	cmp	r0, #0
   39160:	bne	38f04 <ftello64@plt+0x229c4>
   39164:	ldr	ip, [sp, #136]	; 0x88
   39168:	ldr	r3, [sp, #88]	; 0x58
   3916c:	sub	ip, ip, #9
   39170:	add	r3, r3, #9
   39174:	mov	r2, r6
   39178:	mov	r1, r4
   3917c:	mov	r0, r5
   39180:	str	r3, [sp, #132]	; 0x84
   39184:	str	ip, [sp, #136]	; 0x88
   39188:	bl	36dc8 <ftello64@plt+0x20888>
   3918c:	ldr	r3, [sp, #168]	; 0xa8
   39190:	orrs	r3, r0, r3
   39194:	bne	38f04 <ftello64@plt+0x229c4>
   39198:	ldr	r3, [sp, #176]	; 0xb0
   3919c:	cmp	r3, #4
   391a0:	bne	38f04 <ftello64@plt+0x229c4>
   391a4:	ldr	r3, [sp, #180]	; 0xb4
   391a8:	cmp	r3, #16
   391ac:	bne	38f04 <ftello64@plt+0x229c4>
   391b0:	ldr	r3, [sp, #132]	; 0x84
   391b4:	ldr	lr, [sp, #136]	; 0x88
   391b8:	add	ip, r3, #16
   391bc:	ldr	r0, [r3]
   391c0:	ldr	r1, [r3, #4]
   391c4:	ldr	r2, [r3, #8]
   391c8:	ldr	r3, [r3, #12]
   391cc:	str	ip, [sp, #132]	; 0x84
   391d0:	add	ip, sp, #192	; 0xc0
   391d4:	sub	lr, lr, #16
   391d8:	stmia	ip!, {r0, r1, r2, r3}
   391dc:	mov	r3, #1
   391e0:	str	lr, [sp, #136]	; 0x88
   391e4:	mov	r2, r6
   391e8:	mov	r1, r4
   391ec:	mov	r0, r5
   391f0:	str	r3, [sp, #88]	; 0x58
   391f4:	bl	36dc8 <ftello64@plt+0x20888>
   391f8:	ldr	r2, [sp, #168]	; 0xa8
   391fc:	orrs	r3, r0, r2
   39200:	bne	3a164 <ftello64@plt+0x23c24>
   39204:	ldr	r2, [sp, #176]	; 0xb0
   39208:	cmp	r2, #4
   3920c:	bne	3a164 <ftello64@plt+0x23c24>
   39210:	ldr	r1, [sp, #180]	; 0xb4
   39214:	cmp	r1, #0
   39218:	beq	3a164 <ftello64@plt+0x23c24>
   3921c:	ldr	r3, [sp, #88]	; 0x58
   39220:	cmp	r3, #0
   39224:	beq	3a114 <ftello64@plt+0x23bd4>
   39228:	ldr	r2, [pc, #1120]	; 39690 <ftello64@plt+0x23150>
   3922c:	ldr	r0, [pc, #1120]	; 39694 <ftello64@plt+0x23154>
   39230:	bl	4873c <ftello64@plt+0x321fc>
   39234:	ldr	r0, [sp, #180]	; 0xb4
   39238:	bl	15a78 <gcry_malloc_secure@plt>
   3923c:	subs	r1, r0, #0
   39240:	beq	3a0fc <ftello64@plt+0x23bbc>
   39244:	ldr	r3, [sp, #140]	; 0x8c
   39248:	ldr	r0, [sp, #132]	; 0x84
   3924c:	ldr	r2, [sp, #180]	; 0xb4
   39250:	ldr	ip, [sp, #60]	; 0x3c
   39254:	add	r3, r2, r3
   39258:	sub	ip, r0, ip
   3925c:	add	r3, r3, ip
   39260:	str	r3, [sp, #140]	; 0x8c
   39264:	mov	r3, #7
   39268:	str	r1, [sp, #56]	; 0x38
   3926c:	str	r3, [sp, #76]	; 0x4c
   39270:	ldr	r3, [sp, #76]	; 0x4c
   39274:	ldr	ip, [pc, #940]	; 39628 <ftello64@plt+0x230e8>
   39278:	str	r3, [sp, #20]
   3927c:	ldr	r3, [sp, #100]	; 0x64
   39280:	str	r8, [sp, #4]
   39284:	str	r3, [sp, #16]
   39288:	ldr	r8, [sp, #56]	; 0x38
   3928c:	ldr	r3, [sp, #84]	; 0x54
   39290:	add	r1, sp, #192	; 0xc0
   39294:	str	r3, [sp, #12]
   39298:	str	ip, [sp, #24]
   3929c:	mov	r3, fp
   392a0:	str	r1, [sp, #8]
   392a4:	str	r9, [sp]
   392a8:	mov	r1, r8
   392ac:	bl	383f8 <ftello64@plt+0x21eb8>
   392b0:	ldr	r3, [sp, #180]	; 0xb4
   392b4:	mov	r2, r6
   392b8:	mov	r1, r4
   392bc:	mov	r0, r5
   392c0:	str	r8, [sp, #132]	; 0x84
   392c4:	str	r3, [sp, #136]	; 0x88
   392c8:	bl	36dc8 <ftello64@plt+0x20888>
   392cc:	ldr	r3, [sp, #168]	; 0xa8
   392d0:	orrs	r3, r0, r3
   392d4:	mov	r8, r3
   392d8:	bne	3a0e4 <ftello64@plt+0x23ba4>
   392dc:	ldr	r3, [sp, #176]	; 0xb0
   392e0:	cmp	r3, #16
   392e4:	beq	39e64 <ftello64@plt+0x23924>
   392e8:	ldr	r7, [sp, #36]	; 0x24
   392ec:	ldr	r9, [sp, #40]	; 0x28
   392f0:	str	r8, [sp, #48]	; 0x30
   392f4:	ldr	r4, [pc, #900]	; 39680 <ftello64@plt+0x23140>
   392f8:	b	38d24 <ftello64@plt+0x227e4>
   392fc:	mov	r2, r6
   39300:	mov	r0, r5
   39304:	bl	36dc8 <ftello64@plt+0x20888>
   39308:	ldr	r3, [sp, #168]	; 0xa8
   3930c:	orrs	r3, r0, r3
   39310:	bne	38f68 <ftello64@plt+0x22a28>
   39314:	ldr	r3, [sp, #176]	; 0xb0
   39318:	cmp	r3, #4
   3931c:	bne	38f68 <ftello64@plt+0x22a28>
   39320:	ldr	r9, [sp, #180]	; 0xb4
   39324:	sub	r3, r9, #8
   39328:	cmp	r3, #12
   3932c:	bhi	38f68 <ftello64@plt+0x22a28>
   39330:	ldr	r8, [sp, #132]	; 0x84
   39334:	add	fp, sp, #208	; 0xd0
   39338:	mov	r1, r8
   3933c:	mov	r3, #20
   39340:	mov	r2, r9
   39344:	mov	r0, fp
   39348:	bl	158c8 <__memcpy_chk@plt>
   3934c:	ldr	r3, [sp, #136]	; 0x88
   39350:	add	r8, r8, r9
   39354:	sub	r3, r3, r9
   39358:	mov	r2, r6
   3935c:	mov	r1, r4
   39360:	mov	r0, r5
   39364:	str	r3, [sp, #136]	; 0x88
   39368:	str	r8, [sp, #132]	; 0x84
   3936c:	bl	36dc8 <ftello64@plt+0x20888>
   39370:	ldr	r3, [sp, #168]	; 0xa8
   39374:	orrs	r3, r0, r3
   39378:	bne	38f68 <ftello64@plt+0x22a28>
   3937c:	ldr	r2, [sp, #176]	; 0xb0
   39380:	cmp	r2, #2
   39384:	bne	38f68 <ftello64@plt+0x22a28>
   39388:	ldr	r0, [sp, #180]	; 0xb4
   3938c:	cmp	r0, #0
   39390:	beq	38f68 <ftello64@plt+0x22a28>
   39394:	ldr	r2, [sp, #132]	; 0x84
   39398:	ldr	r1, [sp, #136]	; 0x88
   3939c:	mov	r8, r3
   393a0:	mov	ip, r2
   393a4:	add	r2, r2, #1
   393a8:	str	r2, [sp, #132]	; 0x84
   393ac:	ldrb	ip, [ip]
   393b0:	sub	r0, r0, #1
   393b4:	sub	r1, r1, #1
   393b8:	cmp	r0, #0
   393bc:	orr	r8, ip, r8, lsl #8
   393c0:	str	r1, [sp, #136]	; 0x88
   393c4:	str	r0, [sp, #180]	; 0xb4
   393c8:	bne	393a0 <ftello64@plt+0x22e60>
   393cc:	b	391e4 <ftello64@plt+0x22ca4>
   393d0:	ldr	r7, [sp, #36]	; 0x24
   393d4:	ldr	r9, [sp, #40]	; 0x28
   393d8:	str	r8, [sp, #52]	; 0x34
   393dc:	ldr	r4, [pc, #644]	; 39668 <ftello64@plt+0x23128>
   393e0:	b	38d24 <ftello64@plt+0x227e4>
   393e4:	ldr	r7, [sp, #36]	; 0x24
   393e8:	mov	r0, r7
   393ec:	bl	156a0 <gcry_free@plt>
   393f0:	ldr	r0, [sp, #124]	; 0x7c
   393f4:	b	38954 <ftello64@plt+0x22414>
   393f8:	mov	r2, r6
   393fc:	mov	r0, r5
   39400:	bl	36dc8 <ftello64@plt+0x20888>
   39404:	cmp	r0, #0
   39408:	bne	39468 <ftello64@plt+0x22f28>
   3940c:	ldr	r3, [sp, #176]	; 0xb0
   39410:	cmp	r3, #2
   39414:	bne	39468 <ftello64@plt+0x22f28>
   39418:	ldr	r3, [sp, #180]	; 0xb4
   3941c:	cmp	r3, #1
   39420:	bne	39468 <ftello64@plt+0x22f28>
   39424:	ldr	r3, [sp, #132]	; 0x84
   39428:	ldrb	r2, [r3]
   3942c:	cmp	r2, #0
   39430:	bne	39468 <ftello64@plt+0x22f28>
   39434:	ldr	ip, [sp, #136]	; 0x88
   39438:	add	r3, r3, #1
   3943c:	sub	ip, ip, #1
   39440:	mov	r2, r6
   39444:	mov	r0, r5
   39448:	str	r3, [sp, #132]	; 0x84
   3944c:	str	ip, [sp, #136]	; 0x88
   39450:	bl	36dc8 <ftello64@plt+0x20888>
   39454:	cmp	r0, #0
   39458:	bne	39468 <ftello64@plt+0x22f28>
   3945c:	ldr	r3, [sp, #176]	; 0xb0
   39460:	cmp	r3, #16
   39464:	beq	39480 <ftello64@plt+0x22f40>
   39468:	ldr	r3, [pc, #444]	; 3962c <ftello64@plt+0x230ec>
   3946c:	ldr	r7, [sp, #36]	; 0x24
   39470:	ldr	r9, [sp, #40]	; 0x28
   39474:	ldr	r6, [sp, #44]	; 0x2c
   39478:	str	r3, [sp, #48]	; 0x30
   3947c:	b	38b10 <ftello64@plt+0x225d0>
   39480:	mov	r2, r6
   39484:	mov	r0, r5
   39488:	bl	36dc8 <ftello64@plt+0x20888>
   3948c:	cmp	r0, #0
   39490:	bne	39518 <ftello64@plt+0x22fd8>
   39494:	ldr	r3, [sp, #176]	; 0xb0
   39498:	cmp	r3, #6
   3949c:	bne	39518 <ftello64@plt+0x22fd8>
   394a0:	ldr	r2, [sp, #180]	; 0xb4
   394a4:	cmp	r2, #9
   394a8:	bne	39518 <ftello64@plt+0x22fd8>
   394ac:	ldr	r8, [sp, #132]	; 0x84
   394b0:	ldr	r1, [pc, #292]	; 395dc <ftello64@plt+0x2309c>
   394b4:	mov	r0, r8
   394b8:	bl	156b8 <memcmp@plt>
   394bc:	cmp	r0, #0
   394c0:	bne	39518 <ftello64@plt+0x22fd8>
   394c4:	ldr	r3, [sp, #136]	; 0x88
   394c8:	add	r8, r8, #9
   394cc:	sub	r3, r3, #9
   394d0:	mov	r2, r6
   394d4:	mov	r1, r4
   394d8:	mov	r0, r5
   394dc:	str	r3, [sp, #136]	; 0x88
   394e0:	str	r8, [sp, #132]	; 0x84
   394e4:	bl	36dc8 <ftello64@plt+0x20888>
   394e8:	ldr	r3, [sp, #168]	; 0xa8
   394ec:	orrs	r3, r0, r3
   394f0:	bne	39500 <ftello64@plt+0x22fc0>
   394f4:	ldr	r3, [sp, #176]	; 0xb0
   394f8:	cmp	r3, #16
   394fc:	beq	39530 <ftello64@plt+0x22ff0>
   39500:	ldr	r3, [pc, #296]	; 39630 <ftello64@plt+0x230f0>
   39504:	ldr	r7, [sp, #36]	; 0x24
   39508:	ldr	r9, [sp, #40]	; 0x28
   3950c:	ldr	r6, [sp, #44]	; 0x2c
   39510:	str	r3, [sp, #48]	; 0x30
   39514:	b	38b10 <ftello64@plt+0x225d0>
   39518:	ldr	r3, [pc, #276]	; 39634 <ftello64@plt+0x230f4>
   3951c:	ldr	r7, [sp, #36]	; 0x24
   39520:	ldr	r9, [sp, #40]	; 0x28
   39524:	ldr	r6, [sp, #44]	; 0x2c
   39528:	str	r3, [sp, #48]	; 0x30
   3952c:	b	38b10 <ftello64@plt+0x225d0>
   39530:	mov	r2, r6
   39534:	mov	r0, r5
   39538:	bl	36dc8 <ftello64@plt+0x20888>
   3953c:	ldr	r3, [sp, #168]	; 0xa8
   39540:	orrs	r3, r0, r3
   39544:	bne	39500 <ftello64@plt+0x22fc0>
   39548:	ldr	r3, [sp, #176]	; 0xb0
   3954c:	cmp	r3, #6
   39550:	bne	39500 <ftello64@plt+0x22fc0>
   39554:	ldr	r2, [sp, #180]	; 0xb4
   39558:	cmp	r2, #10
   3955c:	beq	396b8 <ftello64@plt+0x23178>
   39560:	cmp	r2, #9
   39564:	bne	39500 <ftello64@plt+0x22fc0>
   39568:	ldr	r8, [sp, #132]	; 0x84
   3956c:	mov	r2, #9
   39570:	mov	r0, r8
   39574:	ldr	r1, [pc, #160]	; 3961c <ftello64@plt+0x230dc>
   39578:	bl	156b8 <memcmp@plt>
   3957c:	cmp	r0, #0
   39580:	bne	39500 <ftello64@plt+0x22fc0>
   39584:	ldr	r3, [sp, #136]	; 0x88
   39588:	add	r8, r8, #9
   3958c:	sub	r3, r3, #9
   39590:	mov	r2, r6
   39594:	mov	r1, r4
   39598:	mov	r0, r5
   3959c:	str	r3, [sp, #136]	; 0x88
   395a0:	str	r8, [sp, #132]	; 0x84
   395a4:	bl	36dc8 <ftello64@plt+0x20888>
   395a8:	ldr	r3, [sp, #168]	; 0xa8
   395ac:	orrs	r3, r0, r3
   395b0:	bne	395c0 <ftello64@plt+0x23080>
   395b4:	ldr	r3, [sp, #176]	; 0xb0
   395b8:	cmp	r3, #16
   395bc:	beq	39790 <ftello64@plt+0x23250>
   395c0:	ldr	r3, [pc, #88]	; 39620 <ftello64@plt+0x230e0>
   395c4:	ldr	r7, [sp, #36]	; 0x24
   395c8:	ldr	r9, [sp, #40]	; 0x28
   395cc:	ldr	r6, [sp, #44]	; 0x2c
   395d0:	str	r3, [sp, #48]	; 0x30
   395d4:	b	38b10 <ftello64@plt+0x225d0>
   395d8:	andeq	pc, r7, r8, lsl #15
   395dc:	andeq	r9, r6, ip, ror #25
   395e0:	andeq	sl, r6, r0, asr #10
   395e4:	andeq	sl, r6, ip, asr r5
   395e8:			; <UNDEFINED> instruction: 0x0006a3b8
   395ec:	muleq	r6, r8, r3
   395f0:	andeq	sl, r6, ip, lsl #7
   395f4:	ldrdeq	r9, [r6], -r4
   395f8:	andeq	sl, r6, r8, lsr #9
   395fc:	strdeq	sl, [r6], -r0
   39600:			; <UNDEFINED> instruction: 0x0006a3b0
   39604:	andeq	sl, r6, r4, lsr #7
   39608:			; <UNDEFINED> instruction: 0x0006a2b0
   3960c:	andeq	sl, r6, r0, lsr #10
   39610:	strdeq	r9, [r6], -r8
   39614:	andeq	sl, r6, r4, lsl r3
   39618:	muleq	r6, r8, r2
   3961c:	strdeq	r9, [r6], -r8
   39620:	andeq	sl, r6, ip, ror #5
   39624:	ldrdeq	sl, [r6], -r8
   39628:			; <UNDEFINED> instruction: 0x00036fb4
   3962c:	andeq	sl, r6, r0, ror r3
   39630:	andeq	sl, r6, r0, asr #6
   39634:	andeq	sl, r6, r8, lsr #6
   39638:	andeq	r9, r6, r0, ror #27
   3963c:	andeq	sl, r6, ip, asr r3
   39640:	andeq	r9, r6, ip, ror #27
   39644:	ldrdeq	sl, [r6], -r0
   39648:	andeq	r9, r6, r4, lsl #28
   3964c:	andeq	r9, r6, r0, lsl lr
   39650:	andeq	sl, r6, r8, lsl #3
   39654:	andeq	r6, r3, r4, lsr pc
   39658:	andeq	sl, r6, ip, lsr r2
   3965c:	andeq	sl, r6, r0, lsl #4
   39660:	ldrdeq	sl, [r6], -ip
   39664:	andeq	sl, r6, r4, ror #4
   39668:	andeq	sl, r6, r4, ror #5
   3966c:	andeq	sl, r6, r0, lsl #6
   39670:	andeq	pc, r5, r8, lsr #29
   39674:	andeq	sl, r6, r0, asr #5
   39678:	andeq	sl, r6, ip, asr #4
   3967c:	andeq	sl, r6, r8, ror r2
   39680:	andeq	sl, r6, r8, lsl #5
   39684:			; <UNDEFINED> instruction: 0x0006a3bc
   39688:	muleq	r6, r8, r5
   3968c:	andeq	r0, r0, r3, lsr r1
   39690:	andeq	pc, r5, r4, asr #29
   39694:	andeq	sl, r6, r8, ror r5
   39698:	andeq	sl, r6, ip, ror #2
   3969c:	andeq	r9, r6, ip, lsl lr
   396a0:	andeq	sl, r6, r4, lsr r4
   396a4:	andeq	r9, r6, ip, asr #25
   396a8:	andeq	sl, r6, r0, ror r4
   396ac:	andeq	sl, r6, ip, lsl r2
   396b0:	andeq	sl, r6, r0, asr r4
   396b4:	andeq	sl, r6, r4, lsr #3
   396b8:	ldr	r9, [sp, #132]	; 0x84
   396bc:	ldr	r1, [pc, #-140]	; 39638 <ftello64@plt+0x230f8>
   396c0:	mov	r0, r9
   396c4:	bl	156b8 <memcmp@plt>
   396c8:	subs	r3, r0, #0
   396cc:	str	r3, [sp, #52]	; 0x34
   396d0:	bne	39728 <ftello64@plt+0x231e8>
   396d4:	ldr	r3, [sp, #136]	; 0x88
   396d8:	add	r9, r9, #10
   396dc:	sub	r3, r3, #10
   396e0:	str	r9, [sp, #132]	; 0x84
   396e4:	str	r3, [sp, #136]	; 0x88
   396e8:	mov	r2, r6
   396ec:	mov	r1, r4
   396f0:	mov	r0, r5
   396f4:	bl	36dc8 <ftello64@plt+0x20888>
   396f8:	ldr	r3, [sp, #168]	; 0xa8
   396fc:	orrs	r3, r0, r3
   39700:	bne	39710 <ftello64@plt+0x231d0>
   39704:	ldr	r3, [sp, #176]	; 0xb0
   39708:	cmp	r3, #16
   3970c:	beq	39a4c <ftello64@plt+0x2350c>
   39710:	ldr	r3, [pc, #-220]	; 3963c <ftello64@plt+0x230fc>
   39714:	ldr	r7, [sp, #36]	; 0x24
   39718:	ldr	r9, [sp, #40]	; 0x28
   3971c:	ldr	r6, [sp, #44]	; 0x2c
   39720:	str	r3, [sp, #48]	; 0x30
   39724:	b	38b10 <ftello64@plt+0x225d0>
   39728:	mov	r2, #10
   3972c:	ldr	r1, [pc, #-244]	; 39640 <ftello64@plt+0x23100>
   39730:	mov	r0, r9
   39734:	bl	156b8 <memcmp@plt>
   39738:	cmp	r0, #0
   3973c:	bne	39500 <ftello64@plt+0x22fc0>
   39740:	ldr	r3, [sp, #136]	; 0x88
   39744:	add	r9, r9, #10
   39748:	sub	r3, r3, #10
   3974c:	str	r3, [sp, #136]	; 0x88
   39750:	mov	r3, #1
   39754:	str	r9, [sp, #132]	; 0x84
   39758:	str	r3, [sp, #52]	; 0x34
   3975c:	b	396e8 <ftello64@plt+0x231a8>
   39760:	ldr	r1, [sp, #56]	; 0x38
   39764:	str	r3, [sp, #136]	; 0x88
   39768:	add	r3, sp, #124	; 0x7c
   3976c:	str	r1, [sp, #132]	; 0x84
   39770:	str	r2, [sp, #140]	; 0x8c
   39774:	str	r3, [sp, #92]	; 0x5c
   39778:	b	38aa4 <ftello64@plt+0x22564>
   3977c:	ldr	r0, [pc, #-320]	; 39644 <ftello64@plt+0x23104>
   39780:	bl	487a0 <ftello64@plt+0x32260>
   39784:	mov	r3, #1
   39788:	str	r3, [r6]
   3978c:	b	38b6c <ftello64@plt+0x2262c>
   39790:	mov	r2, r6
   39794:	mov	r0, r5
   39798:	bl	36dc8 <ftello64@plt+0x20888>
   3979c:	ldr	r3, [sp, #168]	; 0xa8
   397a0:	orrs	r3, r0, r3
   397a4:	bne	395c0 <ftello64@plt+0x23080>
   397a8:	ldr	r3, [sp, #176]	; 0xb0
   397ac:	cmp	r3, #16
   397b0:	bne	395c0 <ftello64@plt+0x23080>
   397b4:	mov	r2, r6
   397b8:	mov	r0, r5
   397bc:	bl	36dc8 <ftello64@plt+0x20888>
   397c0:	ldr	r3, [sp, #168]	; 0xa8
   397c4:	orrs	r3, r0, r3
   397c8:	bne	395c0 <ftello64@plt+0x23080>
   397cc:	ldr	r3, [sp, #176]	; 0xb0
   397d0:	cmp	r3, #6
   397d4:	bne	395c0 <ftello64@plt+0x23080>
   397d8:	ldr	r2, [sp, #180]	; 0xb4
   397dc:	cmp	r2, #9
   397e0:	bne	395c0 <ftello64@plt+0x23080>
   397e4:	ldr	r8, [sp, #132]	; 0x84
   397e8:	ldr	r1, [pc, #-424]	; 39648 <ftello64@plt+0x23108>
   397ec:	mov	r0, r8
   397f0:	bl	156b8 <memcmp@plt>
   397f4:	cmp	r0, #0
   397f8:	bne	395c0 <ftello64@plt+0x23080>
   397fc:	ldr	r3, [sp, #136]	; 0x88
   39800:	add	r8, r8, #9
   39804:	sub	r3, r3, #9
   39808:	mov	r2, r6
   3980c:	mov	r1, r4
   39810:	mov	r0, r5
   39814:	str	r3, [sp, #136]	; 0x88
   39818:	str	r8, [sp, #132]	; 0x84
   3981c:	bl	36dc8 <ftello64@plt+0x20888>
   39820:	ldr	r3, [sp, #168]	; 0xa8
   39824:	orrs	r3, r0, r3
   39828:	bne	395c0 <ftello64@plt+0x23080>
   3982c:	ldr	r3, [sp, #176]	; 0xb0
   39830:	cmp	r3, #16
   39834:	bne	395c0 <ftello64@plt+0x23080>
   39838:	mov	r2, r6
   3983c:	mov	r0, r5
   39840:	bl	36dc8 <ftello64@plt+0x20888>
   39844:	ldr	r3, [sp, #168]	; 0xa8
   39848:	orrs	r3, r0, r3
   3984c:	bne	395c0 <ftello64@plt+0x23080>
   39850:	ldr	r3, [sp, #176]	; 0xb0
   39854:	cmp	r3, #4
   39858:	bne	395c0 <ftello64@plt+0x23080>
   3985c:	ldr	r8, [sp, #180]	; 0xb4
   39860:	sub	r3, r8, #8
   39864:	cmp	r3, #11
   39868:	bhi	395c0 <ftello64@plt+0x23080>
   3986c:	ldr	r9, [sp, #132]	; 0x84
   39870:	add	fp, sp, #208	; 0xd0
   39874:	mov	r1, r9
   39878:	mov	r3, #20
   3987c:	mov	r2, r8
   39880:	mov	r0, fp
   39884:	bl	158c8 <__memcpy_chk@plt>
   39888:	ldr	r3, [sp, #136]	; 0x88
   3988c:	add	r9, r9, r8
   39890:	sub	r3, r3, r8
   39894:	mov	r2, r6
   39898:	mov	r1, r4
   3989c:	mov	r0, r5
   398a0:	str	r3, [sp, #136]	; 0x88
   398a4:	str	r9, [sp, #132]	; 0x84
   398a8:	bl	36dc8 <ftello64@plt+0x20888>
   398ac:	ldr	r3, [sp, #168]	; 0xa8
   398b0:	orrs	r3, r0, r3
   398b4:	bne	395c0 <ftello64@plt+0x23080>
   398b8:	ldr	r3, [sp, #176]	; 0xb0
   398bc:	cmp	r3, #2
   398c0:	bne	395c0 <ftello64@plt+0x23080>
   398c4:	ldr	r2, [sp, #180]	; 0xb4
   398c8:	cmp	r2, #0
   398cc:	beq	395c0 <ftello64@plt+0x23080>
   398d0:	ldr	r9, [sp, #132]	; 0x84
   398d4:	ldr	r3, [sp, #136]	; 0x88
   398d8:	ldr	r1, [sp, #72]	; 0x48
   398dc:	mov	r0, r9
   398e0:	add	r9, r9, #1
   398e4:	str	r9, [sp, #132]	; 0x84
   398e8:	ldrb	r0, [r0]
   398ec:	sub	r2, r2, #1
   398f0:	sub	r3, r3, #1
   398f4:	cmp	r2, #0
   398f8:	orr	r1, r0, r1, lsl #8
   398fc:	str	r3, [sp, #136]	; 0x88
   39900:	str	r2, [sp, #180]	; 0xb4
   39904:	bne	398dc <ftello64@plt+0x2339c>
   39908:	str	r1, [sp, #72]	; 0x48
   3990c:	mov	r2, r6
   39910:	mov	r1, r4
   39914:	mov	r0, r5
   39918:	bl	36dc8 <ftello64@plt+0x20888>
   3991c:	ldr	r3, [sp, #168]	; 0xa8
   39920:	orrs	r3, r0, r3
   39924:	bne	395c0 <ftello64@plt+0x23080>
   39928:	ldr	r3, [sp, #176]	; 0xb0
   3992c:	cmp	r3, #16
   39930:	bne	395c0 <ftello64@plt+0x23080>
   39934:	mov	r2, r6
   39938:	mov	r0, r5
   3993c:	bl	36dc8 <ftello64@plt+0x20888>
   39940:	ldr	r3, [sp, #168]	; 0xa8
   39944:	orrs	r3, r0, r3
   39948:	bne	395c0 <ftello64@plt+0x23080>
   3994c:	ldr	r3, [sp, #176]	; 0xb0
   39950:	cmp	r3, #6
   39954:	bne	395c0 <ftello64@plt+0x23080>
   39958:	ldr	r2, [sp, #180]	; 0xb4
   3995c:	cmp	r2, #9
   39960:	bne	395c0 <ftello64@plt+0x23080>
   39964:	ldr	r9, [sp, #132]	; 0x84
   39968:	ldr	r1, [pc, #-804]	; 3964c <ftello64@plt+0x2310c>
   3996c:	mov	r0, r9
   39970:	bl	156b8 <memcmp@plt>
   39974:	cmp	r0, #0
   39978:	bne	395c0 <ftello64@plt+0x23080>
   3997c:	ldr	r3, [sp, #136]	; 0x88
   39980:	add	r9, r9, #9
   39984:	sub	r3, r3, #9
   39988:	mov	r2, r6
   3998c:	mov	r1, r4
   39990:	mov	r0, r5
   39994:	str	r3, [sp, #136]	; 0x88
   39998:	str	r9, [sp, #132]	; 0x84
   3999c:	bl	36dc8 <ftello64@plt+0x20888>
   399a0:	ldr	r3, [sp, #168]	; 0xa8
   399a4:	orrs	r3, r0, r3
   399a8:	str	r3, [sp, #52]	; 0x34
   399ac:	bne	395c0 <ftello64@plt+0x23080>
   399b0:	ldr	r3, [sp, #176]	; 0xb0
   399b4:	cmp	r3, #4
   399b8:	bne	395c0 <ftello64@plt+0x23080>
   399bc:	ldr	r3, [sp, #180]	; 0xb4
   399c0:	cmp	r3, #16
   399c4:	bne	395c0 <ftello64@plt+0x23080>
   399c8:	ldr	r3, [sp, #132]	; 0x84
   399cc:	ldr	lr, [sp, #136]	; 0x88
   399d0:	add	ip, r3, #16
   399d4:	ldr	r0, [r3]
   399d8:	ldr	r1, [r3, #4]
   399dc:	ldr	r2, [r3, #8]
   399e0:	ldr	r3, [r3, #12]
   399e4:	str	ip, [sp, #132]	; 0x84
   399e8:	add	ip, sp, #192	; 0xc0
   399ec:	sub	lr, lr, #16
   399f0:	stmia	ip!, {r0, r1, r2, r3}
   399f4:	mov	r3, #1
   399f8:	str	lr, [sp, #136]	; 0x88
   399fc:	str	r3, [sp, #88]	; 0x58
   39a00:	mov	r2, r6
   39a04:	mov	r1, r4
   39a08:	mov	r0, r5
   39a0c:	bl	36dc8 <ftello64@plt+0x20888>
   39a10:	cmp	r0, #0
   39a14:	bne	39a34 <ftello64@plt+0x234f4>
   39a18:	ldr	r0, [sp, #132]	; 0x84
   39a1c:	ldr	r3, [sp, #168]	; 0xa8
   39a20:	ldr	r2, [sp, #56]	; 0x38
   39a24:	cmp	r3, #2
   39a28:	sub	r2, r0, r2
   39a2c:	str	r2, [sp, #140]	; 0x8c
   39a30:	beq	39b28 <ftello64@plt+0x235e8>
   39a34:	ldr	r3, [pc, #-1004]	; 39650 <ftello64@plt+0x23110>
   39a38:	ldr	r7, [sp, #36]	; 0x24
   39a3c:	ldr	r9, [sp, #40]	; 0x28
   39a40:	ldr	r6, [sp, #44]	; 0x2c
   39a44:	str	r3, [sp, #48]	; 0x30
   39a48:	b	38b10 <ftello64@plt+0x225d0>
   39a4c:	mov	r2, r6
   39a50:	mov	r0, r5
   39a54:	bl	36dc8 <ftello64@plt+0x20888>
   39a58:	ldr	r3, [sp, #168]	; 0xa8
   39a5c:	orrs	r3, r0, r3
   39a60:	bne	39710 <ftello64@plt+0x231d0>
   39a64:	ldr	r3, [sp, #176]	; 0xb0
   39a68:	cmp	r3, #4
   39a6c:	bne	39710 <ftello64@plt+0x231d0>
   39a70:	ldr	r8, [sp, #180]	; 0xb4
   39a74:	sub	r3, r8, #8
   39a78:	cmp	r3, #12
   39a7c:	bhi	39710 <ftello64@plt+0x231d0>
   39a80:	ldr	r9, [sp, #132]	; 0x84
   39a84:	add	fp, sp, #208	; 0xd0
   39a88:	mov	r1, r9
   39a8c:	mov	r3, #20
   39a90:	mov	r2, r8
   39a94:	mov	r0, fp
   39a98:	bl	158c8 <__memcpy_chk@plt>
   39a9c:	ldr	r3, [sp, #136]	; 0x88
   39aa0:	add	r9, r9, r8
   39aa4:	sub	r3, r3, r8
   39aa8:	mov	r2, r6
   39aac:	mov	r1, r4
   39ab0:	mov	r0, r5
   39ab4:	str	r3, [sp, #136]	; 0x88
   39ab8:	str	r9, [sp, #132]	; 0x84
   39abc:	bl	36dc8 <ftello64@plt+0x20888>
   39ac0:	ldr	r3, [sp, #168]	; 0xa8
   39ac4:	orrs	r3, r0, r3
   39ac8:	str	r3, [sp, #88]	; 0x58
   39acc:	bne	39710 <ftello64@plt+0x231d0>
   39ad0:	ldr	r3, [sp, #176]	; 0xb0
   39ad4:	cmp	r3, #2
   39ad8:	bne	39710 <ftello64@plt+0x231d0>
   39adc:	ldr	r2, [sp, #180]	; 0xb4
   39ae0:	cmp	r2, #0
   39ae4:	beq	39710 <ftello64@plt+0x231d0>
   39ae8:	ldr	r9, [sp, #132]	; 0x84
   39aec:	ldr	r3, [sp, #136]	; 0x88
   39af0:	ldr	r1, [sp, #72]	; 0x48
   39af4:	mov	r0, r9
   39af8:	add	r9, r9, #1
   39afc:	str	r9, [sp, #132]	; 0x84
   39b00:	ldrb	r0, [r0]
   39b04:	sub	r2, r2, #1
   39b08:	sub	r3, r3, #1
   39b0c:	cmp	r2, #0
   39b10:	orr	r1, r0, r1, lsl #8
   39b14:	str	r3, [sp, #136]	; 0x88
   39b18:	str	r2, [sp, #180]	; 0xb4
   39b1c:	bne	39af4 <ftello64@plt+0x235b4>
   39b20:	str	r1, [sp, #72]	; 0x48
   39b24:	b	39a00 <ftello64@plt+0x234c0>
   39b28:	ldr	r9, [sp, #176]	; 0xb0
   39b2c:	cmp	r9, #0
   39b30:	bne	39a34 <ftello64@plt+0x234f4>
   39b34:	ldr	r2, [sp, #172]	; 0xac
   39b38:	cmp	r2, #0
   39b3c:	beq	39b4c <ftello64@plt+0x2360c>
   39b40:	ldr	r2, [sp, #188]	; 0xbc
   39b44:	cmp	r2, #0
   39b48:	bne	39c60 <ftello64@plt+0x23720>
   39b4c:	ldr	r1, [sp, #180]	; 0xb4
   39b50:	cmp	r1, #0
   39b54:	beq	39a34 <ftello64@plt+0x234f4>
   39b58:	ldr	r2, [pc, #-1296]	; 39650 <ftello64@plt+0x23110>
   39b5c:	str	r2, [sp, #48]	; 0x30
   39b60:	mov	r2, #0
   39b64:	str	r2, [sp, #84]	; 0x54
   39b68:	add	r2, sp, #128	; 0x80
   39b6c:	str	r2, [sp, #76]	; 0x4c
   39b70:	ldr	r2, [sp, #88]	; 0x58
   39b74:	cmp	r2, #0
   39b78:	bne	3a2c8 <ftello64@plt+0x23d88>
   39b7c:	ldr	r2, [sp, #52]	; 0x34
   39b80:	cmp	r2, #0
   39b84:	beq	3a298 <ftello64@plt+0x23d58>
   39b88:	ldr	r2, [pc, #-1312]	; 39670 <ftello64@plt+0x23130>
   39b8c:	ldr	r0, [pc, #-1280]	; 39694 <ftello64@plt+0x23154>
   39b90:	str	r3, [sp, #60]	; 0x3c
   39b94:	bl	4873c <ftello64@plt+0x321fc>
   39b98:	ldr	r0, [sp, #180]	; 0xb4
   39b9c:	bl	15a78 <gcry_malloc_secure@plt>
   39ba0:	subs	r3, r0, #0
   39ba4:	str	r3, [sp, #52]	; 0x34
   39ba8:	ldr	r3, [sp, #60]	; 0x3c
   39bac:	beq	3a270 <ftello64@plt+0x23d30>
   39bb0:	ldr	r0, [sp, #132]	; 0x84
   39bb4:	ldr	r2, [sp, #180]	; 0xb4
   39bb8:	str	r3, [sp, #20]
   39bbc:	ldr	r3, [sp, #100]	; 0x64
   39bc0:	ldr	ip, [pc, #-1396]	; 39654 <ftello64@plt+0x23114>
   39bc4:	str	r3, [sp, #16]
   39bc8:	str	r8, [sp]
   39bcc:	ldr	r3, [sp, #72]	; 0x48
   39bd0:	ldr	r8, [sp, #52]	; 0x34
   39bd4:	add	r1, sp, #192	; 0xc0
   39bd8:	str	r3, [sp, #4]
   39bdc:	str	ip, [sp, #24]
   39be0:	mov	r3, fp
   39be4:	str	r1, [sp, #8]
   39be8:	str	r9, [sp, #12]
   39bec:	mov	r1, r8
   39bf0:	bl	383f8 <ftello64@plt+0x21eb8>
   39bf4:	ldr	r3, [sp, #180]	; 0xb4
   39bf8:	mov	r2, r6
   39bfc:	mov	r1, r4
   39c00:	mov	r0, r5
   39c04:	str	r3, [sp, #136]	; 0x88
   39c08:	str	r8, [sp, #132]	; 0x84
   39c0c:	bl	36dc8 <ftello64@plt+0x20888>
   39c10:	ldr	r3, [sp, #168]	; 0xa8
   39c14:	orrs	r3, r0, r3
   39c18:	str	r3, [sp, #64]	; 0x40
   39c1c:	bne	3a258 <ftello64@plt+0x23d18>
   39c20:	ldr	r3, [sp, #176]	; 0xb0
   39c24:	cmp	r3, #16
   39c28:	beq	39ca0 <ftello64@plt+0x23760>
   39c2c:	ldr	r7, [sp, #36]	; 0x24
   39c30:	ldr	r9, [sp, #40]	; 0x28
   39c34:	ldr	r6, [sp, #44]	; 0x2c
   39c38:	ldr	r3, [sp, #52]	; 0x34
   39c3c:	str	r3, [sp, #56]	; 0x38
   39c40:	mov	r3, #1
   39c44:	str	r3, [sp, #60]	; 0x3c
   39c48:	ldr	r3, [pc, #-1528]	; 39658 <ftello64@plt+0x23118>
   39c4c:	str	r3, [sp, #48]	; 0x30
   39c50:	ldr	r3, [sp, #76]	; 0x4c
   39c54:	cmp	r3, #0
   39c58:	beq	38b30 <ftello64@plt+0x225f0>
   39c5c:	b	38b24 <ftello64@plt+0x225e4>
   39c60:	add	r2, sp, #140	; 0x8c
   39c64:	str	r3, [sp, #108]	; 0x6c
   39c68:	bl	37060 <ftello64@plt+0x20b20>
   39c6c:	subs	r3, r0, #0
   39c70:	str	r3, [sp, #84]	; 0x54
   39c74:	beq	3a2fc <ftello64@plt+0x23dbc>
   39c78:	ldr	r2, [sp, #140]	; 0x8c
   39c7c:	ldr	r1, [sp, #136]	; 0x88
   39c80:	str	r3, [sp, #56]	; 0x38
   39c84:	strd	r2, [sp, #128]	; 0x80
   39c88:	ldr	r3, [pc, #-1528]	; 39698 <ftello64@plt+0x23158>
   39c8c:	str	r1, [sp, #180]	; 0xb4
   39c90:	str	r3, [sp, #48]	; 0x30
   39c94:	str	r9, [sp, #76]	; 0x4c
   39c98:	ldr	r3, [sp, #108]	; 0x6c
   39c9c:	b	39b70 <ftello64@plt+0x23630>
   39ca0:	mov	r2, r6
   39ca4:	mov	r0, r5
   39ca8:	bl	36dc8 <ftello64@plt+0x20888>
   39cac:	subs	r3, r0, #0
   39cb0:	str	r3, [sp, #60]	; 0x3c
   39cb4:	bne	39c2c <ftello64@plt+0x236ec>
   39cb8:	ldr	r2, [sp, #88]	; 0x58
   39cbc:	str	r3, [sp, #56]	; 0x38
   39cc0:	ldr	r3, [sp, #136]	; 0x88
   39cc4:	cmp	r2, #0
   39cc8:	movne	r2, #16
   39ccc:	moveq	r2, #8
   39cd0:	str	r2, [sp, #48]	; 0x30
   39cd4:	cmp	r3, #0
   39cd8:	beq	39dc0 <ftello64@plt+0x23880>
   39cdc:	ldr	r3, [sp, #168]	; 0xa8
   39ce0:	cmp	r3, #0
   39ce4:	bne	39d88 <ftello64@plt+0x23848>
   39ce8:	ldr	r3, [sp, #176]	; 0xb0
   39cec:	cmp	r3, #16
   39cf0:	bne	39d88 <ftello64@plt+0x23848>
   39cf4:	mov	r2, r6
   39cf8:	mov	r1, r4
   39cfc:	mov	r0, r5
   39d00:	bl	36dc8 <ftello64@plt+0x20888>
   39d04:	ldr	r3, [sp, #168]	; 0xa8
   39d08:	orrs	r3, r0, r3
   39d0c:	bne	39d28 <ftello64@plt+0x237e8>
   39d10:	ldr	r3, [sp, #176]	; 0xb0
   39d14:	cmp	r3, #6
   39d18:	bne	39d28 <ftello64@plt+0x237e8>
   39d1c:	ldr	fp, [sp, #180]	; 0xb4
   39d20:	cmp	fp, #11
   39d24:	beq	3a314 <ftello64@plt+0x23dd4>
   39d28:	ldr	r7, [sp, #36]	; 0x24
   39d2c:	ldr	r9, [sp, #40]	; 0x28
   39d30:	ldr	r6, [sp, #44]	; 0x2c
   39d34:	ldr	r3, [pc, #-1760]	; 3965c <ftello64@plt+0x2311c>
   39d38:	str	r3, [sp, #48]	; 0x30
   39d3c:	ldr	r3, [sp, #56]	; 0x38
   39d40:	cmp	r3, #0
   39d44:	beq	3a610 <ftello64@plt+0x240d0>
   39d48:	ldr	r3, [sp, #56]	; 0x38
   39d4c:	ldr	r0, [r3]
   39d50:	cmp	r0, #0
   39d54:	ldrne	r4, [sp, #56]	; 0x38
   39d58:	beq	39d6c <ftello64@plt+0x2382c>
   39d5c:	bl	15f40 <gcry_mpi_release@plt>
   39d60:	ldr	r0, [r4, #4]!
   39d64:	cmp	r0, #0
   39d68:	bne	39d5c <ftello64@plt+0x2381c>
   39d6c:	ldr	r0, [sp, #56]	; 0x38
   39d70:	bl	156a0 <gcry_free@plt>
   39d74:	mov	r3, #0
   39d78:	str	r3, [sp, #64]	; 0x40
   39d7c:	ldr	r3, [sp, #52]	; 0x34
   39d80:	str	r3, [sp, #56]	; 0x38
   39d84:	b	39c50 <ftello64@plt+0x23710>
   39d88:	ldr	r3, [pc, #-1840]	; 39660 <ftello64@plt+0x23120>
   39d8c:	ldr	r7, [sp, #36]	; 0x24
   39d90:	ldr	r9, [sp, #40]	; 0x28
   39d94:	ldr	r6, [sp, #44]	; 0x2c
   39d98:	str	r3, [sp, #48]	; 0x30
   39d9c:	b	39d3c <ftello64@plt+0x237fc>
   39da0:	cmp	r9, #0
   39da4:	bne	3a65c <ftello64@plt+0x2411c>
   39da8:	ldr	r3, [sp, #136]	; 0x88
   39dac:	ldr	r2, [sp, #48]	; 0x30
   39db0:	cmp	r3, r2
   39db4:	bhi	3a6a4 <ftello64@plt+0x24164>
   39db8:	mov	r3, #0
   39dbc:	str	r3, [sp, #136]	; 0x88
   39dc0:	ldr	r2, [sp, #76]	; 0x4c
   39dc4:	ldr	r0, [sp, #52]	; 0x34
   39dc8:	cmp	r2, #0
   39dcc:	ldrne	r3, [sp, #140]	; 0x8c
   39dd0:	strne	r3, [r2]
   39dd4:	bl	156a0 <gcry_free@plt>
   39dd8:	ldr	r0, [sp, #84]	; 0x54
   39ddc:	bl	156a0 <gcry_free@plt>
   39de0:	ldr	r3, [sp, #92]	; 0x5c
   39de4:	cmp	r3, #0
   39de8:	ldrne	r2, [sp, #56]	; 0x38
   39dec:	strne	r2, [r3]
   39df0:	ldr	r3, [sp, #68]	; 0x44
   39df4:	ldr	r2, [sp, #116]	; 0x74
   39df8:	cmp	r3, #0
   39dfc:	ldr	r4, [pc, #-1952]	; 39664 <ftello64@plt+0x23124>
   39e00:	ldrne	r3, [sp, #128]	; 0x80
   39e04:	addne	r7, r7, r3
   39e08:	b	38884 <ftello64@plt+0x22344>
   39e0c:	mov	r3, #0
   39e10:	ldr	r7, [sp, #36]	; 0x24
   39e14:	ldr	r9, [sp, #40]	; 0x28
   39e18:	str	r3, [sp, #52]	; 0x34
   39e1c:	ldr	r4, [pc, #-1980]	; 39668 <ftello64@plt+0x23128>
   39e20:	b	38d24 <ftello64@plt+0x227e4>
   39e24:	add	r2, sp, #140	; 0x8c
   39e28:	bl	37060 <ftello64@plt+0x20b20>
   39e2c:	subs	r2, r0, #0
   39e30:	str	r2, [sp, #52]	; 0x34
   39e34:	beq	39ef4 <ftello64@plt+0x239b4>
   39e38:	ldr	r3, [sp, #140]	; 0x8c
   39e3c:	str	r2, [sp, #132]	; 0x84
   39e40:	str	r8, [sp, #72]	; 0x48
   39e44:	str	r3, [sp, #128]	; 0x80
   39e48:	str	r2, [sp, #60]	; 0x3c
   39e4c:	b	38cf0 <ftello64@plt+0x227b0>
   39e50:	ldr	r7, [sp, #36]	; 0x24
   39e54:	ldr	r9, [sp, #40]	; 0x28
   39e58:	str	fp, [sp, #52]	; 0x34
   39e5c:	ldr	r4, [pc, #-2044]	; 39668 <ftello64@plt+0x23128>
   39e60:	b	38d24 <ftello64@plt+0x227e4>
   39e64:	mov	r2, r6
   39e68:	mov	r0, r5
   39e6c:	bl	36dc8 <ftello64@plt+0x20888>
   39e70:	ldr	r3, [sp, #168]	; 0xa8
   39e74:	orrs	r3, r0, r3
   39e78:	str	r3, [sp, #48]	; 0x30
   39e7c:	bne	392e8 <ftello64@plt+0x22da8>
   39e80:	ldr	r3, [sp, #176]	; 0xb0
   39e84:	cmp	r3, #2
   39e88:	bne	39ee4 <ftello64@plt+0x239a4>
   39e8c:	ldr	r3, [sp, #180]	; 0xb4
   39e90:	cmp	r3, #1
   39e94:	bne	39ee4 <ftello64@plt+0x239a4>
   39e98:	ldr	r3, [sp, #132]	; 0x84
   39e9c:	ldrb	r2, [r3]
   39ea0:	cmp	r2, #0
   39ea4:	bne	39ee4 <ftello64@plt+0x239a4>
   39ea8:	ldr	ip, [sp, #136]	; 0x88
   39eac:	add	r3, r3, #1
   39eb0:	sub	ip, ip, #1
   39eb4:	mov	r2, r6
   39eb8:	mov	r0, r5
   39ebc:	str	r3, [sp, #132]	; 0x84
   39ec0:	str	ip, [sp, #136]	; 0x88
   39ec4:	bl	36dc8 <ftello64@plt+0x20888>
   39ec8:	ldr	r3, [sp, #168]	; 0xa8
   39ecc:	orrs	r3, r0, r3
   39ed0:	mov	r8, r3
   39ed4:	bne	39ee4 <ftello64@plt+0x239a4>
   39ed8:	ldr	r3, [sp, #176]	; 0xb0
   39edc:	cmp	r3, #16
   39ee0:	beq	39f0c <ftello64@plt+0x239cc>
   39ee4:	ldr	r7, [sp, #36]	; 0x24
   39ee8:	ldr	r9, [sp, #40]	; 0x28
   39eec:	ldr	r4, [pc, #-2164]	; 39680 <ftello64@plt+0x23140>
   39ef0:	b	38d24 <ftello64@plt+0x227e4>
   39ef4:	ldr	r3, [sp, #52]	; 0x34
   39ef8:	ldr	r7, [sp, #36]	; 0x24
   39efc:	ldr	r9, [sp, #40]	; 0x28
   39f00:	str	r3, [sp, #56]	; 0x38
   39f04:	ldr	r4, [pc, #-2208]	; 3966c <ftello64@plt+0x2312c>
   39f08:	b	38d24 <ftello64@plt+0x227e4>
   39f0c:	mov	r2, r6
   39f10:	mov	r0, r5
   39f14:	ldr	fp, [sp, #180]	; 0xb4
   39f18:	bl	36dc8 <ftello64@plt+0x20888>
   39f1c:	subs	r3, r0, #0
   39f20:	str	r3, [sp, #48]	; 0x30
   39f24:	bne	392e8 <ftello64@plt+0x22da8>
   39f28:	ldr	r3, [sp, #184]	; 0xb8
   39f2c:	cmp	fp, r3
   39f30:	str	r3, [sp, #60]	; 0x3c
   39f34:	blt	39ee4 <ftello64@plt+0x239a4>
   39f38:	ldr	r9, [sp, #168]	; 0xa8
   39f3c:	cmp	r9, #0
   39f40:	bne	39ee4 <ftello64@plt+0x239a4>
   39f44:	ldr	r2, [sp, #176]	; 0xb0
   39f48:	cmp	r2, #6
   39f4c:	bne	3a240 <ftello64@plt+0x23d00>
   39f50:	ldr	r2, [sp, #180]	; 0xb4
   39f54:	cmp	r2, #9
   39f58:	bne	3a240 <ftello64@plt+0x23d00>
   39f5c:	ldr	r8, [sp, #132]	; 0x84
   39f60:	ldr	r1, [pc, #-2244]	; 396a4 <ftello64@plt+0x23164>
   39f64:	mov	r0, r8
   39f68:	bl	156b8 <memcmp@plt>
   39f6c:	subs	r3, r0, #0
   39f70:	str	r3, [sp, #48]	; 0x30
   39f74:	bne	3a240 <ftello64@plt+0x23d00>
   39f78:	ldr	r3, [sp, #60]	; 0x3c
   39f7c:	ldr	r1, [sp, #136]	; 0x88
   39f80:	sub	r3, fp, r3
   39f84:	sub	r2, r1, #9
   39f88:	add	r0, r8, #9
   39f8c:	cmp	r3, #8
   39f90:	str	r2, [sp, #136]	; 0x88
   39f94:	str	r0, [sp, #132]	; 0x84
   39f98:	ble	39ee4 <ftello64@plt+0x239a4>
   39f9c:	sub	r0, r3, #9
   39fa0:	cmp	r2, r0
   39fa4:	bcc	39ee4 <ftello64@plt+0x239a4>
   39fa8:	add	r8, r8, r3
   39fac:	mov	r2, r6
   39fb0:	sub	r3, r1, r3
   39fb4:	mov	r0, r5
   39fb8:	mov	r1, r4
   39fbc:	str	r8, [sp, #132]	; 0x84
   39fc0:	str	r3, [sp, #136]	; 0x88
   39fc4:	bl	36dc8 <ftello64@plt+0x20888>
   39fc8:	ldr	r3, [sp, #168]	; 0xa8
   39fcc:	orrs	r3, r0, r3
   39fd0:	mov	r8, r3
   39fd4:	bne	39ee4 <ftello64@plt+0x239a4>
   39fd8:	ldr	r3, [sp, #176]	; 0xb0
   39fdc:	cmp	r3, #4
   39fe0:	bne	39ee4 <ftello64@plt+0x239a4>
   39fe4:	mov	r2, r6
   39fe8:	mov	r0, r5
   39fec:	bl	36dc8 <ftello64@plt+0x20888>
   39ff0:	ldr	r3, [sp, #168]	; 0xa8
   39ff4:	orrs	r3, r0, r3
   39ff8:	str	r3, [sp, #48]	; 0x30
   39ffc:	bne	392e8 <ftello64@plt+0x22da8>
   3a000:	ldr	r3, [sp, #176]	; 0xb0
   3a004:	cmp	r3, #16
   3a008:	bne	39ee4 <ftello64@plt+0x239a4>
   3a00c:	mov	r1, #4
   3a010:	mov	r0, #10
   3a014:	ldr	r8, [sp, #180]	; 0xb4
   3a018:	bl	15eec <gcry_calloc@plt>
   3a01c:	subs	r3, r0, #0
   3a020:	str	r3, [sp, #60]	; 0x3c
   3a024:	beq	3a228 <ftello64@plt+0x23ce8>
   3a028:	cmp	r9, #8
   3a02c:	movgt	r3, #0
   3a030:	movle	r3, #1
   3a034:	cmp	r8, #0
   3a038:	moveq	r3, #0
   3a03c:	cmp	r3, #0
   3a040:	beq	3a1e4 <ftello64@plt+0x23ca4>
   3a044:	mov	r2, r6
   3a048:	mov	r1, r4
   3a04c:	mov	r0, r5
   3a050:	bl	36dc8 <ftello64@plt+0x20888>
   3a054:	ldr	r3, [sp, #168]	; 0xa8
   3a058:	orrs	r0, r0, r3
   3a05c:	bne	3a1d8 <ftello64@plt+0x23c98>
   3a060:	ldr	r3, [sp, #176]	; 0xb0
   3a064:	cmp	r3, #2
   3a068:	bne	3a1d8 <ftello64@plt+0x23c98>
   3a06c:	ldr	fp, [sp, #184]	; 0xb8
   3a070:	cmp	fp, r8
   3a074:	bgt	3a1d8 <ftello64@plt+0x23c98>
   3a078:	ldr	r3, [sp, #180]	; 0xb4
   3a07c:	sub	fp, r8, fp
   3a080:	cmp	r3, fp
   3a084:	mov	r8, r3
   3a088:	bhi	3a1d8 <ftello64@plt+0x23c98>
   3a08c:	cmp	r9, #0
   3a090:	cmpeq	r3, #1
   3a094:	ldr	r2, [sp, #132]	; 0x84
   3a098:	beq	3a1c8 <ftello64@plt+0x23c88>
   3a09c:	ldr	r0, [sp, #60]	; 0x3c
   3a0a0:	mov	r1, #0
   3a0a4:	str	r1, [sp]
   3a0a8:	add	r0, r0, r9, lsl #2
   3a0ac:	mov	r1, #5
   3a0b0:	bl	1606c <gcry_mpi_scan@plt>
   3a0b4:	cmp	r0, #0
   3a0b8:	bne	3a174 <ftello64@plt+0x23c34>
   3a0bc:	ldr	r2, [sp, #132]	; 0x84
   3a0c0:	ldr	r3, [sp, #180]	; 0xb4
   3a0c4:	add	r0, r9, #1
   3a0c8:	ldr	r1, [sp, #136]	; 0x88
   3a0cc:	add	r2, r2, r3
   3a0d0:	sub	r3, r1, r3
   3a0d4:	sub	r8, fp, r8
   3a0d8:	mov	r9, r0
   3a0dc:	strd	r2, [sp, #132]	; 0x84
   3a0e0:	b	3a028 <ftello64@plt+0x23ae8>
   3a0e4:	mov	r3, #0
   3a0e8:	ldr	r7, [sp, #36]	; 0x24
   3a0ec:	ldr	r9, [sp, #40]	; 0x28
   3a0f0:	str	r3, [sp, #48]	; 0x30
   3a0f4:	ldr	r4, [pc, #-2684]	; 39680 <ftello64@plt+0x23140>
   3a0f8:	b	38d24 <ftello64@plt+0x227e4>
   3a0fc:	ldr	r0, [pc, #-2688]	; 39684 <ftello64@plt+0x23144>
   3a100:	ldr	r7, [sp, #36]	; 0x24
   3a104:	ldr	r9, [sp, #40]	; 0x28
   3a108:	ldr	r4, [pc, #-2716]	; 39674 <ftello64@plt+0x23134>
   3a10c:	bl	487a0 <ftello64@plt+0x32260>
   3a110:	b	38d24 <ftello64@plt+0x227e4>
   3a114:	ldr	r2, [pc, #-2732]	; 39670 <ftello64@plt+0x23130>
   3a118:	ldr	r0, [pc, #-2700]	; 39694 <ftello64@plt+0x23154>
   3a11c:	str	r3, [sp, #84]	; 0x54
   3a120:	bl	4873c <ftello64@plt+0x321fc>
   3a124:	ldr	r0, [sp, #180]	; 0xb4
   3a128:	bl	15a78 <gcry_malloc_secure@plt>
   3a12c:	ldr	r3, [sp, #84]	; 0x54
   3a130:	subs	ip, r0, #0
   3a134:	beq	3a0fc <ftello64@plt+0x23bbc>
   3a138:	ldr	r1, [sp, #140]	; 0x8c
   3a13c:	ldr	r0, [sp, #132]	; 0x84
   3a140:	ldr	r2, [sp, #180]	; 0xb4
   3a144:	ldr	lr, [sp, #60]	; 0x3c
   3a148:	add	r1, r2, r1
   3a14c:	sub	lr, r0, lr
   3a150:	add	r1, r1, lr
   3a154:	str	ip, [sp, #56]	; 0x38
   3a158:	str	r3, [sp, #84]	; 0x54
   3a15c:	str	r1, [sp, #140]	; 0x8c
   3a160:	b	39270 <ftello64@plt+0x22d30>
   3a164:	ldr	r7, [sp, #36]	; 0x24
   3a168:	ldr	r9, [sp, #40]	; 0x28
   3a16c:	ldr	r4, [pc, #-2816]	; 39674 <ftello64@plt+0x23134>
   3a170:	b	38d24 <ftello64@plt+0x227e4>
   3a174:	ldr	r7, [sp, #36]	; 0x24
   3a178:	ldr	r9, [sp, #40]	; 0x28
   3a17c:	bl	161e0 <gpg_strerror@plt>
   3a180:	mov	r1, r0
   3a184:	ldr	r0, [pc, #-2788]	; 396a8 <ftello64@plt+0x23168>
   3a188:	bl	487a0 <ftello64@plt+0x32260>
   3a18c:	ldr	r0, [sp, #56]	; 0x38
   3a190:	bl	156a0 <gcry_free@plt>
   3a194:	ldr	r3, [sp, #60]	; 0x3c
   3a198:	ldr	r0, [r3]
   3a19c:	cmp	r0, #0
   3a1a0:	ldrne	r4, [sp, #60]	; 0x3c
   3a1a4:	beq	3a1b8 <ftello64@plt+0x23c78>
   3a1a8:	bl	15f40 <gcry_mpi_release@plt>
   3a1ac:	ldr	r0, [r4, #4]!
   3a1b0:	cmp	r0, #0
   3a1b4:	bne	3a1a8 <ftello64@plt+0x23c68>
   3a1b8:	ldr	r0, [sp, #60]	; 0x3c
   3a1bc:	bl	156a0 <gcry_free@plt>
   3a1c0:	ldr	r4, [pc, #-2896]	; 39678 <ftello64@plt+0x23138>
   3a1c4:	b	38d2c <ftello64@plt+0x227ec>
   3a1c8:	ldrb	r1, [r2]
   3a1cc:	cmp	r1, #0
   3a1d0:	beq	3a0c8 <ftello64@plt+0x23b88>
   3a1d4:	b	3a09c <ftello64@plt+0x23b5c>
   3a1d8:	ldr	r7, [sp, #36]	; 0x24
   3a1dc:	ldr	r9, [sp, #40]	; 0x28
   3a1e0:	b	3a18c <ftello64@plt+0x23c4c>
   3a1e4:	cmp	r8, #0
   3a1e8:	bne	3a1d8 <ftello64@plt+0x23c98>
   3a1ec:	ldr	r0, [sp, #52]	; 0x34
   3a1f0:	bl	156a0 <gcry_free@plt>
   3a1f4:	ldr	r2, [sp, #72]	; 0x48
   3a1f8:	cmp	r2, #0
   3a1fc:	ldrne	r3, [sp, #140]	; 0x8c
   3a200:	strne	r3, [r2]
   3a204:	ldr	r3, [sp, #68]	; 0x44
   3a208:	ldr	r2, [sp, #116]	; 0x74
   3a20c:	cmp	r3, #0
   3a210:	ldr	r3, [sp, #60]	; 0x3c
   3a214:	ldr	r4, [pc, #-2976]	; 3967c <ftello64@plt+0x2313c>
   3a218:	str	r3, [sp, #124]	; 0x7c
   3a21c:	ldrne	r3, [sp, #128]	; 0x80
   3a220:	addne	r7, r7, r3
   3a224:	b	38884 <ftello64@plt+0x22344>
   3a228:	ldr	r0, [pc, #-2944]	; 396b0 <ftello64@plt+0x23170>
   3a22c:	ldr	r7, [sp, #36]	; 0x24
   3a230:	ldr	r9, [sp, #40]	; 0x28
   3a234:	ldr	r4, [pc, #-3004]	; 39680 <ftello64@plt+0x23140>
   3a238:	bl	487a0 <ftello64@plt+0x32260>
   3a23c:	b	38d24 <ftello64@plt+0x227e4>
   3a240:	mov	r3, r9
   3a244:	ldr	r7, [sp, #36]	; 0x24
   3a248:	ldr	r9, [sp, #40]	; 0x28
   3a24c:	str	r3, [sp, #48]	; 0x30
   3a250:	ldr	r4, [pc, #-3032]	; 39680 <ftello64@plt+0x23140>
   3a254:	b	38d24 <ftello64@plt+0x227e4>
   3a258:	mov	r3, #0
   3a25c:	ldr	r7, [sp, #36]	; 0x24
   3a260:	ldr	r9, [sp, #40]	; 0x28
   3a264:	ldr	r6, [sp, #44]	; 0x2c
   3a268:	str	r3, [sp, #64]	; 0x40
   3a26c:	b	39c38 <ftello64@plt+0x236f8>
   3a270:	mov	r3, #0
   3a274:	mov	r4, r3
   3a278:	ldr	r0, [pc, #-3068]	; 39684 <ftello64@plt+0x23144>
   3a27c:	ldr	r7, [sp, #36]	; 0x24
   3a280:	ldr	r9, [sp, #40]	; 0x28
   3a284:	ldr	r6, [sp, #44]	; 0x2c
   3a288:	str	r3, [sp, #60]	; 0x3c
   3a28c:	bl	487a0 <ftello64@plt+0x32260>
   3a290:	str	r4, [sp, #52]	; 0x34
   3a294:	b	39c50 <ftello64@plt+0x23710>
   3a298:	ldr	r2, [pc, #-3096]	; 39688 <ftello64@plt+0x23148>
   3a29c:	ldr	r0, [pc, #-3088]	; 39694 <ftello64@plt+0x23154>
   3a2a0:	bl	4873c <ftello64@plt+0x321fc>
   3a2a4:	ldr	r0, [sp, #180]	; 0xb4
   3a2a8:	bl	15a78 <gcry_malloc_secure@plt>
   3a2ac:	subs	r3, r0, #0
   3a2b0:	str	r3, [sp, #52]	; 0x34
   3a2b4:	beq	3a270 <ftello64@plt+0x23d30>
   3a2b8:	ldr	r0, [sp, #132]	; 0x84
   3a2bc:	ldr	r2, [sp, #180]	; 0xb4
   3a2c0:	ldr	r3, [pc, #-3132]	; 3968c <ftello64@plt+0x2314c>
   3a2c4:	b	39bb8 <ftello64@plt+0x23678>
   3a2c8:	ldr	r2, [pc, #-3136]	; 39690 <ftello64@plt+0x23150>
   3a2cc:	ldr	r0, [pc, #-3136]	; 39694 <ftello64@plt+0x23154>
   3a2d0:	bl	4873c <ftello64@plt+0x321fc>
   3a2d4:	ldr	r0, [sp, #180]	; 0xb4
   3a2d8:	bl	15a78 <gcry_malloc_secure@plt>
   3a2dc:	subs	r3, r0, #0
   3a2e0:	str	r3, [sp, #52]	; 0x34
   3a2e4:	beq	3a270 <ftello64@plt+0x23d30>
   3a2e8:	ldr	r0, [sp, #132]	; 0x84
   3a2ec:	ldr	r2, [sp, #180]	; 0xb4
   3a2f0:	mov	r9, #16
   3a2f4:	mov	r3, #7
   3a2f8:	b	39bb8 <ftello64@plt+0x23678>
   3a2fc:	ldr	r3, [pc, #-3180]	; 39698 <ftello64@plt+0x23158>
   3a300:	ldr	r7, [sp, #36]	; 0x24
   3a304:	ldr	r9, [sp, #40]	; 0x28
   3a308:	ldr	r6, [sp, #44]	; 0x2c
   3a30c:	str	r3, [sp, #48]	; 0x30
   3a310:	b	38b10 <ftello64@plt+0x225d0>
   3a314:	ldr	r8, [sp, #132]	; 0x84
   3a318:	mov	r2, fp
   3a31c:	mov	r0, r8
   3a320:	ldr	r1, [pc, #-3212]	; 3969c <ftello64@plt+0x2315c>
   3a324:	bl	156b8 <memcmp@plt>
   3a328:	subs	r9, r0, #0
   3a32c:	bne	3a8c8 <ftello64@plt+0x24388>
   3a330:	ldr	r3, [sp, #136]	; 0x88
   3a334:	add	r8, r8, #11
   3a338:	sub	r3, r3, #11
   3a33c:	str	r3, [sp, #136]	; 0x88
   3a340:	mov	r3, r9
   3a344:	str	r8, [sp, #132]	; 0x84
   3a348:	mov	r2, r6
   3a34c:	mov	r1, r4
   3a350:	mov	r0, r5
   3a354:	str	r3, [sp, #64]	; 0x40
   3a358:	bl	36dc8 <ftello64@plt+0x20888>
   3a35c:	ldr	r2, [sp, #168]	; 0xa8
   3a360:	cmp	r2, #2
   3a364:	bne	3a8b0 <ftello64@plt+0x24370>
   3a368:	ldr	r2, [sp, #176]	; 0xb0
   3a36c:	orrs	r3, r0, r2
   3a370:	bne	3a8b0 <ftello64@plt+0x24370>
   3a374:	cmp	r9, #0
   3a378:	ldr	r3, [sp, #64]	; 0x40
   3a37c:	bne	3a88c <ftello64@plt+0x2434c>
   3a380:	cmp	r3, #0
   3a384:	beq	3a78c <ftello64@plt+0x2424c>
   3a388:	ldr	r2, [sp, #56]	; 0x38
   3a38c:	ldr	r3, [sp, #92]	; 0x5c
   3a390:	cmp	r2, #0
   3a394:	clz	r3, r3
   3a398:	lsr	r3, r3, #5
   3a39c:	movne	r3, #1
   3a3a0:	cmp	r3, #0
   3a3a4:	bne	3a76c <ftello64@plt+0x2422c>
   3a3a8:	ldr	r0, [pc, #-3344]	; 396a0 <ftello64@plt+0x23160>
   3a3ac:	bl	4873c <ftello64@plt+0x321fc>
   3a3b0:	mov	r2, r6
   3a3b4:	mov	r1, r4
   3a3b8:	mov	r0, r5
   3a3bc:	bl	36dc8 <ftello64@plt+0x20888>
   3a3c0:	ldr	r3, [sp, #168]	; 0xa8
   3a3c4:	orrs	r3, r0, r3
   3a3c8:	bne	3a740 <ftello64@plt+0x24200>
   3a3cc:	ldr	r3, [sp, #176]	; 0xb0
   3a3d0:	cmp	r3, #16
   3a3d4:	bne	3a740 <ftello64@plt+0x24200>
   3a3d8:	mov	r2, r6
   3a3dc:	mov	r0, r5
   3a3e0:	bl	36dc8 <ftello64@plt+0x20888>
   3a3e4:	ldr	r3, [sp, #168]	; 0xa8
   3a3e8:	orrs	r3, r0, r3
   3a3ec:	bne	3a740 <ftello64@plt+0x24200>
   3a3f0:	ldr	r3, [sp, #176]	; 0xb0
   3a3f4:	cmp	r3, #2
   3a3f8:	bne	3a740 <ftello64@plt+0x24200>
   3a3fc:	ldr	r3, [sp, #180]	; 0xb4
   3a400:	cmp	r3, #1
   3a404:	bne	3a740 <ftello64@plt+0x24200>
   3a408:	ldr	r3, [sp, #132]	; 0x84
   3a40c:	ldrb	r2, [r3]
   3a410:	cmp	r2, #0
   3a414:	bne	3a740 <ftello64@plt+0x24200>
   3a418:	ldr	ip, [sp, #136]	; 0x88
   3a41c:	add	r3, r3, #1
   3a420:	sub	ip, ip, #1
   3a424:	mov	r2, r6
   3a428:	mov	r0, r5
   3a42c:	str	r3, [sp, #132]	; 0x84
   3a430:	str	ip, [sp, #136]	; 0x88
   3a434:	bl	36dc8 <ftello64@plt+0x20888>
   3a438:	ldr	r3, [sp, #168]	; 0xa8
   3a43c:	orrs	r3, r0, r3
   3a440:	bne	3a740 <ftello64@plt+0x24200>
   3a444:	ldr	r3, [sp, #176]	; 0xb0
   3a448:	cmp	r3, #16
   3a44c:	bne	3a740 <ftello64@plt+0x24200>
   3a450:	mov	r2, r6
   3a454:	mov	r0, r5
   3a458:	ldr	r8, [sp, #180]	; 0xb4
   3a45c:	bl	36dc8 <ftello64@plt+0x20888>
   3a460:	cmp	r0, #0
   3a464:	bne	3a740 <ftello64@plt+0x24200>
   3a468:	ldr	fp, [sp, #184]	; 0xb8
   3a46c:	cmp	r8, fp
   3a470:	blt	3a740 <ftello64@plt+0x24200>
   3a474:	ldr	r3, [sp, #168]	; 0xa8
   3a478:	cmp	r3, #0
   3a47c:	bne	3a740 <ftello64@plt+0x24200>
   3a480:	ldr	r3, [sp, #176]	; 0xb0
   3a484:	cmp	r3, #6
   3a488:	bne	3a740 <ftello64@plt+0x24200>
   3a48c:	ldr	r2, [sp, #180]	; 0xb4
   3a490:	cmp	r2, #9
   3a494:	bne	3a740 <ftello64@plt+0x24200>
   3a498:	ldr	r9, [sp, #132]	; 0x84
   3a49c:	ldr	r1, [pc, #-3584]	; 396a4 <ftello64@plt+0x23164>
   3a4a0:	mov	r0, r9
   3a4a4:	bl	156b8 <memcmp@plt>
   3a4a8:	cmp	r0, #0
   3a4ac:	bne	3a740 <ftello64@plt+0x24200>
   3a4b0:	ldr	r2, [sp, #136]	; 0x88
   3a4b4:	sub	r8, r8, fp
   3a4b8:	sub	r3, r2, #9
   3a4bc:	add	r1, r9, #9
   3a4c0:	cmp	r8, #8
   3a4c4:	str	r3, [sp, #136]	; 0x88
   3a4c8:	str	r1, [sp, #132]	; 0x84
   3a4cc:	ble	3a740 <ftello64@plt+0x24200>
   3a4d0:	sub	r1, r8, #9
   3a4d4:	cmp	r3, r1
   3a4d8:	bcc	3a740 <ftello64@plt+0x24200>
   3a4dc:	add	r9, r9, r8
   3a4e0:	mov	r1, r4
   3a4e4:	sub	r8, r2, r8
   3a4e8:	mov	r0, r5
   3a4ec:	mov	r2, r6
   3a4f0:	str	r9, [sp, #132]	; 0x84
   3a4f4:	str	r8, [sp, #136]	; 0x88
   3a4f8:	bl	36dc8 <ftello64@plt+0x20888>
   3a4fc:	ldr	r3, [sp, #168]	; 0xa8
   3a500:	orrs	r3, r0, r3
   3a504:	bne	3a740 <ftello64@plt+0x24200>
   3a508:	ldr	r9, [sp, #176]	; 0xb0
   3a50c:	cmp	r9, #4
   3a510:	bne	3a740 <ftello64@plt+0x24200>
   3a514:	mov	r2, r6
   3a518:	mov	r0, r5
   3a51c:	bl	36dc8 <ftello64@plt+0x20888>
   3a520:	ldr	r8, [sp, #168]	; 0xa8
   3a524:	orrs	r8, r0, r8
   3a528:	bne	3a740 <ftello64@plt+0x24200>
   3a52c:	ldr	r3, [sp, #176]	; 0xb0
   3a530:	cmp	r3, #16
   3a534:	bne	3a740 <ftello64@plt+0x24200>
   3a538:	mov	r1, r9
   3a53c:	mov	r0, #10
   3a540:	ldr	r9, [sp, #180]	; 0xb4
   3a544:	bl	15eec <gcry_calloc@plt>
   3a548:	subs	r3, r0, #0
   3a54c:	str	r3, [sp, #56]	; 0x38
   3a550:	beq	3a674 <ftello64@plt+0x24134>
   3a554:	cmp	r8, #8
   3a558:	movgt	r3, #0
   3a55c:	movle	r3, #1
   3a560:	cmp	r9, #0
   3a564:	moveq	r3, #0
   3a568:	cmp	r3, #0
   3a56c:	beq	39da0 <ftello64@plt+0x23860>
   3a570:	mov	r2, r6
   3a574:	mov	r1, r4
   3a578:	mov	r0, r5
   3a57c:	bl	36dc8 <ftello64@plt+0x20888>
   3a580:	ldr	r3, [sp, #168]	; 0xa8
   3a584:	orrs	r0, r0, r3
   3a588:	bne	3a65c <ftello64@plt+0x2411c>
   3a58c:	ldr	r3, [sp, #176]	; 0xb0
   3a590:	cmp	r3, #2
   3a594:	bne	3a65c <ftello64@plt+0x2411c>
   3a598:	ldr	fp, [sp, #184]	; 0xb8
   3a59c:	cmp	fp, r9
   3a5a0:	bgt	3a65c <ftello64@plt+0x2411c>
   3a5a4:	ldr	r3, [sp, #180]	; 0xb4
   3a5a8:	sub	fp, r9, fp
   3a5ac:	cmp	r3, fp
   3a5b0:	mov	r9, r3
   3a5b4:	bhi	3a65c <ftello64@plt+0x2411c>
   3a5b8:	cmp	r3, #1
   3a5bc:	cmpeq	r8, #0
   3a5c0:	ldr	r2, [sp, #132]	; 0x84
   3a5c4:	beq	3a64c <ftello64@plt+0x2410c>
   3a5c8:	ldr	r0, [sp, #56]	; 0x38
   3a5cc:	mov	r1, #0
   3a5d0:	str	r1, [sp]
   3a5d4:	add	r0, r0, r8, lsl #2
   3a5d8:	mov	r1, #5
   3a5dc:	bl	1606c <gcry_mpi_scan@plt>
   3a5e0:	cmp	r0, #0
   3a5e4:	bne	3a624 <ftello64@plt+0x240e4>
   3a5e8:	ldr	r3, [sp, #180]	; 0xb4
   3a5ec:	ldr	r2, [sp, #132]	; 0x84
   3a5f0:	add	r0, r8, #1
   3a5f4:	ldr	r1, [sp, #136]	; 0x88
   3a5f8:	add	r2, r2, r3
   3a5fc:	sub	r3, r1, r3
   3a600:	sub	r9, fp, r9
   3a604:	mov	r8, r0
   3a608:	strd	r2, [sp, #132]	; 0x84
   3a60c:	b	3a554 <ftello64@plt+0x24014>
   3a610:	ldr	r3, [sp, #56]	; 0x38
   3a614:	str	r3, [sp, #64]	; 0x40
   3a618:	ldr	r3, [sp, #52]	; 0x34
   3a61c:	str	r3, [sp, #56]	; 0x38
   3a620:	b	39c50 <ftello64@plt+0x23710>
   3a624:	ldr	r7, [sp, #36]	; 0x24
   3a628:	ldr	r9, [sp, #40]	; 0x28
   3a62c:	ldr	r6, [sp, #44]	; 0x2c
   3a630:	bl	161e0 <gpg_strerror@plt>
   3a634:	mov	r1, r0
   3a638:	ldr	r0, [pc, #-3992]	; 396a8 <ftello64@plt+0x23168>
   3a63c:	bl	487a0 <ftello64@plt+0x32260>
   3a640:	ldr	r3, [pc, #-3996]	; 396ac <ftello64@plt+0x2316c>
   3a644:	str	r3, [sp, #48]	; 0x30
   3a648:	b	39d48 <ftello64@plt+0x23808>
   3a64c:	ldrb	r1, [r2]
   3a650:	cmp	r1, #0
   3a654:	beq	3a5f4 <ftello64@plt+0x240b4>
   3a658:	b	3a5c8 <ftello64@plt+0x24088>
   3a65c:	ldr	r3, [pc, #-4024]	; 396ac <ftello64@plt+0x2316c>
   3a660:	ldr	r7, [sp, #36]	; 0x24
   3a664:	ldr	r9, [sp, #40]	; 0x28
   3a668:	ldr	r6, [sp, #44]	; 0x2c
   3a66c:	str	r3, [sp, #48]	; 0x30
   3a670:	b	39d48 <ftello64@plt+0x23808>
   3a674:	ldr	r0, [pc, #-4044]	; 396b0 <ftello64@plt+0x23170>
   3a678:	ldr	r7, [sp, #36]	; 0x24
   3a67c:	str	r8, [sp, #64]	; 0x40
   3a680:	ldr	r9, [sp, #40]	; 0x28
   3a684:	ldr	r6, [sp, #44]	; 0x2c
   3a688:	bl	487a0 <ftello64@plt+0x32260>
   3a68c:	ldr	r3, [sp, #52]	; 0x34
   3a690:	str	r8, [sp, #60]	; 0x3c
   3a694:	str	r3, [sp, #56]	; 0x38
   3a698:	ldr	r3, [pc, #-4076]	; 396b4 <ftello64@plt+0x23174>
   3a69c:	str	r3, [sp, #48]	; 0x30
   3a6a0:	b	39c50 <ftello64@plt+0x23710>
   3a6a4:	mov	r2, r6
   3a6a8:	mov	r1, r4
   3a6ac:	mov	r0, r5
   3a6b0:	bl	36dc8 <ftello64@plt+0x20888>
   3a6b4:	ldr	r3, [sp, #168]	; 0xa8
   3a6b8:	orrs	r3, r0, r3
   3a6bc:	bne	3a728 <ftello64@plt+0x241e8>
   3a6c0:	ldr	r3, [sp, #176]	; 0xb0
   3a6c4:	cmp	r3, #16
   3a6c8:	beq	3a720 <ftello64@plt+0x241e0>
   3a6cc:	cmp	r3, #17
   3a6d0:	bne	3a728 <ftello64@plt+0x241e8>
   3a6d4:	ldr	r3, [sp, #188]	; 0xbc
   3a6d8:	cmp	r3, #0
   3a6dc:	bne	3a728 <ftello64@plt+0x241e8>
   3a6e0:	ldrd	r2, [sp, #132]	; 0x84
   3a6e4:	ldr	r1, [sp, #180]	; 0xb4
   3a6e8:	ldr	r0, [sp, #48]	; 0x30
   3a6ec:	sub	r3, r3, r1
   3a6f0:	add	r2, r2, r1
   3a6f4:	cmp	r0, r3
   3a6f8:	strd	r2, [sp, #132]	; 0x84
   3a6fc:	bcs	39db8 <ftello64@plt+0x23878>
   3a700:	cmp	r3, #0
   3a704:	beq	39dc0 <ftello64@plt+0x23880>
   3a708:	mov	r2, r6
   3a70c:	mov	r1, r4
   3a710:	mov	r0, r5
   3a714:	bl	36dc8 <ftello64@plt+0x20888>
   3a718:	cmp	r0, #0
   3a71c:	bne	3a728 <ftello64@plt+0x241e8>
   3a720:	ldr	r3, [sp, #136]	; 0x88
   3a724:	b	39cd4 <ftello64@plt+0x23794>
   3a728:	ldr	r3, [pc, #512]	; 3a930 <ftello64@plt+0x243f0>
   3a72c:	ldr	r7, [sp, #36]	; 0x24
   3a730:	ldr	r9, [sp, #40]	; 0x28
   3a734:	ldr	r6, [sp, #44]	; 0x2c
   3a738:	str	r3, [sp, #48]	; 0x30
   3a73c:	b	39d3c <ftello64@plt+0x237fc>
   3a740:	mov	r3, #0
   3a744:	str	r3, [sp, #60]	; 0x3c
   3a748:	str	r3, [sp, #64]	; 0x40
   3a74c:	ldr	r3, [sp, #52]	; 0x34
   3a750:	ldr	r7, [sp, #36]	; 0x24
   3a754:	str	r3, [sp, #56]	; 0x38
   3a758:	ldr	r3, [pc, #468]	; 3a934 <ftello64@plt+0x243f4>
   3a75c:	ldr	r9, [sp, #40]	; 0x28
   3a760:	ldr	r6, [sp, #44]	; 0x2c
   3a764:	str	r3, [sp, #48]	; 0x30
   3a768:	b	39c50 <ftello64@plt+0x23710>
   3a76c:	ldr	r0, [pc, #452]	; 3a938 <ftello64@plt+0x243f8>
   3a770:	bl	4873c <ftello64@plt+0x321fc>
   3a774:	ldrd	r2, [sp, #132]	; 0x84
   3a778:	ldr	r1, [sp, #180]	; 0xb4
   3a77c:	add	r2, r2, r1
   3a780:	sub	r3, r3, r1
   3a784:	strd	r2, [sp, #132]	; 0x84
   3a788:	b	39dac <ftello64@plt+0x2386c>
   3a78c:	ldr	r0, [pc, #424]	; 3a93c <ftello64@plt+0x243fc>
   3a790:	bl	4873c <ftello64@plt+0x321fc>
   3a794:	mov	r2, r6
   3a798:	mov	r1, r4
   3a79c:	mov	r0, r5
   3a7a0:	bl	36dc8 <ftello64@plt+0x20888>
   3a7a4:	ldr	r3, [sp, #168]	; 0xa8
   3a7a8:	orrs	r3, r0, r3
   3a7ac:	bne	3a8b0 <ftello64@plt+0x24370>
   3a7b0:	ldr	r3, [sp, #176]	; 0xb0
   3a7b4:	cmp	r3, #16
   3a7b8:	bne	3a8b0 <ftello64@plt+0x24370>
   3a7bc:	mov	r2, r6
   3a7c0:	mov	r0, r5
   3a7c4:	bl	36dc8 <ftello64@plt+0x20888>
   3a7c8:	ldr	r3, [sp, #168]	; 0xa8
   3a7cc:	orrs	r3, r0, r3
   3a7d0:	bne	3a8b0 <ftello64@plt+0x24370>
   3a7d4:	ldr	r3, [sp, #176]	; 0xb0
   3a7d8:	cmp	r3, #6
   3a7dc:	bne	3a8b0 <ftello64@plt+0x24370>
   3a7e0:	ldr	r2, [sp, #180]	; 0xb4
   3a7e4:	cmp	r2, #10
   3a7e8:	bne	3a8b0 <ftello64@plt+0x24370>
   3a7ec:	ldr	r8, [sp, #132]	; 0x84
   3a7f0:	ldr	r1, [pc, #328]	; 3a940 <ftello64@plt+0x24400>
   3a7f4:	mov	r0, r8
   3a7f8:	bl	156b8 <memcmp@plt>
   3a7fc:	cmp	r0, #0
   3a800:	bne	3a8b0 <ftello64@plt+0x24370>
   3a804:	ldr	ip, [sp, #136]	; 0x88
   3a808:	add	r3, r8, #10
   3a80c:	sub	ip, ip, #10
   3a810:	mov	r2, r6
   3a814:	mov	r1, r4
   3a818:	mov	r0, r5
   3a81c:	str	r3, [sp, #132]	; 0x84
   3a820:	str	ip, [sp, #136]	; 0x88
   3a824:	bl	36dc8 <ftello64@plt+0x20888>
   3a828:	ldr	r3, [sp, #168]	; 0xa8
   3a82c:	cmp	r3, #2
   3a830:	bne	3a898 <ftello64@plt+0x24358>
   3a834:	ldr	r3, [sp, #176]	; 0xb0
   3a838:	orrs	r3, r0, r3
   3a83c:	bne	3a898 <ftello64@plt+0x24358>
   3a840:	mov	r2, r6
   3a844:	mov	r0, r5
   3a848:	bl	36dc8 <ftello64@plt+0x20888>
   3a84c:	ldr	r3, [sp, #176]	; 0xb0
   3a850:	cmp	r3, #4
   3a854:	bne	3a898 <ftello64@plt+0x24358>
   3a858:	ldr	r3, [sp, #168]	; 0xa8
   3a85c:	ldr	r2, [sp, #188]	; 0xbc
   3a860:	orr	r3, r3, r2
   3a864:	orrs	r3, r3, r0
   3a868:	bne	3a898 <ftello64@plt+0x24358>
   3a86c:	ldr	r3, [sp, #104]	; 0x68
   3a870:	cmp	r3, #0
   3a874:	beq	3a774 <ftello64@plt+0x24234>
   3a878:	ldr	r2, [sp, #180]	; 0xb4
   3a87c:	ldr	r1, [sp, #132]	; 0x84
   3a880:	ldr	r0, [sp, #32]
   3a884:	blx	r3
   3a888:	b	3a774 <ftello64@plt+0x24234>
   3a88c:	ldr	r0, [pc, #176]	; 3a944 <ftello64@plt+0x24404>
   3a890:	bl	4873c <ftello64@plt+0x321fc>
   3a894:	b	3a774 <ftello64@plt+0x24234>
   3a898:	ldr	r3, [pc, #168]	; 3a948 <ftello64@plt+0x24408>
   3a89c:	ldr	r7, [sp, #36]	; 0x24
   3a8a0:	ldr	r9, [sp, #40]	; 0x28
   3a8a4:	ldr	r6, [sp, #44]	; 0x2c
   3a8a8:	str	r3, [sp, #48]	; 0x30
   3a8ac:	b	39d3c <ftello64@plt+0x237fc>
   3a8b0:	ldr	r3, [pc, #124]	; 3a934 <ftello64@plt+0x243f4>
   3a8b4:	ldr	r7, [sp, #36]	; 0x24
   3a8b8:	ldr	r9, [sp, #40]	; 0x28
   3a8bc:	ldr	r6, [sp, #44]	; 0x2c
   3a8c0:	str	r3, [sp, #48]	; 0x30
   3a8c4:	b	39d3c <ftello64@plt+0x237fc>
   3a8c8:	mov	r2, fp
   3a8cc:	ldr	r1, [pc, #120]	; 3a94c <ftello64@plt+0x2440c>
   3a8d0:	mov	r0, r8
   3a8d4:	bl	156b8 <memcmp@plt>
   3a8d8:	subs	r3, r0, #0
   3a8dc:	bne	3a8fc <ftello64@plt+0x243bc>
   3a8e0:	ldr	r2, [sp, #136]	; 0x88
   3a8e4:	add	r8, r8, #11
   3a8e8:	sub	r2, r2, #11
   3a8ec:	str	r8, [sp, #132]	; 0x84
   3a8f0:	str	r2, [sp, #136]	; 0x88
   3a8f4:	mov	r9, #1
   3a8f8:	b	3a348 <ftello64@plt+0x23e08>
   3a8fc:	mov	r2, fp
   3a900:	ldr	r1, [pc, #72]	; 3a950 <ftello64@plt+0x24410>
   3a904:	mov	r0, r8
   3a908:	bl	156b8 <memcmp@plt>
   3a90c:	subs	r9, r0, #0
   3a910:	bne	39d28 <ftello64@plt+0x237e8>
   3a914:	ldr	r2, [sp, #136]	; 0x88
   3a918:	add	r8, r8, #11
   3a91c:	sub	r2, r2, #11
   3a920:	str	r8, [sp, #132]	; 0x84
   3a924:	mov	r3, #1
   3a928:	str	r2, [sp, #136]	; 0x88
   3a92c:	b	3a348 <ftello64@plt+0x23e08>
   3a930:	strdeq	sl, [r6], -r0
   3a934:	andeq	sl, r6, r4, lsr #3
   3a938:	andeq	sl, r6, r0, lsl #8
   3a93c:	muleq	r6, r4, r4
   3a940:	andeq	r9, r6, r0, asr #28
   3a944:	andeq	sl, r6, r0, ror #7
   3a948:	andeq	sl, r6, r0, asr #3
   3a94c:	andeq	r9, r6, r8, lsr #28
   3a950:	andeq	r9, r6, r4, lsr lr
   3a954:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a958:	sub	sp, sp, #172	; 0xac
   3a95c:	ldr	lr, [pc, #4076]	; 3b950 <ftello64@plt+0x25410>
   3a960:	ldr	r6, [sp, #208]	; 0xd0
   3a964:	adds	ip, r3, #0
   3a968:	movne	ip, #1
   3a96c:	cmp	r6, #0
   3a970:	ldr	lr, [lr]
   3a974:	moveq	ip, #0
   3a978:	mov	sl, r3
   3a97c:	ldr	r3, [sp, #212]	; 0xd4
   3a980:	mov	r4, #0
   3a984:	cmp	ip, #0
   3a988:	str	r0, [sp, #32]
   3a98c:	mov	r8, r1
   3a990:	mov	r5, r2
   3a994:	str	lr, [sp, #164]	; 0xa4
   3a998:	str	r4, [sp, #128]	; 0x80
   3a99c:	str	r4, [sp, #52]	; 0x34
   3a9a0:	str	r4, [sp, #48]	; 0x30
   3a9a4:	str	r4, [sp, #124]	; 0x7c
   3a9a8:	str	r4, [sp, #132]	; 0x84
   3a9ac:	str	r4, [sp, #136]	; 0x88
   3a9b0:	str	r4, [sp, #140]	; 0x8c
   3a9b4:	strb	r4, [sp, #112]	; 0x70
   3a9b8:	str	r3, [sp, #28]
   3a9bc:	beq	3ae9c <ftello64@plt+0x2495c>
   3a9c0:	ldrb	r3, [sl]
   3a9c4:	cmp	r3, r4
   3a9c8:	streq	r3, [sp, #40]	; 0x28
   3a9cc:	streq	r3, [sp, #24]
   3a9d0:	bne	3b4e0 <ftello64@plt+0x24fa0>
   3a9d4:	adds	r4, r5, #0
   3a9d8:	movne	r4, #1
   3a9dc:	cmp	r8, #0
   3a9e0:	moveq	r4, #0
   3a9e4:	cmp	r4, #0
   3a9e8:	moveq	r6, r4
   3a9ec:	bne	3aef0 <ftello64@plt+0x249b0>
   3a9f0:	ldr	r3, [sp, #32]
   3a9f4:	cmp	r3, #0
   3a9f8:	beq	3aabc <ftello64@plt+0x2457c>
   3a9fc:	mov	r0, r3
   3aa00:	add	r2, sp, #52	; 0x34
   3aa04:	mov	r1, #0
   3aa08:	bl	3754c <ftello64@plt+0x2100c>
   3aa0c:	subs	r5, r0, #0
   3aa10:	beq	3ae20 <ftello64@plt+0x248e0>
   3aa14:	add	r0, sp, #96	; 0x60
   3aa18:	mov	r2, #1
   3aa1c:	mov	r1, #8
   3aa20:	bl	164ec <gcry_randomize@plt>
   3aa24:	mov	r3, #0
   3aa28:	mov	r1, #2048	; 0x800
   3aa2c:	mov	ip, #1
   3aa30:	mov	r0, #2
   3aa34:	stm	sp, {r1, r3}
   3aa38:	str	r0, [sp, #16]
   3aa3c:	str	r3, [sp, #8]
   3aa40:	str	sl, [sp, #12]
   3aa44:	add	r2, sp, #96	; 0x60
   3aa48:	str	ip, [sp, #20]
   3aa4c:	mov	r3, #8
   3aa50:	ldr	r1, [sp, #52]	; 0x34
   3aa54:	mov	r0, r5
   3aa58:	bl	38134 <ftello64@plt+0x21bf4>
   3aa5c:	cmp	r4, #0
   3aa60:	bne	3aed4 <ftello64@plt+0x24994>
   3aa64:	mov	r3, r4
   3aa68:	add	r2, sp, #96	; 0x60
   3aa6c:	add	r1, sp, #48	; 0x30
   3aa70:	str	r4, [sp]
   3aa74:	str	r1, [sp, #4]
   3aa78:	ldr	r1, [sp, #52]	; 0x34
   3aa7c:	mov	r0, r5
   3aa80:	bl	37a7c <ftello64@plt+0x2153c>
   3aa84:	lsl	r4, r6, #3
   3aa88:	add	r3, sp, #168	; 0xa8
   3aa8c:	add	r3, r3, r4
   3aa90:	str	r0, [r3, #-96]	; 0xffffffa0
   3aa94:	add	r3, sp, #168	; 0xa8
   3aa98:	add	r4, r3, r4
   3aa9c:	ldr	r3, [sp, #48]	; 0x30
   3aaa0:	mov	r0, r5
   3aaa4:	str	r3, [r4, #-92]	; 0xffffffa4
   3aaa8:	bl	156a0 <gcry_free@plt>
   3aaac:	ldr	r5, [r4, #-96]	; 0xffffffa0
   3aab0:	cmp	r5, #0
   3aab4:	beq	3ae20 <ftello64@plt+0x248e0>
   3aab8:	add	r6, r6, #1
   3aabc:	add	r3, sp, #168	; 0xa8
   3aac0:	add	r3, r3, r6, lsl #3
   3aac4:	mov	r8, #0
   3aac8:	str	r8, [r3, #-96]	; 0xffffffa0
   3aacc:	ldr	r9, [sp, #72]	; 0x48
   3aad0:	str	r8, [r3, #-92]	; 0xffffffa4
   3aad4:	cmp	r9, r8
   3aad8:	beq	3b8b8 <ftello64@plt+0x25378>
   3aadc:	add	r3, sp, #72	; 0x48
   3aae0:	ldr	r1, [r3, #4]
   3aae4:	ldr	r2, [r3, #8]!
   3aae8:	add	r8, r8, r1
   3aaec:	cmp	r2, #0
   3aaf0:	bne	3aae0 <ftello64@plt+0x245a0>
   3aaf4:	cmp	r8, #127	; 0x7f
   3aaf8:	bls	3aea8 <ftello64@plt+0x24968>
   3aafc:	cmp	r8, #255	; 0xff
   3ab00:	bhi	3b41c <ftello64@plt+0x24edc>
   3ab04:	mov	r4, #3
   3ab08:	add	r4, r8, r4
   3ab0c:	cmp	r4, #127	; 0x7f
   3ab10:	bhi	3aeb8 <ftello64@plt+0x24978>
   3ab14:	add	r7, r4, #2
   3ab18:	cmp	r7, #127	; 0x7f
   3ab1c:	movls	r5, #2
   3ab20:	bhi	3aecc <ftello64@plt+0x2498c>
   3ab24:	add	r5, r5, r7
   3ab28:	add	fp, r5, #11
   3ab2c:	cmp	fp, #127	; 0x7f
   3ab30:	movls	r2, #2
   3ab34:	bls	3ab44 <ftello64@plt+0x24604>
   3ab38:	cmp	fp, #255	; 0xff
   3ab3c:	movls	r2, #3
   3ab40:	bhi	3b400 <ftello64@plt+0x24ec0>
   3ab44:	add	r3, r5, #65	; 0x41
   3ab48:	add	r3, r3, r2
   3ab4c:	cmp	r3, #127	; 0x7f
   3ab50:	bls	3aba4 <ftello64@plt+0x24664>
   3ab54:	cmp	r3, #255	; 0xff
   3ab58:	bls	3b3c8 <ftello64@plt+0x24e88>
   3ab5c:	cmp	r3, #65536	; 0x10000
   3ab60:	bcs	3bb14 <ftello64@plt+0x255d4>
   3ab64:	add	r2, r3, #4
   3ab68:	mov	r0, r2
   3ab6c:	strd	r2, [sp, #32]
   3ab70:	bl	15364 <gcry_malloc@plt>
   3ab74:	ldr	r3, [sp, #36]	; 0x24
   3ab78:	subs	r5, r0, #0
   3ab7c:	beq	3bb48 <ftello64@plt+0x25608>
   3ab80:	lsr	r2, r3, #8
   3ab84:	strb	r3, [r5, #3]
   3ab88:	strb	r2, [r5, #2]
   3ab8c:	mov	r3, #48	; 0x30
   3ab90:	mvn	r2, #125	; 0x7d
   3ab94:	strb	r2, [r5, #1]
   3ab98:	strb	r3, [r5]
   3ab9c:	add	r2, r5, #4
   3aba0:	b	3abd0 <ftello64@plt+0x24690>
   3aba4:	add	r2, r3, #2
   3aba8:	mov	r0, r2
   3abac:	strd	r2, [sp, #32]
   3abb0:	bl	15364 <gcry_malloc@plt>
   3abb4:	ldr	r3, [sp, #36]	; 0x24
   3abb8:	subs	r5, r0, #0
   3abbc:	movne	r2, r5
   3abc0:	movne	r1, #48	; 0x30
   3abc4:	strbne	r1, [r2], #2
   3abc8:	strbne	r3, [r5, #1]
   3abcc:	beq	3bb48 <ftello64@plt+0x25608>
   3abd0:	mov	r1, #2
   3abd4:	mov	r3, #1
   3abd8:	cmp	fp, #127	; 0x7f
   3abdc:	strb	r1, [r2]
   3abe0:	strb	r3, [r2, #1]
   3abe4:	mov	r1, #3
   3abe8:	mov	r3, #48	; 0x30
   3abec:	strb	r3, [r2, #3]
   3abf0:	strb	r1, [r2, #2]
   3abf4:	strbls	fp, [r2, #4]
   3abf8:	addls	r3, r2, #5
   3abfc:	bls	3ac18 <ftello64@plt+0x246d8>
   3ac00:	cmp	fp, #255	; 0xff
   3ac04:	bhi	3b4bc <ftello64@plt+0x24f7c>
   3ac08:	mvn	r3, #126	; 0x7e
   3ac0c:	strb	r3, [r2, #4]
   3ac10:	add	r3, r2, #6
   3ac14:	strb	fp, [r2, #5]
   3ac18:	ldr	r2, [pc, #3380]	; 3b954 <ftello64@plt+0x25414>
   3ac1c:	cmp	r7, #127	; 0x7f
   3ac20:	mov	lr, #6
   3ac24:	ldm	r2!, {r0, r1}
   3ac28:	strb	lr, [r3]
   3ac2c:	strbls	r7, [r3, #12]
   3ac30:	ldrb	r2, [r2]
   3ac34:	str	r0, [r3, #2]
   3ac38:	mov	r0, #9
   3ac3c:	strb	r0, [r3, #1]
   3ac40:	mvn	r0, #95	; 0x5f
   3ac44:	strb	r2, [r3, #10]
   3ac48:	str	r1, [r3, #6]
   3ac4c:	strb	r0, [r3, #11]
   3ac50:	addls	r2, r3, #13
   3ac54:	bls	3ac70 <ftello64@plt+0x24730>
   3ac58:	cmp	r7, #255	; 0xff
   3ac5c:	bhi	3b498 <ftello64@plt+0x24f58>
   3ac60:	mvn	r2, #126	; 0x7e
   3ac64:	strb	r2, [r3, #12]
   3ac68:	add	r2, r3, #14
   3ac6c:	strb	r7, [r3, #13]
   3ac70:	cmp	r4, #127	; 0x7f
   3ac74:	mov	r3, #4
   3ac78:	strb	r3, [r2]
   3ac7c:	strbls	r4, [r2, #1]
   3ac80:	addls	r7, r2, #2
   3ac84:	bls	3aca0 <ftello64@plt+0x24760>
   3ac88:	cmp	r4, #255	; 0xff
   3ac8c:	bhi	3b474 <ftello64@plt+0x24f34>
   3ac90:	add	r7, r2, #3
   3ac94:	mvn	r3, #126	; 0x7e
   3ac98:	strb	r4, [r2, #2]
   3ac9c:	strb	r3, [r2, #1]
   3aca0:	mov	r3, #48	; 0x30
   3aca4:	cmp	r8, #127	; 0x7f
   3aca8:	strb	r3, [r7]
   3acac:	bhi	3b3ac <ftello64@plt+0x24e6c>
   3acb0:	add	r4, r7, #2
   3acb4:	strb	r8, [r7, #1]
   3acb8:	cmp	r9, #0
   3acbc:	addne	r8, sp, #72	; 0x48
   3acc0:	movne	r1, r9
   3acc4:	beq	3ace8 <ftello64@plt+0x247a8>
   3acc8:	ldr	r9, [r8, #4]
   3accc:	mov	r0, r4
   3acd0:	mov	r2, r9
   3acd4:	bl	15610 <memcpy@plt>
   3acd8:	ldr	r1, [r8, #8]!
   3acdc:	add	r4, r4, r9
   3ace0:	cmp	r1, #0
   3ace4:	bne	3acc8 <ftello64@plt+0x24788>
   3ace8:	add	r0, sp, #104	; 0x68
   3acec:	mov	r2, #1
   3acf0:	mov	r1, #8
   3acf4:	add	r8, sp, #144	; 0x90
   3acf8:	mov	r9, #20
   3acfc:	bl	164ec <gcry_randomize@plt>
   3ad00:	str	sl, [sp]
   3ad04:	add	r1, sp, #104	; 0x68
   3ad08:	str	r8, [sp, #8]
   3ad0c:	str	r9, [sp, #4]
   3ad10:	mov	r3, #2048	; 0x800
   3ad14:	mov	r2, #8
   3ad18:	mov	r0, #3
   3ad1c:	bl	37180 <ftello64@plt+0x20c40>
   3ad20:	subs	sl, r0, #0
   3ad24:	bne	3b860 <ftello64@plt+0x25320>
   3ad28:	mov	r2, #2
   3ad2c:	mov	r1, r2
   3ad30:	add	r0, sp, #68	; 0x44
   3ad34:	bl	15640 <gcry_md_open@plt>
   3ad38:	subs	fp, r0, #0
   3ad3c:	bne	3b870 <ftello64@plt+0x25330>
   3ad40:	mov	r2, r9
   3ad44:	mov	r1, r8
   3ad48:	ldr	r0, [sp, #68]	; 0x44
   3ad4c:	bl	15d0c <gcry_md_setkey@plt>
   3ad50:	cmp	r0, #0
   3ad54:	bne	3b890 <ftello64@plt+0x25350>
   3ad58:	sub	r2, r4, r7
   3ad5c:	mov	r1, r7
   3ad60:	ldr	r7, [pc, #3056]	; 3b958 <ftello64@plt+0x25418>
   3ad64:	ldr	r0, [sp, #68]	; 0x44
   3ad68:	bl	15688 <gcry_md_write@plt>
   3ad6c:	add	r8, r7, #48	; 0x30
   3ad70:	mov	lr, r4
   3ad74:	mov	ip, r7
   3ad78:	add	lr, lr, #16
   3ad7c:	ldm	ip!, {r0, r1, r2, r3}
   3ad80:	add	r7, r7, #16
   3ad84:	cmp	ip, r8
   3ad88:	str	r0, [lr, #-16]
   3ad8c:	str	r1, [lr, #-12]
   3ad90:	str	r2, [lr, #-8]
   3ad94:	str	r3, [lr, #-4]
   3ad98:	bne	3ad74 <ftello64@plt+0x24834>
   3ad9c:	ldrh	r1, [r7]
   3ada0:	ldrb	r2, [r7, #2]
   3ada4:	add	r3, sp, #104	; 0x68
   3ada8:	strh	r1, [lr]
   3adac:	strb	r2, [lr, #2]
   3adb0:	ldm	r3!, {r0, r1}
   3adb4:	add	r4, r4, #51	; 0x33
   3adb8:	str	r0, [r4, #-12]
   3adbc:	str	r1, [r4, #-8]
   3adc0:	ldr	r0, [sp, #68]	; 0x44
   3adc4:	mov	r1, #0
   3adc8:	bl	15520 <gcry_md_read@plt>
   3adcc:	ldr	r2, [r0]
   3add0:	ldr	lr, [r0, #4]
   3add4:	ldr	ip, [r0, #8]
   3add8:	ldr	r1, [r0, #12]
   3addc:	str	r2, [r4, #-34]	; 0xffffffde
   3ade0:	str	lr, [r4, #-30]	; 0xffffffe2
   3ade4:	str	ip, [r4, #-26]	; 0xffffffe6
   3ade8:	str	r1, [r4, #-22]	; 0xffffffea
   3adec:	ldr	r2, [r0, #16]
   3adf0:	ldr	r0, [sp, #68]	; 0x44
   3adf4:	str	r2, [r4, #-18]	; 0xffffffee
   3adf8:	bl	15484 <gcry_md_close@plt>
   3adfc:	ldr	r3, [sp, #32]
   3ae00:	sub	r4, r4, r5
   3ae04:	cmp	r4, r3
   3ae08:	beq	3ae1c <ftello64@plt+0x248dc>
   3ae0c:	mov	r1, r3
   3ae10:	mov	r2, r4
   3ae14:	ldr	r0, [pc, #2880]	; 3b95c <ftello64@plt+0x2541c>
   3ae18:	bl	488ec <ftello64@plt+0x323ac>
   3ae1c:	str	r4, [sp, #52]	; 0x34
   3ae20:	ldr	r4, [sp, #24]
   3ae24:	cmp	r4, #0
   3ae28:	beq	3ae40 <ftello64@plt+0x24900>
   3ae2c:	mov	r0, r4
   3ae30:	ldr	r1, [sp, #40]	; 0x28
   3ae34:	bl	499e8 <ftello64@plt+0x334a8>
   3ae38:	mov	r0, r4
   3ae3c:	bl	156a0 <gcry_free@plt>
   3ae40:	cmp	r6, #0
   3ae44:	beq	3ae68 <ftello64@plt+0x24928>
   3ae48:	add	r3, sp, #168	; 0xa8
   3ae4c:	add	r3, r3, r6, lsl #3
   3ae50:	ldr	r0, [r3, #-96]	; 0xffffffa0
   3ae54:	bl	156a0 <gcry_free@plt>
   3ae58:	cmp	r6, #1
   3ae5c:	beq	3ae68 <ftello64@plt+0x24928>
   3ae60:	ldr	r0, [sp, #80]	; 0x50
   3ae64:	bl	156a0 <gcry_free@plt>
   3ae68:	cmp	r5, #0
   3ae6c:	ldrne	r1, [sp, #52]	; 0x34
   3ae70:	beq	3b3a4 <ftello64@plt+0x24e64>
   3ae74:	ldr	r3, [pc, #2772]	; 3b950 <ftello64@plt+0x25410>
   3ae78:	ldr	r2, [sp, #164]	; 0xa4
   3ae7c:	ldr	r0, [sp, #28]
   3ae80:	ldr	r3, [r3]
   3ae84:	cmp	r2, r3
   3ae88:	str	r1, [r0]
   3ae8c:	mov	r0, r5
   3ae90:	bne	3bc88 <ftello64@plt+0x25748>
   3ae94:	add	sp, sp, #172	; 0xac
   3ae98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ae9c:	str	ip, [sp, #40]	; 0x28
   3aea0:	str	ip, [sp, #24]
   3aea4:	b	3a9d4 <ftello64@plt+0x24494>
   3aea8:	mov	r4, #2
   3aeac:	add	r4, r8, r4
   3aeb0:	cmp	r4, #127	; 0x7f
   3aeb4:	bls	3ab14 <ftello64@plt+0x245d4>
   3aeb8:	cmp	r4, #255	; 0xff
   3aebc:	bhi	3b5ac <ftello64@plt+0x2506c>
   3aec0:	add	r7, r4, #3
   3aec4:	cmp	r7, #255	; 0xff
   3aec8:	bhi	3b5c4 <ftello64@plt+0x25084>
   3aecc:	mov	r5, #3
   3aed0:	b	3ab24 <ftello64@plt+0x245e4>
   3aed4:	add	r0, sp, #48	; 0x30
   3aed8:	add	r1, sp, #112	; 0x70
   3aedc:	add	r3, sp, #124	; 0x7c
   3aee0:	add	r2, sp, #96	; 0x60
   3aee4:	str	r0, [sp, #4]
   3aee8:	str	r1, [sp]
   3aeec:	b	3aa78 <ftello64@plt+0x24538>
   3aef0:	mov	r3, r5
   3aef4:	mov	r2, r8
   3aef8:	add	r1, sp, #124	; 0x7c
   3aefc:	mov	r0, #2
   3af00:	bl	160a8 <gcry_md_hash_buffer@plt>
   3af04:	ldrb	r0, [sp, #143]	; 0x8f
   3af08:	ldrb	r1, [sp, #142]	; 0x8e
   3af0c:	ldrb	r2, [sp, #141]	; 0x8d
   3af10:	ldrb	r3, [sp, #140]	; 0x8c
   3af14:	str	r0, [sp, #12]
   3af18:	str	r1, [sp, #8]
   3af1c:	str	r2, [sp, #4]
   3af20:	str	r3, [sp]
   3af24:	mov	r2, #9
   3af28:	ldr	r3, [pc, #2608]	; 3b960 <ftello64@plt+0x25420>
   3af2c:	mov	r1, #1
   3af30:	add	r0, sp, #112	; 0x70
   3af34:	bl	15e50 <__sprintf_chk@plt>
   3af38:	add	r0, sp, #112	; 0x70
   3af3c:	bl	15cb8 <strlen@plt>
   3af40:	cmp	r0, #8
   3af44:	bne	3bc94 <ftello64@plt+0x25754>
   3af48:	cmp	r5, #127	; 0x7f
   3af4c:	bls	3b578 <ftello64@plt+0x25038>
   3af50:	cmp	r5, #255	; 0xff
   3af54:	bls	3b8dc <ftello64@plt+0x2539c>
   3af58:	cmp	r5, #65536	; 0x10000
   3af5c:	movcc	r7, #4
   3af60:	bcs	3bb64 <ftello64@plt+0x25624>
   3af64:	add	r7, r7, r5
   3af68:	cmp	r7, #127	; 0x7f
   3af6c:	movls	r6, #2
   3af70:	bhi	3b58c <ftello64@plt+0x2504c>
   3af74:	add	r6, r7, r6
   3af78:	add	r6, r6, #12
   3af7c:	cmp	r6, #127	; 0x7f
   3af80:	bls	3b624 <ftello64@plt+0x250e4>
   3af84:	cmp	r6, #255	; 0xff
   3af88:	bls	3b8d4 <ftello64@plt+0x25394>
   3af8c:	cmp	r6, #65536	; 0x10000
   3af90:	movcc	r9, #4
   3af94:	bcs	3bbbc <ftello64@plt+0x2567c>
   3af98:	add	r9, r6, r9
   3af9c:	cmp	r9, #127	; 0x7f
   3afa0:	movls	fp, #2
   3afa4:	bhi	3b638 <ftello64@plt+0x250f8>
   3afa8:	add	fp, r9, fp
   3afac:	add	fp, fp, #139	; 0x8b
   3afb0:	cmp	fp, #127	; 0x7f
   3afb4:	bls	3b5cc <ftello64@plt+0x2508c>
   3afb8:	cmp	fp, #255	; 0xff
   3afbc:	bls	3b8cc <ftello64@plt+0x2538c>
   3afc0:	cmp	fp, #65536	; 0x10000
   3afc4:	movcc	r3, #4
   3afc8:	bcs	3bb80 <ftello64@plt+0x25640>
   3afcc:	add	r3, r3, fp
   3afd0:	cmp	r3, #127	; 0x7f
   3afd4:	bhi	3b5dc <ftello64@plt+0x2509c>
   3afd8:	add	r0, r3, #10
   3afdc:	str	r3, [sp, #36]	; 0x24
   3afe0:	bl	15364 <gcry_malloc@plt>
   3afe4:	ldr	r3, [sp, #36]	; 0x24
   3afe8:	add	r2, r3, #2
   3afec:	str	r2, [sp, #44]	; 0x2c
   3aff0:	subs	r2, r0, #0
   3aff4:	str	r2, [sp, #36]	; 0x24
   3aff8:	beq	3bc24 <ftello64@plt+0x256e4>
   3affc:	ldr	r0, [sp, #36]	; 0x24
   3b000:	mov	r1, #48	; 0x30
   3b004:	mov	r2, r0
   3b008:	strb	r1, [r2], #2
   3b00c:	mov	r1, r0
   3b010:	strb	r3, [r0, #1]
   3b014:	cmp	fp, #127	; 0x7f
   3b018:	mov	r3, #48	; 0x30
   3b01c:	strb	r3, [r2]
   3b020:	strbls	fp, [r2, #1]
   3b024:	addls	r3, r2, #2
   3b028:	bls	3b044 <ftello64@plt+0x24b04>
   3b02c:	cmp	fp, #255	; 0xff
   3b030:	bhi	3b8e4 <ftello64@plt+0x253a4>
   3b034:	mvn	r3, #126	; 0x7e
   3b038:	strb	r3, [r2, #1]
   3b03c:	add	r3, r2, #3
   3b040:	strb	fp, [r2, #2]
   3b044:	ldr	r2, [pc, #2328]	; 3b964 <ftello64@plt+0x25424>
   3b048:	mov	lr, #6
   3b04c:	strb	lr, [r3]
   3b050:	ldm	r2!, {r0, r1}
   3b054:	cmp	r9, #127	; 0x7f
   3b058:	strbls	r9, [r3, #14]
   3b05c:	ldrh	lr, [r2]
   3b060:	ldrb	r2, [r2, #2]
   3b064:	str	r0, [r3, #2]
   3b068:	str	r1, [r3, #6]
   3b06c:	mov	r0, #11
   3b070:	mvn	r1, #95	; 0x5f
   3b074:	strb	r2, [r3, #12]
   3b078:	strb	r0, [r3, #1]
   3b07c:	strh	lr, [r3, #10]
   3b080:	strb	r1, [r3, #13]
   3b084:	addls	r2, r3, #15
   3b088:	bls	3b0a4 <ftello64@plt+0x24b64>
   3b08c:	cmp	r9, #255	; 0xff
   3b090:	bhi	3b92c <ftello64@plt+0x253ec>
   3b094:	mvn	r2, #126	; 0x7e
   3b098:	strb	r2, [r3, #14]
   3b09c:	add	r2, r3, #16
   3b0a0:	strb	r9, [r3, #15]
   3b0a4:	cmp	r6, #127	; 0x7f
   3b0a8:	mov	r3, #48	; 0x30
   3b0ac:	strb	r3, [r2]
   3b0b0:	strbls	r6, [r2, #1]
   3b0b4:	addls	r3, r2, #2
   3b0b8:	bls	3b0d4 <ftello64@plt+0x24b94>
   3b0bc:	cmp	r6, #255	; 0xff
   3b0c0:	bhi	3b9ac <ftello64@plt+0x2546c>
   3b0c4:	mvn	r3, #126	; 0x7e
   3b0c8:	strb	r3, [r2, #1]
   3b0cc:	add	r3, r2, #3
   3b0d0:	strb	r6, [r2, #2]
   3b0d4:	ldr	r2, [pc, #2188]	; 3b968 <ftello64@plt+0x25428>
   3b0d8:	cmp	r7, #127	; 0x7f
   3b0dc:	mov	lr, #6
   3b0e0:	ldm	r2!, {r0, r1}
   3b0e4:	strb	lr, [r3]
   3b0e8:	strbls	r7, [r3, #13]
   3b0ec:	ldrh	r2, [r2]
   3b0f0:	str	r0, [r3, #2]
   3b0f4:	mov	r0, #10
   3b0f8:	strb	r0, [r3, #1]
   3b0fc:	mvn	r0, #95	; 0x5f
   3b100:	strh	r2, [r3, #10]
   3b104:	str	r1, [r3, #6]
   3b108:	strb	r0, [r3, #12]
   3b10c:	addls	r2, r3, #14
   3b110:	bls	3b12c <ftello64@plt+0x24bec>
   3b114:	cmp	r7, #255	; 0xff
   3b118:	bhi	3b9d0 <ftello64@plt+0x25490>
   3b11c:	mvn	r2, #126	; 0x7e
   3b120:	strb	r2, [r3, #13]
   3b124:	add	r2, r3, #15
   3b128:	strb	r7, [r3, #14]
   3b12c:	cmp	r5, #127	; 0x7f
   3b130:	mov	r3, #4
   3b134:	strb	r3, [r2]
   3b138:	strbls	r5, [r2, #1]
   3b13c:	addls	r0, r2, #2
   3b140:	bls	3b15c <ftello64@plt+0x24c1c>
   3b144:	cmp	r5, #255	; 0xff
   3b148:	bhi	3b908 <ftello64@plt+0x253c8>
   3b14c:	add	r0, r2, #3
   3b150:	mvn	r3, #126	; 0x7e
   3b154:	strb	r5, [r2, #2]
   3b158:	strb	r3, [r2, #1]
   3b15c:	add	r6, r0, r5
   3b160:	mov	r1, r8
   3b164:	mov	r2, r5
   3b168:	bl	15610 <memcpy@plt>
   3b16c:	mov	r2, #106	; 0x6a
   3b170:	mov	r0, r6
   3b174:	ldr	r1, [pc, #2032]	; 3b96c <ftello64@plt+0x2542c>
   3b178:	bl	15610 <memcpy@plt>
   3b17c:	add	r2, sp, #112	; 0x70
   3b180:	mov	r3, r6
   3b184:	add	r0, r6, #16
   3b188:	ldrb	r1, [r2], #1
   3b18c:	add	r3, r3, #2
   3b190:	strb	r1, [r3, #72]	; 0x48
   3b194:	cmp	r0, r3
   3b198:	bne	3b188 <ftello64@plt+0x24c48>
   3b19c:	add	ip, sp, #124	; 0x7c
   3b1a0:	ldr	r7, [sp, #36]	; 0x24
   3b1a4:	ldm	ip!, {r0, r1, r2, r3}
   3b1a8:	add	r5, r6, #126	; 0x7e
   3b1ac:	ldr	r8, [sp, #44]	; 0x2c
   3b1b0:	add	lr, r6, #106	; 0x6a
   3b1b4:	str	r0, [r6, #106]	; 0x6a
   3b1b8:	sub	r7, r5, r7
   3b1bc:	ldr	r0, [ip]
   3b1c0:	cmp	r7, r8
   3b1c4:	str	r1, [lr, #4]
   3b1c8:	str	r0, [lr, #16]
   3b1cc:	str	r2, [lr, #8]
   3b1d0:	str	r3, [lr, #12]
   3b1d4:	beq	3b1e8 <ftello64@plt+0x24ca8>
   3b1d8:	mov	r1, r8
   3b1dc:	mov	r2, r7
   3b1e0:	ldr	r0, [pc, #1908]	; 3b95c <ftello64@plt+0x2541c>
   3b1e4:	bl	488ec <ftello64@plt+0x323ac>
   3b1e8:	and	r3, r7, #7
   3b1ec:	rsb	r2, r3, #8
   3b1f0:	rsb	r3, r3, #134	; 0x86
   3b1f4:	add	r6, r6, r3
   3b1f8:	uxtb	r3, r2
   3b1fc:	strb	r3, [r5], #1
   3b200:	cmp	r6, r5
   3b204:	bne	3b1fc <ftello64@plt+0x24cbc>
   3b208:	add	r7, r7, r2
   3b20c:	add	r0, sp, #96	; 0x60
   3b210:	mov	r2, #1
   3b214:	mov	r1, #8
   3b218:	str	r7, [sp, #52]	; 0x34
   3b21c:	bl	164ec <gcry_randomize@plt>
   3b220:	ldr	r0, [pc, #1864]	; 3b970 <ftello64@plt+0x25430>
   3b224:	mov	r5, #0
   3b228:	mov	r1, #1
   3b22c:	mov	r3, #2048	; 0x800
   3b230:	strd	r0, [sp, #16]
   3b234:	stm	sp, {r3, r5}
   3b238:	str	r5, [sp, #8]
   3b23c:	str	sl, [sp, #12]
   3b240:	add	r2, sp, #96	; 0x60
   3b244:	mov	r3, #8
   3b248:	ldr	r1, [sp, #52]	; 0x34
   3b24c:	ldr	r0, [sp, #36]	; 0x24
   3b250:	bl	38134 <ftello64@plt+0x21bf4>
   3b254:	ldr	r7, [sp, #52]	; 0x34
   3b258:	cmp	r7, #127	; 0x7f
   3b25c:	movls	r5, #2
   3b260:	bls	3b27c <ftello64@plt+0x24d3c>
   3b264:	cmp	r7, #255	; 0xff
   3b268:	movls	r5, #3
   3b26c:	bls	3b27c <ftello64@plt+0x24d3c>
   3b270:	cmp	r7, #65536	; 0x10000
   3b274:	movcc	r5, #4
   3b278:	bcs	3bc18 <ftello64@plt+0x256d8>
   3b27c:	add	r3, r7, #41	; 0x29
   3b280:	add	r5, r3, r5
   3b284:	cmp	r5, #127	; 0x7f
   3b288:	movls	r6, #2
   3b28c:	bls	3b2a8 <ftello64@plt+0x24d68>
   3b290:	cmp	r5, #255	; 0xff
   3b294:	movls	r6, #3
   3b298:	bls	3b2a8 <ftello64@plt+0x24d68>
   3b29c:	cmp	r5, #65536	; 0x10000
   3b2a0:	movcc	r6, #4
   3b2a4:	bcs	3bc58 <ftello64@plt+0x25718>
   3b2a8:	add	r3, r5, #3
   3b2ac:	add	r6, r6, r3
   3b2b0:	cmp	r6, #127	; 0x7f
   3b2b4:	bls	3b830 <ftello64@plt+0x252f0>
   3b2b8:	cmp	r6, #255	; 0xff
   3b2bc:	bls	3b9f4 <ftello64@plt+0x254b4>
   3b2c0:	cmp	r6, #65536	; 0x10000
   3b2c4:	movcc	r9, #4
   3b2c8:	bcs	3bc3c <ftello64@plt+0x256fc>
   3b2cc:	add	r9, r6, r9
   3b2d0:	cmp	r9, #127	; 0x7f
   3b2d4:	movls	r3, #2
   3b2d8:	bhi	3b844 <ftello64@plt+0x25304>
   3b2dc:	add	r3, r9, r3
   3b2e0:	add	fp, r3, #11
   3b2e4:	cmp	fp, #127	; 0x7f
   3b2e8:	bls	3b658 <ftello64@plt+0x25118>
   3b2ec:	cmp	fp, #255	; 0xff
   3b2f0:	bls	3b9fc <ftello64@plt+0x254bc>
   3b2f4:	cmp	fp, #65536	; 0x10000
   3b2f8:	bcs	3b338 <ftello64@plt+0x24df8>
   3b2fc:	add	r3, r3, #15
   3b300:	mov	r0, r3
   3b304:	str	r3, [sp, #44]	; 0x2c
   3b308:	bl	15364 <gcry_malloc@plt>
   3b30c:	subs	r8, r0, #0
   3b310:	beq	3b360 <ftello64@plt+0x24e20>
   3b314:	lsr	r3, fp, #8
   3b318:	mov	r2, #48	; 0x30
   3b31c:	strb	r3, [r8, #2]
   3b320:	mvn	r3, #125	; 0x7d
   3b324:	strb	r3, [r8, #1]
   3b328:	strb	fp, [r8, #3]
   3b32c:	strb	r2, [r8]
   3b330:	add	r3, r8, #4
   3b334:	b	3b680 <ftello64@plt+0x25140>
   3b338:	ldr	r0, [pc, #1620]	; 3b994 <ftello64@plt+0x25454>
   3b33c:	bl	487a0 <ftello64@plt+0x32260>
   3b340:	mov	r0, fp
   3b344:	bl	15364 <gcry_malloc@plt>
   3b348:	subs	r8, r0, #0
   3b34c:	movne	r3, r8
   3b350:	movne	r2, #48	; 0x30
   3b354:	strne	fp, [sp, #44]	; 0x2c
   3b358:	strbne	r2, [r3], #1
   3b35c:	bne	3b680 <ftello64@plt+0x25140>
   3b360:	ldr	r0, [pc, #1576]	; 3b990 <ftello64@plt+0x25450>
   3b364:	bl	487a0 <ftello64@plt+0x32260>
   3b368:	ldr	r2, [sp, #48]	; 0x30
   3b36c:	mov	r3, #0
   3b370:	ldr	r0, [sp, #36]	; 0x24
   3b374:	str	r2, [sp, #76]	; 0x4c
   3b378:	str	r3, [sp, #72]	; 0x48
   3b37c:	bl	156a0 <gcry_free@plt>
   3b380:	ldr	r4, [sp, #24]
   3b384:	cmp	r4, #0
   3b388:	beq	3b3a0 <ftello64@plt+0x24e60>
   3b38c:	mov	r0, r4
   3b390:	ldr	r1, [sp, #40]	; 0x28
   3b394:	bl	499e8 <ftello64@plt+0x334a8>
   3b398:	mov	r0, r4
   3b39c:	bl	156a0 <gcry_free@plt>
   3b3a0:	mov	r5, #0
   3b3a4:	mov	r1, r5
   3b3a8:	b	3ae74 <ftello64@plt+0x24934>
   3b3ac:	cmp	r8, #255	; 0xff
   3b3b0:	bhi	3b450 <ftello64@plt+0x24f10>
   3b3b4:	mvn	r3, #126	; 0x7e
   3b3b8:	strb	r8, [r7, #2]
   3b3bc:	strb	r3, [r7, #1]
   3b3c0:	add	r4, r7, #3
   3b3c4:	b	3acb8 <ftello64@plt+0x24778>
   3b3c8:	add	r2, r3, #3
   3b3cc:	mov	r0, r2
   3b3d0:	strd	r2, [sp, #32]
   3b3d4:	bl	15364 <gcry_malloc@plt>
   3b3d8:	ldr	r3, [sp, #36]	; 0x24
   3b3dc:	subs	r5, r0, #0
   3b3e0:	beq	3bb48 <ftello64@plt+0x25608>
   3b3e4:	mov	r2, #48	; 0x30
   3b3e8:	strb	r3, [r5, #2]
   3b3ec:	mvn	r3, #126	; 0x7e
   3b3f0:	strb	r2, [r5]
   3b3f4:	strb	r3, [r5, #1]
   3b3f8:	add	r2, r5, #3
   3b3fc:	b	3abd0 <ftello64@plt+0x24690>
   3b400:	cmp	fp, #65536	; 0x10000
   3b404:	movcc	r2, #4
   3b408:	bcc	3ab44 <ftello64@plt+0x24604>
   3b40c:	ldr	r0, [pc, #1408]	; 3b994 <ftello64@plt+0x25454>
   3b410:	bl	487a0 <ftello64@plt+0x32260>
   3b414:	mov	r2, #0
   3b418:	b	3ab44 <ftello64@plt+0x24604>
   3b41c:	cmp	r8, #65536	; 0x10000
   3b420:	movcc	r4, #4
   3b424:	bcc	3aeac <ftello64@plt+0x2496c>
   3b428:	ldr	r0, [pc, #1380]	; 3b994 <ftello64@plt+0x25454>
   3b42c:	bl	487a0 <ftello64@plt+0x32260>
   3b430:	mov	r4, r8
   3b434:	ldr	r0, [pc, #1368]	; 3b994 <ftello64@plt+0x25454>
   3b438:	bl	487a0 <ftello64@plt+0x32260>
   3b43c:	mov	r7, r4
   3b440:	ldr	r0, [pc, #1356]	; 3b994 <ftello64@plt+0x25454>
   3b444:	bl	487a0 <ftello64@plt+0x32260>
   3b448:	mov	r5, r7
   3b44c:	b	3ab28 <ftello64@plt+0x245e8>
   3b450:	cmp	r8, #65536	; 0x10000
   3b454:	lsrcc	r2, r8, #8
   3b458:	mvncc	r3, #125	; 0x7d
   3b45c:	addcs	r4, r7, #1
   3b460:	strbcc	r8, [r7, #3]
   3b464:	strbcc	r2, [r7, #2]
   3b468:	strbcc	r3, [r7, #1]
   3b46c:	addcc	r4, r7, #4
   3b470:	b	3acb8 <ftello64@plt+0x24778>
   3b474:	cmp	r4, #65536	; 0x10000
   3b478:	strbcc	r4, [r2, #3]
   3b47c:	mvncc	r3, #125	; 0x7d
   3b480:	lsrcc	r4, r4, #8
   3b484:	addcs	r7, r2, #1
   3b488:	addcc	r7, r2, #4
   3b48c:	strbcc	r4, [r2, #2]
   3b490:	strbcc	r3, [r2, #1]
   3b494:	b	3aca0 <ftello64@plt+0x24760>
   3b498:	cmp	r7, #65536	; 0x10000
   3b49c:	strbcc	r7, [r3, #14]
   3b4a0:	mvncc	r1, #125	; 0x7d
   3b4a4:	lsrcc	r7, r7, #8
   3b4a8:	addcs	r2, r3, #12
   3b4ac:	addcc	r2, r3, #15
   3b4b0:	strbcc	r7, [r3, #13]
   3b4b4:	strbcc	r1, [r3, #12]
   3b4b8:	b	3ac70 <ftello64@plt+0x24730>
   3b4bc:	cmp	fp, #65536	; 0x10000
   3b4c0:	strbcc	fp, [r2, #6]
   3b4c4:	mvncc	r1, #125	; 0x7d
   3b4c8:	lsrcc	fp, fp, #8
   3b4cc:	addcs	r3, r2, #4
   3b4d0:	addcc	r3, r2, #7
   3b4d4:	strbcc	fp, [r2, #5]
   3b4d8:	strbcc	r1, [r2, #4]
   3b4dc:	b	3ac18 <ftello64@plt+0x246d8>
   3b4e0:	mov	r0, sl
   3b4e4:	bl	15cb8 <strlen@plt>
   3b4e8:	lsl	r9, r0, #1
   3b4ec:	add	r3, r9, #1
   3b4f0:	mov	r0, r3
   3b4f4:	str	r3, [sp, #40]	; 0x28
   3b4f8:	bl	15a78 <gcry_malloc_secure@plt>
   3b4fc:	subs	r3, r0, #0
   3b500:	str	r3, [sp, #24]
   3b504:	beq	3bb58 <ftello64@plt+0x25618>
   3b508:	ldr	r1, [pc, #1124]	; 3b974 <ftello64@plt+0x25434>
   3b50c:	mov	r0, r6
   3b510:	bl	4514c <ftello64@plt+0x2ec0c>
   3b514:	cmn	r0, #1
   3b518:	mov	r7, r0
   3b51c:	beq	3bc68 <ftello64@plt+0x25728>
   3b520:	mov	r0, sl
   3b524:	str	sl, [sp, #56]	; 0x38
   3b528:	bl	15cb8 <strlen@plt>
   3b52c:	add	r3, sp, #68	; 0x44
   3b530:	ldr	ip, [sp, #24]
   3b534:	str	r3, [sp]
   3b538:	add	r2, sp, #64	; 0x40
   3b53c:	add	r3, sp, #60	; 0x3c
   3b540:	add	r1, sp, #56	; 0x38
   3b544:	str	ip, [sp, #60]	; 0x3c
   3b548:	str	r9, [sp, #68]	; 0x44
   3b54c:	str	r0, [sp, #64]	; 0x40
   3b550:	mov	r0, r7
   3b554:	bl	45150 <ftello64@plt+0x2ec10>
   3b558:	cmn	r0, #1
   3b55c:	beq	3bbd8 <ftello64@plt+0x25698>
   3b560:	ldr	r3, [sp, #60]	; 0x3c
   3b564:	mov	r0, r7
   3b568:	ldr	sl, [sp, #24]
   3b56c:	strb	r4, [r3]
   3b570:	bl	45154 <ftello64@plt+0x2ec14>
   3b574:	b	3a9d4 <ftello64@plt+0x24494>
   3b578:	mov	r7, #2
   3b57c:	add	r7, r7, r5
   3b580:	cmp	r7, #127	; 0x7f
   3b584:	movls	r6, #2
   3b588:	bls	3af74 <ftello64@plt+0x24a34>
   3b58c:	cmp	r7, #255	; 0xff
   3b590:	movls	r6, #3
   3b594:	bls	3af74 <ftello64@plt+0x24a34>
   3b598:	cmp	r7, #65536	; 0x10000
   3b59c:	movcc	r6, #4
   3b5a0:	bcc	3af74 <ftello64@plt+0x24a34>
   3b5a4:	mov	r6, r7
   3b5a8:	b	3bb70 <ftello64@plt+0x25630>
   3b5ac:	ldr	r3, [pc, #964]	; 3b978 <ftello64@plt+0x25438>
   3b5b0:	cmp	r4, r3
   3b5b4:	bhi	3b434 <ftello64@plt+0x24ef4>
   3b5b8:	add	r7, r4, #4
   3b5bc:	cmp	r7, r3
   3b5c0:	bhi	3b440 <ftello64@plt+0x24f00>
   3b5c4:	mov	r5, #4
   3b5c8:	b	3ab24 <ftello64@plt+0x245e4>
   3b5cc:	mov	r3, #2
   3b5d0:	add	r3, r3, fp
   3b5d4:	cmp	r3, #127	; 0x7f
   3b5d8:	bls	3afd8 <ftello64@plt+0x24a98>
   3b5dc:	cmp	r3, #255	; 0xff
   3b5e0:	bhi	3bac0 <ftello64@plt+0x25580>
   3b5e4:	add	r0, r3, #11
   3b5e8:	str	r3, [sp, #36]	; 0x24
   3b5ec:	bl	15364 <gcry_malloc@plt>
   3b5f0:	ldr	r3, [sp, #36]	; 0x24
   3b5f4:	add	r2, r3, #3
   3b5f8:	str	r2, [sp, #44]	; 0x2c
   3b5fc:	subs	r1, r0, #0
   3b600:	str	r1, [sp, #36]	; 0x24
   3b604:	beq	3bc24 <ftello64@plt+0x256e4>
   3b608:	strb	r3, [r1, #2]
   3b60c:	mov	r3, #48	; 0x30
   3b610:	strb	r3, [r1]
   3b614:	mvn	r3, #126	; 0x7e
   3b618:	add	r2, r1, #3
   3b61c:	strb	r3, [r1, #1]
   3b620:	b	3b014 <ftello64@plt+0x24ad4>
   3b624:	mov	r9, #2
   3b628:	add	r9, r6, r9
   3b62c:	cmp	r9, #127	; 0x7f
   3b630:	movls	fp, #2
   3b634:	bls	3afa8 <ftello64@plt+0x24a68>
   3b638:	cmp	r9, #255	; 0xff
   3b63c:	movls	fp, #3
   3b640:	bls	3afa8 <ftello64@plt+0x24a68>
   3b644:	cmp	r9, #65536	; 0x10000
   3b648:	movcc	fp, #4
   3b64c:	bcc	3afa8 <ftello64@plt+0x24a68>
   3b650:	mov	fp, r9
   3b654:	b	3bbc8 <ftello64@plt+0x25688>
   3b658:	add	r3, r3, #13
   3b65c:	mov	r0, r3
   3b660:	str	r3, [sp, #44]	; 0x2c
   3b664:	bl	15364 <gcry_malloc@plt>
   3b668:	subs	r8, r0, #0
   3b66c:	movne	r3, r8
   3b670:	movne	r2, #48	; 0x30
   3b674:	strbne	r2, [r3], #2
   3b678:	strbne	fp, [r8, #1]
   3b67c:	beq	3b360 <ftello64@plt+0x24e20>
   3b680:	ldr	r2, [pc, #756]	; 3b97c <ftello64@plt+0x2543c>
   3b684:	cmp	r9, #127	; 0x7f
   3b688:	mov	lr, #6
   3b68c:	ldm	r2!, {r0, r1}
   3b690:	strb	lr, [r3]
   3b694:	strbls	r9, [r3, #12]
   3b698:	ldrb	r2, [r2]
   3b69c:	str	r0, [r3, #2]
   3b6a0:	mov	r0, #9
   3b6a4:	strb	r0, [r3, #1]
   3b6a8:	mvn	r0, #95	; 0x5f
   3b6ac:	strb	r2, [r3, #10]
   3b6b0:	str	r1, [r3, #6]
   3b6b4:	strb	r0, [r3, #11]
   3b6b8:	addls	r2, r3, #13
   3b6bc:	bls	3b6d8 <ftello64@plt+0x25198>
   3b6c0:	cmp	r9, #255	; 0xff
   3b6c4:	bhi	3ba30 <ftello64@plt+0x254f0>
   3b6c8:	mvn	r2, #126	; 0x7e
   3b6cc:	strb	r2, [r3, #12]
   3b6d0:	add	r2, r3, #14
   3b6d4:	strb	r9, [r3, #13]
   3b6d8:	cmp	r6, #127	; 0x7f
   3b6dc:	mov	r3, #48	; 0x30
   3b6e0:	strb	r3, [r2]
   3b6e4:	strbls	r6, [r2, #1]
   3b6e8:	addls	r3, r2, #2
   3b6ec:	bls	3b708 <ftello64@plt+0x251c8>
   3b6f0:	cmp	r6, #255	; 0xff
   3b6f4:	bhi	3ba54 <ftello64@plt+0x25514>
   3b6f8:	mvn	r3, #126	; 0x7e
   3b6fc:	strb	r3, [r2, #1]
   3b700:	add	r3, r2, #3
   3b704:	strb	r6, [r2, #2]
   3b708:	mov	r1, #2
   3b70c:	mov	r2, #1
   3b710:	cmp	r5, #127	; 0x7f
   3b714:	strb	r1, [r3]
   3b718:	strb	r2, [r3, #1]
   3b71c:	mov	r1, #0
   3b720:	mov	r2, #48	; 0x30
   3b724:	strb	r1, [r3, #2]
   3b728:	strb	r2, [r3, #3]
   3b72c:	strbls	r5, [r3, #4]
   3b730:	addls	lr, r3, #5
   3b734:	bls	3b750 <ftello64@plt+0x25210>
   3b738:	cmp	r5, #255	; 0xff
   3b73c:	bhi	3ba78 <ftello64@plt+0x25538>
   3b740:	add	lr, r3, #6
   3b744:	mvn	r2, #126	; 0x7e
   3b748:	strb	r5, [r3, #5]
   3b74c:	strb	r2, [r3, #4]
   3b750:	ldr	ip, [pc, #508]	; 3b954 <ftello64@plt+0x25414>
   3b754:	mov	r3, #6
   3b758:	strb	r3, [lr]
   3b75c:	ldm	ip!, {r0, r1}
   3b760:	mov	r3, #9
   3b764:	strb	r3, [lr, #1]
   3b768:	ldrb	fp, [ip], #364	; 0x16c
   3b76c:	str	r0, [lr, #2]
   3b770:	str	r1, [lr, #6]
   3b774:	add	r5, sp, #96	; 0x60
   3b778:	ldm	ip!, {r0, r1, r2, r3}
   3b77c:	cmp	r7, #127	; 0x7f
   3b780:	mvn	r9, #127	; 0x7f
   3b784:	strb	fp, [lr, #10]
   3b788:	str	r0, [lr, #11]
   3b78c:	str	r1, [lr, #15]
   3b790:	str	r2, [lr, #19]
   3b794:	ldm	ip!, {r0, r1, r2}
   3b798:	str	r3, [lr, #23]
   3b79c:	strb	r9, [lr, #41]	; 0x29
   3b7a0:	str	r0, [lr, #27]
   3b7a4:	ldrh	r3, [ip]
   3b7a8:	ldm	r5!, {r0, r1}
   3b7ac:	str	r2, [lr, #35]	; 0x23
   3b7b0:	strh	r3, [lr, #39]	; 0x27
   3b7b4:	str	r0, [lr, #29]
   3b7b8:	str	r1, [lr, #33]	; 0x21
   3b7bc:	strbls	r7, [lr, #42]	; 0x2a
   3b7c0:	addls	r3, lr, #43	; 0x2b
   3b7c4:	bls	3b7e0 <ftello64@plt+0x252a0>
   3b7c8:	cmp	r7, #255	; 0xff
   3b7cc:	bhi	3ba9c <ftello64@plt+0x2555c>
   3b7d0:	mvn	r3, #126	; 0x7e
   3b7d4:	strb	r3, [lr, #42]	; 0x2a
   3b7d8:	add	r3, lr, #44	; 0x2c
   3b7dc:	strb	r7, [lr, #43]	; 0x2b
   3b7e0:	mov	r2, r7
   3b7e4:	mov	r0, r3
   3b7e8:	ldr	r1, [sp, #36]	; 0x24
   3b7ec:	bl	15610 <memcpy@plt>
   3b7f0:	ldr	r3, [sp, #44]	; 0x2c
   3b7f4:	add	r7, r0, r7
   3b7f8:	sub	r7, r7, r8
   3b7fc:	cmp	r7, r3
   3b800:	beq	3b814 <ftello64@plt+0x252d4>
   3b804:	mov	r1, r3
   3b808:	mov	r2, r7
   3b80c:	ldr	r0, [pc, #328]	; 3b95c <ftello64@plt+0x2541c>
   3b810:	bl	488ec <ftello64@plt+0x323ac>
   3b814:	ldr	r0, [sp, #36]	; 0x24
   3b818:	str	r7, [sp, #48]	; 0x30
   3b81c:	str	r8, [sp, #72]	; 0x48
   3b820:	str	r7, [sp, #76]	; 0x4c
   3b824:	mov	r6, #1
   3b828:	bl	156a0 <gcry_free@plt>
   3b82c:	b	3a9f0 <ftello64@plt+0x244b0>
   3b830:	mov	r9, #2
   3b834:	add	r9, r6, r9
   3b838:	cmp	r9, #127	; 0x7f
   3b83c:	movls	r3, #2
   3b840:	bls	3b2dc <ftello64@plt+0x24d9c>
   3b844:	cmp	r9, #255	; 0xff
   3b848:	movls	r3, #3
   3b84c:	bls	3b2dc <ftello64@plt+0x24d9c>
   3b850:	cmp	r9, #65536	; 0x10000
   3b854:	movcc	r3, #4
   3b858:	bcc	3b2dc <ftello64@plt+0x24d9c>
   3b85c:	b	3bc48 <ftello64@plt+0x25708>
   3b860:	mov	r0, r5
   3b864:	bl	156a0 <gcry_free@plt>
   3b868:	mov	r5, #0
   3b86c:	b	3ae20 <ftello64@plt+0x248e0>
   3b870:	bl	161e0 <gpg_strerror@plt>
   3b874:	mov	r1, r0
   3b878:	ldr	r0, [pc, #256]	; 3b980 <ftello64@plt+0x25440>
   3b87c:	bl	487a0 <ftello64@plt+0x32260>
   3b880:	mov	r0, r5
   3b884:	bl	156a0 <gcry_free@plt>
   3b888:	mov	r5, sl
   3b88c:	b	3ae20 <ftello64@plt+0x248e0>
   3b890:	bl	161e0 <gpg_strerror@plt>
   3b894:	mov	r1, r0
   3b898:	ldr	r0, [pc, #228]	; 3b984 <ftello64@plt+0x25444>
   3b89c:	bl	487a0 <ftello64@plt+0x32260>
   3b8a0:	ldr	r0, [sp, #68]	; 0x44
   3b8a4:	bl	15484 <gcry_md_close@plt>
   3b8a8:	mov	r0, r5
   3b8ac:	bl	156a0 <gcry_free@plt>
   3b8b0:	mov	r5, fp
   3b8b4:	b	3ae20 <ftello64@plt+0x248e0>
   3b8b8:	mov	r4, #2
   3b8bc:	mov	r5, r4
   3b8c0:	mov	r8, r9
   3b8c4:	mov	r7, #4
   3b8c8:	b	3ab24 <ftello64@plt+0x245e4>
   3b8cc:	mov	r3, #3
   3b8d0:	b	3afcc <ftello64@plt+0x24a8c>
   3b8d4:	mov	r9, #3
   3b8d8:	b	3af98 <ftello64@plt+0x24a58>
   3b8dc:	mov	r7, #3
   3b8e0:	b	3af64 <ftello64@plt+0x24a24>
   3b8e4:	cmp	fp, #65536	; 0x10000
   3b8e8:	strbcc	fp, [r2, #3]
   3b8ec:	mvncc	r1, #125	; 0x7d
   3b8f0:	lsrcc	fp, fp, #8
   3b8f4:	addcs	r3, r2, #1
   3b8f8:	addcc	r3, r2, #4
   3b8fc:	strbcc	fp, [r2, #2]
   3b900:	strbcc	r1, [r2, #1]
   3b904:	b	3b044 <ftello64@plt+0x24b04>
   3b908:	cmp	r5, #65536	; 0x10000
   3b90c:	mvncc	r3, #125	; 0x7d
   3b910:	strbcc	r3, [r2, #1]
   3b914:	lsrcc	r3, r5, #8
   3b918:	addcs	r0, r2, #1
   3b91c:	addcc	r0, r2, #4
   3b920:	strbcc	r5, [r2, #3]
   3b924:	strbcc	r3, [r2, #2]
   3b928:	b	3b15c <ftello64@plt+0x24c1c>
   3b92c:	cmp	r9, #65536	; 0x10000
   3b930:	strbcc	r9, [r3, #16]
   3b934:	mvncc	r1, #125	; 0x7d
   3b938:	lsrcc	r9, r9, #8
   3b93c:	addcs	r2, r3, #14
   3b940:	addcc	r2, r3, #17
   3b944:	strbcc	r9, [r3, #15]
   3b948:	strbcc	r1, [r3, #14]
   3b94c:	b	3b0a4 <ftello64@plt+0x24b64>
   3b950:	andeq	pc, r7, r8, lsl #15
   3b954:	andeq	r9, r6, ip, ror #25
   3b958:	andeq	r9, r6, r0, lsl #29
   3b95c:	andeq	sl, r6, r4, asr r0
   3b960:	andeq	sl, r6, r0, lsl r6
   3b964:	andeq	r9, r6, ip, lsl lr
   3b968:	andeq	r9, r6, r0, asr #28
   3b96c:	andeq	r9, r6, r4, lsr #26
   3b970:	andeq	r0, r0, r3, lsr r1
   3b974:	andeq	sl, r6, ip, lsr r1
   3b978:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   3b97c:	ldrdeq	r9, [r6], -r4
   3b980:	andeq	r9, r6, r8, ror #29
   3b984:	andeq	sl, r6, ip, lsr r6
   3b988:	andeq	sl, r6, r8, lsl #2
   3b98c:	ldrdeq	sl, [r6], -r4
   3b990:	andeq	sl, r6, r8, lsr r0
   3b994:	andeq	r9, r6, r0, lsl #31
   3b998:	muleq	r6, ip, r5
   3b99c:	andeq	r9, r6, ip, asr #28
   3b9a0:	andeq	r0, r0, r1, ror #17
   3b9a4:	andeq	sl, r6, r0, lsl r0
   3b9a8:	andeq	sl, r6, r4, lsr #12
   3b9ac:	cmp	r6, #65536	; 0x10000
   3b9b0:	strbcc	r6, [r2, #3]
   3b9b4:	mvncc	r1, #125	; 0x7d
   3b9b8:	lsrcc	r6, r6, #8
   3b9bc:	addcs	r3, r2, #1
   3b9c0:	addcc	r3, r2, #4
   3b9c4:	strbcc	r6, [r2, #2]
   3b9c8:	strbcc	r1, [r2, #1]
   3b9cc:	b	3b0d4 <ftello64@plt+0x24b94>
   3b9d0:	cmp	r7, #65536	; 0x10000
   3b9d4:	strbcc	r7, [r3, #15]
   3b9d8:	mvncc	r1, #125	; 0x7d
   3b9dc:	lsrcc	r7, r7, #8
   3b9e0:	addcs	r2, r3, #13
   3b9e4:	addcc	r2, r3, #16
   3b9e8:	strbcc	r7, [r3, #14]
   3b9ec:	strbcc	r1, [r3, #13]
   3b9f0:	b	3b12c <ftello64@plt+0x24bec>
   3b9f4:	mov	r9, #3
   3b9f8:	b	3b2cc <ftello64@plt+0x24d8c>
   3b9fc:	add	r3, r3, #14
   3ba00:	mov	r0, r3
   3ba04:	str	r3, [sp, #44]	; 0x2c
   3ba08:	bl	15364 <gcry_malloc@plt>
   3ba0c:	subs	r8, r0, #0
   3ba10:	beq	3b360 <ftello64@plt+0x24e20>
   3ba14:	mvn	r3, #126	; 0x7e
   3ba18:	mov	r2, #48	; 0x30
   3ba1c:	strb	r3, [r8, #1]
   3ba20:	strb	fp, [r8, #2]
   3ba24:	strb	r2, [r8]
   3ba28:	add	r3, r8, #3
   3ba2c:	b	3b680 <ftello64@plt+0x25140>
   3ba30:	cmp	r9, #65536	; 0x10000
   3ba34:	strbcc	r9, [r3, #14]
   3ba38:	mvncc	r1, #125	; 0x7d
   3ba3c:	lsrcc	r9, r9, #8
   3ba40:	addcs	r2, r3, #12
   3ba44:	addcc	r2, r3, #15
   3ba48:	strbcc	r9, [r3, #13]
   3ba4c:	strbcc	r1, [r3, #12]
   3ba50:	b	3b6d8 <ftello64@plt+0x25198>
   3ba54:	cmp	r6, #65536	; 0x10000
   3ba58:	strbcc	r6, [r2, #3]
   3ba5c:	mvncc	r1, #125	; 0x7d
   3ba60:	lsrcc	r6, r6, #8
   3ba64:	addcs	r3, r2, #1
   3ba68:	addcc	r3, r2, #4
   3ba6c:	strbcc	r6, [r2, #2]
   3ba70:	strbcc	r1, [r2, #1]
   3ba74:	b	3b708 <ftello64@plt+0x251c8>
   3ba78:	cmp	r5, #65536	; 0x10000
   3ba7c:	strbcc	r5, [r3, #6]
   3ba80:	mvncc	r2, #125	; 0x7d
   3ba84:	lsrcc	r5, r5, #8
   3ba88:	addcs	lr, r3, #4
   3ba8c:	addcc	lr, r3, #7
   3ba90:	strbcc	r5, [r3, #5]
   3ba94:	strbcc	r2, [r3, #4]
   3ba98:	b	3b750 <ftello64@plt+0x25210>
   3ba9c:	cmp	r7, #65536	; 0x10000
   3baa0:	mvncc	r2, #125	; 0x7d
   3baa4:	strbcc	r2, [lr, #42]	; 0x2a
   3baa8:	lsrcc	r2, r7, #8
   3baac:	addcs	r3, lr, #42	; 0x2a
   3bab0:	addcc	r3, lr, #45	; 0x2d
   3bab4:	strbcc	r7, [lr, #44]	; 0x2c
   3bab8:	strbcc	r2, [lr, #43]	; 0x2b
   3babc:	b	3b7e0 <ftello64@plt+0x252a0>
   3bac0:	cmp	r3, #65536	; 0x10000
   3bac4:	bcs	3bc8c <ftello64@plt+0x2574c>
   3bac8:	add	r0, r3, #12
   3bacc:	str	r3, [sp, #36]	; 0x24
   3bad0:	bl	15364 <gcry_malloc@plt>
   3bad4:	ldr	r3, [sp, #36]	; 0x24
   3bad8:	add	r2, r3, #4
   3badc:	str	r2, [sp, #44]	; 0x2c
   3bae0:	subs	r2, r0, #0
   3bae4:	str	r2, [sp, #36]	; 0x24
   3bae8:	beq	3bc24 <ftello64@plt+0x256e4>
   3baec:	ldr	r1, [sp, #36]	; 0x24
   3baf0:	lsr	r2, r3, #8
   3baf4:	strb	r3, [r1, #3]
   3baf8:	strb	r2, [r1, #2]
   3bafc:	mov	r3, #48	; 0x30
   3bb00:	mvn	r2, #125	; 0x7d
   3bb04:	strb	r2, [r1, #1]
   3bb08:	strb	r3, [r1]
   3bb0c:	add	r2, r1, #4
   3bb10:	b	3b014 <ftello64@plt+0x24ad4>
   3bb14:	ldr	r0, [pc, #-392]	; 3b994 <ftello64@plt+0x25454>
   3bb18:	str	r3, [sp, #32]
   3bb1c:	bl	487a0 <ftello64@plt+0x32260>
   3bb20:	ldr	r3, [sp, #32]
   3bb24:	mov	r0, r3
   3bb28:	bl	15364 <gcry_malloc@plt>
   3bb2c:	ldr	r3, [sp, #32]
   3bb30:	subs	r5, r0, #0
   3bb34:	movne	r2, r5
   3bb38:	movne	r1, #48	; 0x30
   3bb3c:	strne	r3, [sp, #32]
   3bb40:	strbne	r1, [r2], #1
   3bb44:	bne	3abd0 <ftello64@plt+0x24690>
   3bb48:	ldr	r0, [pc, #-448]	; 3b990 <ftello64@plt+0x25450>
   3bb4c:	bl	487a0 <ftello64@plt+0x32260>
   3bb50:	mov	r5, #0
   3bb54:	b	3ae20 <ftello64@plt+0x248e0>
   3bb58:	ldr	r0, [pc, #-472]	; 3b988 <ftello64@plt+0x25448>
   3bb5c:	bl	487a0 <ftello64@plt+0x32260>
   3bb60:	b	3b3a0 <ftello64@plt+0x24e60>
   3bb64:	ldr	r0, [pc, #-472]	; 3b994 <ftello64@plt+0x25454>
   3bb68:	bl	487a0 <ftello64@plt+0x32260>
   3bb6c:	mov	r6, r5
   3bb70:	ldr	r0, [pc, #-484]	; 3b994 <ftello64@plt+0x25454>
   3bb74:	bl	487a0 <ftello64@plt+0x32260>
   3bb78:	mov	r7, r6
   3bb7c:	b	3af78 <ftello64@plt+0x24a38>
   3bb80:	ldr	r0, [pc, #-500]	; 3b994 <ftello64@plt+0x25454>
   3bb84:	bl	487a0 <ftello64@plt+0x32260>
   3bb88:	str	fp, [sp, #44]	; 0x2c
   3bb8c:	ldr	r0, [pc, #-512]	; 3b994 <ftello64@plt+0x25454>
   3bb90:	bl	487a0 <ftello64@plt+0x32260>
   3bb94:	ldr	r3, [sp, #44]	; 0x2c
   3bb98:	add	r0, r3, #8
   3bb9c:	bl	15364 <gcry_malloc@plt>
   3bba0:	subs	r3, r0, #0
   3bba4:	str	r3, [sp, #36]	; 0x24
   3bba8:	beq	3bc24 <ftello64@plt+0x256e4>
   3bbac:	ldr	r2, [sp, #36]	; 0x24
   3bbb0:	mov	r3, #48	; 0x30
   3bbb4:	strb	r3, [r2], #1
   3bbb8:	b	3b014 <ftello64@plt+0x24ad4>
   3bbbc:	ldr	r0, [pc, #-560]	; 3b994 <ftello64@plt+0x25454>
   3bbc0:	bl	487a0 <ftello64@plt+0x32260>
   3bbc4:	mov	fp, r6
   3bbc8:	ldr	r0, [pc, #-572]	; 3b994 <ftello64@plt+0x25454>
   3bbcc:	bl	487a0 <ftello64@plt+0x32260>
   3bbd0:	mov	r9, fp
   3bbd4:	b	3afac <ftello64@plt+0x24a6c>
   3bbd8:	bl	15e20 <__errno_location@plt>
   3bbdc:	ldr	r0, [r0]
   3bbe0:	bl	15ae4 <strerror@plt>
   3bbe4:	mov	r1, r6
   3bbe8:	mov	r2, r0
   3bbec:	ldr	r0, [pc, #-616]	; 3b98c <ftello64@plt+0x2544c>
   3bbf0:	bl	487a0 <ftello64@plt+0x32260>
   3bbf4:	mov	r0, r7
   3bbf8:	bl	45154 <ftello64@plt+0x2ec14>
   3bbfc:	ldr	r4, [sp, #24]
   3bc00:	ldr	r1, [sp, #40]	; 0x28
   3bc04:	mov	r0, r4
   3bc08:	bl	499e8 <ftello64@plt+0x334a8>
   3bc0c:	mov	r0, r4
   3bc10:	bl	156a0 <gcry_free@plt>
   3bc14:	b	3b3a0 <ftello64@plt+0x24e60>
   3bc18:	ldr	r0, [pc, #-652]	; 3b994 <ftello64@plt+0x25454>
   3bc1c:	bl	487a0 <ftello64@plt+0x32260>
   3bc20:	b	3b27c <ftello64@plt+0x24d3c>
   3bc24:	ldr	r0, [pc, #-668]	; 3b990 <ftello64@plt+0x25450>
   3bc28:	bl	487a0 <ftello64@plt+0x32260>
   3bc2c:	ldr	r4, [sp, #24]
   3bc30:	cmp	r4, #0
   3bc34:	bne	3b38c <ftello64@plt+0x24e4c>
   3bc38:	b	3b3a0 <ftello64@plt+0x24e60>
   3bc3c:	ldr	r0, [pc, #-688]	; 3b994 <ftello64@plt+0x25454>
   3bc40:	bl	487a0 <ftello64@plt+0x32260>
   3bc44:	mov	r9, r6
   3bc48:	ldr	r0, [pc, #-700]	; 3b994 <ftello64@plt+0x25454>
   3bc4c:	bl	487a0 <ftello64@plt+0x32260>
   3bc50:	mov	r3, r9
   3bc54:	b	3b2e0 <ftello64@plt+0x24da0>
   3bc58:	ldr	r0, [pc, #-716]	; 3b994 <ftello64@plt+0x25454>
   3bc5c:	bl	487a0 <ftello64@plt+0x32260>
   3bc60:	mov	r6, #0
   3bc64:	b	3b2a8 <ftello64@plt+0x24d68>
   3bc68:	bl	15e20 <__errno_location@plt>
   3bc6c:	ldr	r0, [r0]
   3bc70:	bl	15ae4 <strerror@plt>
   3bc74:	mov	r1, r6
   3bc78:	mov	r2, r0
   3bc7c:	ldr	r0, [pc, #-748]	; 3b998 <ftello64@plt+0x25458>
   3bc80:	bl	487a0 <ftello64@plt+0x32260>
   3bc84:	b	3bbfc <ftello64@plt+0x256bc>
   3bc88:	bl	15748 <__stack_chk_fail@plt>
   3bc8c:	str	r3, [sp, #44]	; 0x2c
   3bc90:	b	3bb8c <ftello64@plt+0x2564c>
   3bc94:	ldr	r3, [pc, #-768]	; 3b99c <ftello64@plt+0x2545c>
   3bc98:	ldr	r2, [pc, #-768]	; 3b9a0 <ftello64@plt+0x25460>
   3bc9c:	ldr	r1, [pc, #-768]	; 3b9a4 <ftello64@plt+0x25464>
   3bca0:	ldr	r0, [pc, #-768]	; 3b9a8 <ftello64@plt+0x25468>
   3bca4:	bl	16504 <__assert_fail@plt>
   3bca8:	push	{r4, r5, lr}
   3bcac:	sub	r3, r1, #1
   3bcb0:	ldr	r4, [pc, #88]	; 3bd10 <ftello64@plt+0x257d0>
   3bcb4:	sub	sp, sp, #12
   3bcb8:	cmp	r3, #1
   3bcbc:	ldr	r3, [r4]
   3bcc0:	str	r3, [sp, #4]
   3bcc4:	bhi	3bcf8 <ftello64@plt+0x257b8>
   3bcc8:	mov	r5, r2
   3bccc:	mov	r2, sp
   3bcd0:	bl	3754c <ftello64@plt+0x2100c>
   3bcd4:	ldr	r2, [sp, #4]
   3bcd8:	cmp	r0, #0
   3bcdc:	ldrne	r3, [sp]
   3bce0:	strne	r3, [r5]
   3bce4:	ldr	r3, [r4]
   3bce8:	cmp	r2, r3
   3bcec:	bne	3bd0c <ftello64@plt+0x257cc>
   3bcf0:	add	sp, sp, #12
   3bcf4:	pop	{r4, r5, pc}
   3bcf8:	ldr	r3, [pc, #20]	; 3bd14 <ftello64@plt+0x257d4>
   3bcfc:	ldr	r2, [pc, #20]	; 3bd18 <ftello64@plt+0x257d8>
   3bd00:	ldr	r1, [pc, #20]	; 3bd1c <ftello64@plt+0x257dc>
   3bd04:	ldr	r0, [pc, #20]	; 3bd20 <ftello64@plt+0x257e0>
   3bd08:	bl	16504 <__assert_fail@plt>
   3bd0c:	bl	15748 <__stack_chk_fail@plt>
   3bd10:	andeq	pc, r7, r8, lsl #15
   3bd14:			; <UNDEFINED> instruction: 0x00069eb4
   3bd18:	andeq	r0, r0, r3, ror #19
   3bd1c:	andeq	sl, r6, r0, lsl r0
   3bd20:	andeq	sl, r6, r8, asr r6
   3bd24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bd28:	sub	sp, sp, #324	; 0x144
   3bd2c:	ldr	r7, [pc, #1004]	; 3c120 <ftello64@plt+0x25be0>
   3bd30:	cmp	r2, #0
   3bd34:	mov	r0, r1
   3bd38:	ldr	r3, [r7]
   3bd3c:	mov	r1, #2
   3bd40:	str	r3, [sp, #316]	; 0x13c
   3bd44:	movne	r3, #0
   3bd48:	strbne	r3, [r2]
   3bd4c:	str	r2, [sp]
   3bd50:	bl	226c8 <ftello64@plt+0xc188>
   3bd54:	subs	r6, r0, #0
   3bd58:	beq	3c0d0 <ftello64@plt+0x25b90>
   3bd5c:	ldr	r4, [pc, #960]	; 3c124 <ftello64@plt+0x25be4>
   3bd60:	ldr	r0, [r4]
   3bd64:	cmp	r0, #0
   3bd68:	beq	3bd80 <ftello64@plt+0x25840>
   3bd6c:	mov	r2, #0
   3bd70:	mov	r1, r2
   3bd74:	bl	163cc <fseek@plt>
   3bd78:	ldr	r0, [r4]
   3bd7c:	bl	16180 <clearerr@plt>
   3bd80:	ldr	r8, [pc, #928]	; 3c128 <ftello64@plt+0x25be8>
   3bd84:	mov	r5, #0
   3bd88:	ldr	r9, [r4, #4]
   3bd8c:	mov	r3, #0
   3bd90:	cmp	r9, r3
   3bd94:	strb	r3, [sp, #16]
   3bd98:	strb	r3, [sp, #12]
   3bd9c:	beq	3bfd4 <ftello64@plt+0x25a94>
   3bda0:	ldr	r2, [r4]
   3bda4:	cmp	r2, #0
   3bda8:	beq	3c014 <ftello64@plt+0x25ad4>
   3bdac:	mov	r1, #255	; 0xff
   3bdb0:	add	r0, sp, #60	; 0x3c
   3bdb4:	bl	15550 <fgets@plt>
   3bdb8:	cmp	r0, #0
   3bdbc:	beq	3be88 <ftello64@plt+0x25948>
   3bdc0:	ldrb	r9, [sp, #60]	; 0x3c
   3bdc4:	cmp	r9, #0
   3bdc8:	beq	3be3c <ftello64@plt+0x258fc>
   3bdcc:	add	r0, sp, #60	; 0x3c
   3bdd0:	bl	15cb8 <strlen@plt>
   3bdd4:	add	r3, sp, #320	; 0x140
   3bdd8:	add	r0, r3, r0
   3bddc:	ldrb	r3, [r0, #-261]	; 0xfffffefb
   3bde0:	cmp	r3, #10
   3bde4:	bne	3be3c <ftello64@plt+0x258fc>
   3bde8:	cmp	r9, #32
   3bdec:	cmpne	r9, #9
   3bdf0:	add	r0, sp, #60	; 0x3c
   3bdf4:	add	r5, r5, #1
   3bdf8:	bne	3be0c <ftello64@plt+0x258cc>
   3bdfc:	ldrb	r9, [r0, #1]!
   3be00:	cmp	r9, #9
   3be04:	cmpne	r9, #32
   3be08:	beq	3bdfc <ftello64@plt+0x258bc>
   3be0c:	cmp	r9, #0
   3be10:	sub	r3, r9, #10
   3be14:	clz	r3, r3
   3be18:	lsr	r3, r3, #5
   3be1c:	moveq	r3, #1
   3be20:	cmp	r9, #35	; 0x23
   3be24:	movne	r9, r3
   3be28:	orreq	r9, r3, #1
   3be2c:	cmp	r9, #0
   3be30:	beq	3bec0 <ftello64@plt+0x25980>
   3be34:	ldr	r2, [r4]
   3be38:	b	3bdac <ftello64@plt+0x2586c>
   3be3c:	ldr	r0, [r4]
   3be40:	bl	16450 <getc@plt>
   3be44:	cmp	r0, #10
   3be48:	cmnne	r0, #1
   3be4c:	bne	3be3c <ftello64@plt+0x258fc>
   3be50:	ldrb	r2, [sp, #60]	; 0x3c
   3be54:	ldr	r3, [pc, #720]	; 3c12c <ftello64@plt+0x25bec>
   3be58:	ldr	r8, [pc, #720]	; 3c130 <ftello64@plt+0x25bf0>
   3be5c:	cmp	r2, #0
   3be60:	moveq	r8, r3
   3be64:	mov	r0, r6
   3be68:	bl	156a0 <gcry_free@plt>
   3be6c:	ldr	r2, [sp, #316]	; 0x13c
   3be70:	ldr	r3, [r7]
   3be74:	mov	r0, r8
   3be78:	cmp	r2, r3
   3be7c:	bne	3c108 <ftello64@plt+0x25bc8>
   3be80:	add	sp, sp, #324	; 0x144
   3be84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3be88:	ldr	r0, [r4]
   3be8c:	bl	15c34 <feof@plt>
   3be90:	cmp	r0, #0
   3be94:	bne	3c014 <ftello64@plt+0x25ad4>
   3be98:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3be9c:	cmp	r0, #0
   3bea0:	beq	3bf98 <ftello64@plt+0x25a58>
   3bea4:	uxth	r9, r0
   3bea8:	orr	r8, r9, #50331648	; 0x3000000
   3beac:	ldr	r2, [pc, #640]	; 3c134 <ftello64@plt+0x25bf4>
   3beb0:	ldr	r3, [pc, #640]	; 3c138 <ftello64@plt+0x25bf8>
   3beb4:	cmp	r9, r2
   3beb8:	moveq	r8, r3
   3bebc:	b	3be64 <ftello64@plt+0x25924>
   3bec0:	mov	r3, r9
   3bec4:	rsb	lr, r0, #1
   3bec8:	sub	r9, r0, #1
   3becc:	add	ip, lr, r9
   3bed0:	ldrb	r2, [r9, #1]!
   3bed4:	cmp	r2, #58	; 0x3a
   3bed8:	beq	3c04c <ftello64@plt+0x25b0c>
   3bedc:	and	r1, r2, #223	; 0xdf
   3bee0:	sub	sl, r1, #65	; 0x41
   3bee4:	sub	fp, r2, #48	; 0x30
   3bee8:	cmp	sl, #5
   3beec:	cmphi	fp, #9
   3bef0:	bls	3c01c <ftello64@plt+0x25adc>
   3bef4:	add	r1, sp, #320	; 0x140
   3bef8:	add	r1, r1, r3
   3befc:	cmp	r3, #40	; 0x28
   3bf00:	mov	r3, #0
   3bf04:	strb	r3, [r1, #-304]	; 0xfffffed0
   3bf08:	bne	3c054 <ftello64@plt+0x25b14>
   3bf0c:	sub	r3, r2, #9
   3bf10:	cmp	r2, #32
   3bf14:	cmpne	r3, #1
   3bf18:	bhi	3c054 <ftello64@plt+0x25b14>
   3bf1c:	cmp	r2, #0
   3bf20:	beq	3c10c <ftello64@plt+0x25bcc>
   3bf24:	add	r3, ip, #1
   3bf28:	mov	r1, r3
   3bf2c:	ldrb	r2, [r0, r3]
   3bf30:	cmp	r2, #9
   3bf34:	cmpne	r2, #32
   3bf38:	bne	3bf54 <ftello64@plt+0x25a14>
   3bf3c:	add	r3, r0, r3
   3bf40:	add	r1, r3, lr
   3bf44:	ldrb	r2, [r3, #1]!
   3bf48:	cmp	r2, #9
   3bf4c:	cmpne	r2, #32
   3bf50:	beq	3bf40 <ftello64@plt+0x25a00>
   3bf54:	sub	r3, r2, #97	; 0x61
   3bf58:	cmp	r3, #25
   3bf5c:	bhi	3c078 <ftello64@plt+0x25b38>
   3bf60:	add	r0, r0, r1
   3bf64:	ldrb	r3, [r0, #1]
   3bf68:	sub	r1, r3, #97	; 0x61
   3bf6c:	cmp	r1, #25
   3bf70:	bhi	3c078 <ftello64@plt+0x25b38>
   3bf74:	ldrb	r1, [r0, #2]
   3bf78:	sub	r0, r1, #9
   3bf7c:	cmp	r1, #32
   3bf80:	cmpne	r0, #1
   3bf84:	bhi	3c078 <ftello64@plt+0x25b38>
   3bf88:	mov	r1, #0
   3bf8c:	strb	r2, [sp, #12]
   3bf90:	strb	r3, [sp, #13]
   3bf94:	strb	r1, [sp, #14]
   3bf98:	mov	r1, r6
   3bf9c:	add	r0, sp, #16
   3bfa0:	bl	15424 <strcmp@plt>
   3bfa4:	cmp	r0, #0
   3bfa8:	bne	3bd88 <ftello64@plt+0x25848>
   3bfac:	ldr	r3, [sp]
   3bfb0:	mov	r9, r0
   3bfb4:	cmp	r3, #0
   3bfb8:	moveq	r8, r3
   3bfbc:	beq	3be64 <ftello64@plt+0x25924>
   3bfc0:	ldr	r0, [sp]
   3bfc4:	add	r1, sp, #12
   3bfc8:	bl	15970 <strcpy@plt>
   3bfcc:	mov	r8, r9
   3bfd0:	b	3be64 <ftello64@plt+0x25924>
   3bfd4:	bl	4c964 <ftello64@plt+0x36424>
   3bfd8:	mov	r2, r9
   3bfdc:	ldr	r1, [pc, #344]	; 3c13c <ftello64@plt+0x25bfc>
   3bfe0:	bl	43298 <ftello64@plt+0x2cd58>
   3bfe4:	mov	r1, r8
   3bfe8:	str	r0, [r4, #4]
   3bfec:	bl	16270 <fopen64@plt>
   3bff0:	cmp	r0, #0
   3bff4:	mov	r2, r0
   3bff8:	str	r0, [r4]
   3bffc:	bne	3bdac <ftello64@plt+0x2586c>
   3c000:	str	r0, [sp, #4]
   3c004:	bl	15e20 <__errno_location@plt>
   3c008:	ldr	r3, [r0]
   3c00c:	cmp	r3, #2
   3c010:	bne	3c084 <ftello64@plt+0x25b44>
   3c014:	ldr	r8, [pc, #284]	; 3c138 <ftello64@plt+0x25bf8>
   3c018:	b	3be64 <ftello64@plt+0x25924>
   3c01c:	cmp	r3, #39	; 0x27
   3c020:	bgt	3bef4 <ftello64@plt+0x259b4>
   3c024:	cmp	r2, #96	; 0x60
   3c028:	movls	r1, r2
   3c02c:	add	r2, sp, #320	; 0x140
   3c030:	add	r2, r2, r3
   3c034:	add	ip, lr, r9
   3c038:	strb	r1, [r2, #-304]	; 0xfffffed0
   3c03c:	ldrb	r2, [r9, #1]!
   3c040:	add	r3, r3, #1
   3c044:	cmp	r2, #58	; 0x3a
   3c048:	bne	3bedc <ftello64@plt+0x2599c>
   3c04c:	cmp	r3, #39	; 0x27
   3c050:	ble	3becc <ftello64@plt+0x2598c>
   3c054:	ldr	r1, [pc, #228]	; 3c140 <ftello64@plt+0x25c00>
   3c058:	mov	r2, #5
   3c05c:	mov	r0, #0
   3c060:	bl	15718 <dcgettext@plt>
   3c064:	mov	r2, r5
   3c068:	ldr	r1, [r4, #4]
   3c06c:	bl	487a0 <ftello64@plt+0x32260>
   3c070:	ldr	r8, [pc, #204]	; 3c144 <ftello64@plt+0x25c04>
   3c074:	b	3be64 <ftello64@plt+0x25924>
   3c078:	mov	r2, #5
   3c07c:	ldr	r1, [pc, #196]	; 3c148 <ftello64@plt+0x25c08>
   3c080:	b	3c05c <ftello64@plt+0x25b1c>
   3c084:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3c088:	subs	r9, r0, #0
   3c08c:	beq	3c0d8 <ftello64@plt+0x25b98>
   3c090:	ldr	r2, [sp, #4]
   3c094:	ldr	r1, [pc, #176]	; 3c14c <ftello64@plt+0x25c0c>
   3c098:	mov	r0, r2
   3c09c:	mov	r2, #5
   3c0a0:	bl	15718 <dcgettext@plt>
   3c0a4:	uxth	r9, r9
   3c0a8:	orr	r8, r9, #50331648	; 0x3000000
   3c0ac:	ldr	r4, [r4, #4]
   3c0b0:	mov	r5, r0
   3c0b4:	mov	r0, r8
   3c0b8:	bl	161e0 <gpg_strerror@plt>
   3c0bc:	mov	r1, r4
   3c0c0:	mov	r2, r0
   3c0c4:	mov	r0, r5
   3c0c8:	bl	487a0 <ftello64@plt+0x32260>
   3c0cc:	b	3beac <ftello64@plt+0x2596c>
   3c0d0:	ldr	r8, [pc, #120]	; 3c150 <ftello64@plt+0x25c10>
   3c0d4:	b	3be6c <ftello64@plt+0x2592c>
   3c0d8:	mov	r2, #5
   3c0dc:	ldr	r1, [pc, #104]	; 3c14c <ftello64@plt+0x25c0c>
   3c0e0:	bl	15718 <dcgettext@plt>
   3c0e4:	ldr	fp, [r4, #4]
   3c0e8:	mov	sl, r0
   3c0ec:	mov	r0, r9
   3c0f0:	bl	161e0 <gpg_strerror@plt>
   3c0f4:	mov	r1, fp
   3c0f8:	mov	r2, r0
   3c0fc:	mov	r0, sl
   3c100:	bl	487a0 <ftello64@plt+0x32260>
   3c104:	b	3bf98 <ftello64@plt+0x25a58>
   3c108:	bl	15748 <__stack_chk_fail@plt>
   3c10c:	ldr	r3, [pc, #64]	; 3c154 <ftello64@plt+0x25c14>
   3c110:	mov	r2, #109	; 0x6d
   3c114:	ldr	r1, [pc, #60]	; 3c158 <ftello64@plt+0x25c18>
   3c118:	ldr	r0, [pc, #60]	; 3c15c <ftello64@plt+0x25c1c>
   3c11c:	bl	16504 <__assert_fail@plt>
   3c120:	andeq	pc, r7, r8, lsl #15
   3c124:	andeq	r0, r8, r4, lsl ip
   3c128:	andeq	r6, r6, r4, ror sp
   3c12c:	movweq	r0, #75	; 0x4b
   3c130:	movweq	r0, #97	; 0x61
   3c134:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   3c138:	movweq	r0, #27
   3c13c:	andeq	sl, r6, r4, lsr #14
   3c140:	andeq	sl, r6, r4, lsr r7
   3c144:	movweq	r0, #89	; 0x59
   3c148:	andeq	sl, r6, r4, lsl #15
   3c14c:	ldrdeq	pc, [r5], -r4
   3c150:	movweq	r0, #1
   3c154:	andeq	sl, r6, r8, lsl r7
   3c158:	andeq	sl, r6, r4, ror #14
   3c15c:	andeq	sl, r6, ip, ror r7
   3c160:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3c164:	sub	sp, sp, #16
   3c168:	ldr	r6, [pc, #512]	; 3c370 <ftello64@plt+0x25e30>
   3c16c:	mov	r8, r0
   3c170:	mov	r0, r1
   3c174:	ldr	r3, [r6]
   3c178:	mov	r1, #0
   3c17c:	str	r3, [sp, #12]
   3c180:	bl	15aa8 <ksba_cert_get_subject@plt>
   3c184:	cmp	r0, #0
   3c188:	str	r0, [sp, #8]
   3c18c:	beq	3c340 <ftello64@plt+0x25e00>
   3c190:	mov	r1, #0
   3c194:	bl	24b34 <ftello64@plt+0xe5f4>
   3c198:	mov	r4, #0
   3c19c:	ldr	sl, [pc, #464]	; 3c374 <ftello64@plt+0x25e34>
   3c1a0:	mov	r5, r0
   3c1a4:	ldr	r0, [sp, #8]
   3c1a8:	bl	15db4 <ksba_free@plt>
   3c1ac:	str	r4, [sp, #8]
   3c1b0:	bl	42198 <ftello64@plt+0x2bc58>
   3c1b4:	mov	r2, #5
   3c1b8:	ldr	r1, [pc, #440]	; 3c378 <ftello64@plt+0x25e38>
   3c1bc:	mov	r7, r0
   3c1c0:	mov	r0, r4
   3c1c4:	bl	15718 <dcgettext@plt>
   3c1c8:	cmp	r5, #0
   3c1cc:	ldr	r4, [pc, #424]	; 3c37c <ftello64@plt+0x25e3c>
   3c1d0:	movne	r4, r5
   3c1d4:	mov	r9, r0
   3c1d8:	ldr	r0, [sl, #192]	; 0xc0
   3c1dc:	cmp	r0, #0
   3c1e0:	beq	3c2f0 <ftello64@plt+0x25db0>
   3c1e4:	ldr	r3, [pc, #404]	; 3c380 <ftello64@plt+0x25e40>
   3c1e8:	mov	r2, r3
   3c1ec:	str	r2, [sp]
   3c1f0:	mov	r1, r9
   3c1f4:	mov	r2, r4
   3c1f8:	add	r0, sp, #8
   3c1fc:	bl	16174 <gpgrt_asprintf@plt>
   3c200:	cmp	r0, #0
   3c204:	blt	3c318 <ftello64@plt+0x25dd8>
   3c208:	mov	r0, r7
   3c20c:	bl	42208 <ftello64@plt+0x2bcc8>
   3c210:	mov	r0, r5
   3c214:	bl	156a0 <gcry_free@plt>
   3c218:	ldr	r0, [sp, #8]
   3c21c:	bl	15cb8 <strlen@plt>
   3c220:	add	r0, r0, r0, lsl #1
   3c224:	add	r0, r0, #1
   3c228:	bl	15364 <gcry_malloc@plt>
   3c22c:	subs	r7, r0, #0
   3c230:	beq	3c350 <ftello64@plt+0x25e10>
   3c234:	ldr	r5, [sp, #8]
   3c238:	ldrb	r3, [r5]
   3c23c:	cmp	r3, #0
   3c240:	beq	3c348 <ftello64@plt+0x25e08>
   3c244:	ldr	r9, [pc, #312]	; 3c384 <ftello64@plt+0x25e44>
   3c248:	mov	r4, r7
   3c24c:	mov	sl, #43	; 0x2b
   3c250:	b	3c274 <ftello64@plt+0x25d34>
   3c254:	cmp	r3, #32
   3c258:	strbeq	sl, [r4]
   3c25c:	strbne	r3, [r4]
   3c260:	ldrb	r3, [r5, #1]!
   3c264:	add	r2, r4, #1
   3c268:	mov	r4, r2
   3c26c:	cmp	r3, #0
   3c270:	beq	3c2a8 <ftello64@plt+0x25d68>
   3c274:	cmp	r3, #43	; 0x2b
   3c278:	cmpne	r3, #31
   3c27c:	bhi	3c254 <ftello64@plt+0x25d14>
   3c280:	str	r3, [sp]
   3c284:	mov	r0, r4
   3c288:	mov	r3, r9
   3c28c:	mvn	r2, #0
   3c290:	mov	r1, #1
   3c294:	bl	15e50 <__sprintf_chk@plt>
   3c298:	ldrb	r3, [r5, #1]!
   3c29c:	add	r4, r4, #3
   3c2a0:	cmp	r3, #0
   3c2a4:	bne	3c274 <ftello64@plt+0x25d34>
   3c2a8:	ldr	r5, [sp, #8]
   3c2ac:	mov	r3, #0
   3c2b0:	strb	r3, [r4]
   3c2b4:	mov	r0, r5
   3c2b8:	bl	1552c <free@plt>
   3c2bc:	mov	r1, r7
   3c2c0:	mov	r0, r8
   3c2c4:	bl	204a8 <ftello64@plt+0x9f68>
   3c2c8:	mov	r4, r0
   3c2cc:	mov	r0, r7
   3c2d0:	bl	156a0 <gcry_free@plt>
   3c2d4:	ldr	r2, [sp, #12]
   3c2d8:	ldr	r3, [r6]
   3c2dc:	mov	r0, r4
   3c2e0:	cmp	r2, r3
   3c2e4:	bne	3c36c <ftello64@plt+0x25e2c>
   3c2e8:	add	sp, sp, #16
   3c2ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3c2f0:	mov	r2, #5
   3c2f4:	ldr	r1, [pc, #140]	; 3c388 <ftello64@plt+0x25e48>
   3c2f8:	bl	15718 <dcgettext@plt>
   3c2fc:	ldr	r1, [pc, #136]	; 3c38c <ftello64@plt+0x25e4c>
   3c300:	ldr	r2, [pc, #120]	; 3c380 <ftello64@plt+0x25e40>
   3c304:	mov	r3, r0
   3c308:	ldr	r0, [sl, #192]	; 0xc0
   3c30c:	cmp	r0, #0
   3c310:	moveq	r2, r1
   3c314:	b	3c1ec <ftello64@plt+0x25cac>
   3c318:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3c31c:	cmp	r0, #0
   3c320:	beq	3c208 <ftello64@plt+0x25cc8>
   3c324:	uxth	r4, r0
   3c328:	mov	r0, r7
   3c32c:	bl	42208 <ftello64@plt+0x2bcc8>
   3c330:	mov	r0, r5
   3c334:	orr	r4, r4, #50331648	; 0x3000000
   3c338:	bl	156a0 <gcry_free@plt>
   3c33c:	b	3c2d4 <ftello64@plt+0x25d94>
   3c340:	ldr	r4, [pc, #72]	; 3c390 <ftello64@plt+0x25e50>
   3c344:	b	3c2d4 <ftello64@plt+0x25d94>
   3c348:	mov	r4, r7
   3c34c:	b	3c2ac <ftello64@plt+0x25d6c>
   3c350:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3c354:	subs	r4, r0, #0
   3c358:	ldr	r0, [sp, #8]
   3c35c:	uxthne	r4, r4
   3c360:	orrne	r4, r4, #50331648	; 0x3000000
   3c364:	bl	1552c <free@plt>
   3c368:	b	3c2d4 <ftello64@plt+0x25d94>
   3c36c:	bl	15748 <__stack_chk_fail@plt>
   3c370:	andeq	pc, r7, r8, lsl #15
   3c374:	andeq	r0, r8, r0, lsr #30
   3c378:	andeq	sl, r6, ip, lsr #15
   3c37c:	andeq	sl, r6, r0, ror r8
   3c380:			; <UNDEFINED> instruction: 0x0006abbc
   3c384:	andeq	r4, r6, r4, asr r1
   3c388:	andeq	r7, r6, r8, ror #21
   3c38c:	strdeq	ip, [r6], -r4
   3c390:	movweq	r0, #1
   3c394:	ldr	r3, [pc, #468]	; 3c570 <ftello64@plt+0x26030>
   3c398:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3c39c:	sub	sp, sp, #16
   3c3a0:	ldr	r5, [pc, #460]	; 3c574 <ftello64@plt+0x26034>
   3c3a4:	ldr	r3, [r3, #192]	; 0xc0
   3c3a8:	ldr	r2, [r5]
   3c3ac:	cmp	r3, #0
   3c3b0:	str	r2, [sp, #12]
   3c3b4:	moveq	r4, r3
   3c3b8:	bne	3c3d8 <ftello64@plt+0x25e98>
   3c3bc:	ldr	r2, [sp, #12]
   3c3c0:	ldr	r3, [r5]
   3c3c4:	mov	r0, r4
   3c3c8:	cmp	r2, r3
   3c3cc:	bne	3c56c <ftello64@plt+0x2602c>
   3c3d0:	add	sp, sp, #16
   3c3d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3c3d8:	mov	r7, r0
   3c3dc:	mov	r0, r1
   3c3e0:	mov	r1, #0
   3c3e4:	bl	15aa8 <ksba_cert_get_subject@plt>
   3c3e8:	cmp	r0, #0
   3c3ec:	str	r0, [sp, #8]
   3c3f0:	beq	3c540 <ftello64@plt+0x26000>
   3c3f4:	mov	r1, #0
   3c3f8:	bl	24b34 <ftello64@plt+0xe5f4>
   3c3fc:	mov	r4, #0
   3c400:	mov	r6, r0
   3c404:	ldr	r0, [sp, #8]
   3c408:	bl	15db4 <ksba_free@plt>
   3c40c:	str	r4, [sp, #8]
   3c410:	bl	42198 <ftello64@plt+0x2bc58>
   3c414:	mov	r2, #5
   3c418:	ldr	r1, [pc, #344]	; 3c578 <ftello64@plt+0x26038>
   3c41c:	mov	r8, r0
   3c420:	mov	r0, r4
   3c424:	bl	15718 <dcgettext@plt>
   3c428:	cmp	r6, r4
   3c42c:	ldr	r2, [pc, #328]	; 3c57c <ftello64@plt+0x2603c>
   3c430:	movne	r2, r6
   3c434:	mov	r1, r0
   3c438:	add	r0, sp, #8
   3c43c:	bl	16174 <gpgrt_asprintf@plt>
   3c440:	cmp	r0, r4
   3c444:	blt	3c518 <ftello64@plt+0x25fd8>
   3c448:	mov	r0, r8
   3c44c:	bl	42208 <ftello64@plt+0x2bcc8>
   3c450:	mov	r0, r6
   3c454:	bl	156a0 <gcry_free@plt>
   3c458:	ldr	r0, [sp, #8]
   3c45c:	bl	15cb8 <strlen@plt>
   3c460:	add	r0, r0, r0, lsl #1
   3c464:	add	r0, r0, #1
   3c468:	bl	15364 <gcry_malloc@plt>
   3c46c:	subs	r8, r0, #0
   3c470:	beq	3c550 <ftello64@plt+0x26010>
   3c474:	ldr	r6, [sp, #8]
   3c478:	ldrb	r3, [r6]
   3c47c:	cmp	r3, #0
   3c480:	beq	3c548 <ftello64@plt+0x26008>
   3c484:	ldr	r9, [pc, #244]	; 3c580 <ftello64@plt+0x26040>
   3c488:	mov	r4, r8
   3c48c:	mov	sl, #43	; 0x2b
   3c490:	b	3c4b4 <ftello64@plt+0x25f74>
   3c494:	cmp	r3, #32
   3c498:	strbeq	sl, [r4]
   3c49c:	strbne	r3, [r4]
   3c4a0:	ldrb	r3, [r6, #1]!
   3c4a4:	add	r2, r4, #1
   3c4a8:	mov	r4, r2
   3c4ac:	cmp	r3, #0
   3c4b0:	beq	3c4e8 <ftello64@plt+0x25fa8>
   3c4b4:	cmp	r3, #43	; 0x2b
   3c4b8:	cmpne	r3, #31
   3c4bc:	bhi	3c494 <ftello64@plt+0x25f54>
   3c4c0:	str	r3, [sp]
   3c4c4:	mov	r0, r4
   3c4c8:	mov	r3, r9
   3c4cc:	mvn	r2, #0
   3c4d0:	mov	r1, #1
   3c4d4:	bl	15e50 <__sprintf_chk@plt>
   3c4d8:	ldrb	r3, [r6, #1]!
   3c4dc:	add	r4, r4, #3
   3c4e0:	cmp	r3, #0
   3c4e4:	bne	3c4b4 <ftello64@plt+0x25f74>
   3c4e8:	ldr	r6, [sp, #8]
   3c4ec:	mov	r3, #0
   3c4f0:	strb	r3, [r4]
   3c4f4:	mov	r0, r6
   3c4f8:	bl	1552c <free@plt>
   3c4fc:	mov	r1, r8
   3c500:	mov	r0, r7
   3c504:	bl	204a8 <ftello64@plt+0x9f68>
   3c508:	mov	r4, r0
   3c50c:	mov	r0, r8
   3c510:	bl	156a0 <gcry_free@plt>
   3c514:	b	3c3bc <ftello64@plt+0x25e7c>
   3c518:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3c51c:	cmp	r0, #0
   3c520:	beq	3c448 <ftello64@plt+0x25f08>
   3c524:	uxth	r3, r0
   3c528:	mov	r0, r8
   3c52c:	orr	r4, r3, #50331648	; 0x3000000
   3c530:	bl	42208 <ftello64@plt+0x2bcc8>
   3c534:	mov	r0, r6
   3c538:	bl	156a0 <gcry_free@plt>
   3c53c:	b	3c3bc <ftello64@plt+0x25e7c>
   3c540:	ldr	r4, [pc, #60]	; 3c584 <ftello64@plt+0x26044>
   3c544:	b	3c3bc <ftello64@plt+0x25e7c>
   3c548:	mov	r4, r8
   3c54c:	b	3c4ec <ftello64@plt+0x25fac>
   3c550:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3c554:	subs	r4, r0, #0
   3c558:	ldr	r0, [sp, #8]
   3c55c:	uxthne	r3, r4
   3c560:	orrne	r4, r3, #50331648	; 0x3000000
   3c564:	bl	1552c <free@plt>
   3c568:	b	3c3bc <ftello64@plt+0x25e7c>
   3c56c:	bl	15748 <__stack_chk_fail@plt>
   3c570:	andeq	r0, r8, r0, lsr #30
   3c574:	andeq	pc, r7, r8, lsl #15
   3c578:	andeq	sl, r6, r4, ror r8
   3c57c:	andeq	sl, r6, r0, ror r8
   3c580:	andeq	r4, r6, r4, asr r1
   3c584:	movweq	r0, #1
   3c588:	ldr	r3, [pc, #44]	; 3c5bc <ftello64@plt+0x2607c>
   3c58c:	ldr	r0, [r3]
   3c590:	cmp	r0, #0
   3c594:	bxeq	lr
   3c598:	ldr	r3, [pc, #32]	; 3c5c0 <ftello64@plt+0x26080>
   3c59c:	ldr	r2, [r3, #12]
   3c5a0:	cmp	r2, #0
   3c5a4:	ldreq	r0, [r3, #88]	; 0x58
   3c5a8:	subeq	r0, r0, #3
   3c5ac:	clzeq	r0, r0
   3c5b0:	lsreq	r0, r0, #5
   3c5b4:	movne	r0, #1
   3c5b8:	bx	lr
   3c5bc:	andeq	r0, r8, ip, lsl ip
   3c5c0:	andeq	r0, r8, r0, lsr #30
   3c5c4:	ldr	r3, [pc, #4]	; 3c5d0 <ftello64@plt+0x26090>
   3c5c8:	ldr	r0, [r3]
   3c5cc:	bx	lr
   3c5d0:	andeq	r0, r8, ip, lsl ip
   3c5d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3c5d8:	sub	sp, sp, #8
   3c5dc:	ldr	r9, [pc, #344]	; 3c73c <ftello64@plt+0x261fc>
   3c5e0:	ldr	sl, [pc, #344]	; 3c740 <ftello64@plt+0x26200>
   3c5e4:	mov	r8, r0
   3c5e8:	ldr	r6, [r9, #12]
   3c5ec:	ldr	r3, [sl]
   3c5f0:	cmp	r6, #0
   3c5f4:	str	r3, [sp, #4]
   3c5f8:	bne	3c69c <ftello64@plt+0x2615c>
   3c5fc:	ldr	r3, [r9, #88]	; 0x58
   3c600:	cmp	r3, #3
   3c604:	bne	3c66c <ftello64@plt+0x2612c>
   3c608:	mov	r7, #100	; 0x64
   3c60c:	mov	r4, r7
   3c610:	sub	r3, r7, #1
   3c614:	cmp	r3, r4
   3c618:	addgt	r5, r6, r4
   3c61c:	bgt	3c6ac <ftello64@plt+0x2616c>
   3c620:	add	r7, r7, #100	; 0x64
   3c624:	mov	r0, r7
   3c628:	bl	152f8 <gcry_xmalloc_secure@plt>
   3c62c:	cmp	r6, #0
   3c630:	moveq	r4, #0
   3c634:	mov	r5, r0
   3c638:	moveq	r6, r0
   3c63c:	beq	3c6ac <ftello64@plt+0x2616c>
   3c640:	mov	r1, r6
   3c644:	mov	r2, r4
   3c648:	bl	15610 <memcpy@plt>
   3c64c:	mov	r0, r6
   3c650:	bl	156a0 <gcry_free@plt>
   3c654:	mov	r6, r5
   3c658:	add	r5, r5, r4
   3c65c:	b	3c6ac <ftello64@plt+0x2616c>
   3c660:	ldrb	r3, [sp]
   3c664:	cmp	r3, #10
   3c668:	beq	3c684 <ftello64@plt+0x26144>
   3c66c:	mov	r2, #1
   3c670:	mov	r1, sp
   3c674:	mov	r0, r8
   3c678:	bl	154b4 <read@plt>
   3c67c:	cmp	r0, #1
   3c680:	beq	3c660 <ftello64@plt+0x26120>
   3c684:	ldr	r2, [sp, #4]
   3c688:	ldr	r3, [sl]
   3c68c:	cmp	r2, r3
   3c690:	bne	3c738 <ftello64@plt+0x261f8>
   3c694:	add	sp, sp, #8
   3c698:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3c69c:	mov	r7, #100	; 0x64
   3c6a0:	mov	r4, r7
   3c6a4:	mov	r6, #0
   3c6a8:	b	3c6d4 <ftello64@plt+0x26194>
   3c6ac:	mov	r2, #1
   3c6b0:	mov	r1, r5
   3c6b4:	mov	r0, r8
   3c6b8:	bl	154b4 <read@plt>
   3c6bc:	cmp	r0, #1
   3c6c0:	bne	3c6e8 <ftello64@plt+0x261a8>
   3c6c4:	ldrb	r3, [r5]
   3c6c8:	cmp	r3, #10
   3c6cc:	beq	3c6e8 <ftello64@plt+0x261a8>
   3c6d0:	add	r4, r4, #1
   3c6d4:	sub	r3, r7, #1
   3c6d8:	cmp	r3, r4
   3c6dc:	addgt	r5, r6, r4
   3c6e0:	bgt	3c6ac <ftello64@plt+0x2616c>
   3c6e4:	b	3c620 <ftello64@plt+0x260e0>
   3c6e8:	ldr	r2, [r9, #12]
   3c6ec:	mov	r3, #0
   3c6f0:	cmp	r2, r3
   3c6f4:	strb	r3, [r5]
   3c6f8:	bne	3c708 <ftello64@plt+0x261c8>
   3c6fc:	ldr	r3, [r9, #88]	; 0x58
   3c700:	cmp	r3, #3
   3c704:	bne	3c71c <ftello64@plt+0x261dc>
   3c708:	ldr	r4, [pc, #52]	; 3c744 <ftello64@plt+0x26204>
   3c70c:	ldr	r0, [r4]
   3c710:	bl	156a0 <gcry_free@plt>
   3c714:	str	r6, [r4]
   3c718:	b	3c684 <ftello64@plt+0x26144>
   3c71c:	ldr	r4, [pc, #32]	; 3c744 <ftello64@plt+0x26204>
   3c720:	ldr	r0, [pc, #32]	; 3c748 <ftello64@plt+0x26208>
   3c724:	bl	54474 <ftello64@plt+0x3df34>
   3c728:	ldr	r0, [r4]
   3c72c:	bl	156a0 <gcry_free@plt>
   3c730:	str	r6, [r4]
   3c734:	b	3c684 <ftello64@plt+0x26144>
   3c738:	bl	15748 <__stack_chk_fail@plt>
   3c73c:	andeq	r0, r8, r0, lsr #30
   3c740:	andeq	pc, r7, r8, lsl #15
   3c744:	andeq	r0, r8, ip, lsl ip
   3c748:	strdeq	sl, [r6], -r8
   3c74c:	push	{r4, r5, r6, r7, r8, lr}
   3c750:	subs	r6, r0, #0
   3c754:	beq	3c8c4 <ftello64@plt+0x26384>
   3c758:	mov	r4, r1
   3c75c:	ldr	r1, [r6, #4]
   3c760:	clz	r3, r4
   3c764:	adds	r1, r1, #0
   3c768:	movne	r1, #1
   3c76c:	lsr	r3, r3, #5
   3c770:	cmp	r1, r3
   3c774:	beq	3c8c4 <ftello64@plt+0x26384>
   3c778:	mov	r1, #60	; 0x3c
   3c77c:	mov	r0, #1
   3c780:	mov	r7, r2
   3c784:	bl	15eec <gcry_calloc@plt>
   3c788:	subs	r5, r0, #0
   3c78c:	beq	3c838 <ftello64@plt+0x262f8>
   3c790:	ldr	r0, [r6, #8]
   3c794:	adds	r4, r4, #0
   3c798:	movne	r4, #1
   3c79c:	cmp	r0, #0
   3c7a0:	str	r4, [r5, #4]
   3c7a4:	str	r6, [r5]
   3c7a8:	str	r7, [r5, #24]
   3c7ac:	beq	3c858 <ftello64@plt+0x26318>
   3c7b0:	ldr	r4, [r6, #12]
   3c7b4:	cmp	r4, #0
   3c7b8:	beq	3c88c <ftello64@plt+0x2634c>
   3c7bc:	ldr	r3, [r0]
   3c7c0:	cmp	r3, #0
   3c7c4:	addne	r2, r0, #4
   3c7c8:	movne	r3, #0
   3c7cc:	bne	3c7e8 <ftello64@plt+0x262a8>
   3c7d0:	b	3c84c <ftello64@plt+0x2630c>
   3c7d4:	mov	r1, r2
   3c7d8:	add	r2, r2, #4
   3c7dc:	ldr	ip, [r1]
   3c7e0:	cmp	ip, #0
   3c7e4:	beq	3c840 <ftello64@plt+0x26300>
   3c7e8:	add	r3, r3, #1
   3c7ec:	cmp	r3, r4
   3c7f0:	bne	3c7d4 <ftello64@plt+0x26294>
   3c7f4:	add	r7, r4, #5
   3c7f8:	lsl	r1, r7, #2
   3c7fc:	bl	15ff4 <gcry_realloc@plt>
   3c800:	cmp	r0, #0
   3c804:	beq	3c8b4 <ftello64@plt+0x26374>
   3c808:	add	r3, r4, #1
   3c80c:	cmp	r7, r3
   3c810:	str	r0, [r6, #8]
   3c814:	str	r7, [r6, #12]
   3c818:	str	r5, [r0, r4, lsl #2]
   3c81c:	bls	3c838 <ftello64@plt+0x262f8>
   3c820:	add	r4, r0, r4, lsl #2
   3c824:	mov	r2, #0
   3c828:	add	r3, r3, #1
   3c82c:	cmp	r3, r7
   3c830:	str	r2, [r4, #4]!
   3c834:	bcc	3c828 <ftello64@plt+0x262e8>
   3c838:	mov	r0, r5
   3c83c:	pop	{r4, r5, r6, r7, r8, pc}
   3c840:	str	r5, [r1]
   3c844:	mov	r0, r5
   3c848:	pop	{r4, r5, r6, r7, r8, pc}
   3c84c:	str	r5, [r0]
   3c850:	mov	r0, r5
   3c854:	pop	{r4, r5, r6, r7, r8, pc}
   3c858:	mov	r0, #3
   3c85c:	str	r0, [r6, #12]
   3c860:	mov	r1, #4
   3c864:	bl	15eec <gcry_calloc@plt>
   3c868:	cmp	r0, #0
   3c86c:	mov	r4, r0
   3c870:	str	r0, [r6, #8]
   3c874:	bne	3c7b0 <ftello64@plt+0x26270>
   3c878:	str	r0, [r6, #12]
   3c87c:	mov	r0, r5
   3c880:	bl	156a0 <gcry_free@plt>
   3c884:	mov	r5, r4
   3c888:	b	3c838 <ftello64@plt+0x262f8>
   3c88c:	mov	r1, #20
   3c890:	bl	15ff4 <gcry_realloc@plt>
   3c894:	cmp	r0, #0
   3c898:	beq	3c8b4 <ftello64@plt+0x26374>
   3c89c:	mov	r7, #5
   3c8a0:	str	r0, [r6, #8]
   3c8a4:	str	r7, [r6, #12]
   3c8a8:	mov	r3, #1
   3c8ac:	str	r5, [r0]
   3c8b0:	b	3c820 <ftello64@plt+0x262e0>
   3c8b4:	mov	r0, r5
   3c8b8:	bl	156a0 <gcry_free@plt>
   3c8bc:	mov	r5, #0
   3c8c0:	b	3c838 <ftello64@plt+0x262f8>
   3c8c4:	ldr	r3, [pc, #12]	; 3c8d8 <ftello64@plt+0x26398>
   3c8c8:	mov	r2, #94	; 0x5e
   3c8cc:	ldr	r1, [pc, #8]	; 3c8dc <ftello64@plt+0x2639c>
   3c8d0:	ldr	r0, [pc, #8]	; 3c8e0 <ftello64@plt+0x263a0>
   3c8d4:	bl	16504 <__assert_fail@plt>
   3c8d8:	andeq	sl, r6, r0, lsl #18
   3c8dc:	andeq	sl, r6, r4, lsr #18
   3c8e0:	andeq	sl, r6, ip, lsr r9
   3c8e4:	push	{r4, r5, r6, r7, r8, lr}
   3c8e8:	mov	r3, #0
   3c8ec:	ldr	r7, [pc, #188]	; 3c9b0 <ftello64@plt+0x26470>
   3c8f0:	mov	r6, r2
   3c8f4:	mov	r5, r0
   3c8f8:	ldr	r4, [r7]
   3c8fc:	mov	r8, r1
   3c900:	cmp	r4, r3
   3c904:	str	r3, [r2]
   3c908:	bne	3c91c <ftello64@plt+0x263dc>
   3c90c:	b	3c93c <ftello64@plt+0x263fc>
   3c910:	ldr	r4, [r4]
   3c914:	cmp	r4, #0
   3c918:	beq	3c93c <ftello64@plt+0x263fc>
   3c91c:	mov	r1, r5
   3c920:	add	r0, r4, #28
   3c924:	bl	499f0 <ftello64@plt+0x334b0>
   3c928:	cmp	r0, #0
   3c92c:	beq	3c910 <ftello64@plt+0x263d0>
   3c930:	str	r4, [r6]
   3c934:	ldr	r0, [pc, #120]	; 3c9b4 <ftello64@plt+0x26474>
   3c938:	pop	{r4, r5, r6, r7, r8, pc}
   3c93c:	mov	r0, r5
   3c940:	bl	15cb8 <strlen@plt>
   3c944:	add	r0, r0, #32
   3c948:	bl	15364 <gcry_malloc@plt>
   3c94c:	subs	r4, r0, #0
   3c950:	beq	3c99c <ftello64@plt+0x2645c>
   3c954:	mov	r1, r5
   3c958:	add	r0, r4, #28
   3c95c:	bl	15970 <strcpy@plt>
   3c960:	mov	r3, #0
   3c964:	ldr	r2, [r7]
   3c968:	subs	r8, r8, r3
   3c96c:	movne	r8, #1
   3c970:	mov	r0, r3
   3c974:	str	r8, [r4, #4]
   3c978:	str	r4, [r6]
   3c97c:	str	r3, [r4, #8]
   3c980:	str	r3, [r4, #12]
   3c984:	str	r3, [r4, #16]
   3c988:	str	r3, [r4, #20]
   3c98c:	str	r3, [r4, #24]
   3c990:	str	r2, [r4]
   3c994:	str	r4, [r7]
   3c998:	pop	{r4, r5, r6, r7, r8, pc}
   3c99c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3c9a0:	cmp	r0, #0
   3c9a4:	uxthne	r0, r0
   3c9a8:	orrne	r0, r0, #134217728	; 0x8000000
   3c9ac:	pop	{r4, r5, r6, r7, r8, pc}
   3c9b0:	andeq	r0, r8, r0, lsr #24
   3c9b4:	stmdaeq	r0, {r0, r1, r5, pc}
   3c9b8:	cmp	r0, #0
   3c9bc:	bxeq	lr
   3c9c0:	push	{r4, lr}
   3c9c4:	mov	r1, #2
   3c9c8:	add	r0, r0, #28
   3c9cc:	bl	15fdc <access@plt>
   3c9d0:	clz	r0, r0
   3c9d4:	lsr	r0, r0, #5
   3c9d8:	pop	{r4, pc}
   3c9dc:	mov	r2, #1
   3c9e0:	b	3c74c <ftello64@plt+0x2620c>
   3c9e4:	mov	r2, #0
   3c9e8:	b	3c74c <ftello64@plt+0x2620c>
   3c9ec:	push	{r4, lr}
   3c9f0:	subs	r4, r0, #0
   3c9f4:	popeq	{r4, pc}
   3c9f8:	ldr	r2, [r4]
   3c9fc:	ldr	r3, [r2, #8]
   3ca00:	cmp	r3, #0
   3ca04:	beq	3ca38 <ftello64@plt+0x264f8>
   3ca08:	ldr	r1, [r2, #12]
   3ca0c:	cmp	r1, #0
   3ca10:	beq	3ca38 <ftello64@plt+0x264f8>
   3ca14:	add	r1, r3, r1, lsl #2
   3ca18:	sub	r1, r1, #4
   3ca1c:	sub	r3, r3, #4
   3ca20:	mov	ip, #0
   3ca24:	ldr	r2, [r3, #4]!
   3ca28:	cmp	r2, r4
   3ca2c:	streq	ip, [r3]
   3ca30:	cmp	r3, r1
   3ca34:	bne	3ca24 <ftello64@plt+0x264e4>
   3ca38:	ldr	r0, [r4, #28]
   3ca3c:	bl	3d65c <ftello64@plt+0x2711c>
   3ca40:	ldr	r0, [r4, #40]	; 0x28
   3ca44:	bl	3d65c <ftello64@plt+0x2711c>
   3ca48:	ldr	r0, [r4, #8]
   3ca4c:	cmp	r0, #0
   3ca50:	beq	3ca60 <ftello64@plt+0x26520>
   3ca54:	bl	16000 <fclose@plt>
   3ca58:	mov	r3, #0
   3ca5c:	str	r3, [r4, #8]
   3ca60:	ldr	r0, [r4, #52]	; 0x34
   3ca64:	bl	156a0 <gcry_free@plt>
   3ca68:	ldr	r0, [r4, #56]	; 0x38
   3ca6c:	bl	156a0 <gcry_free@plt>
   3ca70:	mov	r0, r4
   3ca74:	pop	{r4, lr}
   3ca78:	b	156a0 <gcry_free@plt>
   3ca7c:	push	{r4, lr}
   3ca80:	mov	r4, r0
   3ca84:	ldr	r0, [r0, #40]	; 0x28
   3ca88:	cmp	r0, #0
   3ca8c:	beq	3ca94 <ftello64@plt+0x26554>
   3ca90:	bl	3d65c <ftello64@plt+0x2711c>
   3ca94:	add	r2, r4, #28
   3ca98:	add	r3, r4, #40	; 0x28
   3ca9c:	ldm	r2, {r0, r1, r2}
   3caa0:	mov	ip, #0
   3caa4:	stm	r3, {r0, r1, r2}
   3caa8:	str	ip, [r4, #28]
   3caac:	pop	{r4, pc}
   3cab0:	push	{r4, lr}
   3cab4:	mov	r4, r0
   3cab8:	ldr	r0, [r0, #28]
   3cabc:	cmp	r0, #0
   3cac0:	beq	3cac8 <ftello64@plt+0x26588>
   3cac4:	bl	3d65c <ftello64@plt+0x2711c>
   3cac8:	add	r2, r4, #40	; 0x28
   3cacc:	add	r3, r4, #28
   3cad0:	ldm	r2, {r0, r1, r2}
   3cad4:	mov	ip, #0
   3cad8:	stm	r3, {r0, r1, r2}
   3cadc:	str	ip, [r4, #40]	; 0x28
   3cae0:	pop	{r4, pc}
   3cae4:	cmp	r0, #0
   3cae8:	bxeq	lr
   3caec:	ldr	r0, [r0]
   3caf0:	cmp	r0, #0
   3caf4:	addne	r0, r0, #28
   3caf8:	bx	lr
   3cafc:	cmp	r0, #0
   3cb00:	strne	r1, [r0, #20]
   3cb04:	movne	r0, #0
   3cb08:	ldreq	r0, [pc]	; 3cb10 <ftello64@plt+0x265d0>
   3cb0c:	bx	lr
   3cb10:	stmdaeq	r0, {r0, r3, r6}
   3cb14:	push	{r4, r5, r6, r7, r8, lr}
   3cb18:	subs	r6, r0, #0
   3cb1c:	popeq	{r4, r5, r6, r7, r8, pc}
   3cb20:	ldr	r3, [r6]
   3cb24:	cmp	r3, #0
   3cb28:	popeq	{r4, r5, r6, r7, r8, pc}
   3cb2c:	ldr	r2, [r3, #8]
   3cb30:	cmp	r2, #0
   3cb34:	popeq	{r4, r5, r6, r7, r8, pc}
   3cb38:	ldr	r1, [r3, #12]
   3cb3c:	cmp	r1, #0
   3cb40:	beq	3cb88 <ftello64@plt+0x26648>
   3cb44:	mov	r4, #0
   3cb48:	mov	r7, r4
   3cb4c:	b	3cb54 <ftello64@plt+0x26614>
   3cb50:	ldr	r2, [r3, #8]
   3cb54:	ldr	r5, [r2, r4, lsl #2]
   3cb58:	cmp	r5, #0
   3cb5c:	beq	3cb78 <ftello64@plt+0x26638>
   3cb60:	ldr	r0, [r5, #8]
   3cb64:	cmp	r0, #0
   3cb68:	beq	3cb78 <ftello64@plt+0x26638>
   3cb6c:	bl	16000 <fclose@plt>
   3cb70:	ldr	r3, [r6]
   3cb74:	str	r7, [r5, #8]
   3cb78:	ldr	r2, [r3, #12]
   3cb7c:	add	r4, r4, #1
   3cb80:	cmp	r2, r4
   3cb84:	bhi	3cb50 <ftello64@plt+0x26610>
   3cb88:	ldr	r3, [r6, #8]
   3cb8c:	cmp	r3, #0
   3cb90:	popeq	{r4, r5, r6, r7, r8, pc}
   3cb94:	ldr	r3, [pc, #12]	; 3cba8 <ftello64@plt+0x26668>
   3cb98:	ldr	r2, [pc, #12]	; 3cbac <ftello64@plt+0x2666c>
   3cb9c:	ldr	r1, [pc, #12]	; 3cbb0 <ftello64@plt+0x26670>
   3cba0:	ldr	r0, [pc, #12]	; 3cbb4 <ftello64@plt+0x26674>
   3cba4:	bl	16504 <__assert_fail@plt>
   3cba8:	andeq	sl, r6, r0, lsl r9
   3cbac:	andeq	r0, r0, r3, lsl #2
   3cbb0:	andeq	sl, r6, r4, lsr #18
   3cbb4:	andeq	sl, r6, r8, ror #18
   3cbb8:	push	{r4, r5, r6, r7, r8, lr}
   3cbbc:	ldr	r4, [r0]
   3cbc0:	cmp	r4, #0
   3cbc4:	beq	3cc40 <ftello64@plt+0x26700>
   3cbc8:	add	r7, r4, #28
   3cbcc:	mov	r5, r1
   3cbd0:	mov	r0, r7
   3cbd4:	mov	r1, #2
   3cbd8:	bl	15fdc <access@plt>
   3cbdc:	cmp	r0, #0
   3cbe0:	bne	3cc40 <ftello64@plt+0x26700>
   3cbe4:	ldr	r1, [r4, #16]
   3cbe8:	cmp	r1, #0
   3cbec:	beq	3cc8c <ftello64@plt+0x2674c>
   3cbf0:	cmp	r5, #0
   3cbf4:	ldr	r3, [r4, #20]
   3cbf8:	beq	3cc4c <ftello64@plt+0x2670c>
   3cbfc:	cmp	r3, #0
   3cc00:	bne	3cc40 <ftello64@plt+0x26700>
   3cc04:	mvn	r1, #0
   3cc08:	ldr	r0, [r4, #16]
   3cc0c:	bl	49484 <ftello64@plt+0x32f44>
   3cc10:	subs	r6, r0, #0
   3cc14:	moveq	r3, #1
   3cc18:	streq	r3, [r4, #20]
   3cc1c:	beq	3cc44 <ftello64@plt+0x26704>
   3cc20:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3cc24:	mov	r1, r7
   3cc28:	subs	r6, r0, #0
   3cc2c:	ldr	r0, [pc, #140]	; 3ccc0 <ftello64@plt+0x26780>
   3cc30:	uxthne	r6, r6
   3cc34:	orrne	r6, r6, #134217728	; 0x8000000
   3cc38:	bl	4873c <ftello64@plt+0x321fc>
   3cc3c:	b	3cc44 <ftello64@plt+0x26704>
   3cc40:	mov	r6, #0
   3cc44:	mov	r0, r6
   3cc48:	pop	{r4, r5, r6, r7, r8, pc}
   3cc4c:	cmp	r3, #0
   3cc50:	beq	3cc40 <ftello64@plt+0x26700>
   3cc54:	ldr	r0, [r4, #16]
   3cc58:	bl	498bc <ftello64@plt+0x3337c>
   3cc5c:	cmp	r0, #0
   3cc60:	moveq	r6, r5
   3cc64:	streq	r5, [r4, #20]
   3cc68:	beq	3cc44 <ftello64@plt+0x26704>
   3cc6c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3cc70:	mov	r1, r7
   3cc74:	subs	r6, r0, #0
   3cc78:	ldr	r0, [pc, #68]	; 3ccc4 <ftello64@plt+0x26784>
   3cc7c:	uxthne	r6, r6
   3cc80:	orrne	r6, r6, #134217728	; 0x8000000
   3cc84:	bl	4873c <ftello64@plt+0x321fc>
   3cc88:	b	3cc44 <ftello64@plt+0x26704>
   3cc8c:	mov	r0, r7
   3cc90:	bl	492bc <ftello64@plt+0x32d7c>
   3cc94:	cmp	r0, #0
   3cc98:	str	r0, [r4, #16]
   3cc9c:	bne	3cbf0 <ftello64@plt+0x266b0>
   3cca0:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3cca4:	mov	r1, r7
   3cca8:	subs	r6, r0, #0
   3ccac:	ldr	r0, [pc, #20]	; 3ccc8 <ftello64@plt+0x26788>
   3ccb0:	uxthne	r6, r6
   3ccb4:	orrne	r6, r6, #134217728	; 0x8000000
   3ccb8:	bl	4873c <ftello64@plt+0x321fc>
   3ccbc:	b	3cc44 <ftello64@plt+0x26704>
   3ccc0:			; <UNDEFINED> instruction: 0x000615bc
   3ccc4:	andeq	sl, r6, r0, ror r9
   3ccc8:	muleq	r6, ip, r5
   3cccc:	push	{r4, r5, r6, r7, r8, lr}
   3ccd0:	mov	r4, r0
   3ccd4:	mov	r7, r1
   3ccd8:	mov	r0, #1
   3ccdc:	mov	r1, #12
   3cce0:	mov	r5, r3
   3cce4:	mov	r6, r2
   3cce8:	bl	15eec <gcry_calloc@plt>
   3ccec:	cmp	r0, #0
   3ccf0:	moveq	r3, #1
   3ccf4:	ldrne	r3, [r4]
   3ccf8:	streq	r3, [r7]
   3ccfc:	strne	r6, [r0, #4]
   3cd00:	strne	r5, [r0, #8]
   3cd04:	strne	r3, [r0]
   3cd08:	strne	r0, [r4]
   3cd0c:	pop	{r4, r5, r6, r7, r8, pc}
   3cd10:	push	{r4, r5, r6, r7, r8, lr}
   3cd14:	mov	r5, r2
   3cd18:	ldr	r7, [r2, #16]
   3cd1c:	ldr	r2, [r0, #32]
   3cd20:	lsl	r4, r1, #5
   3cd24:	cmp	r7, #20
   3cd28:	mov	r6, r0
   3cd2c:	add	r3, r5, #20
   3cd30:	add	r0, r2, r4
   3cd34:	bls	3cd80 <ftello64@plt+0x26840>
   3cd38:	ldr	ip, [r3]
   3cd3c:	ldr	r7, [r3, #4]
   3cd40:	ldr	r5, [r3, #8]
   3cd44:	ldr	lr, [r3, #12]
   3cd48:	str	ip, [r2, r1, lsl #5]
   3cd4c:	str	r7, [r0, #4]
   3cd50:	str	r5, [r0, #8]
   3cd54:	str	lr, [r0, #12]
   3cd58:	ldr	ip, [r3, #16]
   3cd5c:	str	ip, [r0, #16]
   3cd60:	ldr	r2, [r6, #32]
   3cd64:	mov	r3, #0
   3cd68:	add	r4, r2, r4
   3cd6c:	str	r3, [r4, #20]
   3cd70:	mov	r3, #0
   3cd74:	mov	r0, r3
   3cd78:	strh	r3, [r4, #28]
   3cd7c:	pop	{r4, r5, r6, r7, r8, pc}
   3cd80:	mov	r1, r3
   3cd84:	mov	r2, r7
   3cd88:	bl	15610 <memcpy@plt>
   3cd8c:	cmp	r7, #20
   3cd90:	beq	3cd60 <ftello64@plt+0x26820>
   3cd94:	ldr	r1, [r6, #32]
   3cd98:	rsb	r8, r7, #20
   3cd9c:	add	r1, r1, r4
   3cda0:	add	r0, r1, r8
   3cda4:	mov	r2, r7
   3cda8:	bl	15508 <memmove@plt>
   3cdac:	ldr	r0, [r6, #32]
   3cdb0:	mov	r2, r8
   3cdb4:	mov	r1, #0
   3cdb8:	add	r0, r0, r4
   3cdbc:	bl	15ebc <memset@plt>
   3cdc0:	mov	r0, #16
   3cdc4:	bl	15364 <gcry_malloc@plt>
   3cdc8:	cmp	r0, #0
   3cdcc:	beq	3ce1c <ftello64@plt+0x268dc>
   3cdd0:	ldr	r1, [r5, #8]!
   3cdd4:	ldr	r3, [r6, #60]	; 0x3c
   3cdd8:	str	r1, [r0, #8]
   3cddc:	ldr	r1, [r5, #4]
   3cde0:	mov	r2, #1
   3cde4:	str	r3, [r0]
   3cde8:	str	r1, [r0, #12]
   3cdec:	str	r0, [r6, #60]	; 0x3c
   3cdf0:	b	3cdfc <ftello64@plt+0x268bc>
   3cdf4:	ldr	r3, [r3]
   3cdf8:	mov	r2, r1
   3cdfc:	cmp	r3, #0
   3ce00:	add	r1, r2, #1
   3ce04:	bne	3cdf4 <ftello64@plt+0x268b4>
   3ce08:	ldr	r3, [r6, #32]
   3ce0c:	str	r2, [r0, #4]
   3ce10:	add	r4, r3, r4
   3ce14:	str	r2, [r4, #20]
   3ce18:	b	3cd70 <ftello64@plt+0x26830>
   3ce1c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3ce20:	cmp	r0, #0
   3ce24:	popeq	{r4, r5, r6, r7, r8, pc}
   3ce28:	uxth	r0, r0
   3ce2c:	orr	r0, r0, #134217728	; 0x8000000
   3ce30:	pop	{r4, r5, r6, r7, r8, pc}
   3ce34:	ldr	r3, [r0, #12]
   3ce38:	cmp	r3, #0
   3ce3c:	bxne	lr
   3ce40:	ldr	r3, [r0]
   3ce44:	push	{r4, r5, r6, lr}
   3ce48:	mov	r5, r1
   3ce4c:	ldr	r1, [r0, #4]
   3ce50:	mov	r6, r2
   3ce54:	add	r2, r3, r2
   3ce58:	cmp	r2, r1
   3ce5c:	mov	r4, r0
   3ce60:	ldr	r0, [r0, #8]
   3ce64:	bcs	3ce90 <ftello64@plt+0x26950>
   3ce68:	cmp	r5, #0
   3ce6c:	mov	r1, r5
   3ce70:	mov	r2, r6
   3ce74:	add	r0, r0, r3
   3ce78:	beq	3ceb4 <ftello64@plt+0x26974>
   3ce7c:	bl	15610 <memcpy@plt>
   3ce80:	ldr	r2, [r4]
   3ce84:	add	r6, r2, r6
   3ce88:	str	r6, [r4]
   3ce8c:	pop	{r4, r5, r6, pc}
   3ce90:	add	r3, r6, #1024	; 0x400
   3ce94:	add	r1, r3, r1
   3ce98:	str	r1, [r4, #4]
   3ce9c:	bl	15ff4 <gcry_realloc@plt>
   3cea0:	cmp	r0, #0
   3cea4:	beq	3cebc <ftello64@plt+0x2697c>
   3cea8:	ldr	r3, [r4]
   3ceac:	str	r0, [r4, #8]
   3ceb0:	b	3ce68 <ftello64@plt+0x26928>
   3ceb4:	bl	15ebc <memset@plt>
   3ceb8:	b	3ce80 <ftello64@plt+0x26940>
   3cebc:	mov	r3, #1
   3cec0:	str	r3, [r4, #12]
   3cec4:	pop	{r4, r5, r6, pc}
   3cec8:	push	{r4, lr}
   3cecc:	sub	sp, sp, #8
   3ced0:	ldr	r4, [pc, #52]	; 3cf0c <ftello64@plt+0x269cc>
   3ced4:	rev	ip, r1
   3ced8:	mov	r2, #4
   3cedc:	ldr	r3, [r4]
   3cee0:	mov	r1, sp
   3cee4:	str	r3, [sp, #4]
   3cee8:	str	ip, [sp]
   3ceec:	bl	3ce34 <ftello64@plt+0x268f4>
   3cef0:	ldr	r2, [sp, #4]
   3cef4:	ldr	r3, [r4]
   3cef8:	cmp	r2, r3
   3cefc:	bne	3cf08 <ftello64@plt+0x269c8>
   3cf00:	add	sp, sp, #8
   3cf04:	pop	{r4, pc}
   3cf08:	bl	15748 <__stack_chk_fail@plt>
   3cf0c:	andeq	pc, r7, r8, lsl #15
   3cf10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3cf14:	sub	sp, sp, #20
   3cf18:	ldr	r8, [pc, #1268]	; 3d414 <ftello64@plt+0x26ed4>
   3cf1c:	ldr	r4, [r0, #80]	; 0x50
   3cf20:	mov	r6, #0
   3cf24:	ldr	r3, [r8]
   3cf28:	mov	r5, r0
   3cf2c:	mov	r9, r2
   3cf30:	mov	r7, r1
   3cf34:	mov	r0, r4
   3cf38:	add	r1, sp, #8
   3cf3c:	mov	r2, #4
   3cf40:	str	r3, [sp, #12]
   3cf44:	str	r6, [sp, #8]
   3cf48:	bl	3ce34 <ftello64@plt+0x268f4>
   3cf4c:	mov	r0, r4
   3cf50:	add	r1, sp, #7
   3cf54:	mov	r2, #1
   3cf58:	strb	r7, [sp, #7]
   3cf5c:	bl	3ce34 <ftello64@plt+0x268f4>
   3cf60:	mov	r3, #1
   3cf64:	mov	r2, r3
   3cf68:	mov	r0, r4
   3cf6c:	add	r1, sp, #7
   3cf70:	strb	r3, [sp, #7]
   3cf74:	bl	3ce34 <ftello64@plt+0x268f4>
   3cf78:	cmp	r9, r6
   3cf7c:	movne	r3, #2
   3cf80:	moveq	r3, r6
   3cf84:	mov	r0, r4
   3cf88:	add	r1, sp, #8
   3cf8c:	mov	r2, #2
   3cf90:	strb	r6, [sp, #8]
   3cf94:	strb	r3, [sp, #9]
   3cf98:	bl	3ce34 <ftello64@plt+0x268f4>
   3cf9c:	mov	r0, r4
   3cfa0:	add	r1, sp, #8
   3cfa4:	mov	r2, #4
   3cfa8:	str	r6, [sp, #8]
   3cfac:	bl	3ce34 <ftello64@plt+0x268f4>
   3cfb0:	mov	r0, r4
   3cfb4:	add	r1, sp, #8
   3cfb8:	mov	r2, #4
   3cfbc:	str	r6, [sp, #8]
   3cfc0:	bl	3ce34 <ftello64@plt+0x268f4>
   3cfc4:	ldrh	r3, [r5, #28]
   3cfc8:	mov	r0, r4
   3cfcc:	add	r1, sp, #8
   3cfd0:	rev16	r3, r3
   3cfd4:	mov	r2, #2
   3cfd8:	strh	r3, [sp, #8]
   3cfdc:	bl	3ce34 <ftello64@plt+0x268f4>
   3cfe0:	mov	r3, #7168	; 0x1c00
   3cfe4:	mov	r0, r4
   3cfe8:	add	r1, sp, #8
   3cfec:	mov	r2, #2
   3cff0:	strh	r3, [sp, #8]
   3cff4:	bl	3ce34 <ftello64@plt+0x268f4>
   3cff8:	ldr	r3, [r5, #28]
   3cffc:	cmp	r3, r6
   3d000:	movgt	r9, r6
   3d004:	ble	3d08c <ftello64@plt+0x26b4c>
   3d008:	ldr	r1, [r5, #32]
   3d00c:	lsl	sl, r6, #5
   3d010:	add	r1, r1, sl
   3d014:	mov	r2, #20
   3d018:	mov	r0, r4
   3d01c:	bl	3ce34 <ftello64@plt+0x268f4>
   3d020:	ldr	r3, [r5, #32]
   3d024:	ldr	r1, [r4]
   3d028:	add	r3, r3, sl
   3d02c:	mov	r2, #4
   3d030:	str	r1, [r3, #24]
   3d034:	mov	r0, r4
   3d038:	add	r1, sp, #8
   3d03c:	str	r9, [sp, #8]
   3d040:	bl	3ce34 <ftello64@plt+0x268f4>
   3d044:	ldr	r3, [r5, #32]
   3d048:	mov	r2, #2
   3d04c:	add	r3, r3, sl
   3d050:	add	r1, sp, #8
   3d054:	ldrh	r3, [r3, #28]
   3d058:	mov	r0, r4
   3d05c:	add	r6, r6, #1
   3d060:	rev16	r3, r3
   3d064:	strh	r3, [sp, #8]
   3d068:	bl	3ce34 <ftello64@plt+0x268f4>
   3d06c:	mov	r2, #2
   3d070:	add	r1, sp, #8
   3d074:	mov	r0, r4
   3d078:	strh	r9, [sp, #8]
   3d07c:	bl	3ce34 <ftello64@plt+0x268f4>
   3d080:	ldr	r3, [r5, #28]
   3d084:	cmp	r3, r6
   3d088:	bgt	3d008 <ftello64@plt+0x26ac8>
   3d08c:	ldrh	r3, [r5, #24]
   3d090:	add	r1, sp, #8
   3d094:	mov	r2, #2
   3d098:	rev16	r3, r3
   3d09c:	mov	r0, r4
   3d0a0:	strh	r3, [sp, #8]
   3d0a4:	bl	3ce34 <ftello64@plt+0x268f4>
   3d0a8:	ldr	r1, [r5, #20]
   3d0ac:	cmp	r1, #0
   3d0b0:	beq	3d0c0 <ftello64@plt+0x26b80>
   3d0b4:	ldr	r2, [r5, #24]
   3d0b8:	mov	r0, r4
   3d0bc:	bl	3ce34 <ftello64@plt+0x268f4>
   3d0c0:	ldrh	r3, [r5, #36]	; 0x24
   3d0c4:	mov	r2, #2
   3d0c8:	add	r1, sp, #8
   3d0cc:	rev16	r3, r3
   3d0d0:	mov	r0, r4
   3d0d4:	strh	r3, [sp, #8]
   3d0d8:	bl	3ce34 <ftello64@plt+0x268f4>
   3d0dc:	mov	r3, #3072	; 0xc00
   3d0e0:	mov	r2, #2
   3d0e4:	add	r1, sp, #8
   3d0e8:	mov	r0, r4
   3d0ec:	strh	r3, [sp, #8]
   3d0f0:	bl	3ce34 <ftello64@plt+0x268f4>
   3d0f4:	ldr	r3, [r5, #36]	; 0x24
   3d0f8:	cmp	r3, #0
   3d0fc:	movgt	r6, #0
   3d100:	movgt	sl, r6
   3d104:	movgt	r9, r6
   3d108:	ble	3d1a4 <ftello64@plt+0x26c64>
   3d10c:	ldr	r3, [r5, #40]	; 0x28
   3d110:	ldr	r1, [r4]
   3d114:	add	r3, r3, r6
   3d118:	mov	r2, #4
   3d11c:	str	r1, [r3, #4]
   3d120:	mov	r0, r4
   3d124:	add	r1, sp, #8
   3d128:	str	r9, [sp, #8]
   3d12c:	bl	3ce34 <ftello64@plt+0x268f4>
   3d130:	ldr	r3, [r5, #40]	; 0x28
   3d134:	mov	r0, r4
   3d138:	add	r3, r3, r6
   3d13c:	add	sl, sl, #1
   3d140:	ldr	r1, [r3, #12]
   3d144:	bl	3cec8 <ftello64@plt+0x26988>
   3d148:	ldr	r3, [r5, #40]	; 0x28
   3d14c:	mov	r2, #2
   3d150:	add	r3, r3, r6
   3d154:	add	r1, sp, #8
   3d158:	ldrh	r3, [r3, #16]
   3d15c:	mov	r0, r4
   3d160:	add	r6, r6, #20
   3d164:	rev16	r3, r3
   3d168:	strh	r3, [sp, #8]
   3d16c:	bl	3ce34 <ftello64@plt+0x268f4>
   3d170:	mov	r2, #1
   3d174:	add	r1, sp, #7
   3d178:	mov	r0, r4
   3d17c:	strb	r9, [sp, #7]
   3d180:	bl	3ce34 <ftello64@plt+0x268f4>
   3d184:	mov	r2, #1
   3d188:	add	r1, sp, #7
   3d18c:	mov	r0, r4
   3d190:	strb	r9, [sp, #7]
   3d194:	bl	3ce34 <ftello64@plt+0x268f4>
   3d198:	ldr	r3, [r5, #36]	; 0x24
   3d19c:	cmp	r3, sl
   3d1a0:	bgt	3d10c <ftello64@plt+0x26bcc>
   3d1a4:	ldrh	r3, [r5, #44]	; 0x2c
   3d1a8:	mov	r2, #2
   3d1ac:	add	r1, sp, #8
   3d1b0:	rev16	r3, r3
   3d1b4:	mov	r0, r4
   3d1b8:	strh	r3, [sp, #8]
   3d1bc:	bl	3ce34 <ftello64@plt+0x268f4>
   3d1c0:	mov	r3, #1024	; 0x400
   3d1c4:	mov	r2, #2
   3d1c8:	add	r1, sp, #8
   3d1cc:	mov	r0, r4
   3d1d0:	strh	r3, [sp, #8]
   3d1d4:	bl	3ce34 <ftello64@plt+0x268f4>
   3d1d8:	ldr	r3, [r5, #44]	; 0x2c
   3d1dc:	cmp	r3, #0
   3d1e0:	movgt	r6, #0
   3d1e4:	ble	3d208 <ftello64@plt+0x26cc8>
   3d1e8:	ldr	r3, [r5, #48]	; 0x30
   3d1ec:	mov	r0, r4
   3d1f0:	ldr	r1, [r3, r6, lsl #2]
   3d1f4:	bl	3cec8 <ftello64@plt+0x26988>
   3d1f8:	ldr	r3, [r5, #44]	; 0x2c
   3d1fc:	add	r6, r6, #1
   3d200:	cmp	r3, r6
   3d204:	bgt	3d1e8 <ftello64@plt+0x26ca8>
   3d208:	mov	r6, #0
   3d20c:	mov	r2, #1
   3d210:	add	r1, sp, #7
   3d214:	mov	r0, r4
   3d218:	strb	r6, [sp, #7]
   3d21c:	bl	3ce34 <ftello64@plt+0x268f4>
   3d220:	add	r1, sp, #7
   3d224:	mov	r2, #1
   3d228:	mov	r0, r4
   3d22c:	strb	r6, [sp, #7]
   3d230:	bl	3ce34 <ftello64@plt+0x268f4>
   3d234:	mov	r2, #2
   3d238:	add	r1, sp, #8
   3d23c:	mov	r0, r4
   3d240:	strh	r6, [sp, #8]
   3d244:	bl	3ce34 <ftello64@plt+0x268f4>
   3d248:	mov	r2, #4
   3d24c:	add	r1, sp, #8
   3d250:	mov	r0, r4
   3d254:	str	r6, [sp, #8]
   3d258:	bl	3ce34 <ftello64@plt+0x268f4>
   3d25c:	mov	r2, #4
   3d260:	add	r1, sp, #8
   3d264:	mov	r0, r4
   3d268:	str	r6, [sp, #8]
   3d26c:	bl	3ce34 <ftello64@plt+0x268f4>
   3d270:	bl	4d554 <ftello64@plt+0x37014>
   3d274:	mov	r1, r0
   3d278:	mov	r0, r4
   3d27c:	bl	3cec8 <ftello64@plt+0x26988>
   3d280:	add	r1, sp, #8
   3d284:	mov	r2, #4
   3d288:	mov	r0, r4
   3d28c:	str	r6, [sp, #8]
   3d290:	bl	3ce34 <ftello64@plt+0x268f4>
   3d294:	cmp	r7, #2
   3d298:	beq	3d330 <ftello64@plt+0x26df0>
   3d29c:	ldr	r2, [r5, #36]	; 0x24
   3d2a0:	cmp	r2, #0
   3d2a4:	movgt	r7, r6
   3d2a8:	addgt	sl, r5, #56	; 0x38
   3d2ac:	addgt	r9, r5, #52	; 0x34
   3d2b0:	ble	3d314 <ftello64@plt+0x26dd4>
   3d2b4:	ldr	r3, [r5, #40]	; 0x28
   3d2b8:	add	r3, r3, r6
   3d2bc:	ldr	r1, [r3, #8]
   3d2c0:	cmp	r1, #0
   3d2c4:	beq	3d304 <ftello64@plt+0x26dc4>
   3d2c8:	ldr	r2, [r5, #56]	; 0x38
   3d2cc:	cmp	r2, #0
   3d2d0:	bne	3d2f4 <ftello64@plt+0x26db4>
   3d2d4:	ldr	r2, [r3, #4]
   3d2d8:	mov	r1, sl
   3d2dc:	ldr	r3, [r4]
   3d2e0:	mov	r0, r9
   3d2e4:	bl	3cccc <ftello64@plt+0x2678c>
   3d2e8:	ldr	r3, [r5, #40]	; 0x28
   3d2ec:	add	r3, r3, r6
   3d2f0:	ldr	r1, [r3, #8]
   3d2f4:	ldr	r2, [r3, #12]
   3d2f8:	ldr	r0, [r5, #80]	; 0x50
   3d2fc:	bl	3ce34 <ftello64@plt+0x268f4>
   3d300:	ldr	r2, [r5, #36]	; 0x24
   3d304:	add	r7, r7, #1
   3d308:	cmp	r2, r7
   3d30c:	add	r6, r6, #20
   3d310:	bgt	3d2b4 <ftello64@plt+0x26d74>
   3d314:	ldr	r2, [sp, #12]
   3d318:	ldr	r3, [r8]
   3d31c:	mov	r0, #0
   3d320:	cmp	r2, r3
   3d324:	bne	3d410 <ftello64@plt+0x26ed0>
   3d328:	add	sp, sp, #20
   3d32c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d330:	ldr	ip, [r5, #28]
   3d334:	cmp	ip, #0
   3d338:	ble	3d314 <ftello64@plt+0x26dd4>
   3d33c:	ldr	fp, [pc, #212]	; 3d418 <ftello64@plt+0x26ed8>
   3d340:	add	sl, r5, #52	; 0x34
   3d344:	add	r9, r5, #56	; 0x38
   3d348:	ldr	r3, [r5, #32]
   3d34c:	lsl	r7, r6, #5
   3d350:	add	r3, r3, r7
   3d354:	ldr	r1, [r5, #56]	; 0x38
   3d358:	ldr	r0, [r3, #20]
   3d35c:	ldr	r2, [r3, #24]
   3d360:	cmp	r0, #0
   3d364:	beq	3d3d8 <ftello64@plt+0x26e98>
   3d368:	cmp	r1, #0
   3d36c:	bne	3d38c <ftello64@plt+0x26e4c>
   3d370:	ldr	r3, [r4]
   3d374:	mov	r0, sl
   3d378:	mov	r1, r9
   3d37c:	bl	3cccc <ftello64@plt+0x2678c>
   3d380:	ldr	r3, [r5, #32]
   3d384:	add	r7, r3, r7
   3d388:	ldr	r0, [r7, #20]
   3d38c:	ldr	r1, [r5, #60]	; 0x3c
   3d390:	cmp	r1, #0
   3d394:	bne	3d3a8 <ftello64@plt+0x26e68>
   3d398:	b	3d3f8 <ftello64@plt+0x26eb8>
   3d39c:	ldr	r1, [r1]
   3d3a0:	cmp	r1, #0
   3d3a4:	beq	3d3f8 <ftello64@plt+0x26eb8>
   3d3a8:	ldr	r3, [r1, #4]
   3d3ac:	cmp	r0, r3
   3d3b0:	bne	3d39c <ftello64@plt+0x26e5c>
   3d3b4:	add	r1, r1, #8
   3d3b8:	mov	r2, #8
   3d3bc:	ldr	r0, [r5, #80]	; 0x50
   3d3c0:	bl	3ce34 <ftello64@plt+0x268f4>
   3d3c4:	ldr	ip, [r5, #28]
   3d3c8:	add	r6, r6, #1
   3d3cc:	cmp	ip, r6
   3d3d0:	bgt	3d348 <ftello64@plt+0x26e08>
   3d3d4:	b	3d314 <ftello64@plt+0x26dd4>
   3d3d8:	cmp	r1, #0
   3d3dc:	bne	3d3c8 <ftello64@plt+0x26e88>
   3d3e0:	sub	r3, r2, #8
   3d3e4:	mov	r1, r9
   3d3e8:	mov	r0, sl
   3d3ec:	bl	3cccc <ftello64@plt+0x2678c>
   3d3f0:	ldr	ip, [r5, #28]
   3d3f4:	b	3d3c8 <ftello64@plt+0x26e88>
   3d3f8:	mov	r2, fp
   3d3fc:	ldr	r1, [pc, #24]	; 3d41c <ftello64@plt+0x26edc>
   3d400:	ldr	r0, [pc, #24]	; 3d420 <ftello64@plt+0x26ee0>
   3d404:	bl	488ec <ftello64@plt+0x323ac>
   3d408:	ldr	ip, [r5, #28]
   3d40c:	b	3d3c8 <ftello64@plt+0x26e88>
   3d410:	bl	15748 <__stack_chk_fail@plt>
   3d414:	andeq	pc, r7, r8, lsl #15
   3d418:	andeq	r0, r0, r7, lsl #4
   3d41c:	andeq	sl, r6, r0, asr #19
   3d420:	ldrdeq	sl, [r6], -r8
   3d424:	push	{r4, r5, r6, r7, r8, lr}
   3d428:	mov	r2, #20
   3d42c:	ldr	r5, [r0, #80]	; 0x50
   3d430:	mov	r6, r0
   3d434:	mov	r1, #0
   3d438:	mov	r0, r5
   3d43c:	bl	3ce34 <ftello64@plt+0x268f4>
   3d440:	ldr	r3, [r5, #12]
   3d444:	cmp	r3, #0
   3d448:	bne	3d59c <ftello64@plt+0x2705c>
   3d44c:	ldr	r4, [r5, #8]
   3d450:	mov	r2, #1
   3d454:	cmp	r4, #0
   3d458:	str	r3, [r5, #8]
   3d45c:	str	r2, [r5, #12]
   3d460:	ldr	r5, [r5]
   3d464:	beq	3d5c8 <ftello64@plt+0x27088>
   3d468:	cmp	r5, #19
   3d46c:	bls	3d5d0 <ftello64@plt+0x27090>
   3d470:	ldr	r2, [r6, #56]	; 0x38
   3d474:	cmp	r2, #0
   3d478:	beq	3d490 <ftello64@plt+0x26f50>
   3d47c:	ldr	r7, [pc, #352]	; 3d5e4 <ftello64@plt+0x270a4>
   3d480:	mov	r0, r4
   3d484:	bl	156a0 <gcry_free@plt>
   3d488:	mov	r0, r7
   3d48c:	pop	{r4, r5, r6, r7, r8, pc}
   3d490:	mov	r3, r5
   3d494:	add	r1, r6, #56	; 0x38
   3d498:	add	r0, r6, #52	; 0x34
   3d49c:	bl	3cccc <ftello64@plt+0x2678c>
   3d4a0:	ldr	r7, [r6, #56]	; 0x38
   3d4a4:	cmp	r7, #0
   3d4a8:	bne	3d47c <ftello64@plt+0x26f3c>
   3d4ac:	ldr	r8, [r6, #52]	; 0x34
   3d4b0:	cmp	r8, #0
   3d4b4:	beq	3d52c <ftello64@plt+0x26fec>
   3d4b8:	ldr	r2, [r8, #4]
   3d4bc:	add	r1, r2, #4
   3d4c0:	cmp	r5, r1
   3d4c4:	bcs	3d4dc <ftello64@plt+0x26f9c>
   3d4c8:	b	3d5b4 <ftello64@plt+0x27074>
   3d4cc:	ldr	r2, [r8, #4]
   3d4d0:	add	r1, r2, #4
   3d4d4:	cmp	r1, r5
   3d4d8:	bhi	3d5b4 <ftello64@plt+0x27074>
   3d4dc:	ldrb	r1, [r8, #11]
   3d4e0:	mov	r0, r8
   3d4e4:	strb	r1, [r4, r2]
   3d4e8:	ldr	r2, [r8, #4]
   3d4ec:	ldrh	r1, [r8, #10]
   3d4f0:	add	r2, r4, r2
   3d4f4:	strb	r1, [r2, #1]
   3d4f8:	ldr	r2, [r8, #4]
   3d4fc:	ldr	r1, [r8, #8]
   3d500:	add	r2, r4, r2
   3d504:	lsr	r1, r1, #8
   3d508:	strb	r1, [r2, #2]
   3d50c:	ldr	r2, [r8, #4]
   3d510:	ldr	r1, [r8, #8]
   3d514:	add	r2, r4, r2
   3d518:	strb	r1, [r2, #3]
   3d51c:	ldr	r8, [r8]
   3d520:	bl	156a0 <gcry_free@plt>
   3d524:	cmp	r8, #0
   3d528:	bne	3d4cc <ftello64@plt+0x26f8c>
   3d52c:	sub	r3, r5, #20
   3d530:	mov	r2, #0
   3d534:	str	r2, [r6, #52]	; 0x34
   3d538:	add	r1, r4, r3
   3d53c:	mov	r2, r4
   3d540:	mov	r0, #2
   3d544:	bl	160a8 <gcry_md_hash_buffer@plt>
   3d548:	mov	r0, r5
   3d54c:	bl	15364 <gcry_malloc@plt>
   3d550:	subs	r8, r0, #0
   3d554:	beq	3d57c <ftello64@plt+0x2703c>
   3d558:	mov	r2, r5
   3d55c:	mov	r1, r4
   3d560:	bl	15610 <memcpy@plt>
   3d564:	mov	r0, r4
   3d568:	bl	156a0 <gcry_free@plt>
   3d56c:	str	r8, [r6]
   3d570:	str	r5, [r6, #4]
   3d574:	mov	r0, r7
   3d578:	pop	{r4, r5, r6, r7, r8, pc}
   3d57c:	mov	r0, r4
   3d580:	bl	156a0 <gcry_free@plt>
   3d584:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3d588:	cmp	r0, #0
   3d58c:	uxthne	r0, r0
   3d590:	orrne	r7, r0, #134217728	; 0x8000000
   3d594:	mov	r0, r7
   3d598:	pop	{r4, r5, r6, r7, r8, pc}
   3d59c:	ldr	r0, [r5, #8]
   3d5a0:	bl	156a0 <gcry_free@plt>
   3d5a4:	mov	r3, #0
   3d5a8:	str	r3, [r5, #8]
   3d5ac:	ldr	r7, [pc, #48]	; 3d5e4 <ftello64@plt+0x270a4>
   3d5b0:	b	3d574 <ftello64@plt+0x27034>
   3d5b4:	ldr	r3, [pc, #44]	; 3d5e8 <ftello64@plt+0x270a8>
   3d5b8:	ldr	r2, [pc, #44]	; 3d5ec <ftello64@plt+0x270ac>
   3d5bc:	ldr	r1, [pc, #44]	; 3d5f0 <ftello64@plt+0x270b0>
   3d5c0:	ldr	r0, [pc, #44]	; 3d5f4 <ftello64@plt+0x270b4>
   3d5c4:	bl	16504 <__assert_fail@plt>
   3d5c8:	ldr	r7, [pc, #20]	; 3d5e4 <ftello64@plt+0x270a4>
   3d5cc:	b	3d574 <ftello64@plt+0x27034>
   3d5d0:	ldr	r3, [pc, #16]	; 3d5e8 <ftello64@plt+0x270a8>
   3d5d4:	ldr	r2, [pc, #28]	; 3d5f8 <ftello64@plt+0x270b8>
   3d5d8:	ldr	r1, [pc, #16]	; 3d5f0 <ftello64@plt+0x270b0>
   3d5dc:	ldr	r0, [pc, #24]	; 3d5fc <ftello64@plt+0x270bc>
   3d5e0:	bl	16504 <__assert_fail@plt>
   3d5e4:	stmdaeq	r0, {r1, r2, r4, r6, pc}
   3d5e8:	andeq	sl, r6, r4, lsl #19
   3d5ec:	andeq	r0, r0, r3, lsr #5
   3d5f0:	andeq	sl, r6, r0, asr #19
   3d5f4:	andeq	sl, r6, r8, lsl #20
   3d5f8:	muleq	r0, r3, r2
   3d5fc:	andeq	sl, r6, r0, lsl #20
   3d600:	push	{r4, r5, r6, r7, r8, lr}
   3d604:	mov	r4, #0
   3d608:	str	r4, [r0]
   3d60c:	mov	r5, r0
   3d610:	mov	r7, r1
   3d614:	mov	r0, #1
   3d618:	mov	r1, #88	; 0x58
   3d61c:	mov	r6, r2
   3d620:	bl	15eec <gcry_calloc@plt>
   3d624:	subs	r3, r0, #0
   3d628:	beq	3d648 <ftello64@plt+0x27108>
   3d62c:	str	r7, [r3]
   3d630:	str	r6, [r3, #4]
   3d634:	ldrd	r6, [sp, #24]
   3d638:	mov	r0, r4
   3d63c:	str	r3, [r5]
   3d640:	strd	r6, [r3, #8]
   3d644:	pop	{r4, r5, r6, r7, r8, pc}
   3d648:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3d64c:	cmp	r0, #0
   3d650:	uxthne	r0, r0
   3d654:	orrne	r0, r0, #134217728	; 0x8000000
   3d658:	pop	{r4, r5, r6, r7, r8, pc}
   3d65c:	push	{r4, r5, r6, lr}
   3d660:	subs	r4, r0, #0
   3d664:	popeq	{r4, r5, r6, pc}
   3d668:	ldr	r5, [r4, #80]	; 0x50
   3d66c:	cmp	r5, #0
   3d670:	beq	3d694 <ftello64@plt+0x27154>
   3d674:	ldr	r3, [r5, #12]
   3d678:	ldr	r0, [r5, #8]
   3d67c:	cmp	r3, #0
   3d680:	moveq	r2, #1
   3d684:	streq	r3, [r5, #8]
   3d688:	streq	r2, [r5, #12]
   3d68c:	bne	3d700 <ftello64@plt+0x271c0>
   3d690:	bl	156a0 <gcry_free@plt>
   3d694:	ldr	r0, [r4, #32]
   3d698:	bl	156a0 <gcry_free@plt>
   3d69c:	ldr	r0, [r4, #16]
   3d6a0:	bl	156a0 <gcry_free@plt>
   3d6a4:	ldr	r3, [r4, #36]	; 0x24
   3d6a8:	cmp	r3, #0
   3d6ac:	movgt	r5, #0
   3d6b0:	movgt	r6, r5
   3d6b4:	ble	3d6dc <ftello64@plt+0x2719c>
   3d6b8:	ldr	r3, [r4, #40]	; 0x28
   3d6bc:	add	r6, r6, #1
   3d6c0:	add	r3, r3, r5
   3d6c4:	add	r5, r5, #20
   3d6c8:	ldr	r0, [r3, #8]
   3d6cc:	bl	156a0 <gcry_free@plt>
   3d6d0:	ldr	r3, [r4, #36]	; 0x24
   3d6d4:	cmp	r6, r3
   3d6d8:	blt	3d6b8 <ftello64@plt+0x27178>
   3d6dc:	ldr	r0, [r4, #40]	; 0x28
   3d6e0:	bl	156a0 <gcry_free@plt>
   3d6e4:	ldr	r0, [r4, #48]	; 0x30
   3d6e8:	bl	156a0 <gcry_free@plt>
   3d6ec:	ldr	r0, [r4]
   3d6f0:	bl	156a0 <gcry_free@plt>
   3d6f4:	mov	r0, r4
   3d6f8:	pop	{r4, r5, r6, lr}
   3d6fc:	b	156a0 <gcry_free@plt>
   3d700:	bl	156a0 <gcry_free@plt>
   3d704:	mov	r0, #0
   3d708:	str	r0, [r5, #8]
   3d70c:	b	3d690 <ftello64@plt+0x27150>
   3d710:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d714:	mov	r6, r0
   3d718:	mov	r0, #0
   3d71c:	str	r0, [r6]
   3d720:	sub	sp, sp, #12
   3d724:	mov	r5, r1
   3d728:	mov	r0, #1
   3d72c:	mov	r1, #88	; 0x58
   3d730:	mov	r7, r2
   3d734:	mov	r8, r3
   3d738:	bl	15eec <gcry_calloc@plt>
   3d73c:	subs	r4, r0, #0
   3d740:	beq	3da34 <ftello64@plt+0x274f4>
   3d744:	ldr	r0, [r5, #4]
   3d748:	mov	r1, #32
   3d74c:	add	r0, r0, #1
   3d750:	str	r0, [r4, #28]
   3d754:	bl	15eec <gcry_calloc@plt>
   3d758:	cmp	r0, #0
   3d75c:	str	r0, [r4, #32]
   3d760:	beq	3d8e0 <ftello64@plt+0x273a0>
   3d764:	ldr	r0, [r5, #8]
   3d768:	cmp	r0, #0
   3d76c:	str	r0, [r4, #36]	; 0x24
   3d770:	bne	3d8cc <ftello64@plt+0x2738c>
   3d774:	ldr	r0, [r5, #12]
   3d778:	cmp	r0, #0
   3d77c:	str	r0, [r4, #44]	; 0x2c
   3d780:	beq	3d798 <ftello64@plt+0x27258>
   3d784:	mov	r1, #4
   3d788:	bl	15eec <gcry_calloc@plt>
   3d78c:	cmp	r0, #0
   3d790:	str	r0, [r4, #48]	; 0x30
   3d794:	beq	3d8e0 <ftello64@plt+0x273a0>
   3d798:	add	r2, r5, #16
   3d79c:	mov	r1, #0
   3d7a0:	mov	r0, r4
   3d7a4:	bl	3cd10 <ftello64@plt+0x267d0>
   3d7a8:	subs	r9, r0, #0
   3d7ac:	bne	3d88c <ftello64@plt+0x2734c>
   3d7b0:	ldr	r3, [r5, #4]
   3d7b4:	cmp	r3, #0
   3d7b8:	beq	3d910 <ftello64@plt+0x273d0>
   3d7bc:	add	sl, r5, #56	; 0x38
   3d7c0:	mov	r3, #1
   3d7c4:	mov	r2, sl
   3d7c8:	mov	r1, r3
   3d7cc:	mov	r0, r4
   3d7d0:	add	fp, r3, #1
   3d7d4:	bl	3cd10 <ftello64@plt+0x267d0>
   3d7d8:	cmp	r0, #0
   3d7dc:	bne	3da50 <ftello64@plt+0x27510>
   3d7e0:	ldr	sl, [sl]
   3d7e4:	mov	r3, fp
   3d7e8:	cmp	sl, #0
   3d7ec:	bne	3d7c4 <ftello64@plt+0x27284>
   3d7f0:	ldr	r3, [r4, #28]
   3d7f4:	cmp	r3, fp
   3d7f8:	bne	3da64 <ftello64@plt+0x27524>
   3d7fc:	ldr	r1, [r5, #8]
   3d800:	ldr	lr, [r4, #36]	; 0x24
   3d804:	cmp	r1, #0
   3d808:	bne	3d918 <ftello64@plt+0x273d8>
   3d80c:	cmp	lr, r1
   3d810:	bne	3da78 <ftello64@plt+0x27538>
   3d814:	ldr	r3, [r4, #44]	; 0x2c
   3d818:	cmp	r3, #0
   3d81c:	ble	3d844 <ftello64@plt+0x27304>
   3d820:	ldr	r2, [r4, #48]	; 0x30
   3d824:	mov	r3, #0
   3d828:	sub	r2, r2, #4
   3d82c:	mov	r0, r3
   3d830:	str	r0, [r2, #4]!
   3d834:	ldr	r1, [r4, #44]	; 0x2c
   3d838:	add	r3, r3, #1
   3d83c:	cmp	r3, r1
   3d840:	blt	3d830 <ftello64@plt+0x272f0>
   3d844:	mov	r3, #0
   3d848:	mov	r0, #1024	; 0x400
   3d84c:	str	r3, [r4, #64]	; 0x40
   3d850:	str	r3, [r4, #76]	; 0x4c
   3d854:	str	r0, [r4, #68]	; 0x44
   3d858:	bl	15364 <gcry_malloc@plt>
   3d85c:	add	r3, r4, #64	; 0x40
   3d860:	str	r3, [r4, #80]	; 0x50
   3d864:	mov	r1, #2
   3d868:	cmp	r0, #0
   3d86c:	moveq	r2, #1
   3d870:	streq	r2, [r4, #76]	; 0x4c
   3d874:	str	r0, [r4, #72]	; 0x48
   3d878:	ldr	r2, [sp, #48]	; 0x30
   3d87c:	mov	r0, r4
   3d880:	bl	3cf10 <ftello64@plt+0x269d0>
   3d884:	subs	r9, r0, #0
   3d888:	beq	3d958 <ftello64@plt+0x27418>
   3d88c:	ldr	r0, [r4, #60]	; 0x3c
   3d890:	cmp	r0, #0
   3d894:	beq	3d8fc <ftello64@plt+0x273bc>
   3d898:	ldr	r5, [r0]
   3d89c:	bl	156a0 <gcry_free@plt>
   3d8a0:	subs	r0, r5, #0
   3d8a4:	bne	3d898 <ftello64@plt+0x27358>
   3d8a8:	mov	r3, #0
   3d8ac:	cmp	r9, #0
   3d8b0:	str	r3, [r4, #60]	; 0x3c
   3d8b4:	bne	3d8fc <ftello64@plt+0x273bc>
   3d8b8:	mov	r9, #0
   3d8bc:	mov	r0, r9
   3d8c0:	str	r4, [r6]
   3d8c4:	add	sp, sp, #12
   3d8c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d8cc:	mov	r1, #20
   3d8d0:	bl	15eec <gcry_calloc@plt>
   3d8d4:	cmp	r0, #0
   3d8d8:	str	r0, [r4, #40]	; 0x28
   3d8dc:	bne	3d774 <ftello64@plt+0x27234>
   3d8e0:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3d8e4:	subs	r9, r0, #0
   3d8e8:	bne	3da58 <ftello64@plt+0x27518>
   3d8ec:	ldr	r0, [r4, #60]	; 0x3c
   3d8f0:	cmp	r0, #0
   3d8f4:	bne	3d898 <ftello64@plt+0x27358>
   3d8f8:	b	3d8b8 <ftello64@plt+0x27378>
   3d8fc:	mov	r0, r4
   3d900:	bl	3d65c <ftello64@plt+0x2711c>
   3d904:	mov	r0, r9
   3d908:	add	sp, sp, #12
   3d90c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d910:	mov	fp, #1
   3d914:	b	3d7f0 <ftello64@plt+0x272b0>
   3d918:	mov	r1, #0
   3d91c:	ldr	r2, [r4, #40]	; 0x28
   3d920:	add	r3, r5, #96	; 0x60
   3d924:	mov	r0, r1
   3d928:	ldr	ip, [r3, #4]
   3d92c:	add	r1, r1, #1
   3d930:	str	ip, [r2]
   3d934:	ldr	ip, [r3, #8]
   3d938:	strb	r0, [r2, #18]
   3d93c:	ldr	r3, [r3]
   3d940:	add	r2, r2, #20
   3d944:	cmp	r3, #0
   3d948:	str	ip, [r2, #-8]
   3d94c:	strh	r0, [r2, #-4]
   3d950:	bne	3d928 <ftello64@plt+0x273e8>
   3d954:	b	3d80c <ftello64@plt+0x272cc>
   3d958:	ldr	r3, [r4, #80]	; 0x50
   3d95c:	add	r9, r4, #52	; 0x34
   3d960:	mov	r2, r3
   3d964:	str	r3, [sp, #4]
   3d968:	ldr	r3, [r4, #56]	; 0x38
   3d96c:	ldr	sl, [r2]
   3d970:	cmp	r3, #0
   3d974:	add	fp, r4, #56	; 0x38
   3d978:	bne	3d990 <ftello64@plt+0x27450>
   3d97c:	mov	r3, sl
   3d980:	mov	r2, #8
   3d984:	mov	r1, fp
   3d988:	mov	r0, r9
   3d98c:	bl	3cccc <ftello64@plt+0x2678c>
   3d990:	ldr	r2, [r4, #36]	; 0x24
   3d994:	cmp	r2, #0
   3d998:	ble	3d9e0 <ftello64@plt+0x274a0>
   3d99c:	mov	r5, #0
   3d9a0:	ldr	r3, [r4, #56]	; 0x38
   3d9a4:	cmp	r3, #0
   3d9a8:	bne	3d9d4 <ftello64@plt+0x27494>
   3d9ac:	ldr	r2, [r4, #40]	; 0x28
   3d9b0:	add	r3, r5, r5, lsl #2
   3d9b4:	mov	r1, fp
   3d9b8:	add	r0, r2, r3, lsl #2
   3d9bc:	ldr	r3, [r2, r3, lsl #2]
   3d9c0:	ldr	r2, [r0, #4]
   3d9c4:	add	r3, sl, r3
   3d9c8:	mov	r0, r9
   3d9cc:	bl	3cccc <ftello64@plt+0x2678c>
   3d9d0:	ldr	r2, [r4, #36]	; 0x24
   3d9d4:	add	r5, r5, #1
   3d9d8:	cmp	r5, r2
   3d9dc:	blt	3d9a0 <ftello64@plt+0x27460>
   3d9e0:	ldr	r5, [sp, #4]
   3d9e4:	mov	r2, r8
   3d9e8:	mov	r1, r7
   3d9ec:	mov	r0, r5
   3d9f0:	bl	3ce34 <ftello64@plt+0x268f4>
   3d9f4:	ldr	r3, [r4, #56]	; 0x38
   3d9f8:	cmp	r3, #0
   3d9fc:	bne	3da18 <ftello64@plt+0x274d8>
   3da00:	ldr	r3, [r5]
   3da04:	mov	r1, fp
   3da08:	sub	r3, r3, sl
   3da0c:	mov	r0, r9
   3da10:	mov	r2, #12
   3da14:	bl	3cccc <ftello64@plt+0x2678c>
   3da18:	mov	r0, r4
   3da1c:	bl	3d424 <ftello64@plt+0x26ee4>
   3da20:	mov	r9, r0
   3da24:	ldr	r0, [r4, #60]	; 0x3c
   3da28:	cmp	r0, #0
   3da2c:	bne	3d898 <ftello64@plt+0x27358>
   3da30:	b	3d8a8 <ftello64@plt+0x27368>
   3da34:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3da38:	subs	r9, r0, #0
   3da3c:	uxthne	r9, r9
   3da40:	orrne	r9, r9, #134217728	; 0x8000000
   3da44:	mov	r0, r9
   3da48:	add	sp, sp, #12
   3da4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3da50:	mov	r9, r0
   3da54:	b	3d88c <ftello64@plt+0x2734c>
   3da58:	uxth	r9, r9
   3da5c:	orr	r9, r9, #134217728	; 0x8000000
   3da60:	b	3d88c <ftello64@plt+0x2734c>
   3da64:	ldr	r3, [pc, #32]	; 3da8c <ftello64@plt+0x2754c>
   3da68:	ldr	r2, [pc, #32]	; 3da90 <ftello64@plt+0x27550>
   3da6c:	ldr	r1, [pc, #32]	; 3da94 <ftello64@plt+0x27554>
   3da70:	ldr	r0, [pc, #32]	; 3da98 <ftello64@plt+0x27558>
   3da74:	bl	16504 <__assert_fail@plt>
   3da78:	ldr	r3, [pc, #28]	; 3da9c <ftello64@plt+0x2755c>
   3da7c:	mov	r2, #440	; 0x1b8
   3da80:	ldr	r1, [pc, #12]	; 3da94 <ftello64@plt+0x27554>
   3da84:	ldr	r0, [pc, #20]	; 3daa0 <ftello64@plt+0x27560>
   3da88:	bl	16504 <__assert_fail@plt>
   3da8c:	muleq	r6, r8, r9
   3da90:	andeq	r0, r0, r1, lsr #3
   3da94:	andeq	sl, r6, r0, asr #19
   3da98:	andeq	sl, r6, r8, lsl sl
   3da9c:	andeq	sl, r6, ip, lsr #19
   3daa0:	andeq	sl, r6, ip, lsr #20
   3daa4:	ldr	ip, [pc, #1616]	; 3e0fc <ftello64@plt+0x27bbc>
   3daa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3daac:	sub	sp, sp, #28
   3dab0:	ldr	ip, [ip]
   3dab4:	mov	r6, #0
   3dab8:	str	r0, [sp, #4]
   3dabc:	str	r6, [r0]
   3dac0:	mov	r8, r1
   3dac4:	mov	r0, #1
   3dac8:	mov	r1, #88	; 0x58
   3dacc:	strd	r2, [sp, #8]
   3dad0:	str	ip, [sp, #20]
   3dad4:	bl	15eec <gcry_calloc@plt>
   3dad8:	subs	r4, r0, #0
   3dadc:	beq	3e000 <ftello64@plt+0x27ac0>
   3dae0:	mov	r0, r8
   3dae4:	bl	15b14 <ksba_cert_get_serial@plt>
   3dae8:	subs	r5, r0, #0
   3daec:	beq	3db68 <ftello64@plt+0x27628>
   3daf0:	mov	r3, r6
   3daf4:	mov	r2, r6
   3daf8:	mov	r1, r6
   3dafc:	bl	1648c <gcry_sexp_canon_len@plt>
   3db00:	cmp	r0, #1
   3db04:	strhi	r5, [r4, #16]
   3db08:	addhi	r0, r5, r0
   3db0c:	movhi	r3, r6
   3db10:	addhi	r2, r5, #1
   3db14:	bhi	3db3c <ftello64@plt+0x275fc>
   3db18:	b	3e0c8 <ftello64@plt+0x27b88>
   3db1c:	sub	lr, ip, #48	; 0x30
   3db20:	cmp	lr, #9
   3db24:	bhi	3e040 <ftello64@plt+0x27b00>
   3db28:	add	r3, r3, r3, lsl #2
   3db2c:	cmp	r0, r2
   3db30:	add	ip, ip, r3, lsl #1
   3db34:	sub	r3, ip, #48	; 0x30
   3db38:	beq	3e014 <ftello64@plt+0x27ad4>
   3db3c:	ldrb	ip, [r2]
   3db40:	mov	r1, r2
   3db44:	add	r2, r2, #1
   3db48:	cmp	ip, #0
   3db4c:	cmpne	ip, #58	; 0x3a
   3db50:	bne	3db1c <ftello64@plt+0x275dc>
   3db54:	cmp	ip, #58	; 0x3a
   3db58:	addeq	r1, r1, #1
   3db5c:	streq	r1, [r4, #20]
   3db60:	streq	r3, [r4, #24]
   3db64:	bne	3e040 <ftello64@plt+0x27b00>
   3db68:	mov	r3, #1
   3db6c:	mov	r5, #0
   3db70:	str	r3, [r4, #28]
   3db74:	str	r5, [r4, #36]	; 0x24
   3db78:	mov	r0, #400	; 0x190
   3db7c:	bl	15364 <gcry_malloc@plt>
   3db80:	subs	r6, r0, #0
   3db84:	beq	3e020 <ftello64@plt+0x27ae0>
   3db88:	mov	r1, r5
   3db8c:	mov	r0, r8
   3db90:	bl	15514 <ksba_cert_get_issuer@plt>
   3db94:	cmp	r0, #0
   3db98:	beq	3dfbc <ftello64@plt+0x27a7c>
   3db9c:	ldr	r3, [r4, #36]	; 0x24
   3dba0:	mov	r7, #100	; 0x64
   3dba4:	add	r2, r3, #1
   3dba8:	str	r0, [r6, r3, lsl #2]
   3dbac:	str	r2, [r4, #36]	; 0x24
   3dbb0:	b	3dbcc <ftello64@plt+0x2768c>
   3dbb4:	add	r2, r3, #1
   3dbb8:	cmp	r5, #0
   3dbbc:	str	r2, [r4, #36]	; 0x24
   3dbc0:	str	fp, [r6, r3, lsl #2]
   3dbc4:	beq	3dc10 <ftello64@plt+0x276d0>
   3dbc8:	add	r5, r5, #1
   3dbcc:	mov	r1, r5
   3dbd0:	mov	r0, r8
   3dbd4:	bl	15aa8 <ksba_cert_get_subject@plt>
   3dbd8:	subs	fp, r0, #0
   3dbdc:	beq	3dd88 <ftello64@plt+0x27848>
   3dbe0:	ldr	r3, [r4, #36]	; 0x24
   3dbe4:	cmp	r3, r7
   3dbe8:	bcc	3dbb4 <ftello64@plt+0x27674>
   3dbec:	add	r7, r7, #100	; 0x64
   3dbf0:	mov	r0, r6
   3dbf4:	lsl	r1, r7, #2
   3dbf8:	bl	15ff4 <gcry_realloc@plt>
   3dbfc:	cmp	r0, #0
   3dc00:	beq	3e058 <ftello64@plt+0x27b18>
   3dc04:	mov	r6, r0
   3dc08:	ldr	r3, [r4, #36]	; 0x24
   3dc0c:	b	3dbb4 <ftello64@plt+0x27674>
   3dc10:	mov	r9, fp
   3dc14:	b	3dc1c <ftello64@plt+0x276dc>
   3dc18:	add	r9, r0, #22
   3dc1c:	ldr	r1, [pc, #1244]	; 3e100 <ftello64@plt+0x27bc0>
   3dc20:	mov	r0, r9
   3dc24:	bl	15310 <strstr@plt>
   3dc28:	cmp	r0, #0
   3dc2c:	beq	3dbc8 <ftello64@plt+0x27688>
   3dc30:	cmp	fp, r0
   3dc34:	beq	3dc5c <ftello64@plt+0x2771c>
   3dc38:	add	r9, r9, #1
   3dc3c:	cmp	r0, r9
   3dc40:	bls	3dc18 <ftello64@plt+0x276d8>
   3dc44:	ldrb	r3, [r0, #-1]
   3dc48:	cmp	r3, #44	; 0x2c
   3dc4c:	bne	3dc18 <ftello64@plt+0x276d8>
   3dc50:	ldrb	r3, [r0, #-2]
   3dc54:	cmp	r3, #92	; 0x5c
   3dc58:	beq	3dc18 <ftello64@plt+0x276d8>
   3dc5c:	mov	sl, r0
   3dc60:	add	ip, r0, #22
   3dc64:	add	r1, sl, #23
   3dc68:	mov	r0, #0
   3dc6c:	ldrb	r3, [ip, r0, lsl #1]
   3dc70:	bic	r2, r3, #32
   3dc74:	sub	r2, r2, #65	; 0x41
   3dc78:	sub	r3, r3, #48	; 0x30
   3dc7c:	cmp	r3, #9
   3dc80:	cmphi	r2, #5
   3dc84:	bls	3dd04 <ftello64@plt+0x277c4>
   3dc88:	cmp	r0, #0
   3dc8c:	beq	3dbc8 <ftello64@plt+0x27688>
   3dc90:	add	r0, r0, #3
   3dc94:	bl	15364 <gcry_malloc@plt>
   3dc98:	cmp	r0, #0
   3dc9c:	beq	3dbc8 <ftello64@plt+0x27688>
   3dca0:	add	r1, sl, #24
   3dca4:	mov	ip, r0
   3dca8:	rsb	lr, r0, #1
   3dcac:	mov	r3, #60	; 0x3c
   3dcb0:	strb	r3, [r0]
   3dcb4:	ldrb	r2, [r1, #-2]
   3dcb8:	add	sl, lr, ip
   3dcbc:	sub	r3, r2, #48	; 0x30
   3dcc0:	bic	r9, r2, #32
   3dcc4:	sub	r9, r9, #65	; 0x41
   3dcc8:	uxtb	r3, r3
   3dccc:	cmp	r3, #9
   3dcd0:	cmphi	r9, #5
   3dcd4:	movls	r9, #1
   3dcd8:	movhi	r9, #0
   3dcdc:	bls	3dd28 <ftello64@plt+0x277e8>
   3dce0:	ldr	r2, [r4, #36]	; 0x24
   3dce4:	mov	r3, r0
   3dce8:	add	r1, r2, #1
   3dcec:	str	r1, [r4, #36]	; 0x24
   3dcf0:	mov	r1, #62	; 0x3e
   3dcf4:	strb	r1, [r3, sl]!
   3dcf8:	strb	r9, [r3, #1]
   3dcfc:	str	r0, [r6, r2, lsl #2]
   3dd00:	b	3dbc8 <ftello64@plt+0x27688>
   3dd04:	ldrb	r3, [r1, r0, lsl #1]
   3dd08:	bic	r2, r3, #32
   3dd0c:	sub	r2, r2, #65	; 0x41
   3dd10:	sub	r3, r3, #48	; 0x30
   3dd14:	cmp	r3, #9
   3dd18:	cmphi	r2, #5
   3dd1c:	bhi	3dc88 <ftello64@plt+0x27748>
   3dd20:	add	r0, r0, #1
   3dd24:	b	3dc6c <ftello64@plt+0x2772c>
   3dd28:	cmp	r2, #57	; 0x39
   3dd2c:	bls	3dd7c <ftello64@plt+0x2783c>
   3dd30:	cmp	r2, #70	; 0x46
   3dd34:	bhi	3dd78 <ftello64@plt+0x27838>
   3dd38:	sub	r3, r2, #55	; 0x37
   3dd3c:	lsl	r3, r3, #4
   3dd40:	uxtb	r3, r3
   3dd44:	ldrb	r2, [r1, #-1]
   3dd48:	cmp	r2, #57	; 0x39
   3dd4c:	subls	r2, r2, #48	; 0x30
   3dd50:	uxtbls	r2, r2
   3dd54:	bls	3dd68 <ftello64@plt+0x27828>
   3dd58:	cmp	r2, #70	; 0x46
   3dd5c:	subls	r2, r2, #55	; 0x37
   3dd60:	subhi	r2, r2, #87	; 0x57
   3dd64:	uxtb	r2, r2
   3dd68:	add	r2, r3, r2
   3dd6c:	add	r1, r1, #2
   3dd70:	strb	r2, [ip, #1]!
   3dd74:	b	3dcb4 <ftello64@plt+0x27774>
   3dd78:	sub	r3, r2, #87	; 0x57
   3dd7c:	lsl	r3, r3, #4
   3dd80:	uxtb	r3, r3
   3dd84:	b	3dd44 <ftello64@plt+0x27804>
   3dd88:	mov	r3, #1
   3dd8c:	str	r3, [r4, #44]	; 0x2c
   3dd90:	mov	r1, #32
   3dd94:	ldr	r0, [r4, #28]
   3dd98:	bl	15eec <gcry_calloc@plt>
   3dd9c:	mov	r1, #20
   3dda0:	str	r0, [r4, #32]
   3dda4:	ldr	r0, [r4, #36]	; 0x24
   3dda8:	bl	15eec <gcry_calloc@plt>
   3ddac:	mov	r1, #4
   3ddb0:	str	r0, [r4, #40]	; 0x28
   3ddb4:	ldr	r0, [r4, #44]	; 0x2c
   3ddb8:	bl	15eec <gcry_calloc@plt>
   3ddbc:	ldr	r3, [r4, #32]
   3ddc0:	cmp	r3, #0
   3ddc4:	str	r0, [r4, #48]	; 0x30
   3ddc8:	beq	3df28 <ftello64@plt+0x279e8>
   3ddcc:	ldr	sl, [r4, #40]	; 0x28
   3ddd0:	clz	r0, r0
   3ddd4:	cmp	sl, #0
   3ddd8:	lsr	r0, r0, #5
   3dddc:	movne	sl, r0
   3dde0:	moveq	sl, #1
   3dde4:	cmp	sl, #0
   3dde8:	bne	3df28 <ftello64@plt+0x279e8>
   3ddec:	ldr	lr, [sp, #8]
   3ddf0:	ldr	r2, [lr]
   3ddf4:	ldr	ip, [lr, #4]
   3ddf8:	ldr	r0, [lr, #8]
   3ddfc:	ldr	r1, [lr, #12]
   3de00:	str	r2, [r3]
   3de04:	str	ip, [r3, #4]
   3de08:	str	r0, [r3, #8]
   3de0c:	str	r1, [r3, #12]
   3de10:	ldr	r2, [lr, #16]
   3de14:	str	r2, [r3, #16]
   3de18:	ldr	r7, [r4, #36]	; 0x24
   3de1c:	ldr	r3, [r4, #32]
   3de20:	cmp	r7, #0
   3de24:	str	sl, [r3, #20]
   3de28:	strh	sl, [r3, #28]
   3de2c:	ble	3de6c <ftello64@plt+0x2792c>
   3de30:	add	r7, r6, r7, lsl #2
   3de34:	ldr	r5, [r4, #40]	; 0x28
   3de38:	sub	r7, r7, #4
   3de3c:	sub	r9, r6, #4
   3de40:	ldr	r3, [r9, #4]!
   3de44:	add	r5, r5, #20
   3de48:	str	r3, [r5, #-12]
   3de4c:	ldr	r0, [r9]
   3de50:	bl	15cb8 <strlen@plt>
   3de54:	cmp	r7, r9
   3de58:	str	r0, [r5, #-8]
   3de5c:	str	sl, [r9]
   3de60:	strh	sl, [r5, #-4]
   3de64:	strb	sl, [r5, #-2]
   3de68:	bne	3de40 <ftello64@plt+0x27900>
   3de6c:	mov	r0, r6
   3de70:	bl	156a0 <gcry_free@plt>
   3de74:	ldr	r2, [r4, #48]	; 0x30
   3de78:	mov	r3, #0
   3de7c:	mov	r0, #1024	; 0x400
   3de80:	str	r3, [r2]
   3de84:	str	r3, [r4, #64]	; 0x40
   3de88:	str	r3, [r4, #76]	; 0x4c
   3de8c:	str	r0, [r4, #68]	; 0x44
   3de90:	bl	15364 <gcry_malloc@plt>
   3de94:	add	r3, r4, #64	; 0x40
   3de98:	cmp	r0, #0
   3de9c:	str	r0, [r4, #72]	; 0x48
   3dea0:	beq	3e0d8 <ftello64@plt+0x27b98>
   3dea4:	str	r3, [r4, #80]	; 0x50
   3dea8:	ldr	r2, [sp, #12]
   3deac:	mov	r1, #3
   3deb0:	mov	r0, r4
   3deb4:	bl	3cf10 <ftello64@plt+0x269d0>
   3deb8:	subs	r7, r0, #0
   3debc:	bne	3e06c <ftello64@plt+0x27b2c>
   3dec0:	ldr	r5, [r4, #80]	; 0x50
   3dec4:	ldr	r3, [r4, #56]	; 0x38
   3dec8:	add	r7, r4, #52	; 0x34
   3decc:	cmp	r3, #0
   3ded0:	ldr	r9, [r5]
   3ded4:	add	sl, r4, #56	; 0x38
   3ded8:	beq	3e094 <ftello64@plt+0x27b54>
   3dedc:	mov	r0, r8
   3dee0:	add	r1, sp, #16
   3dee4:	bl	162a0 <ksba_cert_get_image@plt>
   3dee8:	subs	r6, r0, #0
   3deec:	beq	3e0e4 <ftello64@plt+0x27ba4>
   3def0:	mov	r1, r6
   3def4:	ldr	r2, [sp, #16]
   3def8:	mov	r0, r5
   3defc:	bl	3ce34 <ftello64@plt+0x268f4>
   3df00:	ldr	r3, [r4, #56]	; 0x38
   3df04:	cmp	r3, #0
   3df08:	beq	3e0ac <ftello64@plt+0x27b6c>
   3df0c:	mov	r0, r4
   3df10:	bl	3d424 <ftello64@plt+0x26ee4>
   3df14:	mov	r7, r0
   3df18:	ldr	r0, [r4, #60]	; 0x3c
   3df1c:	cmp	r0, #0
   3df20:	bne	3e078 <ftello64@plt+0x27b38>
   3df24:	b	3df88 <ftello64@plt+0x27a48>
   3df28:	ldr	r7, [pc, #468]	; 3e104 <ftello64@plt+0x27bc4>
   3df2c:	ldr	r0, [r4, #60]	; 0x3c
   3df30:	cmp	r0, #0
   3df34:	beq	3df54 <ftello64@plt+0x27a14>
   3df38:	ldr	r5, [r0]
   3df3c:	bl	156a0 <gcry_free@plt>
   3df40:	subs	r0, r5, #0
   3df44:	bne	3df38 <ftello64@plt+0x279f8>
   3df48:	cmp	r6, #0
   3df4c:	str	r0, [r4, #60]	; 0x3c
   3df50:	beq	3df88 <ftello64@plt+0x27a48>
   3df54:	ldr	r3, [r4, #36]	; 0x24
   3df58:	cmp	r3, #0
   3df5c:	ble	3df80 <ftello64@plt+0x27a40>
   3df60:	sub	r8, r6, #4
   3df64:	mov	r5, #0
   3df68:	ldr	r0, [r8, #4]!
   3df6c:	bl	156a0 <gcry_free@plt>
   3df70:	ldr	r3, [r4, #36]	; 0x24
   3df74:	add	r5, r5, #1
   3df78:	cmp	r3, r5
   3df7c:	bgt	3df68 <ftello64@plt+0x27a28>
   3df80:	mov	r0, r6
   3df84:	bl	156a0 <gcry_free@plt>
   3df88:	cmp	r7, #0
   3df8c:	bne	3dfe8 <ftello64@plt+0x27aa8>
   3df90:	ldr	r3, [sp, #4]
   3df94:	mov	r7, #0
   3df98:	str	r4, [r3]
   3df9c:	ldr	r3, [pc, #344]	; 3e0fc <ftello64@plt+0x27bbc>
   3dfa0:	ldr	r2, [sp, #20]
   3dfa4:	mov	r0, r7
   3dfa8:	ldr	r3, [r3]
   3dfac:	cmp	r2, r3
   3dfb0:	bne	3e0f8 <ftello64@plt+0x27bb8>
   3dfb4:	add	sp, sp, #28
   3dfb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dfbc:	ldr	r0, [r4, #60]	; 0x3c
   3dfc0:	cmp	r0, #0
   3dfc4:	ldrne	r7, [pc, #316]	; 3e108 <ftello64@plt+0x27bc8>
   3dfc8:	bne	3df38 <ftello64@plt+0x279f8>
   3dfcc:	ldr	r3, [r4, #36]	; 0x24
   3dfd0:	cmp	r3, #0
   3dfd4:	ldrgt	r7, [pc, #300]	; 3e108 <ftello64@plt+0x27bc8>
   3dfd8:	bgt	3df60 <ftello64@plt+0x27a20>
   3dfdc:	mov	r0, r6
   3dfe0:	bl	156a0 <gcry_free@plt>
   3dfe4:	ldr	r7, [pc, #284]	; 3e108 <ftello64@plt+0x27bc8>
   3dfe8:	mov	r0, r4
   3dfec:	bl	3d65c <ftello64@plt+0x2711c>
   3dff0:	ldr	r2, [sp, #4]
   3dff4:	mov	r3, #0
   3dff8:	str	r3, [r2]
   3dffc:	b	3df9c <ftello64@plt+0x27a5c>
   3e000:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3e004:	subs	r7, r0, #0
   3e008:	uxthne	r7, r7
   3e00c:	orrne	r7, r7, #134217728	; 0x8000000
   3e010:	b	3df9c <ftello64@plt+0x27a5c>
   3e014:	ldrb	ip, [r1, #1]
   3e018:	mov	r1, r0
   3e01c:	b	3db54 <ftello64@plt+0x27614>
   3e020:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3e024:	subs	r3, r0, #0
   3e028:	ldr	r0, [r4, #60]	; 0x3c
   3e02c:	bne	3e080 <ftello64@plt+0x27b40>
   3e030:	cmp	r0, r5
   3e034:	movne	r7, r6
   3e038:	bne	3df38 <ftello64@plt+0x279f8>
   3e03c:	b	3df90 <ftello64@plt+0x27a50>
   3e040:	mov	r0, r5
   3e044:	bl	156a0 <gcry_free@plt>
   3e048:	mov	r3, #0
   3e04c:	str	r3, [r4, #16]
   3e050:	mov	r7, #134217729	; 0x8000001
   3e054:	b	3df9c <ftello64@plt+0x27a5c>
   3e058:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3e05c:	subs	r7, r0, #0
   3e060:	uxthne	r7, r7
   3e064:	orrne	r7, r7, #134217728	; 0x8000000
   3e068:	b	3df2c <ftello64@plt+0x279ec>
   3e06c:	ldr	r0, [r4, #60]	; 0x3c
   3e070:	cmp	r0, #0
   3e074:	beq	3dfe8 <ftello64@plt+0x27aa8>
   3e078:	mov	r6, #0
   3e07c:	b	3df38 <ftello64@plt+0x279f8>
   3e080:	uxth	r3, r3
   3e084:	cmp	r0, #0
   3e088:	orr	r7, r3, #134217728	; 0x8000000
   3e08c:	bne	3df38 <ftello64@plt+0x279f8>
   3e090:	b	3dfe8 <ftello64@plt+0x27aa8>
   3e094:	mov	r3, r9
   3e098:	mov	r2, #8
   3e09c:	mov	r1, sl
   3e0a0:	mov	r0, r7
   3e0a4:	bl	3cccc <ftello64@plt+0x2678c>
   3e0a8:	b	3dedc <ftello64@plt+0x2799c>
   3e0ac:	ldr	r3, [r5]
   3e0b0:	mov	r1, sl
   3e0b4:	sub	r3, r3, r9
   3e0b8:	mov	r0, r7
   3e0bc:	mov	r2, #12
   3e0c0:	bl	3cccc <ftello64@plt+0x2678c>
   3e0c4:	b	3df0c <ftello64@plt+0x279cc>
   3e0c8:	mov	r0, r5
   3e0cc:	bl	156a0 <gcry_free@plt>
   3e0d0:	mov	r7, #134217729	; 0x8000001
   3e0d4:	b	3df9c <ftello64@plt+0x27a5c>
   3e0d8:	mov	r2, #1
   3e0dc:	str	r2, [r4, #76]	; 0x4c
   3e0e0:	b	3dea4 <ftello64@plt+0x27964>
   3e0e4:	ldr	r0, [r4, #60]	; 0x3c
   3e0e8:	mov	r7, #134217729	; 0x8000001
   3e0ec:	cmp	r0, #0
   3e0f0:	bne	3df38 <ftello64@plt+0x279f8>
   3e0f4:	b	3dfe8 <ftello64@plt+0x27aa8>
   3e0f8:	bl	15748 <__stack_chk_fail@plt>
   3e0fc:	andeq	pc, r7, r8, lsl #15
   3e100:	andeq	r6, r6, r4, lsl #1
   3e104:	stmdaeq	r0, {r1, r2, r4, r6, pc}
   3e108:	stmdaeq	r0, {r7}
   3e10c:	ldm	r0, {r0, r3}
   3e110:	str	r3, [r1]
   3e114:	bx	lr
   3e118:	ldrd	r0, [r0, #8]
   3e11c:	bx	lr
   3e120:	ldr	r3, [r0, #4]
   3e124:	cmp	r3, #31
   3e128:	bxls	lr
   3e12c:	ldr	r3, [r0]
   3e130:	ldrb	r3, [r3, #4]
   3e134:	cmp	r3, #1
   3e138:	bxne	lr
   3e13c:	push	{r4, r5, r6, lr}
   3e140:	mov	r4, r0
   3e144:	mov	r5, r1
   3e148:	bl	4d554 <ftello64@plt+0x37014>
   3e14c:	ldr	r3, [r4]
   3e150:	cmp	r5, #0
   3e154:	lsr	r2, r0, #24
   3e158:	strb	r2, [r3, #20]
   3e15c:	ldr	r3, [r4]
   3e160:	lsr	r1, r0, #16
   3e164:	lsr	r2, r0, #8
   3e168:	strb	r1, [r3, #21]
   3e16c:	ldr	r3, [r4]
   3e170:	strb	r2, [r3, #22]
   3e174:	ldr	r3, [r4]
   3e178:	strb	r0, [r3, #23]
   3e17c:	ldrne	r2, [r4]
   3e180:	ldrbne	r3, [r2, #7]
   3e184:	orrne	r3, r3, #2
   3e188:	strbne	r3, [r2, #7]
   3e18c:	pop	{r4, r5, r6, pc}
   3e190:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e194:	subs	r3, r2, #0
   3e198:	sub	sp, sp, #28
   3e19c:	movne	r2, r3
   3e1a0:	mov	r5, r1
   3e1a4:	mov	sl, r0
   3e1a8:	str	r3, [sp, #16]
   3e1ac:	movne	r3, #0
   3e1b0:	strne	r3, [r2]
   3e1b4:	cmp	sl, #0
   3e1b8:	movne	r3, #0
   3e1bc:	strne	r3, [sl]
   3e1c0:	mov	r0, r5
   3e1c4:	bl	16540 <ftello64@plt>
   3e1c8:	mvn	r3, #0
   3e1cc:	mvn	r2, #0
   3e1d0:	cmp	r1, r3
   3e1d4:	cmpeq	r0, r2
   3e1d8:	mov	r8, r0
   3e1dc:	mov	r9, r1
   3e1e0:	beq	3e2c4 <ftello64@plt+0x27d84>
   3e1e4:	mov	r0, r5
   3e1e8:	bl	16450 <getc@plt>
   3e1ec:	mov	r6, r0
   3e1f0:	cmn	r6, #1
   3e1f4:	mov	r0, r5
   3e1f8:	beq	3e298 <ftello64@plt+0x27d58>
   3e1fc:	bl	16450 <getc@plt>
   3e200:	cmn	r0, #1
   3e204:	mov	r7, r0
   3e208:	beq	3e2a4 <ftello64@plt+0x27d64>
   3e20c:	mov	r0, r5
   3e210:	bl	16450 <getc@plt>
   3e214:	cmn	r0, #1
   3e218:	mov	r4, r0
   3e21c:	beq	3e2a4 <ftello64@plt+0x27d64>
   3e220:	mov	r0, r5
   3e224:	bl	16450 <getc@plt>
   3e228:	cmn	r0, #1
   3e22c:	str	r0, [sp, #12]
   3e230:	beq	3e2a4 <ftello64@plt+0x27d64>
   3e234:	mov	r0, r5
   3e238:	bl	16450 <getc@plt>
   3e23c:	ldr	r2, [sp, #12]
   3e240:	cmn	r0, #1
   3e244:	mov	fp, r0
   3e248:	beq	3e2a4 <ftello64@plt+0x27d64>
   3e24c:	lsl	r1, r7, #16
   3e250:	orr	r1, r1, r6, lsl #24
   3e254:	orr	r1, r1, r4, lsl #8
   3e258:	orr	r1, r1, r2
   3e25c:	cmp	r1, #4
   3e260:	bls	3e2b4 <ftello64@plt+0x27d74>
   3e264:	cmp	r0, #0
   3e268:	bne	3e2e0 <ftello64@plt+0x27da0>
   3e26c:	sub	r1, r1, #5
   3e270:	mov	r2, #1
   3e274:	mov	r0, r5
   3e278:	bl	163cc <fseek@plt>
   3e27c:	cmp	r0, #0
   3e280:	bne	3e36c <ftello64@plt+0x27e2c>
   3e284:	ldr	r2, [sp, #16]
   3e288:	cmp	r2, #0
   3e28c:	movne	r3, #1
   3e290:	strne	r3, [r2]
   3e294:	b	3e1b4 <ftello64@plt+0x27c74>
   3e298:	bl	155a4 <ferror@plt>
   3e29c:	cmp	r0, #0
   3e2a0:	beq	3e3b8 <ftello64@plt+0x27e78>
   3e2a4:	mov	r0, r5
   3e2a8:	bl	155a4 <ferror@plt>
   3e2ac:	cmp	r0, #0
   3e2b0:	bne	3e2c4 <ftello64@plt+0x27d84>
   3e2b4:	ldr	fp, [pc, #328]	; 3e404 <ftello64@plt+0x27ec4>
   3e2b8:	mov	r0, fp
   3e2bc:	add	sp, sp, #28
   3e2c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e2c4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3e2c8:	subs	fp, r0, #0
   3e2cc:	uxthne	r3, fp
   3e2d0:	orrne	fp, r3, #134217728	; 0x8000000
   3e2d4:	mov	r0, fp
   3e2d8:	add	sp, sp, #28
   3e2dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e2e0:	cmp	r1, #5242880	; 0x500000
   3e2e4:	strd	r8, [sp, #16]
   3e2e8:	mov	r8, r4
   3e2ec:	mov	r9, sl
   3e2f0:	mov	r4, r1
   3e2f4:	mov	sl, r2
   3e2f8:	bhi	3e3c0 <ftello64@plt+0x27e80>
   3e2fc:	cmp	r9, #0
   3e300:	beq	3e388 <ftello64@plt+0x27e48>
   3e304:	mov	r0, r1
   3e308:	bl	15364 <gcry_malloc@plt>
   3e30c:	subs	r3, r0, #0
   3e310:	str	r3, [sp, #12]
   3e314:	beq	3e3a0 <ftello64@plt+0x27e60>
   3e318:	ldr	r0, [sp, #12]
   3e31c:	mov	r3, r5
   3e320:	mov	r2, #1
   3e324:	strb	r6, [r0]
   3e328:	strb	r7, [r0, #1]
   3e32c:	strb	r8, [r0, #2]
   3e330:	strb	sl, [r0, #3]
   3e334:	strb	fp, [r0, #4]
   3e338:	sub	r1, r4, #5
   3e33c:	add	r0, r0, #5
   3e340:	bl	15994 <fread@plt>
   3e344:	cmp	r0, #1
   3e348:	beq	3e3e0 <ftello64@plt+0x27ea0>
   3e34c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3e350:	subs	r3, r0, #0
   3e354:	moveq	fp, r3
   3e358:	uxthne	r3, r3
   3e35c:	orrne	fp, r3, #134217728	; 0x8000000
   3e360:	ldr	r0, [sp, #12]
   3e364:	bl	156a0 <gcry_free@plt>
   3e368:	b	3e2b8 <ftello64@plt+0x27d78>
   3e36c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3e370:	cmp	r0, #0
   3e374:	uxthne	r3, r0
   3e378:	orrne	fp, r3, #134217728	; 0x8000000
   3e37c:	mov	r0, fp
   3e380:	add	sp, sp, #28
   3e384:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e388:	sub	r1, r1, #5
   3e38c:	mov	r0, r5
   3e390:	mov	r2, #1
   3e394:	bl	163cc <fseek@plt>
   3e398:	subs	fp, r0, #0
   3e39c:	beq	3e2b8 <ftello64@plt+0x27d78>
   3e3a0:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3e3a4:	subs	r3, r0, #0
   3e3a8:	moveq	fp, r3
   3e3ac:	uxthne	r3, r3
   3e3b0:	orrne	fp, r3, #134217728	; 0x8000000
   3e3b4:	b	3e2b8 <ftello64@plt+0x27d78>
   3e3b8:	mov	fp, r6
   3e3bc:	b	3e2b8 <ftello64@plt+0x27d78>
   3e3c0:	sub	r1, r1, #5
   3e3c4:	mov	r0, r5
   3e3c8:	mov	r2, #1
   3e3cc:	bl	163cc <fseek@plt>
   3e3d0:	cmp	r0, #0
   3e3d4:	ldreq	fp, [pc, #44]	; 3e408 <ftello64@plt+0x27ec8>
   3e3d8:	beq	3e2b8 <ftello64@plt+0x27d78>
   3e3dc:	b	3e3a0 <ftello64@plt+0x27e60>
   3e3e0:	ldrd	r2, [sp, #16]
   3e3e4:	mov	r0, r9
   3e3e8:	ldr	r1, [sp, #12]
   3e3ec:	strd	r2, [sp]
   3e3f0:	mov	r2, r4
   3e3f4:	bl	3d600 <ftello64@plt+0x270c0>
   3e3f8:	subs	fp, r0, #0
   3e3fc:	beq	3e2b8 <ftello64@plt+0x27d78>
   3e400:	b	3e360 <ftello64@plt+0x27e20>
   3e404:	stmdaeq	r0, {r1, r6}
   3e408:	stmdaeq	r0, {r0, r1, r6}
   3e40c:	push	{r4, r5, lr}
   3e410:	sub	sp, sp, #12
   3e414:	ldr	r4, [pc, #108]	; 3e488 <ftello64@plt+0x27f48>
   3e418:	mov	r5, r1
   3e41c:	mov	r1, sp
   3e420:	ldr	r3, [r4]
   3e424:	str	r3, [sp, #4]
   3e428:	bl	3e10c <ftello64@plt+0x27bcc>
   3e42c:	ldr	r1, [sp]
   3e430:	cmp	r1, #5242880	; 0x500000
   3e434:	bhi	3e47c <ftello64@plt+0x27f3c>
   3e438:	mov	r3, r5
   3e43c:	mov	r2, #1
   3e440:	bl	158e0 <fwrite@plt>
   3e444:	cmp	r0, #1
   3e448:	moveq	r0, #0
   3e44c:	bne	3e468 <ftello64@plt+0x27f28>
   3e450:	ldr	r2, [sp, #4]
   3e454:	ldr	r3, [r4]
   3e458:	cmp	r2, r3
   3e45c:	bne	3e484 <ftello64@plt+0x27f44>
   3e460:	add	sp, sp, #12
   3e464:	pop	{r4, r5, pc}
   3e468:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3e46c:	cmp	r0, #0
   3e470:	uxthne	r0, r0
   3e474:	orrne	r0, r0, #134217728	; 0x8000000
   3e478:	b	3e450 <ftello64@plt+0x27f10>
   3e47c:	ldr	r0, [pc, #8]	; 3e48c <ftello64@plt+0x27f4c>
   3e480:	b	3e450 <ftello64@plt+0x27f10>
   3e484:	bl	15748 <__stack_chk_fail@plt>
   3e488:	andeq	pc, r7, r8, lsl #15
   3e48c:	stmdaeq	r0, {r0, r1, r6}
   3e490:	push	{r4, r5, r6, r7, lr}
   3e494:	mov	r5, #32
   3e498:	ldr	r4, [pc, #164]	; 3e544 <ftello64@plt+0x28004>
   3e49c:	sub	sp, sp, #44	; 0x2c
   3e4a0:	mov	r2, r5
   3e4a4:	ldr	r3, [r4]
   3e4a8:	mov	r6, r0
   3e4ac:	mov	r7, r1
   3e4b0:	add	r0, sp, #4
   3e4b4:	mov	r1, #0
   3e4b8:	str	r3, [sp, #36]	; 0x24
   3e4bc:	bl	15ebc <memset@plt>
   3e4c0:	ldr	r3, [pc, #128]	; 3e548 <ftello64@plt+0x28008>
   3e4c4:	cmp	r7, #0
   3e4c8:	strh	r3, [sp, #8]
   3e4cc:	movne	r3, #2
   3e4d0:	strbne	r3, [sp, #11]
   3e4d4:	ldr	r3, [pc, #112]	; 3e54c <ftello64@plt+0x2800c>
   3e4d8:	mov	r0, #0
   3e4dc:	str	r3, [sp, #12]
   3e4e0:	strb	r5, [sp, #7]
   3e4e4:	bl	15658 <time@plt>
   3e4e8:	mov	r3, r6
   3e4ec:	mov	r2, #1
   3e4f0:	mov	r1, #32
   3e4f4:	rev	ip, r0
   3e4f8:	add	r0, sp, #4
   3e4fc:	str	ip, [sp, #20]
   3e500:	str	ip, [sp, #24]
   3e504:	bl	158e0 <fwrite@plt>
   3e508:	cmp	r0, #1
   3e50c:	moveq	r0, #0
   3e510:	bne	3e52c <ftello64@plt+0x27fec>
   3e514:	ldr	r2, [sp, #36]	; 0x24
   3e518:	ldr	r3, [r4]
   3e51c:	cmp	r2, r3
   3e520:	bne	3e540 <ftello64@plt+0x28000>
   3e524:	add	sp, sp, #44	; 0x2c
   3e528:	pop	{r4, r5, r6, r7, pc}
   3e52c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3e530:	cmp	r0, #0
   3e534:	uxthne	r0, r0
   3e538:	orrne	r0, r0, #134217728	; 0x8000000
   3e53c:	b	3e514 <ftello64@plt+0x27fd4>
   3e540:	bl	15748 <__stack_chk_fail@plt>
   3e544:	andeq	pc, r7, r8, lsl #15
   3e548:	andeq	r0, r0, r1, lsl #2
   3e54c:	ldrbvs	r4, [r8], -fp, asr #4
   3e550:	cmp	r1, #0
   3e554:	push	{r4, r5, r6, lr}
   3e558:	mov	r6, r0
   3e55c:	beq	3e57c <ftello64@plt+0x2803c>
   3e560:	add	r5, r0, r1, lsl #3
   3e564:	mov	r4, r0
   3e568:	ldr	r0, [r4, #4]
   3e56c:	add	r4, r4, #8
   3e570:	bl	156a0 <gcry_free@plt>
   3e574:	cmp	r4, r5
   3e578:	bne	3e568 <ftello64@plt+0x28028>
   3e57c:	mov	r0, r6
   3e580:	pop	{r4, r5, r6, lr}
   3e584:	b	156a0 <gcry_free@plt>
   3e588:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e58c:	sub	sp, sp, #12
   3e590:	ldr	r4, [pc, #564]	; 3e7cc <ftello64@plt+0x2828c>
   3e594:	mov	fp, r1
   3e598:	mov	r1, sp
   3e59c:	ldr	ip, [r4]
   3e5a0:	mov	sl, r2
   3e5a4:	mov	r7, r3
   3e5a8:	str	ip, [sp, #4]
   3e5ac:	bl	3e10c <ftello64@plt+0x27bcc>
   3e5b0:	ldr	r2, [sp]
   3e5b4:	cmp	r2, #39	; 0x27
   3e5b8:	bls	3e6e8 <ftello64@plt+0x281a8>
   3e5bc:	ldrh	r3, [r0, #18]
   3e5c0:	mov	r6, r0
   3e5c4:	rev16	r3, r3
   3e5c8:	uxth	r3, r3
   3e5cc:	cmp	r3, #27
   3e5d0:	bls	3e6e8 <ftello64@plt+0x281a8>
   3e5d4:	ldrh	lr, [r0, #16]
   3e5d8:	mov	ip, #0
   3e5dc:	mov	r1, #0
   3e5e0:	rev16	lr, lr
   3e5e4:	mov	r0, r2
   3e5e8:	uxth	lr, lr
   3e5ec:	mul	r3, r3, lr
   3e5f0:	add	r3, r3, #20
   3e5f4:	adds	r8, r3, #2
   3e5f8:	adc	r9, ip, ip
   3e5fc:	cmp	r9, r1
   3e600:	cmpeq	r8, r2
   3e604:	mov	lr, r3
   3e608:	bhi	3e6e8 <ftello64@plt+0x281a8>
   3e60c:	ldrh	ip, [r6, r3]
   3e610:	rev16	ip, ip
   3e614:	uxtah	r3, r3, ip
   3e618:	add	r5, r3, #6
   3e61c:	cmp	r2, r5
   3e620:	bcc	3e6e8 <ftello64@plt+0x281a8>
   3e624:	add	r3, r6, r3
   3e628:	ldrh	r8, [r3, #4]
   3e62c:	rev16	r8, r8
   3e630:	uxth	r8, r8
   3e634:	cmp	r8, #11
   3e638:	bls	3e6e8 <ftello64@plt+0x281a8>
   3e63c:	ldrh	r9, [r3, #2]
   3e640:	rev16	r9, r9
   3e644:	uxth	r9, r9
   3e648:	mla	r3, r9, r8, r5
   3e64c:	cmp	r2, r3
   3e650:	bcc	3e6e8 <ftello64@plt+0x281a8>
   3e654:	cmn	fp, #1
   3e658:	beq	3e704 <ftello64@plt+0x281c4>
   3e65c:	cmp	fp, r9
   3e660:	bhi	3e6e8 <ftello64@plt+0x281a8>
   3e664:	mla	r8, r8, fp, r5
   3e668:	mov	r3, r6
   3e66c:	ldr	r0, [r3, r8]!
   3e670:	rev	r0, r0
   3e674:	ldr	r1, [r3, #4]
   3e678:	rev	r1, r1
   3e67c:	add	ip, r1, r0
   3e680:	clz	r3, r1
   3e684:	lsr	r3, r3, #5
   3e688:	cmp	r2, ip
   3e68c:	movcs	r2, r3
   3e690:	orrcc	r2, r3, #1
   3e694:	cmp	r2, #0
   3e698:	bne	3e6e8 <ftello64@plt+0x281a8>
   3e69c:	ldr	r3, [sp, #48]	; 0x30
   3e6a0:	cmp	r3, #0
   3e6a4:	bne	3e6d0 <ftello64@plt+0x28190>
   3e6a8:	cmp	r7, r1
   3e6ac:	bne	3e6e8 <ftello64@plt+0x281a8>
   3e6b0:	mov	r2, r7
   3e6b4:	mov	r1, sl
   3e6b8:	add	r0, r6, r0
   3e6bc:	bl	156b8 <memcmp@plt>
   3e6c0:	cmp	r0, #0
   3e6c4:	bne	3e6e8 <ftello64@plt+0x281a8>
   3e6c8:	add	r0, fp, #1
   3e6cc:	b	3e6ec <ftello64@plt+0x281ac>
   3e6d0:	mov	r3, r7
   3e6d4:	mov	r2, sl
   3e6d8:	add	r0, r6, r0
   3e6dc:	bl	43764 <ftello64@plt+0x2d224>
   3e6e0:	cmp	r0, #0
   3e6e4:	bne	3e6c8 <ftello64@plt+0x28188>
   3e6e8:	mov	r0, #0
   3e6ec:	ldr	r2, [sp, #4]
   3e6f0:	ldr	r3, [r4]
   3e6f4:	cmp	r2, r3
   3e6f8:	bne	3e7c8 <ftello64@plt+0x28288>
   3e6fc:	add	sp, sp, #12
   3e700:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e704:	ldr	r3, [sp, #52]	; 0x34
   3e708:	cmp	r9, r3
   3e70c:	bls	3e6e8 <ftello64@plt+0x281a8>
   3e710:	mla	r5, r3, r8, r5
   3e714:	add	r5, r6, r5
   3e718:	b	3e748 <ftello64@plt+0x28208>
   3e71c:	cmp	r7, lr
   3e720:	beq	3e7ac <ftello64@plt+0x2826c>
   3e724:	ldr	r3, [sp, #52]	; 0x34
   3e728:	add	r5, r5, r8
   3e72c:	add	r3, r3, #1
   3e730:	cmp	r3, r9
   3e734:	str	r3, [sp, #52]	; 0x34
   3e738:	bcs	3e6e8 <ftello64@plt+0x281a8>
   3e73c:	ldr	r2, [sp]
   3e740:	mov	r1, #0
   3e744:	mov	r0, r2
   3e748:	ldr	lr, [r5, #4]
   3e74c:	ldr	ip, [r5]
   3e750:	rev	lr, lr
   3e754:	rev	ip, ip
   3e758:	adds	r2, lr, ip
   3e75c:	mov	r3, #0
   3e760:	adc	r3, r3, #0
   3e764:	cmp	r3, r1
   3e768:	cmpeq	r2, r0
   3e76c:	bhi	3e6e8 <ftello64@plt+0x281a8>
   3e770:	cmp	lr, #0
   3e774:	beq	3e724 <ftello64@plt+0x281e4>
   3e778:	ldr	r3, [sp, #48]	; 0x30
   3e77c:	cmp	r3, #0
   3e780:	beq	3e71c <ftello64@plt+0x281dc>
   3e784:	mov	r1, lr
   3e788:	add	r0, r6, ip
   3e78c:	mov	r3, r7
   3e790:	mov	r2, sl
   3e794:	bl	43764 <ftello64@plt+0x2d224>
   3e798:	cmp	r0, #0
   3e79c:	beq	3e724 <ftello64@plt+0x281e4>
   3e7a0:	ldr	r3, [sp, #52]	; 0x34
   3e7a4:	add	r0, r3, #1
   3e7a8:	b	3e6ec <ftello64@plt+0x281ac>
   3e7ac:	add	r0, r6, ip
   3e7b0:	mov	r2, r7
   3e7b4:	mov	r1, sl
   3e7b8:	bl	156b8 <memcmp@plt>
   3e7bc:	cmp	r0, #0
   3e7c0:	bne	3e724 <ftello64@plt+0x281e4>
   3e7c4:	b	3e7a0 <ftello64@plt+0x28260>
   3e7c8:	bl	15748 <__stack_chk_fail@plt>
   3e7cc:	andeq	pc, r7, r8, lsl #15
   3e7d0:	push	{r4, r5, r6, lr}
   3e7d4:	sub	sp, sp, #8
   3e7d8:	ldr	r4, [pc, #172]	; 3e88c <ftello64@plt+0x2834c>
   3e7dc:	mov	r6, r1
   3e7e0:	mov	r1, sp
   3e7e4:	ldr	r3, [r4]
   3e7e8:	mov	r5, r2
   3e7ec:	str	r3, [sp, #4]
   3e7f0:	bl	3e10c <ftello64@plt+0x27bcc>
   3e7f4:	ldr	r1, [sp]
   3e7f8:	cmp	r1, #39	; 0x27
   3e7fc:	bls	3e86c <ftello64@plt+0x2832c>
   3e800:	ldrh	r3, [r0, #18]
   3e804:	rev16	r3, r3
   3e808:	uxth	r3, r3
   3e80c:	cmp	r3, #27
   3e810:	bls	3e86c <ftello64@plt+0x2832c>
   3e814:	ldrh	r2, [r0, #16]
   3e818:	rev16	r2, r2
   3e81c:	uxth	r2, r2
   3e820:	mul	r3, r3, r2
   3e824:	add	ip, r3, #22
   3e828:	cmp	r1, ip
   3e82c:	bcc	3e86c <ftello64@plt+0x2832c>
   3e830:	add	r3, r0, r3
   3e834:	ldrh	r2, [r3, #20]
   3e838:	rev16	r2, r2
   3e83c:	uxth	r2, r2
   3e840:	add	r3, ip, r2
   3e844:	cmp	r1, r3
   3e848:	bcc	3e86c <ftello64@plt+0x2832c>
   3e84c:	cmp	r2, r5
   3e850:	bne	3e86c <ftello64@plt+0x2832c>
   3e854:	mov	r1, r6
   3e858:	add	r0, r0, ip
   3e85c:	bl	156b8 <memcmp@plt>
   3e860:	clz	r0, r0
   3e864:	lsr	r0, r0, #5
   3e868:	b	3e870 <ftello64@plt+0x28330>
   3e86c:	mov	r0, #0
   3e870:	ldr	r2, [sp, #4]
   3e874:	ldr	r3, [r4]
   3e878:	cmp	r2, r3
   3e87c:	bne	3e888 <ftello64@plt+0x28348>
   3e880:	add	sp, sp, #8
   3e884:	pop	{r4, r5, r6, pc}
   3e888:	bl	15748 <__stack_chk_fail@plt>
   3e88c:	andeq	pc, r7, r8, lsl #15
   3e890:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3e894:	mov	sl, r2
   3e898:	ldr	r9, [pc, #204]	; 3e96c <ftello64@plt+0x2842c>
   3e89c:	sub	sp, sp, #8
   3e8a0:	mov	r7, r1
   3e8a4:	ldr	r2, [r9]
   3e8a8:	mov	r1, sp
   3e8ac:	str	r2, [sp, #4]
   3e8b0:	mov	r8, r3
   3e8b4:	bl	3e10c <ftello64@plt+0x27bcc>
   3e8b8:	ldr	r2, [sp]
   3e8bc:	cmp	r2, #39	; 0x27
   3e8c0:	bls	3e940 <ftello64@plt+0x28400>
   3e8c4:	ldrh	r5, [r0, #18]
   3e8c8:	mov	r4, r0
   3e8cc:	rev16	r5, r5
   3e8d0:	uxth	r5, r5
   3e8d4:	cmp	r5, #27
   3e8d8:	bls	3e940 <ftello64@plt+0x28400>
   3e8dc:	ldrh	r6, [r0, #16]
   3e8e0:	mov	r1, #0
   3e8e4:	mov	r0, #20
   3e8e8:	rev16	r6, r6
   3e8ec:	mov	r3, #0
   3e8f0:	uxth	r6, r6
   3e8f4:	umlal	r0, r1, r6, r5
   3e8f8:	cmp	r1, r3
   3e8fc:	cmpeq	r0, r2
   3e900:	bhi	3e940 <ftello64@plt+0x28400>
   3e904:	cmp	r6, #0
   3e908:	beq	3e960 <ftello64@plt+0x28420>
   3e90c:	add	sl, sl, #20
   3e910:	add	r4, r4, sl
   3e914:	mov	sl, #0
   3e918:	mov	r2, r8
   3e91c:	mov	r1, r7
   3e920:	mov	r0, r4
   3e924:	bl	156b8 <memcmp@plt>
   3e928:	add	sl, sl, #1
   3e92c:	cmp	r0, #0
   3e930:	beq	3e944 <ftello64@plt+0x28404>
   3e934:	cmp	r6, sl
   3e938:	add	r4, r4, r5
   3e93c:	bne	3e918 <ftello64@plt+0x283d8>
   3e940:	mov	sl, #0
   3e944:	ldr	r2, [sp, #4]
   3e948:	ldr	r3, [r9]
   3e94c:	mov	r0, sl
   3e950:	cmp	r2, r3
   3e954:	bne	3e968 <ftello64@plt+0x28428>
   3e958:	add	sp, sp, #8
   3e95c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3e960:	mov	sl, r6
   3e964:	b	3e944 <ftello64@plt+0x28404>
   3e968:	bl	15748 <__stack_chk_fail@plt>
   3e96c:	andeq	pc, r7, r8, lsl #15
   3e970:	push	{r4, lr}
   3e974:	mov	r4, r0
   3e978:	ldr	r0, [r0]
   3e97c:	ldr	r1, [pc, #48]	; 3e9b4 <ftello64@plt+0x28474>
   3e980:	add	r0, r0, #28
   3e984:	bl	16270 <fopen64@plt>
   3e988:	cmp	r0, #0
   3e98c:	str	r0, [r4, #8]
   3e990:	beq	3e99c <ftello64@plt+0x2845c>
   3e994:	mov	r0, #0
   3e998:	pop	{r4, pc}
   3e99c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3e9a0:	cmp	r0, #0
   3e9a4:	uxthne	r0, r0
   3e9a8:	orrne	r0, r0, #134217728	; 0x8000000
   3e9ac:	str	r0, [r4, #16]
   3e9b0:	pop	{r4, pc}
   3e9b4:	andeq	r1, r6, r0, lsr r5
   3e9b8:	push	{r4, lr}
   3e9bc:	ldrh	ip, [r0, #18]
   3e9c0:	ldrh	lr, [r0, #16]
   3e9c4:	rev16	ip, ip
   3e9c8:	uxth	ip, ip
   3e9cc:	cmp	ip, #27
   3e9d0:	bls	3eaa4 <ftello64@plt+0x28564>
   3e9d4:	rev16	lr, lr
   3e9d8:	uxth	lr, lr
   3e9dc:	mul	ip, ip, lr
   3e9e0:	add	lr, ip, #22
   3e9e4:	cmp	lr, r1
   3e9e8:	add	ip, ip, #20
   3e9ec:	bhi	3eaa4 <ftello64@plt+0x28564>
   3e9f0:	ldrh	lr, [r0, ip]
   3e9f4:	rev16	lr, lr
   3e9f8:	uxtah	ip, ip, lr
   3e9fc:	add	r4, ip, #6
   3ea00:	cmp	r1, r4
   3ea04:	add	lr, ip, #2
   3ea08:	bcc	3eaa4 <ftello64@plt+0x28564>
   3ea0c:	add	ip, r0, ip
   3ea10:	ldrh	lr, [r0, lr]
   3ea14:	ldrh	ip, [ip, #4]
   3ea18:	rev16	lr, lr
   3ea1c:	rev16	ip, ip
   3ea20:	uxth	lr, lr
   3ea24:	uxth	ip, ip
   3ea28:	cmp	ip, #11
   3ea2c:	bls	3eaa4 <ftello64@plt+0x28564>
   3ea30:	mla	lr, ip, lr, r4
   3ea34:	add	ip, lr, #4
   3ea38:	cmp	r1, ip
   3ea3c:	bcc	3eaa4 <ftello64@plt+0x28564>
   3ea40:	ldrh	r4, [r0, lr]!
   3ea44:	rev16	r4, r4
   3ea48:	ldrh	r0, [r0, #2]
   3ea4c:	uxth	r4, r4
   3ea50:	rev16	r0, r0
   3ea54:	uxth	r0, r0
   3ea58:	cmp	r0, #3
   3ea5c:	bls	3eaa4 <ftello64@plt+0x28564>
   3ea60:	mul	r0, r0, r4
   3ea64:	add	ip, ip, r0
   3ea68:	add	r4, ip, #20
   3ea6c:	cmp	r1, r4
   3ea70:	bcc	3eaa4 <ftello64@plt+0x28564>
   3ea74:	ldr	r4, [sp, #8]
   3ea78:	mov	r1, #1
   3ea7c:	cmp	r2, #6
   3ea80:	str	r1, [r4]
   3ea84:	str	ip, [r3]
   3ea88:	beq	3eaac <ftello64@plt+0x2856c>
   3ea8c:	cmp	r2, #7
   3ea90:	beq	3eadc <ftello64@plt+0x2859c>
   3ea94:	cmp	r2, r1
   3ea98:	beq	3eacc <ftello64@plt+0x2858c>
   3ea9c:	mov	r0, #0
   3eaa0:	pop	{r4, pc}
   3eaa4:	mov	r0, #65	; 0x41
   3eaa8:	pop	{r4, pc}
   3eaac:	ldr	r1, [sp, #8]
   3eab0:	mov	r2, #4
   3eab4:	mov	r0, #0
   3eab8:	str	r2, [r1]
   3eabc:	ldr	r2, [r3]
   3eac0:	add	r2, r2, #15
   3eac4:	str	r2, [r3]
   3eac8:	pop	{r4, pc}
   3eacc:	add	ip, ip, r1
   3ead0:	str	ip, [r3]
   3ead4:	mov	r0, #0
   3ead8:	pop	{r4, pc}
   3eadc:	ldr	r2, [sp, #8]
   3eae0:	str	r0, [r2]
   3eae4:	mov	r0, #0
   3eae8:	str	lr, [r3]
   3eaec:	pop	{r4, pc}
   3eaf0:	ldr	ip, [sp]
   3eaf4:	cmp	r2, #7
   3eaf8:	ldrls	pc, [pc, r2, lsl #2]
   3eafc:	b	3eb50 <ftello64@plt+0x28610>
   3eb00:	andeq	lr, r3, r0, lsr fp
   3eb04:	andeq	lr, r3, r0, lsr #22
   3eb08:	andeq	lr, r3, r0, lsr #22
   3eb0c:	andeq	lr, r3, r0, asr fp
   3eb10:	andeq	lr, r3, r0, asr fp
   3eb14:	andeq	lr, r3, r0, asr fp
   3eb18:	andeq	lr, r3, r0, lsr #22
   3eb1c:	andeq	lr, r3, r0, lsr #22
   3eb20:	cmp	r1, #19
   3eb24:	bls	3eb58 <ftello64@plt+0x28618>
   3eb28:	str	ip, [sp]
   3eb2c:	b	3e9b8 <ftello64@plt+0x28478>
   3eb30:	cmp	r1, #7
   3eb34:	bls	3eb58 <ftello64@plt+0x28618>
   3eb38:	mov	r1, #6
   3eb3c:	mov	r2, #2
   3eb40:	str	r1, [r3]
   3eb44:	mov	r0, #0
   3eb48:	str	r2, [ip]
   3eb4c:	bx	lr
   3eb50:	mov	r0, #72	; 0x48
   3eb54:	bx	lr
   3eb58:	mov	r0, #65	; 0x41
   3eb5c:	bx	lr
   3eb60:	push	{r4, r5, lr}
   3eb64:	subs	r4, r0, #0
   3eb68:	sub	sp, sp, #12
   3eb6c:	beq	3ebd4 <ftello64@plt+0x28694>
   3eb70:	ldr	r0, [r4, #28]
   3eb74:	cmp	r0, #0
   3eb78:	beq	3eb88 <ftello64@plt+0x28648>
   3eb7c:	bl	3d65c <ftello64@plt+0x2711c>
   3eb80:	mov	r3, #0
   3eb84:	str	r3, [r4, #28]
   3eb88:	ldr	r0, [r4, #8]
   3eb8c:	cmp	r0, #0
   3eb90:	beq	3ebb0 <ftello64@plt+0x28670>
   3eb94:	mov	r5, #0
   3eb98:	str	r5, [sp]
   3eb9c:	mov	r2, #0
   3eba0:	mov	r3, #0
   3eba4:	bl	16048 <fseeko64@plt>
   3eba8:	cmp	r0, r5
   3ebac:	bne	3ebc4 <ftello64@plt+0x28684>
   3ebb0:	mov	r0, #0
   3ebb4:	str	r0, [r4, #16]
   3ebb8:	str	r0, [r4, #12]
   3ebbc:	add	sp, sp, #12
   3ebc0:	pop	{r4, r5, pc}
   3ebc4:	ldr	r0, [r4, #8]
   3ebc8:	bl	16000 <fclose@plt>
   3ebcc:	str	r5, [r4, #8]
   3ebd0:	b	3ebb0 <ftello64@plt+0x28670>
   3ebd4:	ldr	r0, [pc, #4]	; 3ebe0 <ftello64@plt+0x286a0>
   3ebd8:	add	sp, sp, #12
   3ebdc:	pop	{r4, r5, pc}
   3ebe0:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   3ebe4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ebe8:	sub	sp, sp, #124	; 0x7c
   3ebec:	subs	ip, r0, #0
   3ebf0:	ldr	r0, [pc, #4052]	; 3fbcc <ftello64@plt+0x2968c>
   3ebf4:	str	r3, [sp, #12]
   3ebf8:	ldr	r3, [sp, #160]	; 0xa0
   3ebfc:	ldr	r0, [r0]
   3ec00:	str	r3, [sp, #24]
   3ec04:	ldr	r3, [sp, #164]	; 0xa4
   3ec08:	mov	r4, #0
   3ec0c:	str	ip, [sp, #8]
   3ec10:	str	r1, [sp, #16]
   3ec14:	str	r0, [sp, #116]	; 0x74
   3ec18:	str	r4, [sp, #68]	; 0x44
   3ec1c:	str	r3, [sp, #20]
   3ec20:	beq	3eccc <ftello64@plt+0x2878c>
   3ec24:	ldr	r0, [ip, #28]
   3ec28:	mov	r5, ip
   3ec2c:	cmp	r0, r4
   3ec30:	mov	r8, r2
   3ec34:	beq	3ec40 <ftello64@plt+0x28700>
   3ec38:	bl	3d65c <ftello64@plt+0x2711c>
   3ec3c:	str	r4, [r5, #28]
   3ec40:	ldr	r3, [sp, #8]
   3ec44:	ldr	r7, [r3, #16]
   3ec48:	cmp	r7, #0
   3ec4c:	movne	r9, r7
   3ec50:	bne	3ecd4 <ftello64@plt+0x28794>
   3ec54:	ldr	r9, [sp, #8]
   3ec58:	ldr	r3, [r9, #12]
   3ec5c:	subs	r4, r3, #0
   3ec60:	str	r3, [sp, #28]
   3ec64:	bne	3f1d0 <ftello64@plt+0x28c90>
   3ec68:	cmp	r8, #0
   3ec6c:	beq	3fcf4 <ftello64@plt+0x297b4>
   3ec70:	ldr	r6, [sp, #16]
   3ec74:	mov	fp, r4
   3ec78:	mov	r5, r6
   3ec7c:	mov	r7, r4
   3ec80:	b	3ecb4 <ftello64@plt+0x28774>
   3ec84:	ldr	r2, [r6, #4]
   3ec88:	ldr	r3, [r6, #16]
   3ec8c:	cmp	r2, #0
   3ec90:	movne	fp, #1
   3ec94:	cmp	r7, #0
   3ec98:	cmneq	r3, #1
   3ec9c:	beq	3ecf4 <ftello64@plt+0x287b4>
   3eca0:	add	r3, r4, #1
   3eca4:	cmp	r8, r3
   3eca8:	add	r6, r6, #48	; 0x30
   3ecac:	beq	3ed34 <ftello64@plt+0x287f4>
   3ecb0:	mov	r4, r3
   3ecb4:	ldr	r3, [r6]
   3ecb8:	cmp	r3, #17
   3ecbc:	bne	3ec84 <ftello64@plt+0x28744>
   3ecc0:	mov	r0, r9
   3ecc4:	bl	3eb60 <ftello64@plt+0x28620>
   3ecc8:	b	3ec84 <ftello64@plt+0x28744>
   3eccc:	ldr	r3, [pc, #3836]	; 3fbd0 <ftello64@plt+0x29690>
   3ecd0:	mov	r9, r3
   3ecd4:	ldr	r3, [pc, #3824]	; 3fbcc <ftello64@plt+0x2968c>
   3ecd8:	ldr	r2, [sp, #116]	; 0x74
   3ecdc:	mov	r0, r9
   3ece0:	ldr	r3, [r3]
   3ece4:	cmp	r2, r3
   3ece8:	bne	3fef0 <ftello64@plt+0x299b0>
   3ecec:	add	sp, sp, #124	; 0x7c
   3ecf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ecf4:	mov	r1, #8
   3ecf8:	mov	r0, r8
   3ecfc:	bl	15eec <gcry_calloc@plt>
   3ed00:	subs	r7, r0, #0
   3ed04:	bne	3eca0 <ftello64@plt+0x28760>
   3ed08:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3ed0c:	subs	r3, r0, #0
   3ed10:	mov	r9, r3
   3ed14:	uxthne	r7, r3
   3ed18:	orrne	r3, r7, #134217728	; 0x8000000
   3ed1c:	strne	r3, [sp, #28]
   3ed20:	movne	r9, r3
   3ed24:	ldr	r3, [sp, #8]
   3ed28:	ldr	r2, [sp, #28]
   3ed2c:	str	r2, [r3, #16]
   3ed30:	b	3ecd4 <ftello64@plt+0x28794>
   3ed34:	ldr	r3, [sp, #8]
   3ed38:	ldr	r3, [r3, #8]
   3ed3c:	cmp	r3, #0
   3ed40:	beq	3fc2c <ftello64@plt+0x296ec>
   3ed44:	cmp	r7, #0
   3ed48:	movne	r9, #0
   3ed4c:	addne	r6, r7, #4
   3ed50:	strne	r8, [sp, #32]
   3ed54:	bne	3ed90 <ftello64@plt+0x28850>
   3ed58:	b	3eeb0 <ftello64@plt+0x28970>
   3ed5c:	mov	r0, r8
   3ed60:	bl	15364 <gcry_malloc@plt>
   3ed64:	cmp	r0, #0
   3ed68:	str	r0, [r6, r9, lsl #3]
   3ed6c:	beq	3fb94 <ftello64@plt+0x29654>
   3ed70:	str	r8, [r7, r9, lsl #3]
   3ed74:	mov	r2, r8
   3ed78:	mov	r1, sl
   3ed7c:	bl	15610 <memcpy@plt>
   3ed80:	cmp	r9, r4
   3ed84:	add	r5, r5, #48	; 0x30
   3ed88:	add	r9, r9, #1
   3ed8c:	beq	3eeac <ftello64@plt+0x2896c>
   3ed90:	ldr	sl, [r5, #12]
   3ed94:	cmp	sl, #0
   3ed98:	beq	3ed80 <ftello64@plt+0x28840>
   3ed9c:	ldr	r8, [r5, #16]
   3eda0:	cmn	r8, #1
   3eda4:	bne	3ed5c <ftello64@plt+0x2881c>
   3eda8:	ldrb	r0, [sl]
   3edac:	cmp	r0, #47	; 0x2f
   3edb0:	cmpne	r0, #0
   3edb4:	movne	r3, #1
   3edb8:	moveq	r3, #0
   3edbc:	beq	3fc04 <ftello64@plt+0x296c4>
   3edc0:	mov	r1, sl
   3edc4:	mov	r2, #0
   3edc8:	b	3edd0 <ftello64@plt+0x28890>
   3edcc:	mov	r2, sl
   3edd0:	ldrb	r3, [r1, #1]!
   3edd4:	add	sl, r2, #1
   3edd8:	cmp	r3, #0
   3eddc:	cmpne	r3, #47	; 0x2f
   3ede0:	bne	3edcc <ftello64@plt+0x2888c>
   3ede4:	add	r2, r2, #2
   3ede8:	and	sl, sl, #1
   3edec:	asr	r8, r2, #1
   3edf0:	mov	r0, r8
   3edf4:	bl	15364 <gcry_malloc@plt>
   3edf8:	cmp	r0, #0
   3edfc:	str	r0, [r6, r9, lsl #3]
   3ee00:	beq	3fb94 <ftello64@plt+0x29654>
   3ee04:	cmp	sl, #0
   3ee08:	str	r8, [r7, r9, lsl #3]
   3ee0c:	ldr	r2, [r5, #12]
   3ee10:	beq	3ee40 <ftello64@plt+0x28900>
   3ee14:	ldrb	r3, [r2]
   3ee18:	cmp	r3, #57	; 0x39
   3ee1c:	subls	r3, r3, #48	; 0x30
   3ee20:	uxtbls	r3, r3
   3ee24:	bls	3ee38 <ftello64@plt+0x288f8>
   3ee28:	cmp	r3, #70	; 0x46
   3ee2c:	subls	r3, r3, #55	; 0x37
   3ee30:	subhi	r3, r3, #87	; 0x57
   3ee34:	uxtb	r3, r3
   3ee38:	add	r2, r2, #1
   3ee3c:	strb	r3, [r0], #1
   3ee40:	ldrb	r3, [r2]
   3ee44:	cmp	r3, #47	; 0x2f
   3ee48:	cmpne	r3, #0
   3ee4c:	beq	3ed80 <ftello64@plt+0x28840>
   3ee50:	ldrb	r1, [r2, #1]
   3ee54:	cmp	r3, #57	; 0x39
   3ee58:	addhi	r3, r3, #9
   3ee5c:	cmp	r1, #57	; 0x39
   3ee60:	lsl	r3, r3, #4
   3ee64:	subls	r1, r1, #48	; 0x30
   3ee68:	uxtb	r3, r3
   3ee6c:	uxtbls	r1, r1
   3ee70:	bls	3ee84 <ftello64@plt+0x28944>
   3ee74:	cmp	r1, #70	; 0x46
   3ee78:	subls	r1, r1, #55	; 0x37
   3ee7c:	subhi	r1, r1, #87	; 0x57
   3ee80:	uxtb	r1, r1
   3ee84:	add	r3, r3, r1
   3ee88:	strb	r3, [r0], #1
   3ee8c:	ldrb	r3, [r2, #2]!
   3ee90:	cmp	r3, #0
   3ee94:	cmpne	r3, #47	; 0x2f
   3ee98:	bne	3ee50 <ftello64@plt+0x28910>
   3ee9c:	cmp	r9, r4
   3eea0:	add	r5, r5, #48	; 0x30
   3eea4:	add	r9, r9, #1
   3eea8:	bne	3ed90 <ftello64@plt+0x28850>
   3eeac:	ldr	r8, [sp, #32]
   3eeb0:	ldr	r0, [sp, #68]	; 0x44
   3eeb4:	mov	r9, fp
   3eeb8:	mov	fp, r7
   3eebc:	mov	r7, r8
   3eec0:	mov	sl, #0
   3eec4:	str	sl, [sp, #32]
   3eec8:	bl	3d65c <ftello64@plt+0x2711c>
   3eecc:	ldr	r1, [sp, #8]
   3eed0:	mov	r3, #0
   3eed4:	mov	r2, r3
   3eed8:	ldr	r1, [r1, #8]
   3eedc:	add	r0, sp, #68	; 0x44
   3eee0:	str	r3, [sp, #68]	; 0x44
   3eee4:	bl	3e190 <ftello64@plt+0x27c50>
   3eee8:	uxth	r3, r0
   3eeec:	cmp	r3, #67	; 0x43
   3eef0:	mov	r8, r0
   3eef4:	beq	3ef7c <ftello64@plt+0x28a3c>
   3eef8:	cmp	r0, #0
   3eefc:	ldr	r0, [sp, #68]	; 0x44
   3ef00:	bne	3fc4c <ftello64@plt+0x2970c>
   3ef04:	add	r1, sp, #84	; 0x54
   3ef08:	bl	3e10c <ftello64@plt+0x27bcc>
   3ef0c:	ldr	r3, [sp, #84]	; 0x54
   3ef10:	cmp	r3, #31
   3ef14:	mvnls	r3, #0
   3ef18:	ldrls	r0, [sp, #68]	; 0x44
   3ef1c:	bls	3ef30 <ftello64@plt+0x289f0>
   3ef20:	ldrb	r3, [r0, #4]
   3ef24:	ldr	r0, [sp, #68]	; 0x44
   3ef28:	cmp	r3, #1
   3ef2c:	beq	3eec8 <ftello64@plt+0x28988>
   3ef30:	ldr	r2, [sp, #12]
   3ef34:	cmp	r2, #0
   3ef38:	cmpne	r2, r3
   3ef3c:	bne	3eec8 <ftello64@plt+0x28988>
   3ef40:	add	r1, sp, #84	; 0x54
   3ef44:	bl	3e10c <ftello64@plt+0x27bcc>
   3ef48:	ldr	r3, [sp, #84]	; 0x54
   3ef4c:	cmp	r3, #7
   3ef50:	bls	3efc4 <ftello64@plt+0x28a84>
   3ef54:	ldr	r3, [sp, #8]
   3ef58:	ldr	r2, [r3, #20]
   3ef5c:	ldrh	r3, [r0, #6]
   3ef60:	cmp	r2, #0
   3ef64:	bne	3efc4 <ftello64@plt+0x28a84>
   3ef68:	rev16	r3, r3
   3ef6c:	tst	r3, #2
   3ef70:	beq	3efc4 <ftello64@plt+0x28a84>
   3ef74:	ldr	r0, [sp, #68]	; 0x44
   3ef78:	b	3eec8 <ftello64@plt+0x28988>
   3ef7c:	lsr	r3, r0, #24
   3ef80:	and	r3, r3, #127	; 0x7f
   3ef84:	cmp	r3, #8
   3ef88:	ldr	r0, [sp, #68]	; 0x44
   3ef8c:	beq	3f1bc <ftello64@plt+0x28c7c>
   3ef90:	mov	r6, r8
   3ef94:	mov	r8, r7
   3ef98:	mov	r7, fp
   3ef9c:	bl	3d65c <ftello64@plt+0x2711c>
   3efa0:	ldr	r3, [sp, #8]
   3efa4:	mov	r9, r6
   3efa8:	str	r6, [r3, #16]
   3efac:	cmp	r7, #0
   3efb0:	beq	3ecd4 <ftello64@plt+0x28794>
   3efb4:	mov	r1, r8
   3efb8:	mov	r0, r7
   3efbc:	bl	3e550 <ftello64@plt+0x28010>
   3efc0:	b	3ecd4 <ftello64@plt+0x28794>
   3efc4:	cmp	r7, #0
   3efc8:	beq	3ef74 <ftello64@plt+0x28a34>
   3efcc:	ldr	r3, [sp, #16]
   3efd0:	str	r8, [sp, #28]
   3efd4:	add	r6, r3, #20
   3efd8:	mov	r4, #0
   3efdc:	mov	r8, r7
   3efe0:	ldr	r3, [r6, #-20]	; 0xffffffec
   3efe4:	cmp	r3, #18
   3efe8:	ldrls	pc, [pc, r3, lsl #2]
   3efec:	b	3fb74 <ftello64@plt+0x29634>
   3eff0:	andeq	pc, r3, r0, ror #22
   3eff4:	andeq	pc, r3, r8, lsr #12
   3eff8:	andeq	pc, r3, ip, lsr r0	; <UNPREDICTABLE>
   3effc:	andeq	pc, r3, ip, ror #17
   3f000:	andeq	pc, r3, r8, ror #12
   3f004:	andeq	pc, r3, r4, lsr #3
   3f008:	andeq	pc, r3, r4, lsr #3
   3f00c:	andeq	pc, r3, r8, asr #22
   3f010:	andeq	pc, r3, ip, ror #11
   3f014:	andeq	pc, r3, r4, ror fp	; <UNPREDICTABLE>
   3f018:	andeq	pc, r3, r8, lsr #10
   3f01c:	andeq	pc, r3, r8, lsr #10
   3f020:			; <UNDEFINED> instruction: 0x0003f4bc
   3f024:	andeq	pc, r3, ip, lsl #8
   3f028:	andeq	pc, r3, r0, lsr #7
   3f02c:	andeq	pc, r3, ip, asr #6
   3f030:	ldrdeq	pc, [r3], -ip
   3f034:	strheq	pc, [r3], -r0	; <UNPREDICTABLE>
   3f038:	strheq	pc, [r3], -r0	; <UNPREDICTABLE>
   3f03c:	ldr	sl, [r6]
   3f040:	cmp	sl, #0
   3f044:	beq	3fcdc <ftello64@plt+0x2979c>
   3f048:	ldr	r5, [sp, #68]	; 0x44
   3f04c:	add	r1, sp, #84	; 0x54
   3f050:	mov	r0, r5
   3f054:	bl	3e10c <ftello64@plt+0x27bcc>
   3f058:	ldr	r3, [sp, #84]	; 0x54
   3f05c:	cmp	r3, #31
   3f060:	bls	3f660 <ftello64@plt+0x29120>
   3f064:	ldrb	r7, [r0, #4]
   3f068:	sub	r3, r7, #2
   3f06c:	cmp	r3, #1
   3f070:	bhi	3f660 <ftello64@plt+0x29120>
   3f074:	mov	r0, sl
   3f078:	bl	15cb8 <strlen@plt>
   3f07c:	sub	r7, r7, #3
   3f080:	mov	r3, #1
   3f084:	clz	r7, r7
   3f088:	lsr	r7, r7, #5
   3f08c:	mov	r2, sl
   3f090:	str	r3, [sp]
   3f094:	str	r7, [sp, #4]
   3f098:	mvn	r1, #0
   3f09c:	mov	r3, r0
   3f0a0:	mov	r0, r5
   3f0a4:	bl	3e588 <ftello64@plt+0x28048>
   3f0a8:	subs	sl, r0, #0
   3f0ac:	beq	3f1a4 <ftello64@plt+0x28c64>
   3f0b0:	mov	r7, r8
   3f0b4:	ldr	r8, [sp, #28]
   3f0b8:	mov	r5, #0
   3f0bc:	ldr	r3, [sp, #24]
   3f0c0:	ldr	r0, [sp, #68]	; 0x44
   3f0c4:	cmp	r3, #0
   3f0c8:	strne	r4, [r3]
   3f0cc:	cmp	r9, #0
   3f0d0:	beq	3f158 <ftello64@plt+0x28c18>
   3f0d4:	ldr	r4, [sp, #16]
   3f0d8:	ldr	r3, [r4, #4]
   3f0dc:	cmp	r3, #0
   3f0e0:	beq	3f148 <ftello64@plt+0x28c08>
   3f0e4:	add	r1, sp, #84	; 0x54
   3f0e8:	bl	3e10c <ftello64@plt+0x27bcc>
   3f0ec:	ldr	r3, [sp, #84]	; 0x54
   3f0f0:	cmp	r3, #47	; 0x2f
   3f0f4:	bls	3f144 <ftello64@plt+0x28c04>
   3f0f8:	ldrh	r3, [r0, #18]
   3f0fc:	ldrh	r2, [r0, #16]
   3f100:	rev16	r3, r3
   3f104:	uxth	r3, r3
   3f108:	cmp	r2, #0
   3f10c:	cmpne	r3, #27
   3f110:	bls	3f144 <ftello64@plt+0x28c04>
   3f114:	ldr	r2, [r0, #32]
   3f118:	ldr	r3, [r0, #36]	; 0x24
   3f11c:	rev	r2, r2
   3f120:	rev	r3, r3
   3f124:	add	r1, sp, #88	; 0x58
   3f128:	strd	r2, [sp, #88]	; 0x58
   3f12c:	ldr	r0, [r4, #8]
   3f130:	ldr	r3, [r4, #4]
   3f134:	mov	r2, sl
   3f138:	blx	r3
   3f13c:	cmp	r0, #0
   3f140:	bne	3fb84 <ftello64@plt+0x29644>
   3f144:	ldr	r0, [sp, #68]	; 0x44
   3f148:	add	r8, r8, #1
   3f14c:	cmp	r7, r8
   3f150:	add	r4, r4, #48	; 0x30
   3f154:	bne	3f0d8 <ftello64@plt+0x28b98>
   3f158:	cmp	r5, #0
   3f15c:	mov	r8, r7
   3f160:	mov	r3, r5
   3f164:	mov	r9, r5
   3f168:	mov	r7, fp
   3f16c:	uxthne	r3, r5
   3f170:	bne	3fc64 <ftello64@plt+0x29724>
   3f174:	ldr	r3, [sp, #8]
   3f178:	ldr	r2, [sp, #32]
   3f17c:	cmp	r7, #0
   3f180:	str	r0, [r3, #28]
   3f184:	str	r2, [r3, #32]
   3f188:	str	sl, [r3, #36]	; 0x24
   3f18c:	bne	3efb4 <ftello64@plt+0x28a74>
   3f190:	b	3ecd4 <ftello64@plt+0x28794>
   3f194:	ldr	sl, [sp, #36]	; 0x24
   3f198:	ldr	r4, [sp, #40]	; 0x28
   3f19c:	mov	r3, #0
   3f1a0:	str	r3, [sp, #32]
   3f1a4:	add	r4, r4, #1
   3f1a8:	cmp	r8, r4
   3f1ac:	add	r6, r6, #48	; 0x30
   3f1b0:	bne	3efe0 <ftello64@plt+0x28aa0>
   3f1b4:	mov	r7, r8
   3f1b8:	b	3ef74 <ftello64@plt+0x28a34>
   3f1bc:	ldr	r2, [sp, #20]
   3f1c0:	ldr	r3, [r2]
   3f1c4:	add	r3, r3, #1
   3f1c8:	str	r3, [r2]
   3f1cc:	b	3eec8 <ftello64@plt+0x28988>
   3f1d0:	mvn	r3, #0
   3f1d4:	mov	r9, r3
   3f1d8:	b	3ecd4 <ftello64@plt+0x28794>
   3f1dc:	ldr	r5, [sp, #68]	; 0x44
   3f1e0:	add	r1, sp, #84	; 0x54
   3f1e4:	mov	r0, r5
   3f1e8:	bl	3e10c <ftello64@plt+0x27bcc>
   3f1ec:	ldr	r3, [sp, #84]	; 0x54
   3f1f0:	cmp	r3, #31
   3f1f4:	bls	3f1a4 <ftello64@plt+0x28c64>
   3f1f8:	ldrb	r3, [r0, #4]
   3f1fc:	cmp	r3, #3
   3f200:	bne	3f1a4 <ftello64@plt+0x28c64>
   3f204:	mov	r3, #0
   3f208:	mov	r0, r5
   3f20c:	add	r1, sp, #72	; 0x48
   3f210:	str	r3, [sp, #76]	; 0x4c
   3f214:	str	r3, [sp, #80]	; 0x50
   3f218:	bl	3e10c <ftello64@plt+0x27bcc>
   3f21c:	ldr	ip, [sp, #72]	; 0x48
   3f220:	cmp	ip, #39	; 0x27
   3f224:	bls	3f1a4 <ftello64@plt+0x28c64>
   3f228:	ldr	r7, [r0, #12]
   3f22c:	ldr	r5, [r0, #8]
   3f230:	rev	r7, r7
   3f234:	rev	r5, r5
   3f238:	mov	r3, #0
   3f23c:	str	r0, [sp, #36]	; 0x24
   3f240:	adds	r0, r7, r5
   3f244:	adc	r1, r3, #0
   3f248:	mov	r3, #0
   3f24c:	cmp	r1, r3
   3f250:	cmpeq	r0, ip
   3f254:	mov	r2, ip
   3f258:	bhi	3f1a4 <ftello64@plt+0x28c64>
   3f25c:	add	r0, sp, #76	; 0x4c
   3f260:	bl	15fd0 <ksba_reader_new@plt>
   3f264:	cmp	r0, #0
   3f268:	bne	3f1a4 <ftello64@plt+0x28c64>
   3f26c:	ldr	r1, [sp, #36]	; 0x24
   3f270:	mov	r2, r7
   3f274:	add	r1, r1, r5
   3f278:	ldr	r0, [sp, #76]	; 0x4c
   3f27c:	bl	156f4 <ksba_reader_set_mem@plt>
   3f280:	cmp	r0, #0
   3f284:	bne	3fed0 <ftello64@plt+0x29990>
   3f288:	add	r0, sp, #80	; 0x50
   3f28c:	bl	15d54 <ksba_cert_new@plt>
   3f290:	cmp	r0, #0
   3f294:	bne	3fed0 <ftello64@plt+0x29990>
   3f298:	ldr	r1, [sp, #76]	; 0x4c
   3f29c:	ldr	r0, [sp, #80]	; 0x50
   3f2a0:	bl	15df0 <ksba_cert_read_der@plt>
   3f2a4:	subs	r5, r0, #0
   3f2a8:	bne	3fed0 <ftello64@plt+0x29990>
   3f2ac:	ldr	r0, [sp, #80]	; 0x50
   3f2b0:	bl	1585c <ksba_cert_get_public_key@plt>
   3f2b4:	subs	r7, r0, #0
   3f2b8:	beq	3fed0 <ftello64@plt+0x29990>
   3f2bc:	mov	r3, r5
   3f2c0:	mov	r2, r5
   3f2c4:	mov	r1, r5
   3f2c8:	bl	1648c <gcry_sexp_canon_len@plt>
   3f2cc:	subs	r3, r0, #0
   3f2d0:	beq	3fed4 <ftello64@plt+0x29994>
   3f2d4:	mov	r2, r7
   3f2d8:	mov	r1, #0
   3f2dc:	add	r0, sp, #84	; 0x54
   3f2e0:	bl	15628 <gcry_sexp_sscan@plt>
   3f2e4:	subs	r5, r0, #0
   3f2e8:	bne	3ff14 <ftello64@plt+0x299d4>
   3f2ec:	add	r1, sp, #96	; 0x60
   3f2f0:	ldr	r0, [sp, #84]	; 0x54
   3f2f4:	bl	161b0 <gcry_pk_get_keygrip@plt>
   3f2f8:	str	r0, [sp, #36]	; 0x24
   3f2fc:	ldr	r0, [sp, #84]	; 0x54
   3f300:	bl	155c8 <gcry_sexp_release@plt>
   3f304:	ldr	r3, [sp, #36]	; 0x24
   3f308:	cmp	r3, #0
   3f30c:	beq	3fed4 <ftello64@plt+0x29994>
   3f310:	mov	r0, r7
   3f314:	bl	156a0 <gcry_free@plt>
   3f318:	ldr	r0, [sp, #80]	; 0x50
   3f31c:	bl	15358 <ksba_cert_release@plt>
   3f320:	ldr	r0, [sp, #76]	; 0x4c
   3f324:	bl	15418 <ksba_reader_release@plt>
   3f328:	add	r0, sp, #96	; 0x60
   3f32c:	mov	r2, #20
   3f330:	mov	r1, r6
   3f334:	bl	156b8 <memcmp@plt>
   3f338:	cmp	r0, #0
   3f33c:	bne	3f1a4 <ftello64@plt+0x28c64>
   3f340:	mov	r7, r8
   3f344:	ldr	r8, [sp, #28]
   3f348:	b	3f0bc <ftello64@plt+0x28b7c>
   3f34c:	ldr	r7, [r6]
   3f350:	cmp	r7, #0
   3f354:	beq	3fd58 <ftello64@plt+0x29818>
   3f358:	ldr	r5, [sp, #68]	; 0x44
   3f35c:	add	r1, sp, #84	; 0x54
   3f360:	mov	r0, r5
   3f364:	bl	3e10c <ftello64@plt+0x27bcc>
   3f368:	ldr	r3, [sp, #84]	; 0x54
   3f36c:	cmp	r3, #31
   3f370:	bls	3f1a4 <ftello64@plt+0x28c64>
   3f374:	ldrb	r3, [r0, #4]
   3f378:	cmp	r3, #3
   3f37c:	bne	3f1a4 <ftello64@plt+0x28c64>
   3f380:	mov	r0, r7
   3f384:	bl	15cb8 <strlen@plt>
   3f388:	mov	r1, #1
   3f38c:	mov	r3, #0
   3f390:	mov	r2, r7
   3f394:	str	r1, [sp, #4]
   3f398:	str	r3, [sp]
   3f39c:	b	3f510 <ftello64@plt+0x28fd0>
   3f3a0:	cmp	fp, #0
   3f3a4:	addne	r3, fp, #4
   3f3a8:	ldrne	r2, [fp, r4, lsl #3]
   3f3ac:	ldreq	r3, [r6, #-4]
   3f3b0:	ldrne	r5, [r3, r4, lsl #3]
   3f3b4:	ldreq	r5, [r6, #-8]
   3f3b8:	strne	r2, [sp, #36]	; 0x24
   3f3bc:	streq	r3, [sp, #36]	; 0x24
   3f3c0:	cmp	r5, #0
   3f3c4:	beq	3fd28 <ftello64@plt+0x297e8>
   3f3c8:	ldr	r7, [sp, #68]	; 0x44
   3f3cc:	add	r1, sp, #84	; 0x54
   3f3d0:	mov	r0, r7
   3f3d4:	bl	3e10c <ftello64@plt+0x27bcc>
   3f3d8:	ldr	r2, [sp, #84]	; 0x54
   3f3dc:	cmp	r2, #31
   3f3e0:	bls	3f1a4 <ftello64@plt+0x28c64>
   3f3e4:	ldrb	r2, [r0, #4]
   3f3e8:	cmp	r2, #3
   3f3ec:	bne	3f1a4 <ftello64@plt+0x28c64>
   3f3f0:	ldr	r2, [sp, #36]	; 0x24
   3f3f4:	mov	r1, r5
   3f3f8:	mov	r0, r7
   3f3fc:	bl	3e7d0 <ftello64@plt+0x28290>
   3f400:	cmp	r0, #0
   3f404:	beq	3f1a4 <ftello64@plt+0x28c64>
   3f408:	b	3f0b0 <ftello64@plt+0x28b70>
   3f40c:	cmp	fp, #0
   3f410:	addne	r3, fp, #4
   3f414:	ldrne	r2, [fp, r4, lsl #3]
   3f418:	ldreq	r3, [r6, #-4]
   3f41c:	ldr	r5, [r6]
   3f420:	strne	r2, [sp, #36]	; 0x24
   3f424:	ldrne	r7, [r3, r4, lsl #3]
   3f428:	ldreq	r7, [r6, #-8]
   3f42c:	streq	r3, [sp, #36]	; 0x24
   3f430:	cmp	r5, #0
   3f434:	beq	3fdc8 <ftello64@plt+0x29888>
   3f438:	cmp	r7, #0
   3f43c:	beq	3fd90 <ftello64@plt+0x29850>
   3f440:	ldr	r3, [sp, #68]	; 0x44
   3f444:	add	r1, sp, #84	; 0x54
   3f448:	mov	r0, r3
   3f44c:	str	r3, [sp, #40]	; 0x28
   3f450:	bl	3e10c <ftello64@plt+0x27bcc>
   3f454:	ldr	r2, [sp, #84]	; 0x54
   3f458:	cmp	r2, #31
   3f45c:	bls	3f1a4 <ftello64@plt+0x28c64>
   3f460:	ldrb	r2, [r0, #4]
   3f464:	cmp	r2, #3
   3f468:	bne	3f1a4 <ftello64@plt+0x28c64>
   3f46c:	mov	r0, r5
   3f470:	bl	15cb8 <strlen@plt>
   3f474:	ldr	r2, [sp, #36]	; 0x24
   3f478:	mov	r1, r7
   3f47c:	str	r0, [sp, #44]	; 0x2c
   3f480:	ldr	r0, [sp, #40]	; 0x28
   3f484:	bl	3e7d0 <ftello64@plt+0x28290>
   3f488:	cmp	r0, #0
   3f48c:	beq	3f1a4 <ftello64@plt+0x28c64>
   3f490:	mov	r1, #1
   3f494:	str	r1, [sp, #4]
   3f498:	mov	r1, #0
   3f49c:	ldr	r3, [sp, #44]	; 0x2c
   3f4a0:	mov	r2, r5
   3f4a4:	ldr	r0, [sp, #40]	; 0x28
   3f4a8:	str	r1, [sp]
   3f4ac:	bl	3e588 <ftello64@plt+0x28048>
   3f4b0:	cmp	r0, #0
   3f4b4:	bne	3f0b0 <ftello64@plt+0x28b70>
   3f4b8:	b	3f1a4 <ftello64@plt+0x28c64>
   3f4bc:	ldr	r7, [r6]
   3f4c0:	cmp	r7, #0
   3f4c4:	beq	3fd40 <ftello64@plt+0x29800>
   3f4c8:	ldr	r5, [sp, #68]	; 0x44
   3f4cc:	add	r1, sp, #84	; 0x54
   3f4d0:	mov	r0, r5
   3f4d4:	bl	3e10c <ftello64@plt+0x27bcc>
   3f4d8:	ldr	r3, [sp, #84]	; 0x54
   3f4dc:	cmp	r3, #31
   3f4e0:	bls	3f1a4 <ftello64@plt+0x28c64>
   3f4e4:	ldrb	r3, [r0, #4]
   3f4e8:	cmp	r3, #3
   3f4ec:	bne	3f1a4 <ftello64@plt+0x28c64>
   3f4f0:	mov	r0, r7
   3f4f4:	bl	15cb8 <strlen@plt>
   3f4f8:	mov	r3, #1
   3f4fc:	str	r3, [sp, #4]
   3f500:	mov	r3, #0
   3f504:	mov	r2, r7
   3f508:	mov	r1, r3
   3f50c:	str	r3, [sp]
   3f510:	mov	r3, r0
   3f514:	mov	r0, r5
   3f518:	bl	3e588 <ftello64@plt+0x28048>
   3f51c:	cmp	r0, #0
   3f520:	beq	3f1a4 <ftello64@plt+0x28c64>
   3f524:	b	3f0b0 <ftello64@plt+0x28b70>
   3f528:	add	r1, sp, #84	; 0x54
   3f52c:	ldr	r0, [sp, #68]	; 0x44
   3f530:	bl	3e10c <ftello64@plt+0x27bcc>
   3f534:	ldr	r2, [sp, #84]	; 0x54
   3f538:	cmp	r2, #39	; 0x27
   3f53c:	mov	ip, r0
   3f540:	bls	3f19c <ftello64@plt+0x28c5c>
   3f544:	ldrh	r5, [r0, #18]
   3f548:	rev16	r5, r5
   3f54c:	uxth	r5, r5
   3f550:	cmp	r5, #27
   3f554:	bls	3f19c <ftello64@plt+0x28c5c>
   3f558:	ldrh	r7, [r0, #16]
   3f55c:	mov	r1, #0
   3f560:	mov	r0, #20
   3f564:	rev16	r7, r7
   3f568:	mov	r3, #0
   3f56c:	uxth	lr, r7
   3f570:	umlal	r0, r1, lr, r5
   3f574:	cmp	r1, r3
   3f578:	cmpeq	r0, r2
   3f57c:	bhi	3f19c <ftello64@plt+0x28c5c>
   3f580:	cmp	lr, #0
   3f584:	beq	3f19c <ftello64@plt+0x28c5c>
   3f588:	add	r7, ip, #20
   3f58c:	mov	r3, #0
   3f590:	str	sl, [sp, #36]	; 0x24
   3f594:	str	r4, [sp, #40]	; 0x28
   3f598:	mov	sl, r3
   3f59c:	mov	r4, r7
   3f5a0:	mov	r7, lr
   3f5a4:	b	3f5b4 <ftello64@plt+0x29074>
   3f5a8:	cmp	r7, sl
   3f5ac:	add	r4, r4, r5
   3f5b0:	beq	3f194 <ftello64@plt+0x28c54>
   3f5b4:	mov	r2, #20
   3f5b8:	mov	r1, r6
   3f5bc:	mov	r0, r4
   3f5c0:	bl	156b8 <memcmp@plt>
   3f5c4:	add	sl, sl, #1
   3f5c8:	cmp	r0, #0
   3f5cc:	bne	3f5a8 <ftello64@plt+0x29068>
   3f5d0:	str	sl, [sp, #32]
   3f5d4:	mov	r7, r8
   3f5d8:	ldr	sl, [sp, #36]	; 0x24
   3f5dc:	ldr	r4, [sp, #40]	; 0x28
   3f5e0:	ldr	r8, [sp, #28]
   3f5e4:	mov	r5, r0
   3f5e8:	b	3f0bc <ftello64@plt+0x28b7c>
   3f5ec:	ldr	ip, [r6]
   3f5f0:	ldr	r0, [r6, #4]
   3f5f4:	rev	ip, ip
   3f5f8:	mov	r3, #8
   3f5fc:	mov	r2, #12
   3f600:	add	r1, sp, #96	; 0x60
   3f604:	rev	r0, r0
   3f608:	str	r0, [sp, #100]	; 0x64
   3f60c:	ldr	r0, [sp, #68]	; 0x44
   3f610:	str	ip, [sp, #96]	; 0x60
   3f614:	bl	3e890 <ftello64@plt+0x28350>
   3f618:	subs	r3, r0, #0
   3f61c:	str	r3, [sp, #32]
   3f620:	beq	3f1a4 <ftello64@plt+0x28c64>
   3f624:	b	3f0b0 <ftello64@plt+0x28b70>
   3f628:	ldr	sl, [r6]
   3f62c:	cmp	sl, #0
   3f630:	beq	3fcdc <ftello64@plt+0x2979c>
   3f634:	ldr	r5, [sp, #68]	; 0x44
   3f638:	add	r1, sp, #84	; 0x54
   3f63c:	mov	r0, r5
   3f640:	bl	3e10c <ftello64@plt+0x27bcc>
   3f644:	ldr	r3, [sp, #84]	; 0x54
   3f648:	cmp	r3, #31
   3f64c:	bls	3f660 <ftello64@plt+0x29120>
   3f650:	ldrb	r7, [r0, #4]
   3f654:	sub	r3, r7, #2
   3f658:	cmp	r3, #1
   3f65c:	bls	3fc84 <ftello64@plt+0x29744>
   3f660:	mov	sl, #0
   3f664:	b	3f1a4 <ftello64@plt+0x28c64>
   3f668:	ldr	sl, [r6]
   3f66c:	cmp	sl, #0
   3f670:	beq	3fcc4 <ftello64@plt+0x29784>
   3f674:	ldr	r5, [sp, #68]	; 0x44
   3f678:	add	r1, sp, #84	; 0x54
   3f67c:	mov	r0, r5
   3f680:	bl	3e10c <ftello64@plt+0x27bcc>
   3f684:	ldr	r3, [sp, #84]	; 0x54
   3f688:	cmp	r3, #31
   3f68c:	bls	3f660 <ftello64@plt+0x29120>
   3f690:	ldrb	r3, [r0, #4]
   3f694:	sub	r2, r3, #2
   3f698:	cmp	r2, #1
   3f69c:	bhi	3f660 <ftello64@plt+0x29120>
   3f6a0:	cmp	r3, #2
   3f6a4:	beq	3fd70 <ftello64@plt+0x29830>
   3f6a8:	mov	r3, #1
   3f6ac:	str	r3, [sp, #56]	; 0x38
   3f6b0:	mov	r7, r3
   3f6b4:	mov	r3, #3
   3f6b8:	str	r3, [sp, #40]	; 0x28
   3f6bc:	mov	r0, sl
   3f6c0:	bl	15cb8 <strlen@plt>
   3f6c4:	subs	r1, r0, #0
   3f6c8:	str	r1, [sp, #36]	; 0x24
   3f6cc:	beq	3f6e4 <ftello64@plt+0x291a4>
   3f6d0:	sub	r3, r1, #1
   3f6d4:	ldrb	r2, [sl, r3]
   3f6d8:	cmp	r2, #62	; 0x3e
   3f6dc:	moveq	r1, r3
   3f6e0:	str	r1, [sp, #36]	; 0x24
   3f6e4:	mov	r0, r5
   3f6e8:	add	r1, sp, #84	; 0x54
   3f6ec:	bl	3e10c <ftello64@plt+0x27bcc>
   3f6f0:	ldr	r2, [sp, #84]	; 0x54
   3f6f4:	cmp	r2, #39	; 0x27
   3f6f8:	mov	ip, r0
   3f6fc:	bls	3f660 <ftello64@plt+0x29120>
   3f700:	ldrh	r3, [r0, #18]
   3f704:	rev16	r3, r3
   3f708:	uxth	r3, r3
   3f70c:	cmp	r3, #27
   3f710:	bls	3f660 <ftello64@plt+0x29120>
   3f714:	ldrh	r1, [r0, #16]
   3f718:	rev16	r1, r1
   3f71c:	uxth	r1, r1
   3f720:	mul	r3, r3, r1
   3f724:	add	r1, r3, #22
   3f728:	cmp	r2, r1
   3f72c:	bcc	3f660 <ftello64@plt+0x29120>
   3f730:	add	r3, r3, #20
   3f734:	ldrh	r1, [r0, r3]
   3f738:	rev16	r1, r1
   3f73c:	uxtah	r3, r3, r1
   3f740:	add	r1, r3, #6
   3f744:	cmp	r2, r1
   3f748:	str	r1, [sp, #44]	; 0x2c
   3f74c:	bcc	3f660 <ftello64@plt+0x29120>
   3f750:	add	r3, r0, r3
   3f754:	ldrh	r1, [r3, #4]
   3f758:	rev16	r1, r1
   3f75c:	uxth	r1, r1
   3f760:	cmp	r1, #11
   3f764:	str	r1, [sp, #52]	; 0x34
   3f768:	bls	3f660 <ftello64@plt+0x29120>
   3f76c:	ldrh	r3, [r3, #2]
   3f770:	ldr	r1, [sp, #52]	; 0x34
   3f774:	ldr	r0, [sp, #44]	; 0x2c
   3f778:	rev16	r3, r3
   3f77c:	uxth	r3, r3
   3f780:	str	r3, [sp, #48]	; 0x30
   3f784:	mla	r3, r1, r3, r0
   3f788:	cmp	r2, r3
   3f78c:	bcc	3f660 <ftello64@plt+0x29120>
   3f790:	ldr	r3, [sp, #36]	; 0x24
   3f794:	cmp	r3, #0
   3f798:	beq	3f660 <ftello64@plt+0x29120>
   3f79c:	ldr	r3, [sp, #48]	; 0x30
   3f7a0:	cmp	r7, r3
   3f7a4:	bcs	3f660 <ftello64@plt+0x29120>
   3f7a8:	str	fp, [sp, #60]	; 0x3c
   3f7ac:	mov	r3, r7
   3f7b0:	mov	fp, r4
   3f7b4:	mov	r7, r9
   3f7b8:	ldr	r5, [sp, #56]	; 0x38
   3f7bc:	mov	r9, r6
   3f7c0:	mov	r6, ip
   3f7c4:	b	3f838 <ftello64@plt+0x292f8>
   3f7c8:	cmp	r4, #1
   3f7cc:	bls	3f820 <ftello64@plt+0x292e0>
   3f7d0:	ldrb	r3, [r6, ip]
   3f7d4:	cmp	r3, #60	; 0x3c
   3f7d8:	bne	3f820 <ftello64@plt+0x292e0>
   3f7dc:	sub	r3, r4, #1
   3f7e0:	cmp	r3, #2
   3f7e4:	bls	3f820 <ftello64@plt+0x292e0>
   3f7e8:	add	r2, r6, ip
   3f7ec:	ldrb	r3, [r2, r3]
   3f7f0:	cmp	r3, #62	; 0x3e
   3f7f4:	bne	3f820 <ftello64@plt+0x292e0>
   3f7f8:	add	r3, ip, #1
   3f7fc:	add	r2, r6, r3
   3f800:	sub	r4, r4, #2
   3f804:	mov	r0, r2
   3f808:	mov	r1, r4
   3f80c:	ldr	r3, [sp, #36]	; 0x24
   3f810:	mov	r2, sl
   3f814:	bl	43764 <ftello64@plt+0x2d224>
   3f818:	cmp	r0, #0
   3f81c:	bne	3fef4 <ftello64@plt+0x299b4>
   3f820:	ldr	r3, [sp, #48]	; 0x30
   3f824:	add	r5, r5, #1
   3f828:	cmp	r5, r3
   3f82c:	mov	r3, r5
   3f830:	bcs	3febc <ftello64@plt+0x2997c>
   3f834:	ldr	r2, [sp, #84]	; 0x54
   3f838:	ldr	r1, [sp, #52]	; 0x34
   3f83c:	ldr	r0, [sp, #44]	; 0x2c
   3f840:	mla	r1, r3, r1, r0
   3f844:	mov	r0, r6
   3f848:	mov	r3, #0
   3f84c:	ldr	r1, [r0, r1]!
   3f850:	rev	ip, r1
   3f854:	ldr	r4, [r0, #4]
   3f858:	mov	r1, #0
   3f85c:	rev	r4, r4
   3f860:	adds	r0, r4, ip
   3f864:	adc	r1, r1, #0
   3f868:	cmp	r1, r3
   3f86c:	cmpeq	r0, r2
   3f870:	bhi	3febc <ftello64@plt+0x2997c>
   3f874:	ldr	r3, [sp, #40]	; 0x28
   3f878:	cmp	r3, #3
   3f87c:	beq	3f7c8 <ftello64@plt+0x29288>
   3f880:	cmp	r4, #0
   3f884:	add	r2, r6, ip
   3f888:	beq	3f8cc <ftello64@plt+0x2938c>
   3f88c:	ldrb	r3, [r6, ip]
   3f890:	cmp	r3, #60	; 0x3c
   3f894:	moveq	r3, ip
   3f898:	moveq	r0, r4
   3f89c:	beq	3fe24 <ftello64@plt+0x298e4>
   3f8a0:	add	r1, ip, r4
   3f8a4:	mov	r0, r4
   3f8a8:	mov	ip, r2
   3f8ac:	b	3f8bc <ftello64@plt+0x2937c>
   3f8b0:	ldrb	lr, [ip, #1]!
   3f8b4:	cmp	lr, #60	; 0x3c
   3f8b8:	beq	3fe24 <ftello64@plt+0x298e4>
   3f8bc:	sub	r0, r0, #1
   3f8c0:	cmp	r0, #0
   3f8c4:	sub	r3, r1, r0
   3f8c8:	bne	3f8b0 <ftello64@plt+0x29370>
   3f8cc:	mov	r0, r2
   3f8d0:	mov	r1, r4
   3f8d4:	str	r2, [sp, #56]	; 0x38
   3f8d8:	bl	4f698 <ftello64@plt+0x39158>
   3f8dc:	ldr	r2, [sp, #56]	; 0x38
   3f8e0:	cmp	r0, #0
   3f8e4:	bne	3f804 <ftello64@plt+0x292c4>
   3f8e8:	b	3f820 <ftello64@plt+0x292e0>
   3f8ec:	ldr	sl, [r6]
   3f8f0:	cmp	sl, #0
   3f8f4:	beq	3fcc4 <ftello64@plt+0x29784>
   3f8f8:	ldr	r5, [sp, #68]	; 0x44
   3f8fc:	add	r1, sp, #84	; 0x54
   3f900:	mov	r0, r5
   3f904:	bl	3e10c <ftello64@plt+0x27bcc>
   3f908:	ldr	r3, [sp, #84]	; 0x54
   3f90c:	cmp	r3, #31
   3f910:	bls	3f660 <ftello64@plt+0x29120>
   3f914:	ldrb	r3, [r0, #4]
   3f918:	sub	r2, r3, #2
   3f91c:	cmp	r2, #1
   3f920:	bhi	3f660 <ftello64@plt+0x29120>
   3f924:	cmp	r3, #2
   3f928:	beq	3fda8 <ftello64@plt+0x29868>
   3f92c:	mov	r3, #1
   3f930:	str	r3, [sp, #44]	; 0x2c
   3f934:	mov	r7, r3
   3f938:	mov	r3, #3
   3f93c:	str	r3, [sp, #40]	; 0x28
   3f940:	mov	r0, sl
   3f944:	bl	15cb8 <strlen@plt>
   3f948:	subs	r1, r0, #0
   3f94c:	str	r1, [sp, #36]	; 0x24
   3f950:	beq	3f968 <ftello64@plt+0x29428>
   3f954:	sub	r3, r1, #1
   3f958:	ldrb	r2, [sl, r3]
   3f95c:	cmp	r2, #62	; 0x3e
   3f960:	moveq	r1, r3
   3f964:	str	r1, [sp, #36]	; 0x24
   3f968:	mov	r0, r5
   3f96c:	add	r1, sp, #84	; 0x54
   3f970:	bl	3e10c <ftello64@plt+0x27bcc>
   3f974:	ldr	r2, [sp, #84]	; 0x54
   3f978:	cmp	r2, #39	; 0x27
   3f97c:	mov	ip, r0
   3f980:	bls	3f660 <ftello64@plt+0x29120>
   3f984:	ldrh	r3, [r0, #18]
   3f988:	rev16	r3, r3
   3f98c:	uxth	r3, r3
   3f990:	cmp	r3, #27
   3f994:	bls	3f660 <ftello64@plt+0x29120>
   3f998:	ldrh	r1, [r0, #16]
   3f99c:	rev16	r1, r1
   3f9a0:	uxth	r1, r1
   3f9a4:	mul	r3, r3, r1
   3f9a8:	add	r1, r3, #22
   3f9ac:	cmp	r2, r1
   3f9b0:	bcc	3f660 <ftello64@plt+0x29120>
   3f9b4:	add	r3, r3, #20
   3f9b8:	ldrh	r1, [r0, r3]
   3f9bc:	rev16	r1, r1
   3f9c0:	uxtah	r3, r3, r1
   3f9c4:	add	r1, r3, #6
   3f9c8:	cmp	r2, r1
   3f9cc:	mov	r0, r1
   3f9d0:	bcc	3f660 <ftello64@plt+0x29120>
   3f9d4:	add	r3, ip, r3
   3f9d8:	ldrh	r1, [r3, #4]
   3f9dc:	rev16	r1, r1
   3f9e0:	uxth	r1, r1
   3f9e4:	cmp	r1, #11
   3f9e8:	bls	3f660 <ftello64@plt+0x29120>
   3f9ec:	ldrh	r3, [r3, #2]
   3f9f0:	rev16	r3, r3
   3f9f4:	uxth	r3, r3
   3f9f8:	mov	lr, r3
   3f9fc:	mla	r3, r1, r3, r0
   3fa00:	cmp	r2, r3
   3fa04:	bcc	3f660 <ftello64@plt+0x29120>
   3fa08:	ldr	r3, [sp, #36]	; 0x24
   3fa0c:	cmp	r3, #0
   3fa10:	beq	3f660 <ftello64@plt+0x29120>
   3fa14:	cmp	lr, r7
   3fa18:	bls	3f660 <ftello64@plt+0x29120>
   3fa1c:	str	fp, [sp, #48]	; 0x30
   3fa20:	str	r9, [sp, #52]	; 0x34
   3fa24:	mov	r3, r7
   3fa28:	str	r6, [sp, #60]	; 0x3c
   3fa2c:	str	r4, [sp, #56]	; 0x38
   3fa30:	ldr	r6, [sp, #44]	; 0x2c
   3fa34:	mov	r9, lr
   3fa38:	str	r8, [sp, #44]	; 0x2c
   3fa3c:	mov	fp, r1
   3fa40:	mov	r7, r0
   3fa44:	mov	r8, ip
   3fa48:	b	3faa4 <ftello64@plt+0x29564>
   3fa4c:	cmp	r4, #1
   3fa50:	bls	3fa90 <ftello64@plt+0x29550>
   3fa54:	ldrb	r3, [r8, r5]
   3fa58:	cmp	r3, #60	; 0x3c
   3fa5c:	bne	3fa90 <ftello64@plt+0x29550>
   3fa60:	sub	r3, r4, #1
   3fa64:	cmp	r3, #2
   3fa68:	bls	3fa90 <ftello64@plt+0x29550>
   3fa6c:	add	r2, r8, r5
   3fa70:	ldrb	r3, [r2, r3]
   3fa74:	cmp	r3, #62	; 0x3e
   3fa78:	addeq	r5, r5, #1
   3fa7c:	subeq	r4, r4, #2
   3fa80:	bne	3fa90 <ftello64@plt+0x29550>
   3fa84:	ldr	r3, [sp, #36]	; 0x24
   3fa88:	cmp	r3, r4
   3fa8c:	beq	3fe6c <ftello64@plt+0x2992c>
   3fa90:	add	r6, r6, #1
   3fa94:	cmp	r9, r6
   3fa98:	mov	r3, r6
   3fa9c:	bls	3fea4 <ftello64@plt+0x29964>
   3faa0:	ldr	r2, [sp, #84]	; 0x54
   3faa4:	mla	r0, r3, fp, r7
   3faa8:	mov	r1, r8
   3faac:	mov	r3, #0
   3fab0:	ldr	r5, [r1, r0]!
   3fab4:	rev	r5, r5
   3fab8:	ldr	r4, [r1, #4]
   3fabc:	mov	r1, #0
   3fac0:	rev	r4, r4
   3fac4:	adds	r0, r4, r5
   3fac8:	adc	r1, r1, #0
   3facc:	cmp	r1, r3
   3fad0:	cmpeq	r0, r2
   3fad4:	bhi	3fea4 <ftello64@plt+0x29964>
   3fad8:	ldr	r3, [sp, #40]	; 0x28
   3fadc:	cmp	r3, #3
   3fae0:	beq	3fa4c <ftello64@plt+0x2950c>
   3fae4:	cmp	r4, #0
   3fae8:	add	lr, r8, r5
   3faec:	beq	3fb30 <ftello64@plt+0x295f0>
   3faf0:	ldrb	r3, [r8, r5]
   3faf4:	cmp	r3, #60	; 0x3c
   3faf8:	moveq	r0, r5
   3fafc:	moveq	r3, r4
   3fb00:	beq	3fde0 <ftello64@plt+0x298a0>
   3fb04:	mov	r2, lr
   3fb08:	mov	r3, r4
   3fb0c:	add	ip, r5, r4
   3fb10:	b	3fb20 <ftello64@plt+0x295e0>
   3fb14:	ldrb	r1, [r2, #1]!
   3fb18:	cmp	r1, #60	; 0x3c
   3fb1c:	beq	3fde0 <ftello64@plt+0x298a0>
   3fb20:	sub	r3, r3, #1
   3fb24:	cmp	r3, #0
   3fb28:	sub	r0, ip, r3
   3fb2c:	bne	3fb14 <ftello64@plt+0x295d4>
   3fb30:	mov	r0, lr
   3fb34:	mov	r1, r4
   3fb38:	bl	4f698 <ftello64@plt+0x39158>
   3fb3c:	cmp	r0, #0
   3fb40:	bne	3fa84 <ftello64@plt+0x29544>
   3fb44:	b	3fa90 <ftello64@plt+0x29550>
   3fb48:	ldr	ip, [r6, #4]
   3fb4c:	mov	r3, #4
   3fb50:	rev	ip, ip
   3fb54:	mov	r2, #16
   3fb58:	add	r1, sp, #96	; 0x60
   3fb5c:	b	3f60c <ftello64@plt+0x290cc>
   3fb60:	mov	r2, #944	; 0x3b0
   3fb64:	ldr	r1, [pc, #144]	; 3fbfc <ftello64@plt+0x296bc>
   3fb68:	ldr	r0, [pc, #100]	; 3fbd4 <ftello64@plt+0x29694>
   3fb6c:	bl	488ec <ftello64@plt+0x323ac>
   3fb70:	b	3f1a4 <ftello64@plt+0x28c64>
   3fb74:	mov	r7, r8
   3fb78:	ldr	r5, [pc, #80]	; 3fbd0 <ftello64@plt+0x29690>
   3fb7c:	ldr	r8, [sp, #28]
   3fb80:	b	3f0bc <ftello64@plt+0x28b7c>
   3fb84:	cmp	r7, r8
   3fb88:	ldr	r0, [sp, #68]	; 0x44
   3fb8c:	bne	3eec8 <ftello64@plt+0x28988>
   3fb90:	b	3f158 <ftello64@plt+0x28c18>
   3fb94:	bl	15d48 <gpg_err_code_from_syserror@plt>
   3fb98:	ldr	r4, [sp, #8]
   3fb9c:	mov	r1, r9
   3fba0:	cmp	r0, #0
   3fba4:	uxthne	r0, r0
   3fba8:	orrne	r3, r0, #134217728	; 0x8000000
   3fbac:	strne	r3, [sp, #28]
   3fbb0:	ldr	r2, [sp, #28]
   3fbb4:	mov	r0, r7
   3fbb8:	str	r2, [r4, #16]
   3fbbc:	bl	3e550 <ftello64@plt+0x28010>
   3fbc0:	ldr	r3, [r4, #16]
   3fbc4:	mov	r9, r3
   3fbc8:	b	3ecd4 <ftello64@plt+0x28794>
   3fbcc:	andeq	pc, r7, r8, lsl #15
   3fbd0:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   3fbd4:	ldrdeq	sl, [r6], -r8
   3fbd8:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   3fbdc:			; <UNDEFINED> instruction: 0x000002bd
   3fbe0:	andeq	r0, r0, fp, lsr #5
   3fbe4:	andeq	r0, r0, pc, lsl #5
   3fbe8:	andeq	r0, r0, r1, ror r2
   3fbec:	muleq	r0, fp, r2
   3fbf0:	andeq	sl, r6, ip, ror sl
   3fbf4:	andeq	r0, r0, r1, lsl #5
   3fbf8:	andeq	r7, r6, r4, lsr r1
   3fbfc:	andeq	sl, r6, r0, asr #20
   3fc00:	andeq	sl, r6, ip, asr sl
   3fc04:	mov	r0, r3
   3fc08:	str	r3, [sp, #36]	; 0x24
   3fc0c:	bl	15364 <gcry_malloc@plt>
   3fc10:	ldr	r3, [sp, #36]	; 0x24
   3fc14:	cmp	r0, #0
   3fc18:	str	r0, [r6, r9, lsl #3]
   3fc1c:	beq	3fb94 <ftello64@plt+0x29654>
   3fc20:	str	r3, [r7, r9, lsl #3]
   3fc24:	ldr	r2, [r5, #12]
   3fc28:	b	3ee40 <ftello64@plt+0x28900>
   3fc2c:	ldr	r0, [sp, #8]
   3fc30:	bl	3e970 <ftello64@plt+0x28430>
   3fc34:	subs	r3, r0, #0
   3fc38:	mov	r9, r3
   3fc3c:	beq	3ed44 <ftello64@plt+0x28804>
   3fc40:	mov	r0, r7
   3fc44:	bl	156a0 <gcry_free@plt>
   3fc48:	b	3ecd4 <ftello64@plt+0x28794>
   3fc4c:	mov	r6, r8
   3fc50:	cmn	r6, #1
   3fc54:	mov	r8, r7
   3fc58:	mov	r9, r6
   3fc5c:	mov	r7, fp
   3fc60:	beq	3fc70 <ftello64@plt+0x29730>
   3fc64:	ldr	r2, [pc, #-148]	; 3fbd8 <ftello64@plt+0x29698>
   3fc68:	cmp	r3, r2
   3fc6c:	bne	3ff20 <ftello64@plt+0x299e0>
   3fc70:	bl	3d65c <ftello64@plt+0x2711c>
   3fc74:	ldr	r2, [sp, #8]
   3fc78:	mov	r3, #1
   3fc7c:	str	r3, [r2, #12]
   3fc80:	b	3efac <ftello64@plt+0x28a6c>
   3fc84:	mov	r0, sl
   3fc88:	bl	15cb8 <strlen@plt>
   3fc8c:	sub	r7, r7, #3
   3fc90:	mov	r3, #0
   3fc94:	clz	r7, r7
   3fc98:	lsr	r7, r7, #5
   3fc9c:	mov	r2, sl
   3fca0:	str	r3, [sp]
   3fca4:	str	r7, [sp, #4]
   3fca8:	mvn	r1, #0
   3fcac:	mov	r3, r0
   3fcb0:	mov	r0, r5
   3fcb4:	bl	3e588 <ftello64@plt+0x28048>
   3fcb8:	subs	sl, r0, #0
   3fcbc:	beq	3f1a4 <ftello64@plt+0x28c64>
   3fcc0:	b	3f0b0 <ftello64@plt+0x28b70>
   3fcc4:	ldr	r3, [pc, #-212]	; 3fbf8 <ftello64@plt+0x296b8>
   3fcc8:	ldr	r2, [pc, #-244]	; 3fbdc <ftello64@plt+0x2969c>
   3fccc:	ldr	r1, [pc, #-216]	; 3fbfc <ftello64@plt+0x296bc>
   3fcd0:	ldr	r0, [pc, #-216]	; 3fc00 <ftello64@plt+0x296c0>
   3fcd4:	bl	488ec <ftello64@plt+0x323ac>
   3fcd8:	b	3f1a4 <ftello64@plt+0x28c64>
   3fcdc:	ldr	r3, [pc, #-236]	; 3fbf8 <ftello64@plt+0x296b8>
   3fce0:	ldr	r2, [pc, #-264]	; 3fbe0 <ftello64@plt+0x296a0>
   3fce4:	ldr	r1, [pc, #-240]	; 3fbfc <ftello64@plt+0x296bc>
   3fce8:	ldr	r0, [pc, #-240]	; 3fc00 <ftello64@plt+0x296c0>
   3fcec:	bl	488ec <ftello64@plt+0x323ac>
   3fcf0:	b	3f1a4 <ftello64@plt+0x28c64>
   3fcf4:	ldr	r3, [sp, #8]
   3fcf8:	ldr	r7, [r3, #8]
   3fcfc:	cmp	r7, #0
   3fd00:	movne	fp, r8
   3fd04:	movne	r7, r8
   3fd08:	bne	3eeb0 <ftello64@plt+0x28970>
   3fd0c:	mov	r0, r3
   3fd10:	bl	3e970 <ftello64@plt+0x28430>
   3fd14:	subs	r3, r0, #0
   3fd18:	mov	r9, r3
   3fd1c:	moveq	fp, r8
   3fd20:	beq	3eeb0 <ftello64@plt+0x28970>
   3fd24:	b	3fc40 <ftello64@plt+0x29700>
   3fd28:	ldr	r3, [pc, #-320]	; 3fbf0 <ftello64@plt+0x296b0>
   3fd2c:	ldr	r2, [pc, #-336]	; 3fbe4 <ftello64@plt+0x296a4>
   3fd30:	ldr	r1, [pc, #-316]	; 3fbfc <ftello64@plt+0x296bc>
   3fd34:	ldr	r0, [pc, #-316]	; 3fc00 <ftello64@plt+0x296c0>
   3fd38:	bl	488ec <ftello64@plt+0x323ac>
   3fd3c:	b	3f1a4 <ftello64@plt+0x28c64>
   3fd40:	ldr	r3, [pc, #-336]	; 3fbf8 <ftello64@plt+0x296b8>
   3fd44:	ldr	r2, [pc, #-356]	; 3fbe8 <ftello64@plt+0x296a8>
   3fd48:	ldr	r1, [pc, #-340]	; 3fbfc <ftello64@plt+0x296bc>
   3fd4c:	ldr	r0, [pc, #-340]	; 3fc00 <ftello64@plt+0x296c0>
   3fd50:	bl	488ec <ftello64@plt+0x323ac>
   3fd54:	b	3f1a4 <ftello64@plt+0x28c64>
   3fd58:	ldr	r3, [pc, #-360]	; 3fbf8 <ftello64@plt+0x296b8>
   3fd5c:	ldr	r2, [pc, #-376]	; 3fbec <ftello64@plt+0x296ac>
   3fd60:	ldr	r1, [pc, #-364]	; 3fbfc <ftello64@plt+0x296bc>
   3fd64:	ldr	r0, [pc, #-364]	; 3fc00 <ftello64@plt+0x296c0>
   3fd68:	bl	488ec <ftello64@plt+0x323ac>
   3fd6c:	b	3f1a4 <ftello64@plt+0x28c64>
   3fd70:	ldrb	r2, [sl]
   3fd74:	mov	r7, #0
   3fd78:	str	r7, [sp, #56]	; 0x38
   3fd7c:	cmp	r2, #60	; 0x3c
   3fd80:	addeq	sl, sl, #1
   3fd84:	streq	r3, [sp, #40]	; 0x28
   3fd88:	strne	r3, [sp, #40]	; 0x28
   3fd8c:	b	3f6bc <ftello64@plt+0x2917c>
   3fd90:	ldr	r3, [pc, #-424]	; 3fbf0 <ftello64@plt+0x296b0>
   3fd94:	ldr	r2, [pc, #-424]	; 3fbf4 <ftello64@plt+0x296b4>
   3fd98:	ldr	r1, [pc, #-420]	; 3fbfc <ftello64@plt+0x296bc>
   3fd9c:	ldr	r0, [pc, #-420]	; 3fc00 <ftello64@plt+0x296c0>
   3fda0:	bl	488ec <ftello64@plt+0x323ac>
   3fda4:	b	3f1a4 <ftello64@plt+0x28c64>
   3fda8:	ldrb	r2, [sl]
   3fdac:	mov	r7, #0
   3fdb0:	str	r7, [sp, #44]	; 0x2c
   3fdb4:	cmp	r2, #60	; 0x3c
   3fdb8:	addeq	sl, sl, #1
   3fdbc:	streq	r3, [sp, #40]	; 0x28
   3fdc0:	strne	r3, [sp, #40]	; 0x28
   3fdc4:	b	3f940 <ftello64@plt+0x29400>
   3fdc8:	ldr	r3, [pc, #-472]	; 3fbf8 <ftello64@plt+0x296b8>
   3fdcc:	mov	r2, #640	; 0x280
   3fdd0:	ldr	r1, [pc, #-476]	; 3fbfc <ftello64@plt+0x296bc>
   3fdd4:	ldr	r0, [pc, #-476]	; 3fc00 <ftello64@plt+0x296c0>
   3fdd8:	bl	488ec <ftello64@plt+0x323ac>
   3fddc:	b	3f1a4 <ftello64@plt+0x28c64>
   3fde0:	cmp	r3, #1
   3fde4:	beq	3fb30 <ftello64@plt+0x295f0>
   3fde8:	add	r5, r0, #1
   3fdec:	add	r3, r0, r3
   3fdf0:	mov	r4, r5
   3fdf4:	add	r0, r8, r0
   3fdf8:	b	3fe08 <ftello64@plt+0x298c8>
   3fdfc:	add	r4, r4, #1
   3fe00:	cmp	r3, r4
   3fe04:	beq	3fa90 <ftello64@plt+0x29550>
   3fe08:	ldrb	r2, [r0, #1]!
   3fe0c:	cmp	r2, #62	; 0x3e
   3fe10:	bne	3fdfc <ftello64@plt+0x298bc>
   3fe14:	cmp	r5, r4
   3fe18:	beq	3fa90 <ftello64@plt+0x29550>
   3fe1c:	sub	r4, r4, r5
   3fe20:	b	3fa84 <ftello64@plt+0x29544>
   3fe24:	cmp	r0, #1
   3fe28:	beq	3f8cc <ftello64@plt+0x2938c>
   3fe2c:	add	r2, r3, #1
   3fe30:	add	r0, r3, r0
   3fe34:	mov	r4, r2
   3fe38:	add	r3, r6, r3
   3fe3c:	b	3fe4c <ftello64@plt+0x2990c>
   3fe40:	add	r4, r4, #1
   3fe44:	cmp	r0, r4
   3fe48:	beq	3f820 <ftello64@plt+0x292e0>
   3fe4c:	ldrb	r1, [r3, #1]!
   3fe50:	cmp	r1, #62	; 0x3e
   3fe54:	bne	3fe40 <ftello64@plt+0x29900>
   3fe58:	cmp	r2, r4
   3fe5c:	beq	3f820 <ftello64@plt+0x292e0>
   3fe60:	sub	r4, r4, r2
   3fe64:	add	r2, r6, r2
   3fe68:	b	3f804 <ftello64@plt+0x292c4>
   3fe6c:	add	r0, r8, r5
   3fe70:	mov	r2, r3
   3fe74:	mov	r1, sl
   3fe78:	bl	436e4 <ftello64@plt+0x2d1a4>
   3fe7c:	cmp	r0, #0
   3fe80:	bne	3fa90 <ftello64@plt+0x29550>
   3fe84:	ldr	fp, [sp, #48]	; 0x30
   3fe88:	ldr	r9, [sp, #52]	; 0x34
   3fe8c:	ldr	r8, [sp, #28]
   3fe90:	ldr	r4, [sp, #56]	; 0x38
   3fe94:	mov	r5, r0
   3fe98:	ldr	r7, [sp, #44]	; 0x2c
   3fe9c:	add	sl, r6, #1
   3fea0:	b	3f0bc <ftello64@plt+0x28b7c>
   3fea4:	ldr	fp, [sp, #48]	; 0x30
   3fea8:	ldr	r9, [sp, #52]	; 0x34
   3feac:	ldr	r4, [sp, #56]	; 0x38
   3feb0:	ldr	r6, [sp, #60]	; 0x3c
   3feb4:	ldr	r8, [sp, #44]	; 0x2c
   3feb8:	b	3f660 <ftello64@plt+0x29120>
   3febc:	mov	r4, fp
   3fec0:	mov	r6, r9
   3fec4:	ldr	fp, [sp, #60]	; 0x3c
   3fec8:	mov	r9, r7
   3fecc:	b	3f660 <ftello64@plt+0x29120>
   3fed0:	mov	r7, #0
   3fed4:	mov	r0, r7
   3fed8:	bl	156a0 <gcry_free@plt>
   3fedc:	ldr	r0, [sp, #80]	; 0x50
   3fee0:	bl	15358 <ksba_cert_release@plt>
   3fee4:	ldr	r0, [sp, #76]	; 0x4c
   3fee8:	bl	15418 <ksba_reader_release@plt>
   3feec:	b	3f1a4 <ftello64@plt+0x28c64>
   3fef0:	bl	15748 <__stack_chk_fail@plt>
   3fef4:	mov	r9, r7
   3fef8:	mov	r4, fp
   3fefc:	mov	r7, r8
   3ff00:	add	sl, r5, #1
   3ff04:	ldr	fp, [sp, #60]	; 0x3c
   3ff08:	ldr	r8, [sp, #28]
   3ff0c:	mov	r5, #0
   3ff10:	b	3f0bc <ftello64@plt+0x28b7c>
   3ff14:	ldr	r0, [sp, #84]	; 0x54
   3ff18:	bl	155c8 <gcry_sexp_release@plt>
   3ff1c:	b	3fed4 <ftello64@plt+0x29994>
   3ff20:	mov	r6, r9
   3ff24:	b	3ef9c <ftello64@plt+0x28a5c>
   3ff28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ff2c:	mov	r6, r1
   3ff30:	ldr	r4, [pc, #288]	; 40058 <ftello64@plt+0x29b18>
   3ff34:	sub	sp, sp, #36	; 0x24
   3ff38:	subs	r5, r0, #0
   3ff3c:	ldr	r0, [r4]
   3ff40:	mov	r1, #0
   3ff44:	str	r0, [sp, #28]
   3ff48:	str	r1, [r6]
   3ff4c:	beq	4004c <ftello64@plt+0x29b0c>
   3ff50:	ldr	r0, [r5, #28]
   3ff54:	cmp	r0, r1
   3ff58:	beq	40044 <ftello64@plt+0x29b04>
   3ff5c:	add	r1, sp, #24
   3ff60:	mov	sl, r3
   3ff64:	mov	r7, r2
   3ff68:	bl	3e10c <ftello64@plt+0x27bcc>
   3ff6c:	ldr	r3, [sp, #24]
   3ff70:	cmp	r3, #31
   3ff74:	bls	3ff84 <ftello64@plt+0x29a44>
   3ff78:	ldrb	r3, [r0, #4]
   3ff7c:	cmp	r3, #2
   3ff80:	beq	3ffa4 <ftello64@plt+0x29a64>
   3ff84:	ldr	r8, [pc, #208]	; 4005c <ftello64@plt+0x29b1c>
   3ff88:	ldr	r2, [sp, #28]
   3ff8c:	ldr	r3, [r4]
   3ff90:	mov	r0, r8
   3ff94:	cmp	r2, r3
   3ff98:	bne	40054 <ftello64@plt+0x29b14>
   3ff9c:	add	sp, sp, #36	; 0x24
   3ffa0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ffa4:	add	r1, sp, #16
   3ffa8:	ldr	r0, [r5, #28]
   3ffac:	bl	3e10c <ftello64@plt+0x27bcc>
   3ffb0:	ldr	r1, [sp, #16]
   3ffb4:	cmp	r1, #39	; 0x27
   3ffb8:	mov	fp, r0
   3ffbc:	bls	4003c <ftello64@plt+0x29afc>
   3ffc0:	ldr	r3, [r0, #12]
   3ffc4:	ldr	ip, [r0, #8]
   3ffc8:	rev	r3, r3
   3ffcc:	mov	lr, r3
   3ffd0:	rev	ip, ip
   3ffd4:	adds	r8, lr, ip
   3ffd8:	str	r3, [sp, #12]
   3ffdc:	mov	r3, #0
   3ffe0:	adc	r9, r3, #0
   3ffe4:	mov	r3, #0
   3ffe8:	cmp	r9, r3
   3ffec:	cmpeq	r8, r1
   3fff0:	str	ip, [sp, #8]
   3fff4:	bhi	4003c <ftello64@plt+0x29afc>
   3fff8:	add	r2, sp, #24
   3fffc:	str	r2, [sp]
   40000:	add	r3, sp, #20
   40004:	mov	r2, #7
   40008:	bl	3e9b8 <ftello64@plt+0x28478>
   4000c:	subs	r8, r0, #0
   40010:	bne	3ff88 <ftello64@plt+0x29a48>
   40014:	ldr	r3, [r5, #32]
   40018:	ldr	r2, [sp, #8]
   4001c:	str	r3, [r7]
   40020:	ldr	r3, [r5, #36]	; 0x24
   40024:	ldr	r1, [sp, #12]
   40028:	add	r0, fp, r2
   4002c:	str	r3, [sl]
   40030:	bl	52314 <ftello64@plt+0x3bdd4>
   40034:	str	r0, [r6]
   40038:	b	3ff88 <ftello64@plt+0x29a48>
   4003c:	ldr	r8, [pc, #28]	; 40060 <ftello64@plt+0x29b20>
   40040:	b	3ff88 <ftello64@plt+0x29a48>
   40044:	ldr	r8, [pc, #24]	; 40064 <ftello64@plt+0x29b24>
   40048:	b	3ff88 <ftello64@plt+0x29a48>
   4004c:	ldr	r8, [pc, #20]	; 40068 <ftello64@plt+0x29b28>
   40050:	b	3ff88 <ftello64@plt+0x29a48>
   40054:	bl	15748 <__stack_chk_fail@plt>
   40058:	andeq	pc, r7, r8, lsl #15
   4005c:	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6}
   40060:	stmdaeq	r0, {r1, r6}
   40064:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   40068:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   4006c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40070:	sub	sp, sp, #20
   40074:	ldr	r4, [pc, #332]	; 401c8 <ftello64@plt+0x29c88>
   40078:	mov	r3, #0
   4007c:	subs	r5, r0, #0
   40080:	ldr	r2, [r4]
   40084:	str	r3, [sp]
   40088:	str	r2, [sp, #12]
   4008c:	str	r3, [sp, #4]
   40090:	beq	40198 <ftello64@plt+0x29c58>
   40094:	ldr	r0, [r5, #28]
   40098:	cmp	r0, r3
   4009c:	beq	40190 <ftello64@plt+0x29c50>
   400a0:	mov	r6, r1
   400a4:	add	r1, sp, #8
   400a8:	bl	3e10c <ftello64@plt+0x27bcc>
   400ac:	ldr	r3, [sp, #8]
   400b0:	cmp	r3, #31
   400b4:	bls	400c4 <ftello64@plt+0x29b84>
   400b8:	ldrb	r3, [r0, #4]
   400bc:	cmp	r3, #3
   400c0:	beq	400e4 <ftello64@plt+0x29ba4>
   400c4:	ldr	r5, [pc, #256]	; 401cc <ftello64@plt+0x29c8c>
   400c8:	ldr	r2, [sp, #12]
   400cc:	ldr	r3, [r4]
   400d0:	mov	r0, r5
   400d4:	cmp	r2, r3
   400d8:	bne	401c4 <ftello64@plt+0x29c84>
   400dc:	add	sp, sp, #20
   400e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   400e4:	add	r1, sp, #8
   400e8:	ldr	r0, [r5, #28]
   400ec:	bl	3e10c <ftello64@plt+0x27bcc>
   400f0:	mov	r9, r0
   400f4:	ldr	r0, [sp, #8]
   400f8:	cmp	r0, #39	; 0x27
   400fc:	bls	40188 <ftello64@plt+0x29c48>
   40100:	ldr	r8, [r9, #12]
   40104:	ldr	r7, [r9, #8]
   40108:	rev	r8, r8
   4010c:	rev	r7, r7
   40110:	adds	r2, r8, r7
   40114:	mov	fp, #0
   40118:	adc	r3, fp, #0
   4011c:	mov	r1, #0
   40120:	cmp	r3, r1
   40124:	cmpeq	r2, r0
   40128:	bhi	40188 <ftello64@plt+0x29c48>
   4012c:	mov	r0, sp
   40130:	bl	15fd0 <ksba_reader_new@plt>
   40134:	subs	r5, r0, #0
   40138:	bne	400c8 <ftello64@plt+0x29b88>
   4013c:	mov	r2, r8
   40140:	add	r1, r9, r7
   40144:	ldr	r0, [sp]
   40148:	bl	156f4 <ksba_reader_set_mem@plt>
   4014c:	cmp	r0, #0
   40150:	bne	401b4 <ftello64@plt+0x29c74>
   40154:	add	r0, sp, #4
   40158:	bl	15d54 <ksba_cert_new@plt>
   4015c:	subs	r5, r0, #0
   40160:	bne	401a0 <ftello64@plt+0x29c60>
   40164:	ldr	r1, [sp]
   40168:	ldr	r0, [sp, #4]
   4016c:	bl	15df0 <ksba_cert_read_der@plt>
   40170:	cmp	r0, #0
   40174:	bne	401ac <ftello64@plt+0x29c6c>
   40178:	ldm	sp, {r0, r3}
   4017c:	str	r3, [r6]
   40180:	bl	15418 <ksba_reader_release@plt>
   40184:	b	400c8 <ftello64@plt+0x29b88>
   40188:	ldr	r5, [pc, #64]	; 401d0 <ftello64@plt+0x29c90>
   4018c:	b	400c8 <ftello64@plt+0x29b88>
   40190:	ldr	r5, [pc, #60]	; 401d4 <ftello64@plt+0x29c94>
   40194:	b	400c8 <ftello64@plt+0x29b88>
   40198:	ldr	r5, [pc, #56]	; 401d8 <ftello64@plt+0x29c98>
   4019c:	b	400c8 <ftello64@plt+0x29b88>
   401a0:	ldr	r0, [sp]
   401a4:	bl	15418 <ksba_reader_release@plt>
   401a8:	b	400c8 <ftello64@plt+0x29b88>
   401ac:	ldr	r0, [sp, #4]
   401b0:	bl	15358 <ksba_cert_release@plt>
   401b4:	ldr	r0, [sp]
   401b8:	bl	15418 <ksba_reader_release@plt>
   401bc:	mov	r5, #134217729	; 0x8000001
   401c0:	b	400c8 <ftello64@plt+0x29b88>
   401c4:	bl	15748 <__stack_chk_fail@plt>
   401c8:	andeq	pc, r7, r8, lsl #15
   401cc:	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6}
   401d0:	stmdaeq	r0, {r1, r6}
   401d4:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   401d8:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   401dc:	push	{r4, r5, r6, r7, lr}
   401e0:	mov	r6, r1
   401e4:	ldr	r4, [pc, #220]	; 402c8 <ftello64@plt+0x29d88>
   401e8:	sub	sp, sp, #28
   401ec:	cmp	r0, #0
   401f0:	ldr	r1, [r4]
   401f4:	str	r1, [sp, #20]
   401f8:	beq	40290 <ftello64@plt+0x29d50>
   401fc:	ldr	r0, [r0, #28]
   40200:	cmp	r0, #0
   40204:	beq	40288 <ftello64@plt+0x29d48>
   40208:	add	r1, sp, #8
   4020c:	mov	r5, r3
   40210:	bl	3e10c <ftello64@plt+0x27bcc>
   40214:	mov	r1, #0
   40218:	add	r3, sp, #16
   4021c:	str	r1, [r5]
   40220:	mov	r2, r6
   40224:	str	r3, [sp]
   40228:	ldr	r1, [sp, #8]
   4022c:	add	r3, sp, #12
   40230:	mov	r7, r0
   40234:	bl	3eaf0 <ftello64@plt+0x285b0>
   40238:	cmp	r0, #0
   4023c:	uxthne	r0, r0
   40240:	orrne	r0, r0, #134217728	; 0x8000000
   40244:	bne	40270 <ftello64@plt+0x29d30>
   40248:	ldr	r3, [sp, #16]
   4024c:	cmp	r3, #2
   40250:	beq	402ac <ftello64@plt+0x29d6c>
   40254:	cmp	r3, #4
   40258:	beq	40298 <ftello64@plt+0x29d58>
   4025c:	cmp	r3, #1
   40260:	ldreq	r3, [sp, #12]
   40264:	ldrne	r0, [pc, #96]	; 402cc <ftello64@plt+0x29d8c>
   40268:	ldrbeq	r3, [r7, r3]
   4026c:	streq	r3, [r5]
   40270:	ldr	r2, [sp, #20]
   40274:	ldr	r3, [r4]
   40278:	cmp	r2, r3
   4027c:	bne	402c4 <ftello64@plt+0x29d84>
   40280:	add	sp, sp, #28
   40284:	pop	{r4, r5, r6, r7, pc}
   40288:	ldr	r0, [pc, #64]	; 402d0 <ftello64@plt+0x29d90>
   4028c:	b	40270 <ftello64@plt+0x29d30>
   40290:	ldr	r0, [pc, #60]	; 402d4 <ftello64@plt+0x29d94>
   40294:	b	40270 <ftello64@plt+0x29d30>
   40298:	ldr	r3, [sp, #12]
   4029c:	ldr	r3, [r7, r3]
   402a0:	rev	r3, r3
   402a4:	str	r3, [r5]
   402a8:	b	40270 <ftello64@plt+0x29d30>
   402ac:	ldr	r3, [sp, #12]
   402b0:	ldrh	r3, [r7, r3]
   402b4:	rev16	r3, r3
   402b8:	uxth	r3, r3
   402bc:	str	r3, [r5]
   402c0:	b	40270 <ftello64@plt+0x29d30>
   402c4:	bl	15748 <__stack_chk_fail@plt>
   402c8:	andeq	pc, r7, r8, lsl #15
   402cc:	stmdaeq	r0, {r0, r1, r3, r4, r5}
   402d0:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   402d4:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   402d8:	ldr	r0, [r0, #8]
   402dc:	cmp	r0, #0
   402e0:	beq	402e8 <ftello64@plt+0x29da8>
   402e4:	b	16540 <ftello64@plt>
   402e8:	mov	r0, #0
   402ec:	mov	r1, #0
   402f0:	bx	lr
   402f4:	push	{r4, r5, lr}
   402f8:	sub	sp, sp, #20
   402fc:	ldr	r5, [r0, #16]
   40300:	cmp	r5, #0
   40304:	movne	r0, r5
   40308:	bne	40344 <ftello64@plt+0x29e04>
   4030c:	ldr	r1, [r0, #8]
   40310:	mov	r4, r0
   40314:	cmp	r1, #0
   40318:	beq	4034c <ftello64@plt+0x29e0c>
   4031c:	mov	ip, #0
   40320:	mov	r0, r1
   40324:	str	ip, [sp]
   40328:	bl	16048 <fseeko64@plt>
   4032c:	bl	158d4 <gpg_err_code_from_errno@plt>
   40330:	cmp	r0, #0
   40334:	uxthne	r3, r0
   40338:	orrne	r5, r3, #134217728	; 0x8000000
   4033c:	movne	r0, r5
   40340:	str	r5, [r4, #16]
   40344:	add	sp, sp, #20
   40348:	pop	{r4, r5, pc}
   4034c:	orrs	ip, r2, r3
   40350:	strd	r2, [sp, #8]
   40354:	moveq	r0, r1
   40358:	beq	40344 <ftello64@plt+0x29e04>
   4035c:	bl	3e970 <ftello64@plt+0x28430>
   40360:	cmp	r0, #0
   40364:	bne	40344 <ftello64@plt+0x29e04>
   40368:	ldr	r1, [r4, #8]
   4036c:	ldrd	r2, [sp, #8]
   40370:	b	4031c <ftello64@plt+0x29ddc>
   40374:	push	{r4, r5, r6, r7, r8, lr}
   40378:	mov	r5, r2
   4037c:	mov	r6, r1
   40380:	mov	r2, r1
   40384:	mov	r7, r3
   40388:	mov	r1, #0
   4038c:	mov	r3, r5
   40390:	bl	42094 <ftello64@plt+0x2bb54>
   40394:	subs	r4, r0, #0
   40398:	beq	403a4 <ftello64@plt+0x29e64>
   4039c:	mov	r0, r4
   403a0:	pop	{r4, r5, r6, r7, r8, pc}
   403a4:	ldr	r1, [pc, #64]	; 403ec <ftello64@plt+0x29eac>
   403a8:	ldr	r0, [r5]
   403ac:	bl	16270 <fopen64@plt>
   403b0:	cmp	r0, #0
   403b4:	str	r0, [r7]
   403b8:	bne	4039c <ftello64@plt+0x29e5c>
   403bc:	bl	15d48 <gpg_err_code_from_syserror@plt>
   403c0:	mov	r7, #0
   403c4:	subs	r4, r0, #0
   403c8:	ldr	r0, [r5]
   403cc:	uxthne	r4, r4
   403d0:	orrne	r4, r4, #134217728	; 0x8000000
   403d4:	bl	156a0 <gcry_free@plt>
   403d8:	str	r7, [r5]
   403dc:	ldr	r0, [r6]
   403e0:	bl	156a0 <gcry_free@plt>
   403e4:	str	r7, [r6]
   403e8:	b	4039c <ftello64@plt+0x29e5c>
   403ec:	andeq	pc, r5, ip, ror #23
   403f0:	push	{r4, r5, r6, r7, lr}
   403f4:	cmp	r3, #0
   403f8:	ldr	r4, [pc, #144]	; 40490 <ftello64@plt+0x29f50>
   403fc:	sub	sp, sp, #12
   40400:	mov	r7, r1
   40404:	ldr	r3, [r4]
   40408:	mov	r6, r2
   4040c:	str	r3, [sp, #4]
   40410:	beq	40458 <ftello64@plt+0x29f18>
   40414:	mov	r3, #0
   40418:	str	r3, [sp]
   4041c:	mov	r1, r6
   40420:	mov	r0, r7
   40424:	mov	r2, #0
   40428:	bl	4bb10 <ftello64@plt+0x355d0>
   4042c:	ldr	r3, [sp]
   40430:	cmp	r3, #0
   40434:	mov	r5, r0
   40438:	bne	40484 <ftello64@plt+0x29f44>
   4043c:	ldr	r2, [sp, #4]
   40440:	ldr	r3, [r4]
   40444:	mov	r0, r5
   40448:	cmp	r2, r3
   4044c:	bne	4048c <ftello64@plt+0x29f4c>
   40450:	add	sp, sp, #12
   40454:	pop	{r4, r5, r6, r7, pc}
   40458:	mov	r1, r0
   4045c:	mov	r3, #1
   40460:	mov	r2, sp
   40464:	mov	r0, r6
   40468:	str	r3, [sp]
   4046c:	bl	4bb10 <ftello64@plt+0x355d0>
   40470:	subs	r5, r0, #0
   40474:	beq	4041c <ftello64@plt+0x29edc>
   40478:	ldr	r3, [sp]
   4047c:	cmp	r3, #0
   40480:	beq	4043c <ftello64@plt+0x29efc>
   40484:	bl	56404 <ftello64@plt+0x3fec4>
   40488:	b	4043c <ftello64@plt+0x29efc>
   4048c:	bl	15748 <__stack_chk_fail@plt>
   40490:	andeq	pc, r7, r8, lsl #15
   40494:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40498:	sub	sp, sp, #4096	; 0x1000
   4049c:	sub	sp, sp, #60	; 0x3c
   404a0:	ldr	fp, [pc, #1164]	; 40934 <ftello64@plt+0x2a3f4>
   404a4:	strd	r2, [sp, #12]
   404a8:	add	r3, sp, #4096	; 0x1000
   404ac:	ldr	lr, [fp]
   404b0:	add	r3, r3, #52	; 0x34
   404b4:	str	lr, [r3]
   404b8:	add	r3, sp, #4160	; 0x1040
   404bc:	add	r3, r3, #32
   404c0:	mov	ip, #0
   404c4:	mov	sl, r1
   404c8:	mov	r6, r0
   404cc:	mov	r0, r1
   404d0:	mov	r1, #2
   404d4:	str	ip, [sp, #44]	; 0x2c
   404d8:	str	ip, [sp, #48]	; 0x30
   404dc:	ldr	r8, [r3]
   404e0:	bl	15fdc <access@plt>
   404e4:	subs	r7, r0, #0
   404e8:	bne	40710 <ftello64@plt+0x2a1d0>
   404ec:	ldr	r1, [pc, #1092]	; 40938 <ftello64@plt+0x2a3f8>
   404f0:	mov	r0, sl
   404f4:	bl	16270 <fopen64@plt>
   404f8:	cmp	r6, #1
   404fc:	cmpeq	r0, #0
   40500:	mov	r5, r0
   40504:	beq	406ec <ftello64@plt+0x2a1ac>
   40508:	cmp	r0, #0
   4050c:	beq	406fc <ftello64@plt+0x2a1bc>
   40510:	add	r3, sp, #40	; 0x28
   40514:	add	r2, sp, #48	; 0x30
   40518:	add	r1, sp, #44	; 0x2c
   4051c:	mov	r0, sl
   40520:	bl	40374 <ftello64@plt+0x29e34>
   40524:	subs	r7, r0, #0
   40528:	bne	4074c <ftello64@plt+0x2a20c>
   4052c:	cmp	r6, #1
   40530:	addeq	r4, sp, #52	; 0x34
   40534:	beq	40640 <ftello64@plt+0x2a100>
   40538:	add	r3, sp, #4160	; 0x1040
   4053c:	add	r3, r3, #40	; 0x28
   40540:	ldrd	r2, [r3]
   40544:	cmp	r2, #1
   40548:	sbcs	r3, r3, #0
   4054c:	blt	40768 <ftello64@plt+0x2a228>
   40550:	add	r3, sp, #4160	; 0x1040
   40554:	add	r3, r3, #40	; 0x28
   40558:	add	r4, sp, #52	; 0x34
   4055c:	str	r5, [sp, #8]
   40560:	str	sl, [sp, #28]
   40564:	mov	r8, #0
   40568:	mov	sl, r4
   4056c:	mov	r9, #0
   40570:	str	r7, [sp, #20]
   40574:	str	r6, [sp, #24]
   40578:	ldrd	r4, [r3]
   4057c:	b	405cc <ftello64@plt+0x2a08c>
   40580:	mov	r2, #4096	; 0x1000
   40584:	mov	r1, #1
   40588:	mov	r0, sl
   4058c:	bl	15994 <fread@plt>
   40590:	mov	ip, r0
   40594:	cmp	ip, #0
   40598:	beq	40758 <ftello64@plt+0x2a218>
   4059c:	adds	r8, r8, ip
   405a0:	mov	r1, ip
   405a4:	ldr	r3, [sp, #40]	; 0x28
   405a8:	mov	r2, #1
   405ac:	mov	r0, sl
   405b0:	adc	r9, r9, ip, asr #31
   405b4:	bl	158e0 <fwrite@plt>
   405b8:	cmp	r0, #1
   405bc:	bne	408bc <ftello64@plt+0x2a37c>
   405c0:	cmp	r8, r4
   405c4:	sbcs	r3, r9, r5
   405c8:	bge	40758 <ftello64@plt+0x2a218>
   405cc:	adds	r6, r8, #4096	; 0x1000
   405d0:	adc	r7, r9, #0
   405d4:	cmp	r4, r6
   405d8:	sbcs	r3, r5, r7
   405dc:	ldr	r3, [sp, #8]
   405e0:	bge	40580 <ftello64@plt+0x2a040>
   405e4:	str	r3, [sp]
   405e8:	mov	r2, #1
   405ec:	sub	r3, r4, r8
   405f0:	mov	r1, #4096	; 0x1000
   405f4:	mov	r0, sl
   405f8:	bl	16084 <__fread_chk@plt>
   405fc:	mov	ip, r0
   40600:	b	40594 <ftello64@plt+0x2a054>
   40604:	ands	r3, r6, r8
   40608:	beq	40628 <ftello64@plt+0x2a0e8>
   4060c:	ldrb	r2, [sp, #56]	; 0x38
   40610:	cmp	r2, #1
   40614:	moveq	r6, #0
   40618:	ldrbeq	r3, [sp, #59]	; 0x3b
   4061c:	movne	r6, r3
   40620:	orreq	r3, r3, #2
   40624:	strbeq	r3, [sp, #59]	; 0x3b
   40628:	ldr	r3, [sp, #40]	; 0x28
   4062c:	mov	r2, #1
   40630:	mov	r0, r4
   40634:	bl	158e0 <fwrite@plt>
   40638:	cmp	r0, #1
   4063c:	bne	40724 <ftello64@plt+0x2a1e4>
   40640:	mov	r1, #1
   40644:	mov	r3, r5
   40648:	mov	r2, #4096	; 0x1000
   4064c:	mov	r0, r4
   40650:	bl	15994 <fread@plt>
   40654:	subs	r1, r0, #0
   40658:	bgt	40604 <ftello64@plt+0x2a0c4>
   4065c:	mov	r0, r5
   40660:	bl	155a4 <ferror@plt>
   40664:	cmp	r0, #0
   40668:	bne	40724 <ftello64@plt+0x2a1e4>
   4066c:	ldr	r0, [sp, #12]
   40670:	ldr	r1, [sp, #40]	; 0x28
   40674:	bl	3e40c <ftello64@plt+0x27ecc>
   40678:	subs	r4, r0, #0
   4067c:	bne	408fc <ftello64@plt+0x2a3bc>
   40680:	mov	r0, r5
   40684:	bl	16000 <fclose@plt>
   40688:	cmp	r0, #0
   4068c:	bne	408a0 <ftello64@plt+0x2a360>
   40690:	ldr	r0, [sp, #40]	; 0x28
   40694:	bl	16000 <fclose@plt>
   40698:	cmp	r0, #0
   4069c:	bne	408d4 <ftello64@plt+0x2a394>
   406a0:	ldr	r3, [sp, #16]
   406a4:	mov	r2, sl
   406a8:	ldrd	r0, [sp, #44]	; 0x2c
   406ac:	bl	403f0 <ftello64@plt+0x29eb0>
   406b0:	mov	r7, r0
   406b4:	ldr	r0, [sp, #44]	; 0x2c
   406b8:	bl	156a0 <gcry_free@plt>
   406bc:	ldr	r0, [sp, #48]	; 0x30
   406c0:	bl	156a0 <gcry_free@plt>
   406c4:	add	r3, sp, #4096	; 0x1000
   406c8:	add	r3, r3, #52	; 0x34
   406cc:	ldr	r2, [r3]
   406d0:	ldr	r3, [fp]
   406d4:	mov	r0, r7
   406d8:	cmp	r2, r3
   406dc:	bne	40930 <ftello64@plt+0x2a3f0>
   406e0:	add	sp, sp, #4096	; 0x1000
   406e4:	add	sp, sp, #60	; 0x3c
   406e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   406ec:	bl	15e20 <__errno_location@plt>
   406f0:	ldr	r3, [r0]
   406f4:	cmp	r3, #2
   406f8:	beq	40808 <ftello64@plt+0x2a2c8>
   406fc:	bl	15d48 <gpg_err_code_from_syserror@plt>
   40700:	cmp	r0, #0
   40704:	uxthne	r0, r0
   40708:	orrne	r7, r0, #134217728	; 0x8000000
   4070c:	b	406b4 <ftello64@plt+0x2a174>
   40710:	bl	15d48 <gpg_err_code_from_syserror@plt>
   40714:	subs	r7, r0, #0
   40718:	uxthne	r0, r7
   4071c:	orrne	r7, r0, #134217728	; 0x8000000
   40720:	b	406c4 <ftello64@plt+0x2a184>
   40724:	bl	15d48 <gpg_err_code_from_syserror@plt>
   40728:	cmp	r0, #0
   4072c:	beq	40738 <ftello64@plt+0x2a1f8>
   40730:	uxth	r0, r0
   40734:	orr	r7, r0, #134217728	; 0x8000000
   40738:	mov	r0, r5
   4073c:	bl	16000 <fclose@plt>
   40740:	ldr	r0, [sp, #40]	; 0x28
   40744:	bl	16000 <fclose@plt>
   40748:	b	406b4 <ftello64@plt+0x2a174>
   4074c:	mov	r0, r5
   40750:	bl	16000 <fclose@plt>
   40754:	b	406b4 <ftello64@plt+0x2a174>
   40758:	ldr	r5, [sp, #8]
   4075c:	ldr	r7, [sp, #20]
   40760:	ldr	r6, [sp, #24]
   40764:	ldr	sl, [sp, #28]
   40768:	mov	r0, r5
   4076c:	bl	155a4 <ferror@plt>
   40770:	subs	r2, r0, #0
   40774:	bne	40724 <ftello64@plt+0x2a1e4>
   40778:	mov	r1, r5
   4077c:	bl	3e190 <ftello64@plt+0x27c50>
   40780:	subs	r8, r0, #0
   40784:	bne	40874 <ftello64@plt+0x2a334>
   40788:	bic	r6, r6, #2
   4078c:	cmp	r6, #1
   40790:	beq	408e8 <ftello64@plt+0x2a3a8>
   40794:	add	r4, sp, #52	; 0x34
   40798:	b	407b4 <ftello64@plt+0x2a274>
   4079c:	ldr	r3, [sp, #40]	; 0x28
   407a0:	mov	r2, #1
   407a4:	mov	r0, r4
   407a8:	bl	158e0 <fwrite@plt>
   407ac:	cmp	r0, #1
   407b0:	bne	4088c <ftello64@plt+0x2a34c>
   407b4:	mov	r1, #1
   407b8:	mov	r3, r5
   407bc:	mov	r2, #4096	; 0x1000
   407c0:	mov	r0, r4
   407c4:	bl	15994 <fread@plt>
   407c8:	subs	r1, r0, #0
   407cc:	bgt	4079c <ftello64@plt+0x2a25c>
   407d0:	mov	r0, r5
   407d4:	bl	155a4 <ferror@plt>
   407d8:	cmp	r0, #0
   407dc:	beq	40680 <ftello64@plt+0x2a140>
   407e0:	bl	15d48 <gpg_err_code_from_syserror@plt>
   407e4:	cmp	r0, #0
   407e8:	uxthne	r0, r0
   407ec:	orrne	r8, r0, #134217728	; 0x8000000
   407f0:	mov	r0, r5
   407f4:	bl	16000 <fclose@plt>
   407f8:	ldr	r0, [sp, #40]	; 0x28
   407fc:	mov	r7, r8
   40800:	bl	16000 <fclose@plt>
   40804:	b	406b4 <ftello64@plt+0x2a174>
   40808:	mov	r0, sl
   4080c:	ldr	r1, [pc, #296]	; 4093c <ftello64@plt+0x2a3fc>
   40810:	bl	16270 <fopen64@plt>
   40814:	cmp	r0, #0
   40818:	str	r0, [sp, #40]	; 0x28
   4081c:	beq	4091c <ftello64@plt+0x2a3dc>
   40820:	mov	r1, r8
   40824:	bl	3e490 <ftello64@plt+0x27f50>
   40828:	subs	r7, r0, #0
   4082c:	bne	40868 <ftello64@plt+0x2a328>
   40830:	ldr	r0, [sp, #12]
   40834:	ldr	r1, [sp, #40]	; 0x28
   40838:	bl	3e40c <ftello64@plt+0x27ecc>
   4083c:	subs	r7, r0, #0
   40840:	ldr	r0, [sp, #40]	; 0x28
   40844:	bne	40914 <ftello64@plt+0x2a3d4>
   40848:	bl	16000 <fclose@plt>
   4084c:	subs	r7, r0, #0
   40850:	beq	406c4 <ftello64@plt+0x2a184>
   40854:	bl	15d48 <gpg_err_code_from_syserror@plt>
   40858:	subs	r7, r0, #0
   4085c:	uxthne	r7, r7
   40860:	orrne	r7, r7, #134217728	; 0x8000000
   40864:	b	406c4 <ftello64@plt+0x2a184>
   40868:	ldr	r0, [sp, #40]	; 0x28
   4086c:	bl	16000 <fclose@plt>
   40870:	b	406c4 <ftello64@plt+0x2a184>
   40874:	mov	r0, r5
   40878:	bl	16000 <fclose@plt>
   4087c:	ldr	r0, [sp, #40]	; 0x28
   40880:	bl	16000 <fclose@plt>
   40884:	mov	r7, r8
   40888:	b	406c4 <ftello64@plt+0x2a184>
   4088c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   40890:	subs	r7, r0, #0
   40894:	uxthne	r7, r7
   40898:	orrne	r7, r7, #134217728	; 0x8000000
   4089c:	b	40738 <ftello64@plt+0x2a1f8>
   408a0:	bl	15d48 <gpg_err_code_from_syserror@plt>
   408a4:	cmp	r0, #0
   408a8:	uxthne	r0, r0
   408ac:	orrne	r7, r0, #134217728	; 0x8000000
   408b0:	ldr	r0, [sp, #40]	; 0x28
   408b4:	bl	16000 <fclose@plt>
   408b8:	b	406b4 <ftello64@plt+0x2a174>
   408bc:	ldr	r5, [sp, #8]
   408c0:	ldr	r7, [sp, #20]
   408c4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   408c8:	cmp	r0, #0
   408cc:	beq	40738 <ftello64@plt+0x2a1f8>
   408d0:	b	40730 <ftello64@plt+0x2a1f0>
   408d4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   408d8:	subs	r7, r0, #0
   408dc:	uxthne	r7, r7
   408e0:	orrne	r7, r7, #134217728	; 0x8000000
   408e4:	b	406b4 <ftello64@plt+0x2a174>
   408e8:	ldr	r0, [sp, #12]
   408ec:	ldr	r1, [sp, #40]	; 0x28
   408f0:	bl	3e40c <ftello64@plt+0x27ecc>
   408f4:	subs	r4, r0, #0
   408f8:	beq	40794 <ftello64@plt+0x2a254>
   408fc:	mov	r0, r5
   40900:	bl	16000 <fclose@plt>
   40904:	ldr	r0, [sp, #40]	; 0x28
   40908:	bl	16000 <fclose@plt>
   4090c:	mov	r7, r4
   40910:	b	406c4 <ftello64@plt+0x2a184>
   40914:	bl	16000 <fclose@plt>
   40918:	b	406c4 <ftello64@plt+0x2a184>
   4091c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   40920:	cmp	r0, #0
   40924:	uxthne	r0, r0
   40928:	orrne	r7, r0, #134217728	; 0x8000000
   4092c:	b	406c4 <ftello64@plt+0x2a184>
   40930:	bl	15748 <__stack_chk_fail@plt>
   40934:	andeq	pc, r7, r8, lsl #15
   40938:	andeq	r1, r6, r0, lsr r5
   4093c:	andeq	pc, r5, ip, ror #23
   40940:	push	{r4, r5, r6, r7, r8, r9, lr}
   40944:	sub	sp, sp, #140	; 0x8c
   40948:	ldr	r5, [pc, #236]	; 40a3c <ftello64@plt+0x2a4fc>
   4094c:	subs	r7, r0, #0
   40950:	ldr	r3, [r5]
   40954:	str	r3, [sp, #132]	; 0x84
   40958:	beq	409e8 <ftello64@plt+0x2a4a8>
   4095c:	ldr	r9, [r7]
   40960:	cmp	r9, #0
   40964:	beq	409e8 <ftello64@plt+0x2a4a8>
   40968:	mov	r8, r1
   4096c:	mov	r6, r2
   40970:	bl	3cb14 <ftello64@plt+0x265d4>
   40974:	add	r3, sp, #24
   40978:	add	r2, sp, #20
   4097c:	mov	r1, r6
   40980:	mov	r0, r8
   40984:	bl	41d34 <ftello64@plt+0x2b7f4>
   40988:	subs	r4, r0, #0
   4098c:	bne	409cc <ftello64@plt+0x2a48c>
   40990:	ldr	r3, [sp, #20]
   40994:	cmp	r3, r6
   40998:	bhi	40a28 <ftello64@plt+0x2a4e8>
   4099c:	ldr	r1, [r7, #20]
   409a0:	mov	r3, r6
   409a4:	mov	r2, r8
   409a8:	str	r1, [sp]
   409ac:	add	r0, sp, #16
   409b0:	add	r1, sp, #24
   409b4:	bl	3d710 <ftello64@plt+0x271d0>
   409b8:	mov	r4, r0
   409bc:	add	r0, sp, #24
   409c0:	bl	41cc0 <ftello64@plt+0x2b780>
   409c4:	cmp	r4, #0
   409c8:	beq	409f0 <ftello64@plt+0x2a4b0>
   409cc:	ldr	r2, [sp, #132]	; 0x84
   409d0:	ldr	r3, [r5]
   409d4:	mov	r0, r4
   409d8:	cmp	r2, r3
   409dc:	bne	40a24 <ftello64@plt+0x2a4e4>
   409e0:	add	sp, sp, #140	; 0x8c
   409e4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   409e8:	ldr	r4, [pc, #80]	; 40a40 <ftello64@plt+0x2a500>
   409ec:	b	409cc <ftello64@plt+0x2a48c>
   409f0:	mov	r2, #0
   409f4:	mov	r3, #0
   409f8:	mov	r0, #1
   409fc:	strd	r2, [sp, #8]
   40a00:	str	r0, [sp]
   40a04:	add	r1, r9, #28
   40a08:	ldr	r3, [r7, #4]
   40a0c:	ldr	r2, [sp, #16]
   40a10:	bl	40494 <ftello64@plt+0x29f54>
   40a14:	mov	r4, r0
   40a18:	ldr	r0, [sp, #16]
   40a1c:	bl	3d65c <ftello64@plt+0x2711c>
   40a20:	b	409cc <ftello64@plt+0x2a48c>
   40a24:	bl	15748 <__stack_chk_fail@plt>
   40a28:	ldr	r3, [pc, #20]	; 40a44 <ftello64@plt+0x2a504>
   40a2c:	ldr	r2, [pc, #20]	; 40a48 <ftello64@plt+0x2a508>
   40a30:	ldr	r1, [pc, #20]	; 40a4c <ftello64@plt+0x2a50c>
   40a34:	ldr	r0, [pc, #20]	; 40a50 <ftello64@plt+0x2a510>
   40a38:	bl	16504 <__assert_fail@plt>
   40a3c:	andeq	pc, r7, r8, lsl #15
   40a40:	stmdaeq	r0, {r0, r3, r6}
   40a44:	andeq	sl, r6, r0, lsl #21
   40a48:	andeq	r0, r0, pc, ror r1
   40a4c:			; <UNDEFINED> instruction: 0x0006aab0
   40a50:	andeq	sl, r6, ip, asr #21
   40a54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40a58:	cmp	r1, #0
   40a5c:	ldr	r4, [pc, #372]	; 40bd8 <ftello64@plt+0x2a698>
   40a60:	clz	r3, r2
   40a64:	lsr	r3, r3, #5
   40a68:	moveq	r3, #1
   40a6c:	cmp	r0, #0
   40a70:	sub	sp, sp, #140	; 0x8c
   40a74:	moveq	r3, #1
   40a78:	ldr	ip, [r4]
   40a7c:	cmp	r3, #0
   40a80:	str	ip, [sp, #132]	; 0x84
   40a84:	bne	40b80 <ftello64@plt+0x2a640>
   40a88:	mov	r5, r0
   40a8c:	ldr	r0, [r0, #28]
   40a90:	cmp	r0, #0
   40a94:	beq	40ba0 <ftello64@plt+0x2a660>
   40a98:	mov	sl, r1
   40a9c:	add	r1, sp, #20
   40aa0:	mov	r7, r2
   40aa4:	bl	3e10c <ftello64@plt+0x27bcc>
   40aa8:	ldr	r3, [sp, #20]
   40aac:	cmp	r3, #31
   40ab0:	bls	40bb0 <ftello64@plt+0x2a670>
   40ab4:	ldrb	r3, [r0, #4]
   40ab8:	cmp	r3, #2
   40abc:	bne	40bb0 <ftello64@plt+0x2a670>
   40ac0:	ldr	r1, [r5]
   40ac4:	adds	fp, r1, #28
   40ac8:	beq	40bb8 <ftello64@plt+0x2a678>
   40acc:	ldr	r0, [r5, #28]
   40ad0:	bl	3e118 <ftello64@plt+0x27bd8>
   40ad4:	mvn	r3, #0
   40ad8:	mvn	r2, #0
   40adc:	cmp	r1, r3
   40ae0:	cmpeq	r0, r2
   40ae4:	mov	r8, r0
   40ae8:	mov	r9, r1
   40aec:	beq	40ba8 <ftello64@plt+0x2a668>
   40af0:	mov	r0, r5
   40af4:	bl	3cb14 <ftello64@plt+0x265d4>
   40af8:	add	r2, sp, #20
   40afc:	add	r3, sp, #24
   40b00:	mov	r1, r7
   40b04:	mov	r0, sl
   40b08:	bl	41d34 <ftello64@plt+0x2b7f4>
   40b0c:	subs	r6, r0, #0
   40b10:	bne	40b84 <ftello64@plt+0x2a644>
   40b14:	ldr	r3, [sp, #20]
   40b18:	cmp	r3, r7
   40b1c:	bhi	40bc4 <ftello64@plt+0x2a684>
   40b20:	ldr	r1, [r5, #20]
   40b24:	mov	r3, r7
   40b28:	mov	r2, sl
   40b2c:	str	r1, [sp]
   40b30:	add	r0, sp, #16
   40b34:	add	r1, sp, #24
   40b38:	bl	3d710 <ftello64@plt+0x271d0>
   40b3c:	mov	r6, r0
   40b40:	add	r0, sp, #24
   40b44:	bl	41cc0 <ftello64@plt+0x2b780>
   40b48:	cmp	r6, #0
   40b4c:	bne	40b84 <ftello64@plt+0x2a644>
   40b50:	mov	r3, #1
   40b54:	strd	r8, [sp, #8]
   40b58:	str	r3, [sp]
   40b5c:	mov	r1, fp
   40b60:	ldr	r2, [sp, #16]
   40b64:	ldr	r3, [r5, #4]
   40b68:	mov	r0, #3
   40b6c:	bl	40494 <ftello64@plt+0x29f54>
   40b70:	mov	r6, r0
   40b74:	ldr	r0, [sp, #16]
   40b78:	bl	3d65c <ftello64@plt+0x2711c>
   40b7c:	b	40b84 <ftello64@plt+0x2a644>
   40b80:	ldr	r6, [pc, #84]	; 40bdc <ftello64@plt+0x2a69c>
   40b84:	ldr	r2, [sp, #132]	; 0x84
   40b88:	ldr	r3, [r4]
   40b8c:	mov	r0, r6
   40b90:	cmp	r2, r3
   40b94:	bne	40bc0 <ftello64@plt+0x2a680>
   40b98:	add	sp, sp, #140	; 0x8c
   40b9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40ba0:	ldr	r6, [pc, #56]	; 40be0 <ftello64@plt+0x2a6a0>
   40ba4:	b	40b84 <ftello64@plt+0x2a644>
   40ba8:	mov	r6, #134217729	; 0x8000001
   40bac:	b	40b84 <ftello64@plt+0x2a644>
   40bb0:	ldr	r6, [pc, #44]	; 40be4 <ftello64@plt+0x2a6a4>
   40bb4:	b	40b84 <ftello64@plt+0x2a644>
   40bb8:	ldr	r6, [pc, #40]	; 40be8 <ftello64@plt+0x2a6a8>
   40bbc:	b	40b84 <ftello64@plt+0x2a644>
   40bc0:	bl	15748 <__stack_chk_fail@plt>
   40bc4:	ldr	r3, [pc, #32]	; 40bec <ftello64@plt+0x2a6ac>
   40bc8:	ldr	r2, [pc, #32]	; 40bf0 <ftello64@plt+0x2a6b0>
   40bcc:	ldr	r1, [pc, #32]	; 40bf4 <ftello64@plt+0x2a6b4>
   40bd0:	ldr	r0, [pc, #32]	; 40bf8 <ftello64@plt+0x2a6b8>
   40bd4:	bl	16504 <__assert_fail@plt>
   40bd8:	andeq	pc, r7, r8, lsl #15
   40bdc:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   40be0:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   40be4:	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6}
   40be8:	stmdaeq	r0, {r0, r3, r6}
   40bec:	muleq	r6, r8, sl
   40bf0:			; <UNDEFINED> instruction: 0x000001b2
   40bf4:			; <UNDEFINED> instruction: 0x0006aab0
   40bf8:	andeq	sl, r6, ip, asr #21
   40bfc:	push	{r4, r5, r6, r7, r8, lr}
   40c00:	sub	sp, sp, #24
   40c04:	ldr	r4, [pc, #156]	; 40ca8 <ftello64@plt+0x2a768>
   40c08:	subs	r5, r0, #0
   40c0c:	ldr	r3, [r4]
   40c10:	str	r3, [sp, #20]
   40c14:	beq	40c9c <ftello64@plt+0x2a75c>
   40c18:	ldr	r7, [r5]
   40c1c:	cmp	r7, #0
   40c20:	beq	40c9c <ftello64@plt+0x2a75c>
   40c24:	mov	r6, r1
   40c28:	mov	r8, r2
   40c2c:	bl	3cb14 <ftello64@plt+0x265d4>
   40c30:	mov	r1, r6
   40c34:	mov	r2, r8
   40c38:	ldr	r3, [r5, #20]
   40c3c:	add	r0, sp, #16
   40c40:	bl	3daa4 <ftello64@plt+0x27564>
   40c44:	subs	r6, r0, #0
   40c48:	beq	40c68 <ftello64@plt+0x2a728>
   40c4c:	ldr	r2, [sp, #20]
   40c50:	ldr	r3, [r4]
   40c54:	mov	r0, r6
   40c58:	cmp	r2, r3
   40c5c:	bne	40ca4 <ftello64@plt+0x2a764>
   40c60:	add	sp, sp, #24
   40c64:	pop	{r4, r5, r6, r7, r8, pc}
   40c68:	mov	r2, #0
   40c6c:	mov	r3, #0
   40c70:	str	r6, [sp]
   40c74:	strd	r2, [sp, #8]
   40c78:	add	r1, r7, #28
   40c7c:	ldr	r2, [sp, #16]
   40c80:	ldr	r3, [r5, #4]
   40c84:	mov	r0, #1
   40c88:	bl	40494 <ftello64@plt+0x29f54>
   40c8c:	mov	r6, r0
   40c90:	ldr	r0, [sp, #16]
   40c94:	bl	3d65c <ftello64@plt+0x2711c>
   40c98:	b	40c4c <ftello64@plt+0x2a70c>
   40c9c:	ldr	r6, [pc, #8]	; 40cac <ftello64@plt+0x2a76c>
   40ca0:	b	40c4c <ftello64@plt+0x2a70c>
   40ca4:	bl	15748 <__stack_chk_fail@plt>
   40ca8:	andeq	pc, r7, r8, lsl #15
   40cac:	stmdaeq	r0, {r0, r3, r6}
   40cb0:	mvn	r0, #0
   40cb4:	bx	lr
   40cb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40cbc:	sub	sp, sp, #36	; 0x24
   40cc0:	ldr	r5, [pc, #432]	; 40e78 <ftello64@plt+0x2a938>
   40cc4:	subs	r6, r0, #0
   40cc8:	ldr	r2, [r5]
   40ccc:	str	r2, [sp, #28]
   40cd0:	beq	40de4 <ftello64@plt+0x2a8a4>
   40cd4:	ldr	r0, [r6, #28]
   40cd8:	cmp	r0, #0
   40cdc:	beq	40dec <ftello64@plt+0x2a8ac>
   40ce0:	mov	r7, r3
   40ce4:	ldr	r3, [r6]
   40ce8:	cmp	r3, #0
   40cec:	beq	40ddc <ftello64@plt+0x2a89c>
   40cf0:	mov	r4, r1
   40cf4:	bl	3e118 <ftello64@plt+0x27bd8>
   40cf8:	mvn	r3, #0
   40cfc:	mvn	r2, #0
   40d00:	cmp	r1, r3
   40d04:	cmpeq	r0, r2
   40d08:	mov	sl, r0
   40d0c:	mov	fp, r1
   40d10:	moveq	r0, #134217729	; 0x8000001
   40d14:	beq	40db8 <ftello64@plt+0x2a878>
   40d18:	add	r1, sp, #20
   40d1c:	ldr	r0, [r6, #28]
   40d20:	bl	3e10c <ftello64@plt+0x27bcc>
   40d24:	add	r3, sp, #16
   40d28:	mov	r2, r4
   40d2c:	str	r3, [sp]
   40d30:	ldr	r1, [sp, #20]
   40d34:	add	r3, sp, #12
   40d38:	bl	3eaf0 <ftello64@plt+0x285b0>
   40d3c:	subs	r4, r0, #0
   40d40:	bne	40dd0 <ftello64@plt+0x2a890>
   40d44:	ldr	r3, [sp, #12]
   40d48:	mov	r0, r6
   40d4c:	adds	r8, sl, r3
   40d50:	adc	r9, fp, #0
   40d54:	bl	3cb14 <ftello64@plt+0x265d4>
   40d58:	ldr	r0, [r6]
   40d5c:	ldr	r1, [pc, #280]	; 40e7c <ftello64@plt+0x2a93c>
   40d60:	add	r0, r0, #28
   40d64:	bl	16270 <fopen64@plt>
   40d68:	subs	r6, r0, #0
   40d6c:	beq	40e2c <ftello64@plt+0x2a8ec>
   40d70:	str	r4, [sp]
   40d74:	mov	r2, r8
   40d78:	mov	r3, r9
   40d7c:	bl	16048 <fseeko64@plt>
   40d80:	cmp	r0, #0
   40d84:	bne	40df4 <ftello64@plt+0x2a8b4>
   40d88:	ldr	r1, [sp, #16]
   40d8c:	rev	r7, r7
   40d90:	cmp	r1, #0
   40d94:	str	r7, [sp, #24]
   40d98:	beq	40dac <ftello64@plt+0x2a86c>
   40d9c:	cmp	r1, #2
   40da0:	bls	40e40 <ftello64@plt+0x2a900>
   40da4:	cmp	r1, #4
   40da8:	beq	40e40 <ftello64@plt+0x2a900>
   40dac:	mov	r0, r6
   40db0:	bl	16000 <fclose@plt>
   40db4:	ldr	r0, [pc, #196]	; 40e80 <ftello64@plt+0x2a940>
   40db8:	ldr	r2, [sp, #28]
   40dbc:	ldr	r3, [r5]
   40dc0:	cmp	r2, r3
   40dc4:	bne	40e74 <ftello64@plt+0x2a934>
   40dc8:	add	sp, sp, #36	; 0x24
   40dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40dd0:	uxth	r0, r4
   40dd4:	orr	r0, r0, #134217728	; 0x8000000
   40dd8:	b	40db8 <ftello64@plt+0x2a878>
   40ddc:	ldr	r0, [pc, #160]	; 40e84 <ftello64@plt+0x2a944>
   40de0:	b	40db8 <ftello64@plt+0x2a878>
   40de4:	ldr	r0, [pc, #156]	; 40e88 <ftello64@plt+0x2a948>
   40de8:	b	40db8 <ftello64@plt+0x2a878>
   40dec:	ldr	r0, [pc, #152]	; 40e8c <ftello64@plt+0x2a94c>
   40df0:	b	40db8 <ftello64@plt+0x2a878>
   40df4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   40df8:	mov	r4, r0
   40dfc:	mov	r0, r6
   40e00:	bl	16000 <fclose@plt>
   40e04:	cmp	r0, #0
   40e08:	beq	40e1c <ftello64@plt+0x2a8dc>
   40e0c:	cmp	r4, #0
   40e10:	bne	40dd0 <ftello64@plt+0x2a890>
   40e14:	bl	15d48 <gpg_err_code_from_syserror@plt>
   40e18:	mov	r4, r0
   40e1c:	cmp	r4, #0
   40e20:	bne	40dd0 <ftello64@plt+0x2a890>
   40e24:	mov	r0, #0
   40e28:	b	40db8 <ftello64@plt+0x2a878>
   40e2c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   40e30:	cmp	r0, #0
   40e34:	uxthne	r0, r0
   40e38:	orrne	r0, r0, #134217728	; 0x8000000
   40e3c:	b	40db8 <ftello64@plt+0x2a878>
   40e40:	add	r3, sp, #32
   40e44:	sub	r0, r3, r1
   40e48:	sub	r0, r0, #4
   40e4c:	mov	r3, r6
   40e50:	mov	r2, #1
   40e54:	bl	158e0 <fwrite@plt>
   40e58:	cmp	r0, #1
   40e5c:	bne	40df4 <ftello64@plt+0x2a8b4>
   40e60:	mov	r0, r6
   40e64:	bl	16000 <fclose@plt>
   40e68:	cmp	r0, #0
   40e6c:	bne	40e14 <ftello64@plt+0x2a8d4>
   40e70:	b	40e24 <ftello64@plt+0x2a8e4>
   40e74:	bl	15748 <__stack_chk_fail@plt>
   40e78:	andeq	pc, r7, r8, lsl #15
   40e7c:	andeq	sl, r6, r0, ror #21
   40e80:	stmdaeq	r0, {r0, r1, r3, r4, r5}
   40e84:	stmdaeq	r0, {r0, r3, r6}
   40e88:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   40e8c:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   40e90:	push	{r4, r5, r6, r7, r8, lr}
   40e94:	subs	r4, r0, #0
   40e98:	sub	sp, sp, #8
   40e9c:	beq	40f98 <ftello64@plt+0x2aa58>
   40ea0:	ldr	r0, [r4, #28]
   40ea4:	cmp	r0, #0
   40ea8:	beq	40fa8 <ftello64@plt+0x2aa68>
   40eac:	ldr	r2, [r4]
   40eb0:	cmp	r2, #0
   40eb4:	beq	40f88 <ftello64@plt+0x2aa48>
   40eb8:	bl	3e118 <ftello64@plt+0x27bd8>
   40ebc:	mvn	r3, #0
   40ec0:	mvn	r2, #0
   40ec4:	cmp	r1, r3
   40ec8:	cmpeq	r0, r2
   40ecc:	moveq	r4, #134217729	; 0x8000001
   40ed0:	beq	40f38 <ftello64@plt+0x2a9f8>
   40ed4:	adds	r8, r0, #4
   40ed8:	mov	r0, r4
   40edc:	adc	r6, r1, #0
   40ee0:	bl	3cb14 <ftello64@plt+0x265d4>
   40ee4:	ldr	r0, [r4]
   40ee8:	ldr	r1, [pc, #192]	; 40fb0 <ftello64@plt+0x2aa70>
   40eec:	add	r0, r0, #28
   40ef0:	bl	16270 <fopen64@plt>
   40ef4:	subs	r5, r0, #0
   40ef8:	beq	40f6c <ftello64@plt+0x2aa2c>
   40efc:	mov	r1, #0
   40f00:	mov	r2, r8
   40f04:	mov	r3, r6
   40f08:	str	r1, [sp]
   40f0c:	bl	16048 <fseeko64@plt>
   40f10:	cmp	r0, #0
   40f14:	bne	40f44 <ftello64@plt+0x2aa04>
   40f18:	mov	r1, r5
   40f1c:	bl	16210 <putc@plt>
   40f20:	cmn	r0, #1
   40f24:	beq	40f44 <ftello64@plt+0x2aa04>
   40f28:	mov	r0, r5
   40f2c:	bl	16000 <fclose@plt>
   40f30:	subs	r4, r0, #0
   40f34:	bne	40f6c <ftello64@plt+0x2aa2c>
   40f38:	mov	r0, r4
   40f3c:	add	sp, sp, #8
   40f40:	pop	{r4, r5, r6, r7, r8, pc}
   40f44:	bl	15d48 <gpg_err_code_from_syserror@plt>
   40f48:	cmp	r0, #0
   40f4c:	beq	40f28 <ftello64@plt+0x2a9e8>
   40f50:	uxth	r4, r0
   40f54:	mov	r0, r5
   40f58:	bl	16000 <fclose@plt>
   40f5c:	orr	r4, r4, #134217728	; 0x8000000
   40f60:	mov	r0, r4
   40f64:	add	sp, sp, #8
   40f68:	pop	{r4, r5, r6, r7, r8, pc}
   40f6c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   40f70:	subs	r4, r0, #0
   40f74:	uxthne	r4, r4
   40f78:	orrne	r4, r4, #134217728	; 0x8000000
   40f7c:	mov	r0, r4
   40f80:	add	sp, sp, #8
   40f84:	pop	{r4, r5, r6, r7, r8, pc}
   40f88:	ldr	r4, [pc, #36]	; 40fb4 <ftello64@plt+0x2aa74>
   40f8c:	mov	r0, r4
   40f90:	add	sp, sp, #8
   40f94:	pop	{r4, r5, r6, r7, r8, pc}
   40f98:	ldr	r4, [pc, #24]	; 40fb8 <ftello64@plt+0x2aa78>
   40f9c:	mov	r0, r4
   40fa0:	add	sp, sp, #8
   40fa4:	pop	{r4, r5, r6, r7, r8, pc}
   40fa8:	ldr	r4, [pc, #12]	; 40fbc <ftello64@plt+0x2aa7c>
   40fac:	b	40f38 <ftello64@plt+0x2a9f8>
   40fb0:	andeq	sl, r6, r0, ror #21
   40fb4:	stmdaeq	r0, {r0, r3, r6}
   40fb8:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   40fbc:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   40fc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40fc4:	sub	sp, sp, #60	; 0x3c
   40fc8:	ldr	r9, [pc, #1188]	; 41474 <ftello64@plt+0x2af34>
   40fcc:	mov	r3, #0
   40fd0:	subs	r7, r0, #0
   40fd4:	ldr	r2, [r9]
   40fd8:	str	r3, [sp, #24]
   40fdc:	str	r2, [sp, #52]	; 0x34
   40fe0:	str	r3, [sp, #28]
   40fe4:	str	r3, [sp, #32]
   40fe8:	beq	41210 <ftello64@plt+0x2acd0>
   40fec:	ldr	r6, [r7]
   40ff0:	cmp	r6, r3
   40ff4:	beq	41210 <ftello64@plt+0x2acd0>
   40ff8:	ldr	r4, [r7, #4]
   40ffc:	cmp	r4, r3
   41000:	bne	411f0 <ftello64@plt+0x2acb0>
   41004:	add	r6, r6, #28
   41008:	bl	3cb14 <ftello64@plt+0x265d4>
   4100c:	mov	r0, r6
   41010:	mov	r1, #2
   41014:	bl	15fdc <access@plt>
   41018:	subs	r5, r0, #0
   4101c:	bne	41218 <ftello64@plt+0x2acd8>
   41020:	ldr	r1, [pc, #1104]	; 41478 <ftello64@plt+0x2af38>
   41024:	mov	r0, r6
   41028:	bl	16270 <fopen64@plt>
   4102c:	subs	sl, r0, #0
   41030:	beq	412c8 <ftello64@plt+0x2ad88>
   41034:	mov	r2, r4
   41038:	add	r0, sp, #32
   4103c:	mov	r1, sl
   41040:	bl	3e190 <ftello64@plt+0x27c50>
   41044:	subs	r4, r0, #0
   41048:	bne	41090 <ftello64@plt+0x2ab50>
   4104c:	add	r1, sp, #48	; 0x30
   41050:	ldr	r0, [sp, #32]
   41054:	bl	3e10c <ftello64@plt+0x27bcc>
   41058:	ldr	r3, [sp, #48]	; 0x30
   4105c:	cmp	r3, #4
   41060:	bls	41070 <ftello64@plt+0x2ab30>
   41064:	ldrb	r3, [r0, #4]
   41068:	cmp	r3, #1
   4106c:	beq	41434 <ftello64@plt+0x2aef4>
   41070:	ldr	r0, [sp, #32]
   41074:	bl	3d65c <ftello64@plt+0x2711c>
   41078:	mov	r2, #0
   4107c:	mov	r1, r2
   41080:	mov	r0, sl
   41084:	bl	163cc <fseek@plt>
   41088:	mov	r0, sl
   4108c:	bl	16180 <clearerr@plt>
   41090:	add	r3, sp, #20
   41094:	add	r2, sp, #28
   41098:	add	r1, sp, #24
   4109c:	mov	r0, r6
   410a0:	bl	40374 <ftello64@plt+0x29e34>
   410a4:	subs	r4, r0, #0
   410a8:	bne	4122c <ftello64@plt+0x2acec>
   410ac:	bl	15658 <time@plt>
   410b0:	mov	r5, r4
   410b4:	str	r4, [sp, #36]	; 0x24
   410b8:	mov	r8, #1
   410bc:	add	fp, sp, #48	; 0x30
   410c0:	sub	r3, r0, #86016	; 0x15000
   410c4:	sub	r3, r3, #384	; 0x180
   410c8:	str	r3, [sp, #12]
   410cc:	b	41194 <ftello64@plt+0x2ac54>
   410d0:	ldr	r3, [sp, #40]	; 0x28
   410d4:	ldr	r1, [r7, #24]
   410d8:	cmp	r3, #4
   410dc:	bls	410ec <ftello64@plt+0x2abac>
   410e0:	ldrb	r3, [r0, #4]
   410e4:	cmp	r3, #1
   410e8:	beq	412f0 <ftello64@plt+0x2adb0>
   410ec:	ldr	r0, [sp, #20]
   410f0:	bl	3e490 <ftello64@plt+0x27f50>
   410f4:	subs	r2, r0, #0
   410f8:	bne	4125c <ftello64@plt+0x2ad1c>
   410fc:	ldr	r1, [sp, #40]	; 0x28
   41100:	mov	r5, r8
   41104:	str	fp, [sp]
   41108:	add	r3, sp, #44	; 0x2c
   4110c:	mov	r2, #0
   41110:	mov	r0, r4
   41114:	bl	3eaf0 <ftello64@plt+0x285b0>
   41118:	cmp	r0, #0
   4111c:	bne	41258 <ftello64@plt+0x2ad18>
   41120:	ldr	r3, [sp, #48]	; 0x30
   41124:	cmp	r3, #2
   41128:	bne	41258 <ftello64@plt+0x2ad18>
   4112c:	ldr	r3, [sp, #44]	; 0x2c
   41130:	ldrh	r3, [r4, r3]
   41134:	rev16	r3, r3
   41138:	tst	r3, #2
   4113c:	beq	4116c <ftello64@plt+0x2ac2c>
   41140:	str	fp, [sp]
   41144:	add	r3, sp, #44	; 0x2c
   41148:	mov	r2, #6
   4114c:	ldr	r1, [sp, #40]	; 0x28
   41150:	mov	r0, r4
   41154:	bl	3eaf0 <ftello64@plt+0x285b0>
   41158:	cmp	r0, #0
   4115c:	bne	4116c <ftello64@plt+0x2ac2c>
   41160:	ldr	r3, [sp, #48]	; 0x30
   41164:	cmp	r3, #4
   41168:	beq	41238 <ftello64@plt+0x2acf8>
   4116c:	ldr	r1, [sp, #20]
   41170:	ldr	r0, [sp, #32]
   41174:	bl	3e40c <ftello64@plt+0x27ecc>
   41178:	subs	r2, r0, #0
   4117c:	bne	4125c <ftello64@plt+0x2ad1c>
   41180:	ldr	r0, [sp, #32]
   41184:	bl	3d65c <ftello64@plt+0x2711c>
   41188:	mov	r3, #0
   4118c:	mov	r8, r3
   41190:	str	r3, [sp, #32]
   41194:	add	r2, sp, #36	; 0x24
   41198:	mov	r1, sl
   4119c:	add	r0, sp, #32
   411a0:	bl	3e190 <ftello64@plt+0x27c50>
   411a4:	ldr	r3, [sp, #36]	; 0x24
   411a8:	subs	r4, r0, #0
   411ac:	bne	413b4 <ftello64@plt+0x2ae74>
   411b0:	cmp	r3, #0
   411b4:	add	r1, sp, #40	; 0x28
   411b8:	ldr	r0, [sp, #32]
   411bc:	movne	r5, #1
   411c0:	bl	3e10c <ftello64@plt+0x27bcc>
   411c4:	cmp	r8, #0
   411c8:	mov	r4, r0
   411cc:	bne	410d0 <ftello64@plt+0x2ab90>
   411d0:	ldr	r1, [sp, #40]	; 0x28
   411d4:	cmp	r1, #4
   411d8:	bls	41104 <ftello64@plt+0x2abc4>
   411dc:	ldrb	r3, [r0, #4]
   411e0:	cmp	r3, #1
   411e4:	bne	41104 <ftello64@plt+0x2abc4>
   411e8:	mov	r5, #1
   411ec:	b	41180 <ftello64@plt+0x2ac40>
   411f0:	ldr	r4, [pc, #644]	; 4147c <ftello64@plt+0x2af3c>
   411f4:	ldr	r2, [sp, #52]	; 0x34
   411f8:	ldr	r3, [r9]
   411fc:	mov	r0, r4
   41200:	cmp	r2, r3
   41204:	bne	41468 <ftello64@plt+0x2af28>
   41208:	add	sp, sp, #60	; 0x3c
   4120c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41210:	ldr	r4, [pc, #616]	; 41480 <ftello64@plt+0x2af40>
   41214:	b	411f4 <ftello64@plt+0x2acb4>
   41218:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4121c:	cmp	r0, #0
   41220:	uxthne	r0, r0
   41224:	orrne	r4, r0, #134217728	; 0x8000000
   41228:	b	411f4 <ftello64@plt+0x2acb4>
   4122c:	mov	r0, sl
   41230:	bl	16000 <fclose@plt>
   41234:	b	411f4 <ftello64@plt+0x2acb4>
   41238:	ldr	r3, [sp, #44]	; 0x2c
   4123c:	ldr	r2, [sp, #12]
   41240:	ldr	r3, [r4, r3]
   41244:	rev	r3, r3
   41248:	cmp	r3, #0
   4124c:	cmpne	r2, r3
   41250:	bhi	411e8 <ftello64@plt+0x2aca8>
   41254:	b	4116c <ftello64@plt+0x2ac2c>
   41258:	ldr	r2, [pc, #548]	; 41484 <ftello64@plt+0x2af44>
   4125c:	ldr	r4, [sp, #36]	; 0x24
   41260:	ldr	r0, [sp, #32]
   41264:	cmp	r4, #0
   41268:	bne	41310 <ftello64@plt+0x2add0>
   4126c:	str	r2, [sp, #12]
   41270:	bl	3d65c <ftello64@plt+0x2711c>
   41274:	ldr	r2, [sp, #12]
   41278:	str	r4, [sp, #32]
   4127c:	mov	r0, sl
   41280:	str	r2, [sp, #12]
   41284:	bl	16000 <fclose@plt>
   41288:	ldr	r2, [sp, #12]
   4128c:	cmp	r0, #0
   41290:	beq	4133c <ftello64@plt+0x2adfc>
   41294:	ldr	r0, [sp, #20]
   41298:	str	r2, [sp, #12]
   4129c:	bl	16000 <fclose@plt>
   412a0:	ldr	r2, [sp, #12]
   412a4:	ldr	r1, [sp, #28]
   412a8:	mov	r4, r2
   412ac:	mov	r0, r1
   412b0:	bl	4bb0c <ftello64@plt+0x355cc>
   412b4:	ldr	r0, [sp, #24]
   412b8:	bl	156a0 <gcry_free@plt>
   412bc:	ldr	r0, [sp, #28]
   412c0:	bl	156a0 <gcry_free@plt>
   412c4:	b	411f4 <ftello64@plt+0x2acb4>
   412c8:	bl	15e20 <__errno_location@plt>
   412cc:	ldr	r3, [r0]
   412d0:	cmp	r3, #2
   412d4:	beq	411f4 <ftello64@plt+0x2acb4>
   412d8:	bl	15d48 <gpg_err_code_from_syserror@plt>
   412dc:	cmp	r0, #0
   412e0:	uxthne	r0, r0
   412e4:	orrne	r5, r0, #134217728	; 0x8000000
   412e8:	mov	r4, r5
   412ec:	b	411f4 <ftello64@plt+0x2acb4>
   412f0:	ldr	r0, [sp, #32]
   412f4:	bl	3e120 <ftello64@plt+0x27be0>
   412f8:	ldr	r1, [sp, #20]
   412fc:	ldr	r0, [sp, #32]
   41300:	bl	3e40c <ftello64@plt+0x27ecc>
   41304:	subs	r2, r0, #0
   41308:	bne	4125c <ftello64@plt+0x2ad1c>
   4130c:	b	41180 <ftello64@plt+0x2ac40>
   41310:	str	r2, [sp, #12]
   41314:	bl	3d65c <ftello64@plt+0x2711c>
   41318:	mov	r3, #0
   4131c:	str	r3, [sp, #32]
   41320:	mov	r5, #1
   41324:	ldr	r2, [sp, #12]
   41328:	b	4127c <ftello64@plt+0x2ad3c>
   4132c:	bl	16000 <fclose@plt>
   41330:	mov	r2, r4
   41334:	cmp	r0, #0
   41338:	bne	41294 <ftello64@plt+0x2ad54>
   4133c:	ldr	r0, [sp, #20]
   41340:	str	r2, [sp, #12]
   41344:	bl	16000 <fclose@plt>
   41348:	ldr	r2, [sp, #12]
   4134c:	cmp	r0, #0
   41350:	beq	41380 <ftello64@plt+0x2ae40>
   41354:	mov	r4, r2
   41358:	ldr	r1, [sp, #28]
   4135c:	b	412ac <ftello64@plt+0x2ad6c>
   41360:	uxth	r4, r4
   41364:	orr	r2, r4, #134217728	; 0x8000000
   41368:	ldr	r0, [sp, #20]
   4136c:	str	r2, [sp, #12]
   41370:	bl	16000 <fclose@plt>
   41374:	ldr	r2, [sp, #12]
   41378:	cmp	r0, #0
   4137c:	bne	41354 <ftello64@plt+0x2ae14>
   41380:	adds	r3, r2, #0
   41384:	movne	r3, #1
   41388:	eor	r5, r5, #1
   4138c:	and	r5, r5, #1
   41390:	orrs	r3, r3, r5
   41394:	ldr	r1, [sp, #28]
   41398:	bne	4146c <ftello64@plt+0x2af2c>
   4139c:	ldr	r3, [r7, #4]
   413a0:	mov	r2, r6
   413a4:	ldr	r0, [sp, #24]
   413a8:	bl	403f0 <ftello64@plt+0x29eb0>
   413ac:	mov	r4, r0
   413b0:	b	412b4 <ftello64@plt+0x2ad74>
   413b4:	cmp	r3, #0
   413b8:	ldr	r0, [sp, #32]
   413bc:	movne	r5, #1
   413c0:	bl	3d65c <ftello64@plt+0x2711c>
   413c4:	mov	r3, #0
   413c8:	cmn	r4, #1
   413cc:	mov	r0, sl
   413d0:	str	r3, [sp, #32]
   413d4:	bne	4132c <ftello64@plt+0x2adec>
   413d8:	bl	16000 <fclose@plt>
   413dc:	cmp	r0, #0
   413e0:	beq	4141c <ftello64@plt+0x2aedc>
   413e4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   413e8:	subs	r4, r0, #0
   413ec:	bne	41360 <ftello64@plt+0x2ae20>
   413f0:	ldr	r0, [sp, #20]
   413f4:	bl	16000 <fclose@plt>
   413f8:	subs	r2, r0, #0
   413fc:	beq	41380 <ftello64@plt+0x2ae40>
   41400:	bl	15d48 <gpg_err_code_from_syserror@plt>
   41404:	subs	r2, r0, #0
   41408:	beq	4142c <ftello64@plt+0x2aeec>
   4140c:	uxth	r4, r2
   41410:	orr	r4, r4, #134217728	; 0x8000000
   41414:	ldr	r1, [sp, #28]
   41418:	b	412ac <ftello64@plt+0x2ad6c>
   4141c:	ldr	r0, [sp, #20]
   41420:	bl	16000 <fclose@plt>
   41424:	subs	r2, r0, #0
   41428:	bne	41400 <ftello64@plt+0x2aec0>
   4142c:	mov	r3, r2
   41430:	b	41388 <ftello64@plt+0x2ae48>
   41434:	ldr	r3, [r0, #20]
   41438:	mov	r0, r4
   4143c:	rev	r5, r3
   41440:	bl	15658 <time@plt>
   41444:	add	r3, r5, #10752	; 0x2a00
   41448:	add	r3, r3, #48	; 0x30
   4144c:	cmp	r3, r0
   41450:	bls	41070 <ftello64@plt+0x2ab30>
   41454:	mov	r0, sl
   41458:	bl	16000 <fclose@plt>
   4145c:	ldr	r0, [sp, #32]
   41460:	bl	3d65c <ftello64@plt+0x2711c>
   41464:	b	411f4 <ftello64@plt+0x2acb4>
   41468:	bl	15748 <__stack_chk_fail@plt>
   4146c:	mov	r4, r2
   41470:	b	412ac <ftello64@plt+0x2ad6c>
   41474:	andeq	pc, r7, r8, lsl #15
   41478:	andeq	r1, r6, r0, lsr r5
   4147c:	stmdaeq	r0, {r0, r2, r6}
   41480:	stmdaeq	r0, {r0, r3, r6}
   41484:	stmdaeq	r0, {r0, r1, r3, r4, r5}
   41488:	push	{r4, r5, r6, r7, r8, r9, lr}
   4148c:	ldr	r6, [r1]
   41490:	cmp	r6, #0
   41494:	beq	41768 <ftello64@plt+0x2b228>
   41498:	ldr	r7, [r0]
   4149c:	ldrb	ip, [r7]
   414a0:	tst	ip, #128	; 0x80
   414a4:	beq	4175c <ftello64@plt+0x2b21c>
   414a8:	ands	r5, ip, #64	; 0x40
   414ac:	sub	r8, r6, #1
   414b0:	beq	41608 <ftello64@plt+0x2b0c8>
   414b4:	cmp	r8, #0
   414b8:	and	ip, ip, #63	; 0x3f
   414bc:	beq	4175c <ftello64@plt+0x2b21c>
   414c0:	cmp	ip, #8
   414c4:	ldrb	r5, [r7, #1]
   414c8:	sub	r4, r6, #2
   414cc:	beq	417d4 <ftello64@plt+0x2b294>
   414d0:	cmp	r5, #191	; 0xbf
   414d4:	mov	lr, ip
   414d8:	addle	r7, r7, #2
   414dc:	ble	41654 <ftello64@plt+0x2b114>
   414e0:	cmp	r5, #223	; 0xdf
   414e4:	ble	417e0 <ftello64@plt+0x2b2a0>
   414e8:	cmp	r5, #255	; 0xff
   414ec:	bne	417d4 <ftello64@plt+0x2b294>
   414f0:	cmp	r4, #3
   414f4:	bls	4175c <ftello64@plt+0x2b21c>
   414f8:	ldr	r5, [r7, #2]
   414fc:	sub	r4, ip, #2
   41500:	rev	r5, r5
   41504:	cmp	r4, #61	; 0x3d
   41508:	ldrls	pc, [pc, r4, lsl #2]
   4150c:	b	417d4 <ftello64@plt+0x2b294>
   41510:	andeq	r1, r4, r4, ror r7
   41514:	ldrdeq	r1, [r4], -r4
   41518:	ldrdeq	r1, [r4], -r4
   4151c:	andeq	r1, r4, r4, ror r7
   41520:	andeq	r1, r4, r4, ror r7
   41524:	andeq	r1, r4, r4, ror r7
   41528:	ldrdeq	r1, [r4], -r4
   4152c:	ldrdeq	r1, [r4], -r4
   41530:	andeq	r1, r4, r4, ror r7
   41534:	ldrdeq	r1, [r4], -r4
   41538:	andeq	r1, r4, r4, ror r7
   4153c:	andeq	r1, r4, r4, ror r7
   41540:	andeq	r1, r4, r4, ror r7
   41544:	ldrdeq	r1, [r4], -r4
   41548:	andeq	r1, r4, r4, ror r7
   4154c:	andeq	r1, r4, r4, ror r7
   41550:	ldrdeq	r1, [r4], -r4
   41554:	ldrdeq	r1, [r4], -r4
   41558:	ldrdeq	r1, [r4], -r4
   4155c:	ldrdeq	r1, [r4], -r4
   41560:	ldrdeq	r1, [r4], -r4
   41564:	ldrdeq	r1, [r4], -r4
   41568:	ldrdeq	r1, [r4], -r4
   4156c:	ldrdeq	r1, [r4], -r4
   41570:	ldrdeq	r1, [r4], -r4
   41574:	ldrdeq	r1, [r4], -r4
   41578:	ldrdeq	r1, [r4], -r4
   4157c:	ldrdeq	r1, [r4], -r4
   41580:	ldrdeq	r1, [r4], -r4
   41584:	ldrdeq	r1, [r4], -r4
   41588:	ldrdeq	r1, [r4], -r4
   4158c:	ldrdeq	r1, [r4], -r4
   41590:	ldrdeq	r1, [r4], -r4
   41594:	ldrdeq	r1, [r4], -r4
   41598:	ldrdeq	r1, [r4], -r4
   4159c:	ldrdeq	r1, [r4], -r4
   415a0:	ldrdeq	r1, [r4], -r4
   415a4:	ldrdeq	r1, [r4], -r4
   415a8:	ldrdeq	r1, [r4], -r4
   415ac:	ldrdeq	r1, [r4], -r4
   415b0:	ldrdeq	r1, [r4], -r4
   415b4:	ldrdeq	r1, [r4], -r4
   415b8:	ldrdeq	r1, [r4], -r4
   415bc:	ldrdeq	r1, [r4], -r4
   415c0:	ldrdeq	r1, [r4], -r4
   415c4:	ldrdeq	r1, [r4], -r4
   415c8:	ldrdeq	r1, [r4], -r4
   415cc:	ldrdeq	r1, [r4], -r4
   415d0:	ldrdeq	r1, [r4], -r4
   415d4:	ldrdeq	r1, [r4], -r4
   415d8:	ldrdeq	r1, [r4], -r4
   415dc:	ldrdeq	r1, [r4], -r4
   415e0:	ldrdeq	r1, [r4], -r4
   415e4:	ldrdeq	r1, [r4], -r4
   415e8:	ldrdeq	r1, [r4], -r4
   415ec:	ldrdeq	r1, [r4], -r4
   415f0:	ldrdeq	r1, [r4], -r4
   415f4:	ldrdeq	r1, [r4], -r4
   415f8:	ldrdeq	r1, [r4], -r4
   415fc:	andeq	r1, r4, r4, ror r7
   41600:	ldrdeq	r1, [r4], -r4
   41604:	andeq	r1, r4, r4, ror r7
   41608:	and	lr, ip, #3
   4160c:	cmp	lr, #3
   41610:	beq	417d4 <ftello64@plt+0x2b294>
   41614:	mov	r4, #1
   41618:	lsl	r4, r4, lr
   4161c:	cmp	r4, r8
   41620:	bhi	4175c <ftello64@plt+0x2b21c>
   41624:	add	r6, r7, #1
   41628:	add	r9, r4, #1
   4162c:	mov	lr, r6
   41630:	add	r7, r7, r9
   41634:	ldrb	r9, [lr], #1
   41638:	cmp	lr, r7
   4163c:	orr	r5, r9, r5, lsl #8
   41640:	bne	41634 <ftello64@plt+0x2b0f4>
   41644:	asr	ip, ip, #2
   41648:	add	r7, r6, r4
   4164c:	and	lr, ip, #15
   41650:	sub	r4, r8, r4
   41654:	sub	ip, lr, #2
   41658:	cmp	ip, #61	; 0x3d
   4165c:	ldrls	pc, [pc, ip, lsl #2]
   41660:	b	417d4 <ftello64@plt+0x2b294>
   41664:	andeq	r1, r4, r8, lsl #15
   41668:	ldrdeq	r1, [r4], -r4
   4166c:	ldrdeq	r1, [r4], -r4
   41670:	andeq	r1, r4, r8, lsl #15
   41674:	andeq	r1, r4, r8, lsl #15
   41678:	andeq	r1, r4, r8, lsl #15
   4167c:	ldrdeq	r1, [r4], -r4
   41680:	ldrdeq	r1, [r4], -r4
   41684:	andeq	r1, r4, r8, lsl #15
   41688:	ldrdeq	r1, [r4], -r4
   4168c:	andeq	r1, r4, r8, lsl #15
   41690:	andeq	r1, r4, r8, lsl #15
   41694:	andeq	r1, r4, r8, lsl #15
   41698:	ldrdeq	r1, [r4], -r4
   4169c:	andeq	r1, r4, r8, lsl #15
   416a0:	andeq	r1, r4, r8, lsl #15
   416a4:	ldrdeq	r1, [r4], -r4
   416a8:	ldrdeq	r1, [r4], -r4
   416ac:	ldrdeq	r1, [r4], -r4
   416b0:	ldrdeq	r1, [r4], -r4
   416b4:	ldrdeq	r1, [r4], -r4
   416b8:	ldrdeq	r1, [r4], -r4
   416bc:	ldrdeq	r1, [r4], -r4
   416c0:	ldrdeq	r1, [r4], -r4
   416c4:	ldrdeq	r1, [r4], -r4
   416c8:	ldrdeq	r1, [r4], -r4
   416cc:	ldrdeq	r1, [r4], -r4
   416d0:	ldrdeq	r1, [r4], -r4
   416d4:	ldrdeq	r1, [r4], -r4
   416d8:	ldrdeq	r1, [r4], -r4
   416dc:	ldrdeq	r1, [r4], -r4
   416e0:	ldrdeq	r1, [r4], -r4
   416e4:	ldrdeq	r1, [r4], -r4
   416e8:	ldrdeq	r1, [r4], -r4
   416ec:	ldrdeq	r1, [r4], -r4
   416f0:	ldrdeq	r1, [r4], -r4
   416f4:	ldrdeq	r1, [r4], -r4
   416f8:	ldrdeq	r1, [r4], -r4
   416fc:	ldrdeq	r1, [r4], -r4
   41700:	ldrdeq	r1, [r4], -r4
   41704:	ldrdeq	r1, [r4], -r4
   41708:	ldrdeq	r1, [r4], -r4
   4170c:	ldrdeq	r1, [r4], -r4
   41710:	ldrdeq	r1, [r4], -r4
   41714:	ldrdeq	r1, [r4], -r4
   41718:	ldrdeq	r1, [r4], -r4
   4171c:	ldrdeq	r1, [r4], -r4
   41720:	ldrdeq	r1, [r4], -r4
   41724:	ldrdeq	r1, [r4], -r4
   41728:	ldrdeq	r1, [r4], -r4
   4172c:	ldrdeq	r1, [r4], -r4
   41730:	ldrdeq	r1, [r4], -r4
   41734:	ldrdeq	r1, [r4], -r4
   41738:	ldrdeq	r1, [r4], -r4
   4173c:	ldrdeq	r1, [r4], -r4
   41740:	ldrdeq	r1, [r4], -r4
   41744:	ldrdeq	r1, [r4], -r4
   41748:	ldrdeq	r1, [r4], -r4
   4174c:	ldrdeq	r1, [r4], -r4
   41750:	andeq	r1, r4, r8, lsl #15
   41754:	ldrdeq	r1, [r4], -r4
   41758:	andeq	r1, r4, r8, lsl #15
   4175c:	ldr	r4, [pc, #164]	; 41808 <ftello64@plt+0x2b2c8>
   41760:	mov	r0, r4
   41764:	pop	{r4, r5, r6, r7, r8, r9, pc}
   41768:	ldr	r4, [pc, #156]	; 4180c <ftello64@plt+0x2b2cc>
   4176c:	mov	r0, r4
   41770:	pop	{r4, r5, r6, r7, r8, r9, pc}
   41774:	cmp	ip, #63	; 0x3f
   41778:	cmneq	r5, #1
   4177c:	beq	4175c <ftello64@plt+0x2b21c>
   41780:	add	r7, r7, #6
   41784:	sub	r4, r6, #6
   41788:	cmp	r4, r5
   4178c:	bcc	4175c <ftello64@plt+0x2b21c>
   41790:	str	r7, [r2]
   41794:	ldr	ip, [r0]
   41798:	str	r5, [r3]
   4179c:	ldr	r3, [sp, #28]
   417a0:	sub	r4, r4, r5
   417a4:	sub	ip, r7, ip
   417a8:	str	lr, [r3]
   417ac:	ldr	r3, [sp, #32]
   417b0:	cmp	r4, #0
   417b4:	add	ip, ip, r5
   417b8:	add	r7, r7, r5
   417bc:	str	ip, [r3]
   417c0:	str	r7, [r0]
   417c4:	str	r4, [r1]
   417c8:	streq	r4, [r0]
   417cc:	movne	r4, #0
   417d0:	b	41760 <ftello64@plt+0x2b220>
   417d4:	ldr	r4, [pc, #52]	; 41810 <ftello64@plt+0x2b2d0>
   417d8:	mov	r0, r4
   417dc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   417e0:	sub	r5, r5, #192	; 0xc0
   417e4:	cmp	r4, #0
   417e8:	lsl	r5, r5, #8
   417ec:	beq	4175c <ftello64@plt+0x2b21c>
   417f0:	ldrb	ip, [r7, #2]
   417f4:	sub	r4, r6, #3
   417f8:	add	r7, r7, #3
   417fc:	add	ip, ip, #192	; 0xc0
   41800:	add	r5, ip, r5
   41804:	b	41654 <ftello64@plt+0x2b114>
   41808:	stmdaeq	r0, {r1, r2, r3}
   4180c:	stmdaeq	r0, {r1, r3, r4, r5}
   41810:	stmdaeq	r0, {r1, r2, r5}
   41814:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41818:	sub	sp, sp, #788	; 0x314
   4181c:	ldr	r5, [pc, #1164]	; 41cb0 <ftello64@plt+0x2b770>
   41820:	cmp	r1, #4
   41824:	str	r2, [sp]
   41828:	ldr	r3, [r5]
   4182c:	str	r3, [sp, #780]	; 0x30c
   41830:	bls	418e4 <ftello64@plt+0x2b3a4>
   41834:	ldrb	fp, [r0]
   41838:	mov	r6, r0
   4183c:	sub	r3, fp, #2
   41840:	cmp	r3, #2
   41844:	bhi	418e4 <ftello64@plt+0x2b3a4>
   41848:	cmp	fp, #3
   4184c:	sub	r2, r1, #5
   41850:	addgt	r0, r0, #5
   41854:	bgt	41868 <ftello64@plt+0x2b328>
   41858:	cmp	r2, #1
   4185c:	bls	418e4 <ftello64@plt+0x2b3a4>
   41860:	sub	r2, r1, #7
   41864:	add	r0, r6, #7
   41868:	cmp	r2, #0
   4186c:	beq	418e4 <ftello64@plt+0x2b3a4>
   41870:	ldrb	r3, [r0], #1
   41874:	sub	r2, r2, #1
   41878:	sub	r1, r3, #1
   4187c:	str	r1, [sp, #4]
   41880:	cmp	r1, #21
   41884:	ldrls	pc, [pc, r1, lsl #2]
   41888:	b	41bfc <ftello64@plt+0x2b6bc>
   4188c:	andeq	r1, r4, r4, lsl #18
   41890:	andeq	r1, r4, r4, lsl #18
   41894:	andeq	r1, r4, r4, lsl #18
   41898:	strdeq	r1, [r4], -ip
   4189c:	strdeq	r1, [r4], -ip
   418a0:	strdeq	r1, [r4], -ip
   418a4:	strdeq	r1, [r4], -ip
   418a8:	strdeq	r1, [r4], -ip
   418ac:	strdeq	r1, [r4], -ip
   418b0:	strdeq	r1, [r4], -ip
   418b4:	strdeq	r1, [r4], -ip
   418b8:	strdeq	r1, [r4], -ip
   418bc:	strdeq	r1, [r4], -ip
   418c0:	strdeq	r1, [r4], -ip
   418c4:	strdeq	r1, [r4], -ip
   418c8:			; <UNDEFINED> instruction: 0x00041ab0
   418cc:	andeq	r1, r4, r4, lsr #21
   418d0:	muleq	r4, r8, sl
   418d4:	andeq	r1, r4, ip, lsl #21
   418d8:			; <UNDEFINED> instruction: 0x00041ab0
   418dc:	strdeq	r1, [r4], -ip
   418e0:	andeq	r1, r4, ip, lsl #21
   418e4:	ldr	r9, [pc, #968]	; 41cb4 <ftello64@plt+0x2b774>
   418e8:	ldr	r2, [sp, #780]	; 0x30c
   418ec:	ldr	r3, [r5]
   418f0:	mov	r0, r9
   418f4:	cmp	r2, r3
   418f8:	bne	41cac <ftello64@plt+0x2b76c>
   418fc:	add	sp, sp, #788	; 0x314
   41900:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41904:	mov	r9, #0
   41908:	mov	sl, #2
   4190c:	ldr	r1, [sp]
   41910:	cmp	r2, #1
   41914:	str	r3, [r1, #4]
   41918:	bls	418e4 <ftello64@plt+0x2b3a4>
   4191c:	mov	r1, #0
   41920:	mov	r4, r1
   41924:	mov	r8, r1
   41928:	mov	r7, r1
   4192c:	b	41974 <ftello64@plt+0x2b434>
   41930:	bics	r3, r1, #2
   41934:	bne	41abc <ftello64@plt+0x2b57c>
   41938:	ldrb	r3, [r0]
   4193c:	sub	ip, r3, #2
   41940:	cmp	ip, #252	; 0xfc
   41944:	bhi	418e4 <ftello64@plt+0x2b3a4>
   41948:	add	r3, r3, #1
   4194c:	cmp	r3, r2
   41950:	bhi	418e4 <ftello64@plt+0x2b3a4>
   41954:	add	lr, r1, #1
   41958:	cmp	sl, lr
   4195c:	add	r0, r0, r3
   41960:	sub	r2, r2, r3
   41964:	ble	419cc <ftello64@plt+0x2b48c>
   41968:	cmp	r2, #1
   4196c:	mov	r1, lr
   41970:	bls	418e4 <ftello64@plt+0x2b3a4>
   41974:	cmp	r9, #0
   41978:	bne	41930 <ftello64@plt+0x2b3f0>
   4197c:	mov	ip, r0
   41980:	sub	r2, r2, #2
   41984:	ldrh	r3, [ip], #2
   41988:	rev16	r3, r3
   4198c:	uxth	r3, r3
   41990:	add	r3, r3, #7
   41994:	lsr	r3, r3, #3
   41998:	cmp	r2, r3
   4199c:	bcc	418e4 <ftello64@plt+0x2b3a4>
   419a0:	cmp	r1, #0
   419a4:	sub	r2, r2, r3
   419a8:	add	lr, r1, #1
   419ac:	add	r0, ip, r3
   419b0:	moveq	r8, r3
   419b4:	moveq	r7, ip
   419b8:	beq	41968 <ftello64@plt+0x2b428>
   419bc:	cmp	r1, #1
   419c0:	moveq	r4, r3
   419c4:	cmp	sl, lr
   419c8:	bgt	41968 <ftello64@plt+0x2b428>
   419cc:	cmp	fp, #3
   419d0:	bgt	41af0 <ftello64@plt+0x2b5b0>
   419d4:	ldr	r3, [sp, #4]
   419d8:	cmp	r3, #2
   419dc:	bhi	41c48 <ftello64@plt+0x2b708>
   419e0:	mov	r2, #0
   419e4:	mov	r1, #1
   419e8:	add	r0, sp, #8
   419ec:	bl	15640 <gcry_md_open@plt>
   419f0:	subs	r9, r0, #0
   419f4:	bne	418e8 <ftello64@plt+0x2b3a8>
   419f8:	mov	r2, r8
   419fc:	mov	r1, r7
   41a00:	ldr	r0, [sp, #8]
   41a04:	bl	15688 <gcry_md_write@plt>
   41a08:	add	r1, r8, #2
   41a0c:	mov	r2, r4
   41a10:	add	r1, r7, r1
   41a14:	ldr	r0, [sp, #8]
   41a18:	bl	15688 <gcry_md_write@plt>
   41a1c:	mov	r1, r9
   41a20:	ldr	r0, [sp, #8]
   41a24:	bl	15520 <gcry_md_read@plt>
   41a28:	ldr	r4, [sp]
   41a2c:	ldr	r1, [r0, #8]
   41a30:	ldr	r2, [r0, #12]
   41a34:	ldr	lr, [r0]
   41a38:	ldr	ip, [r0, #4]
   41a3c:	ldr	r0, [sp, #8]
   41a40:	str	r1, [r4, #28]
   41a44:	str	r2, [r4, #32]
   41a48:	str	lr, [r4, #20]
   41a4c:	str	ip, [r4, #24]
   41a50:	bl	15484 <gcry_md_close@plt>
   41a54:	cmp	r8, #7
   41a58:	subhi	r8, r8, #8
   41a5c:	addhi	r8, r7, r8
   41a60:	mov	r3, #16
   41a64:	ldrhi	r0, [sp]
   41a68:	str	r3, [r4, #16]
   41a6c:	add	r3, r4, #8
   41a70:	ldrhi	r1, [r8]
   41a74:	ldrhi	r2, [r8, #4]
   41a78:	strls	r9, [r4, #8]
   41a7c:	strls	r9, [r3, #4]
   41a80:	strhi	r1, [r0, #8]
   41a84:	strhi	r2, [r3, #4]
   41a88:	b	418e8 <ftello64@plt+0x2b3a8>
   41a8c:	mov	r9, #1
   41a90:	mov	sl, #2
   41a94:	b	4190c <ftello64@plt+0x2b3cc>
   41a98:	mov	r9, #1
   41a9c:	mov	sl, #3
   41aa0:	b	4190c <ftello64@plt+0x2b3cc>
   41aa4:	mov	r9, #0
   41aa8:	mov	sl, #4
   41aac:	b	4190c <ftello64@plt+0x2b3cc>
   41ab0:	mov	r9, #0
   41ab4:	mov	sl, #3
   41ab8:	b	4190c <ftello64@plt+0x2b3cc>
   41abc:	ldrh	r3, [r0]
   41ac0:	sub	r2, r2, #2
   41ac4:	rev16	r3, r3
   41ac8:	uxth	r3, r3
   41acc:	add	r3, r3, #7
   41ad0:	lsr	r3, r3, #3
   41ad4:	cmp	r3, r2
   41ad8:	bhi	418e4 <ftello64@plt+0x2b3a4>
   41adc:	add	ip, r3, #2
   41ae0:	sub	r2, r2, r3
   41ae4:	add	r0, r0, ip
   41ae8:	add	lr, r1, #1
   41aec:	b	419bc <ftello64@plt+0x2b47c>
   41af0:	sub	r4, r0, r6
   41af4:	add	r8, r4, #3
   41af8:	cmp	r8, #768	; 0x300
   41afc:	bcc	41c04 <ftello64@plt+0x2b6c4>
   41b00:	mov	r2, #0
   41b04:	mov	r1, #2
   41b08:	add	r0, sp, #8
   41b0c:	bl	15640 <gcry_md_open@plt>
   41b10:	subs	r9, r0, #0
   41b14:	bne	418e8 <ftello64@plt+0x2b3a8>
   41b18:	ldr	r8, [sp, #8]
   41b1c:	ldr	r3, [r8, #4]
   41b20:	ldr	r2, [r8, #8]
   41b24:	cmp	r3, r2
   41b28:	movne	r9, r8
   41b2c:	beq	41c8c <ftello64@plt+0x2b74c>
   41b30:	add	r1, r8, r3
   41b34:	mvn	r0, #102	; 0x66
   41b38:	add	r3, r3, #1
   41b3c:	str	r3, [r8, #4]
   41b40:	strb	r0, [r1, #12]
   41b44:	ldr	r3, [r9, #4]
   41b48:	cmp	r3, r2
   41b4c:	movne	r8, r9
   41b50:	beq	41c6c <ftello64@plt+0x2b72c>
   41b54:	add	r0, r9, r3
   41b58:	lsr	r1, r4, #8
   41b5c:	add	r3, r3, #1
   41b60:	str	r3, [r9, #4]
   41b64:	strb	r1, [r0, #12]
   41b68:	ldr	r3, [r8, #4]
   41b6c:	cmp	r3, r2
   41b70:	movne	r0, r8
   41b74:	beq	41c50 <ftello64@plt+0x2b710>
   41b78:	add	ip, r8, r3
   41b7c:	add	r3, r3, #1
   41b80:	mov	r2, r4
   41b84:	str	r3, [r8, #4]
   41b88:	mov	r1, r6
   41b8c:	strb	r4, [ip, #12]
   41b90:	bl	15688 <gcry_md_write@plt>
   41b94:	mov	r1, #0
   41b98:	ldr	r0, [sp, #8]
   41b9c:	bl	15520 <gcry_md_read@plt>
   41ba0:	ldr	r4, [sp]
   41ba4:	ldr	r2, [r0]
   41ba8:	ldr	lr, [r0, #4]
   41bac:	ldr	ip, [r0, #8]
   41bb0:	ldr	r1, [r0, #12]
   41bb4:	str	r2, [r4, #20]
   41bb8:	str	lr, [r4, #24]
   41bbc:	str	ip, [r4, #28]
   41bc0:	str	r1, [r4, #32]
   41bc4:	ldr	r2, [r0, #16]
   41bc8:	ldr	r0, [sp, #8]
   41bcc:	str	r2, [r4, #36]	; 0x24
   41bd0:	bl	15484 <gcry_md_close@plt>
   41bd4:	ldr	r1, [sp]
   41bd8:	mov	r2, #20
   41bdc:	mov	r3, r1
   41be0:	str	r2, [r1, #16]
   41be4:	ldr	r2, [r3, #32]!
   41be8:	mov	r9, #0
   41bec:	ldr	r3, [r3, #4]
   41bf0:	str	r2, [r1, #8]
   41bf4:	str	r3, [r1, #12]
   41bf8:	b	418e8 <ftello64@plt+0x2b3a8>
   41bfc:	ldr	r9, [pc, #180]	; 41cb8 <ftello64@plt+0x2b778>
   41c00:	b	418e8 <ftello64@plt+0x2b3a8>
   41c04:	mvn	r3, #102	; 0x66
   41c08:	mov	r1, r6
   41c0c:	lsr	ip, r4, #8
   41c10:	mov	r2, r4
   41c14:	strb	r3, [sp, #12]
   41c18:	add	r0, sp, #15
   41c1c:	add	r3, r3, #868	; 0x364
   41c20:	strb	r4, [sp, #14]
   41c24:	strb	ip, [sp, #13]
   41c28:	bl	158c8 <__memcpy_chk@plt>
   41c2c:	ldr	r1, [sp]
   41c30:	mov	r3, r8
   41c34:	add	r2, sp, #12
   41c38:	add	r1, r1, #20
   41c3c:	mov	r0, #2
   41c40:	bl	160a8 <gcry_md_hash_buffer@plt>
   41c44:	b	41bd4 <ftello64@plt+0x2b694>
   41c48:	ldr	r9, [pc, #108]	; 41cbc <ftello64@plt+0x2b77c>
   41c4c:	b	418e8 <ftello64@plt+0x2b3a8>
   41c50:	mov	r2, #0
   41c54:	mov	r0, r8
   41c58:	mov	r1, r2
   41c5c:	bl	15688 <gcry_md_write@plt>
   41c60:	ldr	r3, [r8, #4]
   41c64:	ldr	r0, [sp, #8]
   41c68:	b	41b78 <ftello64@plt+0x2b638>
   41c6c:	mov	r2, #0
   41c70:	mov	r1, r2
   41c74:	mov	r0, r9
   41c78:	bl	15688 <gcry_md_write@plt>
   41c7c:	ldr	r8, [sp, #8]
   41c80:	ldr	r3, [r9, #4]
   41c84:	ldr	r2, [r8, #8]
   41c88:	b	41b54 <ftello64@plt+0x2b614>
   41c8c:	mov	r2, r9
   41c90:	mov	r1, r9
   41c94:	mov	r0, r8
   41c98:	bl	15688 <gcry_md_write@plt>
   41c9c:	ldr	r9, [sp, #8]
   41ca0:	ldr	r3, [r8, #4]
   41ca4:	ldr	r2, [r9, #8]
   41ca8:	b	41b30 <ftello64@plt+0x2b5f0>
   41cac:	bl	15748 <__stack_chk_fail@plt>
   41cb0:	andeq	pc, r7, r8, lsl #15
   41cb4:	stmdaeq	r0, {r1, r2, r3}
   41cb8:	stmdaeq	r0, {r0, r2, r4, r7}
   41cbc:	stmdaeq	r0, {r2, r4, r6}
   41cc0:	ldr	r3, [r0, #16]
   41cc4:	push	{r4, r5, r6, lr}
   41cc8:	cmp	r3, #0
   41ccc:	bne	41d10 <ftello64@plt+0x2b7d0>
   41cd0:	mov	r5, r0
   41cd4:	ldr	r0, [r0, #56]	; 0x38
   41cd8:	cmp	r0, #0
   41cdc:	beq	41cf0 <ftello64@plt+0x2b7b0>
   41ce0:	ldr	r4, [r0]
   41ce4:	bl	156a0 <gcry_free@plt>
   41ce8:	subs	r0, r4, #0
   41cec:	bne	41ce0 <ftello64@plt+0x2b7a0>
   41cf0:	ldr	r0, [r5, #96]	; 0x60
   41cf4:	cmp	r0, #0
   41cf8:	popeq	{r4, r5, r6, pc}
   41cfc:	ldr	r4, [r0]
   41d00:	bl	156a0 <gcry_free@plt>
   41d04:	subs	r0, r4, #0
   41d08:	bne	41cfc <ftello64@plt+0x2b7bc>
   41d0c:	pop	{r4, r5, r6, pc}
   41d10:	ldr	r3, [pc, #12]	; 41d24 <ftello64@plt+0x2b7e4>
   41d14:	ldr	r2, [pc, #12]	; 41d28 <ftello64@plt+0x2b7e8>
   41d18:	ldr	r1, [pc, #12]	; 41d2c <ftello64@plt+0x2b7ec>
   41d1c:	ldr	r0, [pc, #12]	; 41d30 <ftello64@plt+0x2b7f0>
   41d20:	bl	16504 <__assert_fail@plt>
   41d24:	andeq	sl, r6, r4, ror #21
   41d28:	strdeq	r0, [r0], -lr
   41d2c:	andeq	sl, r6, r4, lsl #22
   41d30:	andeq	sl, r6, r0, lsr #22
   41d34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41d38:	sub	sp, sp, #44	; 0x2c
   41d3c:	ldr	r9, [pc, #840]	; 4208c <ftello64@plt+0x2bb4c>
   41d40:	mov	r5, r3
   41d44:	mov	r4, r2
   41d48:	ldr	r3, [r9]
   41d4c:	str	r0, [sp, #12]
   41d50:	str	r1, [sp, #8]
   41d54:	mov	r0, r5
   41d58:	mov	r2, #108	; 0x6c
   41d5c:	mov	r1, #0
   41d60:	str	r3, [sp, #36]	; 0x24
   41d64:	bl	15ebc <memset@plt>
   41d68:	cmp	r4, #0
   41d6c:	ldr	r7, [sp, #12]
   41d70:	movne	r3, #0
   41d74:	mov	r6, #0
   41d78:	mov	r8, r6
   41d7c:	mov	sl, #1
   41d80:	strne	r3, [r4]
   41d84:	mov	r3, r7
   41d88:	b	41df0 <ftello64@plt+0x2b8b0>
   41d8c:	cmp	r3, #6
   41d90:	beq	41da4 <ftello64@plt+0x2b864>
   41d94:	cmp	r3, #5
   41d98:	bne	41fc0 <ftello64@plt+0x2ba80>
   41d9c:	mov	r2, #1
   41da0:	str	r2, [r5]
   41da4:	cmp	r4, #0
   41da8:	beq	41f20 <ftello64@plt+0x2b9e0>
   41dac:	ldr	r2, [r4]
   41db0:	ldr	r1, [sp, #24]
   41db4:	cmp	r3, #2
   41db8:	add	r2, r2, r1
   41dbc:	str	r2, [r4]
   41dc0:	beq	41e4c <ftello64@plt+0x2b90c>
   41dc4:	cmp	r3, #13
   41dc8:	beq	41e5c <ftello64@plt+0x2b91c>
   41dcc:	sub	r2, r3, #5
   41dd0:	cmp	r2, #1
   41dd4:	bls	41f20 <ftello64@plt+0x2b9e0>
   41dd8:	cmp	r3, #14
   41ddc:	beq	41e8c <ftello64@plt+0x2b94c>
   41de0:	cmp	r3, #7
   41de4:	beq	41ea8 <ftello64@plt+0x2b968>
   41de8:	ldr	r3, [sp, #12]
   41dec:	mov	sl, #0
   41df0:	cmp	r3, #0
   41df4:	beq	41f94 <ftello64@plt+0x2ba54>
   41df8:	add	r3, sp, #24
   41dfc:	str	r3, [sp, #4]
   41e00:	add	r3, sp, #32
   41e04:	str	r3, [sp]
   41e08:	add	r0, sp, #12
   41e0c:	add	r3, sp, #28
   41e10:	add	r2, sp, #20
   41e14:	add	r1, sp, #8
   41e18:	bl	41488 <ftello64@plt+0x2af48>
   41e1c:	subs	fp, r0, #0
   41e20:	bne	41fb4 <ftello64@plt+0x2ba74>
   41e24:	cmp	sl, #0
   41e28:	ldr	r3, [sp, #32]
   41e2c:	bne	41d8c <ftello64@plt+0x2b84c>
   41e30:	sub	r2, r3, #5
   41e34:	cmp	r2, #1
   41e38:	bls	41f94 <ftello64@plt+0x2ba54>
   41e3c:	cmp	r4, #0
   41e40:	bne	41dac <ftello64@plt+0x2b86c>
   41e44:	cmp	r3, #2
   41e48:	bne	41dc4 <ftello64@plt+0x2b884>
   41e4c:	ldr	r3, [r5, #12]
   41e50:	add	r3, r3, #1
   41e54:	str	r3, [r5, #12]
   41e58:	b	41de8 <ftello64@plt+0x2b8a8>
   41e5c:	ldr	r3, [r5, #8]
   41e60:	add	r3, r3, #1
   41e64:	cmp	r3, #1
   41e68:	str	r3, [r5, #8]
   41e6c:	bne	41f3c <ftello64@plt+0x2b9fc>
   41e70:	ldr	r3, [sp, #20]
   41e74:	ldr	r2, [sp, #28]
   41e78:	sub	r3, r3, r7
   41e7c:	str	r3, [r5, #100]	; 0x64
   41e80:	str	r2, [r5, #104]	; 0x68
   41e84:	add	r6, r5, #96	; 0x60
   41e88:	b	41de8 <ftello64@plt+0x2b8a8>
   41e8c:	ldr	r3, [sp, #28]
   41e90:	cmp	r3, #0
   41e94:	beq	41ea8 <ftello64@plt+0x2b968>
   41e98:	ldr	r3, [sp, #20]
   41e9c:	ldrb	r3, [r3]
   41ea0:	cmp	r3, #35	; 0x23
   41ea4:	beq	41de8 <ftello64@plt+0x2b8a8>
   41ea8:	ldr	r3, [r5, #4]
   41eac:	add	r3, r3, #1
   41eb0:	cmp	r3, #1
   41eb4:	str	r3, [r5, #4]
   41eb8:	beq	41f70 <ftello64@plt+0x2ba30>
   41ebc:	mov	r1, #40	; 0x28
   41ec0:	mov	r0, #1
   41ec4:	bl	15eec <gcry_calloc@plt>
   41ec8:	subs	sl, r0, #0
   41ecc:	beq	42068 <ftello64@plt+0x2bb28>
   41ed0:	mov	r2, sl
   41ed4:	ldr	r1, [sp, #28]
   41ed8:	ldr	r0, [sp, #20]
   41edc:	bl	41814 <ftello64@plt+0x2b2d4>
   41ee0:	subs	fp, r0, #0
   41ee4:	streq	sl, [r8]
   41ee8:	moveq	r8, sl
   41eec:	beq	41de8 <ftello64@plt+0x2b8a8>
   41ef0:	mov	r0, sl
   41ef4:	bl	156a0 <gcry_free@plt>
   41ef8:	ldr	r2, [r5, #4]
   41efc:	uxth	r3, fp
   41f00:	sub	r2, r2, #1
   41f04:	cmp	r3, #84	; 0x54
   41f08:	cmpne	r3, #149	; 0x95
   41f0c:	str	r2, [r5, #4]
   41f10:	beq	41de8 <ftello64@plt+0x2b8a8>
   41f14:	mov	r0, r5
   41f18:	bl	41cc0 <ftello64@plt+0x2b780>
   41f1c:	b	42038 <ftello64@plt+0x2baf8>
   41f20:	add	r2, r5, #16
   41f24:	ldr	r1, [sp, #28]
   41f28:	ldr	r0, [sp, #20]
   41f2c:	bl	41814 <ftello64@plt+0x2b2d4>
   41f30:	subs	fp, r0, #0
   41f34:	beq	41de8 <ftello64@plt+0x2b8a8>
   41f38:	b	41f14 <ftello64@plt+0x2b9d4>
   41f3c:	mov	r1, #12
   41f40:	mov	r0, #1
   41f44:	bl	15eec <gcry_calloc@plt>
   41f48:	cmp	r0, #0
   41f4c:	beq	42048 <ftello64@plt+0x2bb08>
   41f50:	ldr	r3, [sp, #20]
   41f54:	ldr	r2, [sp, #28]
   41f58:	sub	r3, r3, r7
   41f5c:	str	r3, [r0, #4]
   41f60:	str	r2, [r0, #8]
   41f64:	str	r0, [r6]
   41f68:	mov	r6, r0
   41f6c:	b	41de8 <ftello64@plt+0x2b8a8>
   41f70:	add	sl, r5, #56	; 0x38
   41f74:	mov	r2, sl
   41f78:	ldr	r1, [sp, #28]
   41f7c:	ldr	r0, [sp, #20]
   41f80:	bl	41814 <ftello64@plt+0x2b2d4>
   41f84:	subs	fp, r0, #0
   41f88:	bne	41ef8 <ftello64@plt+0x2b9b8>
   41f8c:	mov	r8, sl
   41f90:	b	41de8 <ftello64@plt+0x2b8a8>
   41f94:	mov	fp, #0
   41f98:	ldr	r2, [sp, #36]	; 0x24
   41f9c:	ldr	r3, [r9]
   41fa0:	mov	r0, fp
   41fa4:	cmp	r2, r3
   41fa8:	bne	42088 <ftello64@plt+0x2bb48>
   41fac:	add	sp, sp, #44	; 0x2c
   41fb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41fb4:	mov	r0, r5
   41fb8:	bl	41cc0 <ftello64@plt+0x2b780>
   41fbc:	b	41f98 <ftello64@plt+0x2ba58>
   41fc0:	cmp	r4, #0
   41fc4:	moveq	r0, r5
   41fc8:	ldrne	r3, [r4]
   41fcc:	ldrne	r2, [sp, #24]
   41fd0:	movne	r0, r5
   41fd4:	addne	r3, r3, r2
   41fd8:	strne	r3, [r4]
   41fdc:	bl	41cc0 <ftello64@plt+0x2b780>
   41fe0:	ldr	fp, [pc, #168]	; 42090 <ftello64@plt+0x2bb50>
   41fe4:	b	42038 <ftello64@plt+0x2baf8>
   41fe8:	add	r3, sp, #24
   41fec:	str	r3, [sp, #4]
   41ff0:	add	r3, sp, #32
   41ff4:	str	r3, [sp]
   41ff8:	add	r2, sp, #20
   41ffc:	add	r3, sp, #28
   42000:	add	r1, sp, #8
   42004:	add	r0, sp, #12
   42008:	bl	41488 <ftello64@plt+0x2af48>
   4200c:	cmp	r0, #0
   42010:	bne	41f98 <ftello64@plt+0x2ba58>
   42014:	ldr	r3, [sp, #32]
   42018:	sub	r3, r3, #5
   4201c:	cmp	r3, #1
   42020:	bls	41f98 <ftello64@plt+0x2ba58>
   42024:	cmp	r4, #0
   42028:	ldrne	r3, [r4]
   4202c:	ldrne	r2, [sp, #24]
   42030:	addne	r3, r3, r2
   42034:	strne	r3, [r4]
   42038:	ldr	r3, [sp, #12]
   4203c:	cmp	r3, #0
   42040:	bne	41fe8 <ftello64@plt+0x2baa8>
   42044:	b	41f98 <ftello64@plt+0x2ba58>
   42048:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4204c:	cmp	r0, #0
   42050:	beq	41f94 <ftello64@plt+0x2ba54>
   42054:	uxth	fp, r0
   42058:	mov	r0, r5
   4205c:	orr	fp, fp, #134217728	; 0x8000000
   42060:	bl	41cc0 <ftello64@plt+0x2b780>
   42064:	b	42038 <ftello64@plt+0x2baf8>
   42068:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4206c:	subs	fp, r0, #0
   42070:	beq	41f94 <ftello64@plt+0x2ba54>
   42074:	uxth	fp, fp
   42078:	mov	r0, r5
   4207c:	orr	fp, fp, #134217728	; 0x8000000
   42080:	bl	41cc0 <ftello64@plt+0x2b780>
   42084:	b	42038 <ftello64@plt+0x2baf8>
   42088:	bl	15748 <__stack_chk_fail@plt>
   4208c:	andeq	pc, r7, r8, lsl #15
   42090:	stmdaeq	r0, {r1, r2, r5}
   42094:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   42098:	mov	r4, #0
   4209c:	str	r4, [r2]
   420a0:	str	r4, [r3]
   420a4:	mov	r7, r2
   420a8:	mov	r6, r3
   420ac:	mov	r5, r0
   420b0:	bl	15cb8 <strlen@plt>
   420b4:	add	r0, r0, #2
   420b8:	bl	15364 <gcry_malloc@plt>
   420bc:	subs	r8, r0, #0
   420c0:	beq	42120 <ftello64@plt+0x2bbe0>
   420c4:	mov	r1, r5
   420c8:	bl	156e8 <stpcpy@plt>
   420cc:	ldr	r3, [pc, #132]	; 42158 <ftello64@plt+0x2bc18>
   420d0:	ldrh	r3, [r3]
   420d4:	strh	r3, [r0]
   420d8:	mov	r0, r5
   420dc:	bl	15cb8 <strlen@plt>
   420e0:	add	r0, r0, #5
   420e4:	bl	15364 <gcry_malloc@plt>
   420e8:	subs	r9, r0, #0
   420ec:	beq	42138 <ftello64@plt+0x2bbf8>
   420f0:	mov	r1, r5
   420f4:	bl	156e8 <stpcpy@plt>
   420f8:	ldr	r2, [pc, #92]	; 4215c <ftello64@plt+0x2bc1c>
   420fc:	str	r8, [r7]
   42100:	str	r9, [r6]
   42104:	ldrb	r1, [r2, #4]
   42108:	mov	r3, r0
   4210c:	ldr	r0, [r2]
   42110:	strb	r1, [r3, #4]
   42114:	str	r0, [r3]
   42118:	mov	r0, r4
   4211c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42120:	bl	15d48 <gpg_err_code_from_syserror@plt>
   42124:	subs	r4, r0, #0
   42128:	uxthne	r4, r4
   4212c:	orrne	r4, r4, #134217728	; 0x8000000
   42130:	mov	r0, r4
   42134:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42138:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4213c:	subs	r4, r0, #0
   42140:	mov	r0, r8
   42144:	uxthne	r4, r4
   42148:	orrne	r4, r4, #134217728	; 0x8000000
   4214c:	bl	156a0 <gcry_free@plt>
   42150:	mov	r0, r4
   42154:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42158:	andeq	ip, r6, r8, lsl #14
   4215c:	andeq	sl, r6, r4, lsr fp
   42160:	push	{r4, lr}
   42164:	mov	r0, #6
   42168:	ldr	r4, [pc, #28]	; 4218c <ftello64@plt+0x2bc4c>
   4216c:	ldr	r1, [pc, #28]	; 42190 <ftello64@plt+0x2bc50>
   42170:	bl	160c0 <setlocale@plt>
   42174:	mov	r0, r4
   42178:	ldr	r1, [pc, #20]	; 42194 <ftello64@plt+0x2bc54>
   4217c:	bl	16330 <bindtextdomain@plt>
   42180:	mov	r0, r4
   42184:	pop	{r4, lr}
   42188:	b	157f0 <textdomain@plt>
   4218c:	andeq	sl, r6, r0, asr fp
   42190:			; <UNDEFINED> instruction: 0x0006abbc
   42194:	andeq	sl, r6, ip, lsr fp
   42198:	push	{r4, r5, r6, lr}
   4219c:	mov	r1, #0
   421a0:	ldr	r0, [pc, #88]	; 42200 <ftello64@plt+0x2bcc0>
   421a4:	bl	159d0 <bind_textdomain_codeset@plt>
   421a8:	subs	r4, r0, #0
   421ac:	beq	421d8 <ftello64@plt+0x2bc98>
   421b0:	mov	r0, r4
   421b4:	bl	15fc4 <gcry_xstrdup@plt>
   421b8:	ldr	r1, [pc, #68]	; 42204 <ftello64@plt+0x2bcc4>
   421bc:	mov	r4, r0
   421c0:	ldr	r0, [pc, #56]	; 42200 <ftello64@plt+0x2bcc0>
   421c4:	bl	159d0 <bind_textdomain_codeset@plt>
   421c8:	subs	r5, r0, #0
   421cc:	beq	421f0 <ftello64@plt+0x2bcb0>
   421d0:	mov	r0, r4
   421d4:	pop	{r4, r5, r6, pc}
   421d8:	mov	r0, #14
   421dc:	bl	1615c <nl_langinfo@plt>
   421e0:	subs	r4, r0, #0
   421e4:	bne	421b0 <ftello64@plt+0x2bc70>
   421e8:	mov	r0, r4
   421ec:	pop	{r4, r5, r6, pc}
   421f0:	mov	r0, r4
   421f4:	bl	156a0 <gcry_free@plt>
   421f8:	mov	r4, r5
   421fc:	b	421d0 <ftello64@plt+0x2bc90>
   42200:	andeq	sl, r6, r0, asr fp
   42204:	andeq	sl, r6, ip, lsr r1
   42208:	push	{r4, lr}
   4220c:	subs	r4, r0, #0
   42210:	popeq	{r4, pc}
   42214:	mov	r1, r4
   42218:	ldr	r0, [pc, #12]	; 4222c <ftello64@plt+0x2bcec>
   4221c:	bl	159d0 <bind_textdomain_codeset@plt>
   42220:	mov	r0, r4
   42224:	pop	{r4, lr}
   42228:	b	156a0 <gcry_free@plt>
   4222c:	andeq	sl, r6, r0, asr fp
   42230:	push	{r4, r5, r6, lr}
   42234:	mov	r5, r0
   42238:	bl	42198 <ftello64@plt+0x2bc58>
   4223c:	mov	r1, r5
   42240:	mov	r2, #5
   42244:	mov	r4, r0
   42248:	mov	r0, #0
   4224c:	bl	15718 <dcgettext@plt>
   42250:	cmp	r4, #0
   42254:	mov	r5, r0
   42258:	beq	42270 <ftello64@plt+0x2bd30>
   4225c:	mov	r1, r4
   42260:	ldr	r0, [pc, #16]	; 42278 <ftello64@plt+0x2bd38>
   42264:	bl	159d0 <bind_textdomain_codeset@plt>
   42268:	mov	r0, r4
   4226c:	bl	156a0 <gcry_free@plt>
   42270:	mov	r0, r5
   42274:	pop	{r4, r5, r6, pc}
   42278:	andeq	sl, r6, r0, asr fp
   4227c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   42280:	subs	r5, r0, #0
   42284:	mov	r6, r1
   42288:	beq	42388 <ftello64@plt+0x2be48>
   4228c:	ldr	r8, [pc, #376]	; 4240c <ftello64@plt+0x2becc>
   42290:	ldr	r4, [r8]
   42294:	cmp	r4, #0
   42298:	bne	422ac <ftello64@plt+0x2bd6c>
   4229c:	b	422f4 <ftello64@plt+0x2bdb4>
   422a0:	ldr	r4, [r4]
   422a4:	cmp	r4, #0
   422a8:	beq	422f4 <ftello64@plt+0x2bdb4>
   422ac:	mov	r1, r5
   422b0:	add	r0, r4, #8
   422b4:	bl	15424 <strcmp@plt>
   422b8:	cmp	r0, #0
   422bc:	bne	422a0 <ftello64@plt+0x2bd60>
   422c0:	ldr	r3, [r4, #4]
   422c4:	cmp	r3, #0
   422c8:	beq	422f4 <ftello64@plt+0x2bdb4>
   422cc:	ldr	r2, [r3, #4]
   422d0:	cmp	r6, r2
   422d4:	bne	422e8 <ftello64@plt+0x2bda8>
   422d8:	b	423a4 <ftello64@plt+0x2be64>
   422dc:	ldr	r2, [r3, #4]
   422e0:	cmp	r2, r6
   422e4:	beq	423a4 <ftello64@plt+0x2be64>
   422e8:	ldr	r3, [r3]
   422ec:	cmp	r3, #0
   422f0:	bne	422dc <ftello64@plt+0x2bd9c>
   422f4:	mov	r1, #0
   422f8:	mov	r0, #5
   422fc:	bl	160c0 <setlocale@plt>
   42300:	cmp	r0, #0
   42304:	beq	42388 <ftello64@plt+0x2be48>
   42308:	bl	16498 <gcry_strdup@plt>
   4230c:	subs	r9, r0, #0
   42310:	beq	42388 <ftello64@plt+0x2be48>
   42314:	mov	r1, r5
   42318:	mov	r0, #5
   4231c:	bl	160c0 <setlocale@plt>
   42320:	cmp	r0, #0
   42324:	beq	423c4 <ftello64@plt+0x2be84>
   42328:	ldr	r1, [pc, #224]	; 42410 <ftello64@plt+0x2bed0>
   4232c:	ldr	r0, [pc, #224]	; 42414 <ftello64@plt+0x2bed4>
   42330:	bl	16330 <bindtextdomain@plt>
   42334:	mov	r2, #5
   42338:	mov	r1, r6
   4233c:	mov	r0, #0
   42340:	bl	15718 <dcgettext@plt>
   42344:	mov	r1, r9
   42348:	mov	r7, r0
   4234c:	mov	r0, #5
   42350:	bl	160c0 <setlocale@plt>
   42354:	ldr	r1, [pc, #180]	; 42410 <ftello64@plt+0x2bed0>
   42358:	ldr	r0, [pc, #180]	; 42414 <ftello64@plt+0x2bed4>
   4235c:	bl	16330 <bindtextdomain@plt>
   42360:	cmp	r4, #0
   42364:	beq	423d0 <ftello64@plt+0x2be90>
   42368:	mov	r0, #12
   4236c:	bl	15364 <gcry_malloc@plt>
   42370:	cmp	r0, #0
   42374:	ldrne	r3, [r4, #4]
   42378:	strdne	r6, [r0, #4]
   4237c:	strne	r3, [r0]
   42380:	strne	r0, [r4, #4]
   42384:	b	423ac <ftello64@plt+0x2be6c>
   42388:	mov	r0, #0
   4238c:	bl	156a0 <gcry_free@plt>
   42390:	mov	r1, r6
   42394:	mov	r2, #5
   42398:	mov	r0, #0
   4239c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   423a0:	b	15718 <dcgettext@plt>
   423a4:	ldr	r7, [r3, #8]
   423a8:	mov	r9, #0
   423ac:	mov	r0, r9
   423b0:	bl	156a0 <gcry_free@plt>
   423b4:	cmp	r7, #0
   423b8:	beq	42390 <ftello64@plt+0x2be50>
   423bc:	mov	r0, r7
   423c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   423c4:	mov	r0, r9
   423c8:	bl	156a0 <gcry_free@plt>
   423cc:	b	42390 <ftello64@plt+0x2be50>
   423d0:	mov	r0, r5
   423d4:	bl	15cb8 <strlen@plt>
   423d8:	add	r0, r0, #12
   423dc:	bl	15364 <gcry_malloc@plt>
   423e0:	subs	r4, r0, #0
   423e4:	beq	423ac <ftello64@plt+0x2be6c>
   423e8:	mov	r1, r5
   423ec:	add	r0, r4, #8
   423f0:	bl	15970 <strcpy@plt>
   423f4:	ldr	r2, [r8]
   423f8:	mov	r3, #0
   423fc:	str	r2, [r4]
   42400:	str	r4, [r8]
   42404:	str	r3, [r4, #4]
   42408:	b	42368 <ftello64@plt+0x2be28>
   4240c:	andeq	r0, r8, r4, lsr #24
   42410:	andeq	sl, r6, ip, lsr fp
   42414:	andeq	sl, r6, r0, asr fp
   42418:	push	{r4, r5, r6, r7, lr}
   4241c:	ldrb	r6, [r0]
   42420:	cmp	r6, #48	; 0x30
   42424:	beq	424ec <ftello64@plt+0x2bfac>
   42428:	sub	r7, r6, #48	; 0x30
   4242c:	uxtb	ip, r7
   42430:	cmp	ip, #9
   42434:	movhi	ip, #0
   42438:	bhi	42478 <ftello64@plt+0x2bf38>
   4243c:	ldrb	r4, [r0, #1]
   42440:	sub	lr, r4, #48	; 0x30
   42444:	add	r5, r0, #1
   42448:	mov	ip, #0
   4244c:	b	4245c <ftello64@plt+0x2bf1c>
   42450:	ldrb	r4, [r5, #1]!
   42454:	sub	r7, r6, #48	; 0x30
   42458:	sub	lr, r4, #48	; 0x30
   4245c:	add	ip, ip, ip, lsl #2
   42460:	uxtb	lr, lr
   42464:	cmp	lr, #9
   42468:	mov	r6, r4
   4246c:	add	ip, r7, ip, lsl #1
   42470:	mov	r0, r5
   42474:	bls	42450 <ftello64@plt+0x2bf10>
   42478:	str	ip, [r1]
   4247c:	ldrb	r1, [r0]
   42480:	cmp	r1, #46	; 0x2e
   42484:	bne	42504 <ftello64@plt+0x2bfc4>
   42488:	ldrb	r4, [r0, #1]
   4248c:	add	lr, r0, #1
   42490:	cmp	r4, #48	; 0x30
   42494:	beq	42510 <ftello64@plt+0x2bfd0>
   42498:	sub	ip, r4, #48	; 0x30
   4249c:	uxtb	r1, ip
   424a0:	cmp	r1, #9
   424a4:	movhi	r1, #0
   424a8:	bhi	424cc <ftello64@plt+0x2bf8c>
   424ac:	mov	r1, #0
   424b0:	ldrb	r4, [lr, #1]!
   424b4:	add	r1, r1, r1, lsl #2
   424b8:	add	r1, ip, r1, lsl #1
   424bc:	sub	ip, r4, #48	; 0x30
   424c0:	uxtb	r0, ip
   424c4:	cmp	r0, #9
   424c8:	bls	424b0 <ftello64@plt+0x2bf70>
   424cc:	str	r1, [r2]
   424d0:	ldrb	r2, [lr]
   424d4:	cmp	r2, #46	; 0x2e
   424d8:	movne	r2, #0
   424dc:	beq	42528 <ftello64@plt+0x2bfe8>
   424e0:	str	r2, [r3]
   424e4:	mov	r0, lr
   424e8:	pop	{r4, r5, r6, r7, pc}
   424ec:	ldrb	r4, [r0, #1]
   424f0:	sub	lr, r4, #48	; 0x30
   424f4:	uxtb	ip, lr
   424f8:	cmp	ip, #9
   424fc:	movhi	r7, #0
   42500:	bhi	42444 <ftello64@plt+0x2bf04>
   42504:	mov	lr, #0
   42508:	mov	r0, lr
   4250c:	pop	{r4, r5, r6, r7, pc}
   42510:	ldrb	r1, [r0, #2]
   42514:	sub	r1, r1, #48	; 0x30
   42518:	cmp	r1, #9
   4251c:	bls	42504 <ftello64@plt+0x2bfc4>
   42520:	mov	ip, #0
   42524:	b	424ac <ftello64@plt+0x2bf6c>
   42528:	ldrb	r0, [lr, #1]
   4252c:	add	r2, lr, #1
   42530:	cmp	r0, #48	; 0x30
   42534:	beq	42578 <ftello64@plt+0x2c038>
   42538:	sub	r1, r0, #48	; 0x30
   4253c:	uxtb	r0, r1
   42540:	cmp	r0, #9
   42544:	movhi	lr, r2
   42548:	movhi	r2, #0
   4254c:	bhi	424e0 <ftello64@plt+0x2bfa0>
   42550:	mov	lr, r2
   42554:	mov	r2, #0
   42558:	ldrb	r0, [lr, #1]!
   4255c:	add	r2, r2, r2, lsl #2
   42560:	add	r2, r1, r2, lsl #1
   42564:	sub	r1, r0, #48	; 0x30
   42568:	uxtb	r0, r1
   4256c:	cmp	r0, #9
   42570:	bls	42558 <ftello64@plt+0x2c018>
   42574:	b	424e0 <ftello64@plt+0x2bfa0>
   42578:	ldrb	r1, [lr, #2]
   4257c:	sub	r1, r1, #48	; 0x30
   42580:	cmp	r1, #9
   42584:	bls	42504 <ftello64@plt+0x2bfc4>
   42588:	mov	r1, #0
   4258c:	b	42550 <ftello64@plt+0x2c010>
   42590:	cmp	r1, #0
   42594:	push	{r4, lr}
   42598:	mov	r4, r0
   4259c:	beq	425cc <ftello64@plt+0x2c08c>
   425a0:	mov	r0, r1
   425a4:	bl	153d0 <getpwnam@plt>
   425a8:	cmp	r0, #0
   425ac:	popeq	{r4, pc}
   425b0:	cmp	r4, #0
   425b4:	ldr	r0, [r0, #20]
   425b8:	beq	425c4 <ftello64@plt+0x2c084>
   425bc:	pop	{r4, lr}
   425c0:	b	15fc4 <gcry_xstrdup@plt>
   425c4:	pop	{r4, lr}
   425c8:	b	16498 <gcry_strdup@plt>
   425cc:	bl	154e4 <getuid@plt>
   425d0:	bl	15454 <getpwuid@plt>
   425d4:	cmp	r0, #0
   425d8:	bne	425b0 <ftello64@plt+0x2c070>
   425dc:	pop	{r4, pc}
   425e0:	push	{r4, r5, r6, r7, r8, lr}
   425e4:	sub	sp, sp, #200	; 0xc8
   425e8:	ldr	r8, [pc, #188]	; 426ac <ftello64@plt+0x2c16c>
   425ec:	mov	r5, r1
   425f0:	str	r0, [sp, #4]
   425f4:	ldr	r3, [r8]
   425f8:	str	r3, [sp, #196]	; 0xc4
   425fc:	bl	15cb8 <strlen@plt>
   42600:	mov	r6, r0
   42604:	ldr	r0, [r5], #4
   42608:	cmp	r0, #0
   4260c:	str	r0, [sp, #8]
   42610:	beq	42648 <ftello64@plt+0x2c108>
   42614:	bl	15cb8 <strlen@plt>
   42618:	add	r4, sp, #12
   4261c:	add	r7, sp, #196	; 0xc4
   42620:	add	r6, r6, r0
   42624:	b	42638 <ftello64@plt+0x2c0f8>
   42628:	bl	15cb8 <strlen@plt>
   4262c:	cmp	r7, r4
   42630:	add	r6, r6, r0
   42634:	beq	42698 <ftello64@plt+0x2c158>
   42638:	ldr	r0, [r5], #4
   4263c:	cmp	r0, #0
   42640:	str	r0, [r4], #4
   42644:	bne	42628 <ftello64@plt+0x2c0e8>
   42648:	add	r0, r6, #1
   4264c:	bl	15364 <gcry_malloc@plt>
   42650:	subs	r5, r0, #0
   42654:	beq	4267c <ftello64@plt+0x2c13c>
   42658:	ldr	r1, [sp, #4]
   4265c:	cmp	r1, #0
   42660:	beq	4267c <ftello64@plt+0x2c13c>
   42664:	add	r4, sp, #8
   42668:	mov	r0, r5
   4266c:	bl	156e8 <stpcpy@plt>
   42670:	ldr	r1, [r4], #4
   42674:	cmp	r1, #0
   42678:	bne	4266c <ftello64@plt+0x2c12c>
   4267c:	ldr	r2, [sp, #196]	; 0xc4
   42680:	ldr	r3, [r8]
   42684:	mov	r0, r5
   42688:	cmp	r2, r3
   4268c:	bne	426a8 <ftello64@plt+0x2c168>
   42690:	add	sp, sp, #200	; 0xc8
   42694:	pop	{r4, r5, r6, r7, r8, pc}
   42698:	mov	r0, #22
   4269c:	bl	161a4 <gpg_err_set_errno@plt>
   426a0:	mov	r5, #0
   426a4:	b	4267c <ftello64@plt+0x2c13c>
   426a8:	bl	15748 <__stack_chk_fail@plt>
   426ac:	andeq	pc, r7, r8, lsl #15
   426b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   426b4:	sub	sp, sp, #148	; 0x94
   426b8:	ldr	r7, [pc, #1020]	; 42abc <ftello64@plt+0x2c57c>
   426bc:	mov	r9, r0
   426c0:	mov	r0, r1
   426c4:	ldr	r3, [r7]
   426c8:	mov	fp, r2
   426cc:	mov	r6, r1
   426d0:	str	r3, [sp, #140]	; 0x8c
   426d4:	bl	15cb8 <strlen@plt>
   426d8:	and	r8, r9, #1
   426dc:	mov	r5, r0
   426e0:	ldr	r0, [fp], #4
   426e4:	cmp	r0, #0
   426e8:	str	r0, [sp, #12]
   426ec:	addeq	r5, r5, #1
   426f0:	beq	42730 <ftello64@plt+0x2c1f0>
   426f4:	bl	15cb8 <strlen@plt>
   426f8:	add	r5, r5, #2
   426fc:	add	r4, sp, #16
   42700:	add	sl, sp, #140	; 0x8c
   42704:	add	r5, r5, r0
   42708:	b	42720 <ftello64@plt+0x2c1e0>
   4270c:	bl	15cb8 <strlen@plt>
   42710:	cmp	sl, r4
   42714:	add	r0, r0, #1
   42718:	add	r5, r5, r0
   4271c:	beq	428bc <ftello64@plt+0x2c37c>
   42720:	ldr	r0, [fp], #4
   42724:	cmp	r0, #0
   42728:	str	r0, [r4], #4
   4272c:	bne	4270c <ftello64@plt+0x2c1cc>
   42730:	ldrb	r3, [r6]
   42734:	add	r5, r5, #1
   42738:	cmp	r3, #126	; 0x7e
   4273c:	beq	42838 <ftello64@plt+0x2c2f8>
   42740:	mov	r4, #0
   42744:	mov	fp, r4
   42748:	mov	r3, #1
   4274c:	str	r3, [sp, #4]
   42750:	cmp	r8, #0
   42754:	mov	r0, r5
   42758:	beq	428d4 <ftello64@plt+0x2c394>
   4275c:	bl	152e0 <gcry_xmalloc@plt>
   42760:	mov	sl, r0
   42764:	cmp	r4, #0
   42768:	beq	429d8 <ftello64@plt+0x2c498>
   4276c:	mov	r1, r4
   42770:	mov	r0, sl
   42774:	bl	156e8 <stpcpy@plt>
   42778:	ldr	r3, [sp, #4]
   4277c:	add	r1, r6, r3
   42780:	bl	156e8 <stpcpy@plt>
   42784:	mov	r4, r0
   42788:	mov	r0, fp
   4278c:	bl	156a0 <gcry_free@plt>
   42790:	ldr	r1, [sp, #12]
   42794:	cmp	r1, #0
   42798:	addne	fp, sp, #16
   4279c:	movne	r6, #0
   427a0:	movne	r5, #47	; 0x2f
   427a4:	bne	427cc <ftello64@plt+0x2c28c>
   427a8:	b	42808 <ftello64@plt+0x2c2c8>
   427ac:	mov	r0, r4
   427b0:	add	r6, r6, #1
   427b4:	strb	r5, [r0], #1
   427b8:	bl	156e8 <stpcpy@plt>
   427bc:	ldr	r1, [fp], #4
   427c0:	cmp	r1, #0
   427c4:	mov	r4, r0
   427c8:	beq	42808 <ftello64@plt+0x2c2c8>
   427cc:	cmp	r6, #0
   427d0:	bne	427ac <ftello64@plt+0x2c26c>
   427d4:	ldrb	r3, [sl]
   427d8:	cmp	r3, #47	; 0x2f
   427dc:	bne	427ac <ftello64@plt+0x2c26c>
   427e0:	ldrb	r3, [sl, #1]
   427e4:	cmp	r3, #0
   427e8:	bne	427ac <ftello64@plt+0x2c26c>
   427ec:	mov	r0, r4
   427f0:	bl	156e8 <stpcpy@plt>
   427f4:	ldr	r1, [fp], #4
   427f8:	add	r6, r6, #1
   427fc:	cmp	r1, #0
   42800:	mov	r4, r0
   42804:	bne	427cc <ftello64@plt+0x2c28c>
   42808:	tst	r9, #2
   4280c:	beq	4281c <ftello64@plt+0x2c2dc>
   42810:	ldrb	r3, [sl]
   42814:	cmp	r3, #47	; 0x2f
   42818:	bne	428ec <ftello64@plt+0x2c3ac>
   4281c:	ldr	r2, [sp, #140]	; 0x8c
   42820:	ldr	r3, [r7]
   42824:	mov	r0, sl
   42828:	cmp	r2, r3
   4282c:	bne	42ab8 <ftello64@plt+0x2c578>
   42830:	add	sp, sp, #148	; 0x94
   42834:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42838:	ldrb	r3, [r6, #1]
   4283c:	cmp	r3, #0
   42840:	cmpne	r3, #47	; 0x2f
   42844:	beq	42990 <ftello64@plt+0x2c450>
   42848:	cmp	r8, #0
   4284c:	add	r0, r6, #1
   42850:	beq	429ec <ftello64@plt+0x2c4ac>
   42854:	bl	15fc4 <gcry_xstrdup@plt>
   42858:	mov	sl, r0
   4285c:	mov	r1, #47	; 0x2f
   42860:	mov	r0, sl
   42864:	bl	15d24 <strchr@plt>
   42868:	cmp	r0, #0
   4286c:	movne	r3, #0
   42870:	strbne	r3, [r0]
   42874:	mov	r0, sl
   42878:	bl	15cb8 <strlen@plt>
   4287c:	mov	r1, sl
   42880:	mov	r4, r0
   42884:	mov	r0, r8
   42888:	bl	42590 <ftello64@plt+0x2c050>
   4288c:	mov	fp, r0
   42890:	mov	r0, sl
   42894:	bl	156a0 <gcry_free@plt>
   42898:	cmp	fp, #0
   4289c:	beq	429c8 <ftello64@plt+0x2c488>
   428a0:	mov	r0, fp
   428a4:	bl	15cb8 <strlen@plt>
   428a8:	add	r3, r4, #1
   428ac:	str	r3, [sp, #4]
   428b0:	mov	r4, fp
   428b4:	add	r5, r5, r0
   428b8:	b	42750 <ftello64@plt+0x2c210>
   428bc:	cmp	r8, #0
   428c0:	bne	42aa8 <ftello64@plt+0x2c568>
   428c4:	mov	r0, #22
   428c8:	mov	sl, r8
   428cc:	bl	161a4 <gpg_err_set_errno@plt>
   428d0:	b	4281c <ftello64@plt+0x2c2dc>
   428d4:	bl	15364 <gcry_malloc@plt>
   428d8:	subs	sl, r0, #0
   428dc:	bne	42764 <ftello64@plt+0x2c224>
   428e0:	mov	r0, fp
   428e4:	bl	156a0 <gcry_free@plt>
   428e8:	b	4281c <ftello64@plt+0x2c2dc>
   428ec:	bl	4be94 <ftello64@plt+0x35954>
   428f0:	subs	r5, r0, #0
   428f4:	beq	42a54 <ftello64@plt+0x2c514>
   428f8:	bl	15cb8 <strlen@plt>
   428fc:	mov	r4, r0
   42900:	mov	r0, sl
   42904:	bl	15cb8 <strlen@plt>
   42908:	cmp	r8, #0
   4290c:	add	r0, r4, r0
   42910:	add	r0, r0, #2
   42914:	beq	429fc <ftello64@plt+0x2c4bc>
   42918:	bl	152e0 <gcry_xmalloc@plt>
   4291c:	mov	r4, r0
   42920:	ldrb	r3, [r5]
   42924:	cmp	r3, #47	; 0x2f
   42928:	bne	42938 <ftello64@plt+0x2c3f8>
   4292c:	ldrb	r2, [r5, #1]
   42930:	cmp	r2, #0
   42934:	beq	42a20 <ftello64@plt+0x2c4e0>
   42938:	mov	r1, r5
   4293c:	mov	r0, r4
   42940:	bl	156e8 <stpcpy@plt>
   42944:	mov	r3, #47	; 0x2f
   42948:	mov	r1, sl
   4294c:	strb	r3, [r0], #1
   42950:	bl	15970 <strcpy@plt>
   42954:	mov	r0, r5
   42958:	bl	156a0 <gcry_free@plt>
   4295c:	mov	r0, sl
   42960:	bl	156a0 <gcry_free@plt>
   42964:	mov	r0, r4
   42968:	bl	15cb8 <strlen@plt>
   4296c:	cmp	r0, #2
   42970:	bls	42988 <ftello64@plt+0x2c448>
   42974:	sub	r3, r0, #2
   42978:	add	r2, r4, r3
   4297c:	ldrb	r3, [r4, r3]
   42980:	cmp	r3, #47	; 0x2f
   42984:	beq	42a34 <ftello64@plt+0x2c4f4>
   42988:	mov	sl, r4
   4298c:	b	4281c <ftello64@plt+0x2c2dc>
   42990:	ldr	r0, [pc, #296]	; 42ac0 <ftello64@plt+0x2c580>
   42994:	bl	15a6c <getenv@plt>
   42998:	subs	r4, r0, #0
   4299c:	movne	fp, #0
   429a0:	beq	42a8c <ftello64@plt+0x2c54c>
   429a4:	ldrb	r3, [r4]
   429a8:	cmp	r3, #0
   429ac:	beq	429cc <ftello64@plt+0x2c48c>
   429b0:	mov	r0, r4
   429b4:	bl	15cb8 <strlen@plt>
   429b8:	mov	r3, #1
   429bc:	str	r3, [sp, #4]
   429c0:	add	r5, r5, r0
   429c4:	b	42750 <ftello64@plt+0x2c210>
   429c8:	mov	r4, fp
   429cc:	mov	r3, #1
   429d0:	str	r3, [sp, #4]
   429d4:	b	42750 <ftello64@plt+0x2c210>
   429d8:	mov	r1, r6
   429dc:	mov	r0, sl
   429e0:	bl	156e8 <stpcpy@plt>
   429e4:	mov	r4, r0
   429e8:	b	42788 <ftello64@plt+0x2c248>
   429ec:	bl	16498 <gcry_strdup@plt>
   429f0:	subs	sl, r0, #0
   429f4:	bne	4285c <ftello64@plt+0x2c31c>
   429f8:	b	4281c <ftello64@plt+0x2c2dc>
   429fc:	bl	15364 <gcry_malloc@plt>
   42a00:	subs	r4, r0, #0
   42a04:	bne	42920 <ftello64@plt+0x2c3e0>
   42a08:	mov	r0, r5
   42a0c:	bl	156a0 <gcry_free@plt>
   42a10:	mov	r0, sl
   42a14:	bl	156a0 <gcry_free@plt>
   42a18:	mov	sl, r8
   42a1c:	b	4281c <ftello64@plt+0x2c2dc>
   42a20:	mov	r0, r4
   42a24:	mov	r1, sl
   42a28:	strb	r3, [r0], #1
   42a2c:	bl	15970 <strcpy@plt>
   42a30:	b	42954 <ftello64@plt+0x2c414>
   42a34:	add	r0, r4, r0
   42a38:	ldrb	r3, [r0, #-1]
   42a3c:	cmp	r3, #46	; 0x2e
   42a40:	moveq	r3, #0
   42a44:	moveq	sl, r4
   42a48:	strbeq	r3, [r2]
   42a4c:	bne	42988 <ftello64@plt+0x2c448>
   42a50:	b	4281c <ftello64@plt+0x2c2dc>
   42a54:	cmp	r8, #0
   42a58:	beq	42a10 <ftello64@plt+0x2c4d0>
   42a5c:	ldr	r3, [pc, #96]	; 42ac4 <ftello64@plt+0x2c584>
   42a60:	ldr	r4, [r3]
   42a64:	bl	15e20 <__errno_location@plt>
   42a68:	ldr	r0, [r0]
   42a6c:	bl	15ae4 <strerror@plt>
   42a70:	ldr	r2, [pc, #80]	; 42ac8 <ftello64@plt+0x2c588>
   42a74:	mov	r1, #1
   42a78:	mov	r3, r0
   42a7c:	mov	r0, r4
   42a80:	bl	15fb8 <__fprintf_chk@plt>
   42a84:	mov	r0, #2
   42a88:	bl	15c1c <exit@plt>
   42a8c:	mov	r1, r4
   42a90:	mov	r0, r8
   42a94:	bl	42590 <ftello64@plt+0x2c050>
   42a98:	subs	fp, r0, #0
   42a9c:	mov	r4, fp
   42aa0:	beq	429cc <ftello64@plt+0x2c48c>
   42aa4:	b	429a4 <ftello64@plt+0x2c464>
   42aa8:	ldr	r2, [pc, #28]	; 42acc <ftello64@plt+0x2c58c>
   42aac:	mov	r1, #432	; 0x1b0
   42ab0:	ldr	r0, [pc, #24]	; 42ad0 <ftello64@plt+0x2c590>
   42ab4:	bl	48b00 <ftello64@plt+0x325c0>
   42ab8:	bl	15748 <__stack_chk_fail@plt>
   42abc:	andeq	pc, r7, r8, lsl #15
   42ac0:	muleq	r6, r4, fp
   42ac4:	andeq	r0, r8, r0, asr sl
   42ac8:	muleq	r6, ip, fp
   42acc:	andeq	sl, r6, r8, asr fp
   42ad0:	andeq	sl, r6, r8, ror fp
   42ad4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42ad8:	mov	fp, r1
   42adc:	ldrb	r1, [r0]
   42ae0:	mov	r7, r0
   42ae4:	mov	r6, r2
   42ae8:	cmp	r1, #0
   42aec:	beq	42cc0 <ftello64@plt+0x2c780>
   42af0:	mov	r4, r0
   42af4:	mov	r5, #0
   42af8:	rsb	r8, r0, #1
   42afc:	b	42b14 <ftello64@plt+0x2c5d4>
   42b00:	add	r5, r5, #1
   42b04:	add	r0, r8, r4
   42b08:	ldrb	r1, [r4, #1]!
   42b0c:	cmp	r1, #0
   42b10:	beq	42b58 <ftello64@plt+0x2c618>
   42b14:	cmp	r1, #37	; 0x25
   42b18:	cmpne	r1, #58	; 0x3a
   42b1c:	moveq	r3, #1
   42b20:	movne	r3, #0
   42b24:	cmp	r1, #10
   42b28:	orreq	r3, r3, #1
   42b2c:	cmp	r3, #0
   42b30:	bne	42b00 <ftello64@plt+0x2c5c0>
   42b34:	subs	r0, fp, #0
   42b38:	beq	42b04 <ftello64@plt+0x2c5c4>
   42b3c:	bl	15d24 <strchr@plt>
   42b40:	cmp	r0, #0
   42b44:	bne	42b00 <ftello64@plt+0x2c5c0>
   42b48:	add	r0, r8, r4
   42b4c:	ldrb	r1, [r4, #1]!
   42b50:	cmp	r1, #0
   42b54:	bne	42b14 <ftello64@plt+0x2c5d4>
   42b58:	add	r0, r0, r5, lsl #1
   42b5c:	add	r0, r0, #1
   42b60:	cmp	r6, #0
   42b64:	beq	42ca0 <ftello64@plt+0x2c760>
   42b68:	bl	152e0 <gcry_xmalloc@plt>
   42b6c:	ldrb	r5, [r7]
   42b70:	cmp	r5, #0
   42b74:	mov	r6, r0
   42b78:	beq	42cb8 <ftello64@plt+0x2c778>
   42b7c:	mov	r4, #0
   42b80:	mov	r3, #37	; 0x25
   42b84:	mov	r2, #97	; 0x61
   42b88:	b	42c04 <ftello64@plt+0x2c6c4>
   42b8c:	cmp	r5, #37	; 0x25
   42b90:	beq	42c50 <ftello64@plt+0x2c710>
   42b94:	cmp	r5, #10
   42b98:	beq	42c74 <ftello64@plt+0x2c734>
   42b9c:	cmp	fp, #0
   42ba0:	beq	42c94 <ftello64@plt+0x2c754>
   42ba4:	mov	r1, r5
   42ba8:	mov	r0, fp
   42bac:	bl	15d24 <strchr@plt>
   42bb0:	mov	r3, #37	; 0x25
   42bb4:	mov	r2, #97	; 0x61
   42bb8:	cmp	r0, #0
   42bbc:	beq	42c94 <ftello64@plt+0x2c754>
   42bc0:	lsr	r1, r5, #4
   42bc4:	cmp	r1, #9
   42bc8:	addls	r1, r1, #48	; 0x30
   42bcc:	addhi	r1, r1, #87	; 0x57
   42bd0:	and	r5, r5, #15
   42bd4:	strb	r3, [sl]
   42bd8:	strb	r1, [r8]
   42bdc:	add	r1, r4, #2
   42be0:	add	r4, r4, #3
   42be4:	cmp	r5, #9
   42be8:	add	r8, r6, r4
   42bec:	addls	r5, r5, #48	; 0x30
   42bf0:	addhi	r5, r5, #87	; 0x57
   42bf4:	strb	r5, [r6, r1]
   42bf8:	ldrb	r5, [r7, #1]!
   42bfc:	cmp	r5, #0
   42c00:	beq	42c40 <ftello64@plt+0x2c700>
   42c04:	add	r9, r4, #1
   42c08:	cmp	r5, #58	; 0x3a
   42c0c:	add	r8, r6, r9
   42c10:	add	sl, r6, r4
   42c14:	bne	42b8c <ftello64@plt+0x2c64c>
   42c18:	add	r1, r4, #2
   42c1c:	mov	r0, #51	; 0x33
   42c20:	strb	r3, [r6, r4]
   42c24:	strb	r0, [r6, r9]
   42c28:	strb	r2, [r6, r1]
   42c2c:	ldrb	r5, [r7, #1]!
   42c30:	add	r4, r4, #3
   42c34:	add	r8, r6, r4
   42c38:	cmp	r5, #0
   42c3c:	bne	42c04 <ftello64@plt+0x2c6c4>
   42c40:	mov	r3, #0
   42c44:	strb	r3, [r8]
   42c48:	mov	r0, r6
   42c4c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42c50:	add	r1, r4, #2
   42c54:	mov	r0, #50	; 0x32
   42c58:	strb	r5, [sl]
   42c5c:	add	r4, r4, #3
   42c60:	strb	r0, [r8]
   42c64:	mov	r0, #53	; 0x35
   42c68:	strb	r0, [r6, r1]
   42c6c:	add	r8, r6, r4
   42c70:	b	42bf8 <ftello64@plt+0x2c6b8>
   42c74:	add	r1, r4, #2
   42c78:	mov	r0, #48	; 0x30
   42c7c:	add	r4, r4, #3
   42c80:	strb	r3, [sl]
   42c84:	strb	r0, [r8]
   42c88:	strb	r2, [r6, r1]
   42c8c:	add	r8, r6, r4
   42c90:	b	42bf8 <ftello64@plt+0x2c6b8>
   42c94:	mov	r4, r9
   42c98:	strb	r5, [sl]
   42c9c:	b	42bf8 <ftello64@plt+0x2c6b8>
   42ca0:	bl	15364 <gcry_malloc@plt>
   42ca4:	subs	r6, r0, #0
   42ca8:	beq	42c48 <ftello64@plt+0x2c708>
   42cac:	ldrb	r5, [r7]
   42cb0:	cmp	r5, #0
   42cb4:	bne	42b7c <ftello64@plt+0x2c63c>
   42cb8:	mov	r8, r6
   42cbc:	b	42c40 <ftello64@plt+0x2c700>
   42cc0:	mov	r0, #1
   42cc4:	b	42b60 <ftello64@plt+0x2c620>
   42cc8:	ldrb	r3, [r0]
   42ccc:	mov	r2, r0
   42cd0:	cmp	r3, #0
   42cd4:	beq	42d08 <ftello64@plt+0x2c7c8>
   42cd8:	mov	r0, #0
   42cdc:	and	r3, r3, #192	; 0xc0
   42ce0:	cmp	r3, #128	; 0x80
   42ce4:	addne	r0, r0, #1
   42ce8:	cmn	r1, #1
   42cec:	beq	42cf8 <ftello64@plt+0x2c7b8>
   42cf0:	subs	r1, r1, #1
   42cf4:	bxeq	lr
   42cf8:	ldrb	r3, [r2, #1]!
   42cfc:	cmp	r3, #0
   42d00:	bne	42cdc <ftello64@plt+0x2c79c>
   42d04:	bx	lr
   42d08:	mov	r0, r3
   42d0c:	bx	lr
   42d10:	cmp	r2, #0
   42d14:	beq	42d7c <ftello64@plt+0x2c83c>
   42d18:	add	r2, r0, r2
   42d1c:	push	{r4, r5, r6, lr}
   42d20:	sub	r0, r0, #1
   42d24:	sub	r6, r2, #1
   42d28:	sub	r1, r1, #1
   42d2c:	ldrb	lr, [r0, #1]!
   42d30:	ldrb	ip, [r1, #1]!
   42d34:	mov	r2, lr
   42d38:	cmp	lr, ip
   42d3c:	mov	r3, ip
   42d40:	sub	r5, lr, #97	; 0x61
   42d44:	sub	r4, ip, #97	; 0x61
   42d48:	beq	42d64 <ftello64@plt+0x2c824>
   42d4c:	cmp	r5, #25
   42d50:	bicls	r2, lr, #32
   42d54:	cmp	r4, #25
   42d58:	bicls	r3, ip, #32
   42d5c:	cmp	r3, r2
   42d60:	bne	42d74 <ftello64@plt+0x2c834>
   42d64:	cmp	r0, r6
   42d68:	bne	42d2c <ftello64@plt+0x2c7ec>
   42d6c:	mov	r0, #0
   42d70:	pop	{r4, r5, r6, pc}
   42d74:	sub	r0, r2, r3
   42d78:	pop	{r4, r5, r6, pc}
   42d7c:	mov	r0, r2
   42d80:	bx	lr
   42d84:	push	{r4, r5, r6, lr}
   42d88:	mov	r4, r0
   42d8c:	mov	r0, r1
   42d90:	mov	r6, r1
   42d94:	bl	15cb8 <strlen@plt>
   42d98:	mov	r1, r6
   42d9c:	mov	r2, r0
   42da0:	mov	r5, r0
   42da4:	mov	r0, r4
   42da8:	bl	16438 <strncmp@plt>
   42dac:	cmp	r0, #0
   42db0:	bne	42e00 <ftello64@plt+0x2c8c0>
   42db4:	ldrb	r2, [r4, r5]
   42db8:	add	r0, r4, r5
   42dbc:	tst	r2, #223	; 0xdf
   42dc0:	sub	r3, r2, #9
   42dc4:	clz	r3, r3
   42dc8:	lsr	r3, r3, #5
   42dcc:	movne	r1, r3
   42dd0:	moveq	r1, #1
   42dd4:	cmp	r1, #0
   42dd8:	beq	42e00 <ftello64@plt+0x2c8c0>
   42ddc:	cmp	r2, #32
   42de0:	orreq	r3, r3, #1
   42de4:	cmp	r3, #0
   42de8:	popeq	{r4, r5, r6, pc}
   42dec:	ldrb	r3, [r0, #1]!
   42df0:	cmp	r3, #9
   42df4:	cmpne	r3, #32
   42df8:	beq	42dec <ftello64@plt+0x2c8ac>
   42dfc:	pop	{r4, r5, r6, pc}
   42e00:	mov	r0, #0
   42e04:	pop	{r4, r5, r6, pc}
   42e08:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42e0c:	subs	r5, r1, #0
   42e10:	beq	42ebc <ftello64@plt+0x2c97c>
   42e14:	mov	r4, r0
   42e18:	mov	r8, r2
   42e1c:	bl	15b8c <__ctype_toupper_loc@plt>
   42e20:	ldrb	r3, [r8]
   42e24:	mov	r1, r5
   42e28:	add	r9, r4, r1
   42e2c:	mov	r5, r4
   42e30:	ldr	r0, [r0]
   42e34:	ldr	sl, [r0, r3, lsl #2]
   42e38:	b	42e4c <ftello64@plt+0x2c90c>
   42e3c:	cmp	lr, #0
   42e40:	beq	42ec4 <ftello64@plt+0x2c984>
   42e44:	mov	r1, lr
   42e48:	mov	r5, r3
   42e4c:	mov	r3, r5
   42e50:	sub	lr, r1, #1
   42e54:	ldrb	r2, [r3], #1
   42e58:	ldr	r2, [r0, r2, lsl #2]
   42e5c:	cmp	r2, sl
   42e60:	bne	42e3c <ftello64@plt+0x2c8fc>
   42e64:	cmp	r3, r9
   42e68:	add	r4, r8, #1
   42e6c:	ldrb	ip, [r8, #1]
   42e70:	beq	42ed0 <ftello64@plt+0x2c990>
   42e74:	ldrb	r6, [r3]
   42e78:	ldr	r2, [r0, ip, lsl #2]
   42e7c:	ldr	r6, [r0, r6, lsl #2]
   42e80:	cmp	r6, r2
   42e84:	bne	42eb4 <ftello64@plt+0x2c974>
   42e88:	add	fp, r5, r1
   42e8c:	add	r1, r3, #1
   42e90:	b	42ea8 <ftello64@plt+0x2c968>
   42e94:	ldrb	r2, [r1], #1
   42e98:	ldr	r6, [r0, ip, lsl #2]
   42e9c:	ldr	r7, [r0, r2, lsl #2]
   42ea0:	cmp	r7, r6
   42ea4:	bne	42eb4 <ftello64@plt+0x2c974>
   42ea8:	cmp	fp, r1
   42eac:	ldrb	ip, [r4, #1]!
   42eb0:	bne	42e94 <ftello64@plt+0x2c954>
   42eb4:	cmp	ip, #0
   42eb8:	bne	42e44 <ftello64@plt+0x2c904>
   42ebc:	mov	r0, r5
   42ec0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42ec4:	mov	r5, lr
   42ec8:	mov	r0, r5
   42ecc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42ed0:	cmp	ip, #0
   42ed4:	bne	42e3c <ftello64@plt+0x2c8fc>
   42ed8:	b	42ebc <ftello64@plt+0x2c97c>
   42edc:	cmp	r1, #0
   42ee0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   42ee4:	beq	42f34 <ftello64@plt+0x2c9f4>
   42ee8:	ldrb	r6, [r2]
   42eec:	add	r8, r1, #1
   42ef0:	add	r8, r2, r8
   42ef4:	sub	r3, r6, #97	; 0x61
   42ef8:	cmp	r3, #25
   42efc:	add	r8, r0, r8
   42f00:	andls	r6, r6, #223	; 0xdf
   42f04:	add	r7, r0, r1
   42f08:	ldrb	r1, [r0]
   42f0c:	add	r3, r0, #1
   42f10:	mov	r9, r0
   42f14:	sub	r0, r1, #97	; 0x61
   42f18:	cmp	r0, #25
   42f1c:	bicls	r1, r1, #32
   42f20:	cmp	r6, r1
   42f24:	mov	r0, r3
   42f28:	beq	42f40 <ftello64@plt+0x2ca00>
   42f2c:	cmp	r7, r3
   42f30:	bne	42f08 <ftello64@plt+0x2c9c8>
   42f34:	mov	r9, #0
   42f38:	mov	r0, r9
   42f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42f40:	cmp	r3, r7
   42f44:	add	lr, r2, #1
   42f48:	ldrb	ip, [r2, #1]
   42f4c:	beq	42fa0 <ftello64@plt+0x2ca60>
   42f50:	sub	sl, r8, r3
   42f54:	b	42f64 <ftello64@plt+0x2ca24>
   42f58:	ldrb	ip, [lr, #1]!
   42f5c:	cmp	lr, sl
   42f60:	beq	42f90 <ftello64@plt+0x2ca50>
   42f64:	ldrb	r1, [r3]
   42f68:	sub	r4, ip, #97	; 0x61
   42f6c:	add	r3, r3, #1
   42f70:	sub	r5, r1, #97	; 0x61
   42f74:	cmp	r5, #25
   42f78:	bicls	r1, r1, #32
   42f7c:	cmp	r4, #25
   42f80:	mov	r4, ip
   42f84:	bicls	r4, ip, #32
   42f88:	cmp	r4, r1
   42f8c:	beq	42f58 <ftello64@plt+0x2ca18>
   42f90:	cmp	ip, #0
   42f94:	bne	42f08 <ftello64@plt+0x2c9c8>
   42f98:	mov	r0, r9
   42f9c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42fa0:	cmp	ip, #0
   42fa4:	bne	42f34 <ftello64@plt+0x2c9f4>
   42fa8:	b	42f38 <ftello64@plt+0x2c9f8>
   42fac:	push	{r4, lr}
   42fb0:	subs	r4, r2, #0
   42fb4:	sub	sp, sp, #8
   42fb8:	beq	4300c <ftello64@plt+0x2cacc>
   42fbc:	cmp	r0, #0
   42fc0:	beq	43014 <ftello64@plt+0x2cad4>
   42fc4:	cmp	r4, #1
   42fc8:	beq	43028 <ftello64@plt+0x2cae8>
   42fcc:	ldrb	r3, [r1]
   42fd0:	cmp	r3, #0
   42fd4:	beq	43028 <ftello64@plt+0x2cae8>
   42fd8:	sub	ip, r1, #1
   42fdc:	add	r2, ip, r4
   42fe0:	add	r1, r1, #1
   42fe4:	mov	ip, r0
   42fe8:	b	42ff8 <ftello64@plt+0x2cab8>
   42fec:	ldrb	r3, [r1], #1
   42ff0:	cmp	r3, #0
   42ff4:	beq	43004 <ftello64@plt+0x2cac4>
   42ff8:	cmp	r1, r2
   42ffc:	strb	r3, [ip], #1
   43000:	bne	42fec <ftello64@plt+0x2caac>
   43004:	mov	r3, #0
   43008:	strb	r3, [ip]
   4300c:	add	sp, sp, #8
   43010:	pop	{r4, pc}
   43014:	mov	r0, r4
   43018:	str	r1, [sp, #4]
   4301c:	bl	152e0 <gcry_xmalloc@plt>
   43020:	ldr	r1, [sp, #4]
   43024:	b	42fc4 <ftello64@plt+0x2ca84>
   43028:	mov	ip, r0
   4302c:	b	43004 <ftello64@plt+0x2cac4>
   43030:	push	{r4, r5, r6, lr}
   43034:	mov	r5, r0
   43038:	ldrb	r4, [r0]
   4303c:	cmp	r4, #0
   43040:	beq	430bc <ftello64@plt+0x2cb7c>
   43044:	bl	15bec <__ctype_b_loc@plt>
   43048:	mov	r1, r5
   4304c:	ldr	r2, [r0]
   43050:	b	43060 <ftello64@plt+0x2cb20>
   43054:	ldrb	r4, [r1, #1]!
   43058:	cmp	r4, #0
   4305c:	beq	430c4 <ftello64@plt+0x2cb84>
   43060:	lsl	r4, r4, #1
   43064:	ldrh	r3, [r2, r4]
   43068:	ands	r3, r3, #8192	; 0x2000
   4306c:	bne	43054 <ftello64@plt+0x2cb14>
   43070:	ldrb	r2, [r1]
   43074:	cmp	r2, #0
   43078:	strb	r2, [r5]
   4307c:	movne	ip, r5
   43080:	beq	430bc <ftello64@plt+0x2cb7c>
   43084:	ldr	lr, [r0]
   43088:	lsl	r2, r2, #1
   4308c:	ldrh	r2, [lr, r2]
   43090:	ands	r2, r2, #8192	; 0x2000
   43094:	moveq	r3, r2
   43098:	beq	430a4 <ftello64@plt+0x2cb64>
   4309c:	cmp	r3, #0
   430a0:	moveq	r3, ip
   430a4:	ldrb	r2, [r1, #1]!
   430a8:	cmp	r2, #0
   430ac:	strb	r2, [ip, #1]!
   430b0:	bne	43084 <ftello64@plt+0x2cb44>
   430b4:	cmp	r3, #0
   430b8:	strbne	r2, [r3]
   430bc:	mov	r0, r5
   430c0:	pop	{r4, r5, r6, pc}
   430c4:	strb	r4, [r5]
   430c8:	mov	r0, r5
   430cc:	pop	{r4, r5, r6, pc}
   430d0:	push	{r4, r5, r6, lr}
   430d4:	mov	r5, r0
   430d8:	ldrb	r4, [r0]
   430dc:	cmp	r4, #0
   430e0:	beq	43124 <ftello64@plt+0x2cbe4>
   430e4:	bl	15bec <__ctype_b_loc@plt>
   430e8:	mov	r2, r5
   430ec:	mov	r1, #0
   430f0:	ldr	r0, [r0]
   430f4:	lsl	r4, r4, #1
   430f8:	ldrh	r3, [r0, r4]
   430fc:	ands	r3, r3, #8192	; 0x2000
   43100:	moveq	r1, r3
   43104:	beq	43110 <ftello64@plt+0x2cbd0>
   43108:	cmp	r1, #0
   4310c:	moveq	r1, r2
   43110:	ldrb	r4, [r2, #1]!
   43114:	cmp	r4, #0
   43118:	bne	430f4 <ftello64@plt+0x2cbb4>
   4311c:	cmp	r1, #0
   43120:	strbne	r4, [r1]
   43124:	mov	r0, r5
   43128:	pop	{r4, r5, r6, pc}
   4312c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   43130:	subs	r9, r1, #0
   43134:	beq	43194 <ftello64@plt+0x2cc54>
   43138:	mov	r7, r2
   4313c:	mov	sl, r0
   43140:	mov	r4, r0
   43144:	add	r8, r0, r9
   43148:	mov	r5, #0
   4314c:	ldrb	r1, [r4]
   43150:	mov	r0, r7
   43154:	bl	15d24 <strchr@plt>
   43158:	mov	r6, r4
   4315c:	add	r4, r4, #1
   43160:	cmp	r0, #0
   43164:	moveq	r5, r0
   43168:	beq	43174 <ftello64@plt+0x2cc34>
   4316c:	cmp	r5, #0
   43170:	moveq	r5, r6
   43174:	cmp	r4, r8
   43178:	bne	4314c <ftello64@plt+0x2cc0c>
   4317c:	cmp	r5, #0
   43180:	beq	43194 <ftello64@plt+0x2cc54>
   43184:	mov	r3, #0
   43188:	sub	r0, r5, sl
   4318c:	strb	r3, [r5]
   43190:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   43194:	mov	r0, r9
   43198:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4319c:	ldr	r2, [pc]	; 431a4 <ftello64@plt+0x2cc64>
   431a0:	b	4312c <ftello64@plt+0x2cbec>
   431a4:			; <UNDEFINED> instruction: 0x0006abb8
   431a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   431ac:	subs	r9, r1, #0
   431b0:	beq	43208 <ftello64@plt+0x2ccc8>
   431b4:	mov	r7, r2
   431b8:	mov	sl, r0
   431bc:	mov	r4, r0
   431c0:	add	r8, r0, r9
   431c4:	mov	r6, #0
   431c8:	ldrb	r1, [r4]
   431cc:	mov	r0, r7
   431d0:	bl	15d24 <strchr@plt>
   431d4:	mov	r5, r4
   431d8:	add	r4, r4, #1
   431dc:	cmp	r0, #0
   431e0:	moveq	r6, r0
   431e4:	beq	431f0 <ftello64@plt+0x2ccb0>
   431e8:	cmp	r6, #0
   431ec:	moveq	r6, r5
   431f0:	cmp	r4, r8
   431f4:	bne	431c8 <ftello64@plt+0x2cc88>
   431f8:	cmp	r6, #0
   431fc:	beq	43208 <ftello64@plt+0x2ccc8>
   43200:	sub	r0, r6, sl
   43204:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   43208:	mov	r0, r9
   4320c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   43210:	ldr	r2, [pc]	; 43218 <ftello64@plt+0x2ccd8>
   43214:	b	431a8 <ftello64@plt+0x2cc68>
   43218:			; <UNDEFINED> instruction: 0x0006abb8
   4321c:	push	{r4, lr}
   43220:	mov	r1, #47	; 0x2f
   43224:	mov	r4, r0
   43228:	bl	16138 <strrchr@plt>
   4322c:	cmp	r0, #0
   43230:	beq	43240 <ftello64@plt+0x2cd00>
   43234:	add	r0, r0, #1
   43238:	pop	{r4, lr}
   4323c:	b	15fc4 <gcry_xstrdup@plt>
   43240:	mov	r0, r4
   43244:	pop	{r4, lr}
   43248:	b	15fc4 <gcry_xstrdup@plt>
   4324c:	push	{r4, r5, r6, lr}
   43250:	mov	r1, #47	; 0x2f
   43254:	mov	r5, r0
   43258:	bl	16138 <strrchr@plt>
   4325c:	cmp	r0, #0
   43260:	beq	43288 <ftello64@plt+0x2cd48>
   43264:	sub	r4, r0, r5
   43268:	add	r0, r4, #1
   4326c:	bl	152e0 <gcry_xmalloc@plt>
   43270:	mov	r2, r4
   43274:	mov	r1, r5
   43278:	bl	15ef8 <strncpy@plt>
   4327c:	mov	r2, #0
   43280:	strb	r2, [r0, r4]
   43284:	pop	{r4, r5, r6, pc}
   43288:	ldr	r0, [pc, #4]	; 43294 <ftello64@plt+0x2cd54>
   4328c:	pop	{r4, r5, r6, lr}
   43290:	b	15fc4 <gcry_xstrdup@plt>
   43294:	andeq	fp, r6, r8, lsl #4
   43298:	push	{r0, r1, r2, r3}
   4329c:	mov	r0, #1
   432a0:	push	{r4, lr}
   432a4:	sub	sp, sp, #8
   432a8:	ldr	r4, [pc, #60]	; 432ec <ftello64@plt+0x2cdac>
   432ac:	add	r3, sp, #20
   432b0:	mov	r2, r3
   432b4:	ldr	ip, [r4]
   432b8:	ldr	r1, [sp, #16]
   432bc:	str	r3, [sp]
   432c0:	str	ip, [sp, #4]
   432c4:	bl	426b0 <ftello64@plt+0x2c170>
   432c8:	ldr	r2, [sp, #4]
   432cc:	ldr	r3, [r4]
   432d0:	cmp	r2, r3
   432d4:	bne	432e8 <ftello64@plt+0x2cda8>
   432d8:	add	sp, sp, #8
   432dc:	pop	{r4, lr}
   432e0:	add	sp, sp, #16
   432e4:	bx	lr
   432e8:	bl	15748 <__stack_chk_fail@plt>
   432ec:	andeq	pc, r7, r8, lsl #15
   432f0:	push	{r0, r1, r2, r3}
   432f4:	mov	r0, #0
   432f8:	push	{r4, lr}
   432fc:	sub	sp, sp, #8
   43300:	ldr	r4, [pc, #60]	; 43344 <ftello64@plt+0x2ce04>
   43304:	add	r3, sp, #20
   43308:	mov	r2, r3
   4330c:	ldr	ip, [r4]
   43310:	ldr	r1, [sp, #16]
   43314:	str	r3, [sp]
   43318:	str	ip, [sp, #4]
   4331c:	bl	426b0 <ftello64@plt+0x2c170>
   43320:	ldr	r2, [sp, #4]
   43324:	ldr	r3, [r4]
   43328:	cmp	r2, r3
   4332c:	bne	43340 <ftello64@plt+0x2ce00>
   43330:	add	sp, sp, #8
   43334:	pop	{r4, lr}
   43338:	add	sp, sp, #16
   4333c:	bx	lr
   43340:	bl	15748 <__stack_chk_fail@plt>
   43344:	andeq	pc, r7, r8, lsl #15
   43348:	push	{r0, r1, r2, r3}
   4334c:	mov	r0, #3
   43350:	push	{r4, lr}
   43354:	sub	sp, sp, #8
   43358:	ldr	r4, [pc, #60]	; 4339c <ftello64@plt+0x2ce5c>
   4335c:	add	r3, sp, #20
   43360:	mov	r2, r3
   43364:	ldr	ip, [r4]
   43368:	ldr	r1, [sp, #16]
   4336c:	str	r3, [sp]
   43370:	str	ip, [sp, #4]
   43374:	bl	426b0 <ftello64@plt+0x2c170>
   43378:	ldr	r2, [sp, #4]
   4337c:	ldr	r3, [r4]
   43380:	cmp	r2, r3
   43384:	bne	43398 <ftello64@plt+0x2ce58>
   43388:	add	sp, sp, #8
   4338c:	pop	{r4, lr}
   43390:	add	sp, sp, #16
   43394:	bx	lr
   43398:	bl	15748 <__stack_chk_fail@plt>
   4339c:	andeq	pc, r7, r8, lsl #15
   433a0:	push	{r0, r1, r2, r3}
   433a4:	mov	r0, #2
   433a8:	push	{r4, lr}
   433ac:	sub	sp, sp, #8
   433b0:	ldr	r4, [pc, #60]	; 433f4 <ftello64@plt+0x2ceb4>
   433b4:	add	r3, sp, #20
   433b8:	mov	r2, r3
   433bc:	ldr	ip, [r4]
   433c0:	ldr	r1, [sp, #16]
   433c4:	str	r3, [sp]
   433c8:	str	ip, [sp, #4]
   433cc:	bl	426b0 <ftello64@plt+0x2c170>
   433d0:	ldr	r2, [sp, #4]
   433d4:	ldr	r3, [r4]
   433d8:	cmp	r2, r3
   433dc:	bne	433f0 <ftello64@plt+0x2ceb0>
   433e0:	add	sp, sp, #8
   433e4:	pop	{r4, lr}
   433e8:	add	sp, sp, #16
   433ec:	bx	lr
   433f0:	bl	15748 <__stack_chk_fail@plt>
   433f4:	andeq	pc, r7, r8, lsl #15
   433f8:	b	15424 <strcmp@plt>
   433fc:	push	{r4, r5, r6, lr}
   43400:	mov	lr, r0
   43404:	ldrb	ip, [r0]
   43408:	cmp	ip, #9
   4340c:	cmpne	ip, #32
   43410:	bne	43424 <ftello64@plt+0x2cee4>
   43414:	ldrb	ip, [lr, #1]!
   43418:	cmp	ip, #9
   4341c:	cmpne	ip, #32
   43420:	beq	43414 <ftello64@plt+0x2ced4>
   43424:	sub	r6, ip, #48	; 0x30
   43428:	mov	r0, #0
   4342c:	uxtb	r3, r6
   43430:	cmp	r3, #9
   43434:	mov	r1, #0
   43438:	pophi	{r4, r5, r6, pc}
   4343c:	lsl	r2, r1, #2
   43440:	lsl	r3, r0, #2
   43444:	adds	r3, r3, r0
   43448:	orr	r2, r2, r0, lsr #30
   4344c:	ldrb	ip, [lr, #1]!
   43450:	adc	r2, r2, r1
   43454:	adds	r4, r3, r3
   43458:	adc	r5, r2, r2
   4345c:	adds	r0, r4, r6
   43460:	adc	r1, r5, r6, asr #31
   43464:	sub	r6, ip, #48	; 0x30
   43468:	uxtb	r3, r6
   4346c:	cmp	r3, #9
   43470:	bls	4343c <ftello64@plt+0x2cefc>
   43474:	pop	{r4, r5, r6, pc}
   43478:	ldrb	r2, [r0]
   4347c:	sub	r3, r2, #48	; 0x30
   43480:	uxtb	r1, r3
   43484:	cmp	r1, #9
   43488:	bls	434b0 <ftello64@plt+0x2cf70>
   4348c:	sub	r3, r2, #65	; 0x41
   43490:	cmp	r3, #5
   43494:	subls	r3, r2, #55	; 0x37
   43498:	lslls	r3, r3, #4
   4349c:	bls	434b4 <ftello64@plt+0x2cf74>
   434a0:	sub	r3, r2, #97	; 0x61
   434a4:	cmp	r3, #5
   434a8:	bhi	434f8 <ftello64@plt+0x2cfb8>
   434ac:	sub	r3, r2, #87	; 0x57
   434b0:	lsl	r3, r3, #4
   434b4:	ldrb	r2, [r0, #1]
   434b8:	sub	r0, r2, #48	; 0x30
   434bc:	uxtb	r1, r0
   434c0:	cmp	r1, #9
   434c4:	bls	434d8 <ftello64@plt+0x2cf98>
   434c8:	sub	r1, r2, #65	; 0x41
   434cc:	cmp	r1, #5
   434d0:	bhi	434e0 <ftello64@plt+0x2cfa0>
   434d4:	sub	r0, r2, #55	; 0x37
   434d8:	add	r0, r0, r3
   434dc:	bx	lr
   434e0:	sub	r1, r2, #97	; 0x61
   434e4:	cmp	r1, #5
   434e8:	bhi	434f8 <ftello64@plt+0x2cfb8>
   434ec:	sub	r0, r2, #87	; 0x57
   434f0:	add	r0, r0, r3
   434f4:	bx	lr
   434f8:	mvn	r0, #0
   434fc:	bx	lr
   43500:	subs	r3, r1, #0
   43504:	beq	4350c <ftello64@plt+0x2cfcc>
   43508:	b	42cc8 <ftello64@plt+0x2c788>
   4350c:	mov	r0, r3
   43510:	bx	lr
   43514:	sub	r0, r0, #65	; 0x41
   43518:	cmp	r0, #25
   4351c:	movhi	r0, #0
   43520:	movls	r0, #1
   43524:	bx	lr
   43528:	sub	r0, r0, #97	; 0x61
   4352c:	cmp	r0, #25
   43530:	movhi	r0, #0
   43534:	movls	r0, #1
   43538:	bx	lr
   4353c:	sub	r3, r0, #97	; 0x61
   43540:	cmp	r3, #25
   43544:	bicls	r0, r0, #32
   43548:	bx	lr
   4354c:	sub	r3, r0, #65	; 0x41
   43550:	cmp	r3, #25
   43554:	orrls	r0, r0, #32
   43558:	bx	lr
   4355c:	ldrb	r3, [r0]
   43560:	cmp	r3, #0
   43564:	bxeq	lr
   43568:	mov	r1, r0
   4356c:	tst	r3, #128	; 0x80
   43570:	moveq	r2, #1
   43574:	movne	r2, #0
   43578:	sub	ip, r3, #65	; 0x41
   4357c:	cmp	ip, #25
   43580:	movhi	r2, #0
   43584:	andls	r2, r2, #1
   43588:	cmp	r2, #0
   4358c:	orrne	r3, r3, #32
   43590:	strbne	r3, [r1]
   43594:	ldrb	r3, [r1, #1]!
   43598:	cmp	r3, #0
   4359c:	bne	4356c <ftello64@plt+0x2d02c>
   435a0:	bx	lr
   435a4:	cmp	r0, r1
   435a8:	beq	43664 <ftello64@plt+0x2d124>
   435ac:	push	{r4, r5, lr}
   435b0:	ldrb	r2, [r0]
   435b4:	ldrb	r3, [r1]
   435b8:	cmp	r2, #0
   435bc:	bne	43604 <ftello64@plt+0x2d0c4>
   435c0:	b	43638 <ftello64@plt+0x2d0f8>
   435c4:	cmp	r3, r2
   435c8:	sub	ip, r2, #97	; 0x61
   435cc:	beq	435f4 <ftello64@plt+0x2d0b4>
   435d0:	cmp	ip, #25
   435d4:	sub	r4, r3, #97	; 0x61
   435d8:	mov	lr, r2
   435dc:	bicls	lr, r2, #32
   435e0:	cmp	r4, #25
   435e4:	bicls	r3, r3, #32
   435e8:	cmp	r3, lr
   435ec:	mov	r5, r2
   435f0:	bne	4364c <ftello64@plt+0x2d10c>
   435f4:	ldrb	r2, [r0, #1]!
   435f8:	ldrb	r3, [r1, #1]!
   435fc:	cmp	r2, #0
   43600:	beq	43638 <ftello64@plt+0x2d0f8>
   43604:	cmp	r3, #0
   43608:	bne	435c4 <ftello64@plt+0x2d084>
   4360c:	sub	r3, r2, #97	; 0x61
   43610:	cmp	r3, #25
   43614:	mov	r5, r2
   43618:	mov	r3, #0
   4361c:	bhi	43630 <ftello64@plt+0x2d0f0>
   43620:	bic	r5, r2, #32
   43624:	sub	r2, r3, #97	; 0x61
   43628:	cmp	r2, #25
   4362c:	bicls	r3, r3, #32
   43630:	sub	r0, r5, r3
   43634:	pop	{r4, r5, pc}
   43638:	cmp	r3, #0
   4363c:	movne	r5, #0
   43640:	bne	43624 <ftello64@plt+0x2d0e4>
   43644:	mov	r0, #0
   43648:	pop	{r4, r5, pc}
   4364c:	ldrb	r3, [r1]
   43650:	cmp	r3, r2
   43654:	beq	43644 <ftello64@plt+0x2d104>
   43658:	cmp	ip, #25
   4365c:	bls	43620 <ftello64@plt+0x2d0e0>
   43660:	b	43624 <ftello64@plt+0x2d0e4>
   43664:	mov	r0, #0
   43668:	bx	lr
   4366c:	cmp	r2, #0
   43670:	cmpne	r0, r1
   43674:	beq	436dc <ftello64@plt+0x2d19c>
   43678:	push	{r4, r5, lr}
   4367c:	sub	r1, r1, #1
   43680:	sub	r4, r0, #1
   43684:	b	43690 <ftello64@plt+0x2d150>
   43688:	cmp	r3, ip
   4368c:	bne	436d4 <ftello64@plt+0x2d194>
   43690:	ldrb	r3, [r4, #1]!
   43694:	sub	ip, r3, #65	; 0x41
   43698:	cmp	ip, #25
   4369c:	ldrb	ip, [r1, #1]!
   436a0:	mvn	lr, r4
   436a4:	add	lr, lr, r2
   436a8:	sub	r5, ip, #65	; 0x41
   436ac:	orrls	r3, r3, #32
   436b0:	cmp	r5, #25
   436b4:	orrls	ip, ip, #32
   436b8:	cmn	r0, lr
   436bc:	moveq	lr, #1
   436c0:	movne	lr, #0
   436c4:	cmp	r3, #0
   436c8:	moveq	lr, #1
   436cc:	cmp	lr, #0
   436d0:	beq	43688 <ftello64@plt+0x2d148>
   436d4:	sub	r0, r3, ip
   436d8:	pop	{r4, r5, pc}
   436dc:	mov	r0, #0
   436e0:	bx	lr
   436e4:	cmp	r1, r0
   436e8:	beq	436f0 <ftello64@plt+0x2d1b0>
   436ec:	b	42d10 <ftello64@plt+0x2c7d0>
   436f0:	mov	r0, #0
   436f4:	bx	lr
   436f8:	cmp	r0, r1
   436fc:	beq	4375c <ftello64@plt+0x2d21c>
   43700:	ldrb	r2, [r0]
   43704:	ldrb	ip, [r1]
   43708:	cmp	r2, #0
   4370c:	beq	43744 <ftello64@plt+0x2d204>
   43710:	clz	r3, ip
   43714:	lsr	r3, r3, #5
   43718:	b	43734 <ftello64@plt+0x2d1f4>
   4371c:	ldrb	r2, [r0, #1]!
   43720:	ldrb	ip, [r1, #1]!
   43724:	clz	r3, ip
   43728:	cmp	r2, #0
   4372c:	lsr	r3, r3, #5
   43730:	beq	43744 <ftello64@plt+0x2d204>
   43734:	cmp	ip, r2
   43738:	orrne	r3, r3, #1
   4373c:	cmp	r3, #0
   43740:	beq	4371c <ftello64@plt+0x2d1dc>
   43744:	cmp	ip, r2
   43748:	beq	4375c <ftello64@plt+0x2d21c>
   4374c:	sxtb	r2, r2
   43750:	sxtb	r0, ip
   43754:	sub	r0, r2, r0
   43758:	bx	lr
   4375c:	mov	r0, #0
   43760:	bx	lr
   43764:	push	{r4, r5, r6, r7, r8, lr}
   43768:	subs	r7, r3, #0
   4376c:	mov	r4, r0
   43770:	beq	437d0 <ftello64@plt+0x2d290>
   43774:	cmp	r7, r1
   43778:	bhi	437c8 <ftello64@plt+0x2d288>
   4377c:	sub	r1, r1, r7
   43780:	adds	r5, r0, r1
   43784:	bcs	437c8 <ftello64@plt+0x2d288>
   43788:	cmp	r0, r2
   4378c:	mov	r6, r2
   43790:	beq	437d0 <ftello64@plt+0x2d290>
   43794:	mov	r2, r7
   43798:	mov	r1, r6
   4379c:	mov	r0, r4
   437a0:	bl	42d10 <ftello64@plt+0x2c7d0>
   437a4:	cmp	r0, #0
   437a8:	beq	437d0 <ftello64@plt+0x2d290>
   437ac:	add	r4, r4, #1
   437b0:	cmp	r5, r4
   437b4:	bcc	437c8 <ftello64@plt+0x2d288>
   437b8:	cmp	r6, r4
   437bc:	bne	43794 <ftello64@plt+0x2d254>
   437c0:	mov	r0, r6
   437c4:	pop	{r4, r5, r6, r7, r8, pc}
   437c8:	mov	r0, #0
   437cc:	pop	{r4, r5, r6, r7, r8, pc}
   437d0:	mov	r0, r4
   437d4:	pop	{r4, r5, r6, r7, r8, pc}
   437d8:	push	{r4, r5, r6, lr}
   437dc:	mov	r5, r0
   437e0:	ldrb	r4, [r0]
   437e4:	cmp	r4, #0
   437e8:	beq	4380c <ftello64@plt+0x2d2cc>
   437ec:	bl	15b80 <__ctype_tolower_loc@plt>
   437f0:	mov	r3, r5
   437f4:	ldr	r2, [r0]
   437f8:	ldr	r2, [r2, r4, lsl #2]
   437fc:	strb	r2, [r3]
   43800:	ldrb	r4, [r3, #1]!
   43804:	cmp	r4, #0
   43808:	bne	437f4 <ftello64@plt+0x2d2b4>
   4380c:	mov	r0, r5
   43810:	pop	{r4, r5, r6, pc}
   43814:	cmp	r2, #0
   43818:	beq	4386c <ftello64@plt+0x2d32c>
   4381c:	push	{r4, r5, r6, r7, r8, lr}
   43820:	sub	r4, r0, #1
   43824:	add	r8, r4, r2
   43828:	sub	r7, r1, #1
   4382c:	ldrb	r5, [r4, #1]!
   43830:	ldrb	r6, [r7, #1]!
   43834:	cmp	r5, r6
   43838:	beq	43854 <ftello64@plt+0x2d314>
   4383c:	bl	15b8c <__ctype_toupper_loc@plt>
   43840:	ldr	r3, [r0]
   43844:	ldr	r2, [r3, r5, lsl #2]
   43848:	ldr	r3, [r3, r6, lsl #2]
   4384c:	cmp	r2, r3
   43850:	bne	43864 <ftello64@plt+0x2d324>
   43854:	cmp	r8, r4
   43858:	bne	4382c <ftello64@plt+0x2d2ec>
   4385c:	mov	r0, #0
   43860:	pop	{r4, r5, r6, r7, r8, pc}
   43864:	sub	r0, r5, r6
   43868:	pop	{r4, r5, r6, r7, r8, pc}
   4386c:	mov	r0, r2
   43870:	bx	lr
   43874:	cmp	r0, #0
   43878:	bxeq	lr
   4387c:	mov	r2, #1
   43880:	b	42ad4 <ftello64@plt+0x2c594>
   43884:	cmp	r0, #0
   43888:	bxeq	lr
   4388c:	mov	r2, #0
   43890:	b	42ad4 <ftello64@plt+0x2c594>
   43894:	push	{r0, r1, r2, r3}
   43898:	push	{r4, lr}
   4389c:	sub	sp, sp, #8
   438a0:	ldr	r4, [pc, #80]	; 438f8 <ftello64@plt+0x2d3b8>
   438a4:	ldr	r0, [sp, #16]
   438a8:	ldr	r3, [r4]
   438ac:	cmp	r0, #0
   438b0:	str	r3, [sp, #4]
   438b4:	beq	438e8 <ftello64@plt+0x2d3a8>
   438b8:	add	r3, sp, #20
   438bc:	mov	r1, r3
   438c0:	str	r3, [sp]
   438c4:	bl	425e0 <ftello64@plt+0x2c0a0>
   438c8:	ldr	r2, [sp, #4]
   438cc:	ldr	r3, [r4]
   438d0:	cmp	r2, r3
   438d4:	bne	438f4 <ftello64@plt+0x2d3b4>
   438d8:	add	sp, sp, #8
   438dc:	pop	{r4, lr}
   438e0:	add	sp, sp, #16
   438e4:	bx	lr
   438e8:	ldr	r0, [pc, #12]	; 438fc <ftello64@plt+0x2d3bc>
   438ec:	bl	16498 <gcry_strdup@plt>
   438f0:	b	438c8 <ftello64@plt+0x2d388>
   438f4:	bl	15748 <__stack_chk_fail@plt>
   438f8:	andeq	pc, r7, r8, lsl #15
   438fc:			; <UNDEFINED> instruction: 0x0006abbc
   43900:	push	{r0, r1, r2, r3}
   43904:	push	{r4, lr}
   43908:	sub	sp, sp, #8
   4390c:	ldr	r4, [pc, #144]	; 439a4 <ftello64@plt+0x2d464>
   43910:	ldr	r0, [sp, #16]
   43914:	ldr	r3, [r4]
   43918:	cmp	r0, #0
   4391c:	str	r3, [sp, #4]
   43920:	beq	4395c <ftello64@plt+0x2d41c>
   43924:	add	r3, sp, #20
   43928:	mov	r1, r3
   4392c:	str	r3, [sp]
   43930:	bl	425e0 <ftello64@plt+0x2c0a0>
   43934:	cmp	r0, #0
   43938:	beq	4396c <ftello64@plt+0x2d42c>
   4393c:	ldr	r2, [sp, #4]
   43940:	ldr	r3, [r4]
   43944:	cmp	r2, r3
   43948:	bne	43968 <ftello64@plt+0x2d428>
   4394c:	add	sp, sp, #8
   43950:	pop	{r4, lr}
   43954:	add	sp, sp, #16
   43958:	bx	lr
   4395c:	ldr	r0, [pc, #68]	; 439a8 <ftello64@plt+0x2d468>
   43960:	bl	15fc4 <gcry_xstrdup@plt>
   43964:	b	43934 <ftello64@plt+0x2d3f4>
   43968:	bl	15748 <__stack_chk_fail@plt>
   4396c:	bl	15e20 <__errno_location@plt>
   43970:	ldr	r3, [pc, #52]	; 439ac <ftello64@plt+0x2d46c>
   43974:	ldr	r3, [r3]
   43978:	ldr	r2, [r0]
   4397c:	cmp	r2, #22
   43980:	moveq	r2, #37	; 0x25
   43984:	moveq	r1, #1
   43988:	ldreq	r0, [pc, #32]	; 439b0 <ftello64@plt+0x2d470>
   4398c:	movne	r2, #22
   43990:	movne	r1, #1
   43994:	ldrne	r0, [pc, #24]	; 439b4 <ftello64@plt+0x2d474>
   43998:	bl	158e0 <fwrite@plt>
   4399c:	mov	r0, #2
   439a0:	bl	15c1c <exit@plt>
   439a4:	andeq	pc, r7, r8, lsl #15
   439a8:			; <UNDEFINED> instruction: 0x0006abbc
   439ac:	andeq	r0, r8, r0, asr sl
   439b0:	andeq	sl, r6, r0, asr #23
   439b4:	andeq	sl, r6, r8, ror #23
   439b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   439bc:	mov	r6, r2
   439c0:	mov	r7, r3
   439c4:	mov	r8, r0
   439c8:	mov	r5, r1
   439cc:	bl	15d24 <strchr@plt>
   439d0:	cmp	r0, #0
   439d4:	beq	43a60 <ftello64@plt+0x2d520>
   439d8:	mov	r4, #1
   439dc:	b	439e4 <ftello64@plt+0x2d4a4>
   439e0:	mov	r4, r3
   439e4:	add	r0, r0, #1
   439e8:	mov	r1, r5
   439ec:	bl	15d24 <strchr@plt>
   439f0:	add	r3, r4, #1
   439f4:	cmp	r0, #0
   439f8:	bne	439e0 <ftello64@plt+0x2d4a0>
   439fc:	add	r0, r4, #2
   43a00:	mov	r1, #4
   43a04:	bl	15eec <gcry_calloc@plt>
   43a08:	subs	r9, r0, #0
   43a0c:	beq	43a58 <ftello64@plt+0x2d518>
   43a10:	str	r8, [r9]
   43a14:	mov	r0, r8
   43a18:	mov	r1, r5
   43a1c:	bl	15d24 <strchr@plt>
   43a20:	subs	r3, r0, #0
   43a24:	beq	43a68 <ftello64@plt+0x2d528>
   43a28:	mov	r8, r9
   43a2c:	mov	r4, #1
   43a30:	add	r0, r3, #1
   43a34:	strb	r6, [r3]
   43a38:	str	r0, [r8, #4]!
   43a3c:	mov	r1, r5
   43a40:	bl	15d24 <strchr@plt>
   43a44:	add	r4, r4, #1
   43a48:	subs	r3, r0, #0
   43a4c:	bne	43a30 <ftello64@plt+0x2d4f0>
   43a50:	cmp	r7, #0
   43a54:	strne	r4, [r7]
   43a58:	mov	r0, r9
   43a5c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   43a60:	mov	r0, #2
   43a64:	b	43a00 <ftello64@plt+0x2d4c0>
   43a68:	mov	r4, #1
   43a6c:	b	43a50 <ftello64@plt+0x2d510>
   43a70:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   43a74:	mov	r8, r0
   43a78:	mov	r6, r1
   43a7c:	bl	16294 <strpbrk@plt>
   43a80:	cmp	r0, #0
   43a84:	beq	43c3c <ftello64@plt+0x2d6fc>
   43a88:	mov	r5, #1
   43a8c:	b	43a94 <ftello64@plt+0x2d554>
   43a90:	mov	r5, r3
   43a94:	add	r0, r0, #1
   43a98:	mov	r1, r6
   43a9c:	bl	16294 <strpbrk@plt>
   43aa0:	add	r3, r5, #1
   43aa4:	cmp	r0, #0
   43aa8:	bne	43a90 <ftello64@plt+0x2d550>
   43aac:	add	r5, r5, #2
   43ab0:	tst	r5, #-1073741824	; 0xc0000000
   43ab4:	lsl	r5, r5, #2
   43ab8:	bne	43b88 <ftello64@plt+0x2d648>
   43abc:	mov	r0, r8
   43ac0:	bl	15cb8 <strlen@plt>
   43ac4:	add	r0, r0, #1
   43ac8:	adds	r0, r5, r0
   43acc:	movcs	r7, #1
   43ad0:	movcc	r7, #0
   43ad4:	bcs	43b88 <ftello64@plt+0x2d648>
   43ad8:	bl	15364 <gcry_malloc@plt>
   43adc:	subs	r9, r0, #0
   43ae0:	beq	43b94 <ftello64@plt+0x2d654>
   43ae4:	add	r5, r9, r5
   43ae8:	mov	r1, r8
   43aec:	mov	r0, r5
   43af0:	bl	15970 <strcpy@plt>
   43af4:	mov	r4, r5
   43af8:	sub	r8, r9, #4
   43afc:	mov	sl, r7
   43b00:	mov	r1, r6
   43b04:	mov	r0, r4
   43b08:	bl	16294 <strpbrk@plt>
   43b0c:	cmp	r0, #0
   43b10:	beq	43b9c <ftello64@plt+0x2d65c>
   43b14:	strb	sl, [r0]
   43b18:	ldrb	r3, [r4]
   43b1c:	cmp	r3, #32
   43b20:	cmpne	r3, #9
   43b24:	bne	43b38 <ftello64@plt+0x2d5f8>
   43b28:	ldrb	r3, [r4, #1]!
   43b2c:	cmp	r3, #9
   43b30:	cmpne	r3, #32
   43b34:	beq	43b28 <ftello64@plt+0x2d5e8>
   43b38:	sub	r3, r0, #1
   43b3c:	cmp	r3, r4
   43b40:	bcc	43b78 <ftello64@plt+0x2d638>
   43b44:	ldrb	r2, [r0, #-1]
   43b48:	cmp	r2, #9
   43b4c:	cmpne	r2, #32
   43b50:	bne	43b78 <ftello64@plt+0x2d638>
   43b54:	sub	r1, r4, #1
   43b58:	b	43b6c <ftello64@plt+0x2d62c>
   43b5c:	ldrb	r2, [r3]
   43b60:	cmp	r2, #9
   43b64:	cmpne	r2, #32
   43b68:	bne	43b78 <ftello64@plt+0x2d638>
   43b6c:	strb	sl, [r3], #-1
   43b70:	cmp	r3, r1
   43b74:	bne	43b5c <ftello64@plt+0x2d61c>
   43b78:	str	r4, [r8, #4]!
   43b7c:	add	r7, r7, #1
   43b80:	add	r4, r0, #1
   43b84:	b	43b00 <ftello64@plt+0x2d5c0>
   43b88:	mov	r0, #12
   43b8c:	bl	161a4 <gpg_err_set_errno@plt>
   43b90:	mov	r9, #0
   43b94:	mov	r0, r9
   43b98:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   43b9c:	ldrb	r3, [r4]
   43ba0:	cmp	r3, #32
   43ba4:	cmpne	r3, #9
   43ba8:	bne	43bbc <ftello64@plt+0x2d67c>
   43bac:	ldrb	r3, [r4, #1]!
   43bb0:	cmp	r3, #9
   43bb4:	cmpne	r3, #32
   43bb8:	beq	43bac <ftello64@plt+0x2d66c>
   43bbc:	mov	r0, r4
   43bc0:	bl	15cb8 <strlen@plt>
   43bc4:	sub	r0, r0, #1
   43bc8:	adds	r3, r4, r0
   43bcc:	bcs	43c04 <ftello64@plt+0x2d6c4>
   43bd0:	ldrb	r2, [r4, r0]
   43bd4:	cmp	r2, #9
   43bd8:	cmpne	r2, #32
   43bdc:	bne	43c04 <ftello64@plt+0x2d6c4>
   43be0:	mov	r1, #0
   43be4:	b	43bf8 <ftello64@plt+0x2d6b8>
   43be8:	ldrb	r2, [r3]
   43bec:	cmp	r2, #9
   43bf0:	cmpne	r2, #32
   43bf4:	bne	43c04 <ftello64@plt+0x2d6c4>
   43bf8:	strb	r1, [r3], #-1
   43bfc:	cmp	r3, r4
   43c00:	bcs	43be8 <ftello64@plt+0x2d6a8>
   43c04:	lsl	r3, r7, #2
   43c08:	add	r2, r3, #8
   43c0c:	add	r2, r9, r2
   43c10:	add	r3, r9, r3
   43c14:	cmp	r5, r2
   43c18:	mov	r2, #0
   43c1c:	str	r4, [r9, r7, lsl #2]
   43c20:	str	r2, [r3, #4]
   43c24:	beq	43b94 <ftello64@plt+0x2d654>
   43c28:	ldr	r3, [pc, #20]	; 43c44 <ftello64@plt+0x2d704>
   43c2c:	ldr	r2, [pc, #20]	; 43c48 <ftello64@plt+0x2d708>
   43c30:	ldr	r1, [pc, #20]	; 43c4c <ftello64@plt+0x2d70c>
   43c34:	ldr	r0, [pc, #20]	; 43c50 <ftello64@plt+0x2d710>
   43c38:	bl	16504 <__assert_fail@plt>
   43c3c:	mov	r5, #8
   43c40:	b	43abc <ftello64@plt+0x2d57c>
   43c44:	andeq	sl, r6, ip, ror #22
   43c48:	andeq	r0, r0, r2, lsl r5
   43c4c:	andeq	sl, r6, r8, ror fp
   43c50:	andeq	sl, r6, r0, lsl #24
   43c54:	push	{r4, r5, r6, r7, r8, lr}
   43c58:	mov	r6, r2
   43c5c:	ldrb	r3, [r0]
   43c60:	cmp	r3, #32
   43c64:	bne	43c74 <ftello64@plt+0x2d734>
   43c68:	ldrb	r3, [r0, #1]!
   43c6c:	cmp	r3, #32
   43c70:	beq	43c68 <ftello64@plt+0x2d728>
   43c74:	cmp	r6, #0
   43c78:	beq	43cd8 <ftello64@plt+0x2d798>
   43c7c:	mov	r4, #0
   43c80:	sub	r5, r1, #4
   43c84:	mov	r7, r4
   43c88:	str	r0, [r5, #4]!
   43c8c:	mov	r1, #32
   43c90:	bl	15d24 <strchr@plt>
   43c94:	add	r4, r4, #1
   43c98:	subs	r3, r0, #0
   43c9c:	beq	43cd0 <ftello64@plt+0x2d790>
   43ca0:	mov	r0, r3
   43ca4:	strb	r7, [r0], #1
   43ca8:	ldrb	r3, [r3, #1]
   43cac:	cmp	r3, #32
   43cb0:	bne	43cc0 <ftello64@plt+0x2d780>
   43cb4:	ldrb	r3, [r0, #1]!
   43cb8:	cmp	r3, #32
   43cbc:	beq	43cb4 <ftello64@plt+0x2d774>
   43cc0:	cmp	r3, #0
   43cc4:	beq	43cd0 <ftello64@plt+0x2d790>
   43cc8:	cmp	r6, r4
   43ccc:	bne	43c88 <ftello64@plt+0x2d748>
   43cd0:	mov	r0, r4
   43cd4:	pop	{r4, r5, r6, r7, r8, pc}
   43cd8:	mov	r4, r6
   43cdc:	b	43cd0 <ftello64@plt+0x2d790>
   43ce0:	push	{r4, r5, r6, r7, r8, lr}
   43ce4:	subs	r7, r2, #0
   43ce8:	beq	43d38 <ftello64@plt+0x2d7f8>
   43cec:	mov	r4, #0
   43cf0:	sub	r5, r1, #4
   43cf4:	mov	r6, r4
   43cf8:	b	43d14 <ftello64@plt+0x2d7d4>
   43cfc:	strb	r6, [r0], #1
   43d00:	ldrb	r3, [r3, #1]
   43d04:	cmp	r3, #0
   43d08:	beq	43d30 <ftello64@plt+0x2d7f0>
   43d0c:	cmp	r7, r4
   43d10:	beq	43d30 <ftello64@plt+0x2d7f0>
   43d14:	str	r0, [r5, #4]!
   43d18:	mov	r1, #58	; 0x3a
   43d1c:	bl	15d24 <strchr@plt>
   43d20:	add	r4, r4, #1
   43d24:	subs	r3, r0, #0
   43d28:	mov	r0, r3
   43d2c:	bne	43cfc <ftello64@plt+0x2d7bc>
   43d30:	mov	r0, r4
   43d34:	pop	{r4, r5, r6, r7, r8, pc}
   43d38:	mov	r4, r7
   43d3c:	b	43d30 <ftello64@plt+0x2d7f0>
   43d40:	push	{r4, r5, r6, lr}
   43d44:	sub	sp, sp, #32
   43d48:	ldr	r4, [pc, #220]	; 43e2c <ftello64@plt+0x2d8ec>
   43d4c:	cmp	r0, #0
   43d50:	ldr	r3, [r4]
   43d54:	str	r3, [sp, #28]
   43d58:	beq	43e20 <ftello64@plt+0x2d8e0>
   43d5c:	mov	r5, r1
   43d60:	add	r3, sp, #12
   43d64:	add	r2, sp, #8
   43d68:	add	r1, sp, #4
   43d6c:	bl	42418 <ftello64@plt+0x2bed8>
   43d70:	subs	r6, r0, #0
   43d74:	beq	43e20 <ftello64@plt+0x2d8e0>
   43d78:	cmp	r5, #0
   43d7c:	beq	43df0 <ftello64@plt+0x2d8b0>
   43d80:	add	r1, sp, #16
   43d84:	mov	r0, r5
   43d88:	add	r3, sp, #24
   43d8c:	add	r2, sp, #20
   43d90:	bl	42418 <ftello64@plt+0x2bed8>
   43d94:	subs	r1, r0, #0
   43d98:	beq	43e20 <ftello64@plt+0x2d8e0>
   43d9c:	ldr	r3, [sp, #4]
   43da0:	ldr	r2, [sp, #16]
   43da4:	cmp	r3, r2
   43da8:	subne	r3, r3, r2
   43dac:	beq	43dc0 <ftello64@plt+0x2d880>
   43db0:	cmp	r3, #0
   43db4:	mvnlt	r0, #0
   43db8:	movge	r0, #1
   43dbc:	b	43df4 <ftello64@plt+0x2d8b4>
   43dc0:	ldr	r3, [sp, #8]
   43dc4:	ldr	r0, [sp, #20]
   43dc8:	cmp	r3, r0
   43dcc:	bne	43e0c <ftello64@plt+0x2d8cc>
   43dd0:	ldr	r3, [sp, #12]
   43dd4:	ldr	r0, [sp, #24]
   43dd8:	cmp	r3, r0
   43ddc:	bne	43e0c <ftello64@plt+0x2d8cc>
   43de0:	mov	r0, r6
   43de4:	bl	15424 <strcmp@plt>
   43de8:	subs	r3, r0, #0
   43dec:	bne	43db0 <ftello64@plt+0x2d870>
   43df0:	mov	r0, #0
   43df4:	ldr	r2, [sp, #28]
   43df8:	ldr	r3, [r4]
   43dfc:	cmp	r2, r3
   43e00:	bne	43e28 <ftello64@plt+0x2d8e8>
   43e04:	add	sp, sp, #32
   43e08:	pop	{r4, r5, r6, pc}
   43e0c:	sub	r3, r3, r0
   43e10:	cmp	r3, #0
   43e14:	mvnlt	r0, #0
   43e18:	movge	r0, #1
   43e1c:	b	43df4 <ftello64@plt+0x2d8b4>
   43e20:	mov	r0, #-2147483648	; 0x80000000
   43e24:	b	43df4 <ftello64@plt+0x2d8b4>
   43e28:	bl	15748 <__stack_chk_fail@plt>
   43e2c:	andeq	pc, r7, r8, lsl #15
   43e30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43e34:	sub	sp, sp, #12
   43e38:	mov	r7, r1
   43e3c:	str	r2, [sp]
   43e40:	bl	16498 <gcry_strdup@plt>
   43e44:	subs	r3, r0, #0
   43e48:	str	r3, [sp, #4]
   43e4c:	beq	44018 <ftello64@plt+0x2dad8>
   43e50:	mov	r6, #0
   43e54:	ldr	r9, [pc, #464]	; 4402c <ftello64@plt+0x2daec>
   43e58:	mov	r5, r6
   43e5c:	mov	r8, r6
   43e60:	mov	r4, r3
   43e64:	mov	fp, r3
   43e68:	mov	r1, r9
   43e6c:	mov	r0, fp
   43e70:	bl	15460 <strcspn@plt>
   43e74:	adds	sl, fp, r0
   43e78:	beq	43f18 <ftello64@plt+0x2d9d8>
   43e7c:	ldrb	fp, [sl]
   43e80:	cmp	fp, #10
   43e84:	beq	43f34 <ftello64@plt+0x2d9f4>
   43e88:	subs	r1, sl, r4
   43e8c:	beq	43e9c <ftello64@plt+0x2d95c>
   43e90:	mov	r0, r4
   43e94:	bl	42cc8 <ftello64@plt+0x2c788>
   43e98:	mov	r1, r0
   43e9c:	cmp	r7, r1
   43ea0:	bgt	43f4c <ftello64@plt+0x2da0c>
   43ea4:	ldr	r3, [sp]
   43ea8:	sub	ip, r1, r7
   43eac:	cmp	r3, r1
   43eb0:	sublt	r1, r1, r3
   43eb4:	lsl	ip, ip, #1
   43eb8:	sub	r0, r7, r5
   43ebc:	addlt	ip, ip, r1, lsl #2
   43ec0:	cmp	ip, r0
   43ec4:	movlt	ip, #0
   43ec8:	movge	ip, #1
   43ecc:	cmp	r5, #0
   43ed0:	movne	r5, ip
   43ed4:	moveq	r5, #0
   43ed8:	cmp	r5, #0
   43edc:	movne	sl, r8
   43ee0:	ldrbne	fp, [r8]
   43ee4:	cmp	fp, #0
   43ee8:	beq	43fcc <ftello64@plt+0x2da8c>
   43eec:	mov	fp, sl
   43ef0:	mov	r1, #10
   43ef4:	strb	r1, [fp], #1
   43ef8:	ldrb	r1, [sl, #1]
   43efc:	cmp	r1, #32
   43f00:	beq	43f7c <ftello64@plt+0x2da3c>
   43f04:	mov	r6, #0
   43f08:	mov	r5, r6
   43f0c:	mov	r8, r6
   43f10:	mov	r4, fp
   43f14:	b	43e68 <ftello64@plt+0x2d928>
   43f18:	ldr	sl, [sp, #4]
   43f1c:	mov	r0, sl
   43f20:	bl	15cb8 <strlen@plt>
   43f24:	add	sl, sl, r0
   43f28:	ldrb	fp, [sl]
   43f2c:	cmp	fp, #10
   43f30:	bne	43e88 <ftello64@plt+0x2d948>
   43f34:	add	r4, sl, #1
   43f38:	mov	r5, #0
   43f3c:	mov	fp, r4
   43f40:	mov	r8, r5
   43f44:	mov	r6, #1
   43f48:	b	43e68 <ftello64@plt+0x2d928>
   43f4c:	cmp	fp, #0
   43f50:	beq	43fcc <ftello64@plt+0x2da8c>
   43f54:	ldrb	r0, [sl, #1]
   43f58:	add	fp, sl, #1
   43f5c:	cmp	r0, #32
   43f60:	bne	43f70 <ftello64@plt+0x2da30>
   43f64:	ldrb	r0, [fp, #1]!
   43f68:	cmp	r0, #32
   43f6c:	beq	43f64 <ftello64@plt+0x2da24>
   43f70:	mov	r5, r1
   43f74:	mov	r8, sl
   43f78:	b	43e68 <ftello64@plt+0x2d928>
   43f7c:	ldrb	r1, [sl, #2]
   43f80:	cmp	r1, #32
   43f84:	bne	44024 <ftello64@plt+0x2dae4>
   43f88:	add	r2, sl, #3
   43f8c:	mov	r4, r2
   43f90:	add	r2, r2, #1
   43f94:	ldrb	r1, [r4]
   43f98:	cmp	r1, #32
   43f9c:	beq	43f8c <ftello64@plt+0x2da4c>
   43fa0:	mov	r0, r4
   43fa4:	bl	15cb8 <strlen@plt>
   43fa8:	mov	r6, #0
   43fac:	mov	r1, r4
   43fb0:	mov	r5, r6
   43fb4:	mov	r8, r6
   43fb8:	mov	r4, fp
   43fbc:	add	r2, r0, #1
   43fc0:	mov	r0, fp
   43fc4:	bl	15508 <memmove@plt>
   43fc8:	b	43e68 <ftello64@plt+0x2d928>
   43fcc:	ldr	r4, [sp, #4]
   43fd0:	mov	r0, r4
   43fd4:	bl	15cb8 <strlen@plt>
   43fd8:	ldr	r2, [pc, #80]	; 44030 <ftello64@plt+0x2daf0>
   43fdc:	mov	r1, r0
   43fe0:	mov	r0, r4
   43fe4:	bl	4312c <ftello64@plt+0x2cbec>
   43fe8:	cmp	r6, #0
   43fec:	bne	44018 <ftello64@plt+0x2dad8>
   43ff0:	ldrb	r3, [r4]
   43ff4:	cmp	r3, #0
   43ff8:	beq	44018 <ftello64@plt+0x2dad8>
   43ffc:	mov	r0, r4
   44000:	bl	15cb8 <strlen@plt>
   44004:	sub	r0, r0, #1
   44008:	ldrb	r3, [r4, r0]
   4400c:	cmp	r3, #10
   44010:	ldreq	r3, [sp, #4]
   44014:	strbeq	r6, [r3, r0]
   44018:	ldr	r0, [sp, #4]
   4401c:	add	sp, sp, #12
   44020:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44024:	add	r4, sl, #2
   44028:	b	43fa0 <ftello64@plt+0x2da60>
   4402c:	andeq	sl, r6, r4, lsr #24
   44030:	ldrdeq	r9, [r6], -r8
   44034:	cmp	r0, #0
   44038:	bxeq	lr
   4403c:	push	{r4, lr}
   44040:	ldr	r4, [r0]
   44044:	bl	156a0 <gcry_free@plt>
   44048:	subs	r0, r4, #0
   4404c:	bne	44040 <ftello64@plt+0x2db00>
   44050:	pop	{r4, pc}
   44054:	push	{r4, r5, r6, lr}
   44058:	subs	r4, r0, #0
   4405c:	popeq	{r4, r5, r6, pc}
   44060:	mov	r0, r4
   44064:	ldr	r5, [r0], #8
   44068:	bl	15cb8 <strlen@plt>
   4406c:	add	r1, r0, #12
   44070:	mov	r0, r4
   44074:	bl	499e8 <ftello64@plt+0x334a8>
   44078:	mov	r0, r4
   4407c:	bl	156a0 <gcry_free@plt>
   44080:	subs	r4, r5, #0
   44084:	bne	44060 <ftello64@plt+0x2db20>
   44088:	pop	{r4, r5, r6, pc}
   4408c:	push	{r4, r5, r6, lr}
   44090:	mov	r5, r0
   44094:	mov	r0, r1
   44098:	mov	r6, r1
   4409c:	bl	15cb8 <strlen@plt>
   440a0:	add	r0, r0, #12
   440a4:	bl	152e0 <gcry_xmalloc@plt>
   440a8:	mov	r3, #0
   440ac:	mov	r1, r6
   440b0:	mov	r4, r0
   440b4:	add	r0, r0, #8
   440b8:	str	r3, [r4, #4]
   440bc:	bl	15970 <strcpy@plt>
   440c0:	ldr	r3, [r5]
   440c4:	mov	r0, r4
   440c8:	str	r3, [r4]
   440cc:	str	r4, [r5]
   440d0:	pop	{r4, r5, r6, pc}
   440d4:	push	{r4, r5, r6, lr}
   440d8:	mov	r6, r0
   440dc:	mov	r0, r1
   440e0:	mov	r5, r1
   440e4:	bl	15cb8 <strlen@plt>
   440e8:	add	r0, r0, #12
   440ec:	bl	15364 <gcry_malloc@plt>
   440f0:	subs	r4, r0, #0
   440f4:	beq	44118 <ftello64@plt+0x2dbd8>
   440f8:	mov	r3, #0
   440fc:	str	r3, [r4, #4]
   44100:	mov	r1, r5
   44104:	add	r0, r4, #8
   44108:	bl	15970 <strcpy@plt>
   4410c:	ldr	r3, [r6]
   44110:	str	r4, [r6]
   44114:	str	r3, [r4]
   44118:	mov	r0, r4
   4411c:	pop	{r4, r5, r6, pc}
   44120:	cmp	r2, #0
   44124:	beq	4412c <ftello64@plt+0x2dbec>
   44128:	b	4408c <ftello64@plt+0x2db4c>
   4412c:	push	{r4, r5, r6, lr}
   44130:	mov	r4, r0
   44134:	mov	r0, r1
   44138:	bl	44f10 <ftello64@plt+0x2e9d0>
   4413c:	mov	r1, r0
   44140:	mov	r5, r0
   44144:	mov	r0, r4
   44148:	bl	4408c <ftello64@plt+0x2db4c>
   4414c:	mov	r4, r0
   44150:	mov	r0, r5
   44154:	bl	156a0 <gcry_free@plt>
   44158:	mov	r0, r4
   4415c:	pop	{r4, r5, r6, pc}
   44160:	push	{r4, r5, r6, r7, r8, lr}
   44164:	mov	r7, r0
   44168:	mov	r0, r1
   4416c:	mov	r5, r1
   44170:	bl	15cb8 <strlen@plt>
   44174:	add	r0, r0, #12
   44178:	bl	15364 <gcry_malloc@plt>
   4417c:	subs	r4, r0, #0
   44180:	beq	441c4 <ftello64@plt+0x2dc84>
   44184:	mov	r6, #0
   44188:	mov	r1, r5
   4418c:	str	r6, [r4, #4]
   44190:	add	r0, r4, #8
   44194:	bl	15970 <strcpy@plt>
   44198:	ldr	r2, [r7]
   4419c:	str	r6, [r4]
   441a0:	cmp	r2, r6
   441a4:	streq	r4, [r7]
   441a8:	bne	441b4 <ftello64@plt+0x2dc74>
   441ac:	b	441c4 <ftello64@plt+0x2dc84>
   441b0:	mov	r2, r3
   441b4:	ldr	r3, [r2]
   441b8:	cmp	r3, #0
   441bc:	bne	441b0 <ftello64@plt+0x2dc70>
   441c0:	str	r4, [r2]
   441c4:	mov	r0, r4
   441c8:	pop	{r4, r5, r6, r7, r8, pc}
   441cc:	push	{lr}		; (str lr, [sp, #-4]!)
   441d0:	sub	sp, sp, #12
   441d4:	bl	44160 <ftello64@plt+0x2dc20>
   441d8:	cmp	r0, #0
   441dc:	beq	441e8 <ftello64@plt+0x2dca8>
   441e0:	add	sp, sp, #12
   441e4:	pop	{pc}		; (ldr pc, [sp], #4)
   441e8:	str	r0, [sp, #4]
   441ec:	bl	4fd28 <ftello64@plt+0x397e8>
   441f0:	ldr	r0, [sp, #4]
   441f4:	add	sp, sp, #12
   441f8:	pop	{pc}		; (ldr pc, [sp], #4)
   441fc:	cmp	r2, #0
   44200:	push	{r4, r5, r6, lr}
   44204:	beq	4421c <ftello64@plt+0x2dcdc>
   44208:	bl	44160 <ftello64@plt+0x2dc20>
   4420c:	subs	r4, r0, #0
   44210:	beq	44250 <ftello64@plt+0x2dd10>
   44214:	mov	r0, r4
   44218:	pop	{r4, r5, r6, pc}
   4421c:	mov	r4, r0
   44220:	mov	r0, r1
   44224:	bl	44f10 <ftello64@plt+0x2e9d0>
   44228:	mov	r1, r0
   4422c:	mov	r5, r0
   44230:	mov	r0, r4
   44234:	bl	44160 <ftello64@plt+0x2dc20>
   44238:	subs	r4, r0, #0
   4423c:	beq	44258 <ftello64@plt+0x2dd18>
   44240:	mov	r0, r5
   44244:	bl	156a0 <gcry_free@plt>
   44248:	mov	r0, r4
   4424c:	pop	{r4, r5, r6, pc}
   44250:	bl	4fd28 <ftello64@plt+0x397e8>
   44254:	b	44214 <ftello64@plt+0x2dcd4>
   44258:	bl	4fd28 <ftello64@plt+0x397e8>
   4425c:	b	44240 <ftello64@plt+0x2dd00>
   44260:	push	{r4, r5, r6, r7, r8, r9, lr}
   44264:	sub	sp, sp, #20
   44268:	ldr	r9, [pc, #136]	; 442f8 <ftello64@plt+0x2ddb8>
   4426c:	mov	r8, #0
   44270:	subs	r5, r0, #0
   44274:	ldr	r3, [r9]
   44278:	str	r8, [sp, #4]
   4427c:	str	r3, [sp, #12]
   44280:	beq	442ec <ftello64@plt+0x2ddac>
   44284:	add	r7, sp, #4
   44288:	add	r6, r5, #8
   4428c:	mov	r0, r6
   44290:	bl	15cb8 <strlen@plt>
   44294:	add	r0, r0, #12
   44298:	bl	152e0 <gcry_xmalloc@plt>
   4429c:	ldr	r3, [r5, #4]
   442a0:	mov	r1, r6
   442a4:	mov	r4, r0
   442a8:	add	r0, r0, #8
   442ac:	str	r4, [sp, #8]
   442b0:	str	r3, [r4, #4]
   442b4:	bl	15970 <strcpy@plt>
   442b8:	str	r8, [r4]
   442bc:	ldr	r5, [r5]
   442c0:	str	r4, [r7]
   442c4:	cmp	r5, #0
   442c8:	add	r7, sp, #8
   442cc:	bne	44288 <ftello64@plt+0x2dd48>
   442d0:	ldr	r0, [sp, #4]
   442d4:	ldr	r2, [sp, #12]
   442d8:	ldr	r3, [r9]
   442dc:	cmp	r2, r3
   442e0:	bne	442f4 <ftello64@plt+0x2ddb4>
   442e4:	add	sp, sp, #20
   442e8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   442ec:	mov	r0, r5
   442f0:	b	442d4 <ftello64@plt+0x2dd94>
   442f4:	bl	15748 <__stack_chk_fail@plt>
   442f8:	andeq	pc, r7, r8, lsl #15
   442fc:	subs	r3, r0, r1
   44300:	movne	r3, #1
   44304:	cmp	r0, #0
   44308:	moveq	r3, #0
   4430c:	cmp	r3, #0
   44310:	beq	4432c <ftello64@plt+0x2ddec>
   44314:	ldr	r3, [r0]
   44318:	cmp	r3, #0
   4431c:	cmpne	r1, r3
   44320:	bxeq	lr
   44324:	mov	r0, r3
   44328:	b	44314 <ftello64@plt+0x2ddd4>
   4432c:	mov	r0, r3
   44330:	bx	lr
   44334:	cmp	r0, #0
   44338:	bxeq	lr
   4433c:	ldr	r3, [r0]
   44340:	cmp	r3, #0
   44344:	bxeq	lr
   44348:	mov	r0, r3
   4434c:	b	4433c <ftello64@plt+0x2ddfc>
   44350:	push	{r4, r5, r6, r7, r8, lr}
   44354:	ldr	r4, [r0]
   44358:	cmp	r4, #0
   4435c:	moveq	r7, r4
   44360:	beq	44398 <ftello64@plt+0x2de58>
   44364:	add	r6, r4, #8
   44368:	mov	r5, r0
   4436c:	mov	r0, r6
   44370:	bl	15cb8 <strlen@plt>
   44374:	add	r0, r0, #1
   44378:	bl	152e0 <gcry_xmalloc@plt>
   4437c:	mov	r1, r6
   44380:	mov	r7, r0
   44384:	bl	15970 <strcpy@plt>
   44388:	ldr	r3, [r4]
   4438c:	mov	r0, r4
   44390:	str	r3, [r5]
   44394:	bl	156a0 <gcry_free@plt>
   44398:	mov	r0, r7
   4439c:	pop	{r4, r5, r6, r7, r8, pc}
   443a0:	push	{r4, r5, r6, lr}
   443a4:	subs	r4, r0, #0
   443a8:	beq	443d4 <ftello64@plt+0x2de94>
   443ac:	mov	r5, r1
   443b0:	b	443c0 <ftello64@plt+0x2de80>
   443b4:	ldr	r4, [r4]
   443b8:	cmp	r4, #0
   443bc:	beq	443d4 <ftello64@plt+0x2de94>
   443c0:	mov	r1, r5
   443c4:	add	r0, r4, #8
   443c8:	bl	15424 <strcmp@plt>
   443cc:	cmp	r0, #0
   443d0:	bne	443b4 <ftello64@plt+0x2de74>
   443d4:	mov	r0, r4
   443d8:	pop	{r4, r5, r6, pc}
   443dc:	subs	r3, r0, #0
   443e0:	beq	443fc <ftello64@plt+0x2debc>
   443e4:	mov	r0, #0
   443e8:	ldr	r3, [r3]
   443ec:	add	r0, r0, #1
   443f0:	cmp	r3, #0
   443f4:	bne	443e8 <ftello64@plt+0x2dea8>
   443f8:	bx	lr
   443fc:	mov	r0, r3
   44400:	bx	lr
   44404:	ldr	r3, [r0]
   44408:	cmp	r3, #0
   4440c:	beq	44430 <ftello64@plt+0x2def0>
   44410:	mov	r1, #0
   44414:	b	4441c <ftello64@plt+0x2dedc>
   44418:	mov	r3, r2
   4441c:	ldr	r2, [r3]
   44420:	str	r1, [r3]
   44424:	cmp	r2, #0
   44428:	mov	r1, r3
   4442c:	bne	44418 <ftello64@plt+0x2ded8>
   44430:	str	r3, [r0]
   44434:	mov	r0, r3
   44438:	bx	lr
   4443c:	push	{r4, r5, r6, r7, r8, lr}
   44440:	mov	r7, r0
   44444:	mov	r8, r1
   44448:	mov	r6, r2
   4444c:	bl	15e20 <__errno_location@plt>
   44450:	ldr	r3, [r0]
   44454:	cmp	r3, #22
   44458:	beq	444c4 <ftello64@plt+0x2df84>
   4445c:	ldr	r4, [pc, #200]	; 4452c <ftello64@plt+0x2dfec>
   44460:	mov	r5, r0
   44464:	ldr	r0, [r4, #8]
   44468:	cmp	r0, #0
   4446c:	beq	4449c <ftello64@plt+0x2df5c>
   44470:	mov	r3, #1
   44474:	str	r3, [r4, #8]
   44478:	cmp	r6, #0
   4447c:	popeq	{r4, r5, r6, r7, r8, pc}
   44480:	ldr	r2, [pc, #168]	; 44530 <ftello64@plt+0x2dff0>
   44484:	ldr	r1, [pc, #168]	; 44534 <ftello64@plt+0x2dff4>
   44488:	mov	r3, #0
   4448c:	str	r1, [r2]
   44490:	str	r3, [r4, #12]
   44494:	str	r3, [r4, #16]
   44498:	pop	{r4, r5, r6, r7, r8, pc}
   4449c:	mov	r2, #5
   444a0:	ldr	r1, [pc, #144]	; 44538 <ftello64@plt+0x2dff8>
   444a4:	bl	15718 <dcgettext@plt>
   444a8:	mov	r7, r0
   444ac:	ldr	r0, [r5]
   444b0:	bl	15ae4 <strerror@plt>
   444b4:	mov	r1, r0
   444b8:	mov	r0, r7
   444bc:	bl	4873c <ftello64@plt+0x321fc>
   444c0:	b	44470 <ftello64@plt+0x2df30>
   444c4:	cmp	r7, #0
   444c8:	ldr	r4, [pc, #92]	; 4452c <ftello64@plt+0x2dfec>
   444cc:	beq	444e4 <ftello64@plt+0x2dfa4>
   444d0:	ldr	r1, [pc, #92]	; 44534 <ftello64@plt+0x2dff4>
   444d4:	mov	r0, r7
   444d8:	bl	15424 <strcmp@plt>
   444dc:	cmp	r0, #0
   444e0:	beq	4451c <ftello64@plt+0x2dfdc>
   444e4:	mov	r3, #1
   444e8:	ldr	r0, [r4, #4]
   444ec:	str	r3, [r4, #4]
   444f0:	cmp	r0, #0
   444f4:	bne	44478 <ftello64@plt+0x2df38>
   444f8:	mov	r2, #5
   444fc:	ldr	r1, [pc, #56]	; 4453c <ftello64@plt+0x2dffc>
   44500:	bl	15718 <dcgettext@plt>
   44504:	mov	r2, r7
   44508:	mov	r1, r8
   4450c:	bl	4873c <ftello64@plt+0x321fc>
   44510:	cmp	r6, #0
   44514:	popeq	{r4, r5, r6, r7, r8, pc}
   44518:	b	44480 <ftello64@plt+0x2df40>
   4451c:	mov	r3, #1
   44520:	ldr	r0, [r4]
   44524:	str	r3, [r4]
   44528:	b	444f0 <ftello64@plt+0x2dfb0>
   4452c:	andeq	r0, r8, r8, lsr #24
   44530:	strdeq	r0, [r8], -r4
   44534:	andeq	sl, r6, ip, lsr r1
   44538:	andeq	sl, r6, r8, ror #24
   4453c:	andeq	sl, r6, ip, lsr ip
   44540:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44544:	sub	sp, sp, #76	; 0x4c
   44548:	mov	r7, #0
   4454c:	str	r3, [sp, #36]	; 0x24
   44550:	ldr	r3, [pc, #1932]	; 44ce4 <ftello64@plt+0x2e7a4>
   44554:	str	r1, [sp, #28]
   44558:	add	r1, r0, r1
   4455c:	ldr	r3, [r3]
   44560:	str	r0, [sp, #32]
   44564:	str	r3, [sp, #68]	; 0x44
   44568:	ldr	r3, [sp, #28]
   4456c:	ldr	sl, [pc, #1908]	; 44ce8 <ftello64@plt+0x2e7a8>
   44570:	cmp	r3, #0
   44574:	str	r2, [sp, #24]
   44578:	sub	fp, r1, #1
   4457c:	str	r7, [sp, #16]
   44580:	str	r7, [sp, #20]
   44584:	beq	44690 <ftello64@plt+0x2e150>
   44588:	ldr	r3, [sp, #32]
   4458c:	mov	r9, #0
   44590:	mov	r5, r9
   44594:	mov	r8, r9
   44598:	sub	r6, r3, #1
   4459c:	ldr	r4, [sp, #20]
   445a0:	b	44600 <ftello64@plt+0x2e0c0>
   445a4:	tst	r3, #128	; 0x80
   445a8:	bne	44728 <ftello64@plt+0x2e1e8>
   445ac:	ldr	r1, [sp, #24]
   445b0:	cmn	r1, #1
   445b4:	beq	445e8 <ftello64@plt+0x2e0a8>
   445b8:	cmp	r3, #127	; 0x7f
   445bc:	cmpne	r3, #31
   445c0:	bls	447c0 <ftello64@plt+0x2e280>
   445c4:	cmp	r3, r1
   445c8:	beq	447c0 <ftello64@plt+0x2e280>
   445cc:	cmp	r1, #0
   445d0:	sub	r2, r3, #92	; 0x5c
   445d4:	clz	r2, r2
   445d8:	lsr	r2, r2, #5
   445dc:	moveq	r2, #0
   445e0:	cmp	r2, #0
   445e4:	bne	448d0 <ftello64@plt+0x2e390>
   445e8:	add	r9, r9, #1
   445ec:	mov	r7, #0
   445f0:	cmp	r4, #0
   445f4:	strbne	r3, [r4], #1
   445f8:	cmp	fp, r6
   445fc:	beq	4466c <ftello64@plt+0x2e12c>
   44600:	cmp	r7, #0
   44604:	ldrb	r3, [r6, #1]!
   44608:	beq	4462c <ftello64@plt+0x2e0ec>
   4460c:	add	r1, r3, #64	; 0x40
   44610:	lsr	r2, r3, #7
   44614:	uxtb	r1, r1
   44618:	cmp	r1, #61	; 0x3d
   4461c:	movls	r2, #0
   44620:	andhi	r2, r2, #1
   44624:	cmp	r2, #0
   44628:	bne	44794 <ftello64@plt+0x2e254>
   4462c:	cmp	r8, #0
   44630:	beq	445a4 <ftello64@plt+0x2e064>
   44634:	eor	r2, r3, #128	; 0x80
   44638:	cmp	r2, #63	; 0x3f
   4463c:	add	r2, r5, #1
   44640:	str	r2, [sp, #12]
   44644:	bls	446d8 <ftello64@plt+0x2e198>
   44648:	cmp	r4, #0
   4464c:	bne	44920 <ftello64@plt+0x2e3e0>
   44650:	ldr	r3, [sp, #12]
   44654:	mov	r5, #0
   44658:	cmp	fp, r6
   4465c:	add	r9, r9, r3, lsl #2
   44660:	mov	r8, r5
   44664:	mov	r7, #1
   44668:	bne	44600 <ftello64@plt+0x2e0c0>
   4466c:	ldr	r3, [sp, #20]
   44670:	cmp	r3, #0
   44674:	bne	446a4 <ftello64@plt+0x2e164>
   44678:	add	r0, r9, #1
   4467c:	bl	152e0 <gcry_xmalloc@plt>
   44680:	ldr	r3, [sp, #28]
   44684:	cmp	r3, #0
   44688:	str	r0, [sp, #20]
   4468c:	bne	44588 <ftello64@plt+0x2e048>
   44690:	ldr	r3, [sp, #20]
   44694:	ldr	r4, [sp, #20]
   44698:	cmp	r3, #0
   4469c:	ldr	r9, [sp, #28]
   446a0:	beq	44678 <ftello64@plt+0x2e138>
   446a4:	ldr	r3, [sp, #36]	; 0x24
   446a8:	cmp	r3, #0
   446ac:	bne	44b3c <ftello64@plt+0x2e5fc>
   446b0:	ldr	r3, [sp, #36]	; 0x24
   446b4:	strb	r3, [r4]
   446b8:	ldr	r3, [pc, #1572]	; 44ce4 <ftello64@plt+0x2e7a4>
   446bc:	ldr	r2, [sp, #68]	; 0x44
   446c0:	ldr	r0, [sp, #20]
   446c4:	ldr	r3, [r3]
   446c8:	cmp	r2, r3
   446cc:	bne	44cd0 <ftello64@plt+0x2e790>
   446d0:	add	sp, sp, #76	; 0x4c
   446d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   446d8:	add	r2, sp, #72	; 0x48
   446dc:	add	r2, r2, r5
   446e0:	and	r1, r3, #63	; 0x3f
   446e4:	strb	r3, [r2, #-12]
   446e8:	ldr	r3, [sp, #16]
   446ec:	subs	r8, r8, #1
   446f0:	orr	r3, r1, r3, lsl #6
   446f4:	str	r3, [sp, #16]
   446f8:	bne	44914 <ftello64@plt+0x2e3d4>
   446fc:	ldr	r3, [pc, #1512]	; 44cec <ftello64@plt+0x2e7ac>
   44700:	ldr	r7, [r3, #12]
   44704:	cmp	r7, #0
   44708:	beq	44998 <ftello64@plt+0x2e458>
   4470c:	cmp	r4, #0
   44710:	bne	44a78 <ftello64@plt+0x2e538>
   44714:	ldr	r3, [sp, #12]
   44718:	mov	r7, #0
   4471c:	add	r9, r9, r3
   44720:	mov	r5, r7
   44724:	b	445f8 <ftello64@plt+0x2e0b8>
   44728:	and	r2, r3, #224	; 0xe0
   4472c:	cmp	r2, #192	; 0xc0
   44730:	beq	4497c <ftello64@plt+0x2e43c>
   44734:	and	r2, r3, #240	; 0xf0
   44738:	cmp	r2, #224	; 0xe0
   4473c:	beq	449c0 <ftello64@plt+0x2e480>
   44740:	and	r2, r3, #248	; 0xf8
   44744:	cmp	r2, #240	; 0xf0
   44748:	beq	44a5c <ftello64@plt+0x2e51c>
   4474c:	and	r2, r3, #252	; 0xfc
   44750:	cmp	r2, #248	; 0xf8
   44754:	beq	44aa0 <ftello64@plt+0x2e560>
   44758:	and	r2, r3, #254	; 0xfe
   4475c:	cmp	r2, #252	; 0xfc
   44760:	beq	44b08 <ftello64@plt+0x2e5c8>
   44764:	cmp	r4, #0
   44768:	beq	44788 <ftello64@plt+0x2e248>
   4476c:	str	r3, [sp]
   44770:	mov	r0, r4
   44774:	mov	r3, sl
   44778:	mvn	r2, #0
   4477c:	mov	r1, #1
   44780:	bl	15e50 <__sprintf_chk@plt>
   44784:	add	r4, r4, #4
   44788:	add	r9, r9, #4
   4478c:	mov	r7, #1
   44790:	b	445f8 <ftello64@plt+0x2e0b8>
   44794:	cmp	r4, #0
   44798:	beq	447b8 <ftello64@plt+0x2e278>
   4479c:	str	r3, [sp]
   447a0:	mov	r0, r4
   447a4:	mov	r3, sl
   447a8:	mvn	r2, #0
   447ac:	mov	r1, #1
   447b0:	bl	15e50 <__sprintf_chk@plt>
   447b4:	add	r4, r4, #4
   447b8:	add	r9, r9, #4
   447bc:	b	445f8 <ftello64@plt+0x2e0b8>
   447c0:	cmp	r4, #0
   447c4:	beq	449dc <ftello64@plt+0x2e49c>
   447c8:	mov	r7, r4
   447cc:	mov	r2, #92	; 0x5c
   447d0:	strb	r2, [r7], #1
   447d4:	cmp	r3, #13
   447d8:	ldrls	pc, [pc, r3, lsl #2]
   447dc:	b	448e4 <ftello64@plt+0x2e3a4>
   447e0:	andeq	r4, r4, r0, ror r8
   447e4:	andeq	r4, r4, r4, ror #17
   447e8:	andeq	r4, r4, r4, ror #17
   447ec:	andeq	r4, r4, r4, ror #17
   447f0:	andeq	r4, r4, r4, ror #17
   447f4:	andeq	r4, r4, r4, ror #17
   447f8:	andeq	r4, r4, r4, ror #17
   447fc:	andeq	r4, r4, r4, ror #17
   44800:	andeq	r4, r4, r8, lsr r8
   44804:	andeq	r4, r4, r4, ror #17
   44808:	andeq	r4, r4, r0, asr r8
   4480c:	andeq	r4, r4, ip, lsl r8
   44810:			; <UNDEFINED> instruction: 0x000448b0
   44814:	muleq	r4, r0, r8
   44818:	mov	r7, #0
   4481c:	subs	r4, r7, #0
   44820:	add	r9, r9, #2
   44824:	movne	r3, #118	; 0x76
   44828:	strbne	r3, [r4], #1
   4482c:	movne	r7, #0
   44830:	b	445f8 <ftello64@plt+0x2e0b8>
   44834:	mov	r7, #0
   44838:	subs	r4, r7, #0
   4483c:	add	r9, r9, #2
   44840:	movne	r3, #98	; 0x62
   44844:	strbne	r3, [r4], #1
   44848:	movne	r7, #0
   4484c:	b	445f8 <ftello64@plt+0x2e0b8>
   44850:	cmp	r7, #0
   44854:	add	r9, r9, #2
   44858:	beq	44c40 <ftello64@plt+0x2e700>
   4485c:	mov	r3, #110	; 0x6e
   44860:	strb	r3, [r4, #1]
   44864:	mov	r7, #0
   44868:	add	r4, r4, #2
   4486c:	b	445f8 <ftello64@plt+0x2e0b8>
   44870:	cmp	r7, #0
   44874:	add	r9, r9, #2
   44878:	beq	44c40 <ftello64@plt+0x2e700>
   4487c:	mov	r3, #48	; 0x30
   44880:	strb	r3, [r4, #1]
   44884:	mov	r7, #0
   44888:	add	r4, r4, #2
   4488c:	b	445f8 <ftello64@plt+0x2e0b8>
   44890:	cmp	r7, #0
   44894:	add	r9, r9, #2
   44898:	beq	44c40 <ftello64@plt+0x2e700>
   4489c:	mov	r3, #114	; 0x72
   448a0:	strb	r3, [r4, #1]
   448a4:	mov	r7, #0
   448a8:	add	r4, r4, #2
   448ac:	b	445f8 <ftello64@plt+0x2e0b8>
   448b0:	cmp	r7, #0
   448b4:	add	r9, r9, #2
   448b8:	beq	44c40 <ftello64@plt+0x2e700>
   448bc:	mov	r3, #102	; 0x66
   448c0:	strb	r3, [r4, #1]
   448c4:	mov	r7, #0
   448c8:	add	r4, r4, #2
   448cc:	b	445f8 <ftello64@plt+0x2e0b8>
   448d0:	cmp	r4, #0
   448d4:	movne	r7, r4
   448d8:	movne	r3, #92	; 0x5c
   448dc:	strbne	r3, [r7], #1
   448e0:	beq	44b2c <ftello64@plt+0x2e5ec>
   448e4:	cmp	r7, #0
   448e8:	add	r9, r9, #4
   448ec:	beq	44b34 <ftello64@plt+0x2e5f4>
   448f0:	str	r3, [sp]
   448f4:	mov	r0, r7
   448f8:	ldr	r3, [pc, #1008]	; 44cf0 <ftello64@plt+0x2e7b0>
   448fc:	mvn	r2, #0
   44900:	mov	r1, #1
   44904:	add	r4, r7, #3
   44908:	bl	15e50 <__sprintf_chk@plt>
   4490c:	mov	r7, #0
   44910:	b	445f8 <ftello64@plt+0x2e0b8>
   44914:	ldr	r5, [sp, #12]
   44918:	mov	r7, #0
   4491c:	b	445f8 <ftello64@plt+0x2e0b8>
   44920:	cmp	r5, #0
   44924:	beq	44b24 <ftello64@plt+0x2e5e4>
   44928:	add	r5, r4, r5, lsl #2
   4492c:	add	r7, sp, #60	; 0x3c
   44930:	ldrb	r1, [r7], #1
   44934:	mov	r0, r4
   44938:	mov	r3, sl
   4493c:	str	r1, [sp]
   44940:	mvn	r2, #0
   44944:	mov	r1, #1
   44948:	add	r4, r4, #4
   4494c:	bl	15e50 <__sprintf_chk@plt>
   44950:	cmp	r5, r4
   44954:	bne	44930 <ftello64@plt+0x2e3f0>
   44958:	ldrb	r3, [r6]
   4495c:	str	r3, [sp]
   44960:	mvn	r2, #0
   44964:	mov	r3, sl
   44968:	mov	r1, #1
   4496c:	mov	r0, r5
   44970:	bl	15e50 <__sprintf_chk@plt>
   44974:	add	r4, r5, #4
   44978:	b	44650 <ftello64@plt+0x2e110>
   4497c:	mov	r5, #1
   44980:	strb	r3, [sp, #60]	; 0x3c
   44984:	and	r3, r3, #31
   44988:	mov	r7, r8
   4498c:	str	r3, [sp, #16]
   44990:	mov	r8, r5
   44994:	b	445f8 <ftello64@plt+0x2e0b8>
   44998:	ldr	r3, [sp, #36]	; 0x24
   4499c:	cmp	r3, #0
   449a0:	beq	44a2c <ftello64@plt+0x2e4ec>
   449a4:	cmp	r4, #0
   449a8:	bne	44ae0 <ftello64@plt+0x2e5a0>
   449ac:	ldr	r3, [sp, #12]
   449b0:	mov	r5, #0
   449b4:	add	r9, r9, r3
   449b8:	mov	r8, r5
   449bc:	b	445f8 <ftello64@plt+0x2e0b8>
   449c0:	strb	r3, [sp, #60]	; 0x3c
   449c4:	and	r3, r3, #15
   449c8:	mov	r7, r8
   449cc:	str	r3, [sp, #16]
   449d0:	mov	r5, #1
   449d4:	mov	r8, #2
   449d8:	b	445f8 <ftello64@plt+0x2e0b8>
   449dc:	cmp	r3, #13
   449e0:	ldrls	pc, [pc, r3, lsl #2]
   449e4:	b	44b2c <ftello64@plt+0x2e5ec>
   449e8:	andeq	r4, r4, r0, lsr #20
   449ec:	andeq	r4, r4, ip, lsr #22
   449f0:	andeq	r4, r4, ip, lsr #22
   449f4:	andeq	r4, r4, ip, lsr #22
   449f8:	andeq	r4, r4, ip, lsr #22
   449fc:	andeq	r4, r4, ip, lsr #22
   44a00:	andeq	r4, r4, ip, lsr #22
   44a04:	andeq	r4, r4, ip, lsr #22
   44a08:	andeq	r4, r4, r4, lsr r8
   44a0c:	andeq	r4, r4, ip, lsr #22
   44a10:	andeq	r4, r4, r0, lsr #20
   44a14:	andeq	r4, r4, r8, lsl r8
   44a18:	andeq	r4, r4, r0, lsr #20
   44a1c:	andeq	r4, r4, r0, lsr #20
   44a20:	add	r9, r9, #2
   44a24:	mov	r7, #0
   44a28:	b	445f8 <ftello64@plt+0x2e0b8>
   44a2c:	ldr	r2, [sp, #16]
   44a30:	sub	r3, r2, #128	; 0x80
   44a34:	cmp	r3, #127	; 0x7f
   44a38:	bhi	44abc <ftello64@plt+0x2e57c>
   44a3c:	cmp	r4, #0
   44a40:	ldr	r5, [sp, #12]
   44a44:	add	r9, r9, #1
   44a48:	beq	44c34 <ftello64@plt+0x2e6f4>
   44a4c:	ldr	r8, [sp, #36]	; 0x24
   44a50:	strb	r2, [r4], #1
   44a54:	mov	r7, r8
   44a58:	b	445f8 <ftello64@plt+0x2e0b8>
   44a5c:	strb	r3, [sp, #60]	; 0x3c
   44a60:	and	r3, r3, #7
   44a64:	mov	r7, r8
   44a68:	str	r3, [sp, #16]
   44a6c:	mov	r5, #1
   44a70:	mov	r8, #3
   44a74:	b	445f8 <ftello64@plt+0x2e0b8>
   44a78:	add	r5, r4, r5
   44a7c:	add	r2, sp, #60	; 0x3c
   44a80:	sub	r3, r4, #1
   44a84:	ldrb	r1, [r2], #1
   44a88:	strb	r1, [r3, #1]!
   44a8c:	cmp	r3, r5
   44a90:	bne	44a84 <ftello64@plt+0x2e544>
   44a94:	ldr	r3, [sp, #12]
   44a98:	add	r4, r4, r3
   44a9c:	b	44714 <ftello64@plt+0x2e1d4>
   44aa0:	strb	r3, [sp, #60]	; 0x3c
   44aa4:	and	r3, r3, #3
   44aa8:	mov	r7, r8
   44aac:	str	r3, [sp, #16]
   44ab0:	mov	r5, #1
   44ab4:	mov	r8, #4
   44ab8:	b	445f8 <ftello64@plt+0x2e0b8>
   44abc:	ldr	r3, [sp, #12]
   44ac0:	cmp	r4, #0
   44ac4:	lsl	r8, r3, #2
   44ac8:	bne	44c00 <ftello64@plt+0x2e6c0>
   44acc:	mov	r7, #0
   44ad0:	add	r9, r9, r8
   44ad4:	mov	r5, r7
   44ad8:	mov	r8, r7
   44adc:	b	445f8 <ftello64@plt+0x2e0b8>
   44ae0:	add	r5, r4, r5
   44ae4:	add	r2, sp, #60	; 0x3c
   44ae8:	sub	r3, r4, #1
   44aec:	ldrb	r1, [r2], #1
   44af0:	strb	r1, [r3, #1]!
   44af4:	cmp	r5, r3
   44af8:	bne	44aec <ftello64@plt+0x2e5ac>
   44afc:	ldr	r3, [sp, #12]
   44b00:	add	r4, r4, r3
   44b04:	b	449ac <ftello64@plt+0x2e46c>
   44b08:	strb	r3, [sp, #60]	; 0x3c
   44b0c:	and	r3, r3, #1
   44b10:	mov	r7, r8
   44b14:	str	r3, [sp, #16]
   44b18:	mov	r5, #1
   44b1c:	mov	r8, #5
   44b20:	b	445f8 <ftello64@plt+0x2e0b8>
   44b24:	mov	r5, r4
   44b28:	b	4495c <ftello64@plt+0x2e41c>
   44b2c:	mov	r7, #0
   44b30:	add	r9, r9, #4
   44b34:	mov	r4, r7
   44b38:	b	445f8 <ftello64@plt+0x2e0b8>
   44b3c:	ldr	r7, [pc, #432]	; 44cf4 <ftello64@plt+0x2e7b4>
   44b40:	mov	r6, #0
   44b44:	strb	r6, [r4]
   44b48:	ldr	r0, [r7]
   44b4c:	ldr	r1, [pc, #420]	; 44cf8 <ftello64@plt+0x2e7b8>
   44b50:	bl	15acc <iconv_open@plt>
   44b54:	cmn	r0, #1
   44b58:	mov	r5, r0
   44b5c:	beq	44c98 <ftello64@plt+0x2e758>
   44b60:	ldr	r3, [sp, #20]
   44b64:	sub	r4, r4, r3
   44b68:	add	r0, r4, #1
   44b6c:	tst	r0, #-268435456	; 0xf0000000
   44b70:	lsl	r0, r0, #4
   44b74:	str	r4, [sp, #52]	; 0x34
   44b78:	str	r0, [sp, #56]	; 0x38
   44b7c:	str	r3, [sp, #44]	; 0x2c
   44b80:	bne	44cd4 <ftello64@plt+0x2e794>
   44b84:	bl	152e0 <gcry_xmalloc@plt>
   44b88:	add	r3, sp, #56	; 0x38
   44b8c:	str	r3, [sp]
   44b90:	add	r2, sp, #52	; 0x34
   44b94:	add	r3, sp, #48	; 0x30
   44b98:	add	r1, sp, #44	; 0x2c
   44b9c:	mov	r4, r0
   44ba0:	mov	r0, r5
   44ba4:	str	r4, [sp, #48]	; 0x30
   44ba8:	bl	15400 <iconv@plt>
   44bac:	cmn	r0, #1
   44bb0:	bne	44c48 <ftello64@plt+0x2e708>
   44bb4:	ldr	r6, [pc, #304]	; 44cec <ftello64@plt+0x2e7ac>
   44bb8:	ldr	r0, [r6, #20]
   44bbc:	cmp	r0, #0
   44bc0:	beq	44c60 <ftello64@plt+0x2e720>
   44bc4:	mov	r3, #1
   44bc8:	ldr	r0, [sp, #20]
   44bcc:	str	r3, [r6, #20]
   44bd0:	bl	156a0 <gcry_free@plt>
   44bd4:	mov	r0, r4
   44bd8:	bl	156a0 <gcry_free@plt>
   44bdc:	ldr	r2, [sp, #24]
   44be0:	ldr	r1, [sp, #28]
   44be4:	ldr	r0, [sp, #32]
   44be8:	mov	r3, #0
   44bec:	bl	44540 <ftello64@plt+0x2e000>
   44bf0:	str	r0, [sp, #20]
   44bf4:	mov	r0, r5
   44bf8:	bl	153e8 <iconv_close@plt>
   44bfc:	b	446b8 <ftello64@plt+0x2e178>
   44c00:	add	r7, r4, r8
   44c04:	add	r5, sp, #60	; 0x3c
   44c08:	ldrb	r1, [r5], #1
   44c0c:	mov	r0, r4
   44c10:	mov	r3, sl
   44c14:	str	r1, [sp]
   44c18:	mvn	r2, #0
   44c1c:	mov	r1, #1
   44c20:	add	r4, r4, #4
   44c24:	bl	15e50 <__sprintf_chk@plt>
   44c28:	cmp	r4, r7
   44c2c:	bne	44c08 <ftello64@plt+0x2e6c8>
   44c30:	b	44acc <ftello64@plt+0x2e58c>
   44c34:	mov	r7, r4
   44c38:	mov	r8, r4
   44c3c:	b	445f8 <ftello64@plt+0x2e0b8>
   44c40:	mov	r4, r7
   44c44:	b	445f8 <ftello64@plt+0x2e0b8>
   44c48:	ldr	r3, [sp, #48]	; 0x30
   44c4c:	ldr	r0, [sp, #20]
   44c50:	str	r4, [sp, #20]
   44c54:	strb	r6, [r3]
   44c58:	bl	156a0 <gcry_free@plt>
   44c5c:	b	44bf4 <ftello64@plt+0x2e6b4>
   44c60:	mov	r2, #5
   44c64:	ldr	r1, [pc, #144]	; 44cfc <ftello64@plt+0x2e7bc>
   44c68:	bl	15718 <dcgettext@plt>
   44c6c:	mov	r8, r0
   44c70:	bl	15e20 <__errno_location@plt>
   44c74:	ldr	r7, [r7]
   44c78:	ldr	r0, [r0]
   44c7c:	bl	15ae4 <strerror@plt>
   44c80:	mov	r2, r7
   44c84:	ldr	r1, [pc, #108]	; 44cf8 <ftello64@plt+0x2e7b8>
   44c88:	mov	r3, r0
   44c8c:	mov	r0, r8
   44c90:	bl	4873c <ftello64@plt+0x321fc>
   44c94:	b	44bc4 <ftello64@plt+0x2e684>
   44c98:	mov	r2, #1
   44c9c:	ldr	r1, [pc, #84]	; 44cf8 <ftello64@plt+0x2e7b8>
   44ca0:	ldr	r0, [r7]
   44ca4:	bl	4443c <ftello64@plt+0x2defc>
   44ca8:	ldr	r0, [sp, #20]
   44cac:	bl	156a0 <gcry_free@plt>
   44cb0:	ldr	r3, [pc, #52]	; 44cec <ftello64@plt+0x2e7ac>
   44cb4:	ldr	r2, [sp, #24]
   44cb8:	ldr	r1, [sp, #28]
   44cbc:	ldr	r0, [sp, #32]
   44cc0:	ldr	r3, [r3, #16]
   44cc4:	bl	44540 <ftello64@plt+0x2e000>
   44cc8:	str	r0, [sp, #20]
   44ccc:	b	446b8 <ftello64@plt+0x2e178>
   44cd0:	bl	15748 <__stack_chk_fail@plt>
   44cd4:	ldr	r2, [pc, #36]	; 44d00 <ftello64@plt+0x2e7c0>
   44cd8:	ldr	r1, [pc, #36]	; 44d04 <ftello64@plt+0x2e7c4>
   44cdc:	ldr	r0, [pc, #36]	; 44d08 <ftello64@plt+0x2e7c8>
   44ce0:	bl	48b00 <ftello64@plt+0x325c0>
   44ce4:	andeq	pc, r7, r8, lsl #15
   44ce8:	andeq	sl, r6, r0, lsl #25
   44cec:	andeq	r0, r8, r8, lsr #24
   44cf0:	andeq	sl, r6, r8, lsl #25
   44cf4:	strdeq	r0, [r8], -r4
   44cf8:	andeq	sl, r6, ip, lsr r1
   44cfc:	andeq	sl, r6, r8, lsr #25
   44d00:	andeq	sl, r6, r8, lsr #24
   44d04:	andeq	r0, r0, r3, lsl #5
   44d08:	muleq	r6, r0, ip
   44d0c:	push	{r4, r5, r6, lr}
   44d10:	subs	r5, r0, #0
   44d14:	beq	44e18 <ftello64@plt+0x2e8d8>
   44d18:	mov	r0, r5
   44d1c:	bl	15cb8 <strlen@plt>
   44d20:	cmp	r0, #3
   44d24:	bhi	44d58 <ftello64@plt+0x2e818>
   44d28:	ldrb	r3, [r5]
   44d2c:	mov	r4, r5
   44d30:	cmp	r3, #0
   44d34:	bne	44d90 <ftello64@plt+0x2e850>
   44d38:	ldr	r3, [pc, #392]	; 44ec8 <ftello64@plt+0x2e988>
   44d3c:	ldr	r2, [pc, #392]	; 44ecc <ftello64@plt+0x2e98c>
   44d40:	ldr	r1, [pc, #392]	; 44ed0 <ftello64@plt+0x2e990>
   44d44:	mov	r0, #0
   44d48:	str	r1, [r2]
   44d4c:	str	r0, [r3, #12]
   44d50:	str	r0, [r3, #16]
   44d54:	pop	{r4, r5, r6, pc}
   44d58:	mov	r2, #3
   44d5c:	ldr	r1, [pc, #368]	; 44ed4 <ftello64@plt+0x2e994>
   44d60:	mov	r0, r5
   44d64:	bl	436e4 <ftello64@plt+0x2d1a4>
   44d68:	cmp	r0, #0
   44d6c:	bne	44d28 <ftello64@plt+0x2e7e8>
   44d70:	ldrb	r3, [r5, #3]
   44d74:	cmp	r3, #95	; 0x5f
   44d78:	cmpne	r3, #45	; 0x2d
   44d7c:	addne	r4, r5, #3
   44d80:	ldrbeq	r3, [r5, #4]
   44d84:	addeq	r4, r5, #4
   44d88:	cmp	r3, #0
   44d8c:	beq	44d38 <ftello64@plt+0x2e7f8>
   44d90:	ldr	r1, [pc, #320]	; 44ed8 <ftello64@plt+0x2e998>
   44d94:	mov	r0, r4
   44d98:	bl	435a4 <ftello64@plt+0x2d064>
   44d9c:	cmp	r0, #0
   44da0:	beq	44d38 <ftello64@plt+0x2e7f8>
   44da4:	ldr	r1, [pc, #304]	; 44edc <ftello64@plt+0x2e99c>
   44da8:	mov	r0, r4
   44dac:	bl	435a4 <ftello64@plt+0x2d064>
   44db0:	cmp	r0, #0
   44db4:	beq	44d38 <ftello64@plt+0x2e7f8>
   44db8:	ldr	r1, [pc, #288]	; 44ee0 <ftello64@plt+0x2e9a0>
   44dbc:	mov	r0, r4
   44dc0:	bl	435a4 <ftello64@plt+0x2d064>
   44dc4:	cmp	r0, #0
   44dc8:	beq	44d38 <ftello64@plt+0x2e7f8>
   44dcc:	ldr	r1, [pc, #272]	; 44ee4 <ftello64@plt+0x2e9a4>
   44dd0:	mov	r0, r4
   44dd4:	bl	435a4 <ftello64@plt+0x2d064>
   44dd8:	cmp	r0, #0
   44ddc:	beq	44d38 <ftello64@plt+0x2e7f8>
   44de0:	ldr	r1, [pc, #256]	; 44ee8 <ftello64@plt+0x2e9a8>
   44de4:	mov	r0, r4
   44de8:	bl	435a4 <ftello64@plt+0x2d064>
   44dec:	ldr	r6, [pc, #248]	; 44eec <ftello64@plt+0x2e9ac>
   44df0:	cmp	r0, #0
   44df4:	bne	44e28 <ftello64@plt+0x2e8e8>
   44df8:	ldr	r3, [pc, #200]	; 44ec8 <ftello64@plt+0x2e988>
   44dfc:	ldr	r1, [pc, #200]	; 44ecc <ftello64@plt+0x2e98c>
   44e00:	mov	r2, #1
   44e04:	mov	r0, #0
   44e08:	str	r6, [r1]
   44e0c:	str	r2, [r3, #12]
   44e10:	str	r0, [r3, #16]
   44e14:	pop	{r4, r5, r6, pc}
   44e18:	mov	r0, #14
   44e1c:	bl	1615c <nl_langinfo@plt>
   44e20:	mov	r5, r0
   44e24:	b	44d18 <ftello64@plt+0x2e7d8>
   44e28:	mov	r0, r4
   44e2c:	mov	r1, r6
   44e30:	bl	435a4 <ftello64@plt+0x2d064>
   44e34:	cmp	r0, #0
   44e38:	beq	44df8 <ftello64@plt+0x2e8b8>
   44e3c:	mov	r1, r6
   44e40:	mov	r0, r5
   44e44:	bl	15acc <iconv_open@plt>
   44e48:	cmn	r0, #1
   44e4c:	mov	r4, r0
   44e50:	beq	44e98 <ftello64@plt+0x2e958>
   44e54:	bl	153e8 <iconv_close@plt>
   44e58:	mov	r1, r5
   44e5c:	mov	r0, r6
   44e60:	bl	15acc <iconv_open@plt>
   44e64:	cmn	r0, #1
   44e68:	mov	r4, r0
   44e6c:	beq	44eb0 <ftello64@plt+0x2e970>
   44e70:	bl	153e8 <iconv_close@plt>
   44e74:	ldr	r3, [pc, #76]	; 44ec8 <ftello64@plt+0x2e988>
   44e78:	ldr	ip, [pc, #76]	; 44ecc <ftello64@plt+0x2e98c>
   44e7c:	mov	r2, #0
   44e80:	mov	r1, #1
   44e84:	mov	r0, r2
   44e88:	str	r5, [ip]
   44e8c:	str	r1, [r3, #16]
   44e90:	str	r2, [r3, #12]
   44e94:	pop	{r4, r5, r6, pc}
   44e98:	mov	r0, r5
   44e9c:	mov	r1, r6
   44ea0:	mov	r2, #0
   44ea4:	bl	4443c <ftello64@plt+0x2defc>
   44ea8:	mov	r0, r4
   44eac:	pop	{r4, r5, r6, pc}
   44eb0:	mov	r0, r6
   44eb4:	mov	r1, r5
   44eb8:	mov	r2, #0
   44ebc:	bl	4443c <ftello64@plt+0x2defc>
   44ec0:	mov	r0, r4
   44ec4:	pop	{r4, r5, r6, pc}
   44ec8:	andeq	r0, r8, r8, lsr #24
   44ecc:	strdeq	r0, [r8], -r4
   44ed0:	ldrdeq	sl, [r6], -r8
   44ed4:	ldrdeq	sl, [r6], -r4
   44ed8:	andeq	sl, r6, ip, ror r6
   44edc:	andeq	sl, r6, r4, ror #25
   44ee0:	andeq	sl, r6, r8, ror #25
   44ee4:	strdeq	sl, [r6], -r0
   44ee8:	andeq	sl, r6, r0, lsl #26
   44eec:	andeq	sl, r6, ip, lsr r1
   44ef0:	ldr	r3, [pc, #4]	; 44efc <ftello64@plt+0x2e9bc>
   44ef4:	ldr	r0, [r3]
   44ef8:	bx	lr
   44efc:	strdeq	r0, [r8], -r4
   44f00:	ldr	r3, [pc, #4]	; 44f0c <ftello64@plt+0x2e9cc>
   44f04:	ldr	r0, [r3, #12]
   44f08:	bx	lr
   44f0c:	andeq	r0, r8, r8, lsr #24
   44f10:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   44f14:	sub	sp, sp, #32
   44f18:	ldr	r8, [pc, #520]	; 45128 <ftello64@plt+0x2ebe8>
   44f1c:	ldr	r5, [pc, #520]	; 4512c <ftello64@plt+0x2ebec>
   44f20:	ldr	r7, [r8, #12]
   44f24:	ldr	r3, [r5]
   44f28:	cmp	r7, #0
   44f2c:	str	r3, [sp, #28]
   44f30:	bne	45094 <ftello64@plt+0x2eb54>
   44f34:	mov	r4, r0
   44f38:	ldr	r0, [r8, #16]
   44f3c:	cmp	r0, #0
   44f40:	bne	44fe8 <ftello64@plt+0x2eaa8>
   44f44:	ldrb	r3, [r4]
   44f48:	cmp	r3, #0
   44f4c:	beq	4511c <ftello64@plt+0x2ebdc>
   44f50:	mov	r2, r4
   44f54:	tst	r3, #128	; 0x80
   44f58:	ldrb	r3, [r2, #1]!
   44f5c:	addeq	r0, r0, #1
   44f60:	addne	r0, r0, #2
   44f64:	cmp	r3, #0
   44f68:	bne	44f54 <ftello64@plt+0x2ea14>
   44f6c:	add	r0, r0, #1
   44f70:	bl	152e0 <gcry_xmalloc@plt>
   44f74:	ldrb	r3, [r4]
   44f78:	cmp	r3, #0
   44f7c:	mov	r6, r0
   44f80:	mov	r2, r0
   44f84:	beq	44fc4 <ftello64@plt+0x2ea84>
   44f88:	mvn	lr, #63	; 0x3f
   44f8c:	mvn	ip, #127	; 0x7f
   44f90:	sxtb	r1, r3
   44f94:	cmp	r1, #0
   44f98:	movlt	r0, r2
   44f9c:	orrlt	r3, lr, r3, lsr #6
   44fa0:	strblt	r3, [r0], #2
   44fa4:	strbge	r3, [r2], #1
   44fa8:	ldrb	r3, [r4, #1]!
   44fac:	andlt	r1, r1, #63	; 0x3f
   44fb0:	orrlt	r1, ip, r1
   44fb4:	strblt	r1, [r2, #1]
   44fb8:	movlt	r2, r0
   44fbc:	cmp	r3, #0
   44fc0:	bne	44f90 <ftello64@plt+0x2ea50>
   44fc4:	mov	r3, #0
   44fc8:	strb	r3, [r2]
   44fcc:	ldr	r2, [sp, #28]
   44fd0:	ldr	r3, [r5]
   44fd4:	mov	r0, r6
   44fd8:	cmp	r2, r3
   44fdc:	bne	45124 <ftello64@plt+0x2ebe4>
   44fe0:	add	sp, sp, #32
   44fe4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   44fe8:	ldr	sl, [pc, #320]	; 45130 <ftello64@plt+0x2ebf0>
   44fec:	ldr	r0, [pc, #320]	; 45134 <ftello64@plt+0x2ebf4>
   44ff0:	ldr	r1, [sl]
   44ff4:	bl	15acc <iconv_open@plt>
   44ff8:	cmn	r0, #1
   44ffc:	mov	r9, r0
   45000:	beq	450fc <ftello64@plt+0x2ebbc>
   45004:	ldrb	r3, [r4]
   45008:	cmp	r3, #0
   4500c:	moveq	r7, r3
   45010:	moveq	r0, #1
   45014:	beq	45038 <ftello64@plt+0x2eaf8>
   45018:	mov	r2, r4
   4501c:	tst	r3, #128	; 0x80
   45020:	ldrb	r3, [r2, #1]!
   45024:	addeq	r7, r7, #1
   45028:	addne	r7, r7, #6
   4502c:	cmp	r3, #0
   45030:	bne	4501c <ftello64@plt+0x2eadc>
   45034:	add	r0, r7, #1
   45038:	bl	152e0 <gcry_xmalloc@plt>
   4503c:	str	r4, [sp, #12]
   45040:	mov	r6, r0
   45044:	mov	r0, r4
   45048:	bl	15cb8 <strlen@plt>
   4504c:	add	r3, sp, #24
   45050:	str	r3, [sp]
   45054:	add	r2, sp, #20
   45058:	add	r3, sp, #16
   4505c:	add	r1, sp, #12
   45060:	str	r6, [sp, #16]
   45064:	str	r7, [sp, #24]
   45068:	str	r0, [sp, #20]
   4506c:	mov	r0, r9
   45070:	bl	15400 <iconv@plt>
   45074:	cmn	r0, #1
   45078:	beq	450a0 <ftello64@plt+0x2eb60>
   4507c:	ldr	r3, [sp, #16]
   45080:	mov	r2, #0
   45084:	strb	r2, [r3]
   45088:	mov	r0, r9
   4508c:	bl	153e8 <iconv_close@plt>
   45090:	b	44fcc <ftello64@plt+0x2ea8c>
   45094:	bl	15fc4 <gcry_xstrdup@plt>
   45098:	mov	r6, r0
   4509c:	b	44fcc <ftello64@plt+0x2ea8c>
   450a0:	ldr	r0, [r8, #24]
   450a4:	cmp	r0, #0
   450a8:	beq	450c4 <ftello64@plt+0x2eb84>
   450ac:	mov	r3, #1
   450b0:	mov	r1, r4
   450b4:	mov	r0, r6
   450b8:	str	r3, [r8, #24]
   450bc:	bl	15970 <strcpy@plt>
   450c0:	b	45088 <ftello64@plt+0x2eb48>
   450c4:	mov	r2, #5
   450c8:	ldr	r1, [pc, #104]	; 45138 <ftello64@plt+0x2ebf8>
   450cc:	bl	15718 <dcgettext@plt>
   450d0:	mov	r7, r0
   450d4:	bl	15e20 <__errno_location@plt>
   450d8:	ldr	sl, [sl]
   450dc:	ldr	r0, [r0]
   450e0:	bl	15ae4 <strerror@plt>
   450e4:	mov	r1, sl
   450e8:	ldr	r2, [pc, #68]	; 45134 <ftello64@plt+0x2ebf4>
   450ec:	mov	r3, r0
   450f0:	mov	r0, r7
   450f4:	bl	4873c <ftello64@plt+0x321fc>
   450f8:	b	450ac <ftello64@plt+0x2eb6c>
   450fc:	ldr	r1, [sl]
   45100:	mov	r2, #1
   45104:	ldr	r0, [pc, #40]	; 45134 <ftello64@plt+0x2ebf4>
   45108:	bl	4443c <ftello64@plt+0x2defc>
   4510c:	mov	r0, r4
   45110:	bl	44f10 <ftello64@plt+0x2e9d0>
   45114:	mov	r6, r0
   45118:	b	44fcc <ftello64@plt+0x2ea8c>
   4511c:	mov	r0, #1
   45120:	b	44f70 <ftello64@plt+0x2ea30>
   45124:	bl	15748 <__stack_chk_fail@plt>
   45128:	andeq	r0, r8, r8, lsr #24
   4512c:	andeq	pc, r7, r8, lsl #15
   45130:	strdeq	r0, [r8], -r4
   45134:	andeq	sl, r6, ip, lsr r1
   45138:	andeq	sl, r6, r8, lsr #25
   4513c:	ldr	r3, [pc, #4]	; 45148 <ftello64@plt+0x2ec08>
   45140:	ldr	r3, [r3, #16]
   45144:	b	44540 <ftello64@plt+0x2e000>
   45148:	andeq	r0, r8, r8, lsr #24
   4514c:	b	15acc <iconv_open@plt>
   45150:	b	15400 <iconv@plt>
   45154:	b	153e8 <iconv_close@plt>
   45158:	push	{r4, r5, r6, lr}
   4515c:	mov	r5, r1
   45160:	ldr	r1, [r0, #8]
   45164:	mov	r4, r0
   45168:	ands	r3, r1, #32768	; 0x8000
   4516c:	bne	451b4 <ftello64@plt+0x2ec74>
   45170:	ldr	r2, [r0]
   45174:	orr	r1, r1, #32768	; 0x8000
   45178:	str	r1, [r0, #8]
   4517c:	str	r3, [r0, #28]
   45180:	str	r3, [r0, #32]
   45184:	str	r3, [r0, #36]	; 0x24
   45188:	str	r3, [r0, #12]
   4518c:	ldr	r2, [r2]
   45190:	str	r3, [r0, #40]	; 0x28
   45194:	cmp	r2, #0
   45198:	str	r3, [r0, #44]	; 0x2c
   4519c:	str	r3, [r0, #48]	; 0x30
   451a0:	str	r3, [r0, #52]	; 0x34
   451a4:	blt	4530c <ftello64@plt+0x2edcc>
   451a8:	mov	r3, #0
   451ac:	str	r3, [r4, #24]
   451b0:	pop	{r4, r5, r6, pc}
   451b4:	ldr	r3, [r0, #12]
   451b8:	cmp	r3, #0
   451bc:	beq	451a8 <ftello64@plt+0x2ec68>
   451c0:	cmp	r5, #0
   451c4:	ldr	r3, [r0, #16]
   451c8:	beq	45250 <ftello64@plt+0x2ed10>
   451cc:	cmn	r3, #6
   451d0:	mov	r6, r2
   451d4:	mov	r2, #5
   451d8:	beq	452b4 <ftello64@plt+0x2ed74>
   451dc:	cmn	r3, #5
   451e0:	beq	452c8 <ftello64@plt+0x2ed88>
   451e4:	cmn	r3, #4
   451e8:	beq	452dc <ftello64@plt+0x2ed9c>
   451ec:	cmn	r3, #3
   451f0:	beq	45314 <ftello64@plt+0x2edd4>
   451f4:	cmn	r3, #12
   451f8:	beq	45344 <ftello64@plt+0x2ee04>
   451fc:	cmn	r3, #7
   45200:	beq	45374 <ftello64@plt+0x2ee34>
   45204:	cmn	r3, #10
   45208:	beq	453a4 <ftello64@plt+0x2ee64>
   4520c:	cmn	r3, #11
   45210:	mov	r0, #0
   45214:	ldreq	r1, [pc, #496]	; 4540c <ftello64@plt+0x2eecc>
   45218:	ldrne	r1, [pc, #496]	; 45410 <ftello64@plt+0x2eed0>
   4521c:	bl	15718 <dcgettext@plt>
   45220:	mov	r3, r0
   45224:	ldr	r2, [r6]
   45228:	mov	r1, r5
   4522c:	ldr	r0, [pc, #480]	; 45414 <ftello64@plt+0x2eed4>
   45230:	bl	487a0 <ftello64@plt+0x32260>
   45234:	ldr	r3, [r4, #12]
   45238:	cmp	r3, #1
   4523c:	moveq	r3, #0
   45240:	streq	r3, [r4, #12]
   45244:	beq	451a8 <ftello64@plt+0x2ec68>
   45248:	mov	r0, #2
   4524c:	bl	15c1c <exit@plt>
   45250:	ldr	r6, [r0, #40]	; 0x28
   45254:	ldr	r2, [pc, #444]	; 45418 <ftello64@plt+0x2eed8>
   45258:	cmp	r6, #0
   4525c:	moveq	r6, r2
   45260:	cmn	r3, #3
   45264:	beq	45328 <ftello64@plt+0x2ede8>
   45268:	cmn	r3, #12
   4526c:	beq	45358 <ftello64@plt+0x2ee18>
   45270:	cmn	r3, #6
   45274:	beq	45388 <ftello64@plt+0x2ee48>
   45278:	cmn	r3, #7
   4527c:	beq	453b8 <ftello64@plt+0x2ee78>
   45280:	cmn	r3, #8
   45284:	beq	452f0 <ftello64@plt+0x2edb0>
   45288:	cmn	r3, #9
   4528c:	beq	453f0 <ftello64@plt+0x2eeb0>
   45290:	cmn	r3, #11
   45294:	mov	r2, #5
   45298:	beq	453d4 <ftello64@plt+0x2ee94>
   4529c:	ldr	r1, [pc, #376]	; 4541c <ftello64@plt+0x2eedc>
   452a0:	mov	r0, #0
   452a4:	bl	15718 <dcgettext@plt>
   452a8:	mov	r1, r6
   452ac:	bl	487a0 <ftello64@plt+0x32260>
   452b0:	b	45234 <ftello64@plt+0x2ecf4>
   452b4:	ldr	r1, [pc, #356]	; 45420 <ftello64@plt+0x2eee0>
   452b8:	mov	r0, #0
   452bc:	bl	15718 <dcgettext@plt>
   452c0:	mov	r3, r0
   452c4:	b	45224 <ftello64@plt+0x2ece4>
   452c8:	ldr	r1, [pc, #340]	; 45424 <ftello64@plt+0x2eee4>
   452cc:	mov	r0, #0
   452d0:	bl	15718 <dcgettext@plt>
   452d4:	mov	r3, r0
   452d8:	b	45224 <ftello64@plt+0x2ece4>
   452dc:	ldr	r1, [pc, #324]	; 45428 <ftello64@plt+0x2eee8>
   452e0:	mov	r0, #0
   452e4:	bl	15718 <dcgettext@plt>
   452e8:	mov	r3, r0
   452ec:	b	45224 <ftello64@plt+0x2ece4>
   452f0:	mov	r0, r5
   452f4:	mov	r2, #5
   452f8:	ldr	r1, [pc, #300]	; 4542c <ftello64@plt+0x2eeec>
   452fc:	bl	15718 <dcgettext@plt>
   45300:	mov	r1, r6
   45304:	bl	487a0 <ftello64@plt+0x32260>
   45308:	b	45234 <ftello64@plt+0x2ecf4>
   4530c:	ldr	r0, [pc, #284]	; 45430 <ftello64@plt+0x2eef0>
   45310:	bl	488a8 <ftello64@plt+0x32368>
   45314:	ldr	r1, [pc, #280]	; 45434 <ftello64@plt+0x2eef4>
   45318:	mov	r0, #0
   4531c:	bl	15718 <dcgettext@plt>
   45320:	mov	r3, r0
   45324:	b	45224 <ftello64@plt+0x2ece4>
   45328:	mov	r0, r5
   4532c:	mov	r2, #5
   45330:	ldr	r1, [pc, #256]	; 45438 <ftello64@plt+0x2eef8>
   45334:	bl	15718 <dcgettext@plt>
   45338:	mov	r1, r6
   4533c:	bl	487a0 <ftello64@plt+0x32260>
   45340:	b	45234 <ftello64@plt+0x2ecf4>
   45344:	ldr	r1, [pc, #240]	; 4543c <ftello64@plt+0x2eefc>
   45348:	mov	r0, #0
   4534c:	bl	15718 <dcgettext@plt>
   45350:	mov	r3, r0
   45354:	b	45224 <ftello64@plt+0x2ece4>
   45358:	mov	r0, r5
   4535c:	mov	r2, #5
   45360:	ldr	r1, [pc, #216]	; 45440 <ftello64@plt+0x2ef00>
   45364:	bl	15718 <dcgettext@plt>
   45368:	mov	r1, r6
   4536c:	bl	487a0 <ftello64@plt+0x32260>
   45370:	b	45234 <ftello64@plt+0x2ecf4>
   45374:	ldr	r1, [pc, #200]	; 45444 <ftello64@plt+0x2ef04>
   45378:	mov	r0, #0
   4537c:	bl	15718 <dcgettext@plt>
   45380:	mov	r3, r0
   45384:	b	45224 <ftello64@plt+0x2ece4>
   45388:	mov	r0, r5
   4538c:	mov	r2, #5
   45390:	ldr	r1, [pc, #176]	; 45448 <ftello64@plt+0x2ef08>
   45394:	bl	15718 <dcgettext@plt>
   45398:	mov	r1, r6
   4539c:	bl	487a0 <ftello64@plt+0x32260>
   453a0:	b	45234 <ftello64@plt+0x2ecf4>
   453a4:	ldr	r1, [pc, #160]	; 4544c <ftello64@plt+0x2ef0c>
   453a8:	mov	r0, #0
   453ac:	bl	15718 <dcgettext@plt>
   453b0:	mov	r3, r0
   453b4:	b	45224 <ftello64@plt+0x2ece4>
   453b8:	mov	r0, r5
   453bc:	mov	r2, #5
   453c0:	ldr	r1, [pc, #136]	; 45450 <ftello64@plt+0x2ef10>
   453c4:	bl	15718 <dcgettext@plt>
   453c8:	mov	r1, r6
   453cc:	bl	487a0 <ftello64@plt+0x32260>
   453d0:	b	45234 <ftello64@plt+0x2ecf4>
   453d4:	ldr	r1, [pc, #120]	; 45454 <ftello64@plt+0x2ef14>
   453d8:	mov	r0, #0
   453dc:	bl	15718 <dcgettext@plt>
   453e0:	mov	r1, r0
   453e4:	ldr	r0, [pc, #108]	; 45458 <ftello64@plt+0x2ef18>
   453e8:	bl	487a0 <ftello64@plt+0x32260>
   453ec:	b	45234 <ftello64@plt+0x2ecf4>
   453f0:	mov	r0, r5
   453f4:	mov	r2, #5
   453f8:	ldr	r1, [pc, #92]	; 4545c <ftello64@plt+0x2ef1c>
   453fc:	bl	15718 <dcgettext@plt>
   45400:	mov	r1, r6
   45404:	bl	487a0 <ftello64@plt+0x32260>
   45408:	b	45234 <ftello64@plt+0x2ecf4>
   4540c:	muleq	r6, r8, r5
   45410:	andeq	sl, r6, r8, ror #27
   45414:	strdeq	sl, [r6], -r8
   45418:	andeq	sl, r6, r8, asr #26
   4541c:	andeq	sl, r6, ip, ror #29
   45420:	andeq	sl, r6, r0, ror sp
   45424:	andeq	sl, r6, r8, lsl #27
   45428:	muleq	r6, r4, sp
   4542c:	muleq	r6, ip, lr
   45430:	andeq	sl, r6, r0, asr sp
   45434:	andeq	r9, r6, r4, lsr #11
   45438:	andeq	sl, r6, r4, lsl #28
   4543c:	andeq	sl, r6, r8, lsr #27
   45440:	andeq	sl, r6, ip, lsr #28
   45444:			; <UNDEFINED> instruction: 0x0006adbc
   45448:	andeq	sl, r6, r4, asr lr
   4544c:	andeq	sl, r6, ip, asr #27
   45450:	andeq	sl, r6, r0, lsl #29
   45454:	ldrdeq	sl, [r6], -ip
   45458:	andeq	r9, r6, r0, ror #18
   4545c:			; <UNDEFINED> instruction: 0x0006aebc
   45460:	tst	r1, #16
   45464:	and	r1, r1, #7
   45468:	push	{r4, r5, r6, r7, r8, lr}
   4546c:	movne	r7, #0
   45470:	moveq	r7, #10
   45474:	cmp	r1, #3
   45478:	mov	r6, r0
   4547c:	str	r1, [r0, #20]
   45480:	mov	r5, r2
   45484:	beq	454a4 <ftello64@plt+0x2ef64>
   45488:	cmp	r1, #4
   4548c:	beq	454e4 <ftello64@plt+0x2efa4>
   45490:	cmp	r1, #1
   45494:	beq	454a4 <ftello64@plt+0x2ef64>
   45498:	str	r2, [r6, #24]
   4549c:	mov	r0, #1
   454a0:	pop	{r4, r5, r6, r7, r8, pc}
   454a4:	bl	15e20 <__errno_location@plt>
   454a8:	mov	r1, #0
   454ac:	mov	r2, r7
   454b0:	mov	r4, r0
   454b4:	mov	r0, r5
   454b8:	str	r1, [r4]
   454bc:	bl	15448 <strtol@plt>
   454c0:	sub	r3, r0, #-2147483647	; 0x80000001
   454c4:	cmn	r3, #3
   454c8:	bls	454d8 <ftello64@plt+0x2ef98>
   454cc:	ldr	r3, [r4]
   454d0:	cmp	r3, #34	; 0x22
   454d4:	beq	45560 <ftello64@plt+0x2f020>
   454d8:	str	r0, [r6, #24]
   454dc:	mov	r0, #0
   454e0:	pop	{r4, r5, r6, r7, r8, pc}
   454e4:	ldrb	r4, [r2]
   454e8:	tst	r4, #128	; 0x80
   454ec:	bne	45518 <ftello64@plt+0x2efd8>
   454f0:	bl	15bec <__ctype_b_loc@plt>
   454f4:	ldr	r2, [r0]
   454f8:	b	45508 <ftello64@plt+0x2efc8>
   454fc:	ldrb	r4, [r5, #1]!
   45500:	tst	r4, #128	; 0x80
   45504:	bne	45518 <ftello64@plt+0x2efd8>
   45508:	lsl	r3, r4, #1
   4550c:	ldrh	r3, [r2, r3]
   45510:	tst	r3, #8192	; 0x2000
   45514:	bne	454fc <ftello64@plt+0x2efbc>
   45518:	cmp	r4, #45	; 0x2d
   4551c:	beq	45570 <ftello64@plt+0x2f030>
   45520:	bl	15e20 <__errno_location@plt>
   45524:	mov	r4, #0
   45528:	mov	r2, r7
   4552c:	mov	r1, r4
   45530:	mov	r8, r0
   45534:	mov	r0, r5
   45538:	str	r4, [r8]
   4553c:	bl	15ca0 <strtoul@plt>
   45540:	cmn	r0, #1
   45544:	str	r0, [r6, #24]
   45548:	beq	45554 <ftello64@plt+0x2f014>
   4554c:	mov	r0, r4
   45550:	pop	{r4, r5, r6, r7, r8, pc}
   45554:	ldr	r3, [r8]
   45558:	cmp	r3, #34	; 0x22
   4555c:	bne	4554c <ftello64@plt+0x2f00c>
   45560:	mvn	r3, #11
   45564:	str	r3, [r6, #16]
   45568:	mvn	r0, #0
   4556c:	pop	{r4, r5, r6, r7, r8, pc}
   45570:	mov	r2, #0
   45574:	mvn	r3, #11
   45578:	str	r2, [r6, #24]
   4557c:	str	r3, [r6, #16]
   45580:	mvn	r0, #0
   45584:	pop	{r4, r5, r6, r7, r8, pc}
   45588:	push	{r1, r2, r3}
   4558c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45590:	sub	sp, sp, #8
   45594:	ldr	r8, [pc, #188]	; 45658 <ftello64@plt+0x2f118>
   45598:	ldr	r4, [sp, #44]	; 0x2c
   4559c:	ldr	r3, [r8]
   455a0:	cmp	r4, #0
   455a4:	str	r3, [sp, #4]
   455a8:	moveq	r5, r4
   455ac:	beq	45630 <ftello64@plt+0x2f0f0>
   455b0:	cmp	r0, #0
   455b4:	add	r2, sp, #48	; 0x30
   455b8:	mov	r9, r0
   455bc:	ldr	r6, [pc, #152]	; 4565c <ftello64@plt+0x2f11c>
   455c0:	ldr	fp, [pc, #152]	; 45660 <ftello64@plt+0x2f120>
   455c4:	movne	r7, #2
   455c8:	moveq	r7, #1
   455cc:	mov	sl, r2
   455d0:	mov	r5, #0
   455d4:	str	r2, [sp]
   455d8:	b	45608 <ftello64@plt+0x2f0c8>
   455dc:	mov	r1, r4
   455e0:	mov	r0, r7
   455e4:	blx	r2
   455e8:	mov	r0, r4
   455ec:	bl	15cb8 <strlen@plt>
   455f0:	add	sl, sl, #4
   455f4:	ldr	r4, [sl, #-4]
   455f8:	str	sl, [sp]
   455fc:	cmp	r4, #0
   45600:	add	r5, r5, r0
   45604:	beq	45630 <ftello64@plt+0x2f0f0>
   45608:	ldr	r2, [r6]
   4560c:	cmp	r2, #0
   45610:	bne	455dc <ftello64@plt+0x2f09c>
   45614:	cmp	r9, #0
   45618:	mov	r0, r4
   4561c:	ldrne	r3, [pc, #64]	; 45664 <ftello64@plt+0x2f124>
   45620:	ldreq	r1, [fp]
   45624:	ldrne	r1, [r3]
   45628:	bl	1642c <fputs@plt>
   4562c:	b	455e8 <ftello64@plt+0x2f0a8>
   45630:	ldr	r2, [sp, #4]
   45634:	ldr	r3, [r8]
   45638:	mov	r0, r5
   4563c:	cmp	r2, r3
   45640:	bne	45654 <ftello64@plt+0x2f114>
   45644:	add	sp, sp, #8
   45648:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4564c:	add	sp, sp, #12
   45650:	bx	lr
   45654:	bl	15748 <__stack_chk_fail@plt>
   45658:	andeq	pc, r7, r8, lsl #15
   4565c:	andeq	r0, r8, r4, asr #24
   45660:	andeq	r0, r8, r8, ror #20
   45664:	andeq	r0, r8, r0, asr sl
   45668:	ldr	r3, [pc, #48]	; 456a0 <ftello64@plt+0x2f160>
   4566c:	ldr	r3, [r3]
   45670:	cmp	r3, #0
   45674:	beq	4568c <ftello64@plt+0x2f14c>
   45678:	cmp	r0, #0
   4567c:	movne	r0, #2
   45680:	moveq	r0, #1
   45684:	mov	r1, #0
   45688:	bx	r3
   4568c:	cmp	r0, #0
   45690:	ldrne	r3, [pc, #12]	; 456a4 <ftello64@plt+0x2f164>
   45694:	ldreq	r3, [pc, #12]	; 456a8 <ftello64@plt+0x2f168>
   45698:	ldr	r0, [r3]
   4569c:	b	154d8 <fflush@plt>
   456a0:	andeq	r0, r8, r4, asr #24
   456a4:	andeq	r0, r8, r0, asr sl
   456a8:	andeq	r0, r8, r8, ror #20
   456ac:	ldr	r3, [pc, #4]	; 456b8 <ftello64@plt+0x2f178>
   456b0:	str	r0, [r3]
   456b4:	bx	lr
   456b8:	andeq	r0, r8, r4, asr #24
   456bc:	ldr	r3, [pc, #244]	; 457b8 <ftello64@plt+0x2f278>
   456c0:	push	{r4, lr}
   456c4:	mov	r4, r0
   456c8:	ldr	r3, [r3, #4]
   456cc:	cmp	r3, #0
   456d0:	beq	456e0 <ftello64@plt+0x2f1a0>
   456d4:	blx	r3
   456d8:	cmp	r0, #0
   456dc:	bne	45770 <ftello64@plt+0x2f230>
   456e0:	sub	r0, r4, #10
   456e4:	cmp	r0, #31
   456e8:	ldrls	pc, [pc, r0, lsl #2]
   456ec:	b	457b0 <ftello64@plt+0x2f270>
   456f0:	andeq	r5, r4, r0, lsl #15
   456f4:	andeq	r5, r4, r8, lsl #15
   456f8:			; <UNDEFINED> instruction: 0x000457b0
   456fc:	muleq	r4, r0, r7
   45700:	muleq	r4, r8, r7
   45704:	andeq	r5, r4, r0, lsr #15
   45708:	andeq	r5, r4, r8, lsr #15
   4570c:			; <UNDEFINED> instruction: 0x000457b0
   45710:			; <UNDEFINED> instruction: 0x000457b0
   45714:			; <UNDEFINED> instruction: 0x000457b0
   45718:			; <UNDEFINED> instruction: 0x000457b0
   4571c:			; <UNDEFINED> instruction: 0x000457b0
   45720:			; <UNDEFINED> instruction: 0x000457b0
   45724:			; <UNDEFINED> instruction: 0x000457b0
   45728:			; <UNDEFINED> instruction: 0x000457b0
   4572c:			; <UNDEFINED> instruction: 0x000457b0
   45730:			; <UNDEFINED> instruction: 0x000457b0
   45734:			; <UNDEFINED> instruction: 0x000457b0
   45738:			; <UNDEFINED> instruction: 0x000457b0
   4573c:			; <UNDEFINED> instruction: 0x000457b0
   45740:			; <UNDEFINED> instruction: 0x000457b0
   45744:			; <UNDEFINED> instruction: 0x000457b0
   45748:			; <UNDEFINED> instruction: 0x000457b0
   4574c:			; <UNDEFINED> instruction: 0x000457b0
   45750:			; <UNDEFINED> instruction: 0x000457b0
   45754:			; <UNDEFINED> instruction: 0x000457b0
   45758:			; <UNDEFINED> instruction: 0x000457b0
   4575c:			; <UNDEFINED> instruction: 0x000457b0
   45760:			; <UNDEFINED> instruction: 0x000457b0
   45764:			; <UNDEFINED> instruction: 0x000457b0
   45768:	andeq	r5, r4, r8, ror r7
   4576c:	andeq	r5, r4, r8, ror r7
   45770:	pop	{r4, lr}
   45774:	b	5e160 <ftello64@plt+0x47c20>
   45778:	ldr	r0, [pc, #60]	; 457bc <ftello64@plt+0x2f27c>
   4577c:	pop	{r4, pc}
   45780:	ldr	r0, [pc, #56]	; 457c0 <ftello64@plt+0x2f280>
   45784:	pop	{r4, pc}
   45788:	ldr	r0, [pc, #52]	; 457c4 <ftello64@plt+0x2f284>
   4578c:	pop	{r4, pc}
   45790:	ldr	r0, [pc, #48]	; 457c8 <ftello64@plt+0x2f288>
   45794:	pop	{r4, pc}
   45798:	ldr	r0, [pc, #44]	; 457cc <ftello64@plt+0x2f28c>
   4579c:	pop	{r4, pc}
   457a0:	ldr	r0, [pc, #40]	; 457d0 <ftello64@plt+0x2f290>
   457a4:	pop	{r4, pc}
   457a8:	ldr	r0, [pc, #36]	; 457d4 <ftello64@plt+0x2f294>
   457ac:	pop	{r4, pc}
   457b0:	mov	r0, #0
   457b4:	pop	{r4, pc}
   457b8:	andeq	r0, r8, r4, asr #24
   457bc:			; <UNDEFINED> instruction: 0x0006abbc
   457c0:	andeq	fp, r6, r0, lsl r2
   457c4:	andeq	sl, r6, r4, lsl #30
   457c8:	andeq	fp, r6, ip, lsl #4
   457cc:	ldrdeq	fp, [r6], -r8
   457d0:	andeq	fp, r6, ip, asr r1
   457d4:	andeq	sl, r6, r8, lsl #30
   457d8:	push	{r4, r5, lr}
   457dc:	mov	r0, #11
   457e0:	sub	sp, sp, #12
   457e4:	bl	456bc <ftello64@plt+0x2f17c>
   457e8:	mov	r2, #0
   457ec:	mov	r1, r0
   457f0:	mov	r0, r2
   457f4:	bl	45588 <ftello64@plt+0x2f048>
   457f8:	mov	r0, #12
   457fc:	bl	456bc <ftello64@plt+0x2f17c>
   45800:	subs	r2, r0, #0
   45804:	beq	4581c <ftello64@plt+0x2f2dc>
   45808:	mov	r0, #0
   4580c:	str	r0, [sp]
   45810:	ldr	r3, [pc, #268]	; 45924 <ftello64@plt+0x2f3e4>
   45814:	ldr	r1, [pc, #268]	; 45928 <ftello64@plt+0x2f3e8>
   45818:	bl	45588 <ftello64@plt+0x2f048>
   4581c:	mov	r0, #13
   45820:	bl	456bc <ftello64@plt+0x2f17c>
   45824:	mov	ip, #0
   45828:	ldr	r3, [pc, #252]	; 4592c <ftello64@plt+0x2f3ec>
   4582c:	str	ip, [sp]
   45830:	ldr	r1, [pc, #248]	; 45930 <ftello64@plt+0x2f3f0>
   45834:	mov	r5, r3
   45838:	mov	r4, #20
   4583c:	mov	r2, r0
   45840:	mov	r0, ip
   45844:	bl	45588 <ftello64@plt+0x2f048>
   45848:	mov	r0, r4
   4584c:	bl	456bc <ftello64@plt+0x2f17c>
   45850:	mov	r3, #0
   45854:	mov	r2, r5
   45858:	add	r4, r4, #1
   4585c:	subs	r1, r0, #0
   45860:	mov	r0, r3
   45864:	beq	4586c <ftello64@plt+0x2f32c>
   45868:	bl	45588 <ftello64@plt+0x2f048>
   4586c:	cmp	r4, #30
   45870:	bne	45848 <ftello64@plt+0x2f308>
   45874:	mov	r0, #14
   45878:	bl	456bc <ftello64@plt+0x2f17c>
   4587c:	subs	r1, r0, #0
   45880:	beq	45894 <ftello64@plt+0x2f354>
   45884:	mov	r3, #0
   45888:	mov	r0, r3
   4588c:	ldr	r2, [pc, #152]	; 4592c <ftello64@plt+0x2f3ec>
   45890:	bl	45588 <ftello64@plt+0x2f048>
   45894:	mov	r0, #10
   45898:	bl	456bc <ftello64@plt+0x2f17c>
   4589c:	subs	r1, r0, #0
   458a0:	beq	458b4 <ftello64@plt+0x2f374>
   458a4:	mov	r3, #0
   458a8:	mov	r0, r3
   458ac:	ldr	r2, [pc, #120]	; 4592c <ftello64@plt+0x2f3ec>
   458b0:	bl	45588 <ftello64@plt+0x2f048>
   458b4:	mov	r0, #15
   458b8:	bl	456bc <ftello64@plt+0x2f17c>
   458bc:	subs	r1, r0, #0
   458c0:	beq	458d0 <ftello64@plt+0x2f390>
   458c4:	mov	r2, #0
   458c8:	mov	r0, r2
   458cc:	bl	45588 <ftello64@plt+0x2f048>
   458d0:	mov	r0, #18
   458d4:	bl	456bc <ftello64@plt+0x2f17c>
   458d8:	subs	r1, r0, #0
   458dc:	beq	458ec <ftello64@plt+0x2f3ac>
   458e0:	mov	r2, #0
   458e4:	mov	r0, r2
   458e8:	bl	45588 <ftello64@plt+0x2f048>
   458ec:	mov	r0, r4
   458f0:	bl	456bc <ftello64@plt+0x2f17c>
   458f4:	mov	r2, #0
   458f8:	add	r4, r4, #1
   458fc:	subs	r1, r0, #0
   45900:	mov	r0, r2
   45904:	beq	4590c <ftello64@plt+0x2f3cc>
   45908:	bl	45588 <ftello64@plt+0x2f048>
   4590c:	cmp	r4, #40	; 0x28
   45910:	bne	458ec <ftello64@plt+0x2f3ac>
   45914:	mov	r0, #0
   45918:	add	sp, sp, #12
   4591c:	pop	{r4, r5, lr}
   45920:	b	45668 <ftello64@plt+0x2f128>
   45924:			; <UNDEFINED> instruction: 0x000614bc
   45928:	andeq	r6, r6, ip, asr #6
   4592c:	strdeq	ip, [r6], -r4
   45930:	ldrdeq	r9, [r6], -r8
   45934:	ldr	r3, [pc, #1504]	; 45f1c <ftello64@plt+0x2f9dc>
   45938:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4593c:	sub	sp, sp, #28
   45940:	ldr	r3, [r3]
   45944:	mov	r7, r0
   45948:	str	r3, [sp, #20]
   4594c:	str	r1, [sp, #8]
   45950:	bl	457d8 <ftello64@plt+0x2f298>
   45954:	mov	r2, #0
   45958:	mov	r0, r2
   4595c:	ldr	r1, [pc, #1468]	; 45f20 <ftello64@plt+0x2f9e0>
   45960:	bl	45588 <ftello64@plt+0x2f048>
   45964:	mov	r0, #42	; 0x2a
   45968:	bl	456bc <ftello64@plt+0x2f17c>
   4596c:	cmp	r0, #0
   45970:	beq	45980 <ftello64@plt+0x2f440>
   45974:	ldrb	r3, [r0]
   45978:	cmp	r3, #49	; 0x31
   4597c:	beq	45e34 <ftello64@plt+0x2f8f4>
   45980:	mov	r0, #41	; 0x29
   45984:	bl	456bc <ftello64@plt+0x2f17c>
   45988:	mov	r3, #0
   4598c:	ldr	r2, [pc, #1420]	; 45f20 <ftello64@plt+0x2f9e0>
   45990:	mov	r1, r0
   45994:	mov	r0, r3
   45998:	bl	45588 <ftello64@plt+0x2f048>
   4599c:	ldr	r3, [r7, #12]
   459a0:	cmp	r3, #0
   459a4:	beq	45a50 <ftello64@plt+0x2f510>
   459a8:	ldr	r2, [r7]
   459ac:	cmp	r2, #0
   459b0:	beq	45a28 <ftello64@plt+0x2f4e8>
   459b4:	mov	r4, r7
   459b8:	mov	r6, #0
   459bc:	b	45a04 <ftello64@plt+0x2f4c4>
   459c0:	ldrb	r8, [r3]
   459c4:	cmp	r8, #64	; 0x40
   459c8:	beq	459f8 <ftello64@plt+0x2f4b8>
   459cc:	bl	15cb8 <strlen@plt>
   459d0:	cmp	r8, #124	; 0x7c
   459d4:	mov	r5, r0
   459d8:	beq	45d4c <ftello64@plt+0x2f80c>
   459dc:	cmp	r5, #34	; 0x22
   459e0:	movle	r3, #1
   459e4:	movgt	r3, #0
   459e8:	cmp	r5, r6
   459ec:	movle	r3, #0
   459f0:	cmp	r3, #0
   459f4:	movne	r6, r5
   459f8:	ldr	r3, [r4, #16]!
   459fc:	cmp	r3, #0
   45a00:	beq	45a90 <ftello64@plt+0x2f550>
   45a04:	ldr	r0, [r4, #4]
   45a08:	cmp	r0, #0
   45a0c:	beq	459f8 <ftello64@plt+0x2f4b8>
   45a10:	ldr	r3, [r4, #12]
   45a14:	cmp	r3, #0
   45a18:	bne	459c0 <ftello64@plt+0x2f480>
   45a1c:	bl	15cb8 <strlen@plt>
   45a20:	mov	r5, r0
   45a24:	b	459dc <ftello64@plt+0x2f49c>
   45a28:	ldrb	r3, [r3]
   45a2c:	cmp	r3, #64	; 0x40
   45a30:	bne	45d30 <ftello64@plt+0x2f7f0>
   45a34:	ldr	r3, [sp, #8]
   45a38:	tst	r3, #32
   45a3c:	beq	45a50 <ftello64@plt+0x2f510>
   45a40:	mov	r2, #0
   45a44:	mov	r0, r2
   45a48:	ldr	r1, [pc, #1236]	; 45f24 <ftello64@plt+0x2f9e4>
   45a4c:	bl	45588 <ftello64@plt+0x2f048>
   45a50:	mov	r0, #19
   45a54:	bl	456bc <ftello64@plt+0x2f17c>
   45a58:	subs	r4, r0, #0
   45a5c:	beq	45a80 <ftello64@plt+0x2f540>
   45a60:	mov	r2, #0
   45a64:	mov	r0, r2
   45a68:	ldr	r1, [pc, #1200]	; 45f20 <ftello64@plt+0x2f9e0>
   45a6c:	bl	45588 <ftello64@plt+0x2f048>
   45a70:	mov	r2, #0
   45a74:	mov	r1, r4
   45a78:	mov	r0, r2
   45a7c:	bl	45588 <ftello64@plt+0x2f048>
   45a80:	mov	r0, #0
   45a84:	bl	45668 <ftello64@plt+0x2f128>
   45a88:	mov	r0, #0
   45a8c:	bl	15c1c <exit@plt>
   45a90:	ldr	r3, [r7, #12]
   45a94:	add	r6, r6, #10
   45a98:	ldrb	r3, [r3]
   45a9c:	cmp	r3, #64	; 0x40
   45aa0:	bne	45d34 <ftello64@plt+0x2f7f4>
   45aa4:	ldr	r3, [r7]
   45aa8:	cmp	r3, #0
   45aac:	beq	45a34 <ftello64@plt+0x2f4f4>
   45ab0:	ldr	fp, [pc, #1136]	; 45f28 <ftello64@plt+0x2f9e8>
   45ab4:	ldr	sl, [pc, #1136]	; 45f2c <ftello64@plt+0x2f9ec>
   45ab8:	add	r7, r7, #16
   45abc:	mov	r2, #5
   45ac0:	ldr	r1, [r7, #-4]
   45ac4:	mov	r0, #0
   45ac8:	bl	15718 <dcgettext@plt>
   45acc:	bl	5e160 <ftello64@plt+0x47c20>
   45ad0:	subs	r5, r0, #0
   45ad4:	beq	45ae4 <ftello64@plt+0x2f5a4>
   45ad8:	ldrb	r3, [r5]
   45adc:	cmp	r3, #64	; 0x40
   45ae0:	beq	45ca0 <ftello64@plt+0x2f760>
   45ae4:	ldr	r1, [r7, #-16]
   45ae8:	cmp	r1, #255	; 0xff
   45aec:	bgt	45bd0 <ftello64@plt+0x2f690>
   45af0:	mov	ip, #0
   45af4:	add	r9, sp, #16
   45af8:	mov	r3, ip
   45afc:	strb	r1, [sp, #16]
   45b00:	mov	r0, ip
   45b04:	mov	r2, r9
   45b08:	ldr	r1, [pc, #1056]	; 45f30 <ftello64@plt+0x2f9f0>
   45b0c:	strb	ip, [sp, #17]
   45b10:	bl	45588 <ftello64@plt+0x2f048>
   45b14:	ldr	r3, [r7, #-12]
   45b18:	cmp	r3, #0
   45b1c:	movne	r4, #3
   45b20:	beq	45d14 <ftello64@plt+0x2f7d4>
   45b24:	ldr	r2, [r7, #-16]
   45b28:	mov	r8, #0
   45b2c:	cmp	r2, #256	; 0x100
   45b30:	movlt	ip, #44	; 0x2c
   45b34:	movge	ip, #32
   45b38:	str	r8, [sp]
   45b3c:	mov	r0, r8
   45b40:	mov	r2, fp
   45b44:	mov	r1, r9
   45b48:	strb	ip, [sp, #16]
   45b4c:	strb	r8, [sp, #17]
   45b50:	bl	45588 <ftello64@plt+0x2f048>
   45b54:	cmp	r5, r8
   45b58:	add	r4, r4, r0
   45b5c:	beq	45b6c <ftello64@plt+0x2f62c>
   45b60:	ldrb	r3, [r5]
   45b64:	cmp	r3, #124	; 0x7c
   45b68:	beq	45d9c <ftello64@plt+0x2f85c>
   45b6c:	mov	r2, #0
   45b70:	mov	r0, r2
   45b74:	mov	r1, sl
   45b78:	add	r4, r4, #3
   45b7c:	bl	45588 <ftello64@plt+0x2f048>
   45b80:	cmp	r6, r4
   45b84:	ble	45ba8 <ftello64@plt+0x2f668>
   45b88:	ldr	r8, [pc, #932]	; 45f34 <ftello64@plt+0x2f9f4>
   45b8c:	mov	r2, #0
   45b90:	add	r4, r4, #1
   45b94:	mov	r0, r2
   45b98:	mov	r1, r8
   45b9c:	bl	45588 <ftello64@plt+0x2f048>
   45ba0:	cmp	r6, r4
   45ba4:	bne	45b8c <ftello64@plt+0x2f64c>
   45ba8:	cmp	r5, #0
   45bac:	bne	45bf8 <ftello64@plt+0x2f6b8>
   45bb0:	mov	r2, #0
   45bb4:	mov	r0, r2
   45bb8:	ldr	r1, [pc, #864]	; 45f20 <ftello64@plt+0x2f9e0>
   45bbc:	bl	45588 <ftello64@plt+0x2f048>
   45bc0:	ldr	r3, [r7], #16
   45bc4:	cmp	r3, #0
   45bc8:	bne	45abc <ftello64@plt+0x2f57c>
   45bcc:	b	45a34 <ftello64@plt+0x2f4f4>
   45bd0:	mov	r2, #0
   45bd4:	mov	r0, r2
   45bd8:	mov	r1, sl
   45bdc:	bl	45588 <ftello64@plt+0x2f048>
   45be0:	ldr	r3, [r7, #-12]
   45be4:	mov	r4, #3
   45be8:	cmp	r3, #0
   45bec:	addne	r9, sp, #16
   45bf0:	bne	45b24 <ftello64@plt+0x2f5e4>
   45bf4:	b	45b88 <ftello64@plt+0x2f648>
   45bf8:	ldrb	r3, [r5]
   45bfc:	cmp	r3, #0
   45c00:	cmpne	r6, r4
   45c04:	blt	45e70 <ftello64@plt+0x2f930>
   45c08:	cmp	r3, #0
   45c0c:	beq	45bb0 <ftello64@plt+0x2f670>
   45c10:	cmp	r3, #10
   45c14:	mov	r8, #0
   45c18:	ldr	r4, [pc, #788]	; 45f34 <ftello64@plt+0x2f9f4>
   45c1c:	bne	45c74 <ftello64@plt+0x2f734>
   45c20:	ldrb	r3, [r5, #1]
   45c24:	cmp	r3, #0
   45c28:	beq	45bb0 <ftello64@plt+0x2f670>
   45c2c:	mov	r2, #0
   45c30:	mov	r0, r2
   45c34:	ldr	r1, [pc, #740]	; 45f20 <ftello64@plt+0x2f9e0>
   45c38:	bl	45588 <ftello64@plt+0x2f048>
   45c3c:	mov	r9, #0
   45c40:	mov	r2, #0
   45c44:	add	r9, r9, #1
   45c48:	mov	r0, r2
   45c4c:	mov	r1, r4
   45c50:	bl	45588 <ftello64@plt+0x2f048>
   45c54:	cmp	r6, r9
   45c58:	bne	45c40 <ftello64@plt+0x2f700>
   45c5c:	ldrb	r3, [r5, #1]
   45c60:	add	r5, r5, #1
   45c64:	cmp	r3, #0
   45c68:	beq	45bb0 <ftello64@plt+0x2f670>
   45c6c:	cmp	r3, #10
   45c70:	beq	45c20 <ftello64@plt+0x2f6e0>
   45c74:	mov	r2, #0
   45c78:	mov	r0, r2
   45c7c:	add	r1, sp, #16
   45c80:	strb	r3, [sp, #16]
   45c84:	strb	r8, [sp, #17]
   45c88:	bl	45588 <ftello64@plt+0x2f048>
   45c8c:	ldrb	r3, [r5, #1]
   45c90:	add	r5, r5, #1
   45c94:	cmp	r3, #0
   45c98:	bne	45c6c <ftello64@plt+0x2f72c>
   45c9c:	b	45bb0 <ftello64@plt+0x2f670>
   45ca0:	ldrb	r3, [r5, #1]
   45ca4:	cmp	r3, #0
   45ca8:	beq	45bc0 <ftello64@plt+0x2f680>
   45cac:	cmp	r3, #10
   45cb0:	add	r5, r5, #1
   45cb4:	mov	r4, #0
   45cb8:	ldr	r8, [pc, #608]	; 45f20 <ftello64@plt+0x2f9e0>
   45cbc:	bne	45cf4 <ftello64@plt+0x2f7b4>
   45cc0:	ldrb	r3, [r5, #1]
   45cc4:	cmp	r3, #0
   45cc8:	beq	45bb0 <ftello64@plt+0x2f670>
   45ccc:	mov	r2, #0
   45cd0:	mov	r0, r2
   45cd4:	mov	r1, r8
   45cd8:	bl	45588 <ftello64@plt+0x2f048>
   45cdc:	ldrb	r3, [r5, #1]
   45ce0:	cmp	r3, #0
   45ce4:	add	r5, r5, #1
   45ce8:	beq	45bb0 <ftello64@plt+0x2f670>
   45cec:	cmp	r3, #10
   45cf0:	beq	45cc0 <ftello64@plt+0x2f780>
   45cf4:	mov	r2, #0
   45cf8:	mov	r0, r2
   45cfc:	add	r1, sp, #16
   45d00:	strb	r3, [sp, #16]
   45d04:	strb	r4, [sp, #17]
   45d08:	bl	45588 <ftello64@plt+0x2f048>
   45d0c:	ldrb	r3, [r5, #1]
   45d10:	b	45ce0 <ftello64@plt+0x2f7a0>
   45d14:	cmp	r5, #0
   45d18:	beq	45d28 <ftello64@plt+0x2f7e8>
   45d1c:	ldrb	r2, [r5]
   45d20:	cmp	r2, #124	; 0x7c
   45d24:	beq	45eac <ftello64@plt+0x2f96c>
   45d28:	mov	r4, #3
   45d2c:	b	45b88 <ftello64@plt+0x2f648>
   45d30:	mov	r6, #10
   45d34:	mov	r3, #0
   45d38:	mov	r0, r3
   45d3c:	ldr	r2, [pc, #476]	; 45f20 <ftello64@plt+0x2f9e0>
   45d40:	ldr	r1, [pc, #496]	; 45f38 <ftello64@plt+0x2f9f8>
   45d44:	bl	45588 <ftello64@plt+0x2f048>
   45d48:	b	45aa4 <ftello64@plt+0x2f564>
   45d4c:	bl	44f00 <ftello64@plt+0x2e9c0>
   45d50:	ldr	r3, [r4, #12]
   45d54:	add	r2, r3, #1
   45d58:	ldrb	r3, [r3, #1]
   45d5c:	cmp	r3, #61	; 0x3d
   45d60:	beq	45d74 <ftello64@plt+0x2f834>
   45d64:	cmp	r3, #124	; 0x7c
   45d68:	cmpne	r3, #0
   45d6c:	add	r5, r5, #1
   45d70:	beq	459dc <ftello64@plt+0x2f49c>
   45d74:	cmp	r0, #0
   45d78:	beq	45d88 <ftello64@plt+0x2f848>
   45d7c:	and	r3, r3, #192	; 0xc0
   45d80:	cmp	r3, #128	; 0x80
   45d84:	addne	r5, r5, #1
   45d88:	ldrb	r3, [r2, #1]!
   45d8c:	cmp	r3, #0
   45d90:	cmpne	r3, #124	; 0x7c
   45d94:	bne	45d74 <ftello64@plt+0x2f834>
   45d98:	b	459dc <ftello64@plt+0x2f49c>
   45d9c:	ldrb	ip, [r5, #1]
   45da0:	add	r3, r5, #1
   45da4:	str	r3, [sp, #12]
   45da8:	cmp	ip, #61	; 0x3d
   45dac:	bne	45e04 <ftello64@plt+0x2f8c4>
   45db0:	mvn	r8, r5
   45db4:	add	r8, r8, r4
   45db8:	add	r4, r5, #2
   45dbc:	mov	r5, #0
   45dc0:	mov	r2, #0
   45dc4:	mov	r0, r2
   45dc8:	mov	r1, r9
   45dcc:	strb	ip, [sp, #16]
   45dd0:	strb	r5, [sp, #17]
   45dd4:	bl	45588 <ftello64@plt+0x2f048>
   45dd8:	mov	r3, r4
   45ddc:	add	r2, r8, r4
   45de0:	ldrb	ip, [r4], #1
   45de4:	cmp	ip, #0
   45de8:	cmpne	ip, #124	; 0x7c
   45dec:	bne	45dc0 <ftello64@plt+0x2f880>
   45df0:	mov	r4, r2
   45df4:	mov	r5, r3
   45df8:	cmp	ip, #0
   45dfc:	addne	r5, r5, #1
   45e00:	b	45b6c <ftello64@plt+0x2f62c>
   45e04:	mov	r2, r8
   45e08:	mov	r0, r8
   45e0c:	ldr	r1, [pc, #288]	; 45f34 <ftello64@plt+0x2f9f4>
   45e10:	bl	45588 <ftello64@plt+0x2f048>
   45e14:	ldrb	ip, [r5, #1]
   45e18:	ldr	r3, [sp, #12]
   45e1c:	add	r4, r4, #1
   45e20:	cmp	ip, #124	; 0x7c
   45e24:	cmpne	ip, r8
   45e28:	moveq	r5, r3
   45e2c:	bne	45db0 <ftello64@plt+0x2f870>
   45e30:	b	45df8 <ftello64@plt+0x2f8b8>
   45e34:	mov	r0, #40	; 0x28
   45e38:	bl	456bc <ftello64@plt+0x2f17c>
   45e3c:	mov	r2, #0
   45e40:	mov	r4, r0
   45e44:	mov	r1, r0
   45e48:	mov	r0, #1
   45e4c:	bl	45588 <ftello64@plt+0x2f048>
   45e50:	ldrb	r3, [r4]
   45e54:	cmp	r3, #0
   45e58:	beq	45980 <ftello64@plt+0x2f440>
   45e5c:	mov	r2, #0
   45e60:	ldr	r1, [pc, #184]	; 45f20 <ftello64@plt+0x2f9e0>
   45e64:	mov	r0, #1
   45e68:	bl	45588 <ftello64@plt+0x2f048>
   45e6c:	b	45980 <ftello64@plt+0x2f440>
   45e70:	mov	r2, #0
   45e74:	mov	r0, r2
   45e78:	ldr	r1, [pc, #160]	; 45f20 <ftello64@plt+0x2f9e0>
   45e7c:	bl	45588 <ftello64@plt+0x2f048>
   45e80:	ldr	r8, [pc, #172]	; 45f34 <ftello64@plt+0x2f9f4>
   45e84:	mov	r4, #0
   45e88:	mov	r2, #0
   45e8c:	add	r4, r4, #1
   45e90:	mov	r0, r2
   45e94:	mov	r1, r8
   45e98:	bl	45588 <ftello64@plt+0x2f048>
   45e9c:	cmp	r6, r4
   45ea0:	bne	45e88 <ftello64@plt+0x2f948>
   45ea4:	ldrb	r3, [r5]
   45ea8:	b	45c08 <ftello64@plt+0x2f6c8>
   45eac:	mov	r2, r3
   45eb0:	ldr	r1, [pc, #124]	; 45f34 <ftello64@plt+0x2f9f4>
   45eb4:	mov	r0, r3
   45eb8:	str	r3, [sp, #12]
   45ebc:	add	r8, r5, #1
   45ec0:	bl	45588 <ftello64@plt+0x2f048>
   45ec4:	rsb	r5, r5, #3
   45ec8:	b	45ee8 <ftello64@plt+0x2f9a8>
   45ecc:	mov	r2, #0
   45ed0:	ldr	r3, [sp, #12]
   45ed4:	mov	r0, r2
   45ed8:	mov	r1, r9
   45edc:	strb	ip, [sp, #16]
   45ee0:	strb	r3, [sp, #17]
   45ee4:	bl	45588 <ftello64@plt+0x2f048>
   45ee8:	add	r4, r5, r8
   45eec:	mov	r2, r8
   45ef0:	ldrb	ip, [r8], #1
   45ef4:	cmp	ip, #0
   45ef8:	cmpne	ip, #124	; 0x7c
   45efc:	bne	45ecc <ftello64@plt+0x2f98c>
   45f00:	cmp	ip, #0
   45f04:	movne	r5, r8
   45f08:	moveq	r5, r2
   45f0c:	ldr	r3, [r7, #-12]
   45f10:	cmp	r3, #0
   45f14:	bne	45b24 <ftello64@plt+0x2f5e4>
   45f18:	b	45b80 <ftello64@plt+0x2f640>
   45f1c:	andeq	pc, r7, r8, lsl #15
   45f20:	strdeq	ip, [r6], -r4
   45f24:	andeq	fp, r6, r8, ror r2
   45f28:	andeq	fp, r6, r4, ror r2
   45f2c:	andeq	fp, r6, r0, ror r2
   45f30:	andeq	fp, r6, ip, ror #4
   45f34:	ldrdeq	r9, [r6], -r8
   45f38:	andeq	fp, r6, r0, ror #4
   45f3c:	ldr	ip, [pc, #2540]	; 46930 <ftello64@plt+0x303f0>
   45f40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45f44:	sub	sp, sp, #108	; 0x6c
   45f48:	mov	r6, r1
   45f4c:	str	r1, [sp, #16]
   45f50:	mov	r4, r0
   45f54:	ldm	ip, {r0, r1, r2, r3}
   45f58:	add	r5, ip, #16
   45f5c:	add	lr, sp, #40	; 0x28
   45f60:	stm	lr, {r0, r1, r2, r3}
   45f64:	add	lr, ip, #32
   45f68:	ldm	r5, {r0, r1, r2, r3}
   45f6c:	add	r5, sp, #56	; 0x38
   45f70:	add	ip, ip, #48	; 0x30
   45f74:	stm	r5, {r0, r1, r2, r3}
   45f78:	ldm	lr, {r0, r1, r2, r3}
   45f7c:	add	lr, sp, #72	; 0x48
   45f80:	stm	lr, {r0, r1, r2, r3}
   45f84:	ldm	ip, {r0, r1, r2, r3}
   45f88:	add	ip, sp, #88	; 0x58
   45f8c:	stm	ip, {r0, r1, r2, r3}
   45f90:	ldr	r7, [r6]
   45f94:	cmp	r7, #0
   45f98:	beq	462a4 <ftello64@plt+0x2fd64>
   45f9c:	mov	r7, #0
   45fa0:	mov	r5, r6
   45fa4:	str	r7, [sp, #20]
   45fa8:	str	r7, [sp, #12]
   45fac:	mov	r9, r7
   45fb0:	mov	r6, r7
   45fb4:	ldr	r8, [pc, #2424]	; 46934 <ftello64@plt+0x303f4>
   45fb8:	ldr	sl, [pc, #2424]	; 46938 <ftello64@plt+0x303f8>
   45fbc:	b	45fc4 <ftello64@plt+0x2fa84>
   45fc0:	mov	r6, ip
   45fc4:	ldr	fp, [r5, #4]
   45fc8:	cmp	fp, #0
   45fcc:	beq	46034 <ftello64@plt+0x2faf4>
   45fd0:	mov	r1, r8
   45fd4:	mov	r0, fp
   45fd8:	bl	15424 <strcmp@plt>
   45fdc:	cmp	r0, #0
   45fe0:	moveq	r9, #1
   45fe4:	beq	46034 <ftello64@plt+0x2faf4>
   45fe8:	mov	r1, sl
   45fec:	mov	r0, fp
   45ff0:	bl	15424 <strcmp@plt>
   45ff4:	cmp	r0, #0
   45ff8:	moveq	r3, #1
   45ffc:	streq	r3, [sp, #12]
   46000:	beq	46034 <ftello64@plt+0x2faf4>
   46004:	ldr	r1, [pc, #2352]	; 4693c <ftello64@plt+0x303fc>
   46008:	mov	r0, fp
   4600c:	bl	15424 <strcmp@plt>
   46010:	cmp	r0, #0
   46014:	moveq	r3, #1
   46018:	streq	r3, [sp, #20]
   4601c:	beq	46034 <ftello64@plt+0x2faf4>
   46020:	mov	r0, fp
   46024:	ldr	r1, [pc, #2324]	; 46940 <ftello64@plt+0x30400>
   46028:	bl	15424 <strcmp@plt>
   4602c:	cmp	r0, #0
   46030:	moveq	r7, #1
   46034:	ldr	r3, [r5, #16]!
   46038:	add	ip, r6, #1
   4603c:	cmp	r3, #0
   46040:	bne	45fc0 <ftello64@plt+0x2fa80>
   46044:	cmp	r9, #0
   46048:	addeq	ip, r6, #2
   4604c:	beq	462b4 <ftello64@plt+0x2fd74>
   46050:	ldr	r3, [sp, #12]
   46054:	cmp	r3, #0
   46058:	bne	46074 <ftello64@plt+0x2fb34>
   4605c:	add	r3, sp, #56	; 0x38
   46060:	ldr	lr, [sp, #16]
   46064:	ldm	r3, {r0, r1, r2, r3}
   46068:	add	lr, lr, ip, lsl #4
   4606c:	add	ip, ip, #1
   46070:	stm	lr, {r0, r1, r2, r3}
   46074:	ldr	r3, [sp, #20]
   46078:	cmp	r3, #0
   4607c:	bne	46098 <ftello64@plt+0x2fb58>
   46080:	add	r3, sp, #72	; 0x48
   46084:	ldr	lr, [sp, #16]
   46088:	ldm	r3, {r0, r1, r2, r3}
   4608c:	add	lr, lr, ip, lsl #4
   46090:	add	ip, ip, #1
   46094:	stm	lr, {r0, r1, r2, r3}
   46098:	cmp	r7, #0
   4609c:	addeq	r3, sp, #88	; 0x58
   460a0:	ldreq	lr, [sp, #16]
   460a4:	ldmeq	r3, {r0, r1, r2, r3}
   460a8:	addeq	ip, lr, ip, lsl #4
   460ac:	stmeq	ip, {r0, r1, r2, r3}
   460b0:	mov	r2, #0
   460b4:	mov	r1, r2
   460b8:	mov	r0, r4
   460bc:	bl	45158 <ftello64@plt+0x2ec18>
   460c0:	ldr	fp, [r4]
   460c4:	ldr	r9, [r4, #28]
   460c8:	ldr	r3, [r4, #4]
   460cc:	ldr	r8, [fp]
   460d0:	mov	r1, fp
   460d4:	adds	r2, r8, #0
   460d8:	movne	r2, #1
   460dc:	cmp	r9, #0
   460e0:	movne	r2, #0
   460e4:	cmp	r2, #0
   460e8:	ldr	r7, [r3]
   460ec:	mov	r2, r3
   460f0:	beq	4610c <ftello64@plt+0x2fbcc>
   460f4:	ldr	r0, [r4, #8]
   460f8:	tst	r0, #16
   460fc:	bne	462c4 <ftello64@plt+0x2fd84>
   46100:	sub	r8, r8, #1
   46104:	add	r7, r7, #4
   46108:	mov	r9, #1
   4610c:	cmp	r8, #0
   46110:	beq	46298 <ftello64@plt+0x2fd58>
   46114:	ldr	sl, [r4, #36]	; 0x24
   46118:	ldr	r5, [r7]
   4611c:	cmp	sl, #0
   46120:	str	r5, [r4, #40]	; 0x28
   46124:	moveq	r1, #1
   46128:	moveq	r0, sl
   4612c:	bne	4616c <ftello64@plt+0x2fc2c>
   46130:	ldrb	r2, [r5]
   46134:	cmp	r2, #45	; 0x2d
   46138:	beq	4619c <ftello64@plt+0x2fc5c>
   4613c:	ldr	r6, [r4, #32]
   46140:	cmp	r6, #0
   46144:	bne	462f8 <ftello64@plt+0x2fdb8>
   46148:	ldr	r2, [r4, #8]
   4614c:	tst	r2, #4
   46150:	bne	462cc <ftello64@plt+0x2fd8c>
   46154:	str	r1, [r4, #36]	; 0x24
   46158:	ldr	r2, [r4, #36]	; 0x24
   4615c:	ldr	r5, [r7]
   46160:	cmp	r2, #0
   46164:	str	r5, [r4, #40]	; 0x28
   46168:	beq	46130 <ftello64@plt+0x2fbf0>
   4616c:	ldr	r2, [r4, #8]
   46170:	ands	r2, r2, #2
   46174:	streq	r2, [r4, #16]
   46178:	moveq	r1, fp
   4617c:	moveq	r2, r3
   46180:	bne	462cc <ftello64@plt+0x2fd8c>
   46184:	str	r8, [r1]
   46188:	str	r7, [r2]
   4618c:	ldr	r0, [r4, #16]
   46190:	str	r9, [r4, #28]
   46194:	add	sp, sp, #108	; 0x6c
   46198:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4619c:	ldrb	r2, [r5, #1]
   461a0:	cmp	r2, #45	; 0x2d
   461a4:	beq	46258 <ftello64@plt+0x2fd18>
   461a8:	cmp	r2, #0
   461ac:	beq	4613c <ftello64@plt+0x2fbfc>
   461b0:	ldr	r2, [sp, #16]
   461b4:	ldr	r6, [r4, #32]
   461b8:	ldr	r2, [r2]
   461bc:	cmp	r6, #0
   461c0:	str	r2, [sp, #20]
   461c4:	bne	46304 <ftello64@plt+0x2fdc4>
   461c8:	ldr	r1, [r4, #8]
   461cc:	mov	r2, #1
   461d0:	tst	r1, #32
   461d4:	add	r1, r5, r2
   461d8:	str	r2, [r4, #32]
   461dc:	str	r1, [sp, #12]
   461e0:	beq	46454 <ftello64@plt+0x2ff14>
   461e4:	ldr	r0, [sp, #20]
   461e8:	cmp	r0, #0
   461ec:	beq	467d4 <ftello64@plt+0x30294>
   461f0:	ldr	r2, [sp, #16]
   461f4:	str	sl, [sp, #28]
   461f8:	str	r5, [sp, #32]
   461fc:	str	r4, [sp, #24]
   46200:	mov	r5, r6
   46204:	mov	sl, r1
   46208:	mov	r4, r2
   4620c:	mov	r6, r3
   46210:	ldr	r0, [r4, #4]
   46214:	cmp	r0, #0
   46218:	beq	4622c <ftello64@plt+0x2fcec>
   4621c:	mov	r1, sl
   46220:	bl	15424 <strcmp@plt>
   46224:	cmp	r0, #0
   46228:	beq	463c4 <ftello64@plt+0x2fe84>
   4622c:	ldr	r1, [r4, #16]!
   46230:	add	r5, r5, #1
   46234:	cmp	r1, #0
   46238:	bne	46210 <ftello64@plt+0x2fcd0>
   4623c:	ldr	r5, [sp, #32]
   46240:	mov	r3, r6
   46244:	ldr	sl, [sp, #28]
   46248:	ldr	r4, [sp, #24]
   4624c:	ldrb	r1, [r5, #1]
   46250:	mov	r6, #1
   46254:	b	46320 <ftello64@plt+0x2fde0>
   46258:	str	r0, [r4, #32]
   4625c:	ldrb	r2, [r5, #2]
   46260:	cmp	r2, #0
   46264:	bne	464b8 <ftello64@plt+0x2ff78>
   46268:	ldr	r2, [r4, #8]
   4626c:	tst	r2, #8
   46270:	bne	465bc <ftello64@plt+0x3007c>
   46274:	orr	r2, r2, #256	; 0x100
   46278:	subs	r8, r8, #1
   4627c:	str	r2, [r4, #8]
   46280:	str	r1, [r4, #36]	; 0x24
   46284:	add	r7, r7, #4
   46288:	add	r9, r9, #1
   4628c:	bne	46158 <ftello64@plt+0x2fc18>
   46290:	mov	r1, fp
   46294:	mov	r2, r3
   46298:	mov	r8, #0
   4629c:	str	r8, [r4, #16]
   462a0:	b	46184 <ftello64@plt+0x2fc44>
   462a4:	ldr	r5, [sp, #16]
   462a8:	mov	ip, #1
   462ac:	str	r7, [sp, #20]
   462b0:	str	r7, [sp, #12]
   462b4:	add	r3, sp, #40	; 0x28
   462b8:	ldm	r3, {r0, r1, r2, r3}
   462bc:	stm	r5, {r0, r1, r2, r3}
   462c0:	b	46050 <ftello64@plt+0x2fb10>
   462c4:	mov	r9, #0
   462c8:	b	46114 <ftello64@plt+0x2fbd4>
   462cc:	mvn	ip, #0
   462d0:	mov	r0, #2
   462d4:	str	r5, [r4, #24]
   462d8:	add	r8, r8, ip
   462dc:	add	r7, r7, #4
   462e0:	add	r9, r9, #1
   462e4:	mov	r1, fp
   462e8:	mov	r2, r3
   462ec:	str	ip, [r4, #16]
   462f0:	str	r0, [r4, #20]
   462f4:	b	46184 <ftello64@plt+0x2fc44>
   462f8:	ldr	r2, [sp, #16]
   462fc:	ldr	r2, [r2]
   46300:	str	r2, [sp, #20]
   46304:	add	r2, r5, r6
   46308:	str	r2, [sp, #12]
   4630c:	ldr	r2, [sp, #20]
   46310:	cmp	r2, #0
   46314:	ldr	r2, [sp, #12]
   46318:	ldrb	r1, [r2]
   4631c:	beq	467dc <ftello64@plt+0x3029c>
   46320:	ldr	r2, [sp, #20]
   46324:	mov	ip, r1
   46328:	cmp	r1, r2
   4632c:	beq	467e4 <ftello64@plt+0x302a4>
   46330:	ldr	r2, [sp, #16]
   46334:	add	r2, r2, #16
   46338:	b	46348 <ftello64@plt+0x2fe08>
   4633c:	cmp	lr, r1
   46340:	add	r2, r2, #16
   46344:	beq	463e0 <ftello64@plt+0x2fea0>
   46348:	ldr	lr, [r2]
   4634c:	mov	r0, r2
   46350:	cmp	lr, #0
   46354:	bne	4633c <ftello64@plt+0x2fdfc>
   46358:	cmp	r1, #63	; 0x3f
   4635c:	cmpne	r1, #104	; 0x68
   46360:	beq	46924 <ftello64@plt+0x303e4>
   46364:	ldr	r2, [r0, #8]
   46368:	ldr	r1, [sp, #12]
   4636c:	tst	r2, #128	; 0x80
   46370:	add	r6, r6, #1
   46374:	mvnne	r2, #6
   46378:	mvneq	r2, #1
   4637c:	str	r6, [r4, #32]
   46380:	str	r1, [r4, #24]
   46384:	str	r2, [r4, #16]
   46388:	ldr	r2, [sp, #12]
   4638c:	mov	r1, fp
   46390:	ldrb	r0, [r2, #1]
   46394:	mov	r2, r3
   46398:	cmp	r0, #0
   4639c:	andne	sl, sl, #1
   463a0:	moveq	sl, #1
   463a4:	cmp	sl, #0
   463a8:	beq	46184 <ftello64@plt+0x2fc44>
   463ac:	mov	r3, #0
   463b0:	sub	r8, r8, #1
   463b4:	add	r7, r7, #4
   463b8:	add	r9, r9, #1
   463bc:	str	r3, [r4, #32]
   463c0:	b	46184 <ftello64@plt+0x2fc44>
   463c4:	ldr	r2, [sp, #16]
   463c8:	mov	r3, r6
   463cc:	ldr	r4, [sp, #24]
   463d0:	mov	r6, #1
   463d4:	ldr	ip, [r2, r5, lsl #4]
   463d8:	add	r0, r2, r5, lsl #4
   463dc:	mov	sl, r6
   463e0:	cmp	ip, #0
   463e4:	beq	4646c <ftello64@plt+0x2ff2c>
   463e8:	ldr	r1, [r0, #8]
   463ec:	str	ip, [r4, #16]
   463f0:	ands	r2, r1, #7
   463f4:	beq	4645c <ftello64@plt+0x2ff1c>
   463f8:	ldr	r2, [sp, #12]
   463fc:	eor	sl, sl, #1
   46400:	ldrb	r0, [r2, #1]
   46404:	cmp	r0, #0
   46408:	andne	r0, sl, #1
   4640c:	moveq	r0, #0
   46410:	cmp	r0, #0
   46414:	bne	467c0 <ftello64@plt+0x30280>
   46418:	ldr	r2, [r7, #4]
   4641c:	cmp	r2, #0
   46420:	beq	46478 <ftello64@plt+0x2ff38>
   46424:	ldrb	ip, [r2]
   46428:	cmp	ip, #45	; 0x2d
   4642c:	bne	4649c <ftello64@plt+0x2ff5c>
   46430:	ldrb	ip, [r2, #1]
   46434:	cmp	ip, #0
   46438:	beq	4649c <ftello64@plt+0x2ff5c>
   4643c:	tst	r1, #8
   46440:	beq	4649c <ftello64@plt+0x2ff5c>
   46444:	str	r0, [r4, #20]
   46448:	mov	r1, fp
   4644c:	mov	r2, r3
   46450:	b	463ac <ftello64@plt+0x2fe6c>
   46454:	mov	r6, r2
   46458:	b	4630c <ftello64@plt+0x2fdcc>
   4645c:	add	r6, r6, #1
   46460:	str	r6, [r4, #32]
   46464:	str	r2, [r4, #20]
   46468:	b	46388 <ftello64@plt+0x2fe48>
   4646c:	ldr	r2, [sp, #12]
   46470:	ldrb	r1, [r2]
   46474:	b	46358 <ftello64@plt+0x2fe18>
   46478:	tst	r1, #8
   4647c:	mvneq	r0, #2
   46480:	strne	r2, [r4, #20]
   46484:	movne	r1, fp
   46488:	movne	r2, r3
   4648c:	moveq	r1, fp
   46490:	moveq	r2, r3
   46494:	streq	r0, [r4, #16]
   46498:	b	463ac <ftello64@plt+0x2fe6c>
   4649c:	mov	r0, r4
   464a0:	bl	45460 <ftello64@plt+0x2ef20>
   464a4:	sub	r8, r8, #1
   464a8:	add	r7, r7, #4
   464ac:	add	r9, r9, #1
   464b0:	ldm	r4, {r1, r2}
   464b4:	b	463ac <ftello64@plt+0x2fe6c>
   464b8:	add	r6, r5, #2
   464bc:	mov	r0, r6
   464c0:	mov	r1, #61	; 0x3d
   464c4:	str	r3, [sp, #20]
   464c8:	bl	15d24 <strchr@plt>
   464cc:	subs	r3, r0, #0
   464d0:	str	r3, [sp, #12]
   464d4:	ldr	r3, [sp, #20]
   464d8:	bne	465e0 <ftello64@plt+0x300a0>
   464dc:	ldr	r2, [sp, #16]
   464e0:	ldr	r2, [r2]
   464e4:	cmp	r2, #0
   464e8:	str	r2, [sp, #20]
   464ec:	beq	46598 <ftello64@plt+0x30058>
   464f0:	ldr	fp, [sp, #16]
   464f4:	add	r5, fp, #4
   464f8:	ldr	r0, [r5, sl, lsl #4]
   464fc:	cmp	r0, #0
   46500:	beq	46514 <ftello64@plt+0x2ffd4>
   46504:	mov	r1, r6
   46508:	bl	15424 <strcmp@plt>
   4650c:	cmp	r0, #0
   46510:	beq	466dc <ftello64@plt+0x3019c>
   46514:	add	sl, sl, #1
   46518:	ldr	r3, [fp, sl, lsl #4]
   4651c:	cmp	r3, #0
   46520:	bne	464f8 <ftello64@plt+0x2ffb8>
   46524:	mov	r0, r6
   46528:	mov	fp, r3
   4652c:	bl	15cb8 <strlen@plt>
   46530:	str	r4, [sp, #24]
   46534:	ldr	r5, [sp, #16]
   46538:	ldr	r4, [sp, #20]
   4653c:	mov	sl, r0
   46540:	str	r0, [sp, #28]
   46544:	ldr	r0, [r5, #4]
   46548:	cmp	r0, #0
   4654c:	beq	46564 <ftello64@plt+0x30024>
   46550:	mov	r2, sl
   46554:	mov	r1, r6
   46558:	bl	16438 <strncmp@plt>
   4655c:	cmp	r0, #0
   46560:	beq	46620 <ftello64@plt+0x300e0>
   46564:	ldr	r4, [r5, #16]!
   46568:	add	fp, fp, #1
   4656c:	cmp	r4, #0
   46570:	bne	46544 <ftello64@plt+0x30004>
   46574:	ldr	r3, [sp, #12]
   46578:	ldr	r4, [sp, #24]
   4657c:	cmp	r3, #0
   46580:	beq	46590 <ftello64@plt+0x30050>
   46584:	ldr	r2, [sp, #12]
   46588:	mov	r3, #61	; 0x3d
   4658c:	strb	r3, [r2]
   46590:	ldr	fp, [r4]
   46594:	ldr	r3, [r4, #4]
   46598:	mvn	r2, #1
   4659c:	str	r6, [r4, #24]
   465a0:	str	r2, [r4, #16]
   465a4:	sub	r8, r8, #1
   465a8:	add	r7, r7, #4
   465ac:	add	r9, r9, #1
   465b0:	mov	r1, fp
   465b4:	mov	r2, r3
   465b8:	b	46184 <ftello64@plt+0x2fc44>
   465bc:	add	r6, r5, #2
   465c0:	mov	r0, r6
   465c4:	mov	r1, #61	; 0x3d
   465c8:	str	r3, [sp, #20]
   465cc:	bl	15d24 <strchr@plt>
   465d0:	subs	r3, r0, #0
   465d4:	str	r3, [sp, #12]
   465d8:	ldr	r3, [sp, #20]
   465dc:	beq	46598 <ftello64@plt+0x30058>
   465e0:	ldr	r2, [sp, #12]
   465e4:	mov	r3, #0
   465e8:	strb	r3, [r2]
   465ec:	ldrb	r3, [r5, #2]
   465f0:	cmp	r3, #0
   465f4:	moveq	r3, #61	; 0x3d
   465f8:	strbeq	r3, [r2]
   465fc:	ldreq	fp, [r4]
   46600:	ldreq	r3, [r4, #4]
   46604:	beq	46598 <ftello64@plt+0x30058>
   46608:	ldr	r3, [sp, #16]
   4660c:	ldr	r3, [r3]
   46610:	cmp	r3, #0
   46614:	str	r3, [sp, #20]
   46618:	bne	464f0 <ftello64@plt+0x2ffb0>
   4661c:	b	46584 <ftello64@plt+0x30044>
   46620:	ldr	r2, [sp, #16]
   46624:	add	r3, fp, #1
   46628:	mov	r0, r4
   4662c:	ldr	r1, [r2, r3, lsl #4]
   46630:	lsl	r3, r3, #4
   46634:	cmp	r1, #0
   46638:	ldr	r4, [sp, #24]
   4663c:	add	sl, r2, r3
   46640:	beq	4691c <ftello64@plt+0x303dc>
   46644:	sub	r3, r3, #16
   46648:	add	r3, r2, r3
   4664c:	sub	r2, r3, sl
   46650:	add	r2, r2, #32
   46654:	str	r7, [sp, #20]
   46658:	str	r8, [sp, #24]
   4665c:	str	r9, [sp, #32]
   46660:	str	fp, [sp, #36]	; 0x24
   46664:	ldr	r9, [sp, #28]
   46668:	mov	r7, r3
   4666c:	str	r4, [sp, #28]
   46670:	mov	fp, r0
   46674:	mov	r4, r1
   46678:	mov	r8, r2
   4667c:	ldr	r0, [sl, #4]
   46680:	cmp	r0, #0
   46684:	beq	466b4 <ftello64@plt+0x30174>
   46688:	mov	r2, r9
   4668c:	mov	r1, r6
   46690:	bl	16438 <strncmp@plt>
   46694:	cmp	r0, #0
   46698:	bne	466b4 <ftello64@plt+0x30174>
   4669c:	cmp	r4, fp
   466a0:	bne	46894 <ftello64@plt+0x30354>
   466a4:	ldr	r2, [sl, #8]
   466a8:	ldr	r3, [r5, #8]
   466ac:	cmp	r2, r3
   466b0:	bne	46894 <ftello64@plt+0x30354>
   466b4:	add	r7, r7, #16
   466b8:	ldr	r4, [r7, #16]
   466bc:	add	sl, sl, r8
   466c0:	cmp	r4, #0
   466c4:	bne	4667c <ftello64@plt+0x3013c>
   466c8:	add	r4, sp, #28
   466cc:	ldr	r7, [sp, #20]
   466d0:	ldm	r4, {r4, r9, fp}
   466d4:	ldr	r8, [sp, #24]
   466d8:	mov	sl, fp
   466dc:	ldr	r2, [sp, #12]
   466e0:	cmp	r2, #0
   466e4:	movne	r3, #61	; 0x3d
   466e8:	strbne	r3, [r2]
   466ec:	cmp	sl, #0
   466f0:	beq	46728 <ftello64@plt+0x301e8>
   466f4:	ldr	r3, [sp, #16]
   466f8:	ldr	r3, [r3, sl, lsl #4]
   466fc:	cmp	r3, #32768	; 0x8000
   46700:	beq	46924 <ftello64@plt+0x303e4>
   46704:	ldr	r2, [pc, #568]	; 46944 <ftello64@plt+0x30404>
   46708:	cmp	r3, r2
   4670c:	beq	4677c <ftello64@plt+0x3023c>
   46710:	ldr	r2, [pc, #560]	; 46948 <ftello64@plt+0x30408>
   46714:	cmp	r3, r2
   46718:	beq	46870 <ftello64@plt+0x30330>
   4671c:	ldr	r2, [pc, #552]	; 4694c <ftello64@plt+0x3040c>
   46720:	cmp	r3, r2
   46724:	beq	467f0 <ftello64@plt+0x302b0>
   46728:	ldr	r3, [sp, #16]
   4672c:	add	r2, r3, sl, lsl #4
   46730:	ldr	r3, [r3, sl, lsl #4]
   46734:	ldr	r1, [r2, #8]
   46738:	str	r3, [r4, #16]
   4673c:	tst	r1, #7
   46740:	beq	46794 <ftello64@plt+0x30254>
   46744:	ldr	r3, [sp, #12]
   46748:	cmp	r3, #0
   4674c:	beq	468c8 <ftello64@plt+0x30388>
   46750:	ldrb	r3, [r3, #1]
   46754:	cmp	r3, #0
   46758:	beq	46850 <ftello64@plt+0x30310>
   4675c:	ldr	r3, [sp, #12]
   46760:	adds	r2, r3, #1
   46764:	beq	46850 <ftello64@plt+0x30310>
   46768:	mov	r0, r4
   4676c:	bl	45460 <ftello64@plt+0x2ef20>
   46770:	ldr	fp, [r4]
   46774:	ldr	r3, [r4, #4]
   46778:	b	465a4 <ftello64@plt+0x30064>
   4677c:	ldr	r3, [r4, #8]
   46780:	ands	r5, r3, #64	; 0x40
   46784:	bne	46728 <ftello64@plt+0x301e8>
   46788:	bl	457d8 <ftello64@plt+0x2f298>
   4678c:	mov	r0, r5
   46790:	bl	15c1c <exit@plt>
   46794:	ldr	r3, [sp, #12]
   46798:	cmp	r3, #0
   4679c:	mvnne	r3, #5
   467a0:	ldreq	r2, [sp, #12]
   467a4:	strne	r3, [r4, #20]
   467a8:	ldrne	fp, [r4]
   467ac:	ldrne	r3, [r4, #4]
   467b0:	ldreq	fp, [r4]
   467b4:	ldreq	r3, [r4, #4]
   467b8:	streq	r2, [r4, #20]
   467bc:	b	465a4 <ftello64@plt+0x30064>
   467c0:	add	r2, r2, #1
   467c4:	mov	r0, r4
   467c8:	bl	45460 <ftello64@plt+0x2ef20>
   467cc:	ldm	r4, {r1, r2}
   467d0:	b	463ac <ftello64@plt+0x2fe6c>
   467d4:	ldrb	r1, [r5, #1]
   467d8:	mov	r6, r2
   467dc:	ldr	r0, [sp, #16]
   467e0:	b	46358 <ftello64@plt+0x2fe18>
   467e4:	ldr	r0, [sp, #16]
   467e8:	ldr	ip, [sp, #20]
   467ec:	b	463e8 <ftello64@plt+0x2fea8>
   467f0:	ldr	r3, [sp, #16]
   467f4:	ldr	r3, [r3]
   467f8:	cmp	r3, #0
   467fc:	beq	46848 <ftello64@plt+0x30308>
   46800:	ldr	r6, [pc, #328]	; 46950 <ftello64@plt+0x30410>
   46804:	ldr	r5, [pc, #328]	; 46954 <ftello64@plt+0x30414>
   46808:	ldr	r4, [sp, #16]
   4680c:	b	4681c <ftello64@plt+0x302dc>
   46810:	ldr	r3, [r4, #16]!
   46814:	cmp	r3, #0
   46818:	beq	46848 <ftello64@plt+0x30308>
   4681c:	ldr	r2, [r4, #4]
   46820:	cmp	r2, #0
   46824:	beq	46810 <ftello64@plt+0x302d0>
   46828:	ldr	r3, [r4, #8]
   4682c:	ands	r0, r3, #64	; 0x40
   46830:	bne	46810 <ftello64@plt+0x302d0>
   46834:	str	r0, [sp]
   46838:	mov	r3, r6
   4683c:	mov	r1, r5
   46840:	bl	45588 <ftello64@plt+0x2f048>
   46844:	b	46810 <ftello64@plt+0x302d0>
   46848:	mov	r0, #0
   4684c:	bl	15c1c <exit@plt>
   46850:	tst	r1, #8
   46854:	movne	r3, #0
   46858:	mvneq	r3, #2
   4685c:	strne	r3, [r4, #20]
   46860:	streq	r3, [r4, #16]
   46864:	ldr	fp, [r4]
   46868:	ldr	r3, [r4, #4]
   4686c:	b	465a4 <ftello64@plt+0x30064>
   46870:	mov	r0, #16
   46874:	bl	456bc <ftello64@plt+0x2f17c>
   46878:	mov	r3, #0
   4687c:	ldr	r2, [pc, #204]	; 46950 <ftello64@plt+0x30410>
   46880:	mov	r1, r0
   46884:	mov	r0, r3
   46888:	bl	45588 <ftello64@plt+0x2f048>
   4688c:	mov	r0, #0
   46890:	bl	15c1c <exit@plt>
   46894:	ldr	r2, [sp, #12]
   46898:	ldr	r4, [sp, #28]
   4689c:	cmp	r2, #0
   468a0:	movne	r3, #61	; 0x3d
   468a4:	strbne	r3, [r2]
   468a8:	mvn	r3, #7
   468ac:	str	r3, [r4, #16]
   468b0:	ldr	r7, [sp, #20]
   468b4:	ldr	r8, [sp, #24]
   468b8:	ldr	r9, [sp, #32]
   468bc:	ldr	fp, [r4]
   468c0:	ldr	r3, [r4, #4]
   468c4:	b	465a4 <ftello64@plt+0x30064>
   468c8:	ldr	r2, [r7, #4]
   468cc:	cmp	r2, #0
   468d0:	beq	46850 <ftello64@plt+0x30310>
   468d4:	ldrb	r3, [r2]
   468d8:	cmp	r3, #45	; 0x2d
   468dc:	beq	46900 <ftello64@plt+0x303c0>
   468e0:	mov	r0, r4
   468e4:	bl	45460 <ftello64@plt+0x2ef20>
   468e8:	sub	r8, r8, #1
   468ec:	add	r7, r7, #4
   468f0:	add	r9, r9, #1
   468f4:	ldr	fp, [r4]
   468f8:	ldr	r3, [r4, #4]
   468fc:	b	465a4 <ftello64@plt+0x30064>
   46900:	tst	r1, #8
   46904:	beq	468e0 <ftello64@plt+0x303a0>
   46908:	ldr	r3, [sp, #12]
   4690c:	ldr	fp, [r4]
   46910:	str	r3, [r4, #20]
   46914:	ldr	r3, [r4, #4]
   46918:	b	465a4 <ftello64@plt+0x30064>
   4691c:	mov	sl, fp
   46920:	b	466dc <ftello64@plt+0x3019c>
   46924:	ldr	r1, [r4, #8]
   46928:	ldr	r0, [sp, #16]
   4692c:	bl	45934 <ftello64@plt+0x2f3f4>
   46930:	andeq	sl, r6, r8, lsl #26
   46934:			; <UNDEFINED> instruction: 0x0006b2b4
   46938:	andeq	sp, r6, r4, ror #22
   4693c:			; <UNDEFINED> instruction: 0x0006b2bc
   46940:	andeq	fp, r6, r8, asr #5
   46944:	andeq	r8, r0, r1
   46948:	andeq	r8, r0, r2
   4694c:	andeq	r8, r0, r3
   46950:	strdeq	ip, [r6], -r4
   46954:	ldrdeq	fp, [r6], -r8
   46958:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4695c:	cmp	r0, #0
   46960:	sub	sp, sp, #252	; 0xfc
   46964:	stm	sp, {r0, r3}
   46968:	ldr	r3, [pc, #2536]	; 47358 <ftello64@plt+0x30e18>
   4696c:	ldr	r3, [r3]
   46970:	str	r3, [sp, #244]	; 0xf4
   46974:	ldr	r3, [sp, #288]	; 0x120
   46978:	str	r3, [sp, #8]
   4697c:	beq	46d74 <ftello64@plt+0x30834>
   46980:	mov	fp, r2
   46984:	ldr	r0, [sp, #4]
   46988:	bl	45158 <ftello64@plt+0x2ec18>
   4698c:	ldr	r3, [fp]
   46990:	cmp	r3, #0
   46994:	beq	46cac <ftello64@plt+0x3076c>
   46998:	mov	sl, #0
   4699c:	mov	r3, #0
   469a0:	mov	r4, r3
   469a4:	mov	r6, r3
   469a8:	mov	r8, r3
   469ac:	str	r3, [sp, #20]
   469b0:	str	r3, [sp, #16]
   469b4:	str	r3, [sp, #12]
   469b8:	cmp	sl, #0
   469bc:	beq	46a28 <ftello64@plt+0x304e8>
   469c0:	rsb	r3, sl, #3
   469c4:	add	r2, sp, #248	; 0xf8
   469c8:	add	r3, r2, r3, lsl #2
   469cc:	sub	sl, sl, #1
   469d0:	ldr	r9, [r3, #-216]	; 0xffffff28
   469d4:	cmn	r9, #1
   469d8:	cmpne	r9, #10
   469dc:	bne	46a40 <ftello64@plt+0x30500>
   469e0:	cmn	r9, #1
   469e4:	ldrne	r3, [fp]
   469e8:	addne	r3, r3, #1
   469ec:	strne	r3, [fp]
   469f0:	cmn	r4, #1
   469f4:	beq	46d68 <ftello64@plt+0x30828>
   469f8:	cmp	r4, #2
   469fc:	beq	46adc <ftello64@plt+0x3059c>
   46a00:	cmp	r4, #3
   46a04:	beq	46d88 <ftello64@plt+0x30848>
   46a08:	cmp	r4, #4
   46a0c:	beq	46dbc <ftello64@plt+0x3087c>
   46a10:	cmn	r9, #1
   46a14:	beq	46e54 <ftello64@plt+0x30914>
   46a18:	mov	r8, #0
   46a1c:	cmp	sl, #0
   46a20:	mov	r4, r8
   46a24:	bne	469c0 <ftello64@plt+0x30480>
   46a28:	ldr	r0, [sp]
   46a2c:	bl	16450 <getc@plt>
   46a30:	mov	r9, r0
   46a34:	cmn	r9, #1
   46a38:	cmpne	r9, #10
   46a3c:	beq	469e0 <ftello64@plt+0x304a0>
   46a40:	cmn	r4, #1
   46a44:	beq	469b8 <ftello64@plt+0x30478>
   46a48:	cmp	r4, #0
   46a4c:	beq	46a80 <ftello64@plt+0x30540>
   46a50:	cmp	r4, #1
   46a54:	beq	469b8 <ftello64@plt+0x30478>
   46a58:	cmp	r4, #2
   46a5c:	beq	46b5c <ftello64@plt+0x3061c>
   46a60:	cmp	r4, #3
   46a64:	bne	46c78 <ftello64@plt+0x30738>
   46a68:	bics	r3, r9, #127	; 0x7f
   46a6c:	beq	46c54 <ftello64@plt+0x30714>
   46a70:	strb	r9, [sp, #44]	; 0x2c
   46a74:	mov	r8, #1
   46a78:	mov	r4, #4
   46a7c:	b	469b8 <ftello64@plt+0x30478>
   46a80:	bics	r4, r9, #127	; 0x7f
   46a84:	beq	46ab4 <ftello64@plt+0x30574>
   46a88:	cmp	r8, #98	; 0x62
   46a8c:	addle	r3, sp, #248	; 0xf8
   46a90:	ldrgt	r2, [sp, #4]
   46a94:	addle	r3, r3, r8
   46a98:	mvngt	r3, #3
   46a9c:	strgt	r3, [r2, #16]
   46aa0:	mvngt	r4, #0
   46aa4:	strble	r9, [r3, #-204]	; 0xffffff34
   46aa8:	addle	r8, r8, #1
   46aac:	movle	r4, #2
   46ab0:	b	469b8 <ftello64@plt+0x30478>
   46ab4:	bl	15bec <__ctype_b_loc@plt>
   46ab8:	lsl	r3, r9, #1
   46abc:	ldr	r2, [r0]
   46ac0:	ldrh	r3, [r2, r3]
   46ac4:	tst	r3, #8192	; 0x2000
   46ac8:	bne	469b8 <ftello64@plt+0x30478>
   46acc:	cmp	r9, #35	; 0x23
   46ad0:	bne	46a88 <ftello64@plt+0x30548>
   46ad4:	mov	r4, #1
   46ad8:	b	469b8 <ftello64@plt+0x30478>
   46adc:	ldr	r5, [sp, #8]
   46ae0:	add	r3, sp, #248	; 0xf8
   46ae4:	mov	r6, #0
   46ae8:	ldr	r4, [r5]
   46aec:	add	r8, r3, r8
   46af0:	cmp	r4, r6
   46af4:	strb	r6, [r8, #-204]	; 0xffffff34
   46af8:	beq	46ed0 <ftello64@plt+0x30990>
   46afc:	ldr	r0, [r5, #4]
   46b00:	cmp	r0, #0
   46b04:	beq	46b18 <ftello64@plt+0x305d8>
   46b08:	add	r1, sp, #44	; 0x2c
   46b0c:	bl	15424 <strcmp@plt>
   46b10:	cmp	r0, #0
   46b14:	beq	46be8 <ftello64@plt+0x306a8>
   46b18:	ldr	r4, [r5, #16]!
   46b1c:	add	r6, r6, #1
   46b20:	cmp	r4, #0
   46b24:	bne	46afc <ftello64@plt+0x305bc>
   46b28:	ldr	r5, [r5, #8]
   46b2c:	ldr	r3, [sp, #4]
   46b30:	tst	r5, #64	; 0x40
   46b34:	str	r4, [r3, #16]
   46b38:	bne	46b54 <ftello64@plt+0x30614>
   46b3c:	add	r8, sp, #44	; 0x2c
   46b40:	mov	r0, r8
   46b44:	ldr	r1, [pc, #2064]	; 4735c <ftello64@plt+0x30e1c>
   46b48:	bl	15424 <strcmp@plt>
   46b4c:	subs	r4, r0, #0
   46b50:	bne	46c14 <ftello64@plt+0x306d4>
   46b54:	mov	r8, r4
   46b58:	b	469b8 <ftello64@plt+0x30478>
   46b5c:	bics	r5, r9, #127	; 0x7f
   46b60:	bne	46a88 <ftello64@plt+0x30548>
   46b64:	bl	15bec <__ctype_b_loc@plt>
   46b68:	lsl	r3, r9, #1
   46b6c:	ldr	r2, [r0]
   46b70:	mov	r7, r0
   46b74:	ldrh	r3, [r2, r3]
   46b78:	tst	r3, #8192	; 0x2000
   46b7c:	beq	46a88 <ftello64@plt+0x30548>
   46b80:	ldr	r4, [sp, #8]
   46b84:	add	r3, sp, #248	; 0xf8
   46b88:	add	r3, r3, r8
   46b8c:	ldr	r8, [r4]
   46b90:	strb	r5, [r3, #-204]	; 0xffffff34
   46b94:	cmp	r8, #0
   46b98:	beq	46fdc <ftello64@plt+0x30a9c>
   46b9c:	ldr	r0, [r4, #4]
   46ba0:	cmp	r0, #0
   46ba4:	beq	46bb8 <ftello64@plt+0x30678>
   46ba8:	add	r1, sp, #44	; 0x2c
   46bac:	bl	15424 <strcmp@plt>
   46bb0:	cmp	r0, #0
   46bb4:	beq	46fb0 <ftello64@plt+0x30a70>
   46bb8:	ldr	r8, [r4, #16]!
   46bbc:	add	r5, r5, #1
   46bc0:	cmp	r8, #0
   46bc4:	bne	46b9c <ftello64@plt+0x3065c>
   46bc8:	ldr	r6, [r4, #8]
   46bcc:	ldr	r3, [sp, #4]
   46bd0:	tst	r6, #64	; 0x40
   46bd4:	str	r8, [r3, #16]
   46bd8:	beq	46ff4 <ftello64@plt+0x30ab4>
   46bdc:	mov	r6, r5
   46be0:	mov	r8, r5
   46be4:	b	46ad4 <ftello64@plt+0x30594>
   46be8:	ldr	r2, [r5, #8]
   46bec:	ldr	r3, [sp, #4]
   46bf0:	ands	r1, r2, #64	; 0x40
   46bf4:	mov	r8, r0
   46bf8:	str	r4, [r3, #16]
   46bfc:	bne	46a1c <ftello64@plt+0x304dc>
   46c00:	ands	r3, r2, #7
   46c04:	bne	4721c <ftello64@plt+0x30cdc>
   46c08:	ldr	r2, [sp, #4]
   46c0c:	str	r3, [r2, #20]
   46c10:	b	46d48 <ftello64@plt+0x30808>
   46c14:	ldr	r3, [sp, #4]
   46c18:	ldr	r7, [r3, #52]	; 0x34
   46c1c:	cmp	r7, #0
   46c20:	bne	46c34 <ftello64@plt+0x306f4>
   46c24:	b	46d34 <ftello64@plt+0x307f4>
   46c28:	ldr	r7, [r7]
   46c2c:	cmp	r7, #0
   46c30:	beq	46d34 <ftello64@plt+0x307f4>
   46c34:	mov	r1, r8
   46c38:	add	r0, r7, #4
   46c3c:	bl	15424 <strcmp@plt>
   46c40:	cmp	r0, #0
   46c44:	bne	46c28 <ftello64@plt+0x306e8>
   46c48:	mov	r4, r0
   46c4c:	mov	r8, r4
   46c50:	b	469b8 <ftello64@plt+0x30478>
   46c54:	bl	15bec <__ctype_b_loc@plt>
   46c58:	lsl	r3, r9, #1
   46c5c:	ldr	r2, [r0]
   46c60:	ldrh	r3, [r2, r3]
   46c64:	tst	r3, #8192	; 0x2000
   46c68:	strbeq	r9, [sp, #44]	; 0x2c
   46c6c:	moveq	r8, #1
   46c70:	moveq	r4, #4
   46c74:	b	469b8 <ftello64@plt+0x30478>
   46c78:	cmp	r4, #4
   46c7c:	bne	46a88 <ftello64@plt+0x30548>
   46c80:	ldr	r2, [sp, #12]
   46c84:	mov	r5, r8
   46c88:	cmp	r2, #0
   46c8c:	beq	46e9c <ftello64@plt+0x3095c>
   46c90:	ldr	r3, [sp, #16]
   46c94:	sub	r3, r3, #1
   46c98:	cmp	r3, r8
   46c9c:	bls	46d04 <ftello64@plt+0x307c4>
   46ca0:	add	r8, r8, #1
   46ca4:	strb	r9, [r2, r5]
   46ca8:	b	469b8 <ftello64@plt+0x30478>
   46cac:	ldr	r6, [sp]
   46cb0:	mov	r0, r6
   46cb4:	bl	16450 <getc@plt>
   46cb8:	mov	r4, r0
   46cbc:	mov	r0, r6
   46cc0:	str	r4, [sp, #32]
   46cc4:	bl	16450 <getc@plt>
   46cc8:	mov	r5, r0
   46ccc:	mov	r0, r6
   46cd0:	str	r5, [sp, #36]	; 0x24
   46cd4:	bl	16450 <getc@plt>
   46cd8:	cmp	r5, #187	; 0xbb
   46cdc:	cmpeq	r4, #239	; 0xef
   46ce0:	movne	r4, #1
   46ce4:	moveq	r4, #0
   46ce8:	cmp	r0, #191	; 0xbf
   46cec:	orrne	r4, r4, #1
   46cf0:	cmp	r4, #0
   46cf4:	str	r0, [sp, #40]	; 0x28
   46cf8:	movne	sl, #3
   46cfc:	bne	4699c <ftello64@plt+0x3045c>
   46d00:	b	46998 <ftello64@plt+0x30458>
   46d04:	ldr	r3, [sp, #16]
   46d08:	ldr	r0, [sp, #12]
   46d0c:	add	r3, r3, #50	; 0x32
   46d10:	mov	r1, r3
   46d14:	str	r3, [sp, #16]
   46d18:	bl	15ff4 <gcry_realloc@plt>
   46d1c:	cmp	r0, #0
   46d20:	beq	472e4 <ftello64@plt+0x30da4>
   46d24:	add	r8, r8, #1
   46d28:	strb	r9, [r0, r5]
   46d2c:	str	r0, [sp, #12]
   46d30:	b	469b8 <ftello64@plt+0x30478>
   46d34:	ldr	r3, [sp, #4]
   46d38:	tst	r5, #128	; 0x80
   46d3c:	mvnne	r4, #6
   46d40:	mvneq	r4, #1
   46d44:	str	r4, [r3, #16]
   46d48:	ldr	r3, [pc, #1544]	; 47358 <ftello64@plt+0x30e18>
   46d4c:	ldr	r2, [sp, #244]	; 0xf4
   46d50:	mov	r0, r4
   46d54:	ldr	r3, [r3]
   46d58:	cmp	r2, r3
   46d5c:	bne	47324 <ftello64@plt+0x30de4>
   46d60:	add	sp, sp, #252	; 0xfc
   46d64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46d68:	ldr	r3, [sp, #4]
   46d6c:	ldr	r4, [r3, #16]
   46d70:	b	46d48 <ftello64@plt+0x30808>
   46d74:	mov	r1, r3
   46d78:	ldr	r0, [sp, #4]
   46d7c:	bl	45f3c <ftello64@plt+0x2f9fc>
   46d80:	mov	r4, r0
   46d84:	b	46d48 <ftello64@plt+0x30808>
   46d88:	ldr	r3, [sp, #20]
   46d8c:	cmp	r3, #0
   46d90:	bne	46ec0 <ftello64@plt+0x30980>
   46d94:	ldr	r3, [sp, #8]
   46d98:	add	r6, r3, r6, lsl #4
   46d9c:	ldr	r3, [r6, #8]
   46da0:	tst	r3, #7
   46da4:	bne	46eb8 <ftello64@plt+0x30978>
   46da8:	ldr	r2, [sp, #4]
   46dac:	mov	r3, #0
   46db0:	str	r3, [r2, #20]
   46db4:	ldr	r4, [r2, #16]
   46db8:	b	46d48 <ftello64@plt+0x30808>
   46dbc:	ldr	r3, [sp, #20]
   46dc0:	cmp	r3, #0
   46dc4:	beq	46e30 <ftello64@plt+0x308f0>
   46dc8:	ldr	r3, [sp, #12]
   46dcc:	cmp	r3, #0
   46dd0:	beq	46e44 <ftello64@plt+0x30904>
   46dd4:	ldr	r3, [sp, #12]
   46dd8:	mov	r6, #0
   46ddc:	ldr	r1, [pc, #1404]	; 47360 <ftello64@plt+0x30e20>
   46de0:	strb	r6, [r3, r8]
   46de4:	mov	r0, r3
   46de8:	bl	16294 <strpbrk@plt>
   46dec:	subs	r5, r0, #0
   46df0:	beq	46e18 <ftello64@plt+0x308d8>
   46df4:	mov	r4, r5
   46df8:	strb	r6, [r4], #1
   46dfc:	mov	r0, r4
   46e00:	bl	43030 <ftello64@plt+0x2caf0>
   46e04:	cmp	r4, r6
   46e08:	beq	46e18 <ftello64@plt+0x308d8>
   46e0c:	ldrb	r3, [r5, #1]
   46e10:	cmp	r3, r6
   46e14:	bne	46d68 <ftello64@plt+0x30828>
   46e18:	ldr	r0, [sp, #12]
   46e1c:	bl	156a0 <gcry_free@plt>
   46e20:	ldr	r3, [sp, #4]
   46e24:	mvn	r4, #9
   46e28:	str	r4, [r3, #16]
   46e2c:	b	46d48 <ftello64@plt+0x30808>
   46e30:	ldr	r3, [sp, #8]
   46e34:	add	r6, r3, r6, lsl #4
   46e38:	ldr	r3, [r6, #8]
   46e3c:	tst	r3, #7
   46e40:	bne	46f24 <ftello64@plt+0x309e4>
   46e44:	ldr	r3, [sp, #4]
   46e48:	mvn	r4, #5
   46e4c:	str	r4, [r3, #16]
   46e50:	b	46d48 <ftello64@plt+0x30808>
   46e54:	ldr	r3, [sp, #4]
   46e58:	ldr	r0, [r3, #52]	; 0x34
   46e5c:	cmp	r0, #0
   46e60:	beq	46e74 <ftello64@plt+0x30934>
   46e64:	ldr	r4, [r0]
   46e68:	bl	156a0 <gcry_free@plt>
   46e6c:	subs	r0, r4, #0
   46e70:	bne	46e64 <ftello64@plt+0x30924>
   46e74:	ldm	sp, {r0, r2}
   46e78:	mov	r3, #0
   46e7c:	str	r3, [r2, #52]	; 0x34
   46e80:	bl	155a4 <ferror@plt>
   46e84:	subs	r4, r0, #0
   46e88:	beq	46f18 <ftello64@plt+0x309d8>
   46e8c:	ldr	r3, [sp, #4]
   46e90:	mvn	r4, #4
   46e94:	str	r4, [r3, #16]
   46e98:	b	46d48 <ftello64@plt+0x30808>
   46e9c:	cmp	r8, #98	; 0x62
   46ea0:	bgt	46f78 <ftello64@plt+0x30a38>
   46ea4:	add	r3, sp, #248	; 0xf8
   46ea8:	add	r3, r3, r8
   46eac:	add	r8, r8, #1
   46eb0:	strb	r9, [r3, #-204]	; 0xffffff34
   46eb4:	b	469b8 <ftello64@plt+0x30478>
   46eb8:	tst	r3, #8
   46ebc:	bne	46da8 <ftello64@plt+0x30868>
   46ec0:	ldr	r3, [sp, #4]
   46ec4:	mvn	r4, #2
   46ec8:	str	r4, [r3, #16]
   46ecc:	b	46d48 <ftello64@plt+0x30808>
   46ed0:	ldr	r3, [sp, #8]
   46ed4:	mov	r6, r4
   46ed8:	ldr	r5, [r3, #8]
   46edc:	ldr	r3, [sp, #4]
   46ee0:	tst	r5, #64	; 0x40
   46ee4:	str	r4, [r3, #16]
   46ee8:	beq	46b3c <ftello64@plt+0x305fc>
   46eec:	b	46b54 <ftello64@plt+0x30614>
   46ef0:	add	r3, sp, #248	; 0xf8
   46ef4:	add	r8, r3, r8
   46ef8:	ldr	r3, [sp, #12]
   46efc:	add	r0, sp, #44	; 0x2c
   46f00:	strb	r3, [r8, #-204]	; 0xffffff34
   46f04:	bl	16498 <gcry_strdup@plt>
   46f08:	subs	r3, r0, #0
   46f0c:	str	r3, [sp, #12]
   46f10:	bne	46f3c <ftello64@plt+0x309fc>
   46f14:	mvn	r4, #10
   46f18:	ldr	r3, [sp, #4]
   46f1c:	str	r4, [r3, #16]
   46f20:	b	46d48 <ftello64@plt+0x30808>
   46f24:	ldr	r3, [sp, #12]
   46f28:	cmp	r3, #0
   46f2c:	beq	46ef0 <ftello64@plt+0x309b0>
   46f30:	ldr	r3, [sp, #12]
   46f34:	ldr	r2, [sp, #20]
   46f38:	strb	r2, [r3, r8]
   46f3c:	ldr	r4, [sp, #12]
   46f40:	mov	r0, r4
   46f44:	bl	43030 <ftello64@plt+0x2caf0>
   46f48:	ldrb	r3, [r4]
   46f4c:	cmp	r3, #34	; 0x22
   46f50:	beq	47244 <ftello64@plt+0x30d04>
   46f54:	mov	r2, r4
   46f58:	ldr	r4, [sp, #4]
   46f5c:	ldr	r1, [r6, #8]
   46f60:	mov	r0, r4
   46f64:	bl	45460 <ftello64@plt+0x2ef20>
   46f68:	cmp	r0, #0
   46f6c:	beq	47230 <ftello64@plt+0x30cf0>
   46f70:	ldr	r4, [r4, #16]
   46f74:	b	46d48 <ftello64@plt+0x30808>
   46f78:	mov	r0, #150	; 0x96
   46f7c:	bl	15364 <gcry_malloc@plt>
   46f80:	subs	r7, r0, #0
   46f84:	str	r7, [sp, #12]
   46f88:	beq	46f14 <ftello64@plt+0x309d4>
   46f8c:	mov	r2, r8
   46f90:	add	r1, sp, #44	; 0x2c
   46f94:	mov	r0, r7
   46f98:	bl	15610 <memcpy@plt>
   46f9c:	mov	r3, #150	; 0x96
   46fa0:	add	r8, r8, #1
   46fa4:	str	r3, [sp, #16]
   46fa8:	strb	r9, [r7, r5]
   46fac:	b	469b8 <ftello64@plt+0x30478>
   46fb0:	ldr	r3, [r4, #8]
   46fb4:	ldr	r2, [sp, #4]
   46fb8:	tst	r3, #64	; 0x40
   46fbc:	moveq	r6, r5
   46fc0:	str	r8, [r2, #16]
   46fc4:	moveq	r4, #3
   46fc8:	mov	r8, r5
   46fcc:	beq	469b8 <ftello64@plt+0x30478>
   46fd0:	mov	r6, r8
   46fd4:	mov	r4, #1
   46fd8:	b	469b8 <ftello64@plt+0x30478>
   46fdc:	ldr	r3, [sp, #8]
   46fe0:	ldr	r6, [r3, #8]
   46fe4:	ldr	r3, [sp, #4]
   46fe8:	tst	r6, #64	; 0x40
   46fec:	str	r8, [r3, #16]
   46ff0:	bne	46fd0 <ftello64@plt+0x30a90>
   46ff4:	add	r8, sp, #44	; 0x2c
   46ff8:	mov	r0, r8
   46ffc:	ldr	r1, [pc, #864]	; 47364 <ftello64@plt+0x30e24>
   47000:	bl	15424 <strcmp@plt>
   47004:	cmp	r0, #0
   47008:	beq	47204 <ftello64@plt+0x30cc4>
   4700c:	ldr	r1, [pc, #840]	; 4735c <ftello64@plt+0x30e1c>
   47010:	mov	r0, r8
   47014:	bl	15424 <strcmp@plt>
   47018:	subs	r4, r0, #0
   4701c:	bne	47290 <ftello64@plt+0x30d50>
   47020:	ldr	r0, [sp]
   47024:	bl	16450 <getc@plt>
   47028:	ldr	r8, [r7]
   4702c:	str	r4, [sp, #28]
   47030:	cmn	r0, #1
   47034:	cmpne	r0, #10
   47038:	moveq	r3, #1
   4703c:	movne	r3, #0
   47040:	cmp	r3, #0
   47044:	mov	r6, r0
   47048:	movne	r6, #10
   4704c:	movne	r3, #1
   47050:	moveq	r3, #0
   47054:	str	r3, [sp, #24]
   47058:	lsl	r3, r6, #1
   4705c:	bics	r2, r6, #127	; 0x7f
   47060:	ldrh	r3, [r8, r3]
   47064:	and	r3, r3, #8192	; 0x2000
   47068:	bne	471e0 <ftello64@plt+0x30ca0>
   4706c:	cmp	r3, #0
   47070:	bne	47124 <ftello64@plt+0x30be4>
   47074:	mov	r3, #1
   47078:	ldr	r4, [sp, #24]
   4707c:	mov	r8, r3
   47080:	mov	r0, r6
   47084:	add	r3, sp, #248	; 0xf8
   47088:	add	r2, r3, r2
   4708c:	cmp	r4, #0
   47090:	strb	r0, [r2, #-104]	; 0xffffff98
   47094:	bne	4733c <ftello64@plt+0x30dfc>
   47098:	ldr	r0, [sp]
   4709c:	bl	16450 <getc@plt>
   470a0:	cmn	r0, #1
   470a4:	cmpne	r0, #10
   470a8:	bne	47334 <ftello64@plt+0x30df4>
   470ac:	mov	r3, #20
   470b0:	mov	r4, #1
   470b4:	mov	r0, #10
   470b8:	ldr	r2, [r7]
   470bc:	ldrh	r3, [r2, r3]
   470c0:	tst	r3, #8192	; 0x2000
   470c4:	bne	47158 <ftello64@plt+0x30c18>
   470c8:	cmp	r8, #98	; 0x62
   470cc:	ble	47328 <ftello64@plt+0x30de8>
   470d0:	cmp	r4, #0
   470d4:	mov	r9, r4
   470d8:	bne	4733c <ftello64@plt+0x30dfc>
   470dc:	ldr	r0, [sp]
   470e0:	bl	16450 <getc@plt>
   470e4:	cmn	r0, #1
   470e8:	cmpne	r0, #10
   470ec:	mov	r6, r0
   470f0:	bne	4727c <ftello64@plt+0x30d3c>
   470f4:	mov	r6, #10
   470f8:	mov	r3, #20
   470fc:	mov	r0, r6
   47100:	mov	r2, #1
   47104:	str	r2, [sp, #24]
   47108:	ldr	r8, [r7]
   4710c:	ldrh	r3, [r8, r3]
   47110:	tst	r3, #8192	; 0x2000
   47114:	beq	472f0 <ftello64@plt+0x30db0>
   47118:	bics	r3, r0, #127	; 0x7f
   4711c:	mov	r6, r0
   47120:	bne	4716c <ftello64@plt+0x30c2c>
   47124:	ldr	r3, [sp, #24]
   47128:	cmp	r3, #0
   4712c:	bne	4733c <ftello64@plt+0x30dfc>
   47130:	ldr	r0, [sp]
   47134:	bl	16450 <getc@plt>
   47138:	ldr	r8, [r7]
   4713c:	cmn	r0, #1
   47140:	cmpne	r0, #10
   47144:	moveq	r3, #1
   47148:	mov	r6, r0
   4714c:	streq	r3, [sp, #24]
   47150:	moveq	r6, #10
   47154:	b	47058 <ftello64@plt+0x30b18>
   47158:	mov	r3, r8
   4715c:	mov	r6, r0
   47160:	mov	r8, r2
   47164:	mov	r9, r3
   47168:	str	r4, [sp, #24]
   4716c:	ldr	r3, [sp, #4]
   47170:	ldr	r4, [r3, #52]	; 0x34
   47174:	add	r3, sp, #248	; 0xf8
   47178:	add	r2, r3, r9
   4717c:	cmp	r4, #0
   47180:	mov	r3, #0
   47184:	strb	r3, [r2, #-104]	; 0xffffff98
   47188:	beq	471ac <ftello64@plt+0x30c6c>
   4718c:	add	r1, sp, #144	; 0x90
   47190:	add	r0, r4, #4
   47194:	bl	15424 <strcmp@plt>
   47198:	cmp	r0, #0
   4719c:	beq	47058 <ftello64@plt+0x30b18>
   471a0:	ldr	r4, [r4]
   471a4:	cmp	r4, #0
   471a8:	bne	4718c <ftello64@plt+0x30c4c>
   471ac:	add	r0, r9, #8
   471b0:	bl	15364 <gcry_malloc@plt>
   471b4:	subs	r8, r0, #0
   471b8:	beq	46f14 <ftello64@plt+0x309d4>
   471bc:	add	r0, r8, #4
   471c0:	add	r1, sp, #144	; 0x90
   471c4:	bl	15970 <strcpy@plt>
   471c8:	ldr	r2, [sp, #4]
   471cc:	ldr	r3, [r2, #52]	; 0x34
   471d0:	str	r8, [r2, #52]	; 0x34
   471d4:	str	r3, [r8]
   471d8:	ldr	r8, [r7]
   471dc:	b	47058 <ftello64@plt+0x30b18>
   471e0:	cmp	r3, #0
   471e4:	movne	r9, #0
   471e8:	bne	4716c <ftello64@plt+0x30c2c>
   471ec:	mov	r2, r3
   471f0:	mov	r3, #1
   471f4:	ldr	r4, [sp, #24]
   471f8:	mov	r8, r3
   471fc:	mov	r0, r6
   47200:	b	47084 <ftello64@plt+0x30b44>
   47204:	mov	r3, #1
   47208:	mov	r6, r5
   4720c:	mov	r8, r5
   47210:	str	r3, [sp, #20]
   47214:	mov	r4, #3
   47218:	b	469b8 <ftello64@plt+0x30478>
   4721c:	tst	r2, #8
   47220:	beq	46ec0 <ftello64@plt+0x30980>
   47224:	ldr	r3, [sp, #4]
   47228:	str	r1, [r3, #20]
   4722c:	b	46d48 <ftello64@plt+0x30808>
   47230:	ldr	r0, [sp, #12]
   47234:	bl	156a0 <gcry_free@plt>
   47238:	ldr	r3, [sp, #4]
   4723c:	ldr	r4, [r3, #16]
   47240:	b	46d48 <ftello64@plt+0x30808>
   47244:	ldr	r5, [sp, #12]
   47248:	add	r4, r5, #1
   4724c:	ldrb	r3, [r5, #1]
   47250:	cmp	r3, #0
   47254:	beq	46f54 <ftello64@plt+0x30a14>
   47258:	mov	r0, r4
   4725c:	bl	15cb8 <strlen@plt>
   47260:	ldrb	r3, [r5, r0]
   47264:	cmp	r3, #34	; 0x22
   47268:	moveq	r3, #0
   4726c:	ldreq	r2, [sp, #12]
   47270:	strbeq	r3, [r2, r0]
   47274:	b	46f54 <ftello64@plt+0x30a14>
   47278:	mov	r6, r0
   4727c:	mov	r2, #0
   47280:	lsl	r3, r6, #1
   47284:	str	r2, [sp, #24]
   47288:	mov	r0, r6
   4728c:	b	47108 <ftello64@plt+0x30bc8>
   47290:	ldr	r3, [sp, #4]
   47294:	ldr	r4, [r3, #52]	; 0x34
   47298:	cmp	r4, #0
   4729c:	beq	472c0 <ftello64@plt+0x30d80>
   472a0:	mov	r1, r8
   472a4:	add	r0, r4, #4
   472a8:	bl	15424 <strcmp@plt>
   472ac:	cmp	r0, #0
   472b0:	beq	46bdc <ftello64@plt+0x3069c>
   472b4:	ldr	r4, [r4]
   472b8:	cmp	r4, #0
   472bc:	bne	472a0 <ftello64@plt+0x30d60>
   472c0:	ldr	r2, [sp, #4]
   472c4:	tst	r6, #128	; 0x80
   472c8:	mvnne	r3, #6
   472cc:	mvneq	r3, #1
   472d0:	mov	r6, r5
   472d4:	str	r3, [r2, #16]
   472d8:	mov	r8, r5
   472dc:	mvn	r4, #0
   472e0:	b	469b8 <ftello64@plt+0x30478>
   472e4:	ldr	r0, [sp, #12]
   472e8:	bl	156a0 <gcry_free@plt>
   472ec:	b	46f14 <ftello64@plt+0x309d4>
   472f0:	ldr	r3, [sp, #24]
   472f4:	cmp	r3, #0
   472f8:	bne	4733c <ftello64@plt+0x30dfc>
   472fc:	ldr	r0, [sp]
   47300:	bl	16450 <getc@plt>
   47304:	mov	r3, #1
   47308:	str	r3, [sp, #24]
   4730c:	mov	r3, #20
   47310:	cmn	r0, #1
   47314:	cmpne	r0, #10
   47318:	bne	47278 <ftello64@plt+0x30d38>
   4731c:	mov	r0, #10
   47320:	b	47108 <ftello64@plt+0x30bc8>
   47324:	bl	15748 <__stack_chk_fail@plt>
   47328:	mov	r2, r8
   4732c:	add	r8, r8, #1
   47330:	b	47084 <ftello64@plt+0x30b44>
   47334:	lsl	r3, r0, #1
   47338:	b	470b8 <ftello64@plt+0x30b78>
   4733c:	ldr	r3, [fp]
   47340:	ldr	r4, [sp, #28]
   47344:	add	r3, r3, #1
   47348:	mov	r6, r5
   4734c:	str	r3, [fp]
   47350:	mov	r8, #0
   47354:	b	469b8 <ftello64@plt+0x30478>
   47358:	andeq	pc, r7, r8, lsl #15
   4735c:	ldrdeq	fp, [r6], -ip
   47360:	strdeq	fp, [r6], -r4
   47364:	strdeq	fp, [r6], -r8
   47368:	push	{r4, r5, r6, lr}
   4736c:	subs	r4, r0, #0
   47370:	sub	sp, sp, #16
   47374:	beq	47390 <ftello64@plt+0x30e50>
   47378:	cmp	r4, #1
   4737c:	beq	47468 <ftello64@plt+0x30f28>
   47380:	cmp	r4, #2
   47384:	beq	473ec <ftello64@plt+0x30eac>
   47388:	add	sp, sp, #16
   4738c:	pop	{r4, r5, r6, pc}
   47390:	mov	r0, #11
   47394:	bl	456bc <ftello64@plt+0x2f17c>
   47398:	mov	r5, r0
   4739c:	mov	r0, #13
   473a0:	bl	456bc <ftello64@plt+0x2f17c>
   473a4:	mov	r6, r0
   473a8:	mov	r0, #14
   473ac:	bl	456bc <ftello64@plt+0x2f17c>
   473b0:	ldr	ip, [pc, #240]	; 474a8 <ftello64@plt+0x30f68>
   473b4:	ldr	r2, [pc, #240]	; 474ac <ftello64@plt+0x30f6c>
   473b8:	mov	r3, r6
   473bc:	str	r2, [sp]
   473c0:	mov	r1, r5
   473c4:	str	r4, [sp, #12]
   473c8:	str	ip, [sp, #8]
   473cc:	ldr	r2, [pc, #220]	; 474b0 <ftello64@plt+0x30f70>
   473d0:	str	r0, [sp, #4]
   473d4:	mov	r0, #1
   473d8:	bl	45588 <ftello64@plt+0x2f048>
   473dc:	mov	r0, #1
   473e0:	add	sp, sp, #16
   473e4:	pop	{r4, r5, r6, lr}
   473e8:	b	45668 <ftello64@plt+0x2f128>
   473ec:	mov	r0, #42	; 0x2a
   473f0:	bl	456bc <ftello64@plt+0x2f17c>
   473f4:	cmp	r0, #0
   473f8:	beq	47408 <ftello64@plt+0x30ec8>
   473fc:	ldrb	r3, [r0]
   47400:	cmp	r3, #49	; 0x31
   47404:	beq	4742c <ftello64@plt+0x30eec>
   47408:	mov	r0, #41	; 0x29
   4740c:	bl	456bc <ftello64@plt+0x2f17c>
   47410:	mov	r3, #0
   47414:	ldr	r2, [pc, #140]	; 474a8 <ftello64@plt+0x30f68>
   47418:	mov	r1, r0
   4741c:	mov	r0, r3
   47420:	bl	45588 <ftello64@plt+0x2f048>
   47424:	mov	r0, #0
   47428:	bl	15c1c <exit@plt>
   4742c:	mov	r0, #40	; 0x28
   47430:	bl	456bc <ftello64@plt+0x2f17c>
   47434:	mov	r2, #0
   47438:	mov	r4, r0
   4743c:	mov	r1, r0
   47440:	mov	r0, #1
   47444:	bl	45588 <ftello64@plt+0x2f048>
   47448:	ldrb	r3, [r4]
   4744c:	cmp	r3, #0
   47450:	beq	47408 <ftello64@plt+0x30ec8>
   47454:	mov	r2, #0
   47458:	ldr	r1, [pc, #72]	; 474a8 <ftello64@plt+0x30f68>
   4745c:	mov	r0, #1
   47460:	bl	45588 <ftello64@plt+0x2f048>
   47464:	b	47408 <ftello64@plt+0x30ec8>
   47468:	mov	r0, #40	; 0x28
   4746c:	bl	456bc <ftello64@plt+0x2f17c>
   47470:	mov	r2, #0
   47474:	mov	r5, r0
   47478:	mov	r1, r0
   4747c:	mov	r0, r4
   47480:	bl	45588 <ftello64@plt+0x2f048>
   47484:	ldrb	r3, [r5]
   47488:	cmp	r3, #0
   4748c:	beq	474a0 <ftello64@plt+0x30f60>
   47490:	mov	r0, r4
   47494:	mov	r2, #0
   47498:	ldr	r1, [pc, #8]	; 474a8 <ftello64@plt+0x30f68>
   4749c:	bl	45588 <ftello64@plt+0x2f048>
   474a0:	mov	r0, #2
   474a4:	bl	15c1c <exit@plt>
   474a8:	strdeq	ip, [r6], -r4
   474ac:	andeq	fp, r6, r0, lsl #6
   474b0:	ldrdeq	r9, [r6], -r8
   474b4:	ldr	r3, [pc, #4]	; 474c0 <ftello64@plt+0x30f80>
   474b8:	str	r0, [r3, #4]
   474bc:	bx	lr
   474c0:	andeq	r0, r8, r4, asr #24
   474c4:	push	{r4, lr}
   474c8:	mov	r4, r0
   474cc:	ldr	r0, [r0]
   474d0:	cmp	r0, #2
   474d4:	cmnne	r0, #1
   474d8:	bne	474f8 <ftello64@plt+0x30fb8>
   474dc:	mov	r0, r4
   474e0:	bl	156a0 <gcry_free@plt>
   474e4:	ldr	r3, [pc, #20]	; 47500 <ftello64@plt+0x30fc0>
   474e8:	mvn	r2, #0
   474ec:	mov	r0, #0
   474f0:	str	r2, [r3]
   474f4:	pop	{r4, pc}
   474f8:	bl	16474 <close@plt>
   474fc:	b	474dc <ftello64@plt+0x30f9c>
   47500:	strdeq	r0, [r8], -r8
   47504:	push	{r4, r5, r6, r7, r8, r9, lr}
   47508:	mov	r6, r0
   4750c:	ldr	r7, [pc, #504]	; 4770c <ftello64@plt+0x311cc>
   47510:	sub	sp, sp, #28
   47514:	mov	r4, r1
   47518:	ldr	r3, [r7]
   4751c:	cmp	r3, #0
   47520:	beq	47548 <ftello64@plt+0x31008>
   47524:	mov	r0, #2
   47528:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   4752c:	ldr	r3, [r7]
   47530:	cmp	r3, r0
   47534:	beq	47540 <ftello64@plt+0x31000>
   47538:	mov	r0, r3
   4753c:	bl	15a0c <gpgrt_fclose@plt>
   47540:	mov	r3, #0
   47544:	str	r3, [r7]
   47548:	cmp	r6, #0
   4754c:	beq	476d4 <ftello64@plt+0x31194>
   47550:	ldr	r1, [pc, #440]	; 47710 <ftello64@plt+0x311d0>
   47554:	mov	r0, r6
   47558:	bl	15424 <strcmp@plt>
   4755c:	cmp	r0, #0
   47560:	beq	476c4 <ftello64@plt+0x31184>
   47564:	mov	r2, #6
   47568:	ldr	r1, [pc, #420]	; 47714 <ftello64@plt+0x311d4>
   4756c:	mov	r0, r6
   47570:	bl	16438 <strncmp@plt>
   47574:	mov	r4, r0
   47578:	mov	r0, r6
   4757c:	bl	15cb8 <strlen@plt>
   47580:	cmp	r4, #0
   47584:	add	r4, r0, #20
   47588:	bne	4763c <ftello64@plt+0x310fc>
   4758c:	ldrb	r3, [r6, #6]
   47590:	cmp	r3, #0
   47594:	beq	4763c <ftello64@plt+0x310fc>
   47598:	mov	r8, #1
   4759c:	mov	r0, r4
   475a0:	bl	152e0 <gcry_xmalloc@plt>
   475a4:	mov	r1, r6
   475a8:	mvn	r4, #0
   475ac:	mov	r5, r0
   475b0:	add	r0, r0, #16
   475b4:	bl	15970 <strcpy@plt>
   475b8:	mov	r3, #0
   475bc:	str	r3, [r5, #12]
   475c0:	stmib	r5, {r3, r8}
   475c4:	str	r4, [r5]
   475c8:	ldr	r1, [pc, #328]	; 47718 <ftello64@plt+0x311d8>
   475cc:	mov	r2, #0
   475d0:	str	r1, [sp, #20]
   475d4:	add	r1, sp, #24
   475d8:	str	r2, [sp, #16]
   475dc:	ldmdb	r1, {r0, r1}
   475e0:	ldr	ip, [pc, #308]	; 4771c <ftello64@plt+0x311dc>
   475e4:	str	r2, [sp, #8]
   475e8:	add	r3, sp, #8
   475ec:	ldr	r2, [pc, #300]	; 47720 <ftello64@plt+0x311e0>
   475f0:	stm	sp, {r0, r1}
   475f4:	str	r2, [sp, #12]
   475f8:	mov	r0, r5
   475fc:	ldm	r3, {r2, r3}
   47600:	ldr	r1, [pc, #284]	; 47724 <ftello64@plt+0x311e4>
   47604:	str	r4, [ip]
   47608:	bl	16204 <gpgrt_fopencookie@plt>
   4760c:	subs	r4, r0, #0
   47610:	beq	476fc <ftello64@plt+0x311bc>
   47614:	mov	r3, #0
   47618:	mov	r1, r3
   4761c:	mov	r2, #1
   47620:	mov	r0, r4
   47624:	bl	15a18 <gpgrt_setvbuf@plt>
   47628:	mov	r3, #0
   4762c:	stm	r7, {r4, r8}
   47630:	str	r3, [r7, #8]
   47634:	add	sp, sp, #28
   47638:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4763c:	mov	r2, #9
   47640:	ldr	r1, [pc, #224]	; 47728 <ftello64@plt+0x311e8>
   47644:	mov	r0, r6
   47648:	bl	16438 <strncmp@plt>
   4764c:	cmp	r0, #0
   47650:	moveq	r8, #2
   47654:	beq	4759c <ftello64@plt+0x3105c>
   47658:	mov	r0, r4
   4765c:	bl	152e0 <gcry_xmalloc@plt>
   47660:	mov	r1, r6
   47664:	ldr	r9, [pc, #192]	; 4772c <ftello64@plt+0x311ec>
   47668:	ldr	r8, [pc, #192]	; 47730 <ftello64@plt+0x311f0>
   4766c:	mov	r5, r0
   47670:	add	r0, r0, #16
   47674:	bl	15970 <strcpy@plt>
   47678:	mov	r3, #0
   4767c:	str	r3, [r5, #4]
   47680:	str	r3, [r5, #12]
   47684:	str	r3, [r5, #8]
   47688:	b	4769c <ftello64@plt+0x3115c>
   4768c:	bl	15e20 <__errno_location@plt>
   47690:	ldr	r3, [r0]
   47694:	cmp	r3, #4
   47698:	bne	476bc <ftello64@plt+0x3117c>
   4769c:	mov	r2, r9
   476a0:	mov	r1, r8
   476a4:	mov	r0, r6
   476a8:	bl	15a60 <open64@plt>
   476ac:	cmn	r0, #1
   476b0:	mov	r4, r0
   476b4:	str	r0, [r5]
   476b8:	beq	4768c <ftello64@plt+0x3114c>
   476bc:	mov	r8, #0
   476c0:	b	475c8 <ftello64@plt+0x31088>
   476c4:	mov	r0, #2
   476c8:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   476cc:	bl	16468 <gpgrt_fileno@plt>
   476d0:	mov	r4, r0
   476d4:	mov	r0, #20
   476d8:	bl	152e0 <gcry_xmalloc@plt>
   476dc:	mov	r8, #0
   476e0:	mov	r5, r0
   476e4:	str	r4, [r0]
   476e8:	strb	r8, [r0, #16]
   476ec:	str	r8, [r0, #4]
   476f0:	str	r8, [r0, #12]
   476f4:	str	r8, [r0, #8]
   476f8:	b	475c8 <ftello64@plt+0x31088>
   476fc:	mov	r0, #2
   47700:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   47704:	mov	r4, r0
   47708:	b	47614 <ftello64@plt+0x310d4>
   4770c:	andeq	r0, r8, ip, asr #24
   47710:	andeq	pc, r5, ip, lsr ip	; <UNPREDICTABLE>
   47714:	andeq	fp, r6, ip, lsl r3
   47718:	andeq	r7, r4, r4, asr #9
   4771c:	strdeq	r0, [r8], -r8
   47720:	andeq	r7, r4, r0, lsr lr
   47724:	andeq	r3, r6, ip, lsr #10
   47728:	andeq	fp, r6, r4, lsr #6
   4772c:			; <UNDEFINED> instruction: 0x000001b6
   47730:	andeq	r0, r0, r1, asr #8
   47734:	push	{r4, r5, r6, r7, r8, r9, lr}
   47738:	sub	sp, sp, #28
   4773c:	ldr	r6, [pc, #688]	; 479f4 <ftello64@plt+0x314b4>
   47740:	cmp	r0, #1
   47744:	ldr	r3, [r6]
   47748:	str	r3, [sp, #20]
   4774c:	beq	47824 <ftello64@plt+0x312e4>
   47750:	ldr	r4, [pc, #672]	; 479f8 <ftello64@plt+0x314b8>
   47754:	mov	r5, r0
   47758:	mov	r7, r1
   4775c:	ldr	r3, [r4, #12]
   47760:	ldr	r0, [r4, #4]
   47764:	cmp	r3, #0
   47768:	bne	4783c <ftello64@plt+0x312fc>
   4776c:	ldr	r3, [r4, #16]
   47770:	orrs	r0, r0, r3
   47774:	bne	479d4 <ftello64@plt+0x31494>
   47778:	ldr	r3, [r4, #100]	; 0x64
   4777c:	orrs	r3, r0, r3
   47780:	bne	47864 <ftello64@plt+0x31324>
   47784:	ldr	r3, [r4, #12]
   47788:	cmp	r3, #0
   4778c:	beq	478bc <ftello64@plt+0x3137c>
   47790:	cmp	r7, #0
   47794:	bne	477ec <ftello64@plt+0x312ac>
   47798:	ldr	r2, [r4, #16]
   4779c:	ldr	r3, [r4, #12]
   477a0:	ldr	r1, [r4, #100]	; 0x64
   477a4:	orr	r3, r3, r2
   477a8:	ldr	r2, [r4, #4]
   477ac:	orr	r3, r3, r1
   477b0:	orrs	r3, r3, r2
   477b4:	beq	477ec <ftello64@plt+0x312ac>
   477b8:	ldr	r1, [r4]
   477bc:	ldrb	r3, [r1, #2]
   477c0:	tst	r3, #1
   477c4:	beq	47920 <ftello64@plt+0x313e0>
   477c8:	ldr	r3, [r1, #16]
   477cc:	ldr	r2, [r1, #8]
   477d0:	cmp	r3, r2
   477d4:	bcs	47920 <ftello64@plt+0x313e0>
   477d8:	ldr	r2, [r1, #4]
   477dc:	add	r0, r3, #1
   477e0:	str	r0, [r1, #16]
   477e4:	mov	r1, #32
   477e8:	strb	r1, [r2, r3]
   477ec:	cmp	r5, #7
   477f0:	ldrls	pc, [pc, r5, lsl #2]
   477f4:	b	479e0 <ftello64@plt+0x314a0>
   477f8:	andeq	r7, r4, r4, lsr #16
   477fc:	andeq	r7, r4, r4, lsr #16
   47800:	andeq	r7, r4, r4, lsr #16
   47804:	andeq	r7, r4, r4, lsr #16
   47808:	andeq	r7, r4, r4, lsr #16
   4780c:	andeq	r7, r4, r0, lsl #18
   47810:	andeq	r7, r4, r0, lsl r9
   47814:	andeq	r7, r4, r8, lsl r8
   47818:	ldr	r1, [r4]
   4781c:	ldr	r0, [pc, #472]	; 479fc <ftello64@plt+0x314bc>
   47820:	bl	15850 <gpgrt_fputs_unlocked@plt>
   47824:	ldr	r2, [sp, #20]
   47828:	ldr	r3, [r6]
   4782c:	cmp	r2, r3
   47830:	bne	479dc <ftello64@plt+0x3149c>
   47834:	add	sp, sp, #28
   47838:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4783c:	cmp	r0, #0
   47840:	ldr	r8, [r4]
   47844:	beq	47970 <ftello64@plt+0x31430>
   47848:	mov	r1, r8
   4784c:	ldr	r0, [pc, #428]	; 47a00 <ftello64@plt+0x314c0>
   47850:	bl	15850 <gpgrt_fputs_unlocked@plt>
   47854:	ldr	r0, [r4, #4]
   47858:	ldr	r3, [r4, #100]	; 0x64
   4785c:	orrs	r3, r0, r3
   47860:	beq	47784 <ftello64@plt+0x31244>
   47864:	ldr	r3, [r4, #104]	; 0x68
   47868:	cmp	r3, #0
   4786c:	beq	47954 <ftello64@plt+0x31414>
   47870:	add	r0, sp, #16
   47874:	blx	r3
   47878:	cmp	r0, #0
   4787c:	beq	47954 <ftello64@plt+0x31414>
   47880:	ldr	r1, [pc, #380]	; 47a04 <ftello64@plt+0x314c4>
   47884:	cmp	r0, #1
   47888:	ldr	r8, [pc, #376]	; 47a08 <ftello64@plt+0x314c8>
   4788c:	ldr	r9, [r4]
   47890:	movne	r8, r1
   47894:	bl	15c10 <getpid@plt>
   47898:	mov	r1, r8
   4789c:	ldr	r3, [sp, #16]
   478a0:	mov	r2, r0
   478a4:	mov	r0, r9
   478a8:	bl	15c88 <gpgrt_fprintf_unlocked@plt>
   478ac:	ldr	r3, [r4, #12]
   478b0:	cmp	r3, #0
   478b4:	bne	4792c <ftello64@plt+0x313ec>
   478b8:	ldr	r3, [r4, #100]	; 0x64
   478bc:	ldr	r2, [r4, #16]
   478c0:	orrs	r3, r3, r2
   478c4:	beq	4792c <ftello64@plt+0x313ec>
   478c8:	ldr	r1, [r4]
   478cc:	ldrb	r3, [r1, #2]
   478d0:	tst	r3, #1
   478d4:	beq	47948 <ftello64@plt+0x31408>
   478d8:	ldr	r3, [r1, #16]
   478dc:	ldr	r2, [r1, #8]
   478e0:	cmp	r3, r2
   478e4:	bcs	47948 <ftello64@plt+0x31408>
   478e8:	ldr	r2, [r1, #4]
   478ec:	add	r0, r3, #1
   478f0:	str	r0, [r1, #16]
   478f4:	mov	r1, #58	; 0x3a
   478f8:	strb	r1, [r2, r3]
   478fc:	b	47790 <ftello64@plt+0x31250>
   47900:	ldr	r1, [r4]
   47904:	ldr	r0, [pc, #256]	; 47a0c <ftello64@plt+0x314cc>
   47908:	bl	15850 <gpgrt_fputs_unlocked@plt>
   4790c:	b	47824 <ftello64@plt+0x312e4>
   47910:	ldr	r1, [r4]
   47914:	ldr	r0, [pc, #244]	; 47a10 <ftello64@plt+0x314d0>
   47918:	bl	15850 <gpgrt_fputs_unlocked@plt>
   4791c:	b	47824 <ftello64@plt+0x312e4>
   47920:	mov	r0, #32
   47924:	bl	15574 <_gpgrt_putc_overflow@plt>
   47928:	b	477ec <ftello64@plt+0x312ac>
   4792c:	ldr	r3, [r4, #4]
   47930:	cmp	r3, #0
   47934:	beq	47790 <ftello64@plt+0x31250>
   47938:	ldr	r1, [r4]
   4793c:	ldrb	r3, [r1, #2]
   47940:	tst	r3, #1
   47944:	bne	478d8 <ftello64@plt+0x31398>
   47948:	mov	r0, #58	; 0x3a
   4794c:	bl	15574 <_gpgrt_putc_overflow@plt>
   47950:	b	47790 <ftello64@plt+0x31250>
   47954:	ldr	r8, [r4]
   47958:	bl	15c10 <getpid@plt>
   4795c:	ldr	r1, [pc, #176]	; 47a14 <ftello64@plt+0x314d4>
   47960:	mov	r2, r0
   47964:	mov	r0, r8
   47968:	bl	15c88 <gpgrt_fprintf_unlocked@plt>
   4796c:	b	478ac <ftello64@plt+0x3136c>
   47970:	bl	15658 <time@plt>
   47974:	str	r0, [sp, #16]
   47978:	add	r0, sp, #16
   4797c:	bl	15b38 <localtime@plt>
   47980:	mov	r1, r0
   47984:	mov	r0, r8
   47988:	ldr	ip, [r1]
   4798c:	ldr	r3, [r1, #16]
   47990:	ldr	r2, [r1, #20]
   47994:	str	ip, [sp, #12]
   47998:	ldr	ip, [r1, #4]
   4799c:	add	r2, r2, #1888	; 0x760
   479a0:	str	ip, [sp, #8]
   479a4:	ldr	ip, [r1, #8]
   479a8:	add	r3, r3, #1
   479ac:	str	ip, [sp, #4]
   479b0:	ldr	r1, [r1, #12]
   479b4:	add	r2, r2, #12
   479b8:	str	r1, [sp]
   479bc:	ldr	r1, [pc, #84]	; 47a18 <ftello64@plt+0x314d8>
   479c0:	bl	15c88 <gpgrt_fprintf_unlocked@plt>
   479c4:	ldr	r0, [r4, #4]
   479c8:	ldr	r3, [r4, #16]
   479cc:	orrs	r0, r0, r3
   479d0:	beq	47778 <ftello64@plt+0x31238>
   479d4:	ldr	r8, [r4]
   479d8:	b	47848 <ftello64@plt+0x31308>
   479dc:	bl	15748 <__stack_chk_fail@plt>
   479e0:	mov	r2, r5
   479e4:	ldr	r0, [r4]
   479e8:	ldr	r1, [pc, #44]	; 47a1c <ftello64@plt+0x314dc>
   479ec:	bl	15c88 <gpgrt_fprintf_unlocked@plt>
   479f0:	b	47824 <ftello64@plt+0x312e4>
   479f4:	andeq	pc, r7, r8, lsl #15
   479f8:	andeq	r0, r8, ip, asr #24
   479fc:	andeq	fp, r6, r8, lsl #7
   47a00:	andeq	r0, r8, r0, ror #24
   47a04:	andeq	fp, r6, ip, lsr r3
   47a08:	andeq	fp, r6, r0, lsr r3
   47a0c:	andeq	fp, r6, r0, ror r3
   47a10:	andeq	fp, r6, r8, ror r3
   47a14:	andeq	fp, r6, r8, ror #6
   47a18:	andeq	fp, r6, r8, asr #6
   47a1c:	muleq	r6, r0, r3
   47a20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47a24:	sub	sp, sp, #20
   47a28:	mov	r5, r3
   47a2c:	ldr	r8, [sp, #56]	; 0x38
   47a30:	ldr	r4, [pc, #868]	; 47d9c <ftello64@plt+0x3185c>
   47a34:	cmp	r8, #0
   47a38:	mov	sl, r0
   47a3c:	ldrbne	r3, [r8]
   47a40:	ldr	r0, [r4]
   47a44:	streq	r8, [sp, #12]
   47a48:	subne	r3, r3, #8
   47a4c:	clzne	r3, r3
   47a50:	lsrne	r3, r3, #5
   47a54:	strne	r3, [sp, #12]
   47a58:	cmp	r0, #0
   47a5c:	mov	r7, r1
   47a60:	mov	r6, r2
   47a64:	ldr	fp, [sp, #60]	; 0x3c
   47a68:	beq	47cfc <ftello64@plt+0x317bc>
   47a6c:	bl	15a00 <gpgrt_flockfile@plt>
   47a70:	ldr	r3, [r4, #8]
   47a74:	cmp	r3, #0
   47a78:	cmpne	sl, #1
   47a7c:	bne	47d28 <ftello64@plt+0x317e8>
   47a80:	ldr	r9, [sp, #12]
   47a84:	mov	r3, #0
   47a88:	mov	r1, r9
   47a8c:	mov	r0, sl
   47a90:	str	r3, [r4, #8]
   47a94:	bl	47734 <ftello64@plt+0x311f4>
   47a98:	cmp	r9, #0
   47a9c:	addne	r8, r8, #1
   47aa0:	cmp	r8, #0
   47aa4:	beq	47c4c <ftello64@plt+0x3170c>
   47aa8:	cmp	r5, #0
   47aac:	ldr	r9, [r4]
   47ab0:	beq	47ac4 <ftello64@plt+0x31584>
   47ab4:	mov	r1, r9
   47ab8:	mov	r0, r5
   47abc:	bl	15850 <gpgrt_fputs_unlocked@plt>
   47ac0:	ldr	r9, [r4]
   47ac4:	cmp	r7, #0
   47ac8:	beq	47ce8 <ftello64@plt+0x317a8>
   47acc:	ldr	fp, [pc, #716]	; 47da0 <ftello64@plt+0x31860>
   47ad0:	mov	r5, r8
   47ad4:	b	47b24 <ftello64@plt+0x315e4>
   47ad8:	cmp	r8, r5
   47adc:	moveq	r2, #0
   47ae0:	beq	47b00 <ftello64@plt+0x315c0>
   47ae4:	ldr	r2, [r4, #16]
   47ae8:	ldr	r0, [r4, #4]
   47aec:	orrs	r2, r2, r0
   47af0:	beq	47b00 <ftello64@plt+0x315c0>
   47af4:	ldr	r0, [pc, #680]	; 47da4 <ftello64@plt+0x31864>
   47af8:	bl	15cb8 <strlen@plt>
   47afc:	add	r2, r0, #2
   47b00:	sub	r3, r7, r5
   47b04:	add	r3, r3, #1
   47b08:	mov	r0, r9
   47b0c:	stm	sp, {r3, r5}
   47b10:	ldr	r1, [pc, #656]	; 47da8 <ftello64@plt+0x31868>
   47b14:	mov	r3, fp
   47b18:	bl	15c88 <gpgrt_fprintf_unlocked@plt>
   47b1c:	ldr	r9, [r4]
   47b20:	add	r5, r7, #1
   47b24:	mov	r1, #10
   47b28:	mov	r0, r5
   47b2c:	bl	15d24 <strchr@plt>
   47b30:	subs	r7, r0, #0
   47b34:	bne	47ad8 <ftello64@plt+0x31598>
   47b38:	mov	r1, r9
   47b3c:	mov	r0, r5
   47b40:	bl	15850 <gpgrt_fputs_unlocked@plt>
   47b44:	ldrb	r3, [r8]
   47b48:	cmp	r3, #0
   47b4c:	beq	47c4c <ftello64@plt+0x3170c>
   47b50:	mov	r0, r8
   47b54:	bl	15cb8 <strlen@plt>
   47b58:	add	r0, r8, r0
   47b5c:	ldrb	r3, [r0, #-1]
   47b60:	cmp	r3, #10
   47b64:	beq	47c4c <ftello64@plt+0x3170c>
   47b68:	mov	r3, #1
   47b6c:	cmp	r6, #0
   47b70:	str	r3, [r4, #8]
   47b74:	beq	47d68 <ftello64@plt+0x31828>
   47b78:	ldr	r1, [r4]
   47b7c:	mov	r0, #10
   47b80:	bl	15574 <_gpgrt_putc_overflow@plt>
   47b84:	mov	r3, #0
   47b88:	str	r3, [r4, #8]
   47b8c:	ldr	r1, [sp, #12]
   47b90:	mov	r0, sl
   47b94:	bl	47734 <ftello64@plt+0x311f4>
   47b98:	ldr	r1, [r4]
   47b9c:	ldr	r0, [pc, #520]	; 47dac <ftello64@plt+0x3186c>
   47ba0:	bl	15850 <gpgrt_fputs_unlocked@plt>
   47ba4:	ldr	r9, [pc, #516]	; 47db0 <ftello64@plt+0x31870>
   47ba8:	ldr	r1, [r4]
   47bac:	ldr	fp, [pc, #504]	; 47dac <ftello64@plt+0x3186c>
   47bb0:	ldr	r8, [pc, #508]	; 47db4 <ftello64@plt+0x31874>
   47bb4:	ldr	r7, [pc, #508]	; 47db8 <ftello64@plt+0x31878>
   47bb8:	mov	r5, #1
   47bbc:	str	r5, [r4, #8]
   47bc0:	ldrb	r0, [r6], #1
   47bc4:	cmp	r0, #0
   47bc8:	beq	47c20 <ftello64@plt+0x316e0>
   47bcc:	cmp	r0, #92	; 0x5c
   47bd0:	str	r5, [r4, #8]
   47bd4:	beq	47c70 <ftello64@plt+0x31730>
   47bd8:	cmp	r0, #13
   47bdc:	beq	47c80 <ftello64@plt+0x31740>
   47be0:	cmp	r0, #10
   47be4:	beq	47c90 <ftello64@plt+0x31750>
   47be8:	ldrb	r3, [r1, #2]
   47bec:	tst	r3, #1
   47bf0:	beq	47c64 <ftello64@plt+0x31724>
   47bf4:	ldr	r3, [r1, #16]
   47bf8:	ldr	r2, [r1, #8]
   47bfc:	cmp	r3, r2
   47c00:	bcs	47c64 <ftello64@plt+0x31724>
   47c04:	ldr	r2, [r1, #4]
   47c08:	add	ip, r3, #1
   47c0c:	str	ip, [r1, #16]
   47c10:	strb	r0, [r2, r3]
   47c14:	ldrb	r0, [r6], #1
   47c18:	cmp	r0, #0
   47c1c:	bne	47bcc <ftello64@plt+0x3168c>
   47c20:	ldr	r2, [r4, #8]
   47c24:	cmp	r2, #0
   47c28:	bne	47ccc <ftello64@plt+0x3178c>
   47c2c:	cmp	sl, #5
   47c30:	beq	47d58 <ftello64@plt+0x31818>
   47c34:	cmp	sl, #6
   47c38:	beq	47d78 <ftello64@plt+0x31838>
   47c3c:	mov	r0, r1
   47c40:	add	sp, sp, #20
   47c44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47c48:	b	15340 <gpgrt_funlockfile@plt>
   47c4c:	cmp	r6, #0
   47c50:	beq	47d38 <ftello64@plt+0x317f8>
   47c54:	ldr	r3, [r4, #8]
   47c58:	cmp	r3, #0
   47c5c:	beq	47b8c <ftello64@plt+0x3164c>
   47c60:	b	47b78 <ftello64@plt+0x31638>
   47c64:	bl	15574 <_gpgrt_putc_overflow@plt>
   47c68:	ldr	r1, [r4]
   47c6c:	b	47bc0 <ftello64@plt+0x31680>
   47c70:	mov	r0, r7
   47c74:	bl	15850 <gpgrt_fputs_unlocked@plt>
   47c78:	ldr	r1, [r4]
   47c7c:	b	47bc0 <ftello64@plt+0x31680>
   47c80:	mov	r0, r8
   47c84:	bl	15850 <gpgrt_fputs_unlocked@plt>
   47c88:	ldr	r1, [r4]
   47c8c:	b	47bc0 <ftello64@plt+0x31680>
   47c90:	mov	r0, r9
   47c94:	bl	15850 <gpgrt_fputs_unlocked@plt>
   47c98:	ldrb	r3, [r6]
   47c9c:	cmp	r3, #0
   47ca0:	streq	r3, [r4, #8]
   47ca4:	ldreq	r1, [r4]
   47ca8:	beq	47bc0 <ftello64@plt+0x31680>
   47cac:	ldr	r1, [sp, #12]
   47cb0:	mov	r0, sl
   47cb4:	bl	47734 <ftello64@plt+0x311f4>
   47cb8:	ldr	r1, [r4]
   47cbc:	mov	r0, fp
   47cc0:	bl	15850 <gpgrt_fputs_unlocked@plt>
   47cc4:	ldr	r1, [r4]
   47cc8:	b	47bc0 <ftello64@plt+0x31680>
   47ccc:	str	r0, [sp, #12]
   47cd0:	mov	r0, #10
   47cd4:	bl	15574 <_gpgrt_putc_overflow@plt>
   47cd8:	ldr	r3, [sp, #12]
   47cdc:	ldr	r1, [r4]
   47ce0:	str	r3, [r4, #8]
   47ce4:	b	47c2c <ftello64@plt+0x316ec>
   47ce8:	mov	r2, fp
   47cec:	mov	r0, r9
   47cf0:	mov	r1, r8
   47cf4:	bl	1543c <gpgrt_vfprintf_unlocked@plt>
   47cf8:	b	47b44 <ftello64@plt+0x31604>
   47cfc:	ldr	r0, [pc, #184]	; 47dbc <ftello64@plt+0x3187c>
   47d00:	mvn	r1, #0
   47d04:	bl	47504 <ftello64@plt+0x30fc4>
   47d08:	ldr	r0, [r4]
   47d0c:	cmp	r0, #0
   47d10:	bne	47a6c <ftello64@plt+0x3152c>
   47d14:	ldr	r3, [pc, #164]	; 47dc0 <ftello64@plt+0x31880>
   47d18:	ldr	r2, [pc, #164]	; 47dc4 <ftello64@plt+0x31884>
   47d1c:	ldr	r1, [pc, #164]	; 47dc8 <ftello64@plt+0x31888>
   47d20:	ldr	r0, [pc, #164]	; 47dcc <ftello64@plt+0x3188c>
   47d24:	bl	16504 <__assert_fail@plt>
   47d28:	ldr	r1, [r4]
   47d2c:	mov	r0, #10
   47d30:	bl	15574 <_gpgrt_putc_overflow@plt>
   47d34:	b	47a80 <ftello64@plt+0x31540>
   47d38:	cmp	sl, #5
   47d3c:	ldr	r1, [r4]
   47d40:	bne	47c34 <ftello64@plt+0x316f4>
   47d44:	ldr	r3, [r4, #8]
   47d48:	cmp	r3, #0
   47d4c:	beq	47d58 <ftello64@plt+0x31818>
   47d50:	mov	r0, #10
   47d54:	bl	15574 <_gpgrt_putc_overflow@plt>
   47d58:	ldr	r0, [r4]
   47d5c:	bl	15340 <gpgrt_funlockfile@plt>
   47d60:	mov	r0, #2
   47d64:	bl	15c1c <exit@plt>
   47d68:	cmp	sl, #5
   47d6c:	ldr	r1, [r4]
   47d70:	bne	47c34 <ftello64@plt+0x316f4>
   47d74:	b	47d50 <ftello64@plt+0x31810>
   47d78:	ldr	r3, [r4, #8]
   47d7c:	cmp	r3, #0
   47d80:	bne	47d90 <ftello64@plt+0x31850>
   47d84:	ldr	r0, [r4]
   47d88:	bl	15340 <gpgrt_funlockfile@plt>
   47d8c:	bl	16444 <abort@plt>
   47d90:	mov	r0, #10
   47d94:	bl	15574 <_gpgrt_putc_overflow@plt>
   47d98:	b	47d84 <ftello64@plt+0x31844>
   47d9c:	andeq	r0, r8, ip, asr #24
   47da0:			; <UNDEFINED> instruction: 0x0006abbc
   47da4:	andeq	r0, r8, r0, ror #24
   47da8:	ldrdeq	fp, [r6], -r0
   47dac:	ldrdeq	fp, [r6], -r8
   47db0:	andeq	fp, r6, r0, ror #7
   47db4:	andeq	r3, r6, r8, lsr #13
   47db8:	ldrdeq	fp, [r6], -ip
   47dbc:	andeq	pc, r5, ip, lsr ip	; <UNPREDICTABLE>
   47dc0:	andeq	fp, r6, r4, lsl #6
   47dc4:	strdeq	r0, [r0], -r1
   47dc8:	andeq	fp, r6, ip, lsr #7
   47dcc:	andeq	fp, r6, r4, asr #7
   47dd0:	push	{r1, r2, r3}
   47dd4:	mov	r3, #0
   47dd8:	push	{r4, lr}
   47ddc:	sub	sp, sp, #20
   47de0:	ldr	r4, [pc, #68]	; 47e2c <ftello64@plt+0x318ec>
   47de4:	ldr	r2, [sp, #28]
   47de8:	add	ip, sp, #32
   47dec:	ldr	r1, [r4]
   47df0:	stm	sp, {r2, ip}
   47df4:	str	r1, [sp, #12]
   47df8:	mov	r2, r3
   47dfc:	mov	r1, #1
   47e00:	str	ip, [sp, #8]
   47e04:	bl	47a20 <ftello64@plt+0x314e0>
   47e08:	ldr	r2, [sp, #12]
   47e0c:	ldr	r3, [r4]
   47e10:	cmp	r2, r3
   47e14:	bne	47e28 <ftello64@plt+0x318e8>
   47e18:	add	sp, sp, #20
   47e1c:	pop	{r4, lr}
   47e20:	add	sp, sp, #12
   47e24:	bx	lr
   47e28:	bl	15748 <__stack_chk_fail@plt>
   47e2c:	andeq	pc, r7, r8, lsl #15
   47e30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47e34:	mov	r4, r0
   47e38:	ldr	r8, [pc, #1564]	; 4845c <ftello64@plt+0x31f1c>
   47e3c:	ldr	r0, [r0, #8]
   47e40:	sub	sp, sp, #180	; 0xb4
   47e44:	ldr	r3, [r8]
   47e48:	cmp	r0, #0
   47e4c:	mov	r7, r1
   47e50:	mov	r9, r2
   47e54:	str	r3, [sp, #172]	; 0xac
   47e58:	ldr	r6, [r4]
   47e5c:	beq	48018 <ftello64@plt+0x31ad8>
   47e60:	cmn	r6, #1
   47e64:	beq	47f68 <ftello64@plt+0x31a28>
   47e68:	ldr	sl, [pc, #1520]	; 48460 <ftello64@plt+0x31f20>
   47e6c:	str	r6, [sl]
   47e70:	cmp	r9, #0
   47e74:	beq	47f4c <ftello64@plt+0x31a0c>
   47e78:	mov	r5, r9
   47e7c:	b	47e8c <ftello64@plt+0x3194c>
   47e80:	subs	r5, r5, r0
   47e84:	add	r7, r7, r0
   47e88:	beq	47f4c <ftello64@plt+0x31a0c>
   47e8c:	mov	r2, r5
   47e90:	mov	r1, r7
   47e94:	mov	r0, r6
   47e98:	bl	15f64 <write@plt>
   47e9c:	cmp	r0, #0
   47ea0:	bge	47e80 <ftello64@plt+0x31940>
   47ea4:	bl	15e20 <__errno_location@plt>
   47ea8:	ldr	r3, [r0]
   47eac:	cmp	r3, #4
   47eb0:	beq	47e8c <ftello64@plt+0x3194c>
   47eb4:	ldr	r5, [pc, #1448]	; 48464 <ftello64@plt+0x31f24>
   47eb8:	ldr	r3, [r5, #112]	; 0x70
   47ebc:	cmp	r3, #0
   47ec0:	bne	47f24 <ftello64@plt+0x319e4>
   47ec4:	ldr	r3, [r4]
   47ec8:	cmn	r3, #1
   47ecc:	beq	47f4c <ftello64@plt+0x31a0c>
   47ed0:	mov	r0, #2
   47ed4:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   47ed8:	bl	16468 <gpgrt_fileno@plt>
   47edc:	bl	163f0 <isatty@plt>
   47ee0:	cmp	r0, #0
   47ee4:	beq	47f24 <ftello64@plt+0x319e4>
   47ee8:	bl	15e20 <__errno_location@plt>
   47eec:	ldrb	r3, [r4, #16]
   47ef0:	cmp	r3, #0
   47ef4:	mov	r5, r0
   47ef8:	mov	r0, #2
   47efc:	beq	48128 <ftello64@plt+0x31be8>
   47f00:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   47f04:	mov	r6, r0
   47f08:	ldr	r0, [r5]
   47f0c:	bl	15ae4 <strerror@plt>
   47f10:	add	r2, r4, #16
   47f14:	ldr	r1, [pc, #1356]	; 48468 <ftello64@plt+0x31f28>
   47f18:	mov	r3, r0
   47f1c:	mov	r0, r6
   47f20:	bl	16318 <gpgrt_fprintf@plt>
   47f24:	ldr	r3, [r4, #12]
   47f28:	cmp	r3, #0
   47f2c:	beq	47f4c <ftello64@plt+0x31a0c>
   47f30:	ldr	r0, [r4]
   47f34:	cmn	r0, #1
   47f38:	beq	47f4c <ftello64@plt+0x31a0c>
   47f3c:	bl	16474 <close@plt>
   47f40:	mvn	r3, #0
   47f44:	str	r3, [r4]
   47f48:	str	r3, [sl]
   47f4c:	ldr	r2, [sp, #172]	; 0xac
   47f50:	ldr	r3, [r8]
   47f54:	mov	r0, r9
   47f58:	cmp	r2, r3
   47f5c:	bne	4843c <ftello64@plt+0x31efc>
   47f60:	add	sp, sp, #180	; 0xb4
   47f64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47f68:	mov	r3, #0
   47f6c:	add	r6, r4, #16
   47f70:	mov	r0, r6
   47f74:	str	r3, [r4, #12]
   47f78:	mov	r2, #6
   47f7c:	ldr	r1, [pc, #1256]	; 4846c <ftello64@plt+0x31f2c>
   47f80:	bl	16438 <strncmp@plt>
   47f84:	cmp	r0, #0
   47f88:	bne	47f98 <ftello64@plt+0x31a58>
   47f8c:	ldrb	r3, [r4, #22]
   47f90:	cmp	r3, #0
   47f94:	bne	4802c <ftello64@plt+0x31aec>
   47f98:	mov	r2, #9
   47f9c:	ldr	r1, [pc, #1228]	; 48470 <ftello64@plt+0x31f30>
   47fa0:	mov	r0, r6
   47fa4:	bl	16438 <strncmp@plt>
   47fa8:	mov	sl, #1
   47fac:	strh	sl, [sp, #60]	; 0x3c
   47fb0:	cmp	r0, #0
   47fb4:	addeq	r5, r4, #25
   47fb8:	movne	r5, r6
   47fbc:	ldrb	fp, [r5]
   47fc0:	cmp	fp, #0
   47fc4:	beq	48244 <ftello64@plt+0x31d04>
   47fc8:	mov	r0, r5
   47fcc:	bl	15cb8 <strlen@plt>
   47fd0:	cmp	r0, #106	; 0x6a
   47fd4:	bls	48194 <ftello64@plt+0x31c54>
   47fd8:	ldr	r5, [pc, #1156]	; 48464 <ftello64@plt+0x31f24>
   47fdc:	mvn	r3, #0
   47fe0:	str	r3, [r4]
   47fe4:	ldr	r3, [r4, #4]
   47fe8:	ldr	r2, [r5, #112]	; 0x70
   47fec:	cmp	r3, #0
   47ff0:	bne	482f0 <ftello64@plt+0x31db0>
   47ff4:	cmp	r2, #0
   47ff8:	beq	48300 <ftello64@plt+0x31dc0>
   47ffc:	ldr	r6, [r4]
   48000:	cmn	r6, #1
   48004:	beq	48344 <ftello64@plt+0x31e04>
   48008:	mov	r2, #0
   4800c:	mov	r3, #1
   48010:	str	r2, [r4, #4]
   48014:	str	r3, [r4, #12]
   48018:	ldr	sl, [pc, #1088]	; 48460 <ftello64@plt+0x31f20>
   4801c:	cmn	r6, #1
   48020:	str	r6, [sl]
   48024:	beq	47eb4 <ftello64@plt+0x31974>
   48028:	b	47e70 <ftello64@plt+0x31930>
   4802c:	add	r5, r4, #22
   48030:	mov	r0, r5
   48034:	bl	15cb8 <strlen@plt>
   48038:	add	r0, r0, #1
   4803c:	bl	15364 <gcry_malloc@plt>
   48040:	subs	sl, r0, #0
   48044:	beq	482e4 <ftello64@plt+0x31da4>
   48048:	ldrb	r3, [r4, #22]
   4804c:	cmp	r3, #91	; 0x5b
   48050:	beq	48154 <ftello64@plt+0x31c14>
   48054:	mov	r1, r5
   48058:	bl	15970 <strcpy@plt>
   4805c:	mov	r1, #58	; 0x3a
   48060:	mov	r0, sl
   48064:	bl	15d24 <strchr@plt>
   48068:	cmp	r0, #0
   4806c:	beq	4817c <ftello64@plt+0x31c3c>
   48070:	ldrb	r3, [r0, #1]
   48074:	add	ip, r0, #1
   48078:	sub	r3, r3, #48	; 0x30
   4807c:	uxtb	r2, r3
   48080:	cmp	r2, #9
   48084:	bhi	4817c <ftello64@plt+0x31c3c>
   48088:	ldr	r5, [pc, #996]	; 48474 <ftello64@plt+0x31f34>
   4808c:	b	480a0 <ftello64@plt+0x31b60>
   48090:	add	r3, r3, r3, lsl #2
   48094:	add	r3, r2, r3, lsl #1
   48098:	cmp	r3, r5
   4809c:	bhi	4817c <ftello64@plt+0x31c3c>
   480a0:	ldrb	r1, [ip, #1]!
   480a4:	sub	r2, r1, #48	; 0x30
   480a8:	uxtb	lr, r2
   480ac:	cmp	lr, #9
   480b0:	bls	48090 <ftello64@plt+0x31b50>
   480b4:	adds	r2, r1, #0
   480b8:	movne	r2, #1
   480bc:	cmp	r3, #0
   480c0:	moveq	r2, #1
   480c4:	cmp	r2, #0
   480c8:	bne	4817c <ftello64@plt+0x31c3c>
   480cc:	rev16	r3, r3
   480d0:	mov	r1, #2
   480d4:	strh	r3, [sp, #18]
   480d8:	strb	r2, [r0]
   480dc:	str	r2, [sp, #20]
   480e0:	str	r2, [sp, #24]
   480e4:	str	r2, [sp, #28]
   480e8:	mov	r3, r1
   480ec:	add	r2, sp, #20
   480f0:	add	r5, sp, #16
   480f4:	mov	fp, #16
   480f8:	strh	r1, [sp, #16]
   480fc:	mov	r0, r3
   48100:	mov	r1, sl
   48104:	str	r3, [sp, #12]
   48108:	bl	155e0 <inet_pton@plt>
   4810c:	ldr	r3, [sp, #12]
   48110:	cmp	r0, #1
   48114:	beq	48440 <ftello64@plt+0x31f00>
   48118:	mov	r0, sl
   4811c:	bl	156a0 <gcry_free@plt>
   48120:	ldr	r5, [pc, #828]	; 48464 <ftello64@plt+0x31f24>
   48124:	b	47fdc <ftello64@plt+0x31a9c>
   48128:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   4812c:	ldr	r7, [r4]
   48130:	mov	r6, r0
   48134:	ldr	r0, [r5]
   48138:	bl	15ae4 <strerror@plt>
   4813c:	mov	r2, r7
   48140:	ldr	r1, [pc, #816]	; 48478 <ftello64@plt+0x31f38>
   48144:	mov	r3, r0
   48148:	mov	r0, r6
   4814c:	bl	16318 <gpgrt_fprintf@plt>
   48150:	b	47f24 <ftello64@plt+0x319e4>
   48154:	add	r1, r4, #23
   48158:	bl	15970 <strcpy@plt>
   4815c:	mov	r1, #93	; 0x5d
   48160:	mov	r0, sl
   48164:	bl	15d24 <strchr@plt>
   48168:	cmp	r0, #0
   4816c:	beq	4817c <ftello64@plt+0x31c3c>
   48170:	ldrb	r3, [r0, #1]
   48174:	cmp	r3, #58	; 0x3a
   48178:	beq	48350 <ftello64@plt+0x31e10>
   4817c:	mov	r0, #22
   48180:	bl	161a4 <gpg_err_set_errno@plt>
   48184:	mov	r0, sl
   48188:	bl	156a0 <gcry_free@plt>
   4818c:	ldr	r5, [pc, #720]	; 48464 <ftello64@plt+0x31f24>
   48190:	b	47fdc <ftello64@plt+0x31a9c>
   48194:	mov	r1, r5
   48198:	mov	r2, #107	; 0x6b
   4819c:	add	r0, sp, #62	; 0x3e
   481a0:	bl	15ef8 <strncpy@plt>
   481a4:	mov	r3, #0
   481a8:	add	r0, sp, #62	; 0x3e
   481ac:	strb	r3, [sp, #169]	; 0xa9
   481b0:	bl	15cb8 <strlen@plt>
   481b4:	mov	r3, sl
   481b8:	ldr	sl, [pc, #700]	; 4847c <ftello64@plt+0x31f3c>
   481bc:	add	r5, sp, #60	; 0x3c
   481c0:	add	fp, r0, #2
   481c4:	mov	r0, r3
   481c8:	mov	r2, #0
   481cc:	mov	r1, #1
   481d0:	bl	162f4 <socket@plt>
   481d4:	cmn	r0, #1
   481d8:	str	r0, [r4]
   481dc:	ldreq	r5, [pc, #640]	; 48464 <ftello64@plt+0x31f24>
   481e0:	beq	47fe4 <ftello64@plt+0x31aa4>
   481e4:	mov	r2, fp
   481e8:	mov	r1, r5
   481ec:	bl	164b0 <connect@plt>
   481f0:	cmn	r0, #1
   481f4:	beq	482b8 <ftello64@plt+0x31d78>
   481f8:	ldr	r6, [r4]
   481fc:	cmn	r6, #1
   48200:	bne	48008 <ftello64@plt+0x31ac8>
   48204:	ldr	r5, [pc, #600]	; 48464 <ftello64@plt+0x31f24>
   48208:	ldr	r3, [r5, #112]	; 0x70
   4820c:	cmp	r3, #0
   48210:	bne	482f8 <ftello64@plt+0x31db8>
   48214:	ldr	r3, [r4, #4]
   48218:	cmp	r3, #0
   4821c:	moveq	r3, #1
   48220:	streq	r3, [r4, #4]
   48224:	ldr	r3, [r5, #112]	; 0x70
   48228:	ldr	sl, [pc, #560]	; 48460 <ftello64@plt+0x31f20>
   4822c:	cmp	r3, #0
   48230:	mvn	r3, #0
   48234:	str	r3, [sl]
   48238:	str	r3, [r4]
   4823c:	bne	47f24 <ftello64@plt+0x319e4>
   48240:	b	47f4c <ftello64@plt+0x31a0c>
   48244:	ldr	r5, [pc, #536]	; 48464 <ftello64@plt+0x31f24>
   48248:	ldr	r3, [r5, #108]	; 0x6c
   4824c:	blx	r3
   48250:	subs	r1, r0, #0
   48254:	ldrb	r3, [r1]
   48258:	beq	48458 <ftello64@plt+0x31f18>
   4825c:	cmp	r3, #0
   48260:	str	r1, [sp, #12]
   48264:	beq	47fdc <ftello64@plt+0x31a9c>
   48268:	bl	15cb8 <strlen@plt>
   4826c:	ldr	r1, [sp, #12]
   48270:	add	r0, r0, #7
   48274:	cmp	r0, #106	; 0x6a
   48278:	bhi	47fdc <ftello64@plt+0x31a9c>
   4827c:	mov	r2, #107	; 0x6b
   48280:	add	r0, sp, #62	; 0x3e
   48284:	bl	15ef8 <strncpy@plt>
   48288:	mov	r2, #108	; 0x6c
   4828c:	ldr	r1, [pc, #492]	; 48480 <ftello64@plt+0x31f40>
   48290:	add	r0, sp, #62	; 0x3e
   48294:	bl	15e38 <__strcat_chk@plt>
   48298:	add	r0, sp, #62	; 0x3e
   4829c:	strb	fp, [sp, #169]	; 0xa9
   482a0:	bl	15cb8 <strlen@plt>
   482a4:	add	r5, sp, #60	; 0x3c
   482a8:	mov	r3, sl
   482ac:	add	sl, sp, #62	; 0x3e
   482b0:	add	fp, r0, #2
   482b4:	b	481c4 <ftello64@plt+0x31c84>
   482b8:	ldr	r5, [pc, #420]	; 48464 <ftello64@plt+0x31f24>
   482bc:	ldr	r2, [r4, #4]
   482c0:	ldr	r3, [r5, #112]	; 0x70
   482c4:	orrs	r3, r2, r3
   482c8:	beq	483f0 <ftello64@plt+0x31eb0>
   482cc:	ldr	r0, [r4]
   482d0:	bl	16474 <close@plt>
   482d4:	mvn	r3, #0
   482d8:	str	r3, [r4]
   482dc:	ldr	r3, [r5, #112]	; 0x70
   482e0:	b	4820c <ftello64@plt+0x31ccc>
   482e4:	bl	156a0 <gcry_free@plt>
   482e8:	ldr	r5, [pc, #372]	; 48464 <ftello64@plt+0x31f24>
   482ec:	b	47fdc <ftello64@plt+0x31a9c>
   482f0:	cmp	r2, #0
   482f4:	beq	48224 <ftello64@plt+0x31ce4>
   482f8:	ldr	r6, [r4]
   482fc:	b	48018 <ftello64@plt+0x31ad8>
   48300:	mov	r0, #2
   48304:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   48308:	bl	16468 <gpgrt_fileno@plt>
   4830c:	bl	163f0 <isatty@plt>
   48310:	cmp	r0, #0
   48314:	beq	481f8 <ftello64@plt+0x31cb8>
   48318:	mov	r0, #2
   4831c:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   48320:	mov	r5, r0
   48324:	bl	15e20 <__errno_location@plt>
   48328:	ldr	r0, [r0]
   4832c:	bl	15ae4 <strerror@plt>
   48330:	ldr	r1, [pc, #332]	; 48484 <ftello64@plt+0x31f44>
   48334:	mov	r2, r0
   48338:	mov	r0, r5
   4833c:	bl	16318 <gpgrt_fprintf@plt>
   48340:	b	481f8 <ftello64@plt+0x31cb8>
   48344:	ldr	sl, [pc, #276]	; 48460 <ftello64@plt+0x31f20>
   48348:	str	r6, [sl]
   4834c:	b	47eb8 <ftello64@plt+0x31978>
   48350:	ldrb	r3, [r0, #2]
   48354:	add	lr, r0, #2
   48358:	sub	r3, r3, #48	; 0x30
   4835c:	uxtb	r2, r3
   48360:	cmp	r2, #9
   48364:	bhi	4817c <ftello64@plt+0x31c3c>
   48368:	ldr	r5, [pc, #260]	; 48474 <ftello64@plt+0x31f34>
   4836c:	b	48380 <ftello64@plt+0x31e40>
   48370:	add	r3, r3, r3, lsl #2
   48374:	add	r3, r2, r3, lsl #1
   48378:	cmp	r3, r5
   4837c:	bhi	4817c <ftello64@plt+0x31c3c>
   48380:	ldrb	r1, [lr, #1]!
   48384:	sub	r2, r1, #48	; 0x30
   48388:	uxtb	ip, r2
   4838c:	cmp	ip, #9
   48390:	bls	48370 <ftello64@plt+0x31e30>
   48394:	cmp	r1, #0
   48398:	clz	r2, r3
   4839c:	lsr	r2, r2, #5
   483a0:	moveq	r1, r2
   483a4:	movne	r1, #1
   483a8:	cmp	r1, #0
   483ac:	bne	4817c <ftello64@plt+0x31c3c>
   483b0:	mov	r2, #10
   483b4:	rev16	r3, r3
   483b8:	strh	r3, [sp, #34]	; 0x22
   483bc:	strh	r2, [sp, #32]
   483c0:	mov	r3, r2
   483c4:	strb	r1, [r0]
   483c8:	str	r1, [sp, #36]	; 0x24
   483cc:	str	r1, [sp, #40]	; 0x28
   483d0:	str	r1, [sp, #44]	; 0x2c
   483d4:	str	r1, [sp, #48]	; 0x30
   483d8:	str	r1, [sp, #52]	; 0x34
   483dc:	str	r1, [sp, #56]	; 0x38
   483e0:	add	r5, sp, #32
   483e4:	add	r2, sp, #40	; 0x28
   483e8:	mov	fp, #28
   483ec:	b	480fc <ftello64@plt+0x31bbc>
   483f0:	mov	r0, #2
   483f4:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   483f8:	bl	16468 <gpgrt_fileno@plt>
   483fc:	bl	163f0 <isatty@plt>
   48400:	cmp	r0, #0
   48404:	beq	482cc <ftello64@plt+0x31d8c>
   48408:	mov	r0, #2
   4840c:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   48410:	mov	fp, r0
   48414:	bl	15e20 <__errno_location@plt>
   48418:	ldr	r0, [r0]
   4841c:	bl	15ae4 <strerror@plt>
   48420:	mov	r3, sl
   48424:	mov	r2, r6
   48428:	ldr	r1, [pc, #88]	; 48488 <ftello64@plt+0x31f48>
   4842c:	str	r0, [sp]
   48430:	mov	r0, fp
   48434:	bl	16318 <gpgrt_fprintf@plt>
   48438:	b	482cc <ftello64@plt+0x31d8c>
   4843c:	bl	15748 <__stack_chk_fail@plt>
   48440:	mov	r0, sl
   48444:	str	r3, [sp, #12]
   48448:	ldr	sl, [pc, #44]	; 4847c <ftello64@plt+0x31f3c>
   4844c:	bl	156a0 <gcry_free@plt>
   48450:	ldr	r3, [sp, #12]
   48454:	b	481c4 <ftello64@plt+0x31c84>
   48458:	udf	#0
   4845c:	andeq	pc, r7, r8, lsl #15
   48460:	strdeq	r0, [r8], -r8
   48464:	andeq	r0, r8, ip, asr #24
   48468:	andeq	fp, r6, r8, lsr r4
   4846c:	andeq	fp, r6, ip, lsl r3
   48470:	andeq	fp, r6, r4, lsr #6
   48474:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   48478:	andeq	fp, r6, r4, asr r4
   4847c:			; <UNDEFINED> instruction: 0x0006abbc
   48480:	andeq	fp, r6, r4, ror #7
   48484:	andeq	fp, r6, ip, ror #7
   48488:	andeq	fp, r6, r8, lsl r4
   4848c:	ldr	r3, [pc, #16]	; 484a4 <ftello64@plt+0x31f64>
   48490:	cmp	r0, #0
   48494:	movne	r2, #0
   48498:	ldr	r0, [r3, #116]	; 0x74
   4849c:	strne	r2, [r3, #116]	; 0x74
   484a0:	bx	lr
   484a4:	andeq	r0, r8, ip, asr #24
   484a8:	ldr	r2, [pc, #12]	; 484bc <ftello64@plt+0x31f7c>
   484ac:	ldr	r3, [r2, #116]	; 0x74
   484b0:	add	r3, r3, #1
   484b4:	str	r3, [r2, #116]	; 0x74
   484b8:	bx	lr
   484bc:	andeq	r0, r8, ip, asr #24
   484c0:	ldr	r3, [pc, #12]	; 484d4 <ftello64@plt+0x31f94>
   484c4:	cmp	r0, #0
   484c8:	mvn	r1, #0
   484cc:	moveq	r0, r3
   484d0:	b	47504 <ftello64@plt+0x30fc4>
   484d4:	andeq	pc, r5, ip, lsr ip	; <UNPREDICTABLE>
   484d8:	ldr	r3, [pc, #4]	; 484e4 <ftello64@plt+0x31fa4>
   484dc:	str	r0, [r3, #108]	; 0x6c
   484e0:	bx	lr
   484e4:	andeq	r0, r8, ip, asr #24
   484e8:	ldr	r3, [pc, #4]	; 484f4 <ftello64@plt+0x31fb4>
   484ec:	str	r0, [r3, #104]	; 0x68
   484f0:	bx	lr
   484f4:	andeq	r0, r8, ip, asr #24
   484f8:	cmp	r0, #0
   484fc:	push	{r4, r5, r6, lr}
   48500:	mov	r4, r1
   48504:	ldr	r5, [pc, #60]	; 48548 <ftello64@plt+0x32008>
   48508:	beq	48524 <ftello64@plt+0x31fe4>
   4850c:	mov	r1, r0
   48510:	mov	r2, #79	; 0x4f
   48514:	add	r0, r5, #20
   48518:	bl	15ef8 <strncpy@plt>
   4851c:	mov	r3, #0
   48520:	strb	r3, [r5, #99]	; 0x63
   48524:	and	r1, r4, #1
   48528:	and	r2, r4, #2
   4852c:	and	r3, r4, #4
   48530:	and	r4, r4, #256	; 0x100
   48534:	str	r1, [r5, #16]
   48538:	str	r2, [r5, #12]
   4853c:	str	r3, [r5, #100]	; 0x64
   48540:	str	r4, [r5, #112]	; 0x70
   48544:	pop	{r4, r5, r6, pc}
   48548:	andeq	r0, r8, ip, asr #24
   4854c:	cmp	r0, #0
   48550:	beq	485a0 <ftello64@plt+0x32060>
   48554:	ldr	r2, [pc, #76]	; 485a8 <ftello64@plt+0x32068>
   48558:	ldr	r3, [r2, #16]
   4855c:	ldr	r1, [r2, #12]
   48560:	adds	r3, r3, #0
   48564:	movne	r3, #1
   48568:	cmp	r1, #0
   4856c:	str	r3, [r0]
   48570:	orrne	r3, r3, #2
   48574:	strne	r3, [r0]
   48578:	ldr	r3, [r2, #100]	; 0x64
   4857c:	cmp	r3, #0
   48580:	ldrne	r3, [r0]
   48584:	orrne	r3, r3, #4
   48588:	strne	r3, [r0]
   4858c:	ldr	r3, [r2, #112]	; 0x70
   48590:	cmp	r3, #0
   48594:	ldrne	r3, [r0]
   48598:	orrne	r3, r3, #256	; 0x100
   4859c:	strne	r3, [r0]
   485a0:	ldr	r0, [pc, #4]	; 485ac <ftello64@plt+0x3206c>
   485a4:	bx	lr
   485a8:	andeq	r0, r8, ip, asr #24
   485ac:	andeq	r0, r8, r0, ror #24
   485b0:	ldr	r3, [pc, #88]	; 48610 <ftello64@plt+0x320d0>
   485b4:	push	{r4, lr}
   485b8:	mov	r4, r0
   485bc:	ldr	r0, [r3]
   485c0:	cmp	r0, #0
   485c4:	beq	485e8 <ftello64@plt+0x320a8>
   485c8:	bl	16468 <gpgrt_fileno@plt>
   485cc:	cmn	r0, #1
   485d0:	sub	r3, r0, r4
   485d4:	clz	r3, r3
   485d8:	lsr	r3, r3, #5
   485dc:	moveq	r3, #0
   485e0:	cmp	r3, #0
   485e4:	bne	48608 <ftello64@plt+0x320c8>
   485e8:	ldr	r3, [pc, #36]	; 48614 <ftello64@plt+0x320d4>
   485ec:	ldr	r3, [r3]
   485f0:	cmn	r3, #1
   485f4:	sub	r0, r3, r4
   485f8:	clz	r0, r0
   485fc:	lsr	r0, r0, #5
   48600:	moveq	r0, #0
   48604:	pop	{r4, pc}
   48608:	mov	r0, #1
   4860c:	pop	{r4, pc}
   48610:	andeq	r0, r8, ip, asr #24
   48614:	strdeq	r0, [r8], -r8
   48618:	ldr	r3, [pc, #20]	; 48634 <ftello64@plt+0x320f4>
   4861c:	ldr	r0, [r3]
   48620:	cmp	r0, #0
   48624:	beq	4862c <ftello64@plt+0x320ec>
   48628:	b	16468 <gpgrt_fileno@plt>
   4862c:	mvn	r0, #0
   48630:	bx	lr
   48634:	andeq	r0, r8, ip, asr #24
   48638:	push	{r4, lr}
   4863c:	ldr	r4, [pc, #52]	; 48678 <ftello64@plt+0x32138>
   48640:	ldr	r0, [r4]
   48644:	cmp	r0, #0
   48648:	popne	{r4, pc}
   4864c:	ldr	r0, [pc, #40]	; 4867c <ftello64@plt+0x3213c>
   48650:	mvn	r1, #0
   48654:	bl	47504 <ftello64@plt+0x30fc4>
   48658:	ldr	r0, [r4]
   4865c:	cmp	r0, #0
   48660:	popne	{r4, pc}
   48664:	ldr	r3, [pc, #20]	; 48680 <ftello64@plt+0x32140>
   48668:	mov	r2, #672	; 0x2a0
   4866c:	ldr	r1, [pc, #16]	; 48684 <ftello64@plt+0x32144>
   48670:	ldr	r0, [pc, #16]	; 48688 <ftello64@plt+0x32148>
   48674:	bl	16504 <__assert_fail@plt>
   48678:	andeq	r0, r8, ip, asr #24
   4867c:	andeq	pc, r5, ip, lsr ip	; <UNPREDICTABLE>
   48680:	andeq	fp, r6, ip, lsl #6
   48684:	andeq	fp, r6, ip, lsr #7
   48688:	andeq	fp, r6, r4, asr #7
   4868c:	push	{r1, r2, r3}
   48690:	mov	r3, #0
   48694:	push	{r4, lr}
   48698:	sub	sp, sp, #20
   4869c:	ldr	r4, [pc, #68]	; 486e8 <ftello64@plt+0x321a8>
   486a0:	ldr	r2, [sp, #28]
   486a4:	add	ip, sp, #32
   486a8:	ldr	r1, [r4]
   486ac:	stm	sp, {r2, ip}
   486b0:	str	r1, [sp, #12]
   486b4:	mov	r2, r3
   486b8:	mov	r1, r3
   486bc:	str	ip, [sp, #8]
   486c0:	bl	47a20 <ftello64@plt+0x314e0>
   486c4:	ldr	r2, [sp, #12]
   486c8:	ldr	r3, [r4]
   486cc:	cmp	r2, r3
   486d0:	bne	486e4 <ftello64@plt+0x321a4>
   486d4:	add	sp, sp, #20
   486d8:	pop	{r4, lr}
   486dc:	add	sp, sp, #12
   486e0:	bx	lr
   486e4:	bl	15748 <__stack_chk_fail@plt>
   486e8:	andeq	pc, r7, r8, lsl #15
   486ec:	push	{lr}		; (str lr, [sp, #-4]!)
   486f0:	sub	sp, sp, #12
   486f4:	mov	r3, #0
   486f8:	stm	sp, {r1, r2}
   486fc:	mov	r2, r3
   48700:	mov	r1, r3
   48704:	bl	47a20 <ftello64@plt+0x314e0>
   48708:	add	sp, sp, #12
   4870c:	pop	{pc}		; (ldr pc, [sp], #4)
   48710:	push	{lr}		; (str lr, [sp, #-4]!)
   48714:	sub	sp, sp, #12
   48718:	str	r2, [sp]
   4871c:	mov	r2, #0
   48720:	str	r3, [sp, #4]
   48724:	mov	r3, r1
   48728:	mov	r1, r2
   4872c:	bl	47a20 <ftello64@plt+0x314e0>
   48730:	add	sp, sp, #12
   48734:	pop	{pc}		; (ldr pc, [sp], #4)
   48738:	b	47dd0 <ftello64@plt+0x31890>
   4873c:	push	{r0, r1, r2, r3}
   48740:	mov	r3, #0
   48744:	push	{r4, lr}
   48748:	sub	sp, sp, #16
   4874c:	ldr	r4, [pc, #72]	; 4879c <ftello64@plt+0x3225c>
   48750:	ldr	r2, [sp, #24]
   48754:	add	ip, sp, #28
   48758:	ldr	r0, [r4]
   4875c:	stm	sp, {r2, ip}
   48760:	mov	r1, r3
   48764:	mov	r2, r3
   48768:	str	r0, [sp, #12]
   4876c:	mov	r0, #2
   48770:	str	ip, [sp, #8]
   48774:	bl	47a20 <ftello64@plt+0x314e0>
   48778:	ldr	r2, [sp, #12]
   4877c:	ldr	r3, [r4]
   48780:	cmp	r2, r3
   48784:	bne	48798 <ftello64@plt+0x32258>
   48788:	add	sp, sp, #16
   4878c:	pop	{r4, lr}
   48790:	add	sp, sp, #16
   48794:	bx	lr
   48798:	bl	15748 <__stack_chk_fail@plt>
   4879c:	andeq	pc, r7, r8, lsl #15
   487a0:	push	{r0, r1, r2, r3}
   487a4:	mov	r3, #0
   487a8:	push	{r4, lr}
   487ac:	sub	sp, sp, #16
   487b0:	ldr	r4, [pc, #96]	; 48818 <ftello64@plt+0x322d8>
   487b4:	ldr	r2, [sp, #24]
   487b8:	add	ip, sp, #28
   487bc:	ldr	r0, [r4]
   487c0:	mov	r1, r3
   487c4:	stm	sp, {r2, ip}
   487c8:	str	r0, [sp, #12]
   487cc:	mov	r2, r3
   487d0:	mov	r0, #4
   487d4:	str	ip, [sp, #8]
   487d8:	bl	47a20 <ftello64@plt+0x314e0>
   487dc:	ldr	r2, [pc, #56]	; 4881c <ftello64@plt+0x322dc>
   487e0:	ldr	r1, [pc, #56]	; 48820 <ftello64@plt+0x322e0>
   487e4:	ldr	r3, [r2, #116]	; 0x74
   487e8:	cmp	r3, r1
   487ec:	addle	r3, r3, #1
   487f0:	strle	r3, [r2, #116]	; 0x74
   487f4:	ldr	r2, [sp, #12]
   487f8:	ldr	r3, [r4]
   487fc:	cmp	r2, r3
   48800:	bne	48814 <ftello64@plt+0x322d4>
   48804:	add	sp, sp, #16
   48808:	pop	{r4, lr}
   4880c:	add	sp, sp, #16
   48810:	bx	lr
   48814:	bl	15748 <__stack_chk_fail@plt>
   48818:	andeq	pc, r7, r8, lsl #15
   4881c:	andeq	r0, r8, ip, asr #24
   48820:	andeq	r7, r0, pc, lsr #10
   48824:	push	{r0, r1, r2, r3}
   48828:	mov	r0, #5
   4882c:	push	{lr}		; (str lr, [sp, #-4]!)
   48830:	sub	sp, sp, #20
   48834:	ldr	r3, [pc, #40]	; 48864 <ftello64@plt+0x32324>
   48838:	ldr	r2, [sp, #24]
   4883c:	add	ip, sp, #28
   48840:	ldr	lr, [r3]
   48844:	mov	r3, #0
   48848:	stm	sp, {r2, ip}
   4884c:	mov	r1, r3
   48850:	mov	r2, r3
   48854:	str	lr, [sp, #12]
   48858:	str	ip, [sp, #8]
   4885c:	bl	47a20 <ftello64@plt+0x314e0>
   48860:	bl	16444 <abort@plt>
   48864:	andeq	pc, r7, r8, lsl #15
   48868:	push	{r4, lr}
   4886c:	mov	r4, r0
   48870:	bl	4c23c <ftello64@plt+0x35cfc>
   48874:	cmp	r0, #0
   48878:	beq	4888c <ftello64@plt+0x3234c>
   4887c:	mov	r1, r4
   48880:	mov	r0, #0
   48884:	pop	{r4, lr}
   48888:	b	47504 <ftello64@plt+0x30fc4>
   4888c:	bl	15e20 <__errno_location@plt>
   48890:	ldr	r0, [r0]
   48894:	bl	15ae4 <strerror@plt>
   48898:	mov	r1, r0
   4889c:	ldr	r0, [pc]	; 488a4 <ftello64@plt+0x32364>
   488a0:	bl	48824 <ftello64@plt+0x322e4>
   488a4:	andeq	fp, r6, r0, lsl #9
   488a8:	push	{r0, r1, r2, r3}
   488ac:	mov	r0, #6
   488b0:	push	{lr}		; (str lr, [sp, #-4]!)
   488b4:	sub	sp, sp, #20
   488b8:	ldr	r3, [pc, #40]	; 488e8 <ftello64@plt+0x323a8>
   488bc:	ldr	r2, [sp, #24]
   488c0:	add	ip, sp, #28
   488c4:	ldr	lr, [r3]
   488c8:	mov	r3, #0
   488cc:	stm	sp, {r2, ip}
   488d0:	mov	r1, r3
   488d4:	mov	r2, r3
   488d8:	str	lr, [sp, #12]
   488dc:	str	ip, [sp, #8]
   488e0:	bl	47a20 <ftello64@plt+0x314e0>
   488e4:	bl	16444 <abort@plt>
   488e8:	andeq	pc, r7, r8, lsl #15
   488ec:	push	{r0, r1, r2, r3}
   488f0:	mov	r3, #0
   488f4:	push	{r4, lr}
   488f8:	sub	sp, sp, #16
   488fc:	ldr	r4, [pc, #72]	; 4894c <ftello64@plt+0x3240c>
   48900:	ldr	r2, [sp, #24]
   48904:	add	ip, sp, #28
   48908:	ldr	r0, [r4]
   4890c:	stm	sp, {r2, ip}
   48910:	mov	r1, r3
   48914:	mov	r2, r3
   48918:	str	r0, [sp, #12]
   4891c:	mov	r0, #7
   48920:	str	ip, [sp, #8]
   48924:	bl	47a20 <ftello64@plt+0x314e0>
   48928:	ldr	r2, [sp, #12]
   4892c:	ldr	r3, [r4]
   48930:	cmp	r2, r3
   48934:	bne	48948 <ftello64@plt+0x32408>
   48938:	add	sp, sp, #16
   4893c:	pop	{r4, lr}
   48940:	add	sp, sp, #16
   48944:	bx	lr
   48948:	bl	15748 <__stack_chk_fail@plt>
   4894c:	andeq	pc, r7, r8, lsl #15
   48950:	push	{r1, r2, r3}
   48954:	mov	r3, #0
   48958:	push	{r4, lr}
   4895c:	sub	sp, sp, #20
   48960:	ldr	r4, [pc, #72]	; 489b0 <ftello64@plt+0x32470>
   48964:	ldr	r1, [sp, #28]
   48968:	add	ip, sp, #32
   4896c:	ldr	lr, [r4]
   48970:	mov	r2, r0
   48974:	stm	sp, {r1, ip}
   48978:	mov	r0, #7
   4897c:	mov	r1, r3
   48980:	str	lr, [sp, #12]
   48984:	str	ip, [sp, #8]
   48988:	bl	47a20 <ftello64@plt+0x314e0>
   4898c:	ldr	r2, [sp, #12]
   48990:	ldr	r3, [r4]
   48994:	cmp	r2, r3
   48998:	bne	489ac <ftello64@plt+0x3246c>
   4899c:	add	sp, sp, #20
   489a0:	pop	{r4, lr}
   489a4:	add	sp, sp, #12
   489a8:	bx	lr
   489ac:	bl	15748 <__stack_chk_fail@plt>
   489b0:	andeq	pc, r7, r8, lsl #15
   489b4:	push	{r0, r1, r2, r3}
   489b8:	mov	r3, #0
   489bc:	push	{r4, lr}
   489c0:	sub	sp, sp, #16
   489c4:	ldr	r4, [pc, #80]	; 48a1c <ftello64@plt+0x324dc>
   489c8:	ldr	r0, [sp, #24]
   489cc:	add	ip, sp, #28
   489d0:	ldr	r1, [r4]
   489d4:	str	r0, [sp]
   489d8:	subs	r0, r0, r3
   489dc:	mov	r2, r3
   489e0:	movne	r0, #1
   489e4:	str	r1, [sp, #12]
   489e8:	str	ip, [sp, #4]
   489ec:	mov	r1, r3
   489f0:	str	ip, [sp, #8]
   489f4:	bl	47a20 <ftello64@plt+0x314e0>
   489f8:	ldr	r2, [sp, #12]
   489fc:	ldr	r3, [r4]
   48a00:	cmp	r2, r3
   48a04:	bne	48a18 <ftello64@plt+0x324d8>
   48a08:	add	sp, sp, #16
   48a0c:	pop	{r4, lr}
   48a10:	add	sp, sp, #16
   48a14:	bx	lr
   48a18:	bl	15748 <__stack_chk_fail@plt>
   48a1c:	andeq	pc, r7, r8, lsl #15
   48a20:	mov	r1, #0
   48a24:	mov	r0, #1
   48a28:	b	47dd0 <ftello64@plt+0x31890>
   48a2c:	push	{r4, r5, r6, r7, r8, lr}
   48a30:	subs	r7, r0, #0
   48a34:	mov	r4, r1
   48a38:	mov	r5, r2
   48a3c:	beq	48abc <ftello64@plt+0x3257c>
   48a40:	ldrb	r3, [r7]
   48a44:	cmp	r3, #0
   48a48:	bne	48aa4 <ftello64@plt+0x32564>
   48a4c:	cmp	r5, #0
   48a50:	bne	48a60 <ftello64@plt+0x32520>
   48a54:	ldr	r0, [pc, #132]	; 48ae0 <ftello64@plt+0x325a0>
   48a58:	pop	{r4, r5, r6, r7, r8, lr}
   48a5c:	b	489b4 <ftello64@plt+0x32474>
   48a60:	ldr	r0, [pc, #124]	; 48ae4 <ftello64@plt+0x325a4>
   48a64:	ldrb	r1, [r4], #1
   48a68:	bl	489b4 <ftello64@plt+0x32474>
   48a6c:	cmp	r5, #1
   48a70:	sub	r5, r5, #2
   48a74:	beq	48a54 <ftello64@plt+0x32514>
   48a78:	add	r5, r5, #1
   48a7c:	ldr	r6, [pc, #100]	; 48ae8 <ftello64@plt+0x325a8>
   48a80:	add	r5, r4, r5
   48a84:	ldrb	r1, [r4], #1
   48a88:	mov	r0, r6
   48a8c:	bl	489b4 <ftello64@plt+0x32474>
   48a90:	cmp	r4, r5
   48a94:	bne	48a84 <ftello64@plt+0x32544>
   48a98:	cmp	r7, #0
   48a9c:	popeq	{r4, r5, r6, r7, r8, pc}
   48aa0:	b	48a54 <ftello64@plt+0x32514>
   48aa4:	mov	r1, r7
   48aa8:	ldr	r0, [pc, #60]	; 48aec <ftello64@plt+0x325ac>
   48aac:	bl	488ec <ftello64@plt+0x323ac>
   48ab0:	cmp	r5, #0
   48ab4:	beq	48a54 <ftello64@plt+0x32514>
   48ab8:	b	48a60 <ftello64@plt+0x32520>
   48abc:	cmp	r2, #0
   48ac0:	popeq	{r4, r5, r6, r7, r8, pc}
   48ac4:	ldr	r0, [pc, #24]	; 48ae4 <ftello64@plt+0x325a4>
   48ac8:	ldrb	r1, [r4], #1
   48acc:	bl	489b4 <ftello64@plt+0x32474>
   48ad0:	cmp	r5, #1
   48ad4:	sub	r5, r5, #2
   48ad8:	bne	48a78 <ftello64@plt+0x32538>
   48adc:	pop	{r4, r5, r6, r7, r8, pc}
   48ae0:	strdeq	ip, [r6], -r4
   48ae4:	ldrdeq	r3, [r6], -r8
   48ae8:	andeq	r4, r6, ip, lsr fp
   48aec:	muleq	r6, ip, r4
   48af0:	mov	r1, r0
   48af4:	ldr	r0, [pc]	; 48afc <ftello64@plt+0x325bc>
   48af8:	b	488ec <ftello64@plt+0x323ac>
   48afc:	andeq	fp, r6, r0, lsr #9
   48b00:	push	{lr}		; (str lr, [sp, #-4]!)
   48b04:	sub	sp, sp, #12
   48b08:	mov	r3, r1
   48b0c:	str	r2, [sp]
   48b10:	ldr	r1, [pc, #12]	; 48b24 <ftello64@plt+0x325e4>
   48b14:	mov	r2, r0
   48b18:	mov	r0, #6
   48b1c:	bl	4868c <ftello64@plt+0x3214c>
   48b20:	bl	16444 <abort@plt>
   48b24:	andeq	fp, r6, r0, asr #9
   48b28:	push	{lr}		; (str lr, [sp, #-4]!)
   48b2c:	sub	sp, sp, #12
   48b30:	stm	sp, {r1, r2}
   48b34:	mov	r2, r0
   48b38:	ldr	r1, [pc, #8]	; 48b48 <ftello64@plt+0x32608>
   48b3c:	mov	r0, #6
   48b40:	bl	4868c <ftello64@plt+0x3214c>
   48b44:	bl	16444 <abort@plt>
   48b48:	andeq	fp, r6, r0, ror #9
   48b4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48b50:	sub	sp, sp, #540	; 0x21c
   48b54:	ldr	fp, [pc, #1084]	; 48f98 <ftello64@plt+0x32a58>
   48b58:	mov	sl, r1
   48b5c:	mov	r4, r0
   48b60:	ldr	r3, [fp]
   48b64:	ldr	r9, [pc, #1072]	; 48f9c <ftello64@plt+0x32a5c>
   48b68:	str	r3, [sp, #532]	; 0x214
   48b6c:	bl	15c10 <getpid@plt>
   48b70:	ldr	r2, [pc, #1064]	; 48fa0 <ftello64@plt+0x32a60>
   48b74:	mov	r1, #16
   48b78:	mov	r3, r0
   48b7c:	add	r0, sp, #516	; 0x204
   48b80:	bl	16060 <gpgrt_snprintf@plt>
   48b84:	add	r0, sp, #124	; 0x7c
   48b88:	bl	15700 <uname@plt>
   48b8c:	mov	r1, #47	; 0x2f
   48b90:	cmp	r0, #0
   48b94:	mov	r0, sl
   48b98:	addeq	r6, sp, #189	; 0xbd
   48b9c:	ldrne	r6, [pc, #1024]	; 48fa4 <ftello64@plt+0x32a64>
   48ba0:	bl	16138 <strrchr@plt>
   48ba4:	cmp	r0, #0
   48ba8:	subne	r8, r0, sl
   48bac:	ldreq	r3, [pc, #1012]	; 48fa8 <ftello64@plt+0x32a68>
   48bb0:	moveq	r5, #1
   48bb4:	streq	r3, [sp, #12]
   48bb8:	ldr	r3, [r9]
   48bbc:	mov	r0, r6
   48bc0:	str	r3, [r4]
   48bc4:	movne	r5, r8
   48bc8:	moveq	r8, r5
   48bcc:	strne	sl, [sp, #12]
   48bd0:	str	r4, [r9]
   48bd4:	bl	15cb8 <strlen@plt>
   48bd8:	add	r5, r0, r5
   48bdc:	add	r0, r5, #48	; 0x30
   48be0:	bl	15364 <gcry_malloc@plt>
   48be4:	add	r5, r5, #47	; 0x2f
   48be8:	cmp	r0, #0
   48bec:	mov	r7, r0
   48bf0:	str	r0, [r4, #16]
   48bf4:	beq	48e28 <ftello64@plt+0x328e8>
   48bf8:	mov	r0, r6
   48bfc:	bl	15cb8 <strlen@plt>
   48c00:	ldr	r3, [sp, #12]
   48c04:	mov	r1, r5
   48c08:	str	r3, [sp]
   48c0c:	ldr	r2, [pc, #920]	; 48fac <ftello64@plt+0x32a6c>
   48c10:	mov	r3, r8
   48c14:	str	r4, [sp, #4]
   48c18:	str	r0, [r4, #24]
   48c1c:	mov	r0, r7
   48c20:	bl	16060 <gpgrt_snprintf@plt>
   48c24:	ldr	r7, [r4, #16]
   48c28:	mov	r0, r7
   48c2c:	bl	15cb8 <strlen@plt>
   48c30:	str	r0, [r4, #20]
   48c34:	add	r7, r7, r0
   48c38:	sub	r5, r5, r0
   48c3c:	bl	15c10 <getpid@plt>
   48c40:	mov	r1, r5
   48c44:	mov	r3, r6
   48c48:	ldr	r2, [pc, #864]	; 48fb0 <ftello64@plt+0x32a70>
   48c4c:	str	r0, [sp]
   48c50:	mov	r0, r7
   48c54:	bl	16060 <gpgrt_snprintf@plt>
   48c58:	b	48c6c <ftello64@plt+0x3272c>
   48c5c:	bl	15e20 <__errno_location@plt>
   48c60:	ldr	r5, [r0]
   48c64:	cmp	r5, #4
   48c68:	bne	48de4 <ftello64@plt+0x328a4>
   48c6c:	mov	r0, #0
   48c70:	bl	161a4 <gpg_err_set_errno@plt>
   48c74:	mov	r2, #420	; 0x1a4
   48c78:	mov	r1, #193	; 0xc1
   48c7c:	ldr	r0, [r4, #16]
   48c80:	bl	15a60 <open64@plt>
   48c84:	cmn	r0, #1
   48c88:	mov	r5, r0
   48c8c:	beq	48c5c <ftello64@plt+0x3271c>
   48c90:	add	r1, sp, #516	; 0x204
   48c94:	mov	r2, #11
   48c98:	bl	15f64 <write@plt>
   48c9c:	cmp	r0, #11
   48ca0:	bne	48d70 <ftello64@plt+0x32830>
   48ca4:	mov	r0, r6
   48ca8:	bl	15cb8 <strlen@plt>
   48cac:	mov	r1, r6
   48cb0:	mov	r2, r0
   48cb4:	mov	r0, r5
   48cb8:	bl	15f64 <write@plt>
   48cbc:	mov	r7, r0
   48cc0:	mov	r0, r6
   48cc4:	bl	15cb8 <strlen@plt>
   48cc8:	cmp	r7, r0
   48ccc:	bne	48d70 <ftello64@plt+0x32830>
   48cd0:	mov	r2, #1
   48cd4:	ldr	r1, [pc, #728]	; 48fb4 <ftello64@plt+0x32a74>
   48cd8:	mov	r0, r5
   48cdc:	bl	15f64 <write@plt>
   48ce0:	cmp	r0, #1
   48ce4:	bne	48d70 <ftello64@plt+0x32830>
   48ce8:	mov	r0, r5
   48cec:	bl	16474 <close@plt>
   48cf0:	cmp	r0, #0
   48cf4:	bne	48f28 <ftello64@plt+0x329e8>
   48cf8:	ldr	r5, [r4, #16]
   48cfc:	add	r2, sp, #16
   48d00:	mov	r1, r5
   48d04:	mov	r0, #3
   48d08:	bl	163e4 <__xstat64@plt>
   48d0c:	cmp	r0, #0
   48d10:	beq	48e3c <ftello64@plt+0x328fc>
   48d14:	bl	15e20 <__errno_location@plt>
   48d18:	ldr	r7, [r4, #16]
   48d1c:	ldr	r6, [r0]
   48d20:	mov	r5, r0
   48d24:	mov	r0, r6
   48d28:	bl	15ae4 <strerror@plt>
   48d2c:	mov	r1, r7
   48d30:	mov	r2, r0
   48d34:	ldr	r0, [pc, #636]	; 48fb8 <ftello64@plt+0x32a78>
   48d38:	bl	487a0 <ftello64@plt+0x32260>
   48d3c:	mov	r0, r6
   48d40:	bl	161a4 <gpg_err_set_errno@plt>
   48d44:	ldr	r6, [r5]
   48d48:	ldr	r3, [r4]
   48d4c:	mov	r0, r6
   48d50:	ldr	r5, [r4, #16]
   48d54:	str	r3, [r9]
   48d58:	bl	15ae4 <strerror@plt>
   48d5c:	mov	r1, r5
   48d60:	mov	r2, r0
   48d64:	ldr	r0, [pc, #592]	; 48fbc <ftello64@plt+0x32a7c>
   48d68:	bl	487a0 <ftello64@plt+0x32260>
   48d6c:	b	48da4 <ftello64@plt+0x32864>
   48d70:	bl	15e20 <__errno_location@plt>
   48d74:	ldr	r6, [r0]
   48d78:	ldr	r3, [r4]
   48d7c:	mov	r0, r6
   48d80:	ldr	r7, [r4, #16]
   48d84:	str	r3, [r9]
   48d88:	bl	15ae4 <strerror@plt>
   48d8c:	mov	r1, r7
   48d90:	mov	r2, r0
   48d94:	ldr	r0, [pc, #544]	; 48fbc <ftello64@plt+0x32a7c>
   48d98:	bl	487a0 <ftello64@plt+0x32260>
   48d9c:	mov	r0, r5
   48da0:	bl	16474 <close@plt>
   48da4:	ldr	r0, [r4, #16]
   48da8:	bl	15784 <unlink@plt>
   48dac:	ldr	r0, [r4, #16]
   48db0:	bl	156a0 <gcry_free@plt>
   48db4:	mov	r0, r4
   48db8:	bl	156a0 <gcry_free@plt>
   48dbc:	mov	r0, r6
   48dc0:	bl	161a4 <gpg_err_set_errno@plt>
   48dc4:	mov	r7, #0
   48dc8:	ldr	r2, [sp, #532]	; 0x214
   48dcc:	ldr	r3, [fp]
   48dd0:	mov	r0, r7
   48dd4:	cmp	r2, r3
   48dd8:	bne	48f94 <ftello64@plt+0x32a54>
   48ddc:	add	sp, sp, #540	; 0x21c
   48de0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48de4:	ldr	r3, [r4]
   48de8:	mov	r0, r5
   48dec:	str	r3, [r9]
   48df0:	ldr	r6, [r4, #16]
   48df4:	bl	15ae4 <strerror@plt>
   48df8:	mov	r1, r6
   48dfc:	mov	r7, #0
   48e00:	mov	r2, r0
   48e04:	ldr	r0, [pc, #436]	; 48fc0 <ftello64@plt+0x32a80>
   48e08:	bl	487a0 <ftello64@plt+0x32260>
   48e0c:	ldr	r0, [r4, #16]
   48e10:	bl	156a0 <gcry_free@plt>
   48e14:	mov	r0, r4
   48e18:	bl	156a0 <gcry_free@plt>
   48e1c:	mov	r0, r5
   48e20:	bl	161a4 <gpg_err_set_errno@plt>
   48e24:	b	48dc8 <ftello64@plt+0x32888>
   48e28:	ldr	r3, [r4]
   48e2c:	mov	r0, r4
   48e30:	str	r3, [r9]
   48e34:	bl	156a0 <gcry_free@plt>
   48e38:	b	48dc8 <ftello64@plt+0x32888>
   48e3c:	mov	r0, r5
   48e40:	bl	15cb8 <strlen@plt>
   48e44:	ldr	r7, [sp, #36]	; 0x24
   48e48:	add	r0, r0, #2
   48e4c:	bl	15364 <gcry_malloc@plt>
   48e50:	subs	r6, r0, #0
   48e54:	beq	48d14 <ftello64@plt+0x327d4>
   48e58:	mov	r1, r5
   48e5c:	bl	156e8 <stpcpy@plt>
   48e60:	ldr	r3, [pc, #348]	; 48fc4 <ftello64@plt+0x32a84>
   48e64:	mov	r1, r6
   48e68:	ldrh	r3, [r3]
   48e6c:	strh	r3, [r0]
   48e70:	mov	r0, r5
   48e74:	bl	15f58 <link@plt>
   48e78:	add	r2, sp, #16
   48e7c:	mov	r1, r5
   48e80:	mov	r0, #3
   48e84:	bl	163e4 <__xstat64@plt>
   48e88:	cmp	r0, #0
   48e8c:	bne	48f3c <ftello64@plt+0x329fc>
   48e90:	ldr	r3, [sp, #36]	; 0x24
   48e94:	add	r7, r7, #1
   48e98:	cmp	r3, r7
   48e9c:	mov	r0, r6
   48ea0:	beq	48f50 <ftello64@plt+0x32a10>
   48ea4:	bl	15784 <unlink@plt>
   48ea8:	mov	r0, r6
   48eac:	bl	156a0 <gcry_free@plt>
   48eb0:	ldr	r0, [r4, #16]
   48eb4:	bl	15784 <unlink@plt>
   48eb8:	ldrb	r3, [r4, #8]
   48ebc:	orr	r3, r3, #4
   48ec0:	strb	r3, [r4, #8]
   48ec4:	mov	r0, sl
   48ec8:	bl	15cb8 <strlen@plt>
   48ecc:	add	r0, r0, #6
   48ed0:	bl	15364 <gcry_malloc@plt>
   48ed4:	cmp	r0, #0
   48ed8:	mov	r7, r0
   48edc:	str	r0, [r4, #4]
   48ee0:	beq	48f60 <ftello64@plt+0x32a20>
   48ee4:	mov	r1, sl
   48ee8:	bl	156e8 <stpcpy@plt>
   48eec:	ldr	r2, [pc, #212]	; 48fc8 <ftello64@plt+0x32a88>
   48ef0:	ldrb	r1, [r4, #8]
   48ef4:	tst	r1, #4
   48ef8:	moveq	r7, r4
   48efc:	mov	r3, r0
   48f00:	ldr	r0, [r2]
   48f04:	ldrh	r2, [r2, #4]
   48f08:	str	r0, [r3]
   48f0c:	strh	r2, [r3, #4]
   48f10:	beq	48dc8 <ftello64@plt+0x32888>
   48f14:	mov	r1, r7
   48f18:	ldr	r0, [pc, #172]	; 48fcc <ftello64@plt+0x32a8c>
   48f1c:	mov	r7, r4
   48f20:	bl	488ec <ftello64@plt+0x323ac>
   48f24:	b	48dc8 <ftello64@plt+0x32888>
   48f28:	bl	15e20 <__errno_location@plt>
   48f2c:	ldr	r6, [r0]
   48f30:	cmp	r6, #4
   48f34:	bne	48d78 <ftello64@plt+0x32838>
   48f38:	b	48d48 <ftello64@plt+0x32808>
   48f3c:	mov	r0, r6
   48f40:	bl	15784 <unlink@plt>
   48f44:	mov	r0, r6
   48f48:	bl	156a0 <gcry_free@plt>
   48f4c:	b	48d14 <ftello64@plt+0x327d4>
   48f50:	bl	15784 <unlink@plt>
   48f54:	mov	r0, r6
   48f58:	bl	156a0 <gcry_free@plt>
   48f5c:	b	48ec4 <ftello64@plt+0x32984>
   48f60:	bl	15e20 <__errno_location@plt>
   48f64:	ldr	r3, [r4]
   48f68:	str	r3, [r9]
   48f6c:	ldr	r5, [r0]
   48f70:	ldr	r0, [r4, #16]
   48f74:	bl	15784 <unlink@plt>
   48f78:	ldr	r0, [r4, #16]
   48f7c:	bl	156a0 <gcry_free@plt>
   48f80:	mov	r0, r4
   48f84:	bl	156a0 <gcry_free@plt>
   48f88:	mov	r0, r5
   48f8c:	bl	161a4 <gpg_err_set_errno@plt>
   48f90:	b	48dc8 <ftello64@plt+0x32888>
   48f94:	bl	15748 <__stack_chk_fail@plt>
   48f98:	andeq	pc, r7, r8, lsl #15
   48f9c:	andeq	r0, r8, r4, asr #25
   48fa0:	andeq	fp, r6, r0, lsl r5
   48fa4:	andeq	fp, r6, r8, lsl #10
   48fa8:	andeq	fp, r6, r8, lsl #4
   48fac:	andeq	fp, r6, r8, lsl r5
   48fb0:	andeq	fp, r6, r8, lsr #10
   48fb4:	strdeq	ip, [r6], -r4
   48fb8:	andeq	fp, r6, r0, lsr r5
   48fbc:	andeq	fp, r6, r8, lsr r4
   48fc0:	muleq	r6, r8, r5
   48fc4:	andeq	sl, r6, ip, lsl #25
   48fc8:	andeq	fp, r6, ip, ror #10
   48fcc:	andeq	fp, r6, r4, ror r5
   48fd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48fd4:	mov	r4, #0
   48fd8:	ldr	r9, [pc, #692]	; 49294 <ftello64@plt+0x32d54>
   48fdc:	sub	sp, sp, #108	; 0x6c
   48fe0:	mov	r8, r0
   48fe4:	ldr	r3, [r9]
   48fe8:	str	r4, [r1]
   48fec:	ldr	r5, [r0, #24]
   48ff0:	str	r1, [sp, #8]
   48ff4:	add	r5, r5, #12
   48ff8:	cmp	r5, #81	; 0x51
   48ffc:	str	r3, [sp, #100]	; 0x64
   49000:	bls	49040 <ftello64@plt+0x32b00>
   49004:	mov	r0, r5
   49008:	bl	15364 <gcry_malloc@plt>
   4900c:	cmp	r0, r4
   49010:	mov	r7, r0
   49014:	mov	sl, r0
   49018:	beq	491c4 <ftello64@plt+0x32c84>
   4901c:	mov	r1, r4
   49020:	ldr	r0, [r8, #4]
   49024:	bl	15a60 <open64@plt>
   49028:	cmn	r0, #1
   4902c:	mov	r6, r0
   49030:	beq	49254 <ftello64@plt+0x32d14>
   49034:	add	r3, sp, #16
   49038:	str	r3, [sp, #4]
   4903c:	b	49060 <ftello64@plt+0x32b20>
   49040:	mov	r1, r4
   49044:	ldr	r0, [r0, #4]
   49048:	bl	15a60 <open64@plt>
   4904c:	cmn	r0, #1
   49050:	mov	r6, r0
   49054:	beq	491cc <ftello64@plt+0x32c8c>
   49058:	add	r7, sp, #16
   4905c:	str	r7, [sp, #4]
   49060:	mov	fp, r7
   49064:	mov	r4, #0
   49068:	b	49098 <ftello64@plt+0x32b58>
   4906c:	cmp	r0, #0
   49070:	blt	49288 <ftello64@plt+0x32d48>
   49074:	add	fp, fp, r0
   49078:	add	r4, r4, r0
   4907c:	subs	r2, r5, r4
   49080:	movne	r2, #1
   49084:	cmp	sl, #0
   49088:	movne	r1, r2
   4908c:	moveq	r1, #0
   49090:	cmp	r1, #0
   49094:	beq	49124 <ftello64@plt+0x32be4>
   49098:	sub	r2, r5, r4
   4909c:	mov	r1, fp
   490a0:	mov	r0, r6
   490a4:	bl	154b4 <read@plt>
   490a8:	cmn	r0, #1
   490ac:	mov	sl, r0
   490b0:	bne	4906c <ftello64@plt+0x32b2c>
   490b4:	bl	15e20 <__errno_location@plt>
   490b8:	ldr	r2, [r0]
   490bc:	cmp	r2, #4
   490c0:	beq	4907c <ftello64@plt+0x32b3c>
   490c4:	ldr	r1, [r8, #4]
   490c8:	ldr	r0, [pc, #456]	; 49298 <ftello64@plt+0x32d58>
   490cc:	str	r2, [sp, #8]
   490d0:	bl	4873c <ftello64@plt+0x321fc>
   490d4:	mov	r0, r6
   490d8:	bl	16474 <close@plt>
   490dc:	ldr	r3, [sp, #4]
   490e0:	ldr	r2, [sp, #8]
   490e4:	cmp	r7, r3
   490e8:	beq	490fc <ftello64@plt+0x32bbc>
   490ec:	mov	r0, r7
   490f0:	str	r2, [sp, #4]
   490f4:	bl	156a0 <gcry_free@plt>
   490f8:	ldr	r2, [sp, #4]
   490fc:	mov	r0, r2
   49100:	bl	161a4 <gpg_err_set_errno@plt>
   49104:	mvn	r6, #0
   49108:	ldr	r2, [sp, #100]	; 0x64
   4910c:	ldr	r3, [r9]
   49110:	mov	r0, r6
   49114:	cmp	r2, r3
   49118:	bne	49284 <ftello64@plt+0x32d44>
   4911c:	add	sp, sp, #108	; 0x6c
   49120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49124:	mov	r0, r6
   49128:	str	r1, [sp, #12]
   4912c:	bl	16474 <close@plt>
   49130:	cmp	r4, #10
   49134:	ldr	r1, [sp, #12]
   49138:	ble	49238 <ftello64@plt+0x32cf8>
   4913c:	ldrb	r2, [r7, #10]
   49140:	cmp	r2, #10
   49144:	bne	49200 <ftello64@plt+0x32cc0>
   49148:	strb	r1, [r7, #10]
   4914c:	mov	r0, r7
   49150:	bl	15448 <strtol@plt>
   49154:	cmn	r0, #1
   49158:	mov	r6, r0
   4915c:	beq	49200 <ftello64@plt+0x32cc0>
   49160:	cmp	r0, #0
   49164:	beq	49204 <ftello64@plt+0x32cc4>
   49168:	cmp	r5, r4
   4916c:	beq	49188 <ftello64@plt+0x32c48>
   49170:	ldr	r3, [sp, #4]
   49174:	cmp	r7, r3
   49178:	beq	49108 <ftello64@plt+0x32bc8>
   4917c:	mov	r0, r7
   49180:	bl	156a0 <gcry_free@plt>
   49184:	b	49108 <ftello64@plt+0x32bc8>
   49188:	add	r0, r8, #16
   4918c:	add	r1, r7, #11
   49190:	ldm	r0, {r0, r3, r4}
   49194:	mov	r2, r4
   49198:	add	r0, r0, r3
   4919c:	bl	156b8 <memcmp@plt>
   491a0:	cmp	r0, #0
   491a4:	bne	49170 <ftello64@plt+0x32c30>
   491a8:	add	r4, r7, r4
   491ac:	ldrb	r3, [r4, #11]
   491b0:	cmp	r3, #10
   491b4:	moveq	r3, #1
   491b8:	ldreq	r2, [sp, #8]
   491bc:	streq	r3, [r2]
   491c0:	b	49170 <ftello64@plt+0x32c30>
   491c4:	mvn	r6, #0
   491c8:	b	49108 <ftello64@plt+0x32bc8>
   491cc:	bl	15e20 <__errno_location@plt>
   491d0:	ldr	r5, [r8, #4]
   491d4:	ldr	r4, [r0]
   491d8:	mov	r0, r4
   491dc:	bl	15ae4 <strerror@plt>
   491e0:	mov	r1, r5
   491e4:	mov	r2, r0
   491e8:	ldr	r0, [pc, #172]	; 4929c <ftello64@plt+0x32d5c>
   491ec:	bl	4873c <ftello64@plt+0x321fc>
   491f0:	mov	r0, r4
   491f4:	bl	161a4 <gpg_err_set_errno@plt>
   491f8:	mvn	r6, #0
   491fc:	b	49108 <ftello64@plt+0x32bc8>
   49200:	mvn	r6, #0
   49204:	ldr	r2, [r8, #4]
   49208:	mov	r1, r6
   4920c:	ldr	r0, [pc, #140]	; 492a0 <ftello64@plt+0x32d60>
   49210:	bl	487a0 <ftello64@plt+0x32260>
   49214:	ldr	r3, [sp, #4]
   49218:	cmp	r7, r3
   4921c:	beq	49228 <ftello64@plt+0x32ce8>
   49220:	mov	r0, r7
   49224:	bl	156a0 <gcry_free@plt>
   49228:	mov	r0, #22
   4922c:	bl	161a4 <gpg_err_set_errno@plt>
   49230:	mvn	r6, #0
   49234:	b	49108 <ftello64@plt+0x32bc8>
   49238:	ldr	r1, [r8, #4]
   4923c:	ldr	r0, [pc, #96]	; 492a4 <ftello64@plt+0x32d64>
   49240:	bl	4873c <ftello64@plt+0x321fc>
   49244:	ldr	r3, [sp, #4]
   49248:	cmp	r7, r3
   4924c:	bne	49220 <ftello64@plt+0x32ce0>
   49250:	b	49228 <ftello64@plt+0x32ce8>
   49254:	bl	15e20 <__errno_location@plt>
   49258:	ldr	r5, [r8, #4]
   4925c:	ldr	r4, [r0]
   49260:	mov	r0, r4
   49264:	bl	15ae4 <strerror@plt>
   49268:	mov	r1, r5
   4926c:	mov	r2, r0
   49270:	ldr	r0, [pc, #36]	; 4929c <ftello64@plt+0x32d5c>
   49274:	bl	4873c <ftello64@plt+0x321fc>
   49278:	mov	r0, sl
   4927c:	bl	156a0 <gcry_free@plt>
   49280:	b	491f0 <ftello64@plt+0x32cb0>
   49284:	bl	15748 <__stack_chk_fail@plt>
   49288:	bl	15e20 <__errno_location@plt>
   4928c:	ldr	r2, [r0]
   49290:	b	490c4 <ftello64@plt+0x32b84>
   49294:	andeq	pc, r7, r8, lsl #15
   49298:	andeq	fp, r6, r4, asr #11
   4929c:	andeq	fp, r6, r8, lsr #12
   492a0:	andeq	fp, r6, r4, lsl #12
   492a4:	andeq	fp, r6, r4, ror #11
   492a8:	ldr	r3, [pc, #8]	; 492b8 <ftello64@plt+0x32d78>
   492ac:	mov	r2, #1
   492b0:	str	r2, [r3, #4]
   492b4:	bx	lr
   492b8:	andeq	r0, r8, r4, asr #25
   492bc:	push	{r4, r5, r6, lr}
   492c0:	mov	r5, r0
   492c4:	ldr	r4, [pc, #152]	; 49364 <ftello64@plt+0x32e24>
   492c8:	mov	r6, r1
   492cc:	ldr	r3, [r4, #8]
   492d0:	cmp	r3, #0
   492d4:	beq	4933c <ftello64@plt+0x32dfc>
   492d8:	cmp	r5, #0
   492dc:	beq	49358 <ftello64@plt+0x32e18>
   492e0:	cmp	r6, #0
   492e4:	bne	49350 <ftello64@plt+0x32e10>
   492e8:	mov	r1, #28
   492ec:	mov	r0, #1
   492f0:	bl	15eec <gcry_calloc@plt>
   492f4:	subs	r3, r0, #0
   492f8:	beq	49358 <ftello64@plt+0x32e18>
   492fc:	ldr	r1, [r4, #4]
   49300:	mvn	r2, #0
   49304:	cmp	r1, #0
   49308:	str	r2, [r3, #12]
   4930c:	beq	49330 <ftello64@plt+0x32df0>
   49310:	ldrb	r2, [r3, #8]
   49314:	ldr	r1, [r4]
   49318:	mov	r0, r3
   4931c:	orr	r2, r2, #2
   49320:	str	r3, [r4]
   49324:	strb	r2, [r3, #8]
   49328:	str	r1, [r3]
   4932c:	pop	{r4, r5, r6, pc}
   49330:	mov	r1, r5
   49334:	pop	{r4, r5, r6, lr}
   49338:	b	48b4c <ftello64@plt+0x3260c>
   4933c:	ldr	r0, [pc, #36]	; 49368 <ftello64@plt+0x32e28>
   49340:	bl	5f954 <ftello64@plt+0x49414>
   49344:	mov	r3, #1
   49348:	str	r3, [r4, #8]
   4934c:	b	492d8 <ftello64@plt+0x32d98>
   49350:	mov	r0, #22
   49354:	bl	161a4 <gpg_err_set_errno@plt>
   49358:	mov	r3, #0
   4935c:	mov	r0, r3
   49360:	pop	{r4, r5, r6, pc}
   49364:	andeq	r0, r8, r4, asr #25
   49368:	andeq	r9, r4, r0, asr r4
   4936c:	str	r1, [r0, #12]
   49370:	bx	lr
   49374:	ldr	r0, [r0, #12]
   49378:	bx	lr
   4937c:	push	{r4, lr}
   49380:	subs	r4, r0, #0
   49384:	popeq	{r4, pc}
   49388:	ldr	r2, [pc, #188]	; 4944c <ftello64@plt+0x32f0c>
   4938c:	ldr	r1, [r2]
   49390:	cmp	r1, #0
   49394:	beq	493c4 <ftello64@plt+0x32e84>
   49398:	cmp	r4, r1
   4939c:	ldr	r3, [r1]
   493a0:	bne	493bc <ftello64@plt+0x32e7c>
   493a4:	b	49444 <ftello64@plt+0x32f04>
   493a8:	cmp	r4, r3
   493ac:	ldr	r2, [r3]
   493b0:	beq	493dc <ftello64@plt+0x32e9c>
   493b4:	mov	r1, r3
   493b8:	mov	r3, r2
   493bc:	cmp	r3, #0
   493c0:	bne	493a8 <ftello64@plt+0x32e68>
   493c4:	ldrb	r3, [r4, #8]
   493c8:	tst	r3, #2
   493cc:	beq	493f4 <ftello64@plt+0x32eb4>
   493d0:	mov	r0, r4
   493d4:	pop	{r4, lr}
   493d8:	b	156a0 <gcry_free@plt>
   493dc:	str	r2, [r1]
   493e0:	mov	r3, #0
   493e4:	str	r3, [r4]
   493e8:	ldrb	r3, [r4, #8]
   493ec:	tst	r3, #2
   493f0:	bne	493d0 <ftello64@plt+0x32e90>
   493f4:	tst	r3, #1
   493f8:	beq	4940c <ftello64@plt+0x32ecc>
   493fc:	ldr	r0, [r4, #4]
   49400:	cmp	r0, #0
   49404:	beq	4940c <ftello64@plt+0x32ecc>
   49408:	bl	15784 <unlink@plt>
   4940c:	ldr	r0, [r4, #16]
   49410:	cmp	r0, #0
   49414:	beq	4942c <ftello64@plt+0x32eec>
   49418:	ldrb	r3, [r4, #8]
   4941c:	tst	r3, #4
   49420:	bne	4942c <ftello64@plt+0x32eec>
   49424:	bl	15784 <unlink@plt>
   49428:	ldr	r0, [r4, #16]
   4942c:	bl	156a0 <gcry_free@plt>
   49430:	ldr	r0, [r4, #4]
   49434:	bl	156a0 <gcry_free@plt>
   49438:	mov	r0, r4
   4943c:	pop	{r4, lr}
   49440:	b	156a0 <gcry_free@plt>
   49444:	str	r3, [r2]
   49448:	b	493e0 <ftello64@plt+0x32ea0>
   4944c:	andeq	r0, r8, r4, asr #25
   49450:	ldr	r3, [pc, #40]	; 49480 <ftello64@plt+0x32f40>
   49454:	mov	r2, #0
   49458:	ldr	r0, [r3]
   4945c:	str	r2, [r3]
   49460:	cmp	r0, r2
   49464:	bxeq	lr
   49468:	push	{r4, lr}
   4946c:	ldr	r4, [r0]
   49470:	bl	4937c <ftello64@plt+0x32e3c>
   49474:	subs	r0, r4, #0
   49478:	bne	4946c <ftello64@plt+0x32f2c>
   4947c:	pop	{r4, pc}
   49480:	andeq	r0, r8, r4, asr #25
   49484:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49488:	sub	sp, sp, #148	; 0x94
   4948c:	ldr	sl, [pc, #996]	; 49878 <ftello64@plt+0x33338>
   49490:	ldrb	r3, [r0, #8]
   49494:	ldr	r2, [sl]
   49498:	ands	r5, r3, #2
   4949c:	str	r2, [sp, #140]	; 0x8c
   494a0:	movne	r5, #0
   494a4:	bne	494cc <ftello64@plt+0x32f8c>
   494a8:	ands	r8, r3, #1
   494ac:	mov	r6, r0
   494b0:	moveq	r7, r1
   494b4:	moveq	r4, r8
   494b8:	mvneq	r9, #0
   494bc:	beq	49504 <ftello64@plt+0x32fc4>
   494c0:	ldr	r1, [r0, #4]
   494c4:	ldr	r0, [pc, #944]	; 4987c <ftello64@plt+0x3333c>
   494c8:	bl	488ec <ftello64@plt+0x323ac>
   494cc:	ldr	r2, [sp, #140]	; 0x8c
   494d0:	ldr	r3, [sl]
   494d4:	mov	r0, r5
   494d8:	cmp	r2, r3
   494dc:	bne	49874 <ftello64@plt+0x33334>
   494e0:	add	sp, sp, #148	; 0x94
   494e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   494e8:	bl	15e20 <__errno_location@plt>
   494ec:	ldr	fp, [r0]
   494f0:	cmp	fp, #2
   494f4:	bne	49850 <ftello64@plt+0x33310>
   494f8:	ldr	r0, [pc, #896]	; 49880 <ftello64@plt+0x33340>
   494fc:	bl	4873c <ftello64@plt+0x321fc>
   49500:	ldrb	r3, [r6, #8]
   49504:	tst	r3, #4
   49508:	bne	49658 <ftello64@plt+0x33118>
   4950c:	ldr	r1, [r6, #4]
   49510:	ldr	r0, [r6, #16]
   49514:	bl	15f58 <link@plt>
   49518:	add	r2, sp, #16
   4951c:	ldr	r1, [r6, #16]
   49520:	mov	r0, #3
   49524:	bl	163e4 <__xstat64@plt>
   49528:	subs	r5, r0, #0
   4952c:	bne	49824 <ftello64@plt+0x332e4>
   49530:	ldr	r3, [sp, #36]	; 0x24
   49534:	cmp	r3, #2
   49538:	beq	49814 <ftello64@plt+0x332d4>
   4953c:	add	r1, sp, #12
   49540:	mov	r0, r6
   49544:	bl	48fd0 <ftello64@plt+0x32a90>
   49548:	cmn	r0, #1
   4954c:	mov	r5, r0
   49550:	beq	494e8 <ftello64@plt+0x32fa8>
   49554:	bl	15c10 <getpid@plt>
   49558:	ldr	r3, [sp, #12]
   4955c:	cmp	r5, r0
   49560:	beq	49760 <ftello64@plt+0x33220>
   49564:	cmp	r3, #0
   49568:	beq	49590 <ftello64@plt+0x33050>
   4956c:	mov	r1, #0
   49570:	mov	r0, r5
   49574:	bl	15be0 <kill@plt>
   49578:	cmp	r0, #0
   4957c:	beq	49590 <ftello64@plt+0x33050>
   49580:	bl	15e20 <__errno_location@plt>
   49584:	ldr	r3, [r0]
   49588:	cmp	r3, #3
   4958c:	beq	497d4 <ftello64@plt+0x33294>
   49590:	cmn	r9, #1
   49594:	beq	49754 <ftello64@plt+0x33214>
   49598:	subs	r3, r5, r9
   4959c:	movne	r3, #1
   495a0:	cmp	r7, #0
   495a4:	beq	49864 <ftello64@plt+0x33324>
   495a8:	cmp	r4, #0
   495ac:	moveq	r3, #1
   495b0:	cmp	r3, #0
   495b4:	bne	4974c <ftello64@plt+0x3320c>
   495b8:	cmp	r4, #800	; 0x320
   495bc:	lsllt	r4, r4, #1
   495c0:	blt	495d8 <ftello64@plt+0x33098>
   495c4:	cmp	r4, #800	; 0x320
   495c8:	beq	49714 <ftello64@plt+0x331d4>
   495cc:	cmp	r4, #8000	; 0x1f40
   495d0:	lsllt	r4, r4, #1
   495d4:	blt	49718 <ftello64@plt+0x331d8>
   495d8:	cmp	r7, #0
   495dc:	ble	495ec <ftello64@plt+0x330ac>
   495e0:	cmp	r4, r7
   495e4:	movge	r4, r7
   495e8:	sub	r7, r7, r4
   495ec:	ldr	r3, [pc, #656]	; 49884 <ftello64@plt+0x33344>
   495f0:	add	r8, r8, r4
   495f4:	cmp	r8, r3
   495f8:	bgt	49720 <ftello64@plt+0x331e0>
   495fc:	ldr	r3, [pc, #644]	; 49888 <ftello64@plt+0x33348>
   49600:	add	r2, sp, #16
   49604:	str	r2, [sp]
   49608:	umull	r3, lr, r3, r4
   4960c:	mov	r3, #0
   49610:	lsr	lr, lr, #6
   49614:	mov	r2, r3
   49618:	rsb	r0, lr, lr, lsl #5
   4961c:	mov	r1, r3
   49620:	add	r0, lr, r0, lsl #2
   49624:	str	lr, [sp, #16]
   49628:	sub	r0, r4, r0, lsl #3
   4962c:	rsb	ip, r0, r0, lsl #5
   49630:	add	ip, r0, ip, lsl #2
   49634:	mov	r0, r3
   49638:	lsl	ip, ip, #3
   4963c:	str	ip, [sp, #20]
   49640:	bl	156c4 <select@plt>
   49644:	b	49500 <ftello64@plt+0x32fc0>
   49648:	bl	15e20 <__errno_location@plt>
   4964c:	ldr	r5, [r0]
   49650:	cmp	r5, #4
   49654:	bne	49784 <ftello64@plt+0x33244>
   49658:	mov	r0, #0
   4965c:	bl	161a4 <gpg_err_set_errno@plt>
   49660:	mov	r2, #420	; 0x1a4
   49664:	mov	r1, #193	; 0xc1
   49668:	ldr	r0, [r6, #4]
   4966c:	bl	15a60 <open64@plt>
   49670:	cmn	r0, #1
   49674:	mov	fp, r0
   49678:	beq	49648 <ftello64@plt+0x33108>
   4967c:	bl	15c10 <getpid@plt>
   49680:	ldr	r2, [pc, #516]	; 4988c <ftello64@plt+0x3334c>
   49684:	mov	r1, #16
   49688:	mov	r3, r0
   4968c:	add	r0, sp, #124	; 0x7c
   49690:	bl	16060 <gpgrt_snprintf@plt>
   49694:	add	r1, sp, #124	; 0x7c
   49698:	mov	r2, #11
   4969c:	mov	r0, fp
   496a0:	bl	15f64 <write@plt>
   496a4:	cmp	r0, #11
   496a8:	bne	496d0 <ftello64@plt+0x33190>
   496ac:	ldr	r3, [r6, #20]
   496b0:	ldr	r1, [r6, #16]
   496b4:	ldr	r2, [r6, #24]
   496b8:	add	r1, r1, r3
   496bc:	mov	r0, fp
   496c0:	bl	15f64 <write@plt>
   496c4:	ldr	r3, [r6, #24]
   496c8:	cmp	r0, r3
   496cc:	beq	497ec <ftello64@plt+0x332ac>
   496d0:	bl	15e20 <__errno_location@plt>
   496d4:	ldr	r7, [r6, #4]
   496d8:	mvn	r5, #0
   496dc:	ldr	r4, [r0]
   496e0:	mov	r0, r4
   496e4:	bl	15ae4 <strerror@plt>
   496e8:	mov	r1, r7
   496ec:	mov	r2, r0
   496f0:	ldr	r0, [pc, #408]	; 49890 <ftello64@plt+0x33350>
   496f4:	bl	487a0 <ftello64@plt+0x32260>
   496f8:	mov	r0, fp
   496fc:	bl	16474 <close@plt>
   49700:	ldr	r0, [r6, #4]
   49704:	bl	15784 <unlink@plt>
   49708:	mov	r0, r4
   4970c:	bl	161a4 <gpg_err_set_errno@plt>
   49710:	b	494cc <ftello64@plt+0x32f8c>
   49714:	mov	r4, #2000	; 0x7d0
   49718:	cmp	r7, #0
   4971c:	bgt	495e0 <ftello64@plt+0x330a0>
   49720:	ldr	r3, [pc, #364]	; 49894 <ftello64@plt+0x33354>
   49724:	ldr	r3, [r3]
   49728:	cmp	r3, #0
   4972c:	beq	497b8 <ftello64@plt+0x33278>
   49730:	cmp	r6, r3
   49734:	beq	49724 <ftello64@plt+0x331e4>
   49738:	ldrb	r2, [r3, #8]
   4973c:	tst	r2, #1
   49740:	beq	49724 <ftello64@plt+0x331e4>
   49744:	ldr	r3, [pc, #332]	; 49898 <ftello64@plt+0x33358>
   49748:	b	497bc <ftello64@plt+0x3327c>
   4974c:	mov	r4, #50	; 0x32
   49750:	b	495d8 <ftello64@plt+0x33098>
   49754:	mov	r9, r5
   49758:	mov	r3, #0
   4975c:	b	495a0 <ftello64@plt+0x33060>
   49760:	cmp	r3, #0
   49764:	beq	49590 <ftello64@plt+0x33050>
   49768:	ldr	r0, [pc, #300]	; 4989c <ftello64@plt+0x3335c>
   4976c:	bl	4873c <ftello64@plt+0x321fc>
   49770:	ldrb	r3, [r6, #8]
   49774:	mov	r5, #0
   49778:	orr	r3, r3, #1
   4977c:	strb	r3, [r6, #8]
   49780:	b	494cc <ftello64@plt+0x32f8c>
   49784:	cmp	r5, #17
   49788:	beq	4953c <ftello64@plt+0x32ffc>
   4978c:	mov	r0, r5
   49790:	ldr	r4, [r6, #4]
   49794:	bl	15ae4 <strerror@plt>
   49798:	mov	r1, r4
   4979c:	mov	r2, r0
   497a0:	ldr	r0, [pc, #248]	; 498a0 <ftello64@plt+0x33360>
   497a4:	bl	487a0 <ftello64@plt+0x32260>
   497a8:	mov	r0, r5
   497ac:	mov	r5, fp
   497b0:	bl	161a4 <gpg_err_set_errno@plt>
   497b4:	b	494cc <ftello64@plt+0x32f8c>
   497b8:	ldr	r3, [pc, #228]	; 498a4 <ftello64@plt+0x33364>
   497bc:	mov	r1, r5
   497c0:	ldr	r2, [pc, #220]	; 498a4 <ftello64@plt+0x33364>
   497c4:	ldr	r0, [pc, #220]	; 498a8 <ftello64@plt+0x33368>
   497c8:	bl	4873c <ftello64@plt+0x321fc>
   497cc:	mov	r8, #0
   497d0:	b	495fc <ftello64@plt+0x330bc>
   497d4:	mov	r1, r5
   497d8:	ldr	r0, [pc, #204]	; 498ac <ftello64@plt+0x3336c>
   497dc:	bl	4873c <ftello64@plt+0x321fc>
   497e0:	ldr	r0, [r6, #4]
   497e4:	bl	15784 <unlink@plt>
   497e8:	b	49500 <ftello64@plt+0x32fc0>
   497ec:	mov	r2, #1
   497f0:	ldr	r1, [pc, #184]	; 498b0 <ftello64@plt+0x33370>
   497f4:	mov	r0, fp
   497f8:	bl	15f64 <write@plt>
   497fc:	cmp	r0, #1
   49800:	bne	496d0 <ftello64@plt+0x33190>
   49804:	mov	r0, fp
   49808:	bl	16474 <close@plt>
   4980c:	subs	r5, r0, #0
   49810:	bne	496d0 <ftello64@plt+0x33190>
   49814:	ldrb	r3, [r6, #8]
   49818:	orr	r3, r3, #1
   4981c:	strb	r3, [r6, #8]
   49820:	b	494cc <ftello64@plt+0x32f8c>
   49824:	bl	15e20 <__errno_location@plt>
   49828:	mvn	r5, #0
   4982c:	ldr	r4, [r0]
   49830:	mov	r0, r4
   49834:	bl	15ae4 <strerror@plt>
   49838:	mov	r1, r0
   4983c:	ldr	r0, [pc, #112]	; 498b4 <ftello64@plt+0x33374>
   49840:	bl	487a0 <ftello64@plt+0x32260>
   49844:	mov	r0, r4
   49848:	bl	161a4 <gpg_err_set_errno@plt>
   4984c:	b	494cc <ftello64@plt+0x32f8c>
   49850:	ldr	r0, [pc, #96]	; 498b8 <ftello64@plt+0x33378>
   49854:	bl	4873c <ftello64@plt+0x321fc>
   49858:	mov	r0, fp
   4985c:	bl	161a4 <gpg_err_set_errno@plt>
   49860:	b	494cc <ftello64@plt+0x32f8c>
   49864:	mov	r0, #13
   49868:	bl	161a4 <gpg_err_set_errno@plt>
   4986c:	mvn	r5, #0
   49870:	b	494cc <ftello64@plt+0x32f8c>
   49874:	bl	15748 <__stack_chk_fail@plt>
   49878:	andeq	pc, r7, r8, lsl #15
   4987c:	andeq	fp, r6, ip, asr r6
   49880:	strdeq	fp, [r6], -r4
   49884:	ldrdeq	r0, [r0], -fp
   49888:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   4988c:	andeq	fp, r6, r0, lsl r5
   49890:	andeq	fp, r6, ip, ror r6
   49894:	andeq	r0, r8, r4, asr #25
   49898:	andeq	fp, r6, ip, asr #12
   4989c:	andeq	fp, r6, ip, lsl #14
   498a0:	andeq	fp, r6, r0, lsl #15
   498a4:			; <UNDEFINED> instruction: 0x0006abbc
   498a8:	andeq	fp, r6, r8, asr r7
   498ac:	andeq	fp, r6, ip, lsr #14
   498b0:	strdeq	ip, [r6], -r4
   498b4:	andeq	fp, r6, r8, lsr #13
   498b8:	ldrdeq	fp, [r6], -ip
   498bc:	push	{r4, r5, r6, lr}
   498c0:	sub	sp, sp, #8
   498c4:	ldr	r6, [pc, #260]	; 499d0 <ftello64@plt+0x33490>
   498c8:	ldr	r3, [pc, #260]	; 499d4 <ftello64@plt+0x33494>
   498cc:	ldr	r2, [r6]
   498d0:	str	r2, [sp, #4]
   498d4:	ldr	r4, [r3]
   498d8:	cmp	r4, #0
   498dc:	beq	49944 <ftello64@plt+0x33404>
   498e0:	ldrb	r4, [r0, #8]
   498e4:	mov	r5, r0
   498e8:	tst	r4, #2
   498ec:	movne	r4, #0
   498f0:	bne	49944 <ftello64@plt+0x33404>
   498f4:	ands	r4, r4, #1
   498f8:	beq	49960 <ftello64@plt+0x33420>
   498fc:	mov	r1, sp
   49900:	bl	48fd0 <ftello64@plt+0x32a90>
   49904:	cmn	r0, #1
   49908:	mov	r4, r0
   4990c:	beq	4998c <ftello64@plt+0x3344c>
   49910:	bl	15c10 <getpid@plt>
   49914:	cmp	r4, r0
   49918:	bne	49970 <ftello64@plt+0x33430>
   4991c:	ldr	r3, [sp]
   49920:	cmp	r3, #0
   49924:	beq	49970 <ftello64@plt+0x33430>
   49928:	ldr	r0, [r5, #4]
   4992c:	bl	15784 <unlink@plt>
   49930:	subs	r4, r0, #0
   49934:	bne	499a8 <ftello64@plt+0x33468>
   49938:	ldrb	r3, [r5, #8]
   4993c:	bic	r3, r3, #1
   49940:	strb	r3, [r5, #8]
   49944:	ldr	r2, [sp, #4]
   49948:	ldr	r3, [r6]
   4994c:	mov	r0, r4
   49950:	cmp	r2, r3
   49954:	bne	499cc <ftello64@plt+0x3348c>
   49958:	add	sp, sp, #8
   4995c:	pop	{r4, r5, r6, pc}
   49960:	ldr	r1, [r0, #4]
   49964:	ldr	r0, [pc, #108]	; 499d8 <ftello64@plt+0x33498>
   49968:	bl	488ec <ftello64@plt+0x323ac>
   4996c:	b	49944 <ftello64@plt+0x33404>
   49970:	mov	r1, r4
   49974:	ldr	r0, [pc, #96]	; 499dc <ftello64@plt+0x3349c>
   49978:	bl	487a0 <ftello64@plt+0x32260>
   4997c:	mov	r0, #13
   49980:	bl	161a4 <gpg_err_set_errno@plt>
   49984:	mvn	r4, #0
   49988:	b	49944 <ftello64@plt+0x33404>
   4998c:	bl	15e20 <__errno_location@plt>
   49990:	ldr	r5, [r0]
   49994:	ldr	r0, [pc, #68]	; 499e0 <ftello64@plt+0x334a0>
   49998:	bl	487a0 <ftello64@plt+0x32260>
   4999c:	mov	r0, r5
   499a0:	bl	161a4 <gpg_err_set_errno@plt>
   499a4:	b	49944 <ftello64@plt+0x33404>
   499a8:	bl	15e20 <__errno_location@plt>
   499ac:	ldr	r1, [r5, #4]
   499b0:	mvn	r4, #0
   499b4:	ldr	r5, [r0]
   499b8:	ldr	r0, [pc, #36]	; 499e4 <ftello64@plt+0x334a4>
   499bc:	bl	487a0 <ftello64@plt+0x32260>
   499c0:	mov	r0, r5
   499c4:	bl	161a4 <gpg_err_set_errno@plt>
   499c8:	b	49944 <ftello64@plt+0x33404>
   499cc:	bl	15748 <__stack_chk_fail@plt>
   499d0:	andeq	pc, r7, r8, lsl #15
   499d4:	andeq	r0, r8, r4, asr #25
   499d8:			; <UNDEFINED> instruction: 0x0006b7b0
   499dc:	strdeq	fp, [r6], -r0
   499e0:	andeq	fp, r6, ip, asr #15
   499e4:	andeq	fp, r6, r8, lsl r8
   499e8:	mvn	r2, #0
   499ec:	b	1612c <__explicit_bzero_chk@plt>
   499f0:	push	{r4, r5, r6, lr}
   499f4:	sub	sp, sp, #216	; 0xd8
   499f8:	ldr	r4, [pc, #160]	; 49aa0 <ftello64@plt+0x33560>
   499fc:	mov	r5, r0
   49a00:	mov	r6, r1
   49a04:	ldr	r3, [r4]
   49a08:	str	r3, [sp, #212]	; 0xd4
   49a0c:	bl	433f8 <ftello64@plt+0x2ceb8>
   49a10:	cmp	r0, #0
   49a14:	moveq	r0, #1
   49a18:	bne	49a34 <ftello64@plt+0x334f4>
   49a1c:	ldr	r2, [sp, #212]	; 0xd4
   49a20:	ldr	r3, [r4]
   49a24:	cmp	r2, r3
   49a28:	bne	49a9c <ftello64@plt+0x3355c>
   49a2c:	add	sp, sp, #216	; 0xd8
   49a30:	pop	{r4, r5, r6, pc}
   49a34:	mov	r1, r5
   49a38:	mov	r2, sp
   49a3c:	mov	r0, #3
   49a40:	bl	163e4 <__xstat64@plt>
   49a44:	cmp	r0, #0
   49a48:	beq	49a54 <ftello64@plt+0x33514>
   49a4c:	mov	r0, #0
   49a50:	b	49a1c <ftello64@plt+0x334dc>
   49a54:	mov	r1, r6
   49a58:	add	r2, sp, #104	; 0x68
   49a5c:	mov	r0, #3
   49a60:	bl	163e4 <__xstat64@plt>
   49a64:	cmp	r0, #0
   49a68:	bne	49a4c <ftello64@plt+0x3350c>
   49a6c:	ldrd	r0, [sp]
   49a70:	ldrd	r2, [sp, #104]	; 0x68
   49a74:	cmp	r1, r3
   49a78:	cmpeq	r0, r2
   49a7c:	bne	49a4c <ftello64@plt+0x3350c>
   49a80:	ldrd	r0, [sp, #96]	; 0x60
   49a84:	ldrd	r2, [sp, #200]	; 0xc8
   49a88:	cmp	r1, r3
   49a8c:	cmpeq	r0, r2
   49a90:	moveq	r0, #1
   49a94:	movne	r0, #0
   49a98:	b	49a1c <ftello64@plt+0x334dc>
   49a9c:	bl	15748 <__stack_chk_fail@plt>
   49aa0:	andeq	pc, r7, r8, lsl #15
   49aa4:	cmp	r0, #100	; 0x64
   49aa8:	ldrls	r3, [pc, #16]	; 49ac0 <ftello64@plt+0x33580>
   49aac:	addls	r0, r3, r0, lsl #2
   49ab0:	ldrls	r0, [r0, #1244]	; 0x4dc
   49ab4:	addls	r0, r3, r0
   49ab8:	ldrhi	r0, [pc, #4]	; 49ac4 <ftello64@plt+0x33584>
   49abc:	bx	lr
   49ac0:	andeq	fp, r6, r8, asr #16
   49ac4:	andeq	sl, r6, r0, ror r8
   49ac8:	uxth	r0, r0
   49acc:	cmp	r0, #96	; 0x60
   49ad0:	beq	49bbc <ftello64@plt+0x3367c>
   49ad4:	bls	49b0c <ftello64@plt+0x335cc>
   49ad8:	cmp	r0, #107	; 0x6b
   49adc:	beq	49bac <ftello64@plt+0x3366c>
   49ae0:	bls	49b3c <ftello64@plt+0x335fc>
   49ae4:	cmp	r0, #125	; 0x7d
   49ae8:	beq	49b9c <ftello64@plt+0x3365c>
   49aec:	cmp	r0, #185	; 0xb9
   49af0:	beq	49b84 <ftello64@plt+0x33644>
   49af4:	ldr	r2, [pc, #200]	; 49bc4 <ftello64@plt+0x33684>
   49af8:	ldr	r3, [pc, #200]	; 49bc8 <ftello64@plt+0x33688>
   49afc:	cmp	r0, #116	; 0x74
   49b00:	moveq	r0, r2
   49b04:	movne	r0, r3
   49b08:	bx	lr
   49b0c:	cmp	r0, #54	; 0x36
   49b10:	beq	49bb4 <ftello64@plt+0x33674>
   49b14:	bls	49b5c <ftello64@plt+0x3361c>
   49b18:	cmp	r0, #94	; 0x5e
   49b1c:	beq	49ba4 <ftello64@plt+0x33664>
   49b20:	bhi	49b94 <ftello64@plt+0x33654>
   49b24:	ldr	r2, [pc, #160]	; 49bcc <ftello64@plt+0x3368c>
   49b28:	ldr	r3, [pc, #152]	; 49bc8 <ftello64@plt+0x33688>
   49b2c:	cmp	r0, #57	; 0x39
   49b30:	moveq	r0, r2
   49b34:	movne	r0, r3
   49b38:	bx	lr
   49b3c:	cmp	r0, #98	; 0x62
   49b40:	beq	49b8c <ftello64@plt+0x3364c>
   49b44:	ldr	r2, [pc, #132]	; 49bd0 <ftello64@plt+0x33690>
   49b48:	ldr	r3, [pc, #120]	; 49bc8 <ftello64@plt+0x33688>
   49b4c:	cmp	r0, #101	; 0x65
   49b50:	moveq	r0, r2
   49b54:	movne	r0, r3
   49b58:	bx	lr
   49b5c:	cmp	r0, #9
   49b60:	bne	49b6c <ftello64@plt+0x3362c>
   49b64:	ldr	r0, [pc, #104]	; 49bd4 <ftello64@plt+0x33694>
   49b68:	bx	lr
   49b6c:	ldr	r2, [pc, #100]	; 49bd8 <ftello64@plt+0x33698>
   49b70:	ldr	r3, [pc, #80]	; 49bc8 <ftello64@plt+0x33688>
   49b74:	cmp	r0, #17
   49b78:	moveq	r0, r2
   49b7c:	movne	r0, r3
   49b80:	bx	lr
   49b84:	ldr	r0, [pc, #80]	; 49bdc <ftello64@plt+0x3369c>
   49b88:	bx	lr
   49b8c:	ldr	r0, [pc, #76]	; 49be0 <ftello64@plt+0x336a0>
   49b90:	bx	lr
   49b94:	ldr	r0, [pc, #72]	; 49be4 <ftello64@plt+0x336a4>
   49b98:	bx	lr
   49b9c:	ldr	r0, [pc, #68]	; 49be8 <ftello64@plt+0x336a8>
   49ba0:	bx	lr
   49ba4:	ldr	r0, [pc, #64]	; 49bec <ftello64@plt+0x336ac>
   49ba8:	bx	lr
   49bac:	ldr	r0, [pc, #60]	; 49bf0 <ftello64@plt+0x336b0>
   49bb0:	bx	lr
   49bb4:	ldr	r0, [pc, #28]	; 49bd8 <ftello64@plt+0x33698>
   49bb8:	bx	lr
   49bbc:	ldr	r0, [pc, #48]	; 49bf4 <ftello64@plt+0x336b4>
   49bc0:	bx	lr
   49bc4:	andeq	sl, r6, r0, asr #2
   49bc8:	muleq	r6, r0, r8
   49bcc:	andeq	r7, r6, ip, ror #1
   49bd0:	andeq	r6, r6, r4, asr fp
   49bd4:	andeq	r4, r6, ip, lsl fp
   49bd8:	muleq	r6, r0, r0
   49bdc:	andeq	r7, r6, ip, lsl r1
   49be0:	andeq	r7, r6, r0, asr #1
   49be4:	andeq	r6, r6, r4, ror fp
   49be8:	andeq	r6, r6, r8, asr #31
   49bec:	strdeq	r6, [r6], -r8
   49bf0:	andeq	sp, r6, r0, asr r7
   49bf4:	andeq	r7, r6, ip, lsr #32
   49bf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49bfc:	sub	sp, sp, #28
   49c00:	ldr	fp, [pc, #376]	; 49d80 <ftello64@plt+0x33840>
   49c04:	cmp	r1, #1
   49c08:	str	r3, [sp, #12]
   49c0c:	ldr	ip, [fp]
   49c10:	ldr	r9, [sp, #64]	; 0x40
   49c14:	str	ip, [sp, #20]
   49c18:	bls	49d50 <ftello64@plt+0x33810>
   49c1c:	mov	r8, r2
   49c20:	add	sl, r9, #1
   49c24:	b	49ca8 <ftello64@plt+0x33768>
   49c28:	ldrb	r5, [r0, #1]
   49c2c:	sub	r7, r1, #2
   49c30:	cmp	r5, #127	; 0x7f
   49c34:	addls	r4, r0, #2
   49c38:	bls	49c74 <ftello64@plt+0x33734>
   49c3c:	cmp	r5, #129	; 0x81
   49c40:	beq	49d3c <ftello64@plt+0x337fc>
   49c44:	subs	r5, r5, #130	; 0x82
   49c48:	movne	r5, #1
   49c4c:	cmp	r7, #1
   49c50:	movhi	r7, r5
   49c54:	orrls	r7, r5, #1
   49c58:	cmp	r7, #0
   49c5c:	bne	49d50 <ftello64@plt+0x33810>
   49c60:	ldrh	r5, [r0, #2]
   49c64:	sub	r7, r1, #4
   49c68:	add	r4, r0, #4
   49c6c:	rev16	r5, r5
   49c70:	uxth	r5, r5
   49c74:	cmp	r9, #99	; 0x63
   49c78:	movgt	r3, #0
   49c7c:	andle	r3, r3, #1
   49c80:	cmp	r3, #0
   49c84:	bne	49d08 <ftello64@plt+0x337c8>
   49c88:	cmp	r6, r8
   49c8c:	beq	49d70 <ftello64@plt+0x33830>
   49c90:	cmp	r7, r5
   49c94:	bcc	49d50 <ftello64@plt+0x33810>
   49c98:	add	r0, r4, r5
   49c9c:	sub	r1, r7, r5
   49ca0:	cmp	r1, #1
   49ca4:	bls	49d50 <ftello64@plt+0x33810>
   49ca8:	ldrb	r6, [r0]
   49cac:	sub	r3, r6, #1
   49cb0:	uxtb	r3, r3
   49cb4:	cmp	r3, #253	; 0xfd
   49cb8:	addhi	r0, r0, #1
   49cbc:	subhi	r1, r1, #1
   49cc0:	bhi	49ca0 <ftello64@plt+0x33760>
   49cc4:	and	r3, r6, #31
   49cc8:	cmp	r3, #31
   49ccc:	lsr	r3, r6, #5
   49cd0:	and	r3, r3, #1
   49cd4:	bne	49c28 <ftello64@plt+0x336e8>
   49cd8:	sub	r1, r1, #1
   49cdc:	cmp	r1, #1
   49ce0:	add	ip, r0, #1
   49ce4:	beq	49d50 <ftello64@plt+0x33810>
   49ce8:	ldrb	r2, [r0, #1]
   49cec:	and	r0, r2, #31
   49cf0:	cmp	r0, #31
   49cf4:	beq	49d50 <ftello64@plt+0x33810>
   49cf8:	and	r2, r2, #127	; 0x7f
   49cfc:	orr	r6, r2, r6, lsl #8
   49d00:	mov	r0, ip
   49d04:	b	49c28 <ftello64@plt+0x336e8>
   49d08:	str	sl, [sp]
   49d0c:	add	r3, sp, #16
   49d10:	mov	r2, r8
   49d14:	mov	r1, r5
   49d18:	mov	r0, r4
   49d1c:	bl	49bf8 <ftello64@plt+0x336b8>
   49d20:	cmp	r0, #0
   49d24:	beq	49c88 <ftello64@plt+0x33748>
   49d28:	ldr	r2, [sp, #12]
   49d2c:	ldr	r3, [sp, #16]
   49d30:	mov	r4, r0
   49d34:	str	r3, [r2]
   49d38:	b	49d54 <ftello64@plt+0x33814>
   49d3c:	cmp	r7, #0
   49d40:	subne	r7, r1, #3
   49d44:	ldrbne	r5, [r0, #2]
   49d48:	addne	r4, r0, #3
   49d4c:	bne	49c74 <ftello64@plt+0x33734>
   49d50:	mov	r4, #0
   49d54:	ldr	r2, [sp, #20]
   49d58:	ldr	r3, [fp]
   49d5c:	mov	r0, r4
   49d60:	cmp	r2, r3
   49d64:	bne	49d7c <ftello64@plt+0x3383c>
   49d68:	add	sp, sp, #28
   49d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49d70:	ldr	r3, [sp, #12]
   49d74:	str	r5, [r3]
   49d78:	b	49d54 <ftello64@plt+0x33814>
   49d7c:	bl	15748 <__stack_chk_fail@plt>
   49d80:	andeq	pc, r7, r8, lsl #15
   49d84:	push	{r4, r5, r6, lr}
   49d88:	sub	sp, sp, #8
   49d8c:	mov	ip, #0
   49d90:	str	ip, [sp]
   49d94:	mov	r5, r0
   49d98:	mov	r4, r1
   49d9c:	mov	r6, r3
   49da0:	bl	49bf8 <ftello64@plt+0x336b8>
   49da4:	cmp	r0, #0
   49da8:	beq	49dc0 <ftello64@plt+0x33880>
   49dac:	sub	r5, r0, r5
   49db0:	ldr	r3, [r6]
   49db4:	sub	r4, r4, r5
   49db8:	cmp	r3, r4
   49dbc:	movhi	r0, #0
   49dc0:	add	sp, sp, #8
   49dc4:	pop	{r4, r5, r6, pc}
   49dc8:	push	{lr}		; (str lr, [sp, #-4]!)
   49dcc:	sub	sp, sp, #12
   49dd0:	mov	ip, #0
   49dd4:	str	ip, [sp]
   49dd8:	bl	49bf8 <ftello64@plt+0x336b8>
   49ddc:	add	sp, sp, #12
   49de0:	pop	{pc}		; (ldr pc, [sp], #4)
   49de4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49de8:	mov	r7, #0
   49dec:	ldr	r9, [r1]
   49df0:	ldr	fp, [sp, #44]	; 0x2c
   49df4:	ldr	r4, [sp, #48]	; 0x30
   49df8:	ldr	ip, [sp, #40]	; 0x28
   49dfc:	cmp	r9, #0
   49e00:	ldr	r5, [r0]
   49e04:	str	r7, [ip]
   49e08:	str	r7, [fp]
   49e0c:	str	r7, [r4]
   49e10:	beq	49f04 <ftello64@plt+0x339c4>
   49e14:	mov	ip, r5
   49e18:	mov	lr, #1
   49e1c:	ldrb	r8, [ip], #1
   49e20:	str	lr, [r4]
   49e24:	sub	r6, r9, #1
   49e28:	and	lr, r8, #31
   49e2c:	lsr	sl, r8, #5
   49e30:	asr	r8, r8, #6
   49e34:	str	r8, [r2]
   49e38:	ldr	r8, [sp, #36]	; 0x24
   49e3c:	and	sl, sl, #1
   49e40:	cmp	lr, #31
   49e44:	str	sl, [r8]
   49e48:	beq	49f24 <ftello64@plt+0x339e4>
   49e4c:	cmp	r6, #0
   49e50:	str	lr, [r3]
   49e54:	beq	49f04 <ftello64@plt+0x339c4>
   49e58:	ldrb	lr, [ip], #1
   49e5c:	ldr	r7, [r4]
   49e60:	sub	r6, r6, #1
   49e64:	add	r8, r7, #1
   49e68:	tst	lr, #128	; 0x80
   49e6c:	str	r8, [r4]
   49e70:	bne	49ea4 <ftello64@plt+0x33964>
   49e74:	str	lr, [fp]
   49e78:	ldr	r2, [r2]
   49e7c:	cmp	r2, #0
   49e80:	bne	49e90 <ftello64@plt+0x33950>
   49e84:	ldr	r3, [r3]
   49e88:	cmp	r3, #0
   49e8c:	streq	r3, [fp]
   49e90:	mov	r3, #0
   49e94:	str	ip, [r0]
   49e98:	str	r6, [r1]
   49e9c:	mov	r0, r3
   49ea0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49ea4:	cmp	lr, #128	; 0x80
   49ea8:	beq	49f80 <ftello64@plt+0x33a40>
   49eac:	cmp	lr, #255	; 0xff
   49eb0:	beq	49f90 <ftello64@plt+0x33a50>
   49eb4:	and	lr, lr, #127	; 0x7f
   49eb8:	cmp	lr, #4
   49ebc:	bhi	49f90 <ftello64@plt+0x33a50>
   49ec0:	cmp	lr, #0
   49ec4:	beq	49e74 <ftello64@plt+0x33934>
   49ec8:	cmp	r6, #0
   49ecc:	beq	49f04 <ftello64@plt+0x339c4>
   49ed0:	add	r8, lr, r8
   49ed4:	add	r7, r7, #2
   49ed8:	mov	lr, #0
   49edc:	ldrb	r5, [ip], #1
   49ee0:	cmp	r8, r7
   49ee4:	sub	r6, r6, #1
   49ee8:	orr	lr, r5, lr
   49eec:	str	r7, [r4]
   49ef0:	beq	49e74 <ftello64@plt+0x33934>
   49ef4:	cmp	r6, #0
   49ef8:	lsl	lr, lr, #8
   49efc:	add	r7, r7, #1
   49f00:	bne	49edc <ftello64@plt+0x3399c>
   49f04:	ldr	r3, [pc, #156]	; 49fa8 <ftello64@plt+0x33a68>
   49f08:	ldr	r3, [r3]
   49f0c:	lsl	r3, r3, #24
   49f10:	and	r3, r3, #2130706432	; 0x7f000000
   49f14:	mvn	r3, r3, lsr #14
   49f18:	mvn	r3, r3, lsl #14
   49f1c:	mov	r0, r3
   49f20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49f24:	add	r5, r5, r9
   49f28:	mov	r6, r7
   49f2c:	b	49f54 <ftello64@plt+0x33a14>
   49f30:	ldrb	r6, [ip], #1
   49f34:	ldr	r7, [r4]
   49f38:	tst	r6, #128	; 0x80
   49f3c:	add	r7, r7, #1
   49f40:	and	r6, r6, #127	; 0x7f
   49f44:	orr	r6, r6, lr
   49f48:	str	r7, [r4]
   49f4c:	sub	lr, r5, ip
   49f50:	beq	49f64 <ftello64@plt+0x33a24>
   49f54:	cmp	ip, r5
   49f58:	lsl	lr, r6, #7
   49f5c:	bne	49f30 <ftello64@plt+0x339f0>
   49f60:	b	49f04 <ftello64@plt+0x339c4>
   49f64:	mov	r5, lr
   49f68:	mov	lr, r6
   49f6c:	mov	r6, r5
   49f70:	cmp	r6, #0
   49f74:	str	lr, [r3]
   49f78:	bne	49e58 <ftello64@plt+0x33918>
   49f7c:	b	49f04 <ftello64@plt+0x339c4>
   49f80:	ldr	r4, [sp, #40]	; 0x28
   49f84:	mov	lr, #1
   49f88:	str	lr, [r4]
   49f8c:	b	49e78 <ftello64@plt+0x33938>
   49f90:	ldr	r3, [pc, #16]	; 49fa8 <ftello64@plt+0x33a68>
   49f94:	ldr	r3, [r3]
   49f98:	lsl	r3, r3, #24
   49f9c:	and	r3, r3, #2130706432	; 0x7f000000
   49fa0:	orr	r3, r3, #134	; 0x86
   49fa4:	b	49f1c <ftello64@plt+0x339dc>
   49fa8:	ldrdeq	r0, [r8], -r4
   49fac:	push	{r4, r5, r6, r7, r8, lr}
   49fb0:	mov	r4, #0
   49fb4:	ldr	lr, [r1]
   49fb8:	ldr	r7, [sp, #24]
   49fbc:	cmp	lr, #0
   49fc0:	ldr	r5, [r0]
   49fc4:	str	r4, [r3]
   49fc8:	str	r4, [r7]
   49fcc:	beq	4a08c <ftello64@plt+0x33b4c>
   49fd0:	ldrb	ip, [r5]
   49fd4:	cmp	ip, #40	; 0x28
   49fd8:	beq	4a0b4 <ftello64@plt+0x33b74>
   49fdc:	cmp	ip, #41	; 0x29
   49fe0:	bne	4a034 <ftello64@plt+0x33af4>
   49fe4:	ldr	r3, [r2]
   49fe8:	cmp	r3, #0
   49fec:	beq	4a098 <ftello64@plt+0x33b58>
   49ff0:	mov	r3, #1
   49ff4:	str	r3, [r7]
   49ff8:	ldr	r3, [r2]
   49ffc:	sub	ip, lr, #1
   4a000:	add	r5, r5, #1
   4a004:	sub	r3, r3, #1
   4a008:	str	r3, [r2]
   4a00c:	mov	lr, r4
   4a010:	str	r5, [r0]
   4a014:	str	ip, [r1]
   4a018:	b	4a0ac <ftello64@plt+0x33b6c>
   4a01c:	cmp	r6, #9
   4a020:	bhi	4a098 <ftello64@plt+0x33b58>
   4a024:	subs	lr, lr, #1
   4a028:	sub	r4, r2, #48	; 0x30
   4a02c:	beq	4a098 <ftello64@plt+0x33b58>
   4a030:	ldrb	ip, [r5, #1]!
   4a034:	add	r2, r4, r4, lsl #2
   4a038:	cmp	ip, #58	; 0x3a
   4a03c:	cmpne	ip, #0
   4a040:	sub	r6, ip, #48	; 0x30
   4a044:	movne	r8, #1
   4a048:	moveq	r8, #0
   4a04c:	add	r2, ip, r2, lsl #1
   4a050:	bne	4a01c <ftello64@plt+0x33adc>
   4a054:	cmp	ip, #58	; 0x3a
   4a058:	bne	4a098 <ftello64@plt+0x33b58>
   4a05c:	sub	lr, lr, #1
   4a060:	cmp	lr, r4
   4a064:	bcc	4a098 <ftello64@plt+0x33b58>
   4a068:	add	r5, r5, #1
   4a06c:	sub	r2, lr, r4
   4a070:	add	ip, r5, r4
   4a074:	str	r5, [r3]
   4a078:	mov	lr, r8
   4a07c:	str	r4, [r7]
   4a080:	str	ip, [r0]
   4a084:	str	r2, [r1]
   4a088:	b	4a0ac <ftello64@plt+0x33b6c>
   4a08c:	ldr	r3, [r2]
   4a090:	cmp	r3, r4
   4a094:	beq	4a0ac <ftello64@plt+0x33b6c>
   4a098:	ldr	r3, [pc, #60]	; 4a0dc <ftello64@plt+0x33b9c>
   4a09c:	ldr	lr, [r3]
   4a0a0:	lsl	lr, lr, #24
   4a0a4:	and	lr, lr, #2130706432	; 0x7f000000
   4a0a8:	orr	lr, lr, #83	; 0x53
   4a0ac:	mov	r0, lr
   4a0b0:	pop	{r4, r5, r6, r7, r8, pc}
   4a0b4:	ldr	r3, [r2]
   4a0b8:	sub	ip, lr, #1
   4a0bc:	add	r5, r5, #1
   4a0c0:	add	r3, r3, #1
   4a0c4:	mov	lr, r4
   4a0c8:	str	r3, [r2]
   4a0cc:	str	r5, [r0]
   4a0d0:	str	ip, [r1]
   4a0d4:	mov	r0, lr
   4a0d8:	pop	{r4, r5, r6, r7, r8, pc}
   4a0dc:	ldrdeq	r0, [r8], -r4
   4a0e0:	push	{r4, r5, r6, lr}
   4a0e4:	ldr	r5, [pc, #44]	; 4a118 <ftello64@plt+0x33bd8>
   4a0e8:	ldr	r3, [r5]
   4a0ec:	cmp	r3, #0
   4a0f0:	popeq	{r4, r5, r6, pc}
   4a0f4:	ldr	r4, [r3]
   4a0f8:	ldr	r3, [r3, #4]
   4a0fc:	blx	r3
   4a100:	ldr	r0, [r5]
   4a104:	bl	1552c <free@plt>
   4a108:	subs	r3, r4, #0
   4a10c:	str	r4, [r5]
   4a110:	bne	4a0f4 <ftello64@plt+0x33bb4>
   4a114:	pop	{r4, r5, r6, pc}
   4a118:	ldrdeq	r0, [r8], -r0	; <UNPREDICTABLE>
   4a11c:	sub	r2, r0, #1
   4a120:	cmp	r2, #1
   4a124:	bhi	4a168 <ftello64@plt+0x33c28>
   4a128:	cmp	r1, #0
   4a12c:	push	{r4, lr}
   4a130:	mov	r4, r1
   4a134:	beq	4a154 <ftello64@plt+0x33c14>
   4a138:	cmp	r0, #1
   4a13c:	movne	r0, #2
   4a140:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   4a144:	mov	r1, r0
   4a148:	mov	r0, r4
   4a14c:	pop	{r4, lr}
   4a150:	b	16018 <gpgrt_fputs@plt>
   4a154:	cmp	r0, #1
   4a158:	movne	r0, #2
   4a15c:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   4a160:	pop	{r4, lr}
   4a164:	b	157cc <gpgrt_fflush@plt>
   4a168:	mvn	r0, #0
   4a16c:	bx	lr
   4a170:	push	{r4, r5, r6, lr}
   4a174:	ldr	r6, [pc, #84]	; 4a1d0 <ftello64@plt+0x33c90>
   4a178:	ldr	r5, [r6]
   4a17c:	cmp	r5, #0
   4a180:	beq	4a1b0 <ftello64@plt+0x33c70>
   4a184:	ldr	r3, [r5, #4]
   4a188:	cmp	r0, r3
   4a18c:	popeq	{r4, r5, r6, pc}
   4a190:	mov	r3, r5
   4a194:	b	4a1a4 <ftello64@plt+0x33c64>
   4a198:	ldr	r2, [r3, #4]
   4a19c:	cmp	r2, r0
   4a1a0:	popeq	{r4, r5, r6, pc}
   4a1a4:	ldr	r3, [r3]
   4a1a8:	cmp	r3, #0
   4a1ac:	bne	4a198 <ftello64@plt+0x33c58>
   4a1b0:	mov	r4, r0
   4a1b4:	mov	r0, #8
   4a1b8:	bl	15ab4 <malloc@plt>
   4a1bc:	cmp	r0, #0
   4a1c0:	strne	r0, [r6]
   4a1c4:	strne	r4, [r0, #4]
   4a1c8:	strne	r5, [r0]
   4a1cc:	pop	{r4, r5, r6, pc}
   4a1d0:	ldrdeq	r0, [r8], -r0	; <UNPREDICTABLE>
   4a1d4:	bx	lr
   4a1d8:	ldr	r3, [pc, #136]	; 4a268 <ftello64@plt+0x33d28>
   4a1dc:	push	{r4, r5, r6, lr}
   4a1e0:	str	r0, [r3, #4]
   4a1e4:	ldr	r0, [pc, #128]	; 4a26c <ftello64@plt+0x33d2c>
   4a1e8:	bl	5f954 <ftello64@plt+0x49414>
   4a1ec:	mov	r0, #0
   4a1f0:	bl	44d0c <ftello64@plt+0x2e7cc>
   4a1f4:	ldr	r0, [pc, #116]	; 4a270 <ftello64@plt+0x33d30>
   4a1f8:	bl	15934 <gcry_check_version@plt>
   4a1fc:	subs	r4, r0, #0
   4a200:	beq	4a23c <ftello64@plt+0x33cfc>
   4a204:	bl	1624c <gpg_err_init@plt>
   4a208:	ldr	r0, [pc, #100]	; 4a274 <ftello64@plt+0x33d34>
   4a20c:	bl	15754 <gpgrt_set_alloc_func@plt>
   4a210:	mov	r0, #0
   4a214:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   4a218:	mov	r0, #1
   4a21c:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   4a220:	mov	r0, #2
   4a224:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   4a228:	ldr	r0, [pc, #72]	; 4a278 <ftello64@plt+0x33d38>
   4a22c:	bl	456ac <ftello64@plt+0x2f16c>
   4a230:	ldr	r0, [pc, #68]	; 4a27c <ftello64@plt+0x33d3c>
   4a234:	pop	{r4, r5, r6, lr}
   4a238:	b	484d8 <ftello64@plt+0x31f98>
   4a23c:	mov	r2, #5
   4a240:	ldr	r1, [pc, #56]	; 4a280 <ftello64@plt+0x33d40>
   4a244:	bl	15718 <dcgettext@plt>
   4a248:	mov	r5, r0
   4a24c:	mov	r0, r4
   4a250:	bl	15934 <gcry_check_version@plt>
   4a254:	ldr	r2, [pc, #20]	; 4a270 <ftello64@plt+0x33d30>
   4a258:	ldr	r1, [pc, #36]	; 4a284 <ftello64@plt+0x33d44>
   4a25c:	mov	r3, r0
   4a260:	mov	r0, r5
   4a264:	bl	48824 <ftello64@plt+0x322e4>
   4a268:	ldrdeq	r0, [r8], -r0	; <UNPREDICTABLE>
   4a26c:	andeq	sl, r4, r0, ror #1
   4a270:			; <UNDEFINED> instruction: 0x0006beb8
   4a274:	strdeq	r5, [r1], -r4
   4a278:	andeq	sl, r4, ip, lsl r1
   4a27c:	andeq	ip, r4, r8, ror #17
   4a280:	andeq	pc, r5, r8, asr #24
   4a284:	andeq	pc, r5, ip, ror #21
   4a288:	subs	r3, r0, #0
   4a28c:	push	{r4, r5, r6, lr}
   4a290:	beq	4a2e4 <ftello64@plt+0x33da4>
   4a294:	mov	r4, r3
   4a298:	mov	r3, #0
   4a29c:	mov	r2, r3
   4a2a0:	mov	r1, #3
   4a2a4:	bl	1594c <gcry_sexp_sprint@plt>
   4a2a8:	subs	r6, r0, #0
   4a2ac:	beq	4a2e4 <ftello64@plt+0x33da4>
   4a2b0:	bl	15364 <gcry_malloc@plt>
   4a2b4:	cmp	r0, #0
   4a2b8:	mov	r5, r0
   4a2bc:	beq	4a2e4 <ftello64@plt+0x33da4>
   4a2c0:	mov	r2, r0
   4a2c4:	mov	r3, r6
   4a2c8:	mov	r0, r4
   4a2cc:	mov	r1, #3
   4a2d0:	bl	1594c <gcry_sexp_sprint@plt>
   4a2d4:	cmp	r0, #0
   4a2d8:	beq	4a2f0 <ftello64@plt+0x33db0>
   4a2dc:	mov	r0, r5
   4a2e0:	pop	{r4, r5, r6, pc}
   4a2e4:	mov	r5, #0
   4a2e8:	mov	r0, r5
   4a2ec:	pop	{r4, r5, r6, pc}
   4a2f0:	ldr	r2, [pc, #8]	; 4a300 <ftello64@plt+0x33dc0>
   4a2f4:	mov	r1, #69	; 0x45
   4a2f8:	ldr	r0, [pc, #4]	; 4a304 <ftello64@plt+0x33dc4>
   4a2fc:	bl	48b00 <ftello64@plt+0x325c0>
   4a300:	andeq	fp, r6, r0, asr #29
   4a304:	ldrdeq	fp, [r6], -r0
   4a308:	push	{r4, r5, lr}
   4a30c:	mov	r3, #0
   4a310:	ldr	r4, [pc, #112]	; 4a388 <ftello64@plt+0x33e48>
   4a314:	sub	sp, sp, #12
   4a318:	mov	r2, r3
   4a31c:	ldr	ip, [r4]
   4a320:	mov	r5, r0
   4a324:	str	ip, [sp, #4]
   4a328:	bl	1648c <gcry_sexp_canon_len@plt>
   4a32c:	subs	r3, r0, #0
   4a330:	beq	4a364 <ftello64@plt+0x33e24>
   4a334:	mov	r2, r5
   4a338:	mov	r1, #0
   4a33c:	mov	r0, sp
   4a340:	bl	15628 <gcry_sexp_sscan@plt>
   4a344:	cmp	r0, #0
   4a348:	bne	4a364 <ftello64@plt+0x33e24>
   4a34c:	ldr	r0, [sp]
   4a350:	bl	4a288 <ftello64@plt+0x33d48>
   4a354:	mov	r5, r0
   4a358:	ldr	r0, [sp]
   4a35c:	bl	155c8 <gcry_sexp_release@plt>
   4a360:	b	4a368 <ftello64@plt+0x33e28>
   4a364:	mov	r5, #0
   4a368:	ldr	r2, [sp, #4]
   4a36c:	ldr	r3, [r4]
   4a370:	mov	r0, r5
   4a374:	cmp	r2, r3
   4a378:	bne	4a384 <ftello64@plt+0x33e44>
   4a37c:	add	sp, sp, #12
   4a380:	pop	{r4, r5, pc}
   4a384:	bl	15748 <__stack_chk_fail@plt>
   4a388:	andeq	pc, r7, r8, lsl #15
   4a38c:	cmp	r0, #0
   4a390:	push	{r4, r5, r6, lr}
   4a394:	mov	r4, r1
   4a398:	mov	r5, r2
   4a39c:	beq	4a400 <ftello64@plt+0x33ec0>
   4a3a0:	ldrb	r3, [r0]
   4a3a4:	cmp	r3, #0
   4a3a8:	bne	4a3e8 <ftello64@plt+0x33ea8>
   4a3ac:	cmp	r4, #0
   4a3b0:	beq	4a3dc <ftello64@plt+0x33e9c>
   4a3b4:	mov	r0, r4
   4a3b8:	mov	r1, r5
   4a3bc:	bl	4a308 <ftello64@plt+0x33dc8>
   4a3c0:	subs	r4, r0, #0
   4a3c4:	beq	4a434 <ftello64@plt+0x33ef4>
   4a3c8:	ldr	r0, [pc, #140]	; 4a45c <ftello64@plt+0x33f1c>
   4a3cc:	mov	r1, r4
   4a3d0:	bl	489b4 <ftello64@plt+0x32474>
   4a3d4:	mov	r0, r4
   4a3d8:	bl	156a0 <gcry_free@plt>
   4a3dc:	ldr	r0, [pc, #124]	; 4a460 <ftello64@plt+0x33f20>
   4a3e0:	pop	{r4, r5, r6, lr}
   4a3e4:	b	489b4 <ftello64@plt+0x32474>
   4a3e8:	mov	r1, r0
   4a3ec:	ldr	r0, [pc, #112]	; 4a464 <ftello64@plt+0x33f24>
   4a3f0:	bl	488ec <ftello64@plt+0x323ac>
   4a3f4:	cmp	r4, #0
   4a3f8:	bne	4a3b4 <ftello64@plt+0x33e74>
   4a3fc:	b	4a3dc <ftello64@plt+0x33e9c>
   4a400:	cmp	r1, #0
   4a404:	popeq	{r4, r5, r6, pc}
   4a408:	mov	r1, r2
   4a40c:	mov	r0, r4
   4a410:	bl	4a308 <ftello64@plt+0x33dc8>
   4a414:	subs	r4, r0, #0
   4a418:	movne	r1, r4
   4a41c:	beq	4a454 <ftello64@plt+0x33f14>
   4a420:	ldr	r0, [pc, #52]	; 4a45c <ftello64@plt+0x33f1c>
   4a424:	bl	489b4 <ftello64@plt+0x32474>
   4a428:	mov	r0, r4
   4a42c:	pop	{r4, r5, r6, lr}
   4a430:	b	156a0 <gcry_free@plt>
   4a434:	ldr	r1, [pc, #44]	; 4a468 <ftello64@plt+0x33f28>
   4a438:	ldr	r0, [pc, #28]	; 4a45c <ftello64@plt+0x33f1c>
   4a43c:	bl	489b4 <ftello64@plt+0x32474>
   4a440:	mov	r0, r4
   4a444:	bl	156a0 <gcry_free@plt>
   4a448:	ldr	r0, [pc, #16]	; 4a460 <ftello64@plt+0x33f20>
   4a44c:	pop	{r4, r5, r6, lr}
   4a450:	b	489b4 <ftello64@plt+0x32474>
   4a454:	ldr	r1, [pc, #12]	; 4a468 <ftello64@plt+0x33f28>
   4a458:	b	4a420 <ftello64@plt+0x33ee0>
   4a45c:	strdeq	r3, [r6], -ip
   4a460:	strdeq	ip, [r6], -r4
   4a464:	muleq	r6, ip, r4
   4a468:	andeq	fp, r6, r8, ror #29
   4a46c:	cmp	r0, #0
   4a470:	push	{r4, lr}
   4a474:	mov	r4, r1
   4a478:	beq	4a4d8 <ftello64@plt+0x33f98>
   4a47c:	ldrb	r3, [r0]
   4a480:	cmp	r3, #0
   4a484:	bne	4a4c0 <ftello64@plt+0x33f80>
   4a488:	cmp	r4, #0
   4a48c:	beq	4a4b4 <ftello64@plt+0x33f74>
   4a490:	mov	r0, r4
   4a494:	bl	4a288 <ftello64@plt+0x33d48>
   4a498:	subs	r4, r0, #0
   4a49c:	beq	4a508 <ftello64@plt+0x33fc8>
   4a4a0:	ldr	r0, [pc, #136]	; 4a530 <ftello64@plt+0x33ff0>
   4a4a4:	mov	r1, r4
   4a4a8:	bl	489b4 <ftello64@plt+0x32474>
   4a4ac:	mov	r0, r4
   4a4b0:	bl	156a0 <gcry_free@plt>
   4a4b4:	ldr	r0, [pc, #120]	; 4a534 <ftello64@plt+0x33ff4>
   4a4b8:	pop	{r4, lr}
   4a4bc:	b	489b4 <ftello64@plt+0x32474>
   4a4c0:	mov	r1, r0
   4a4c4:	ldr	r0, [pc, #108]	; 4a538 <ftello64@plt+0x33ff8>
   4a4c8:	bl	488ec <ftello64@plt+0x323ac>
   4a4cc:	cmp	r4, #0
   4a4d0:	bne	4a490 <ftello64@plt+0x33f50>
   4a4d4:	b	4a4b4 <ftello64@plt+0x33f74>
   4a4d8:	cmp	r1, #0
   4a4dc:	popeq	{r4, pc}
   4a4e0:	mov	r0, r1
   4a4e4:	bl	4a288 <ftello64@plt+0x33d48>
   4a4e8:	subs	r4, r0, #0
   4a4ec:	movne	r1, r4
   4a4f0:	beq	4a528 <ftello64@plt+0x33fe8>
   4a4f4:	ldr	r0, [pc, #52]	; 4a530 <ftello64@plt+0x33ff0>
   4a4f8:	bl	489b4 <ftello64@plt+0x32474>
   4a4fc:	mov	r0, r4
   4a500:	pop	{r4, lr}
   4a504:	b	156a0 <gcry_free@plt>
   4a508:	ldr	r1, [pc, #44]	; 4a53c <ftello64@plt+0x33ffc>
   4a50c:	ldr	r0, [pc, #28]	; 4a530 <ftello64@plt+0x33ff0>
   4a510:	bl	489b4 <ftello64@plt+0x32474>
   4a514:	mov	r0, r4
   4a518:	bl	156a0 <gcry_free@plt>
   4a51c:	ldr	r0, [pc, #16]	; 4a534 <ftello64@plt+0x33ff4>
   4a520:	pop	{r4, lr}
   4a524:	b	489b4 <ftello64@plt+0x32474>
   4a528:	ldr	r1, [pc, #12]	; 4a53c <ftello64@plt+0x33ffc>
   4a52c:	b	4a4f4 <ftello64@plt+0x33fb4>
   4a530:	strdeq	r3, [r6], -ip
   4a534:	strdeq	ip, [r6], -r4
   4a538:	muleq	r6, ip, r4
   4a53c:	andeq	fp, r6, r8, ror #29
   4a540:	push	{r4, r5, r6, r7, r8, lr}
   4a544:	subs	r4, r2, #0
   4a548:	mov	r3, #0
   4a54c:	str	r3, [r1]
   4a550:	strne	r3, [r4]
   4a554:	mov	r3, #0
   4a558:	mov	r6, r1
   4a55c:	mov	r2, r3
   4a560:	mov	r1, #1
   4a564:	mov	r5, r0
   4a568:	bl	1594c <gcry_sexp_sprint@plt>
   4a56c:	subs	r8, r0, #0
   4a570:	beq	4a5b0 <ftello64@plt+0x34070>
   4a574:	bl	15364 <gcry_malloc@plt>
   4a578:	subs	r7, r0, #0
   4a57c:	beq	4a5b8 <ftello64@plt+0x34078>
   4a580:	mov	r3, r8
   4a584:	mov	r0, r5
   4a588:	mov	r2, r7
   4a58c:	mov	r1, #1
   4a590:	bl	1594c <gcry_sexp_sprint@plt>
   4a594:	cmp	r0, #0
   4a598:	beq	4a5b0 <ftello64@plt+0x34070>
   4a59c:	cmp	r4, #0
   4a5a0:	str	r7, [r6]
   4a5a4:	strne	r0, [r4]
   4a5a8:	mov	r0, #0
   4a5ac:	pop	{r4, r5, r6, r7, r8, pc}
   4a5b0:	mov	r0, #59	; 0x3b
   4a5b4:	pop	{r4, r5, r6, r7, r8, pc}
   4a5b8:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4a5bc:	uxth	r0, r0
   4a5c0:	pop	{r4, r5, r6, r7, r8, pc}
   4a5c4:	push	{r4, r5, r6, r7, r8, lr}
   4a5c8:	subs	r5, r3, #0
   4a5cc:	mov	r3, #0
   4a5d0:	str	r3, [r2]
   4a5d4:	strne	r3, [r5]
   4a5d8:	mov	r3, #0
   4a5dc:	mov	r8, r2
   4a5e0:	mov	r6, r1
   4a5e4:	mov	r2, r3
   4a5e8:	mov	r1, #1
   4a5ec:	mov	r7, r0
   4a5f0:	bl	1594c <gcry_sexp_sprint@plt>
   4a5f4:	cmp	r0, #0
   4a5f8:	beq	4a674 <ftello64@plt+0x34134>
   4a5fc:	rsb	r4, r0, #0
   4a600:	and	r4, r4, #7
   4a604:	add	r4, r4, r0
   4a608:	cmp	r6, #0
   4a60c:	mov	r1, r4
   4a610:	mov	r0, #1
   4a614:	bne	4a658 <ftello64@plt+0x34118>
   4a618:	bl	15eec <gcry_calloc@plt>
   4a61c:	mov	r6, r0
   4a620:	cmp	r6, #0
   4a624:	beq	4a668 <ftello64@plt+0x34128>
   4a628:	mov	r0, r7
   4a62c:	mov	r3, r4
   4a630:	mov	r2, r6
   4a634:	mov	r1, #1
   4a638:	bl	1594c <gcry_sexp_sprint@plt>
   4a63c:	cmp	r0, #0
   4a640:	beq	4a674 <ftello64@plt+0x34134>
   4a644:	cmp	r5, #0
   4a648:	str	r6, [r8]
   4a64c:	mov	r0, #0
   4a650:	strne	r4, [r5]
   4a654:	pop	{r4, r5, r6, r7, r8, pc}
   4a658:	bl	154c0 <gcry_calloc_secure@plt>
   4a65c:	mov	r6, r0
   4a660:	cmp	r6, #0
   4a664:	bne	4a628 <ftello64@plt+0x340e8>
   4a668:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4a66c:	uxth	r0, r0
   4a670:	pop	{r4, r5, r6, r7, r8, pc}
   4a674:	mov	r0, #59	; 0x3b
   4a678:	pop	{r4, r5, r6, r7, r8, pc}
   4a67c:	push	{r4, r5, r6, lr}
   4a680:	sub	sp, sp, #8
   4a684:	ldr	r4, [pc, #108]	; 4a6f8 <ftello64@plt+0x341b8>
   4a688:	subs	r6, r2, #0
   4a68c:	moveq	r5, #55	; 0x37
   4a690:	ldr	ip, [r4]
   4a694:	str	ip, [sp, #4]
   4a698:	beq	4a6b8 <ftello64@plt+0x34178>
   4a69c:	mov	r3, r1
   4a6a0:	mov	r2, r0
   4a6a4:	mov	r1, #0
   4a6a8:	mov	r0, sp
   4a6ac:	bl	15628 <gcry_sexp_sscan@plt>
   4a6b0:	subs	r5, r0, #0
   4a6b4:	beq	4a6d4 <ftello64@plt+0x34194>
   4a6b8:	ldr	r2, [sp, #4]
   4a6bc:	ldr	r3, [r4]
   4a6c0:	mov	r0, r5
   4a6c4:	cmp	r2, r3
   4a6c8:	bne	4a6f4 <ftello64@plt+0x341b4>
   4a6cc:	add	sp, sp, #8
   4a6d0:	pop	{r4, r5, r6, pc}
   4a6d4:	mov	r1, r6
   4a6d8:	ldr	r0, [sp]
   4a6dc:	bl	161b0 <gcry_pk_get_keygrip@plt>
   4a6e0:	cmp	r0, #0
   4a6e4:	ldr	r0, [sp]
   4a6e8:	moveq	r5, #63	; 0x3f
   4a6ec:	bl	155c8 <gcry_sexp_release@plt>
   4a6f0:	b	4a6b8 <ftello64@plt+0x34178>
   4a6f4:	bl	15748 <__stack_chk_fail@plt>
   4a6f8:	andeq	pc, r7, r8, lsl #15
   4a6fc:	push	{r4, r5, r6, r7, lr}
   4a700:	sub	sp, sp, #12
   4a704:	ldr	r5, [pc, #240]	; 4a7fc <ftello64@plt+0x342bc>
   4a708:	orrs	r2, r0, r1
   4a70c:	ldr	r3, [r5]
   4a710:	str	r3, [sp, #4]
   4a714:	beq	4a7cc <ftello64@plt+0x3428c>
   4a718:	cmp	r1, #0
   4a71c:	cmpne	r0, #0
   4a720:	mov	r4, r1
   4a724:	beq	4a7d4 <ftello64@plt+0x34294>
   4a728:	ldrb	r3, [r0]
   4a72c:	cmp	r3, #40	; 0x28
   4a730:	bne	4a7f0 <ftello64@plt+0x342b0>
   4a734:	ldrb	r3, [r1]
   4a738:	cmp	r3, #40	; 0x28
   4a73c:	bne	4a7f0 <ftello64@plt+0x342b0>
   4a740:	mov	r1, sp
   4a744:	mov	r2, #10
   4a748:	add	r0, r0, #1
   4a74c:	bl	15ca0 <strtoul@plt>
   4a750:	ldr	r6, [sp]
   4a754:	mov	r1, sp
   4a758:	mov	r2, #10
   4a75c:	mov	r7, r0
   4a760:	add	r0, r4, #1
   4a764:	bl	15ca0 <strtoul@plt>
   4a768:	ldrb	r3, [r6]
   4a76c:	ldr	r1, [sp]
   4a770:	cmp	r3, #58	; 0x3a
   4a774:	bne	4a7f0 <ftello64@plt+0x342b0>
   4a778:	ldrb	r3, [r1]
   4a77c:	cmp	r3, #58	; 0x3a
   4a780:	bne	4a7f0 <ftello64@plt+0x342b0>
   4a784:	cmp	r7, r0
   4a788:	bne	4a7d4 <ftello64@plt+0x34294>
   4a78c:	cmp	r7, #0
   4a790:	add	r2, r6, #1
   4a794:	add	r3, r1, #1
   4a798:	beq	4a7cc <ftello64@plt+0x3428c>
   4a79c:	ldrb	ip, [r6, #1]
   4a7a0:	ldrb	r0, [r1, #1]
   4a7a4:	cmp	ip, r0
   4a7a8:	bne	4a7d4 <ftello64@plt+0x34294>
   4a7ac:	add	r0, r1, r7
   4a7b0:	b	4a7c4 <ftello64@plt+0x34284>
   4a7b4:	ldrb	ip, [r2, #1]!
   4a7b8:	ldrb	r1, [r3, #1]!
   4a7bc:	cmp	ip, r1
   4a7c0:	bne	4a7d4 <ftello64@plt+0x34294>
   4a7c4:	cmp	r3, r0
   4a7c8:	bne	4a7b4 <ftello64@plt+0x34274>
   4a7cc:	mov	r0, #0
   4a7d0:	b	4a7d8 <ftello64@plt+0x34298>
   4a7d4:	mov	r0, #1
   4a7d8:	ldr	r2, [sp, #4]
   4a7dc:	ldr	r3, [r5]
   4a7e0:	cmp	r2, r3
   4a7e4:	bne	4a7f8 <ftello64@plt+0x342b8>
   4a7e8:	add	sp, sp, #12
   4a7ec:	pop	{r4, r5, r6, r7, pc}
   4a7f0:	ldr	r0, [pc, #8]	; 4a800 <ftello64@plt+0x342c0>
   4a7f4:	bl	488a8 <ftello64@plt+0x32368>
   4a7f8:	bl	15748 <__stack_chk_fail@plt>
   4a7fc:	andeq	pc, r7, r8, lsl #15
   4a800:	andeq	fp, r6, r0, lsl #30
   4a804:	push	{r4, r5, r6, r7, r8, lr}
   4a808:	mov	r7, r0
   4a80c:	ldr	r4, [pc, #440]	; 4a9cc <ftello64@plt+0x3448c>
   4a810:	sub	sp, sp, #56	; 0x38
   4a814:	sub	r0, r0, #1
   4a818:	ldr	r3, [r4]
   4a81c:	rsb	ip, r7, #1
   4a820:	str	r3, [sp, #52]	; 0x34
   4a824:	add	r6, ip, r0
   4a828:	ldrb	r3, [r0, #1]!
   4a82c:	bic	r2, r3, #32
   4a830:	sub	r2, r2, #65	; 0x41
   4a834:	sub	r3, r3, #48	; 0x30
   4a838:	cmp	r3, #9
   4a83c:	cmphi	r2, #5
   4a840:	bls	4a824 <ftello64@plt+0x342e4>
   4a844:	cmp	r1, #0
   4a848:	strne	r6, [r1]
   4a84c:	cmp	r6, #0
   4a850:	beq	4a9b8 <ftello64@plt+0x34478>
   4a854:	add	lr, r6, #1
   4a858:	ldr	ip, [pc, #368]	; 4a9d0 <ftello64@plt+0x34490>
   4a85c:	lsr	lr, lr, #1
   4a860:	mov	r3, lr
   4a864:	add	r8, sp, #48	; 0x30
   4a868:	mov	r1, sp
   4a86c:	mov	r2, #58	; 0x3a
   4a870:	strh	r2, [sp, #48]	; 0x30
   4a874:	umull	r0, r2, ip, r3
   4a878:	lsr	r2, r2, #3
   4a87c:	add	r0, r2, r2, lsl #2
   4a880:	sub	r0, r3, r0, lsl #1
   4a884:	add	r0, r0, #48	; 0x30
   4a888:	strb	r0, [r8, #-1]!
   4a88c:	cmp	r3, #9
   4a890:	cmphi	r8, r1
   4a894:	movhi	r3, #1
   4a898:	movls	r3, #0
   4a89c:	cmp	r3, #0
   4a8a0:	mov	r3, r2
   4a8a4:	bne	4a874 <ftello64@plt+0x34334>
   4a8a8:	add	r0, sp, #50	; 0x32
   4a8ac:	add	lr, lr, #3
   4a8b0:	sub	r0, r0, r8
   4a8b4:	add	r0, lr, r0
   4a8b8:	bl	15364 <gcry_malloc@plt>
   4a8bc:	subs	r5, r0, #0
   4a8c0:	beq	4a9b8 <ftello64@plt+0x34478>
   4a8c4:	mov	r0, r5
   4a8c8:	mov	r3, #40	; 0x28
   4a8cc:	mov	r1, r8
   4a8d0:	strb	r3, [r0], #1
   4a8d4:	bl	156e8 <stpcpy@plt>
   4a8d8:	tst	r6, #1
   4a8dc:	bne	4a984 <ftello64@plt+0x34444>
   4a8e0:	cmp	r6, #1
   4a8e4:	bls	4a9c0 <ftello64@plt+0x34480>
   4a8e8:	sub	r1, r6, #2
   4a8ec:	add	r7, r7, #2
   4a8f0:	add	r1, r0, r1, lsr #1
   4a8f4:	add	r1, r1, #1
   4a8f8:	ldrb	r3, [r7, #-2]
   4a8fc:	cmp	r3, #57	; 0x39
   4a900:	lslls	r3, r3, #4
   4a904:	andls	r3, r3, #240	; 0xf0
   4a908:	bls	4a920 <ftello64@plt+0x343e0>
   4a90c:	cmp	r3, #70	; 0x46
   4a910:	subls	r3, r3, #55	; 0x37
   4a914:	subhi	r3, r3, #87	; 0x57
   4a918:	lsl	r3, r3, #4
   4a91c:	uxtb	r3, r3
   4a920:	ldrb	r2, [r7, #-1]
   4a924:	cmp	r2, #57	; 0x39
   4a928:	subls	r2, r2, #48	; 0x30
   4a92c:	uxtbls	r2, r2
   4a930:	bls	4a944 <ftello64@plt+0x34404>
   4a934:	cmp	r2, #70	; 0x46
   4a938:	subls	r2, r2, #55	; 0x37
   4a93c:	subhi	r2, r2, #87	; 0x57
   4a940:	uxtb	r2, r2
   4a944:	add	r3, r3, r2
   4a948:	strb	r3, [r0], #1
   4a94c:	cmp	r0, r1
   4a950:	add	r7, r7, #2
   4a954:	bne	4a8f8 <ftello64@plt+0x343b8>
   4a958:	mov	r2, #41	; 0x29
   4a95c:	mov	r3, #0
   4a960:	strb	r2, [r1]
   4a964:	strb	r3, [r1, #1]
   4a968:	ldr	r2, [sp, #52]	; 0x34
   4a96c:	ldr	r3, [r4]
   4a970:	mov	r0, r5
   4a974:	cmp	r2, r3
   4a978:	bne	4a9c8 <ftello64@plt+0x34488>
   4a97c:	add	sp, sp, #56	; 0x38
   4a980:	pop	{r4, r5, r6, r7, r8, pc}
   4a984:	ldrb	r3, [r7]
   4a988:	cmp	r3, #57	; 0x39
   4a98c:	subls	r3, r3, #48	; 0x30
   4a990:	uxtbls	r3, r3
   4a994:	bls	4a9a8 <ftello64@plt+0x34468>
   4a998:	cmp	r3, #70	; 0x46
   4a99c:	subls	r3, r3, #55	; 0x37
   4a9a0:	subhi	r3, r3, #87	; 0x57
   4a9a4:	uxtb	r3, r3
   4a9a8:	add	r7, r7, #1
   4a9ac:	strb	r3, [r0], #1
   4a9b0:	sub	r6, r6, #1
   4a9b4:	b	4a8e0 <ftello64@plt+0x343a0>
   4a9b8:	mov	r5, #0
   4a9bc:	b	4a968 <ftello64@plt+0x34428>
   4a9c0:	mov	r1, r0
   4a9c4:	b	4a958 <ftello64@plt+0x34418>
   4a9c8:	bl	15748 <__stack_chk_fail@plt>
   4a9cc:	andeq	pc, r7, r8, lsl #15
   4a9d0:	stclgt	12, cr12, [ip], {205}	; 0xcd
   4a9d4:	push	{r4, r5, r6, r7, lr}
   4a9d8:	sub	sp, sp, #60	; 0x3c
   4a9dc:	ldr	r4, [pc, #708]	; 4aca8 <ftello64@plt+0x34768>
   4a9e0:	cmp	r0, #0
   4a9e4:	ldr	r3, [r4]
   4a9e8:	str	r3, [sp, #52]	; 0x34
   4a9ec:	beq	4aa00 <ftello64@plt+0x344c0>
   4a9f0:	ldrb	r3, [r0]
   4a9f4:	cmp	r3, #40	; 0x28
   4a9f8:	beq	4aa18 <ftello64@plt+0x344d8>
   4a9fc:	mov	r0, #0
   4aa00:	ldr	r2, [sp, #52]	; 0x34
   4aa04:	ldr	r3, [r4]
   4aa08:	cmp	r2, r3
   4aa0c:	bne	4aca4 <ftello64@plt+0x34764>
   4aa10:	add	sp, sp, #60	; 0x3c
   4aa14:	pop	{r4, r5, r6, r7, pc}
   4aa18:	ldrb	r2, [r0, #1]
   4aa1c:	add	r5, r0, #1
   4aa20:	sub	r1, r2, #48	; 0x30
   4aa24:	uxtb	r3, r1
   4aa28:	cmp	r3, #9
   4aa2c:	bhi	4a9fc <ftello64@plt+0x344bc>
   4aa30:	mov	r3, #0
   4aa34:	b	4aa4c <ftello64@plt+0x3450c>
   4aa38:	sub	r1, r2, #48	; 0x30
   4aa3c:	mov	r5, r7
   4aa40:	uxtb	r2, r1
   4aa44:	cmp	r2, #9
   4aa48:	bhi	4a9fc <ftello64@plt+0x344bc>
   4aa4c:	ldrb	r2, [r5, #1]
   4aa50:	add	r3, r3, r3, lsl #2
   4aa54:	add	r7, r5, #1
   4aa58:	subs	ip, r2, #58	; 0x3a
   4aa5c:	movne	ip, #1
   4aa60:	cmp	r2, #0
   4aa64:	movne	r0, ip
   4aa68:	moveq	r0, #0
   4aa6c:	cmp	r0, #0
   4aa70:	add	r3, r1, r3, lsl #1
   4aa74:	bne	4aa38 <ftello64@plt+0x344f8>
   4aa78:	cmp	r3, #7
   4aa7c:	moveq	r6, ip
   4aa80:	orrne	r6, ip, #1
   4aa84:	cmp	r6, #0
   4aa88:	bne	4aa00 <ftello64@plt+0x344c0>
   4aa8c:	mov	r2, #7
   4aa90:	ldr	r1, [pc, #532]	; 4acac <ftello64@plt+0x3476c>
   4aa94:	add	r0, r5, #2
   4aa98:	bl	156b8 <memcmp@plt>
   4aa9c:	cmp	r0, #0
   4aaa0:	bne	4a9fc <ftello64@plt+0x344bc>
   4aaa4:	ldrb	r3, [r7, #8]
   4aaa8:	cmp	r3, #40	; 0x28
   4aaac:	bne	4aa00 <ftello64@plt+0x344c0>
   4aab0:	add	r1, r5, #10
   4aab4:	mov	r6, #1
   4aab8:	ldrb	r3, [r1]
   4aabc:	cmp	r3, #40	; 0x28
   4aac0:	addeq	r6, r6, #1
   4aac4:	addeq	r1, r1, #1
   4aac8:	beq	4aab8 <ftello64@plt+0x34578>
   4aacc:	cmp	r3, #41	; 0x29
   4aad0:	beq	4ab40 <ftello64@plt+0x34600>
   4aad4:	sub	ip, r3, #48	; 0x30
   4aad8:	uxtb	r3, ip
   4aadc:	cmp	r3, #9
   4aae0:	bhi	4aa00 <ftello64@plt+0x344c0>
   4aae4:	mov	r2, #0
   4aae8:	b	4ab00 <ftello64@plt+0x345c0>
   4aaec:	sub	ip, r3, #48	; 0x30
   4aaf0:	mov	r1, lr
   4aaf4:	uxtb	r3, ip
   4aaf8:	cmp	r3, #9
   4aafc:	bhi	4aa00 <ftello64@plt+0x344c0>
   4ab00:	ldrb	r3, [r1, #1]
   4ab04:	add	r2, r2, r2, lsl #2
   4ab08:	add	lr, r1, #1
   4ab0c:	subs	r5, r3, #58	; 0x3a
   4ab10:	movne	r5, #1
   4ab14:	cmp	r3, #0
   4ab18:	cmpne	r3, #58	; 0x3a
   4ab1c:	add	r2, ip, r2, lsl #1
   4ab20:	bne	4aaec <ftello64@plt+0x345ac>
   4ab24:	cmp	r2, #0
   4ab28:	moveq	r5, #1
   4ab2c:	cmp	r5, #0
   4ab30:	bne	4aa00 <ftello64@plt+0x344c0>
   4ab34:	add	r2, r2, #2
   4ab38:	add	r1, r1, r2
   4ab3c:	b	4aab8 <ftello64@plt+0x34578>
   4ab40:	subs	r6, r6, #1
   4ab44:	add	r3, r1, #1
   4ab48:	movne	r1, r3
   4ab4c:	bne	4aab8 <ftello64@plt+0x34578>
   4ab50:	ldrb	r3, [r1, #1]
   4ab54:	cmp	r3, #40	; 0x28
   4ab58:	bne	4a9fc <ftello64@plt+0x344bc>
   4ab5c:	ldrb	r3, [r1, #2]
   4ab60:	add	r1, r1, #2
   4ab64:	sub	r2, r3, #48	; 0x30
   4ab68:	uxtb	r3, r2
   4ab6c:	cmp	r3, #9
   4ab70:	bls	4ab8c <ftello64@plt+0x3464c>
   4ab74:	b	4a9fc <ftello64@plt+0x344bc>
   4ab78:	sub	r2, r3, #48	; 0x30
   4ab7c:	mov	r1, lr
   4ab80:	uxtb	r3, r2
   4ab84:	cmp	r3, #9
   4ab88:	bhi	4a9fc <ftello64@plt+0x344bc>
   4ab8c:	ldrb	r3, [r1, #1]
   4ab90:	add	r6, r6, r6, lsl #2
   4ab94:	add	lr, r1, #1
   4ab98:	subs	ip, r3, #58	; 0x3a
   4ab9c:	movne	ip, #1
   4aba0:	cmp	r3, #0
   4aba4:	movne	r0, ip
   4aba8:	moveq	r0, #0
   4abac:	cmp	r0, #0
   4abb0:	add	r6, r2, r6, lsl #1
   4abb4:	bne	4ab78 <ftello64@plt+0x34638>
   4abb8:	cmp	r6, #4
   4abbc:	moveq	r6, ip
   4abc0:	orrne	r6, ip, #1
   4abc4:	cmp	r6, #0
   4abc8:	bne	4aa00 <ftello64@plt+0x344c0>
   4abcc:	ldrb	r3, [r1, #2]
   4abd0:	cmp	r3, #104	; 0x68
   4abd4:	bne	4a9fc <ftello64@plt+0x344bc>
   4abd8:	ldrb	r3, [r1, #3]
   4abdc:	cmp	r3, #97	; 0x61
   4abe0:	bne	4a9fc <ftello64@plt+0x344bc>
   4abe4:	ldrb	r3, [r1, #4]
   4abe8:	cmp	r3, #115	; 0x73
   4abec:	bne	4a9fc <ftello64@plt+0x344bc>
   4abf0:	ldrb	r3, [r1, #5]
   4abf4:	cmp	r3, #104	; 0x68
   4abf8:	bne	4a9fc <ftello64@plt+0x344bc>
   4abfc:	ldrb	r3, [lr, #5]
   4ac00:	mov	r0, r6
   4ac04:	add	r1, r1, #6
   4ac08:	sub	r2, r3, #48	; 0x30
   4ac0c:	uxtb	r3, r2
   4ac10:	cmp	r3, #9
   4ac14:	movls	r5, r6
   4ac18:	bls	4ac34 <ftello64@plt+0x346f4>
   4ac1c:	b	4aa00 <ftello64@plt+0x344c0>
   4ac20:	sub	r2, r3, #48	; 0x30
   4ac24:	mov	r1, ip
   4ac28:	uxtb	r3, r2
   4ac2c:	cmp	r3, #9
   4ac30:	bhi	4aa00 <ftello64@plt+0x344c0>
   4ac34:	ldrb	r3, [r1, #1]
   4ac38:	add	r5, r5, r5, lsl #2
   4ac3c:	add	ip, r1, #1
   4ac40:	subs	lr, r3, #58	; 0x3a
   4ac44:	movne	lr, #1
   4ac48:	cmp	r3, #0
   4ac4c:	cmpne	r3, #58	; 0x3a
   4ac50:	add	r5, r2, r5, lsl #1
   4ac54:	bne	4ac20 <ftello64@plt+0x346e0>
   4ac58:	cmp	r5, #0
   4ac5c:	movne	r6, lr
   4ac60:	moveq	r6, #1
   4ac64:	cmp	r6, #0
   4ac68:	bne	4aa00 <ftello64@plt+0x344c0>
   4ac6c:	add	r3, r5, #1
   4ac70:	cmp	r3, #49	; 0x31
   4ac74:	add	r1, r1, #2
   4ac78:	bhi	4aa00 <ftello64@plt+0x344c0>
   4ac7c:	mov	r2, r5
   4ac80:	mov	r0, sp
   4ac84:	mov	r3, #50	; 0x32
   4ac88:	bl	158c8 <__memcpy_chk@plt>
   4ac8c:	add	r3, sp, #56	; 0x38
   4ac90:	add	r5, r3, r5
   4ac94:	mov	r0, sp
   4ac98:	strb	r6, [r5, #-56]	; 0xffffffc8
   4ac9c:	bl	15c7c <gcry_md_map_name@plt>
   4aca0:	b	4aa00 <ftello64@plt+0x344c0>
   4aca4:	bl	15748 <__stack_chk_fail@plt>
   4aca8:	andeq	pc, r7, r8, lsl #15
   4acac:	andeq	r1, r6, r4, lsl #9
   4acb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4acb4:	mov	ip, r1
   4acb8:	ldr	r5, [pc, #804]	; 4afe4 <ftello64@plt+0x34aa4>
   4acbc:	mov	r6, r0
   4acc0:	mov	r7, r2
   4acc4:	mov	r4, r3
   4acc8:	ldm	r5!, {r0, r1, r2, r3}
   4accc:	sub	sp, sp, #140	; 0x8c
   4acd0:	add	lr, sp, #32
   4acd4:	ldr	sl, [pc, #780]	; 4afe8 <ftello64@plt+0x34aa8>
   4acd8:	stmia	lr!, {r0, r1, r2, r3}
   4acdc:	cmp	ip, #0
   4ace0:	ldm	r5, {r0, r1, r2}
   4ace4:	ldr	r3, [pc, #768]	; 4afec <ftello64@plt+0x34aac>
   4ace8:	ldr	r5, [sl]
   4acec:	stmia	lr!, {r0, r1}
   4acf0:	ldm	r3, {r0, r1}
   4acf4:	ldr	r3, [pc, #756]	; 4aff0 <ftello64@plt+0x34ab0>
   4acf8:	strb	r2, [lr]
   4acfc:	str	r3, [sp, #20]
   4ad00:	ldr	r3, [sp, #176]	; 0xb0
   4ad04:	str	r0, [sp, #24]
   4ad08:	strh	r1, [sp, #28]
   4ad0c:	str	r5, [sp, #132]	; 0x84
   4ad10:	str	r3, [sp, #8]
   4ad14:	beq	4af68 <ftello64@plt+0x34a28>
   4ad18:	ldrb	r3, [r6]
   4ad1c:	cmp	r3, #0
   4ad20:	movne	r5, ip
   4ad24:	addne	ip, ip, #1
   4ad28:	bne	4aeac <ftello64@plt+0x3496c>
   4ad2c:	add	r3, r6, #1
   4ad30:	b	4ad48 <ftello64@plt+0x34808>
   4ad34:	ldrb	r2, [r3]
   4ad38:	add	r3, r3, #1
   4ad3c:	cmp	r2, #0
   4ad40:	bne	4aeac <ftello64@plt+0x3496c>
   4ad44:	mov	ip, r5
   4ad48:	subs	r5, ip, #1
   4ad4c:	mov	r6, r3
   4ad50:	bne	4ad34 <ftello64@plt+0x347f4>
   4ad54:	cmp	r4, #0
   4ad58:	beq	4afb8 <ftello64@plt+0x34a78>
   4ad5c:	ldrb	r5, [r7]
   4ad60:	cmp	r5, #0
   4ad64:	moveq	ip, #1
   4ad68:	bne	4af98 <ftello64@plt+0x34a58>
   4ad6c:	add	r3, r7, #1
   4ad70:	b	4ad80 <ftello64@plt+0x34840>
   4ad74:	ldrb	r2, [r3], #1
   4ad78:	cmp	r2, #0
   4ad7c:	bne	4af00 <ftello64@plt+0x349c0>
   4ad80:	subs	r4, r4, #1
   4ad84:	mov	r7, r3
   4ad88:	bne	4ad74 <ftello64@plt+0x34834>
   4ad8c:	cmp	r5, #0
   4ad90:	bne	4af3c <ftello64@plt+0x349fc>
   4ad94:	mov	fp, #1
   4ad98:	mov	r8, fp
   4ad9c:	mov	r9, fp
   4ada0:	mov	r4, r5
   4ada4:	str	fp, [sp]
   4ada8:	str	fp, [sp, #12]
   4adac:	str	ip, [sp, #4]
   4adb0:	mov	r3, ip
   4adb4:	ldr	r2, [pc, #568]	; 4aff4 <ftello64@plt+0x34ab4>
   4adb8:	mov	r1, #35	; 0x23
   4adbc:	add	r0, sp, #60	; 0x3c
   4adc0:	bl	16060 <gpgrt_snprintf@plt>
   4adc4:	mov	r3, fp
   4adc8:	ldr	r2, [pc, #548]	; 4aff4 <ftello64@plt+0x34ab4>
   4adcc:	mov	r1, #35	; 0x23
   4add0:	add	r0, sp, #96	; 0x60
   4add4:	bl	16060 <gpgrt_snprintf@plt>
   4add8:	add	r0, sp, #60	; 0x3c
   4addc:	bl	15cb8 <strlen@plt>
   4ade0:	mov	fp, r0
   4ade4:	add	r0, sp, #96	; 0x60
   4ade8:	bl	15cb8 <strlen@plt>
   4adec:	ldr	r3, [sp]
   4adf0:	add	r8, r3, r8
   4adf4:	ldr	r3, [sp, #4]
   4adf8:	add	r8, r8, r3
   4adfc:	add	r8, fp, r8
   4ae00:	add	r0, r0, r8
   4ae04:	add	r0, r0, #32
   4ae08:	bl	15364 <gcry_malloc@plt>
   4ae0c:	subs	r8, r0, #0
   4ae10:	beq	4ae90 <ftello64@plt+0x34950>
   4ae14:	add	r1, sp, #32
   4ae18:	bl	156e8 <stpcpy@plt>
   4ae1c:	add	r1, sp, #60	; 0x3c
   4ae20:	bl	156e8 <stpcpy@plt>
   4ae24:	cmp	r9, #0
   4ae28:	mov	r2, r4
   4ae2c:	mov	r1, r6
   4ae30:	mov	r3, r0
   4ae34:	addne	r3, r0, #1
   4ae38:	mov	r0, r3
   4ae3c:	bl	15610 <memcpy@plt>
   4ae40:	add	r1, sp, #24
   4ae44:	add	r0, r0, r4
   4ae48:	bl	156e8 <stpcpy@plt>
   4ae4c:	add	r1, sp, #96	; 0x60
   4ae50:	bl	156e8 <stpcpy@plt>
   4ae54:	ldr	r2, [sp, #12]
   4ae58:	mov	r1, r7
   4ae5c:	cmp	r2, #0
   4ae60:	mov	r2, r5
   4ae64:	mov	r3, r0
   4ae68:	addne	r3, r0, #1
   4ae6c:	mov	r0, r3
   4ae70:	bl	15610 <memcpy@plt>
   4ae74:	add	r1, sp, #20
   4ae78:	add	r0, r0, r5
   4ae7c:	bl	156e8 <stpcpy@plt>
   4ae80:	ldr	r3, [sp, #8]
   4ae84:	cmp	r3, #0
   4ae88:	subne	r0, r0, r8
   4ae8c:	strne	r0, [r3]
   4ae90:	ldr	r2, [sp, #132]	; 0x84
   4ae94:	ldr	r3, [sl]
   4ae98:	mov	r0, r8
   4ae9c:	cmp	r2, r3
   4aea0:	bne	4afe0 <ftello64@plt+0x34aa0>
   4aea4:	add	sp, sp, #140	; 0x8c
   4aea8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4aeac:	cmp	r4, #0
   4aeb0:	beq	4af3c <ftello64@plt+0x349fc>
   4aeb4:	ldrb	r3, [r7]
   4aeb8:	cmp	r3, #0
   4aebc:	beq	4ad6c <ftello64@plt+0x3482c>
   4aec0:	add	r3, r4, ip
   4aec4:	str	r3, [sp, #4]
   4aec8:	ldrb	r9, [r6]
   4aecc:	mov	r3, r5
   4aed0:	lsr	r9, r9, #7
   4aed4:	add	ip, r9, r5
   4aed8:	mov	r5, r4
   4aedc:	mov	r4, r3
   4aee0:	ldrsb	r3, [r7]
   4aee4:	str	r9, [sp]
   4aee8:	cmp	r3, #0
   4aeec:	bge	4af2c <ftello64@plt+0x349ec>
   4aef0:	mov	r8, #1
   4aef4:	str	r8, [sp, #12]
   4aef8:	add	fp, r5, r8
   4aefc:	b	4adb0 <ftello64@plt+0x34870>
   4af00:	add	r3, r4, ip
   4af04:	cmp	r5, #0
   4af08:	str	r3, [sp, #4]
   4af0c:	bne	4aec8 <ftello64@plt+0x34988>
   4af10:	mov	r5, r4
   4af14:	mov	r4, #0
   4af18:	mov	r9, #1
   4af1c:	str	r9, [sp]
   4af20:	ldrsb	r3, [r7]
   4af24:	cmp	r3, #0
   4af28:	blt	4aef0 <ftello64@plt+0x349b0>
   4af2c:	mov	r8, #0
   4af30:	str	r8, [sp, #12]
   4af34:	mov	fp, r5
   4af38:	b	4adb0 <ftello64@plt+0x34870>
   4af3c:	ldrb	r9, [r6]
   4af40:	mov	r8, #1
   4af44:	str	ip, [sp, #4]
   4af48:	mov	r4, r5
   4af4c:	lsr	r9, r9, #7
   4af50:	add	ip, r9, r5
   4af54:	mov	r5, #0
   4af58:	str	r9, [sp]
   4af5c:	str	r8, [sp, #12]
   4af60:	add	fp, r5, r8
   4af64:	b	4adb0 <ftello64@plt+0x34870>
   4af68:	cmp	r4, #0
   4af6c:	bne	4ad5c <ftello64@plt+0x3481c>
   4af70:	mov	r3, #1
   4af74:	str	r3, [sp, #4]
   4af78:	mov	fp, r3
   4af7c:	mov	r8, r3
   4af80:	mov	ip, r3
   4af84:	str	r3, [sp]
   4af88:	mov	r9, r3
   4af8c:	str	r3, [sp, #12]
   4af90:	mov	r5, r4
   4af94:	b	4adb0 <ftello64@plt+0x34870>
   4af98:	mov	ip, #1
   4af9c:	add	r3, r4, ip
   4afa0:	mov	r5, r4
   4afa4:	str	ip, [sp]
   4afa8:	mov	r9, ip
   4afac:	str	r3, [sp, #4]
   4afb0:	mov	r4, #0
   4afb4:	b	4af20 <ftello64@plt+0x349e0>
   4afb8:	mov	r3, #1
   4afbc:	mov	r8, r3
   4afc0:	str	r3, [sp, #4]
   4afc4:	mov	ip, r3
   4afc8:	str	r3, [sp]
   4afcc:	mov	r9, r3
   4afd0:	str	r3, [sp, #12]
   4afd4:	mov	fp, r3
   4afd8:	mov	r5, r4
   4afdc:	b	4adb0 <ftello64@plt+0x34870>
   4afe0:	bl	15748 <__stack_chk_fail@plt>
   4afe4:	andeq	fp, r6, r0, lsr pc
   4afe8:	andeq	pc, r7, r8, lsl #15
   4afec:	andeq	fp, r6, ip, asr #30
   4aff0:	eoreq	r2, r9, r9, lsr #18
   4aff4:	andeq	r3, r6, ip, asr fp
   4aff8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4affc:	sub	sp, sp, #60	; 0x3c
   4b000:	ldr	r5, [pc, #848]	; 4b358 <ftello64@plt+0x34e18>
   4b004:	ldrd	r8, [sp, #96]	; 0x60
   4b008:	mov	r7, r3
   4b00c:	mov	ip, #0
   4b010:	ldr	lr, [r5]
   4b014:	add	r4, sp, #28
   4b018:	str	ip, [r2]
   4b01c:	str	r0, [sp, #16]
   4b020:	str	ip, [r7]
   4b024:	str	r1, [sp, #24]
   4b028:	str	ip, [r8]
   4b02c:	mov	r6, r2
   4b030:	str	r4, [sp]
   4b034:	add	r3, sp, #20
   4b038:	add	r2, sp, #32
   4b03c:	str	ip, [r9]
   4b040:	add	r1, sp, #24
   4b044:	add	r0, sp, #16
   4b048:	str	lr, [sp, #52]	; 0x34
   4b04c:	str	ip, [sp, #36]	; 0x24
   4b050:	str	ip, [sp, #40]	; 0x28
   4b054:	str	ip, [sp, #32]
   4b058:	bl	49fac <ftello64@plt+0x33a6c>
   4b05c:	cmp	r0, #0
   4b060:	beq	4b07c <ftello64@plt+0x34b3c>
   4b064:	ldr	r2, [sp, #52]	; 0x34
   4b068:	ldr	r3, [r5]
   4b06c:	cmp	r2, r3
   4b070:	bne	4b354 <ftello64@plt+0x34e14>
   4b074:	add	sp, sp, #60	; 0x3c
   4b078:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b07c:	str	r4, [sp]
   4b080:	add	r3, sp, #20
   4b084:	add	r2, sp, #32
   4b088:	add	r1, sp, #24
   4b08c:	add	r0, sp, #16
   4b090:	bl	49fac <ftello64@plt+0x33a6c>
   4b094:	cmp	r0, #0
   4b098:	bne	4b064 <ftello64@plt+0x34b24>
   4b09c:	ldr	r1, [sp, #20]
   4b0a0:	cmp	r1, #0
   4b0a4:	beq	4b130 <ftello64@plt+0x34bf0>
   4b0a8:	ldr	r2, [sp, #28]
   4b0ac:	cmp	r2, #10
   4b0b0:	bne	4b130 <ftello64@plt+0x34bf0>
   4b0b4:	ldr	r0, [pc, #672]	; 4b35c <ftello64@plt+0x34e1c>
   4b0b8:	bl	156b8 <memcmp@plt>
   4b0bc:	cmp	r0, #0
   4b0c0:	bne	4b130 <ftello64@plt+0x34bf0>
   4b0c4:	str	r4, [sp]
   4b0c8:	add	r3, sp, #20
   4b0cc:	add	r2, sp, #32
   4b0d0:	add	r1, sp, #24
   4b0d4:	add	r0, sp, #16
   4b0d8:	bl	49fac <ftello64@plt+0x33a6c>
   4b0dc:	cmp	r0, #0
   4b0e0:	bne	4b064 <ftello64@plt+0x34b24>
   4b0e4:	str	r4, [sp]
   4b0e8:	add	r3, sp, #20
   4b0ec:	add	r2, sp, #32
   4b0f0:	add	r1, sp, #24
   4b0f4:	add	r0, sp, #16
   4b0f8:	bl	49fac <ftello64@plt+0x33a6c>
   4b0fc:	cmp	r0, #0
   4b100:	bne	4b064 <ftello64@plt+0x34b24>
   4b104:	ldr	r3, [sp, #20]
   4b108:	cmp	r3, #0
   4b10c:	beq	4b128 <ftello64@plt+0x34be8>
   4b110:	ldr	r2, [sp, #28]
   4b114:	cmp	r2, #3
   4b118:	bne	4b128 <ftello64@plt+0x34be8>
   4b11c:	ldrb	r2, [r3]
   4b120:	cmp	r2, #114	; 0x72
   4b124:	beq	4b138 <ftello64@plt+0x34bf8>
   4b128:	mov	r0, #41	; 0x29
   4b12c:	b	4b064 <ftello64@plt+0x34b24>
   4b130:	mov	r0, #6
   4b134:	b	4b064 <ftello64@plt+0x34b24>
   4b138:	ldrb	r2, [r3, #1]!
   4b13c:	cmp	r2, #115	; 0x73
   4b140:	bne	4b128 <ftello64@plt+0x34be8>
   4b144:	ldrb	r3, [r3, #1]
   4b148:	cmp	r3, #97	; 0x61
   4b14c:	streq	r6, [sp, #12]
   4b150:	ldreq	fp, [sp, #32]
   4b154:	bne	4b128 <ftello64@plt+0x34be8>
   4b158:	str	r4, [sp]
   4b15c:	add	r3, sp, #20
   4b160:	add	r2, sp, #32
   4b164:	add	r1, sp, #24
   4b168:	add	r0, sp, #16
   4b16c:	bl	49fac <ftello64@plt+0x33a6c>
   4b170:	cmp	r0, #0
   4b174:	bne	4b064 <ftello64@plt+0x34b24>
   4b178:	ldr	r2, [sp, #32]
   4b17c:	cmp	r2, fp
   4b180:	movlt	r3, #0
   4b184:	movge	r3, #1
   4b188:	cmp	r2, #0
   4b18c:	moveq	r3, #0
   4b190:	cmp	r3, #0
   4b194:	beq	4b2ec <ftello64@plt+0x34dac>
   4b198:	ldr	r6, [sp, #20]
   4b19c:	cmp	r6, #0
   4b1a0:	bne	4b33c <ftello64@plt+0x34dfc>
   4b1a4:	str	r4, [sp]
   4b1a8:	add	r3, sp, #20
   4b1ac:	add	r2, sp, #32
   4b1b0:	add	r1, sp, #24
   4b1b4:	add	r0, sp, #16
   4b1b8:	bl	49fac <ftello64@plt+0x33a6c>
   4b1bc:	cmp	r0, #0
   4b1c0:	bne	4b064 <ftello64@plt+0x34b24>
   4b1c4:	ldr	r3, [sp, #20]
   4b1c8:	cmp	r3, #0
   4b1cc:	beq	4b1dc <ftello64@plt+0x34c9c>
   4b1d0:	ldr	r2, [sp, #28]
   4b1d4:	cmp	r2, #1
   4b1d8:	beq	4b228 <ftello64@plt+0x34ce8>
   4b1dc:	ldr	r6, [sp, #32]
   4b1e0:	b	4b204 <ftello64@plt+0x34cc4>
   4b1e4:	ldr	r2, [sp, #32]
   4b1e8:	cmp	r2, r6
   4b1ec:	movlt	r3, #0
   4b1f0:	movge	r3, #1
   4b1f4:	cmp	r2, #0
   4b1f8:	moveq	r3, #0
   4b1fc:	cmp	r3, #0
   4b200:	beq	4b158 <ftello64@plt+0x34c18>
   4b204:	str	r4, [sp]
   4b208:	add	r3, sp, #20
   4b20c:	add	r2, sp, #32
   4b210:	add	r1, sp, #24
   4b214:	add	r0, sp, #16
   4b218:	bl	49fac <ftello64@plt+0x33a6c>
   4b21c:	cmp	r0, #0
   4b220:	beq	4b1e4 <ftello64@plt+0x34ca4>
   4b224:	b	4b064 <ftello64@plt+0x34b24>
   4b228:	ldrb	r3, [r3]
   4b22c:	cmp	r3, #101	; 0x65
   4b230:	beq	4b2dc <ftello64@plt+0x34d9c>
   4b234:	cmp	r3, #110	; 0x6e
   4b238:	bne	4b2d4 <ftello64@plt+0x34d94>
   4b23c:	ldr	r3, [sp, #36]	; 0x24
   4b240:	add	sl, sp, #44	; 0x2c
   4b244:	add	r6, sp, #36	; 0x24
   4b248:	cmp	r3, #0
   4b24c:	bne	4b34c <ftello64@plt+0x34e0c>
   4b250:	str	r4, [sp]
   4b254:	add	r3, sp, #20
   4b258:	add	r2, sp, #32
   4b25c:	add	r1, sp, #24
   4b260:	add	r0, sp, #16
   4b264:	bl	49fac <ftello64@plt+0x33a6c>
   4b268:	cmp	r0, #0
   4b26c:	bne	4b064 <ftello64@plt+0x34b24>
   4b270:	ldr	r3, [sp, #20]
   4b274:	cmp	r3, #0
   4b278:	cmpne	r6, #0
   4b27c:	beq	4b1dc <ftello64@plt+0x34c9c>
   4b280:	ldr	r1, [sp, #28]
   4b284:	cmp	r1, #0
   4b288:	beq	4b2c8 <ftello64@plt+0x34d88>
   4b28c:	ldrb	r2, [r3]
   4b290:	cmp	r2, #0
   4b294:	bne	4b344 <ftello64@plt+0x34e04>
   4b298:	add	r1, r3, r1
   4b29c:	add	r2, r3, #1
   4b2a0:	b	4b2b0 <ftello64@plt+0x34d70>
   4b2a4:	ldrb	lr, [r2], #1
   4b2a8:	cmp	lr, #0
   4b2ac:	bne	4b334 <ftello64@plt+0x34df4>
   4b2b0:	sub	ip, r1, r2
   4b2b4:	cmp	r1, r2
   4b2b8:	mov	r3, r2
   4b2bc:	str	r2, [sp, #20]
   4b2c0:	str	ip, [sp, #28]
   4b2c4:	bne	4b2a4 <ftello64@plt+0x34d64>
   4b2c8:	str	r3, [r6]
   4b2cc:	str	r0, [sl]
   4b2d0:	b	4b1dc <ftello64@plt+0x34c9c>
   4b2d4:	mov	sl, r6
   4b2d8:	b	4b250 <ftello64@plt+0x34d10>
   4b2dc:	ldr	r3, [sp, #40]	; 0x28
   4b2e0:	add	sl, sp, #48	; 0x30
   4b2e4:	add	r6, sp, #40	; 0x28
   4b2e8:	b	4b248 <ftello64@plt+0x34d08>
   4b2ec:	ldr	r3, [sp, #36]	; 0x24
   4b2f0:	ldr	r6, [sp, #12]
   4b2f4:	cmp	r3, #0
   4b2f8:	beq	4b130 <ftello64@plt+0x34bf0>
   4b2fc:	ldr	r2, [sp, #44]	; 0x2c
   4b300:	cmp	r2, #0
   4b304:	beq	4b130 <ftello64@plt+0x34bf0>
   4b308:	ldr	r1, [sp, #40]	; 0x28
   4b30c:	cmp	r1, #0
   4b310:	beq	4b130 <ftello64@plt+0x34bf0>
   4b314:	ldr	ip, [sp, #48]	; 0x30
   4b318:	cmp	ip, #0
   4b31c:	beq	4b130 <ftello64@plt+0x34bf0>
   4b320:	str	r3, [r6]
   4b324:	str	r2, [r7]
   4b328:	str	r1, [r8]
   4b32c:	str	ip, [r9]
   4b330:	b	4b064 <ftello64@plt+0x34b24>
   4b334:	mov	r0, ip
   4b338:	b	4b2c8 <ftello64@plt+0x34d88>
   4b33c:	mov	r0, #104	; 0x68
   4b340:	b	4b064 <ftello64@plt+0x34b24>
   4b344:	mov	r0, r1
   4b348:	b	4b2c8 <ftello64@plt+0x34d88>
   4b34c:	mov	r0, #157	; 0x9d
   4b350:	b	4b064 <ftello64@plt+0x34b24>
   4b354:	bl	15748 <__stack_chk_fail@plt>
   4b358:	andeq	pc, r7, r8, lsl #15
   4b35c:	andeq	r1, r6, ip, lsl #9
   4b360:	push	{r4, r5, r6, r7, r8, r9, lr}
   4b364:	sub	sp, sp, #20
   4b368:	ldr	r5, [pc, #272]	; 4b480 <ftello64@plt+0x34f40>
   4b36c:	mov	r1, #1
   4b370:	ldr	r3, [r5]
   4b374:	str	r3, [sp, #12]
   4b378:	bl	161c8 <gcry_sexp_nth@plt>
   4b37c:	subs	r7, r0, #0
   4b380:	beq	4b3a4 <ftello64@plt+0x34e64>
   4b384:	mov	r1, #0
   4b388:	mov	r2, sp
   4b38c:	bl	157fc <gcry_sexp_nth_data@plt>
   4b390:	subs	r1, r0, #0
   4b394:	beq	4b3a4 <ftello64@plt+0x34e64>
   4b398:	ldr	r4, [sp]
   4b39c:	cmp	r4, #5
   4b3a0:	bls	4b3cc <ftello64@plt+0x34e8c>
   4b3a4:	mov	r6, #0
   4b3a8:	mov	r0, r7
   4b3ac:	bl	155c8 <gcry_sexp_release@plt>
   4b3b0:	ldr	r2, [sp, #12]
   4b3b4:	ldr	r3, [r5]
   4b3b8:	mov	r0, r6
   4b3bc:	cmp	r2, r3
   4b3c0:	bne	4b47c <ftello64@plt+0x34f3c>
   4b3c4:	add	sp, sp, #20
   4b3c8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4b3cc:	mov	r2, r4
   4b3d0:	mov	r3, #6
   4b3d4:	add	r0, sp, #4
   4b3d8:	bl	158c8 <__memcpy_chk@plt>
   4b3dc:	add	r3, sp, #16
   4b3e0:	add	r4, r3, r4
   4b3e4:	add	r0, sp, #4
   4b3e8:	mov	r8, #0
   4b3ec:	strb	r8, [r4, #-12]
   4b3f0:	bl	15ac0 <gcry_pk_map_name@plt>
   4b3f4:	cmp	r0, #18
   4b3f8:	mov	r6, r0
   4b3fc:	bne	4b3a8 <ftello64@plt+0x34e68>
   4b400:	mov	r2, r8
   4b404:	ldr	r1, [pc, #120]	; 4b484 <ftello64@plt+0x34f44>
   4b408:	mov	r0, r7
   4b40c:	bl	159c4 <gcry_sexp_find_token@plt>
   4b410:	subs	r8, r0, #0
   4b414:	beq	4b470 <ftello64@plt+0x34f30>
   4b418:	bl	16378 <gcry_sexp_length@plt>
   4b41c:	sub	r4, r0, #1
   4b420:	cmp	r4, #0
   4b424:	ble	4b470 <ftello64@plt+0x34f30>
   4b428:	ldr	r9, [pc, #88]	; 4b488 <ftello64@plt+0x34f48>
   4b42c:	b	4b438 <ftello64@plt+0x34ef8>
   4b430:	subs	r4, r4, #1
   4b434:	beq	4b470 <ftello64@plt+0x34f30>
   4b438:	mov	r2, sp
   4b43c:	mov	r1, r4
   4b440:	mov	r0, r8
   4b444:	bl	157fc <gcry_sexp_nth_data@plt>
   4b448:	cmp	r0, #0
   4b44c:	beq	4b430 <ftello64@plt+0x34ef0>
   4b450:	ldr	r2, [sp]
   4b454:	cmp	r2, #5
   4b458:	bne	4b430 <ftello64@plt+0x34ef0>
   4b45c:	mov	r1, r9
   4b460:	bl	156b8 <memcmp@plt>
   4b464:	cmp	r0, #0
   4b468:	bne	4b430 <ftello64@plt+0x34ef0>
   4b46c:	ldr	r6, [pc, #24]	; 4b48c <ftello64@plt+0x34f4c>
   4b470:	mov	r0, r8
   4b474:	bl	155c8 <gcry_sexp_release@plt>
   4b478:	b	4b3a8 <ftello64@plt+0x34e68>
   4b47c:	bl	15748 <__stack_chk_fail@plt>
   4b480:	andeq	pc, r7, r8, lsl #15
   4b484:	andeq	fp, r6, r4, asr pc
   4b488:	andeq	fp, r6, ip, asr pc
   4b48c:	andeq	r0, r0, pc, lsr #2
   4b490:	push	{r4, r5, lr}
   4b494:	sub	sp, sp, #12
   4b498:	ldr	r4, [pc, #88]	; 4b4f8 <ftello64@plt+0x34fb8>
   4b49c:	mov	r3, r1
   4b4a0:	mov	r2, r0
   4b4a4:	ldr	ip, [r4]
   4b4a8:	mov	r1, #0
   4b4ac:	mov	r0, sp
   4b4b0:	str	ip, [sp, #4]
   4b4b4:	bl	15628 <gcry_sexp_sscan@plt>
   4b4b8:	cmp	r0, #0
   4b4bc:	movne	r5, #0
   4b4c0:	bne	4b4d8 <ftello64@plt+0x34f98>
   4b4c4:	ldr	r0, [sp]
   4b4c8:	bl	4b360 <ftello64@plt+0x34e20>
   4b4cc:	mov	r5, r0
   4b4d0:	ldr	r0, [sp]
   4b4d4:	bl	155c8 <gcry_sexp_release@plt>
   4b4d8:	ldr	r2, [sp, #4]
   4b4dc:	ldr	r3, [r4]
   4b4e0:	mov	r0, r5
   4b4e4:	cmp	r2, r3
   4b4e8:	bne	4b4f4 <ftello64@plt+0x34fb4>
   4b4ec:	add	sp, sp, #12
   4b4f0:	pop	{r4, r5, pc}
   4b4f4:	bl	15748 <__stack_chk_fail@plt>
   4b4f8:	andeq	pc, r7, r8, lsl #15
   4b4fc:	andeq	r0, r0, r0
   4b500:	ldrb	r3, [r0, #1]
   4b504:	mov	r2, r0
   4b508:	cmp	r3, #0
   4b50c:	beq	4b5b8 <ftello64@plt+0x35078>
   4b510:	ldrb	r1, [r0, #2]
   4b514:	cmp	r3, #114	; 0x72
   4b518:	movne	r0, #0
   4b51c:	moveq	r0, #256	; 0x100
   4b520:	cmp	r1, #0
   4b524:	bxeq	lr
   4b528:	ldrb	r3, [r2, #3]
   4b52c:	cmp	r1, #119	; 0x77
   4b530:	orreq	r0, r0, #128	; 0x80
   4b534:	cmp	r3, #0
   4b538:	bxeq	lr
   4b53c:	cmp	r3, #120	; 0x78
   4b540:	ldrb	r3, [r2, #4]
   4b544:	orreq	r0, r0, #64	; 0x40
   4b548:	cmp	r3, #0
   4b54c:	bxeq	lr
   4b550:	cmp	r3, #114	; 0x72
   4b554:	ldrb	r3, [r2, #5]
   4b558:	orreq	r0, r0, #32
   4b55c:	cmp	r3, #0
   4b560:	bxeq	lr
   4b564:	cmp	r3, #119	; 0x77
   4b568:	ldrb	r3, [r2, #6]
   4b56c:	orreq	r0, r0, #16
   4b570:	cmp	r3, #0
   4b574:	bxeq	lr
   4b578:	cmp	r3, #120	; 0x78
   4b57c:	ldrb	r3, [r2, #7]
   4b580:	orreq	r0, r0, #8
   4b584:	cmp	r3, #0
   4b588:	bxeq	lr
   4b58c:	cmp	r3, #114	; 0x72
   4b590:	ldrb	r3, [r2, #8]
   4b594:	orreq	r0, r0, #4
   4b598:	cmp	r3, #0
   4b59c:	bxeq	lr
   4b5a0:	cmp	r3, #119	; 0x77
   4b5a4:	ldrb	r3, [r2, #9]
   4b5a8:	orreq	r0, r0, #2
   4b5ac:	cmp	r3, #120	; 0x78
   4b5b0:	orreq	r0, r0, #1
   4b5b4:	bx	lr
   4b5b8:	mov	r0, r3
   4b5bc:	bx	lr
   4b5c0:	bx	lr
   4b5c4:	push	{r4, r5, lr}
   4b5c8:	sub	sp, sp, #28
   4b5cc:	ldr	r4, [pc, #160]	; 4b674 <ftello64@plt+0x35134>
   4b5d0:	mov	r1, sp
   4b5d4:	mov	r0, #4
   4b5d8:	ldr	r3, [r4]
   4b5dc:	str	r3, [sp, #20]
   4b5e0:	bl	157a8 <getrlimit64@plt>
   4b5e4:	mov	r1, sp
   4b5e8:	cmp	r0, #0
   4b5ec:	movne	r2, #0
   4b5f0:	movne	r3, #0
   4b5f4:	mov	r0, #4
   4b5f8:	strdne	r2, [sp, #8]
   4b5fc:	mov	r2, #0
   4b600:	mov	r3, #0
   4b604:	strd	r2, [sp]
   4b608:	bl	154a8 <setrlimit64@plt>
   4b60c:	cmp	r0, #0
   4b610:	beq	4b630 <ftello64@plt+0x350f0>
   4b614:	bl	15e20 <__errno_location@plt>
   4b618:	ldr	r3, [r0]
   4b61c:	mov	r5, r0
   4b620:	sub	r3, r3, #22
   4b624:	bics	r3, r3, #16
   4b628:	moveq	r0, #1
   4b62c:	bne	4b64c <ftello64@plt+0x3510c>
   4b630:	ldr	r2, [sp, #20]
   4b634:	ldr	r3, [r4]
   4b638:	cmp	r2, r3
   4b63c:	bne	4b648 <ftello64@plt+0x35108>
   4b640:	add	sp, sp, #28
   4b644:	pop	{r4, r5, pc}
   4b648:	bl	15748 <__stack_chk_fail@plt>
   4b64c:	ldr	r1, [pc, #36]	; 4b678 <ftello64@plt+0x35138>
   4b650:	mov	r2, #5
   4b654:	mov	r0, #0
   4b658:	bl	15718 <dcgettext@plt>
   4b65c:	mov	r4, r0
   4b660:	ldr	r0, [r5]
   4b664:	bl	15ae4 <strerror@plt>
   4b668:	mov	r1, r0
   4b66c:	mov	r0, r4
   4b670:	bl	48824 <ftello64@plt+0x322e4>
   4b674:	andeq	pc, r7, r8, lsl #15
   4b678:	andeq	fp, r6, r4, lsr #31
   4b67c:	push	{r4, lr}
   4b680:	sub	sp, sp, #24
   4b684:	ldr	r4, [pc, #76]	; 4b6d8 <ftello64@plt+0x35198>
   4b688:	mov	r1, sp
   4b68c:	mov	r0, #4
   4b690:	ldr	r3, [r4]
   4b694:	str	r3, [sp, #20]
   4b698:	bl	157a8 <getrlimit64@plt>
   4b69c:	cmp	r0, #0
   4b6a0:	bne	4b6b8 <ftello64@plt+0x35178>
   4b6a4:	ldrd	r2, [sp, #8]
   4b6a8:	mov	r1, sp
   4b6ac:	mov	r0, #4
   4b6b0:	strd	r2, [sp]
   4b6b4:	bl	154a8 <setrlimit64@plt>
   4b6b8:	ldr	r2, [sp, #20]
   4b6bc:	ldr	r3, [r4]
   4b6c0:	mov	r0, #1
   4b6c4:	cmp	r2, r3
   4b6c8:	bne	4b6d4 <ftello64@plt+0x35194>
   4b6cc:	add	sp, sp, #24
   4b6d0:	pop	{r4, pc}
   4b6d4:	bl	15748 <__stack_chk_fail@plt>
   4b6d8:	andeq	pc, r7, r8, lsl #15
   4b6dc:	ldr	r3, [pc, #8]	; 4b6ec <ftello64@plt+0x351ac>
   4b6e0:	mov	r2, #1
   4b6e4:	str	r2, [r3]
   4b6e8:	bx	lr
   4b6ec:	ldrdeq	r0, [r8], -r8
   4b6f0:	push	{r4, r5, r6, lr}
   4b6f4:	mov	r5, r0
   4b6f8:	ldr	r4, [pc, #48]	; 4b730 <ftello64@plt+0x351f0>
   4b6fc:	ldr	r3, [r4, #4]
   4b700:	cmp	r3, #0
   4b704:	beq	4b718 <ftello64@plt+0x351d8>
   4b708:	mov	r3, #8
   4b70c:	str	r3, [r5]
   4b710:	ldr	r0, [pc, #28]	; 4b734 <ftello64@plt+0x351f4>
   4b714:	pop	{r4, r5, r6, pc}
   4b718:	mov	r1, #8
   4b71c:	add	r0, r4, r1
   4b720:	bl	1627c <gcry_create_nonce@plt>
   4b724:	mov	r3, #1
   4b728:	str	r3, [r4, #4]
   4b72c:	b	4b708 <ftello64@plt+0x351c8>
   4b730:	ldrdeq	r0, [r8], -r8
   4b734:	andeq	r0, r8, r0, ror #25
   4b738:	push	{r4, lr}
   4b73c:	sub	sp, sp, #8
   4b740:	ldr	r4, [pc, #48]	; 4b778 <ftello64@plt+0x35238>
   4b744:	mov	r0, sp
   4b748:	mov	r1, #4
   4b74c:	ldr	r3, [r4]
   4b750:	str	r3, [sp, #4]
   4b754:	bl	1627c <gcry_create_nonce@plt>
   4b758:	ldr	r2, [sp, #4]
   4b75c:	ldr	r3, [r4]
   4b760:	ldr	r0, [sp]
   4b764:	cmp	r2, r3
   4b768:	bne	4b774 <ftello64@plt+0x35234>
   4b76c:	add	sp, sp, #8
   4b770:	pop	{r4, pc}
   4b774:	bl	15748 <__stack_chk_fail@plt>
   4b778:	andeq	pc, r7, r8, lsl #15
   4b77c:	b	156d0 <sleep@plt>
   4b780:	push	{r4, r5, r6, lr}
   4b784:	sub	sp, sp, #24
   4b788:	ldr	r6, [pc, #144]	; 4b820 <ftello64@plt+0x352e0>
   4b78c:	cmp	r0, #0
   4b790:	ldr	r3, [r6]
   4b794:	str	r3, [sp, #20]
   4b798:	beq	4b804 <ftello64@plt+0x352c4>
   4b79c:	ldr	r3, [pc, #128]	; 4b824 <ftello64@plt+0x352e4>
   4b7a0:	add	r5, sp, #12
   4b7a4:	add	r4, sp, #4
   4b7a8:	umull	r2, r3, r3, r0
   4b7ac:	lsr	r3, r3, #18
   4b7b0:	str	r3, [sp, #4]
   4b7b4:	rsb	r2, r3, r3, lsl #5
   4b7b8:	rsb	r2, r2, r2, lsl #6
   4b7bc:	add	r3, r3, r2, lsl #3
   4b7c0:	sub	r0, r0, r3, lsl #6
   4b7c4:	rsb	r3, r0, r0, lsl #5
   4b7c8:	add	r0, r0, r3, lsl #2
   4b7cc:	lsl	r0, r0, #3
   4b7d0:	str	r0, [sp, #8]
   4b7d4:	b	4b7f0 <ftello64@plt+0x352b0>
   4b7d8:	bl	15e20 <__errno_location@plt>
   4b7dc:	ldr	r3, [r0]
   4b7e0:	cmp	r3, #4
   4b7e4:	bne	4b804 <ftello64@plt+0x352c4>
   4b7e8:	ldm	r5, {r0, r1}
   4b7ec:	stm	r4, {r0, r1}
   4b7f0:	mov	r1, r5
   4b7f4:	mov	r0, r4
   4b7f8:	bl	1558c <nanosleep@plt>
   4b7fc:	cmp	r0, #0
   4b800:	blt	4b7d8 <ftello64@plt+0x35298>
   4b804:	ldr	r2, [sp, #20]
   4b808:	ldr	r3, [r6]
   4b80c:	cmp	r2, r3
   4b810:	bne	4b81c <ftello64@plt+0x352dc>
   4b814:	add	sp, sp, #24
   4b818:	pop	{r4, r5, r6, pc}
   4b81c:	bl	15748 <__stack_chk_fail@plt>
   4b820:	andeq	pc, r7, r8, lsl #15
   4b824:	tstmi	fp, #2096	; 0x830
   4b828:	bx	lr
   4b82c:	bx	lr
   4b830:	ldr	r3, [pc, #184]	; 4b8f0 <ftello64@plt+0x353b0>
   4b834:	ldr	r3, [r3]
   4b838:	cmp	r3, #0
   4b83c:	cmpne	r0, #0
   4b840:	beq	4b8e8 <ftello64@plt+0x353a8>
   4b844:	ldrb	r3, [r0]
   4b848:	cmp	r3, #45	; 0x2d
   4b84c:	bne	4b8e8 <ftello64@plt+0x353a8>
   4b850:	ldrb	r3, [r0, #1]
   4b854:	cmp	r3, #38	; 0x26
   4b858:	bne	4b8e8 <ftello64@plt+0x353a8>
   4b85c:	ldrb	r3, [r0, #2]
   4b860:	add	r0, r0, #2
   4b864:	sub	r1, r3, #48	; 0x30
   4b868:	cmp	r1, #9
   4b86c:	bhi	4b8c0 <ftello64@plt+0x35380>
   4b870:	mov	ip, r0
   4b874:	push	{lr}		; (str lr, [sp, #-4]!)
   4b878:	ldrb	r3, [ip, #1]!
   4b87c:	sub	lr, r3, #48	; 0x30
   4b880:	cmp	lr, #9
   4b884:	bls	4b878 <ftello64@plt+0x35338>
   4b888:	cmp	r3, #0
   4b88c:	bne	4b8b8 <ftello64@plt+0x35378>
   4b890:	cmp	r2, #0
   4b894:	beq	4b8a8 <ftello64@plt+0x35368>
   4b898:	mov	r1, r3
   4b89c:	mov	r2, #10
   4b8a0:	pop	{lr}		; (ldr lr, [sp], #4)
   4b8a4:	b	15448 <strtol@plt>
   4b8a8:	mov	r1, r2
   4b8ac:	pop	{lr}		; (ldr lr, [sp], #4)
   4b8b0:	mov	r2, #10
   4b8b4:	b	15448 <strtol@plt>
   4b8b8:	mvn	r0, #0
   4b8bc:	pop	{pc}		; (ldr pc, [sp], #4)
   4b8c0:	cmp	r3, #0
   4b8c4:	bne	4b8e8 <ftello64@plt+0x353a8>
   4b8c8:	cmp	r2, #0
   4b8cc:	beq	4b8dc <ftello64@plt+0x3539c>
   4b8d0:	mov	r1, r3
   4b8d4:	mov	r2, #10
   4b8d8:	b	15448 <strtol@plt>
   4b8dc:	mov	r1, r2
   4b8e0:	mov	r2, #10
   4b8e4:	b	15448 <strtol@plt>
   4b8e8:	mvn	r0, #0
   4b8ec:	bx	lr
   4b8f0:	ldrdeq	r0, [r8], -r8
   4b8f4:	b	15808 <tmpfile64@plt>
   4b8f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4b8fc:	mov	r1, #1
   4b900:	mov	r8, r0
   4b904:	mov	r0, #0
   4b908:	bl	1609c <fcntl64@plt>
   4b90c:	cmn	r0, #1
   4b910:	beq	4ba54 <ftello64@plt+0x35514>
   4b914:	mov	r6, #0
   4b918:	mov	r1, #1
   4b91c:	mov	r0, r1
   4b920:	bl	1609c <fcntl64@plt>
   4b924:	cmn	r0, #1
   4b928:	beq	4ba80 <ftello64@plt+0x35540>
   4b92c:	mov	r4, #0
   4b930:	mov	r1, #1
   4b934:	mov	r0, #2
   4b938:	bl	1609c <fcntl64@plt>
   4b93c:	cmn	r0, #1
   4b940:	beq	4b9b0 <ftello64@plt+0x35470>
   4b944:	ldr	r3, [pc, #392]	; 4bad4 <ftello64@plt+0x35594>
   4b948:	cmp	r4, #2
   4b94c:	cmpne	r6, #2
   4b950:	moveq	r7, #1
   4b954:	ldr	r5, [r3]
   4b958:	movne	r7, #0
   4b95c:	mov	r9, #0
   4b960:	cmp	r5, #0
   4b964:	beq	4b9a4 <ftello64@plt+0x35464>
   4b968:	cmp	r6, #1
   4b96c:	beq	4b9fc <ftello64@plt+0x354bc>
   4b970:	cmp	r4, #1
   4b974:	beq	4ba18 <ftello64@plt+0x354d8>
   4b978:	cmp	r9, #1
   4b97c:	beq	4ba34 <ftello64@plt+0x354f4>
   4b980:	cmp	r7, #0
   4b984:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   4b988:	mov	r3, r8
   4b98c:	mov	r0, r5
   4b990:	ldr	r2, [pc, #320]	; 4bad8 <ftello64@plt+0x35598>
   4b994:	mov	r1, #1
   4b998:	bl	15fb8 <__fprintf_chk@plt>
   4b99c:	mov	r0, #3
   4b9a0:	bl	15c1c <exit@plt>
   4b9a4:	cmp	r7, #0
   4b9a8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   4b9ac:	b	4b99c <ftello64@plt+0x3545c>
   4b9b0:	bl	15e20 <__errno_location@plt>
   4b9b4:	ldr	r3, [r0]
   4b9b8:	cmp	r3, #9
   4b9bc:	bne	4b944 <ftello64@plt+0x35404>
   4b9c0:	mov	r1, #1
   4b9c4:	ldr	r0, [pc, #272]	; 4badc <ftello64@plt+0x3559c>
   4b9c8:	bl	15a60 <open64@plt>
   4b9cc:	cmp	r0, #2
   4b9d0:	beq	4baac <ftello64@plt+0x3556c>
   4b9d4:	cmp	r4, #0
   4b9d8:	bne	4b99c <ftello64@plt+0x3545c>
   4b9dc:	ldr	r3, [pc, #252]	; 4bae0 <ftello64@plt+0x355a0>
   4b9e0:	ldr	r5, [r3]
   4b9e4:	cmp	r5, #0
   4b9e8:	beq	4b99c <ftello64@plt+0x3545c>
   4b9ec:	cmp	r6, #1
   4b9f0:	bne	4b988 <ftello64@plt+0x35448>
   4b9f4:	mov	r7, r6
   4b9f8:	mov	r9, #2
   4b9fc:	mov	r3, r8
   4ba00:	ldr	r2, [pc, #220]	; 4bae4 <ftello64@plt+0x355a4>
   4ba04:	mov	r1, #1
   4ba08:	mov	r0, r5
   4ba0c:	bl	15fb8 <__fprintf_chk@plt>
   4ba10:	cmp	r4, #1
   4ba14:	bne	4b978 <ftello64@plt+0x35438>
   4ba18:	mov	r1, r4
   4ba1c:	mov	r3, r8
   4ba20:	ldr	r2, [pc, #192]	; 4bae8 <ftello64@plt+0x355a8>
   4ba24:	mov	r0, r5
   4ba28:	bl	15fb8 <__fprintf_chk@plt>
   4ba2c:	cmp	r9, #1
   4ba30:	bne	4b980 <ftello64@plt+0x35440>
   4ba34:	mov	r1, r9
   4ba38:	mov	r3, r8
   4ba3c:	ldr	r2, [pc, #168]	; 4baec <ftello64@plt+0x355ac>
   4ba40:	mov	r0, r5
   4ba44:	bl	15fb8 <__fprintf_chk@plt>
   4ba48:	cmp	r7, #0
   4ba4c:	bne	4b988 <ftello64@plt+0x35448>
   4ba50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4ba54:	bl	15e20 <__errno_location@plt>
   4ba58:	ldr	r3, [r0]
   4ba5c:	cmp	r3, #9
   4ba60:	bne	4b914 <ftello64@plt+0x353d4>
   4ba64:	mov	r1, #0
   4ba68:	ldr	r0, [pc, #108]	; 4badc <ftello64@plt+0x3559c>
   4ba6c:	bl	15a60 <open64@plt>
   4ba70:	cmp	r0, #0
   4ba74:	moveq	r6, #1
   4ba78:	movne	r6, #2
   4ba7c:	b	4b918 <ftello64@plt+0x353d8>
   4ba80:	bl	15e20 <__errno_location@plt>
   4ba84:	ldr	r3, [r0]
   4ba88:	cmp	r3, #9
   4ba8c:	bne	4b92c <ftello64@plt+0x353ec>
   4ba90:	mov	r1, #1
   4ba94:	ldr	r0, [pc, #64]	; 4badc <ftello64@plt+0x3559c>
   4ba98:	bl	15a60 <open64@plt>
   4ba9c:	cmp	r0, #1
   4baa0:	mov	r4, r0
   4baa4:	movne	r4, #2
   4baa8:	b	4b930 <ftello64@plt+0x353f0>
   4baac:	cmp	r4, #2
   4bab0:	cmpne	r6, #2
   4bab4:	moveq	r7, #1
   4bab8:	movne	r7, #0
   4babc:	cmp	r4, #0
   4bac0:	bne	4b9a4 <ftello64@plt+0x35464>
   4bac4:	ldr	r3, [pc, #20]	; 4bae0 <ftello64@plt+0x355a0>
   4bac8:	mov	r9, #1
   4bacc:	ldr	r5, [r3]
   4bad0:	b	4b960 <ftello64@plt+0x35420>
   4bad4:	andeq	r0, r8, r0, asr sl
   4bad8:	andeq	ip, r6, r8, asr #32
   4badc:	andeq	fp, r6, r4, asr #31
   4bae0:	andeq	r0, r8, r8, ror #20
   4bae4:	ldrdeq	fp, [r6], -r0
   4bae8:	strdeq	fp, [r6], -r8
   4baec:	andeq	ip, r6, r0, lsr #32
   4baf0:	subs	r2, r0, #0
   4baf4:	bxne	lr
   4baf8:	ldr	r1, [pc, #4]	; 4bb04 <ftello64@plt+0x355c4>
   4bafc:	ldr	r0, [pc, #4]	; 4bb08 <ftello64@plt+0x355c8>
   4bb00:	b	4873c <ftello64@plt+0x321fc>
   4bb04:	andeq	ip, r6, r8, lsl #1
   4bb08:	andeq	ip, r6, ip, lsr #1
   4bb0c:	b	16258 <remove@plt>
   4bb10:	push	{r4, r5, r6, r7, r8, lr}
   4bb14:	subs	r8, r2, #0
   4bb18:	mov	r6, r0
   4bb1c:	mov	r7, r1
   4bb20:	beq	4bbd4 <ftello64@plt+0x35694>
   4bb24:	ldr	r3, [r8]
   4bb28:	cmp	r3, #0
   4bb2c:	bne	4bbcc <ftello64@plt+0x3568c>
   4bb30:	mov	r1, r7
   4bb34:	mov	r0, r6
   4bb38:	bl	15bc8 <rename@plt>
   4bb3c:	cmp	r0, #0
   4bb40:	bne	4bb50 <ftello64@plt+0x35610>
   4bb44:	mov	r4, #0
   4bb48:	mov	r0, r4
   4bb4c:	pop	{r4, r5, r6, r7, r8, pc}
   4bb50:	ldr	r3, [pc, #184]	; 4bc10 <ftello64@plt+0x356d0>
   4bb54:	ldr	r4, [r3]
   4bb58:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4bb5c:	cmp	r0, #0
   4bb60:	beq	4bb44 <ftello64@plt+0x35604>
   4bb64:	ldr	r3, [r8]
   4bb68:	lsl	r4, r4, #24
   4bb6c:	and	r4, r4, #2130706432	; 0x7f000000
   4bb70:	uxth	r0, r0
   4bb74:	cmp	r3, #0
   4bb78:	orr	r4, r4, r0
   4bb7c:	beq	4bc04 <ftello64@plt+0x356c4>
   4bb80:	cmp	r4, #0
   4bb84:	beq	4bb44 <ftello64@plt+0x35604>
   4bb88:	bl	56404 <ftello64@plt+0x3fec4>
   4bb8c:	mov	r3, #0
   4bb90:	str	r3, [r8]
   4bb94:	mov	r2, #5
   4bb98:	ldr	r1, [pc, #116]	; 4bc14 <ftello64@plt+0x356d4>
   4bb9c:	mov	r0, #0
   4bba0:	bl	15718 <dcgettext@plt>
   4bba4:	mov	r5, r0
   4bba8:	mov	r0, r4
   4bbac:	bl	161e0 <gpg_strerror@plt>
   4bbb0:	mov	r2, r7
   4bbb4:	mov	r1, r6
   4bbb8:	mov	r3, r0
   4bbbc:	mov	r0, r5
   4bbc0:	bl	487a0 <ftello64@plt+0x32260>
   4bbc4:	mov	r0, r4
   4bbc8:	pop	{r4, r5, r6, r7, r8, pc}
   4bbcc:	bl	56390 <ftello64@plt+0x3fe50>
   4bbd0:	b	4bb30 <ftello64@plt+0x355f0>
   4bbd4:	bl	15bc8 <rename@plt>
   4bbd8:	cmp	r0, #0
   4bbdc:	beq	4bb44 <ftello64@plt+0x35604>
   4bbe0:	ldr	r3, [pc, #40]	; 4bc10 <ftello64@plt+0x356d0>
   4bbe4:	ldr	r4, [r3]
   4bbe8:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4bbec:	cmp	r0, #0
   4bbf0:	beq	4bb44 <ftello64@plt+0x35604>
   4bbf4:	lsl	r4, r4, #24
   4bbf8:	and	r4, r4, #2130706432	; 0x7f000000
   4bbfc:	uxth	r0, r0
   4bc00:	orr	r4, r4, r0
   4bc04:	cmp	r4, #0
   4bc08:	bne	4bb94 <ftello64@plt+0x35654>
   4bc0c:	b	4bb44 <ftello64@plt+0x35604>
   4bc10:	ldrdeq	r0, [r8], -r4
   4bc14:	andeq	ip, r6, ip, asr #1
   4bc18:	subs	r3, r1, #0
   4bc1c:	push	{r4, lr}
   4bc20:	moveq	r1, r3
   4bc24:	mov	r4, r0
   4bc28:	beq	4bc44 <ftello64@plt+0x35704>
   4bc2c:	ldrb	r1, [r3]
   4bc30:	cmp	r1, #0
   4bc34:	beq	4bc44 <ftello64@plt+0x35704>
   4bc38:	mov	r0, r3
   4bc3c:	bl	4b500 <ftello64@plt+0x34fc0>
   4bc40:	mov	r1, r0
   4bc44:	mov	r0, r4
   4bc48:	pop	{r4, lr}
   4bc4c:	b	15e68 <mkdir@plt>
   4bc50:	b	15814 <chdir@plt>
   4bc54:	subs	r3, r1, #0
   4bc58:	push	{r4, lr}
   4bc5c:	moveq	r1, r3
   4bc60:	mov	r4, r0
   4bc64:	beq	4bc80 <ftello64@plt+0x35740>
   4bc68:	ldrb	r1, [r3]
   4bc6c:	cmp	r1, #0
   4bc70:	beq	4bc80 <ftello64@plt+0x35740>
   4bc74:	mov	r0, r3
   4bc78:	bl	4b500 <ftello64@plt+0x34fc0>
   4bc7c:	mov	r1, r0
   4bc80:	mov	r0, r4
   4bc84:	pop	{r4, lr}
   4bc88:	b	163c0 <chmod@plt>
   4bc8c:	ldr	r3, [pc, #476]	; 4be70 <ftello64@plt+0x35930>
   4bc90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4bc94:	sub	sp, sp, #28
   4bc98:	ldr	r3, [r3]
   4bc9c:	mov	r9, r0
   4bca0:	str	r3, [sp, #20]
   4bca4:	bl	15cb8 <strlen@plt>
   4bca8:	cmp	r0, #5
   4bcac:	bls	4be44 <ftello64@plt+0x35904>
   4bcb0:	sub	r0, r0, #6
   4bcb4:	add	r6, r9, r0
   4bcb8:	mov	r0, r6
   4bcbc:	ldr	r1, [pc, #432]	; 4be74 <ftello64@plt+0x35934>
   4bcc0:	bl	15424 <strcmp@plt>
   4bcc4:	cmp	r0, #0
   4bcc8:	bne	4be44 <ftello64@plt+0x35904>
   4bccc:	bl	15e20 <__errno_location@plt>
   4bcd0:	mov	r1, #8
   4bcd4:	ldr	r8, [pc, #412]	; 4be78 <ftello64@plt+0x35938>
   4bcd8:	ldr	r7, [pc, #412]	; 4be7c <ftello64@plt+0x3593c>
   4bcdc:	ldr	fp, [pc, #412]	; 4be80 <ftello64@plt+0x35940>
   4bce0:	mov	sl, r0
   4bce4:	add	r0, sp, r1
   4bce8:	ldr	r3, [sl]
   4bcec:	str	r3, [sp, #4]
   4bcf0:	bl	1627c <gcry_create_nonce@plt>
   4bcf4:	ldrd	r4, [sp, #8]
   4bcf8:	b	4bd24 <ftello64@plt+0x357e4>
   4bcfc:	ldr	r0, [sl]
   4bd00:	cmp	r0, #17
   4bd04:	bne	4be54 <ftello64@plt+0x35914>
   4bd08:	ldrd	r4, [sp, #8]
   4bd0c:	ldr	r3, [pc, #368]	; 4be84 <ftello64@plt+0x35944>
   4bd10:	adds	r4, r4, r3
   4bd14:	adc	r5, r5, #0
   4bd18:	subs	r8, r8, #1
   4bd1c:	strd	r4, [sp, #8]
   4bd20:	beq	4be48 <ftello64@plt+0x35908>
   4bd24:	mov	r2, #62	; 0x3e
   4bd28:	mov	r3, #0
   4bd2c:	mov	r0, r4
   4bd30:	mov	r1, r5
   4bd34:	bl	5f77c <ftello64@plt+0x4923c>
   4bd38:	mov	r3, #0
   4bd3c:	mov	r0, r4
   4bd40:	mov	r1, r5
   4bd44:	ldrb	ip, [r7, r2]
   4bd48:	mov	r2, #62	; 0x3e
   4bd4c:	strb	ip, [r6]
   4bd50:	bl	5f77c <ftello64@plt+0x4923c>
   4bd54:	mov	r2, #62	; 0x3e
   4bd58:	mov	r3, #0
   4bd5c:	bl	5f77c <ftello64@plt+0x4923c>
   4bd60:	mov	r3, #0
   4bd64:	mov	r0, r4
   4bd68:	mov	r1, r5
   4bd6c:	ldrb	ip, [r7, r2]
   4bd70:	ldr	r2, [pc, #272]	; 4be88 <ftello64@plt+0x35948>
   4bd74:	strb	ip, [r6, #1]
   4bd78:	bl	5f77c <ftello64@plt+0x4923c>
   4bd7c:	mov	r2, #62	; 0x3e
   4bd80:	mov	r3, #0
   4bd84:	bl	5f77c <ftello64@plt+0x4923c>
   4bd88:	mov	r3, #0
   4bd8c:	mov	r0, r4
   4bd90:	mov	r1, r5
   4bd94:	ldrb	ip, [r7, r2]
   4bd98:	ldr	r2, [pc, #216]	; 4be78 <ftello64@plt+0x35938>
   4bd9c:	strb	ip, [r6, #2]
   4bda0:	bl	5f77c <ftello64@plt+0x4923c>
   4bda4:	mov	r2, #62	; 0x3e
   4bda8:	mov	r3, #0
   4bdac:	bl	5f77c <ftello64@plt+0x4923c>
   4bdb0:	mov	r0, r4
   4bdb4:	mov	r1, r5
   4bdb8:	ldrb	ip, [r7, r2]
   4bdbc:	add	r3, pc, #156	; 0x9c
   4bdc0:	ldrd	r2, [r3]
   4bdc4:	strb	ip, [r6, #3]
   4bdc8:	bl	5f77c <ftello64@plt+0x4923c>
   4bdcc:	mov	r2, #62	; 0x3e
   4bdd0:	mov	r3, #0
   4bdd4:	bl	5f77c <ftello64@plt+0x4923c>
   4bdd8:	mov	r0, r4
   4bddc:	mov	r1, r5
   4bde0:	ldrb	ip, [r7, r2]
   4bde4:	add	r3, pc, #124	; 0x7c
   4bde8:	ldrd	r2, [r3]
   4bdec:	strb	ip, [r6, #4]
   4bdf0:	bl	5f77c <ftello64@plt+0x4923c>
   4bdf4:	mov	r2, #62	; 0x3e
   4bdf8:	mov	r3, #0
   4bdfc:	bl	5f77c <ftello64@plt+0x4923c>
   4be00:	mov	r1, fp
   4be04:	mov	r0, r9
   4be08:	ldrb	r3, [r7, r2]
   4be0c:	strb	r3, [r6, #5]
   4be10:	bl	4bc18 <ftello64@plt+0x356d8>
   4be14:	cmp	r0, #0
   4be18:	bne	4bcfc <ftello64@plt+0x357bc>
   4be1c:	ldr	r0, [sp, #4]
   4be20:	bl	161a4 <gpg_err_set_errno@plt>
   4be24:	mov	r0, r9
   4be28:	ldr	r3, [pc, #64]	; 4be70 <ftello64@plt+0x35930>
   4be2c:	ldr	r2, [sp, #20]
   4be30:	ldr	r3, [r3]
   4be34:	cmp	r2, r3
   4be38:	bne	4be5c <ftello64@plt+0x3591c>
   4be3c:	add	sp, sp, #28
   4be40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4be44:	mov	r0, #22
   4be48:	bl	161a4 <gpg_err_set_errno@plt>
   4be4c:	mov	r0, #0
   4be50:	b	4be28 <ftello64@plt+0x358e8>
   4be54:	mov	r0, #0
   4be58:	b	4be28 <ftello64@plt+0x358e8>
   4be5c:	bl	15748 <__stack_chk_fail@plt>
   4be60:	rsceq	r7, r1, r0, lsl r8
   4be64:	andeq	r0, r0, r0
   4be68:	ldrcc	r1, [fp], r0, ror #7
   4be6c:	andeq	r0, r0, r0
   4be70:	andeq	pc, r7, r8, lsl #15
   4be74:	strdeq	ip, [r6], -r0
   4be78:	strdeq	sl, [r3], -r8
   4be7c:	andeq	fp, r6, r4, ror #30
   4be80:	andeq	r1, r6, r8, asr r5
   4be84:	andeq	r1, r0, r1, ror #28
   4be88:	andeq	r0, r0, r4, lsl #30
   4be8c:	b	15d30 <setenv@plt>
   4be90:	b	16414 <unsetenv@plt>
   4be94:	push	{r4, r5, r6, lr}
   4be98:	mov	r4, #100	; 0x64
   4be9c:	b	4bec8 <ftello64@plt+0x35988>
   4bea0:	bl	15c04 <getcwd@plt>
   4bea4:	mov	r3, r0
   4bea8:	cmp	r5, r3
   4beac:	mov	r0, r5
   4beb0:	beq	4bee4 <ftello64@plt+0x359a4>
   4beb4:	bl	156a0 <gcry_free@plt>
   4beb8:	bl	15e20 <__errno_location@plt>
   4bebc:	ldr	r3, [r0]
   4bec0:	cmp	r3, #34	; 0x22
   4bec4:	bne	4bee0 <ftello64@plt+0x359a0>
   4bec8:	add	r0, r4, #1
   4becc:	bl	15364 <gcry_malloc@plt>
   4bed0:	mov	r1, r4
   4bed4:	lsl	r4, r4, #1
   4bed8:	subs	r5, r0, #0
   4bedc:	bne	4bea0 <ftello64@plt+0x35960>
   4bee0:	mov	r3, #0
   4bee4:	mov	r0, r3
   4bee8:	pop	{r4, r5, r6, pc}
   4beec:	push	{r4, r5, r6, lr}
   4bef0:	mvn	r3, #0
   4bef4:	subs	r4, r1, #0
   4bef8:	str	r3, [r0]
   4befc:	beq	4bf38 <ftello64@plt+0x359f8>
   4bf00:	mov	r5, r0
   4bf04:	bl	15cc4 <inotify_init@plt>
   4bf08:	cmn	r0, #1
   4bf0c:	mov	r6, r0
   4bf10:	beq	4bf80 <ftello64@plt+0x35a40>
   4bf14:	mov	r1, r4
   4bf18:	mov	r2, #1024	; 0x400
   4bf1c:	bl	15e08 <inotify_add_watch@plt>
   4bf20:	cmn	r0, #1
   4bf24:	movne	r4, #0
   4bf28:	strne	r6, [r5]
   4bf2c:	beq	4bf54 <ftello64@plt+0x35a14>
   4bf30:	mov	r0, r4
   4bf34:	pop	{r4, r5, r6, pc}
   4bf38:	ldr	r3, [pc, #100]	; 4bfa4 <ftello64@plt+0x35a64>
   4bf3c:	ldr	r4, [r3]
   4bf40:	lsl	r4, r4, #24
   4bf44:	and	r4, r4, #2130706432	; 0x7f000000
   4bf48:	orr	r4, r4, #55	; 0x37
   4bf4c:	mov	r0, r4
   4bf50:	pop	{r4, r5, r6, pc}
   4bf54:	ldr	r3, [pc, #72]	; 4bfa4 <ftello64@plt+0x35a64>
   4bf58:	ldr	r5, [r3]
   4bf5c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4bf60:	subs	r4, r0, #0
   4bf64:	lslne	r5, r5, #24
   4bf68:	andne	r5, r5, #2130706432	; 0x7f000000
   4bf6c:	uxthne	r4, r4
   4bf70:	mov	r0, r6
   4bf74:	orrne	r4, r5, r4
   4bf78:	bl	16474 <close@plt>
   4bf7c:	b	4bf30 <ftello64@plt+0x359f0>
   4bf80:	ldr	r3, [pc, #28]	; 4bfa4 <ftello64@plt+0x35a64>
   4bf84:	ldr	r5, [r3]
   4bf88:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4bf8c:	subs	r4, r0, #0
   4bf90:	lslne	r5, r5, #24
   4bf94:	andne	r5, r5, #2130706432	; 0x7f000000
   4bf98:	uxthne	r4, r4
   4bf9c:	orrne	r4, r5, r4
   4bfa0:	b	4bf30 <ftello64@plt+0x359f0>
   4bfa4:	ldrdeq	r0, [r8], -r4
   4bfa8:	mvn	r3, #0
   4bfac:	cmp	r1, #0
   4bfb0:	push	{r4, r5, r6, r7, r8, lr}
   4bfb4:	str	r3, [r0]
   4bfb8:	beq	4c028 <ftello64@plt+0x35ae8>
   4bfbc:	mov	r5, r0
   4bfc0:	mov	r0, r1
   4bfc4:	bl	16498 <gcry_strdup@plt>
   4bfc8:	subs	r6, r0, #0
   4bfcc:	beq	4c07c <ftello64@plt+0x35b3c>
   4bfd0:	bl	15cc4 <inotify_init@plt>
   4bfd4:	cmn	r0, #1
   4bfd8:	mov	r7, r0
   4bfdc:	beq	4c0a0 <ftello64@plt+0x35b60>
   4bfe0:	mov	r1, #47	; 0x2f
   4bfe4:	mov	r0, r6
   4bfe8:	bl	16138 <strrchr@plt>
   4bfec:	ldr	r2, [pc, #208]	; 4c0c4 <ftello64@plt+0x35b84>
   4bff0:	mov	r1, r6
   4bff4:	cmp	r0, #0
   4bff8:	movne	r3, #0
   4bffc:	strbne	r3, [r0]
   4c000:	mov	r0, r7
   4c004:	bl	15e08 <inotify_add_watch@plt>
   4c008:	cmn	r0, #1
   4c00c:	beq	4c044 <ftello64@plt+0x35b04>
   4c010:	mov	r4, #0
   4c014:	mov	r0, r6
   4c018:	bl	156a0 <gcry_free@plt>
   4c01c:	str	r7, [r5]
   4c020:	mov	r0, r4
   4c024:	pop	{r4, r5, r6, r7, r8, pc}
   4c028:	ldr	r3, [pc, #152]	; 4c0c8 <ftello64@plt+0x35b88>
   4c02c:	ldr	r4, [r3]
   4c030:	lsl	r4, r4, #24
   4c034:	and	r4, r4, #2130706432	; 0x7f000000
   4c038:	orr	r4, r4, #55	; 0x37
   4c03c:	mov	r0, r4
   4c040:	pop	{r4, r5, r6, r7, r8, pc}
   4c044:	ldr	r3, [pc, #124]	; 4c0c8 <ftello64@plt+0x35b88>
   4c048:	ldr	r5, [r3]
   4c04c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4c050:	subs	r4, r0, #0
   4c054:	lslne	r5, r5, #24
   4c058:	andne	r5, r5, #2130706432	; 0x7f000000
   4c05c:	uxthne	r4, r4
   4c060:	mov	r0, r7
   4c064:	orrne	r4, r5, r4
   4c068:	bl	16474 <close@plt>
   4c06c:	mov	r0, r6
   4c070:	bl	156a0 <gcry_free@plt>
   4c074:	mov	r0, r4
   4c078:	pop	{r4, r5, r6, r7, r8, pc}
   4c07c:	ldr	r3, [pc, #68]	; 4c0c8 <ftello64@plt+0x35b88>
   4c080:	ldr	r5, [r3]
   4c084:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4c088:	subs	r4, r0, #0
   4c08c:	lslne	r5, r5, #24
   4c090:	andne	r5, r5, #2130706432	; 0x7f000000
   4c094:	uxthne	r4, r4
   4c098:	orrne	r4, r5, r4
   4c09c:	b	4c020 <ftello64@plt+0x35ae0>
   4c0a0:	ldr	r3, [pc, #32]	; 4c0c8 <ftello64@plt+0x35b88>
   4c0a4:	ldr	r5, [r3]
   4c0a8:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4c0ac:	subs	r4, r0, #0
   4c0b0:	lslne	r5, r5, #24
   4c0b4:	andne	r5, r5, #2130706432	; 0x7f000000
   4c0b8:	uxthne	r4, r4
   4c0bc:	orrne	r4, r5, r4
   4c0c0:	b	4c06c <ftello64@plt+0x35b2c>
   4c0c4:	streq	r0, [r0], #-1536	; 0xfffffa00
   4c0c8:	ldrdeq	r0, [r8], -r4
   4c0cc:	mov	r0, #0
   4c0d0:	bx	lr
   4c0d4:	push	{r4, r5, r6, r7, r8, lr}
   4c0d8:	sub	sp, sp, #120	; 0x78
   4c0dc:	ldr	r5, [pc, #316]	; 4c220 <ftello64@plt+0x35ce0>
   4c0e0:	mov	r4, #110	; 0x6e
   4c0e4:	mov	r2, sp
   4c0e8:	ldr	r3, [r5]
   4c0ec:	add	r1, sp, #4
   4c0f0:	str	r3, [sp, #116]	; 0x74
   4c0f4:	str	r4, [sp]
   4c0f8:	mov	r8, r0
   4c0fc:	bl	16228 <getsockname@plt>
   4c100:	subs	r7, r0, #0
   4c104:	bne	4c190 <ftello64@plt+0x35c50>
   4c108:	ldrh	r3, [sp, #4]
   4c10c:	cmp	r3, #1
   4c110:	bne	4c168 <ftello64@plt+0x35c28>
   4c114:	ldr	r3, [sp]
   4c118:	cmp	r3, #2
   4c11c:	bls	4c17c <ftello64@plt+0x35c3c>
   4c120:	cmp	r3, #110	; 0x6e
   4c124:	bhi	4c1cc <ftello64@plt+0x35c8c>
   4c128:	sub	r0, r3, #1
   4c12c:	sub	r4, r3, #2
   4c130:	bl	15364 <gcry_malloc@plt>
   4c134:	subs	r6, r0, #0
   4c138:	beq	4c1e4 <ftello64@plt+0x35ca4>
   4c13c:	mov	r2, r4
   4c140:	add	r1, sp, #6
   4c144:	bl	15610 <memcpy@plt>
   4c148:	strb	r7, [r6, r4]
   4c14c:	ldr	r2, [sp, #116]	; 0x74
   4c150:	ldr	r3, [r5]
   4c154:	mov	r0, r6
   4c158:	cmp	r2, r3
   4c15c:	bne	4c21c <ftello64@plt+0x35cdc>
   4c160:	add	sp, sp, #120	; 0x78
   4c164:	pop	{r4, r5, r6, r7, r8, pc}
   4c168:	mov	r1, r8
   4c16c:	ldr	r0, [pc, #176]	; 4c224 <ftello64@plt+0x35ce4>
   4c170:	mov	r6, r7
   4c174:	bl	487a0 <ftello64@plt+0x32260>
   4c178:	b	4c14c <ftello64@plt+0x35c0c>
   4c17c:	mov	r1, r8
   4c180:	ldr	r0, [pc, #160]	; 4c228 <ftello64@plt+0x35ce8>
   4c184:	mov	r6, r7
   4c188:	bl	487a0 <ftello64@plt+0x32260>
   4c18c:	b	4c14c <ftello64@plt+0x35c0c>
   4c190:	ldr	r3, [pc, #148]	; 4c22c <ftello64@plt+0x35cec>
   4c194:	mov	r6, #0
   4c198:	ldr	r4, [r3]
   4c19c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4c1a0:	cmp	r0, #0
   4c1a4:	lslne	r4, r4, #24
   4c1a8:	andne	r4, r4, #2130706432	; 0x7f000000
   4c1ac:	uxthne	r0, r0
   4c1b0:	orrne	r0, r4, r0
   4c1b4:	bl	161e0 <gpg_strerror@plt>
   4c1b8:	mov	r1, r8
   4c1bc:	mov	r2, r0
   4c1c0:	ldr	r0, [pc, #104]	; 4c230 <ftello64@plt+0x35cf0>
   4c1c4:	bl	487a0 <ftello64@plt+0x32260>
   4c1c8:	b	4c14c <ftello64@plt+0x35c0c>
   4c1cc:	mov	r2, r4
   4c1d0:	mov	r1, r8
   4c1d4:	ldr	r0, [pc, #88]	; 4c234 <ftello64@plt+0x35cf4>
   4c1d8:	mov	r6, r7
   4c1dc:	bl	487a0 <ftello64@plt+0x32260>
   4c1e0:	b	4c14c <ftello64@plt+0x35c0c>
   4c1e4:	ldr	r3, [pc, #64]	; 4c22c <ftello64@plt+0x35cec>
   4c1e8:	ldr	r4, [r3]
   4c1ec:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4c1f0:	cmp	r0, #0
   4c1f4:	lslne	r4, r4, #24
   4c1f8:	andne	r4, r4, #2130706432	; 0x7f000000
   4c1fc:	uxthne	r0, r0
   4c200:	orrne	r0, r4, r0
   4c204:	bl	161e0 <gpg_strerror@plt>
   4c208:	mov	r1, r8
   4c20c:	mov	r2, r0
   4c210:	ldr	r0, [pc, #32]	; 4c238 <ftello64@plt+0x35cf8>
   4c214:	bl	487a0 <ftello64@plt+0x32260>
   4c218:	b	4c14c <ftello64@plt+0x35c0c>
   4c21c:	bl	15748 <__stack_chk_fail@plt>
   4c220:	andeq	pc, r7, r8, lsl #15
   4c224:	andeq	ip, r6, r8, lsl r1
   4c228:	andeq	ip, r6, r8, asr #2
   4c22c:	ldrdeq	r0, [r8], -r4
   4c230:	strdeq	ip, [r6], -r8
   4c234:	andeq	ip, r6, r8, ror r1
   4c238:	andeq	ip, r6, r8, asr #3
   4c23c:	push	{r4, lr}
   4c240:	bl	157e4 <dup@plt>
   4c244:	cmp	r0, #0
   4c248:	blt	4c258 <ftello64@plt+0x35d18>
   4c24c:	bl	16474 <close@plt>
   4c250:	mov	r0, #1
   4c254:	pop	{r4, pc}
   4c258:	mov	r0, #0
   4c25c:	pop	{r4, pc}
   4c260:	ldr	r0, [pc]	; 4c268 <ftello64@plt+0x35d28>
   4c264:	bx	lr
   4c268:	andeq	ip, r6, r0, lsr r2
   4c26c:	push	{r4, r5, r6, lr}
   4c270:	mov	r1, #0
   4c274:	bl	43348 <ftello64@plt+0x2ce08>
   4c278:	mov	r1, #0
   4c27c:	mov	r4, r0
   4c280:	ldr	r0, [pc, #48]	; 4c2b8 <ftello64@plt+0x35d78>
   4c284:	bl	43348 <ftello64@plt+0x2ce08>
   4c288:	mov	r1, r0
   4c28c:	mov	r5, r0
   4c290:	mov	r0, r4
   4c294:	bl	433f8 <ftello64@plt+0x2ceb8>
   4c298:	mov	r6, r0
   4c29c:	mov	r0, r5
   4c2a0:	bl	156a0 <gcry_free@plt>
   4c2a4:	mov	r0, r4
   4c2a8:	bl	156a0 <gcry_free@plt>
   4c2ac:	clz	r0, r6
   4c2b0:	lsr	r0, r0, #5
   4c2b4:	pop	{r4, r5, r6, pc}
   4c2b8:	andeq	ip, r6, ip, lsr r2
   4c2bc:	push	{r4, r5, r6, lr}
   4c2c0:	cmp	r0, #0
   4c2c4:	ldr	r5, [pc, #152]	; 4c364 <ftello64@plt+0x35e24>
   4c2c8:	ldr	r4, [r5]
   4c2cc:	bne	4c2e0 <ftello64@plt+0x35da0>
   4c2d0:	cmp	r4, #0
   4c2d4:	beq	4c2f0 <ftello64@plt+0x35db0>
   4c2d8:	mov	r0, r4
   4c2dc:	pop	{r4, r5, r6, pc}
   4c2e0:	mov	r0, r4
   4c2e4:	bl	156a0 <gcry_free@plt>
   4c2e8:	mov	r3, #0
   4c2ec:	str	r3, [r5]
   4c2f0:	bl	4c260 <ftello64@plt+0x35d20>
   4c2f4:	mov	r2, #0
   4c2f8:	ldr	r1, [pc, #104]	; 4c368 <ftello64@plt+0x35e28>
   4c2fc:	mov	r6, r0
   4c300:	bl	43900 <ftello64@plt+0x2d3c0>
   4c304:	mov	r1, #0
   4c308:	mov	r4, r0
   4c30c:	bl	15fdc <access@plt>
   4c310:	cmp	r0, #0
   4c314:	beq	4c354 <ftello64@plt+0x35e14>
   4c318:	mov	r2, #0
   4c31c:	ldr	r1, [pc, #72]	; 4c36c <ftello64@plt+0x35e2c>
   4c320:	mov	r0, r6
   4c324:	str	r4, [r5]
   4c328:	bl	43900 <ftello64@plt+0x2d3c0>
   4c32c:	mov	r1, #0
   4c330:	mov	r4, r0
   4c334:	bl	15fdc <access@plt>
   4c338:	cmp	r0, #0
   4c33c:	beq	4c354 <ftello64@plt+0x35e14>
   4c340:	mov	r0, r4
   4c344:	bl	156a0 <gcry_free@plt>
   4c348:	ldr	r4, [r5]
   4c34c:	mov	r0, r4
   4c350:	pop	{r4, r5, r6, pc}
   4c354:	ldr	r0, [r5]
   4c358:	bl	156a0 <gcry_free@plt>
   4c35c:	str	r4, [r5]
   4c360:	b	4c2d8 <ftello64@plt+0x35d98>
   4c364:	andeq	r0, r8, r8, ror #25
   4c368:	andeq	ip, r6, r8, asr #4
   4c36c:	andeq	ip, r6, r4, asr r2
   4c370:	push	{r4, lr}
   4c374:	ldrb	r4, [r0]
   4c378:	cmp	r4, #0
   4c37c:	beq	4c39c <ftello64@plt+0x35e5c>
   4c380:	mov	r4, r0
   4c384:	bl	15cb8 <strlen@plt>
   4c388:	add	r0, r4, r0
   4c38c:	ldrb	r3, [r0, #-1]
   4c390:	cmp	r3, #47	; 0x2f
   4c394:	movne	r4, #0
   4c398:	beq	4c3a4 <ftello64@plt+0x35e64>
   4c39c:	mov	r0, r4
   4c3a0:	pop	{r4, pc}
   4c3a4:	mov	r0, r4
   4c3a8:	bl	15fc4 <gcry_xstrdup@plt>
   4c3ac:	mov	r4, r0
   4c3b0:	bl	15cb8 <strlen@plt>
   4c3b4:	sub	r0, r0, #1
   4c3b8:	add	r3, r4, r0
   4c3bc:	cmp	r4, r3
   4c3c0:	bcs	4c39c <ftello64@plt+0x35e5c>
   4c3c4:	ldrb	r2, [r4, r0]
   4c3c8:	cmp	r2, #47	; 0x2f
   4c3cc:	bne	4c39c <ftello64@plt+0x35e5c>
   4c3d0:	mov	r1, #0
   4c3d4:	b	4c3e4 <ftello64@plt+0x35ea4>
   4c3d8:	ldrb	r2, [r3]
   4c3dc:	cmp	r2, #47	; 0x2f
   4c3e0:	bne	4c39c <ftello64@plt+0x35e5c>
   4c3e4:	strb	r1, [r3], #-1
   4c3e8:	cmp	r4, r3
   4c3ec:	bne	4c3d8 <ftello64@plt+0x35e98>
   4c3f0:	mov	r0, r4
   4c3f4:	pop	{r4, pc}
   4c3f8:	ldr	r0, [pc]	; 4c400 <ftello64@plt+0x35ec0>
   4c3fc:	bx	lr
   4c400:	andeq	ip, r6, ip, lsr r2
   4c404:	push	{r4, lr}
   4c408:	ldr	r0, [pc, #80]	; 4c460 <ftello64@plt+0x35f20>
   4c40c:	bl	15a6c <getenv@plt>
   4c410:	subs	r4, r0, #0
   4c414:	beq	4c424 <ftello64@plt+0x35ee4>
   4c418:	ldrb	r3, [r4]
   4c41c:	cmp	r3, #0
   4c420:	bne	4c430 <ftello64@plt+0x35ef0>
   4c424:	ldr	r4, [pc, #56]	; 4c464 <ftello64@plt+0x35f24>
   4c428:	mov	r0, r4
   4c42c:	pop	{r4, pc}
   4c430:	bl	4c370 <ftello64@plt+0x35e30>
   4c434:	cmp	r0, #0
   4c438:	movne	r4, r0
   4c43c:	mov	r0, r4
   4c440:	bl	4c26c <ftello64@plt+0x35d2c>
   4c444:	cmp	r0, #0
   4c448:	bne	4c428 <ftello64@plt+0x35ee8>
   4c44c:	ldr	r3, [pc, #20]	; 4c468 <ftello64@plt+0x35f28>
   4c450:	mov	r2, #1
   4c454:	mov	r0, r4
   4c458:	strb	r2, [r3, #4]
   4c45c:	pop	{r4, pc}
   4c460:	andeq	ip, r6, r4, ror #4
   4c464:	andeq	ip, r6, ip, lsr r2
   4c468:	andeq	r0, r8, r8, ror #25
   4c46c:	push	{r4, r5, r6, lr}
   4c470:	subs	r4, r0, #0
   4c474:	beq	4c484 <ftello64@plt+0x35f44>
   4c478:	ldrb	r3, [r4]
   4c47c:	cmp	r3, #0
   4c480:	bne	4c4b8 <ftello64@plt+0x35f78>
   4c484:	bl	4c404 <ftello64@plt+0x35ec4>
   4c488:	ldr	r5, [pc, #80]	; 4c4e0 <ftello64@plt+0x35fa0>
   4c48c:	mov	r6, #0
   4c490:	mov	r4, r0
   4c494:	ldr	r0, [r5, #8]
   4c498:	bl	156a0 <gcry_free@plt>
   4c49c:	mov	r0, r4
   4c4a0:	mov	r1, #0
   4c4a4:	bl	43348 <ftello64@plt+0x2ce08>
   4c4a8:	str	r0, [r5, #8]
   4c4ac:	mov	r0, r6
   4c4b0:	pop	{r4, r5, r6, lr}
   4c4b4:	b	156a0 <gcry_free@plt>
   4c4b8:	bl	4c370 <ftello64@plt+0x35e30>
   4c4bc:	ldr	r5, [pc, #28]	; 4c4e0 <ftello64@plt+0x35fa0>
   4c4c0:	subs	r6, r0, #0
   4c4c4:	movne	r4, r6
   4c4c8:	mov	r0, r4
   4c4cc:	bl	4c26c <ftello64@plt+0x35d2c>
   4c4d0:	cmp	r0, #0
   4c4d4:	moveq	r3, #1
   4c4d8:	strbeq	r3, [r5, #4]
   4c4dc:	b	4c494 <ftello64@plt+0x35f54>
   4c4e0:	andeq	r0, r8, r8, ror #25
   4c4e4:	push	{r4, r5, r6, lr}
   4c4e8:	ldr	r5, [pc, #44]	; 4c51c <ftello64@plt+0x35fdc>
   4c4ec:	ldr	r4, [r5, #8]
   4c4f0:	cmp	r4, #0
   4c4f4:	beq	4c500 <ftello64@plt+0x35fc0>
   4c4f8:	mov	r0, r4
   4c4fc:	pop	{r4, r5, r6, pc}
   4c500:	bl	4c404 <ftello64@plt+0x35ec4>
   4c504:	mov	r1, r4
   4c508:	bl	43348 <ftello64@plt+0x2ce08>
   4c50c:	mov	r4, r0
   4c510:	str	r0, [r5, #8]
   4c514:	mov	r0, r4
   4c518:	pop	{r4, r5, r6, pc}
   4c51c:	andeq	r0, r8, r8, ror #25
   4c520:	ldr	r3, [pc, #12]	; 4c534 <ftello64@plt+0x35ff4>
   4c524:	ldrb	r0, [r3, #4]
   4c528:	clz	r0, r0
   4c52c:	lsr	r0, r0, #5
   4c530:	bx	lr
   4c534:	andeq	r0, r8, r8, ror #25
   4c538:	ldr	r0, [pc]	; 4c540 <ftello64@plt+0x36000>
   4c53c:	bx	lr
   4c540:	andeq	fp, r6, ip, lsr #6
   4c544:	push	{r4, r5, r6, r7, r8, r9, lr}
   4c548:	mov	r2, #0
   4c54c:	ldr	r8, [pc, #884]	; 4c8c8 <ftello64@plt+0x36388>
   4c550:	sub	sp, sp, #188	; 0xbc
   4c554:	mov	r7, r1
   4c558:	ldr	r3, [r8]
   4c55c:	str	r2, [r1]
   4c560:	mov	r9, r0
   4c564:	str	r3, [sp, #180]	; 0xb4
   4c568:	bl	4c4e4 <ftello64@plt+0x35fa4>
   4c56c:	ldr	r5, [pc, #856]	; 4c8cc <ftello64@plt+0x3638c>
   4c570:	ldr	r4, [pc, #856]	; 4c8d0 <ftello64@plt+0x36390>
   4c574:	ldr	r6, [pc, #856]	; 4c8d4 <ftello64@plt+0x36394>
   4c578:	bl	154e4 <getuid@plt>
   4c57c:	mov	r3, r4
   4c580:	mov	r2, r6
   4c584:	mov	r1, #47	; 0x2f
   4c588:	str	r0, [sp]
   4c58c:	add	r0, sp, #132	; 0x84
   4c590:	bl	16060 <gpgrt_snprintf@plt>
   4c594:	add	r2, sp, #8
   4c598:	add	r1, sp, #132	; 0x84
   4c59c:	mov	r0, #3
   4c5a0:	bl	163e4 <__xstat64@plt>
   4c5a4:	cmp	r0, #0
   4c5a8:	bne	4c5bc <ftello64@plt+0x3607c>
   4c5ac:	ldr	r3, [sp, #24]
   4c5b0:	and	r3, r3, #61440	; 0xf000
   4c5b4:	cmp	r3, #16384	; 0x4000
   4c5b8:	beq	4c600 <ftello64@plt+0x360c0>
   4c5bc:	ldr	r4, [r5], #4
   4c5c0:	cmp	r4, #0
   4c5c4:	bne	4c578 <ftello64@plt+0x36038>
   4c5c8:	ldr	r3, [r7]
   4c5cc:	orr	r3, r3, #2
   4c5d0:	orr	r3, r3, #128	; 0x80
   4c5d4:	str	r3, [r7]
   4c5d8:	bl	4c4e4 <ftello64@plt+0x35fa4>
   4c5dc:	bl	15fc4 <gcry_xstrdup@plt>
   4c5e0:	mov	r4, r0
   4c5e4:	ldr	r2, [sp, #180]	; 0xb4
   4c5e8:	ldr	r3, [r8]
   4c5ec:	mov	r0, r4
   4c5f0:	cmp	r2, r3
   4c5f4:	bne	4c890 <ftello64@plt+0x36350>
   4c5f8:	add	sp, sp, #188	; 0xbc
   4c5fc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4c600:	ldr	r4, [sp, #32]
   4c604:	bl	154e4 <getuid@plt>
   4c608:	cmp	r4, r0
   4c60c:	beq	4c624 <ftello64@plt+0x360e4>
   4c610:	ldr	r3, [r7]
   4c614:	cmp	r9, #0
   4c618:	orr	r3, r3, #4
   4c61c:	str	r3, [r7]
   4c620:	beq	4c5d0 <ftello64@plt+0x36090>
   4c624:	add	r0, sp, #132	; 0x84
   4c628:	bl	15cb8 <strlen@plt>
   4c62c:	add	r2, r0, #7
   4c630:	cmp	r2, #46	; 0x2e
   4c634:	mov	r3, r0
   4c638:	bls	4c648 <ftello64@plt+0x36108>
   4c63c:	ldr	r3, [r7]
   4c640:	orr	r3, r3, #1
   4c644:	b	4c5d0 <ftello64@plt+0x36090>
   4c648:	ldr	r2, [pc, #648]	; 4c8d8 <ftello64@plt+0x36398>
   4c64c:	add	r1, sp, #132	; 0x84
   4c650:	add	ip, r1, r0
   4c654:	ldrb	lr, [r2, #6]
   4c658:	ldrh	r1, [r2, #4]
   4c65c:	ldr	r0, [r2]
   4c660:	add	r2, sp, #132	; 0x84
   4c664:	str	r0, [r2, r3]
   4c668:	strh	r1, [ip, #4]
   4c66c:	add	r2, sp, #8
   4c670:	add	r1, sp, #132	; 0x84
   4c674:	strb	lr, [ip, #6]
   4c678:	mov	r0, #3
   4c67c:	bl	163e4 <__xstat64@plt>
   4c680:	cmp	r0, #0
   4c684:	bne	4c774 <ftello64@plt+0x36234>
   4c688:	ldr	r3, [sp, #24]
   4c68c:	and	r3, r3, #61440	; 0xf000
   4c690:	cmp	r3, #16384	; 0x4000
   4c694:	beq	4c7c0 <ftello64@plt+0x36280>
   4c698:	ldr	r3, [r7]
   4c69c:	cmp	r9, #0
   4c6a0:	orr	r3, r3, #4
   4c6a4:	str	r3, [r7]
   4c6a8:	beq	4c5d0 <ftello64@plt+0x36090>
   4c6ac:	ldr	r3, [pc, #552]	; 4c8dc <ftello64@plt+0x3639c>
   4c6b0:	ldrb	r3, [r3, #4]
   4c6b4:	cmp	r3, #0
   4c6b8:	beq	4c7a4 <ftello64@plt+0x36264>
   4c6bc:	ldr	r3, [r7]
   4c6c0:	orr	r3, r3, #32
   4c6c4:	str	r3, [r7]
   4c6c8:	bl	4c4e4 <ftello64@plt+0x35fa4>
   4c6cc:	mov	r4, r0
   4c6d0:	bl	15cb8 <strlen@plt>
   4c6d4:	mov	r2, r4
   4c6d8:	add	r1, sp, #112	; 0x70
   4c6dc:	mov	r3, r0
   4c6e0:	mov	r0, #2
   4c6e4:	bl	160a8 <gcry_md_hash_buffer@plt>
   4c6e8:	add	r0, sp, #112	; 0x70
   4c6ec:	mov	r1, #120	; 0x78
   4c6f0:	bl	4e8c0 <ftello64@plt+0x38380>
   4c6f4:	subs	r5, r0, #0
   4c6f8:	beq	4c63c <ftello64@plt+0x360fc>
   4c6fc:	mov	r3, #0
   4c700:	mov	r2, r5
   4c704:	ldr	r1, [pc, #468]	; 4c8e0 <ftello64@plt+0x363a0>
   4c708:	add	r0, sp, #132	; 0x84
   4c70c:	bl	43894 <ftello64@plt+0x2d354>
   4c710:	mov	r4, r0
   4c714:	mov	r0, r5
   4c718:	bl	156a0 <gcry_free@plt>
   4c71c:	cmp	r4, #0
   4c720:	beq	4c824 <ftello64@plt+0x362e4>
   4c724:	add	r2, sp, #8
   4c728:	mov	r1, r4
   4c72c:	mov	r0, #3
   4c730:	bl	163e4 <__xstat64@plt>
   4c734:	cmp	r0, #0
   4c738:	beq	4c7fc <ftello64@plt+0x362bc>
   4c73c:	bl	15e20 <__errno_location@plt>
   4c740:	ldr	r3, [r0]
   4c744:	mov	r5, r0
   4c748:	cmp	r3, #2
   4c74c:	beq	4c834 <ftello64@plt+0x362f4>
   4c750:	ldr	r3, [r7]
   4c754:	cmp	r9, #0
   4c758:	orr	r3, r3, #1
   4c75c:	str	r3, [r7]
   4c760:	bne	4c5e4 <ftello64@plt+0x360a4>
   4c764:	mov	r0, r4
   4c768:	bl	156a0 <gcry_free@plt>
   4c76c:	ldr	r3, [r7]
   4c770:	b	4c5d0 <ftello64@plt+0x36090>
   4c774:	bl	15e20 <__errno_location@plt>
   4c778:	ldr	r3, [r0]
   4c77c:	cmp	r3, #2
   4c780:	bne	4c63c <ftello64@plt+0x360fc>
   4c784:	ldr	r1, [pc, #344]	; 4c8e4 <ftello64@plt+0x363a4>
   4c788:	add	r0, sp, #132	; 0x84
   4c78c:	bl	4bc18 <ftello64@plt+0x356d8>
   4c790:	cmp	r0, #0
   4c794:	beq	4c7e0 <ftello64@plt+0x362a0>
   4c798:	ldr	r3, [r7]
   4c79c:	orr	r3, r3, #16
   4c7a0:	b	4c5d0 <ftello64@plt+0x36090>
   4c7a4:	add	r0, sp, #132	; 0x84
   4c7a8:	bl	15fc4 <gcry_xstrdup@plt>
   4c7ac:	mov	r4, r0
   4c7b0:	cmp	r4, #0
   4c7b4:	bne	4c5e4 <ftello64@plt+0x360a4>
   4c7b8:	ldr	r3, [r7]
   4c7bc:	b	4c5d0 <ftello64@plt+0x36090>
   4c7c0:	ldr	r4, [sp, #32]
   4c7c4:	bl	154e4 <getuid@plt>
   4c7c8:	cmp	r4, r0
   4c7cc:	bne	4c698 <ftello64@plt+0x36158>
   4c7d0:	ldr	r3, [sp, #24]
   4c7d4:	tst	r3, #63	; 0x3f
   4c7d8:	bne	4c698 <ftello64@plt+0x36158>
   4c7dc:	b	4c6ac <ftello64@plt+0x3616c>
   4c7e0:	add	r2, sp, #8
   4c7e4:	add	r1, sp, #132	; 0x84
   4c7e8:	mov	r0, #3
   4c7ec:	bl	163e4 <__xstat64@plt>
   4c7f0:	cmp	r0, #0
   4c7f4:	beq	4c688 <ftello64@plt+0x36148>
   4c7f8:	b	4c63c <ftello64@plt+0x360fc>
   4c7fc:	ldr	r3, [sp, #24]
   4c800:	and	r3, r3, #61440	; 0xf000
   4c804:	cmp	r3, #16384	; 0x4000
   4c808:	beq	4c84c <ftello64@plt+0x3630c>
   4c80c:	ldr	r3, [r7]
   4c810:	cmp	r9, #0
   4c814:	orr	r3, r3, #8
   4c818:	str	r3, [r7]
   4c81c:	bne	4c5e4 <ftello64@plt+0x360a4>
   4c820:	b	4c764 <ftello64@plt+0x36224>
   4c824:	ldr	r3, [r7]
   4c828:	orr	r3, r3, #1
   4c82c:	str	r3, [r7]
   4c830:	b	4c5d0 <ftello64@plt+0x36090>
   4c834:	cmp	r9, #0
   4c838:	beq	4c86c <ftello64@plt+0x3632c>
   4c83c:	ldr	r3, [r7]
   4c840:	orr	r3, r3, #64	; 0x40
   4c844:	str	r3, [r7]
   4c848:	b	4c5e4 <ftello64@plt+0x360a4>
   4c84c:	ldr	r5, [sp, #32]
   4c850:	bl	154e4 <getuid@plt>
   4c854:	cmp	r5, r0
   4c858:	bne	4c80c <ftello64@plt+0x362cc>
   4c85c:	ldr	r3, [sp, #24]
   4c860:	tst	r3, #63	; 0x3f
   4c864:	bne	4c80c <ftello64@plt+0x362cc>
   4c868:	b	4c5e4 <ftello64@plt+0x360a4>
   4c86c:	ldr	r1, [pc, #112]	; 4c8e4 <ftello64@plt+0x363a4>
   4c870:	mov	r0, r4
   4c874:	bl	4bc18 <ftello64@plt+0x356d8>
   4c878:	cmp	r0, #0
   4c87c:	beq	4c894 <ftello64@plt+0x36354>
   4c880:	ldr	r3, [r7]
   4c884:	orr	r3, r3, #16
   4c888:	str	r3, [r7]
   4c88c:	b	4c764 <ftello64@plt+0x36224>
   4c890:	bl	15748 <__stack_chk_fail@plt>
   4c894:	add	r2, sp, #8
   4c898:	add	r1, sp, #132	; 0x84
   4c89c:	mov	r0, #3
   4c8a0:	bl	163e4 <__xstat64@plt>
   4c8a4:	cmp	r0, #0
   4c8a8:	beq	4c7b0 <ftello64@plt+0x36270>
   4c8ac:	ldr	r2, [r5]
   4c8b0:	ldr	r3, [r7]
   4c8b4:	cmp	r2, #2
   4c8b8:	orrne	r3, r3, #1
   4c8bc:	orreq	r3, r3, #64	; 0x40
   4c8c0:	str	r3, [r7]
   4c8c4:	b	4c764 <ftello64@plt+0x36224>
   4c8c8:	andeq	pc, r7, r8, lsl #15
   4c8cc:	andeq	ip, r6, r0, lsl #4
   4c8d0:	andeq	ip, r6, r4, ror r4
   4c8d4:	andeq	ip, r6, r0, ror r2
   4c8d8:	muleq	r6, r4, r2
   4c8dc:	andeq	r0, r8, r8, ror #25
   4c8e0:	andeq	ip, r6, ip, ror r2
   4c8e4:	andeq	r1, r6, r8, asr r5
   4c8e8:	push	{r4, r5, lr}
   4c8ec:	sub	sp, sp, #12
   4c8f0:	ldr	r5, [pc, #64]	; 4c938 <ftello64@plt+0x363f8>
   4c8f4:	ldr	r4, [pc, #64]	; 4c93c <ftello64@plt+0x363fc>
   4c8f8:	ldr	r0, [r5, #12]
   4c8fc:	ldr	r3, [r4]
   4c900:	cmp	r0, #0
   4c904:	str	r3, [sp, #4]
   4c908:	beq	4c924 <ftello64@plt+0x363e4>
   4c90c:	ldr	r2, [sp, #4]
   4c910:	ldr	r3, [r4]
   4c914:	cmp	r2, r3
   4c918:	bne	4c934 <ftello64@plt+0x363f4>
   4c91c:	add	sp, sp, #12
   4c920:	pop	{r4, r5, pc}
   4c924:	mov	r1, sp
   4c928:	bl	4c544 <ftello64@plt+0x36004>
   4c92c:	str	r0, [r5, #12]
   4c930:	b	4c90c <ftello64@plt+0x363cc>
   4c934:	bl	15748 <__stack_chk_fail@plt>
   4c938:	andeq	r0, r8, r8, ror #25
   4c93c:	andeq	pc, r7, r8, lsl #15
   4c940:	ldr	r0, [pc]	; 4c948 <ftello64@plt+0x36408>
   4c944:	bx	lr
   4c948:	andeq	ip, r6, r0, lsl #5
   4c94c:	ldr	r0, [pc]	; 4c954 <ftello64@plt+0x36414>
   4c950:	bx	lr
   4c954:	andeq	ip, r6, ip, lsl #5
   4c958:	ldr	r0, [pc]	; 4c960 <ftello64@plt+0x36420>
   4c95c:	bx	lr
   4c960:	muleq	r6, ip, r2
   4c964:	ldr	r0, [pc]	; 4c96c <ftello64@plt+0x3642c>
   4c968:	bx	lr
   4c96c:	andeq	ip, r6, r0, asr #5
   4c970:	ldr	r0, [pc]	; 4c978 <ftello64@plt+0x36438>
   4c974:	bx	lr
   4c978:	andeq	sl, r6, ip, lsr fp
   4c97c:	ldr	r0, [pc]	; 4c984 <ftello64@plt+0x36444>
   4c980:	bx	lr
   4c984:	ldrdeq	ip, [r6], -r4
   4c988:	push	{r4, r5, lr}
   4c98c:	sub	sp, sp, #12
   4c990:	ldr	r5, [pc, #96]	; 4c9f8 <ftello64@plt+0x364b8>
   4c994:	ldr	r4, [pc, #96]	; 4c9fc <ftello64@plt+0x364bc>
   4c998:	ldr	r0, [r5, #16]
   4c99c:	ldr	r3, [r4]
   4c9a0:	cmp	r0, #0
   4c9a4:	str	r3, [sp, #4]
   4c9a8:	beq	4c9c4 <ftello64@plt+0x36484>
   4c9ac:	ldr	r2, [sp, #4]
   4c9b0:	ldr	r3, [r4]
   4c9b4:	cmp	r2, r3
   4c9b8:	bne	4c9f4 <ftello64@plt+0x364b4>
   4c9bc:	add	sp, sp, #12
   4c9c0:	pop	{r4, r5, pc}
   4c9c4:	ldr	r0, [r5, #12]
   4c9c8:	cmp	r0, #0
   4c9cc:	beq	4c9e4 <ftello64@plt+0x364a4>
   4c9d0:	mov	r2, #0
   4c9d4:	ldr	r1, [pc, #36]	; 4ca00 <ftello64@plt+0x364c0>
   4c9d8:	bl	43298 <ftello64@plt+0x2cd58>
   4c9dc:	str	r0, [r5, #16]
   4c9e0:	b	4c9ac <ftello64@plt+0x3646c>
   4c9e4:	mov	r1, sp
   4c9e8:	bl	4c544 <ftello64@plt+0x36004>
   4c9ec:	str	r0, [r5, #12]
   4c9f0:	b	4c9d0 <ftello64@plt+0x36490>
   4c9f4:	bl	15748 <__stack_chk_fail@plt>
   4c9f8:	andeq	r0, r8, r8, ror #25
   4c9fc:	andeq	pc, r7, r8, lsl #15
   4ca00:	andeq	ip, r6, r8, ror #5
   4ca04:	push	{r4, lr}
   4ca08:	ldr	r4, [pc, #72]	; 4ca58 <ftello64@plt+0x36518>
   4ca0c:	ldr	r3, [r4, #20]
   4ca10:	cmp	r3, #0
   4ca14:	bne	4ca30 <ftello64@plt+0x364f0>
   4ca18:	ldr	r3, [r4, #24]
   4ca1c:	cmp	r3, #0
   4ca20:	bne	4ca44 <ftello64@plt+0x36504>
   4ca24:	bl	16498 <gcry_strdup@plt>
   4ca28:	str	r0, [r4, #24]
   4ca2c:	pop	{r4, pc}
   4ca30:	ldr	r3, [pc, #36]	; 4ca5c <ftello64@plt+0x3651c>
   4ca34:	ldr	r2, [pc, #36]	; 4ca60 <ftello64@plt+0x36520>
   4ca38:	ldr	r1, [pc, #36]	; 4ca64 <ftello64@plt+0x36524>
   4ca3c:	ldr	r0, [pc, #36]	; 4ca68 <ftello64@plt+0x36528>
   4ca40:	bl	48b28 <ftello64@plt+0x325e8>
   4ca44:	ldr	r3, [pc, #16]	; 4ca5c <ftello64@plt+0x3651c>
   4ca48:	ldr	r2, [pc, #28]	; 4ca6c <ftello64@plt+0x3652c>
   4ca4c:	ldr	r1, [pc, #16]	; 4ca64 <ftello64@plt+0x36524>
   4ca50:	ldr	r0, [pc, #24]	; 4ca70 <ftello64@plt+0x36530>
   4ca54:	bl	48b28 <ftello64@plt+0x325e8>
   4ca58:	andeq	r0, r8, r8, ror #25
   4ca5c:	andeq	ip, r6, r8, lsl #4
   4ca60:	andeq	r0, r0, sp, lsl #8
   4ca64:	strdeq	ip, [r6], -r4
   4ca68:	andeq	ip, r6, ip, lsl #6
   4ca6c:	andeq	r0, r0, lr, lsl #8
   4ca70:	andeq	ip, r6, r8, lsr #6
   4ca74:	push	{r4, lr}
   4ca78:	mov	r3, #1
   4ca7c:	ldr	r4, [pc, #664]	; 4cd1c <ftello64@plt+0x367dc>
   4ca80:	sub	r0, r0, #1
   4ca84:	str	r3, [r4, #20]
   4ca88:	cmp	r0, #11
   4ca8c:	ldrls	pc, [pc, r0, lsl #2]
   4ca90:	b	4cd0c <ftello64@plt+0x367cc>
   4ca94:	strdeq	ip, [r4], -r8
   4ca98:	andeq	ip, r4, ip, lsr #22
   4ca9c:	andeq	ip, r4, r8, lsr fp
   4caa0:	andeq	ip, r4, ip, ror #22
   4caa4:	andeq	ip, r4, r0, lsr #23
   4caa8:	ldrdeq	ip, [r4], -r4
   4caac:	andeq	ip, r4, r8, lsl #24
   4cab0:	andeq	ip, r4, ip, lsr ip
   4cab4:	andeq	ip, r4, r0, ror ip
   4cab8:	andeq	ip, r4, r4, lsr #25
   4cabc:	ldrdeq	ip, [r4], -r8
   4cac0:	andeq	ip, r4, r4, asr #21
   4cac4:	ldr	r0, [r4, #60]	; 0x3c
   4cac8:	cmp	r0, #0
   4cacc:	popne	{r4, pc}
   4cad0:	ldr	r3, [r4, #24]
   4cad4:	mov	r2, r0
   4cad8:	cmp	r3, #0
   4cadc:	movne	r0, r3
   4cae0:	ldrne	r1, [pc, #568]	; 4cd20 <ftello64@plt+0x367e0>
   4cae4:	ldreq	r1, [pc, #568]	; 4cd24 <ftello64@plt+0x367e4>
   4cae8:	ldreq	r0, [pc, #568]	; 4cd28 <ftello64@plt+0x367e8>
   4caec:	bl	43900 <ftello64@plt+0x2d3c0>
   4caf0:	str	r0, [r4, #60]	; 0x3c
   4caf4:	pop	{r4, pc}
   4caf8:	ldr	r0, [r4, #28]
   4cafc:	cmp	r0, #0
   4cb00:	popne	{r4, pc}
   4cb04:	ldr	r3, [r4, #24]
   4cb08:	mov	r2, r0
   4cb0c:	cmp	r3, #0
   4cb10:	movne	r0, r3
   4cb14:	ldrne	r1, [pc, #528]	; 4cd2c <ftello64@plt+0x367ec>
   4cb18:	ldreq	r1, [pc, #528]	; 4cd30 <ftello64@plt+0x367f0>
   4cb1c:	ldreq	r0, [pc, #516]	; 4cd28 <ftello64@plt+0x367e8>
   4cb20:	bl	43900 <ftello64@plt+0x2d3c0>
   4cb24:	str	r0, [r4, #28]
   4cb28:	pop	{r4, pc}
   4cb2c:	mov	r0, #0
   4cb30:	pop	{r4, lr}
   4cb34:	b	4c2bc <ftello64@plt+0x35d7c>
   4cb38:	ldr	r0, [r4, #32]
   4cb3c:	cmp	r0, #0
   4cb40:	popne	{r4, pc}
   4cb44:	ldr	r3, [r4, #24]
   4cb48:	mov	r2, r0
   4cb4c:	cmp	r3, #0
   4cb50:	movne	r0, r3
   4cb54:	ldrne	r1, [pc, #472]	; 4cd34 <ftello64@plt+0x367f4>
   4cb58:	ldreq	r1, [pc, #472]	; 4cd38 <ftello64@plt+0x367f8>
   4cb5c:	ldreq	r0, [pc, #472]	; 4cd3c <ftello64@plt+0x367fc>
   4cb60:	bl	43900 <ftello64@plt+0x2d3c0>
   4cb64:	str	r0, [r4, #32]
   4cb68:	pop	{r4, pc}
   4cb6c:	ldr	r0, [r4, #36]	; 0x24
   4cb70:	cmp	r0, #0
   4cb74:	popne	{r4, pc}
   4cb78:	ldr	r3, [r4, #24]
   4cb7c:	mov	r2, r0
   4cb80:	cmp	r3, #0
   4cb84:	movne	r0, r3
   4cb88:	ldrne	r1, [pc, #432]	; 4cd40 <ftello64@plt+0x36800>
   4cb8c:	ldreq	r1, [pc, #432]	; 4cd44 <ftello64@plt+0x36804>
   4cb90:	ldreq	r0, [pc, #400]	; 4cd28 <ftello64@plt+0x367e8>
   4cb94:	bl	43900 <ftello64@plt+0x2d3c0>
   4cb98:	str	r0, [r4, #36]	; 0x24
   4cb9c:	pop	{r4, pc}
   4cba0:	ldr	r0, [r4, #40]	; 0x28
   4cba4:	cmp	r0, #0
   4cba8:	popne	{r4, pc}
   4cbac:	ldr	r3, [r4, #24]
   4cbb0:	mov	r2, r0
   4cbb4:	cmp	r3, #0
   4cbb8:	movne	r0, r3
   4cbbc:	ldrne	r1, [pc, #388]	; 4cd48 <ftello64@plt+0x36808>
   4cbc0:	ldreq	r1, [pc, #388]	; 4cd4c <ftello64@plt+0x3680c>
   4cbc4:	ldreq	r0, [pc, #368]	; 4cd3c <ftello64@plt+0x367fc>
   4cbc8:	bl	43900 <ftello64@plt+0x2d3c0>
   4cbcc:	str	r0, [r4, #40]	; 0x28
   4cbd0:	pop	{r4, pc}
   4cbd4:	ldr	r0, [r4, #48]	; 0x30
   4cbd8:	cmp	r0, #0
   4cbdc:	popne	{r4, pc}
   4cbe0:	ldr	r3, [r4, #24]
   4cbe4:	mov	r2, r0
   4cbe8:	cmp	r3, #0
   4cbec:	movne	r0, r3
   4cbf0:	ldrne	r1, [pc, #344]	; 4cd50 <ftello64@plt+0x36810>
   4cbf4:	ldreq	r1, [pc, #344]	; 4cd54 <ftello64@plt+0x36814>
   4cbf8:	ldreq	r0, [pc, #316]	; 4cd3c <ftello64@plt+0x367fc>
   4cbfc:	bl	43900 <ftello64@plt+0x2d3c0>
   4cc00:	str	r0, [r4, #48]	; 0x30
   4cc04:	pop	{r4, pc}
   4cc08:	ldr	r0, [r4, #52]	; 0x34
   4cc0c:	cmp	r0, #0
   4cc10:	popne	{r4, pc}
   4cc14:	ldr	r3, [r4, #24]
   4cc18:	mov	r2, r0
   4cc1c:	cmp	r3, #0
   4cc20:	movne	r0, r3
   4cc24:	ldrne	r1, [pc, #300]	; 4cd58 <ftello64@plt+0x36818>
   4cc28:	ldreq	r1, [pc, #300]	; 4cd5c <ftello64@plt+0x3681c>
   4cc2c:	ldreq	r0, [pc, #244]	; 4cd28 <ftello64@plt+0x367e8>
   4cc30:	bl	43900 <ftello64@plt+0x2d3c0>
   4cc34:	str	r0, [r4, #52]	; 0x34
   4cc38:	pop	{r4, pc}
   4cc3c:	ldr	r0, [r4, #56]	; 0x38
   4cc40:	cmp	r0, #0
   4cc44:	popne	{r4, pc}
   4cc48:	ldr	r3, [r4, #24]
   4cc4c:	mov	r2, r0
   4cc50:	cmp	r3, #0
   4cc54:	movne	r0, r3
   4cc58:	ldrne	r1, [pc, #256]	; 4cd60 <ftello64@plt+0x36820>
   4cc5c:	ldreq	r1, [pc, #256]	; 4cd64 <ftello64@plt+0x36824>
   4cc60:	ldreq	r0, [pc, #192]	; 4cd28 <ftello64@plt+0x367e8>
   4cc64:	bl	43900 <ftello64@plt+0x2d3c0>
   4cc68:	str	r0, [r4, #56]	; 0x38
   4cc6c:	pop	{r4, pc}
   4cc70:	ldr	r0, [r4, #64]	; 0x40
   4cc74:	cmp	r0, #0
   4cc78:	popne	{r4, pc}
   4cc7c:	ldr	r3, [r4, #24]
   4cc80:	mov	r2, r0
   4cc84:	cmp	r3, #0
   4cc88:	movne	r0, r3
   4cc8c:	ldrne	r1, [pc, #212]	; 4cd68 <ftello64@plt+0x36828>
   4cc90:	ldreq	r1, [pc, #212]	; 4cd6c <ftello64@plt+0x3682c>
   4cc94:	ldreq	r0, [pc, #140]	; 4cd28 <ftello64@plt+0x367e8>
   4cc98:	bl	43900 <ftello64@plt+0x2d3c0>
   4cc9c:	str	r0, [r4, #64]	; 0x40
   4cca0:	pop	{r4, pc}
   4cca4:	ldr	r0, [r4, #68]	; 0x44
   4cca8:	cmp	r0, #0
   4ccac:	popne	{r4, pc}
   4ccb0:	ldr	r3, [r4, #24]
   4ccb4:	mov	r2, r0
   4ccb8:	cmp	r3, #0
   4ccbc:	movne	r0, r3
   4ccc0:	ldrne	r1, [pc, #168]	; 4cd70 <ftello64@plt+0x36830>
   4ccc4:	ldreq	r1, [pc, #168]	; 4cd74 <ftello64@plt+0x36834>
   4ccc8:	ldreq	r0, [pc, #88]	; 4cd28 <ftello64@plt+0x367e8>
   4cccc:	bl	43900 <ftello64@plt+0x2d3c0>
   4ccd0:	str	r0, [r4, #68]	; 0x44
   4ccd4:	pop	{r4, pc}
   4ccd8:	ldr	r0, [r4, #44]	; 0x2c
   4ccdc:	cmp	r0, #0
   4cce0:	popne	{r4, pc}
   4cce4:	ldr	r3, [r4, #24]
   4cce8:	mov	r2, r0
   4ccec:	cmp	r3, #0
   4ccf0:	movne	r0, r3
   4ccf4:	ldrne	r1, [pc, #124]	; 4cd78 <ftello64@plt+0x36838>
   4ccf8:	ldreq	r1, [pc, #124]	; 4cd7c <ftello64@plt+0x3683c>
   4ccfc:	ldreq	r0, [pc, #56]	; 4cd3c <ftello64@plt+0x367fc>
   4cd00:	bl	43900 <ftello64@plt+0x2d3c0>
   4cd04:	str	r0, [r4, #44]	; 0x2c
   4cd08:	pop	{r4, pc}
   4cd0c:	ldr	r2, [pc, #108]	; 4cd80 <ftello64@plt+0x36840>
   4cd10:	ldr	r1, [pc, #108]	; 4cd84 <ftello64@plt+0x36844>
   4cd14:	ldr	r0, [pc, #108]	; 4cd88 <ftello64@plt+0x36848>
   4cd18:	bl	48b00 <ftello64@plt+0x325c0>
   4cd1c:	andeq	r0, r8, r8, ror #25
   4cd20:	andeq	ip, r6, r8, lsl r4
   4cd24:	andeq	ip, r6, ip, lsl r4
   4cd28:	andeq	ip, r6, r0, lsr r2
   4cd2c:	andeq	ip, r6, r0, asr #6
   4cd30:	andeq	ip, r6, r4, asr r3
   4cd34:	andeq	ip, r6, r0, ror #6
   4cd38:	andeq	ip, r6, r4, ror #6
   4cd3c:	andeq	ip, r6, ip, lsl #5
   4cd40:	andeq	ip, r6, r0, ror r3
   4cd44:	andeq	ip, r6, r8, ror r3
   4cd48:	andeq	ip, r6, r4, lsl #7
   4cd4c:	muleq	r6, ip, r3
   4cd50:	andeq	ip, r6, r8, asr #7
   4cd54:	andeq	ip, r6, r4, ror #7
   4cd58:	strdeq	ip, [r6], -r8
   4cd5c:	andeq	ip, r6, r4, lsl #8
   4cd60:	andeq	ip, r6, ip, lsl #8
   4cd64:	andeq	ip, r6, r0, lsl r4
   4cd68:	andeq	ip, r6, r4, lsr #8
   4cd6c:	andeq	ip, r6, r0, asr #8
   4cd70:	andeq	ip, r6, r4, asr r4
   4cd74:	andeq	ip, r6, r4, ror #8
   4cd78:			; <UNDEFINED> instruction: 0x0006c3b0
   4cd7c:			; <UNDEFINED> instruction: 0x0006c3b8
   4cd80:	andeq	ip, r6, ip, lsl r2
   4cd84:	andeq	r0, r0, lr, ror r4
   4cd88:	strdeq	ip, [r6], -r4
   4cd8c:	mov	r0, #1
   4cd90:	b	4c2bc <ftello64@plt+0x35d7c>
   4cd94:	andeq	r0, r0, r0
   4cd98:	add	ip, r0, r0, lsl #3
   4cd9c:	sub	r3, r1, #1
   4cda0:	add	ip, r0, ip, lsl #3
   4cda4:	cmp	r1, #2
   4cda8:	add	ip, ip, ip, lsl #2
   4cdac:	rsb	r3, r3, r3, lsl #5
   4cdb0:	add	r3, r3, ip
   4cdb4:	lslgt	r1, r1, #2
   4cdb8:	add	r2, r3, r2
   4cdbc:	ldrgt	r3, [pc, #88]	; 4ce1c <ftello64@plt+0x368dc>
   4cdc0:	addgt	r1, r1, #23
   4cdc4:	ldr	ip, [pc, #84]	; 4ce20 <ftello64@plt+0x368e0>
   4cdc8:	suble	r0, r0, #1
   4cdcc:	umullgt	r3, r1, r3, r1
   4cdd0:	push	{lr}		; (str lr, [sp, #-4]!)
   4cdd4:	smull	lr, ip, ip, r0
   4cdd8:	add	r2, r2, #1720320	; 0x1a4000
   4cddc:	add	r2, r2, #740	; 0x2e4
   4cde0:	subgt	r2, r2, r1, lsr #3
   4cde4:	asr	r1, r0, #31
   4cde8:	add	r3, r0, #3
   4cdec:	cmp	r0, #0
   4cdf0:	rsb	r1, r1, ip, asr #5
   4cdf4:	movlt	r0, r3
   4cdf8:	add	r1, r1, #1
   4cdfc:	asr	r3, r0, #2
   4ce00:	add	r0, r1, r1, lsl #1
   4ce04:	add	r1, r0, #3
   4ce08:	cmp	r0, #0
   4ce0c:	movlt	r0, r1
   4ce10:	sub	r0, r3, r0, asr #2
   4ce14:	add	r0, r0, r2
   4ce18:	pop	{pc}		; (ldr pc, [sp], #4)
   4ce1c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   4ce20:	mvnpl	r8, pc, lsl r5
   4ce24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ce28:	sub	r4, r0, #1720320	; 0x1a4000
   4ce2c:	mov	r6, r0
   4ce30:	ldr	r0, [pc, #592]	; 4d088 <ftello64@plt+0x36b48>
   4ce34:	sub	sp, sp, #20
   4ce38:	sub	r4, r4, #740	; 0x2e4
   4ce3c:	str	r1, [sp, #4]
   4ce40:	umull	r1, r4, r0, r4
   4ce44:	ldr	r7, [pc, #576]	; 4d08c <ftello64@plt+0x36b4c>
   4ce48:	strd	r2, [sp, #8]
   4ce4c:	lsr	r4, r4, #8
   4ce50:	ldr	r8, [pc, #568]	; 4d090 <ftello64@plt+0x36b50>
   4ce54:	ldr	r5, [pc, #568]	; 4d094 <ftello64@plt+0x36b54>
   4ce58:	b	4ce60 <ftello64@plt+0x36920>
   4ce5c:	add	r4, r4, #1
   4ce60:	mov	r2, #1
   4ce64:	mov	r1, r2
   4ce68:	mov	r0, r4
   4ce6c:	bl	4cd98 <ftello64@plt+0x36858>
   4ce70:	umull	r3, r2, r7, r4
   4ce74:	lsr	r3, r2, #5
   4ce78:	add	r3, r3, r3, lsl #2
   4ce7c:	add	r3, r3, r3, lsl #2
   4ce80:	cmp	r4, r3, lsl #2
   4ce84:	sub	r0, r6, r0
   4ce88:	bne	4cea4 <ftello64@plt+0x36964>
   4ce8c:	lsr	r2, r2, #7
   4ce90:	add	r2, r2, r2, lsl #2
   4ce94:	add	r2, r2, r2, lsl #2
   4ce98:	cmp	r4, r2, lsl #4
   4ce9c:	movne	r3, r5
   4cea0:	bne	4ceb0 <ftello64@plt+0x36970>
   4cea4:	tst	r4, #3
   4cea8:	moveq	r3, r8
   4ceac:	movne	r3, r5
   4ceb0:	cmp	r0, r3
   4ceb4:	bgt	4ce5c <ftello64@plt+0x3691c>
   4ceb8:	ldr	r3, [pc, #472]	; 4d098 <ftello64@plt+0x36b58>
   4cebc:	asr	r5, r0, #31
   4cec0:	ldr	sl, [pc, #452]	; 4d08c <ftello64@plt+0x36b4c>
   4cec4:	smull	r2, r3, r3, r0
   4cec8:	add	r0, r3, r0
   4cecc:	rsb	r5, r5, r0, asr #4
   4ced0:	add	r5, r5, #1
   4ced4:	umull	r3, r7, sl, r4
   4ced8:	add	r5, r5, #1
   4cedc:	lsr	r8, r7, #5
   4cee0:	lsr	r7, r7, #7
   4cee4:	add	r8, r8, r8, lsl #2
   4cee8:	add	r7, r7, r7, lsl #2
   4ceec:	add	r8, r8, r8, lsl #2
   4cef0:	add	r7, r7, r7, lsl #2
   4cef4:	sub	r8, r4, r8, lsl #2
   4cef8:	sub	r7, r4, r7, lsl #4
   4cefc:	and	r9, r4, #3
   4cf00:	sub	fp, r5, #1
   4cf04:	mov	r1, fp
   4cf08:	mov	r2, #1
   4cf0c:	mov	r0, r4
   4cf10:	bl	4cd98 <ftello64@plt+0x36858>
   4cf14:	sub	r3, fp, #1
   4cf18:	sub	r0, r6, r0
   4cf1c:	cmp	r3, #11
   4cf20:	ldrls	pc, [pc, r3, lsl #2]
   4cf24:	b	4d078 <ftello64@plt+0x36b38>
   4cf28:	andeq	ip, r4, r8, asr pc
   4cf2c:	andeq	sp, r4, ip, lsl r0
   4cf30:	andeq	ip, r4, r8, asr pc
   4cf34:	andeq	ip, r4, r4, ror pc
   4cf38:	andeq	ip, r4, r8, asr pc
   4cf3c:	andeq	ip, r4, r4, ror pc
   4cf40:	andeq	ip, r4, r8, asr pc
   4cf44:	andeq	ip, r4, r8, asr pc
   4cf48:	andeq	ip, r4, r4, ror pc
   4cf4c:	andeq	ip, r4, r8, asr pc
   4cf50:	andeq	ip, r4, r4, ror pc
   4cf54:	andeq	ip, r4, r8, asr pc
   4cf58:	mov	r2, #31
   4cf5c:	cmp	r0, r2
   4cf60:	ble	4cf80 <ftello64@plt+0x36a40>
   4cf64:	cmp	r5, #13
   4cf68:	beq	4d05c <ftello64@plt+0x36b1c>
   4cf6c:	add	r5, r5, #1
   4cf70:	b	4cf00 <ftello64@plt+0x369c0>
   4cf74:	mov	r2, #30
   4cf78:	cmp	r0, r2
   4cf7c:	bgt	4cf64 <ftello64@plt+0x36a24>
   4cf80:	add	r0, r0, #1
   4cf84:	cmp	r0, r2
   4cf88:	ble	4d054 <ftello64@plt+0x36b14>
   4cf8c:	cmp	r5, #13
   4cf90:	mov	fp, r5
   4cf94:	moveq	fp, #1
   4cf98:	moveq	r0, fp
   4cf9c:	moveq	r2, r4
   4cfa0:	addeq	r4, r4, r0
   4cfa4:	bne	4d06c <ftello64@plt+0x36b2c>
   4cfa8:	ldr	r3, [sp, #4]
   4cfac:	ldr	r1, [pc, #216]	; 4d08c <ftello64@plt+0x36b4c>
   4cfb0:	cmp	r2, #0
   4cfb4:	str	r4, [r3]
   4cfb8:	ldr	r3, [sp, #8]
   4cfbc:	str	fp, [r3]
   4cfc0:	smull	r1, r3, r1, r2
   4cfc4:	ldr	r1, [sp, #12]
   4cfc8:	str	r0, [r1]
   4cfcc:	asr	r0, r2, #31
   4cfd0:	rsb	r0, r0, r3, asr #5
   4cfd4:	add	r3, r4, r4, lsl #3
   4cfd8:	add	r0, r0, #1
   4cfdc:	add	r4, r4, r3, lsl #3
   4cfe0:	add	r0, r0, r0, lsl #1
   4cfe4:	add	r1, r2, #3
   4cfe8:	movlt	r2, r1
   4cfec:	add	r4, r4, r4, lsl #2
   4cff0:	cmp	r0, #0
   4cff4:	add	r3, r0, #3
   4cff8:	sub	r6, r6, r4
   4cffc:	movge	r3, r0
   4d000:	asr	r2, r2, #2
   4d004:	sub	r0, r6, #1720320	; 0x1a4000
   4d008:	sub	r3, r2, r3, asr #2
   4d00c:	sub	r0, r0, #740	; 0x2e4
   4d010:	sub	r0, r0, r3
   4d014:	add	sp, sp, #20
   4d018:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d01c:	cmp	r8, #0
   4d020:	bne	4d030 <ftello64@plt+0x36af0>
   4d024:	cmp	r7, #0
   4d028:	movne	r3, #28
   4d02c:	bne	4d03c <ftello64@plt+0x36afc>
   4d030:	cmp	r9, #0
   4d034:	moveq	r3, #29
   4d038:	movne	r3, #28
   4d03c:	cmp	r0, r3
   4d040:	bgt	4cf6c <ftello64@plt+0x36a2c>
   4d044:	add	r0, r0, #1
   4d048:	cmp	r0, r3
   4d04c:	bgt	4d068 <ftello64@plt+0x36b28>
   4d050:	mov	fp, #2
   4d054:	sub	r2, r4, #1
   4d058:	b	4cfa8 <ftello64@plt+0x36a68>
   4d05c:	add	r4, r4, #1
   4d060:	mov	r5, #1
   4d064:	b	4ced4 <ftello64@plt+0x36994>
   4d068:	mov	fp, #3
   4d06c:	sub	r2, r4, #1
   4d070:	mov	r0, #1
   4d074:	b	4cfa8 <ftello64@plt+0x36a68>
   4d078:	ldr	r2, [pc, #28]	; 4d09c <ftello64@plt+0x36b5c>
   4d07c:	ldr	r1, [pc, #28]	; 4d0a0 <ftello64@plt+0x36b60>
   4d080:	ldr	r0, [pc, #28]	; 4d0a4 <ftello64@plt+0x36b64>
   4d084:	bl	48b00 <ftello64@plt+0x325c0>
   4d088:	movwlt	r6, #62291	; 0xf353
   4d08c:	mvnpl	r8, pc, lsl r5
   4d090:	andeq	r0, r0, lr, ror #2
   4d094:	andeq	r0, r0, sp, ror #2
   4d098:	strthi	r0, [r1], #-2115	; 0xfffff7bd
   4d09c:	andeq	ip, r6, ip, ror r4
   4d0a0:	andeq	r0, r0, r3, lsl r3
   4d0a4:	muleq	r6, ip, r4
   4d0a8:	add	r1, r0, #8
   4d0ac:	b	4d0b4 <ftello64@plt+0x36b74>
   4d0b0:	mov	r0, r3
   4d0b4:	mov	r3, r0
   4d0b8:	ldrb	r2, [r3], #1
   4d0bc:	sub	r2, r2, #48	; 0x30
   4d0c0:	cmp	r2, #9
   4d0c4:	bhi	4d154 <ftello64@plt+0x36c14>
   4d0c8:	cmp	r3, r1
   4d0cc:	bne	4d0b0 <ftello64@plt+0x36b70>
   4d0d0:	ldrb	r3, [r1]
   4d0d4:	cmp	r3, #84	; 0x54
   4d0d8:	bne	4d154 <ftello64@plt+0x36c14>
   4d0dc:	add	r3, r0, #2
   4d0e0:	add	r0, r0, #8
   4d0e4:	mov	r1, r3
   4d0e8:	add	r3, r3, #1
   4d0ec:	ldrb	r2, [r1]
   4d0f0:	sub	r2, r2, #48	; 0x30
   4d0f4:	cmp	r2, #9
   4d0f8:	bhi	4d154 <ftello64@plt+0x36c14>
   4d0fc:	cmp	r3, r0
   4d100:	bne	4d0e4 <ftello64@plt+0x36ba4>
   4d104:	push	{r4, lr}
   4d108:	ldrb	r4, [r3]
   4d10c:	cmp	r4, #90	; 0x5a
   4d110:	ldrbeq	r4, [r1, #2]
   4d114:	cmp	r4, #0
   4d118:	beq	4d15c <ftello64@plt+0x36c1c>
   4d11c:	tst	r4, #128	; 0x80
   4d120:	bne	4d13c <ftello64@plt+0x36bfc>
   4d124:	bl	15bec <__ctype_b_loc@plt>
   4d128:	lsl	r3, r4, #1
   4d12c:	ldr	r2, [r0]
   4d130:	ldrh	r3, [r2, r3]
   4d134:	tst	r3, #8192	; 0x2000
   4d138:	bne	4d15c <ftello64@plt+0x36c1c>
   4d13c:	cmp	r4, #44	; 0x2c
   4d140:	cmpne	r4, #58	; 0x3a
   4d144:	movne	r4, #1
   4d148:	moveq	r4, #0
   4d14c:	eor	r0, r4, #1
   4d150:	pop	{r4, pc}
   4d154:	mov	r0, #0
   4d158:	bx	lr
   4d15c:	mov	r0, #1
   4d160:	pop	{r4, pc}
   4d164:	add	r2, r0, #4
   4d168:	ldrb	r3, [r0], #1
   4d16c:	sub	r3, r3, #48	; 0x30
   4d170:	cmp	r3, #9
   4d174:	bhi	4d35c <ftello64@plt+0x36e1c>
   4d178:	cmp	r0, r2
   4d17c:	bne	4d168 <ftello64@plt+0x36c28>
   4d180:	ldrb	r3, [r0]
   4d184:	cmp	r3, #45	; 0x2d
   4d188:	bne	4d35c <ftello64@plt+0x36e1c>
   4d18c:	ldrb	r3, [r0, #1]
   4d190:	sub	r3, r3, #48	; 0x30
   4d194:	uxtb	r2, r3
   4d198:	cmp	r2, #9
   4d19c:	bhi	4d35c <ftello64@plt+0x36e1c>
   4d1a0:	ldrb	r2, [r0, #2]
   4d1a4:	sub	r2, r2, #48	; 0x30
   4d1a8:	uxtb	ip, r2
   4d1ac:	cmp	ip, #9
   4d1b0:	bhi	4d35c <ftello64@plt+0x36e1c>
   4d1b4:	ldrb	ip, [r0, #3]
   4d1b8:	cmp	ip, #45	; 0x2d
   4d1bc:	bne	4d35c <ftello64@plt+0x36e1c>
   4d1c0:	add	r3, r3, r3, lsl #2
   4d1c4:	add	r3, r2, r3, lsl #1
   4d1c8:	sub	r3, r3, #1
   4d1cc:	cmp	r3, #11
   4d1d0:	bhi	4d35c <ftello64@plt+0x36e1c>
   4d1d4:	ldrb	r3, [r0, #4]
   4d1d8:	sub	r3, r3, #48	; 0x30
   4d1dc:	uxtb	r2, r3
   4d1e0:	cmp	r2, #9
   4d1e4:	bhi	4d35c <ftello64@plt+0x36e1c>
   4d1e8:	ldrb	r2, [r0, #5]
   4d1ec:	sub	r2, r2, #48	; 0x30
   4d1f0:	uxtb	ip, r2
   4d1f4:	cmp	ip, #9
   4d1f8:	bhi	4d35c <ftello64@plt+0x36e1c>
   4d1fc:	add	r3, r3, r3, lsl #2
   4d200:	add	r3, r2, r3, lsl #1
   4d204:	sub	r3, r3, #1
   4d208:	cmp	r3, #30
   4d20c:	bhi	4d35c <ftello64@plt+0x36e1c>
   4d210:	ldrb	r2, [r0, #6]
   4d214:	cmp	r2, #0
   4d218:	sub	r3, r2, #44	; 0x2c
   4d21c:	clz	r3, r3
   4d220:	lsr	r3, r3, #5
   4d224:	moveq	r3, #1
   4d228:	cmp	r3, #0
   4d22c:	bne	4d364 <ftello64@plt+0x36e24>
   4d230:	cmp	r2, #32
   4d234:	cmpne	r2, #9
   4d238:	bne	4d35c <ftello64@plt+0x36e1c>
   4d23c:	cmp	r1, #0
   4d240:	bne	4d364 <ftello64@plt+0x36e24>
   4d244:	ldrb	r3, [r0, #7]
   4d248:	cmp	r3, #9
   4d24c:	cmpne	r3, #32
   4d250:	beq	4d364 <ftello64@plt+0x36e24>
   4d254:	sub	r3, r3, #48	; 0x30
   4d258:	uxtb	r2, r3
   4d25c:	cmp	r2, #9
   4d260:	bhi	4d35c <ftello64@plt+0x36e1c>
   4d264:	ldrb	r2, [r0, #8]
   4d268:	sub	r2, r2, #48	; 0x30
   4d26c:	uxtb	ip, r2
   4d270:	cmp	ip, #9
   4d274:	bhi	4d35c <ftello64@plt+0x36e1c>
   4d278:	add	r3, r3, r3, lsl #2
   4d27c:	add	r3, r2, r3, lsl #1
   4d280:	cmp	r3, #23
   4d284:	bgt	4d35c <ftello64@plt+0x36e1c>
   4d288:	ldrb	r3, [r0, #9]
   4d28c:	cmp	r3, #44	; 0x2c
   4d290:	cmpne	r3, #0
   4d294:	beq	4d364 <ftello64@plt+0x36e24>
   4d298:	cmp	r3, #58	; 0x3a
   4d29c:	bne	4d35c <ftello64@plt+0x36e1c>
   4d2a0:	ldrb	r3, [r0, #10]
   4d2a4:	sub	r3, r3, #48	; 0x30
   4d2a8:	uxtb	r2, r3
   4d2ac:	cmp	r2, #9
   4d2b0:	bhi	4d35c <ftello64@plt+0x36e1c>
   4d2b4:	ldrb	r2, [r0, #11]
   4d2b8:	sub	r2, r2, #48	; 0x30
   4d2bc:	uxtb	r1, r2
   4d2c0:	cmp	r1, #9
   4d2c4:	bhi	4d35c <ftello64@plt+0x36e1c>
   4d2c8:	mov	ip, #10
   4d2cc:	mla	r3, ip, r3, r2
   4d2d0:	cmp	r3, #59	; 0x3b
   4d2d4:	bgt	4d35c <ftello64@plt+0x36e1c>
   4d2d8:	ldrb	r2, [r0, #12]
   4d2dc:	cmp	r2, #0
   4d2e0:	sub	r3, r2, #44	; 0x2c
   4d2e4:	clz	r3, r3
   4d2e8:	lsr	r3, r3, #5
   4d2ec:	moveq	r3, #1
   4d2f0:	cmp	r3, #0
   4d2f4:	bne	4d364 <ftello64@plt+0x36e24>
   4d2f8:	cmp	r2, #58	; 0x3a
   4d2fc:	bne	4d35c <ftello64@plt+0x36e1c>
   4d300:	ldrb	r2, [r0, #13]
   4d304:	sub	r2, r2, #48	; 0x30
   4d308:	uxtb	r1, r2
   4d30c:	cmp	r1, #9
   4d310:	bhi	4d35c <ftello64@plt+0x36e1c>
   4d314:	push	{lr}		; (str lr, [sp, #-4]!)
   4d318:	ldrb	r1, [r0, #14]
   4d31c:	sub	r1, r1, #48	; 0x30
   4d320:	uxtb	lr, r1
   4d324:	cmp	lr, #9
   4d328:	bhi	4d374 <ftello64@plt+0x36e34>
   4d32c:	mla	r2, ip, r2, r1
   4d330:	cmp	r2, #60	; 0x3c
   4d334:	bgt	4d374 <ftello64@plt+0x36e34>
   4d338:	ldrb	r0, [r0, #15]
   4d33c:	and	r3, r0, #223	; 0xdf
   4d340:	cmp	r3, #0
   4d344:	cmpne	r0, #44	; 0x2c
   4d348:	beq	4d36c <ftello64@plt+0x36e2c>
   4d34c:	sub	r0, r0, #9
   4d350:	clz	r0, r0
   4d354:	lsr	r0, r0, #5
   4d358:	pop	{pc}		; (ldr pc, [sp], #4)
   4d35c:	mov	r0, #0
   4d360:	bx	lr
   4d364:	mov	r0, #1
   4d368:	bx	lr
   4d36c:	mov	r0, #1
   4d370:	pop	{pc}		; (ldr pc, [sp], #4)
   4d374:	mov	r0, r3
   4d378:	pop	{pc}		; (ldr pc, [sp], #4)
   4d37c:	add	r1, r0, #8
   4d380:	b	4d388 <ftello64@plt+0x36e48>
   4d384:	mov	r0, r3
   4d388:	mov	r3, r0
   4d38c:	ldrb	r2, [r3], #1
   4d390:	sub	r2, r2, #48	; 0x30
   4d394:	cmp	r2, #9
   4d398:	bhi	4d3d4 <ftello64@plt+0x36e94>
   4d39c:	cmp	r3, r1
   4d3a0:	bne	4d384 <ftello64@plt+0x36e44>
   4d3a4:	ldrb	r3, [r1]
   4d3a8:	cmp	r3, #84	; 0x54
   4d3ac:	bne	4d3d4 <ftello64@plt+0x36e94>
   4d3b0:	add	r0, r0, #7
   4d3b4:	ldrb	r3, [r1, #1]!
   4d3b8:	sub	r3, r3, #48	; 0x30
   4d3bc:	cmp	r3, #9
   4d3c0:	bhi	4d3d4 <ftello64@plt+0x36e94>
   4d3c4:	cmp	r0, r1
   4d3c8:	bne	4d3b4 <ftello64@plt+0x36e74>
   4d3cc:	mov	r0, #0
   4d3d0:	bx	lr
   4d3d4:	mov	r0, #161	; 0xa1
   4d3d8:	bx	lr
   4d3dc:	push	{r4, lr}
   4d3e0:	mov	r0, #0
   4d3e4:	bl	15658 <time@plt>
   4d3e8:	cmn	r0, #1
   4d3ec:	beq	4d424 <ftello64@plt+0x36ee4>
   4d3f0:	ldr	r2, [pc, #52]	; 4d42c <ftello64@plt+0x36eec>
   4d3f4:	ldr	r3, [r2]
   4d3f8:	cmp	r3, #0
   4d3fc:	popeq	{r4, pc}
   4d400:	cmp	r3, #1
   4d404:	ldr	r2, [r2, #4]
   4d408:	beq	4d41c <ftello64@plt+0x36edc>
   4d40c:	cmp	r3, #2
   4d410:	addeq	r0, r0, r2
   4d414:	subne	r0, r0, r2
   4d418:	pop	{r4, pc}
   4d41c:	mov	r0, r2
   4d420:	pop	{r4, pc}
   4d424:	ldr	r0, [pc, #4]	; 4d430 <ftello64@plt+0x36ef0>
   4d428:	bl	48824 <ftello64@plt+0x322e4>
   4d42c:	andeq	r0, r8, r0, lsr sp
   4d430:			; <UNDEFINED> instruction: 0x0006c4b4
   4d434:	b	15388 <gmtime_r@plt>
   4d438:	push	{r4, r5, lr}
   4d43c:	sub	sp, sp, #84	; 0x54
   4d440:	ldr	r4, [pc, #140]	; 4d4d4 <ftello64@plt+0x36f94>
   4d444:	mov	r5, r0
   4d448:	ldr	r3, [r4]
   4d44c:	str	r3, [sp, #76]	; 0x4c
   4d450:	bl	4d3dc <ftello64@plt+0x36e9c>
   4d454:	add	r1, sp, #32
   4d458:	str	r0, [sp, #28]
   4d45c:	add	r0, sp, #28
   4d460:	bl	15388 <gmtime_r@plt>
   4d464:	subs	r2, r0, #0
   4d468:	strbeq	r2, [r5]
   4d46c:	beq	4d4b8 <ftello64@plt+0x36f78>
   4d470:	ldr	r1, [r2]
   4d474:	ldr	r3, [r2, #20]
   4d478:	str	r1, [sp, #16]
   4d47c:	ldr	r1, [r2, #4]
   4d480:	add	r3, r3, #1888	; 0x760
   4d484:	str	r1, [sp, #12]
   4d488:	ldr	r1, [r2, #8]
   4d48c:	mov	r0, r5
   4d490:	str	r1, [sp, #8]
   4d494:	ldr	r1, [r2, #12]
   4d498:	add	r3, r3, #12
   4d49c:	str	r1, [sp, #4]
   4d4a0:	ldr	r1, [r2, #16]
   4d4a4:	ldr	r2, [pc, #44]	; 4d4d8 <ftello64@plt+0x36f98>
   4d4a8:	add	r1, r1, #1
   4d4ac:	str	r1, [sp]
   4d4b0:	mov	r1, #16
   4d4b4:	bl	16060 <gpgrt_snprintf@plt>
   4d4b8:	ldr	r2, [sp, #76]	; 0x4c
   4d4bc:	ldr	r3, [r4]
   4d4c0:	cmp	r2, r3
   4d4c4:	bne	4d4d0 <ftello64@plt+0x36f90>
   4d4c8:	add	sp, sp, #84	; 0x54
   4d4cc:	pop	{r4, r5, pc}
   4d4d0:	bl	15748 <__stack_chk_fail@plt>
   4d4d4:	andeq	pc, r7, r8, lsl #15
   4d4d8:	andeq	ip, r6, r4, asr #9
   4d4dc:	push	{r4, r5, r6, lr}
   4d4e0:	mov	r4, r0
   4d4e4:	mov	r0, #0
   4d4e8:	mov	r5, r1
   4d4ec:	bl	15658 <time@plt>
   4d4f0:	ldr	r3, [pc, #72]	; 4d540 <ftello64@plt+0x37000>
   4d4f4:	cmn	r4, #1
   4d4f8:	cmpne	r0, r4
   4d4fc:	bne	4d510 <ftello64@plt+0x36fd0>
   4d500:	mov	r2, #0
   4d504:	str	r2, [r3]
   4d508:	str	r2, [r3, #4]
   4d50c:	pop	{r4, r5, r6, pc}
   4d510:	cmp	r5, #0
   4d514:	beq	4d524 <ftello64@plt+0x36fe4>
   4d518:	mov	r2, #1
   4d51c:	stm	r3, {r2, r4}
   4d520:	pop	{r4, r5, r6, pc}
   4d524:	cmp	r0, r4
   4d528:	sublt	r4, r4, r0
   4d52c:	movlt	r2, #2
   4d530:	subge	r4, r0, r4
   4d534:	movge	r2, #3
   4d538:	stm	r3, {r2, r4}
   4d53c:	pop	{r4, r5, r6, pc}
   4d540:	andeq	r0, r8, r0, lsr sp
   4d544:	ldr	r3, [pc, #4]	; 4d550 <ftello64@plt+0x37010>
   4d548:	ldr	r0, [r3]
   4d54c:	bx	lr
   4d550:	andeq	r0, r8, r0, lsr sp
   4d554:	b	4d3dc <ftello64@plt+0x36e9c>
   4d558:	push	{r4, r5, r6, r7, r8, lr}
   4d55c:	sub	sp, sp, #48	; 0x30
   4d560:	ldr	r4, [pc, #340]	; 4d6bc <ftello64@plt+0x3717c>
   4d564:	mov	r5, r0
   4d568:	ldr	r3, [r4]
   4d56c:	str	r3, [sp, #44]	; 0x2c
   4d570:	bl	15cb8 <strlen@plt>
   4d574:	cmp	r0, #10
   4d578:	bne	4d588 <ftello64@plt+0x37048>
   4d57c:	ldrb	r3, [r5, #4]
   4d580:	cmp	r3, #45	; 0x2d
   4d584:	beq	4d5a4 <ftello64@plt+0x37064>
   4d588:	mov	r0, #0
   4d58c:	ldr	r2, [sp, #44]	; 0x2c
   4d590:	ldr	r3, [r4]
   4d594:	cmp	r2, r3
   4d598:	bne	4d6b8 <ftello64@plt+0x37178>
   4d59c:	add	sp, sp, #48	; 0x30
   4d5a0:	pop	{r4, r5, r6, r7, r8, pc}
   4d5a4:	ldrb	r3, [r5, #7]
   4d5a8:	cmp	r3, #45	; 0x2d
   4d5ac:	bne	4d588 <ftello64@plt+0x37048>
   4d5b0:	sub	r2, r5, #1
   4d5b4:	add	r1, r5, #3
   4d5b8:	ldrb	r3, [r2, #1]!
   4d5bc:	sub	r3, r3, #48	; 0x30
   4d5c0:	cmp	r3, #9
   4d5c4:	bhi	4d588 <ftello64@plt+0x37048>
   4d5c8:	cmp	r2, r1
   4d5cc:	bne	4d5b8 <ftello64@plt+0x37078>
   4d5d0:	ldrb	r3, [r5, #5]
   4d5d4:	sub	r3, r3, #48	; 0x30
   4d5d8:	cmp	r3, #9
   4d5dc:	bhi	4d588 <ftello64@plt+0x37048>
   4d5e0:	ldrb	r3, [r5, #6]
   4d5e4:	sub	r3, r3, #48	; 0x30
   4d5e8:	cmp	r3, #9
   4d5ec:	bhi	4d588 <ftello64@plt+0x37048>
   4d5f0:	ldrb	r3, [r5, #8]
   4d5f4:	sub	r3, r3, #48	; 0x30
   4d5f8:	cmp	r3, #9
   4d5fc:	bhi	4d588 <ftello64@plt+0x37048>
   4d600:	ldrb	r3, [r5, #9]
   4d604:	sub	r3, r3, #48	; 0x30
   4d608:	cmp	r3, #9
   4d60c:	bhi	4d588 <ftello64@plt+0x37048>
   4d610:	mov	r2, #10
   4d614:	mov	r1, #0
   4d618:	mov	r0, r5
   4d61c:	bl	15448 <strtol@plt>
   4d620:	mov	r2, #10
   4d624:	mov	r1, #0
   4d628:	mov	r7, r0
   4d62c:	add	r0, r5, #5
   4d630:	bl	15448 <strtol@plt>
   4d634:	mov	r1, #0
   4d638:	mov	r2, #10
   4d63c:	mov	r6, r0
   4d640:	add	r0, r5, #8
   4d644:	bl	15448 <strtol@plt>
   4d648:	ldr	r1, [pc, #112]	; 4d6c0 <ftello64@plt+0x37180>
   4d64c:	sub	r6, r6, #1
   4d650:	cmp	r7, r1
   4d654:	movgt	r1, #0
   4d658:	movle	r1, #1
   4d65c:	cmp	r6, #11
   4d660:	orrhi	r1, r1, #1
   4d664:	cmp	r1, #0
   4d668:	mov	r8, r0
   4d66c:	bne	4d588 <ftello64@plt+0x37048>
   4d670:	sub	r3, r0, #1
   4d674:	cmp	r3, #30
   4d678:	bhi	4d588 <ftello64@plt+0x37048>
   4d67c:	mov	r2, #44	; 0x2c
   4d680:	mov	r0, sp
   4d684:	bl	15ebc <memset@plt>
   4d688:	sub	r3, r7, #1888	; 0x760
   4d68c:	sub	r3, r3, #12
   4d690:	mvn	r2, #0
   4d694:	mov	r0, sp
   4d698:	str	r3, [sp, #20]
   4d69c:	str	r8, [sp, #12]
   4d6a0:	str	r6, [sp, #16]
   4d6a4:	str	r2, [sp, #32]
   4d6a8:	bl	154cc <mktime@plt>
   4d6ac:	cmn	r0, #1
   4d6b0:	bne	4d58c <ftello64@plt+0x3704c>
   4d6b4:	b	4d588 <ftello64@plt+0x37048>
   4d6b8:	bl	15748 <__stack_chk_fail@plt>
   4d6bc:	andeq	pc, r7, r8, lsl #15
   4d6c0:			; <UNDEFINED> instruction: 0x000007b1
   4d6c4:	ldrb	r3, [r0]
   4d6c8:	cmp	r3, #0
   4d6cc:	beq	4d6d4 <ftello64@plt+0x37194>
   4d6d0:	b	4d0a8 <ftello64@plt+0x36b68>
   4d6d4:	mov	r0, r3
   4d6d8:	bx	lr
   4d6dc:	ldrb	r3, [r0]
   4d6e0:	cmp	r3, #0
   4d6e4:	beq	4d6ec <ftello64@plt+0x371ac>
   4d6e8:	b	4d164 <ftello64@plt+0x36c24>
   4d6ec:	mov	r0, r3
   4d6f0:	bx	lr
   4d6f4:	push	{r4, r5, r6, r7, r8, r9, lr}
   4d6f8:	subs	r5, r0, #0
   4d6fc:	sub	sp, sp, #28
   4d700:	ldr	r7, [pc, #356]	; 4d86c <ftello64@plt+0x3732c>
   4d704:	addeq	r5, sp, #4
   4d708:	mov	r8, #0
   4d70c:	ldr	r3, [r7]
   4d710:	strb	r8, [r5]
   4d714:	ldrb	r6, [r1]
   4d718:	mov	r4, r1
   4d71c:	str	r3, [sp, #20]
   4d720:	cmp	r6, r8
   4d724:	moveq	r0, r6
   4d728:	beq	4d750 <ftello64@plt+0x37210>
   4d72c:	mov	r0, r1
   4d730:	bl	4d0a8 <ftello64@plt+0x36b68>
   4d734:	subs	r9, r0, #0
   4d738:	bne	4d834 <ftello64@plt+0x372f4>
   4d73c:	mov	r1, r9
   4d740:	mov	r0, r4
   4d744:	bl	4d164 <ftello64@plt+0x36c24>
   4d748:	cmp	r0, #0
   4d74c:	bne	4d768 <ftello64@plt+0x37228>
   4d750:	ldr	r2, [sp, #20]
   4d754:	ldr	r3, [r7]
   4d758:	cmp	r2, r3
   4d75c:	bne	4d868 <ftello64@plt+0x37328>
   4d760:	add	sp, sp, #28
   4d764:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4d768:	strb	r6, [r5]
   4d76c:	ldrb	r2, [r4, #1]
   4d770:	ldr	r3, [pc, #248]	; 4d870 <ftello64@plt+0x37330>
   4d774:	strb	r2, [r5, #1]
   4d778:	ldrb	r1, [r4, #2]
   4d77c:	mov	r2, #84	; 0x54
   4d780:	strb	r1, [r5, #2]
   4d784:	ldrb	r1, [r4, #3]
   4d788:	strb	r1, [r5, #3]
   4d78c:	ldrb	r1, [r4, #5]
   4d790:	strb	r1, [r5, #4]
   4d794:	ldrb	r1, [r4, #6]
   4d798:	strb	r1, [r5, #5]
   4d79c:	ldrb	r1, [r4, #8]
   4d7a0:	strb	r1, [r5, #6]
   4d7a4:	ldrb	r1, [r4, #9]
   4d7a8:	strb	r9, [r5, #15]
   4d7ac:	str	r3, [r5, #9]
   4d7b0:	strb	r1, [r5, #7]
   4d7b4:	strh	r3, [r5, #13]
   4d7b8:	strb	r2, [r5, #8]
   4d7bc:	ldrb	r3, [r4, #10]
   4d7c0:	cmp	r3, #32
   4d7c4:	cmpne	r3, #9
   4d7c8:	movne	r0, #10
   4d7cc:	bne	4d750 <ftello64@plt+0x37210>
   4d7d0:	ldrb	r3, [r4, #11]
   4d7d4:	cmp	r3, #9
   4d7d8:	cmpne	r3, #32
   4d7dc:	moveq	r0, #11
   4d7e0:	beq	4d750 <ftello64@plt+0x37210>
   4d7e4:	strb	r3, [r5, #9]
   4d7e8:	ldrb	r3, [r4, #12]
   4d7ec:	strb	r3, [r5, #10]
   4d7f0:	ldrb	r3, [r4, #13]
   4d7f4:	cmp	r3, #58	; 0x3a
   4d7f8:	movne	r0, #13
   4d7fc:	bne	4d750 <ftello64@plt+0x37210>
   4d800:	ldrb	r3, [r4, #14]
   4d804:	strb	r3, [r5, #11]
   4d808:	ldrb	r3, [r4, #15]
   4d80c:	strb	r3, [r5, #12]
   4d810:	ldrb	r3, [r4, #16]
   4d814:	cmp	r3, #58	; 0x3a
   4d818:	moveq	r0, #19
   4d81c:	ldrbeq	r3, [r4, #17]
   4d820:	movne	r0, #16
   4d824:	strbeq	r3, [r5, #13]
   4d828:	ldrbeq	r3, [r4, #18]
   4d82c:	strbeq	r3, [r5, #14]
   4d830:	b	4d750 <ftello64@plt+0x37210>
   4d834:	ldr	r2, [r4, #4]
   4d838:	ldr	r3, [r4, #8]
   4d83c:	ldr	r1, [r4]
   4d840:	str	r2, [r5, #4]
   4d844:	str	r1, [r5]
   4d848:	str	r3, [r5, #8]
   4d84c:	ldrh	r2, [r4, #12]
   4d850:	ldrb	r3, [r4, #14]
   4d854:	mov	r0, #15
   4d858:	strh	r2, [r5, #12]
   4d85c:	strb	r3, [r5, #14]
   4d860:	strb	r8, [r5, #15]
   4d864:	b	4d750 <ftello64@plt+0x37210>
   4d868:	bl	15748 <__stack_chk_fail@plt>
   4d86c:	andeq	pc, r7, r8, lsl #15
   4d870:	eorscc	r3, r0, r0, lsr r0
   4d874:	push	{r4, r5, r6, r7, r8, r9, lr}
   4d878:	sub	sp, sp, #52	; 0x34
   4d87c:	ldr	r6, [pc, #376]	; 4d9fc <ftello64@plt+0x374bc>
   4d880:	ldrb	r5, [r0]
   4d884:	ldr	r3, [r6]
   4d888:	cmp	r5, #0
   4d88c:	str	r3, [sp, #44]	; 0x2c
   4d890:	beq	4d9f0 <ftello64@plt+0x374b0>
   4d894:	mov	r4, r0
   4d898:	bl	4d0a8 <ftello64@plt+0x36b68>
   4d89c:	cmp	r0, #0
   4d8a0:	beq	4d9f0 <ftello64@plt+0x374b0>
   4d8a4:	ldrb	r3, [r4, #1]
   4d8a8:	sub	r5, r5, #48	; 0x30
   4d8ac:	ldrb	r1, [r4, #2]
   4d8b0:	add	r5, r5, r5, lsl #2
   4d8b4:	sub	r3, r3, #48	; 0x30
   4d8b8:	ldrb	r2, [r4, #4]
   4d8bc:	add	r3, r3, r5, lsl #1
   4d8c0:	ldrb	r0, [r4, #3]
   4d8c4:	sub	r1, r1, #48	; 0x30
   4d8c8:	add	r3, r3, r3, lsl #2
   4d8cc:	sub	r2, r2, #48	; 0x30
   4d8d0:	add	r1, r1, r1, lsl #2
   4d8d4:	ldrb	r5, [r4, #5]
   4d8d8:	sub	r0, r0, #48	; 0x30
   4d8dc:	add	r3, r3, r3, lsl #2
   4d8e0:	ldr	r8, [pc, #280]	; 4da00 <ftello64@plt+0x374c0>
   4d8e4:	add	r1, r0, r1, lsl #1
   4d8e8:	add	r2, r2, r2, lsl #2
   4d8ec:	ldrb	r0, [r4, #13]
   4d8f0:	add	r3, r1, r3, lsl #2
   4d8f4:	cmp	r3, r8
   4d8f8:	ldrb	r7, [r4, #6]
   4d8fc:	ldrb	lr, [r4, #9]
   4d900:	ldrb	ip, [r4, #11]
   4d904:	add	r2, r5, r2, lsl #1
   4d908:	sub	r1, r0, #48	; 0x30
   4d90c:	movgt	r8, #0
   4d910:	movle	r8, #1
   4d914:	sub	r5, r2, #49	; 0x31
   4d918:	cmp	r5, #11
   4d91c:	orrhi	r8, r8, #1
   4d920:	ldrb	r9, [r4, #7]
   4d924:	add	r0, r1, r1, lsl #2
   4d928:	ldrb	r2, [r4, #12]
   4d92c:	ldrb	r1, [r4, #14]
   4d930:	sub	r7, r7, #48	; 0x30
   4d934:	sub	lr, lr, #48	; 0x30
   4d938:	sub	ip, ip, #48	; 0x30
   4d93c:	cmp	r8, #0
   4d940:	ldrb	r8, [r4, #10]
   4d944:	add	r7, r7, r7, lsl #2
   4d948:	add	lr, lr, lr, lsl #2
   4d94c:	add	ip, ip, ip, lsl #2
   4d950:	sub	r9, r9, #48	; 0x30
   4d954:	sub	r4, r8, #48	; 0x30
   4d958:	sub	r2, r2, #48	; 0x30
   4d95c:	sub	r1, r1, #48	; 0x30
   4d960:	add	r7, r9, r7, lsl #1
   4d964:	add	lr, r4, lr, lsl #1
   4d968:	add	r2, r2, ip, lsl #1
   4d96c:	add	r1, r1, r0, lsl #1
   4d970:	bne	4d9f0 <ftello64@plt+0x374b0>
   4d974:	sub	r0, r7, #1
   4d978:	cmp	r0, #30
   4d97c:	bhi	4d9f0 <ftello64@plt+0x374b0>
   4d980:	cmp	lr, #23
   4d984:	bgt	4d9f0 <ftello64@plt+0x374b0>
   4d988:	cmp	r1, #61	; 0x3d
   4d98c:	cmple	r2, #59	; 0x3b
   4d990:	movgt	ip, #1
   4d994:	movle	ip, #0
   4d998:	bgt	4d9f0 <ftello64@plt+0x374b0>
   4d99c:	sub	r3, r3, #1888	; 0x760
   4d9a0:	sub	r3, r3, #12
   4d9a4:	str	r3, [sp, #20]
   4d9a8:	mov	r0, sp
   4d9ac:	mvn	r3, #0
   4d9b0:	str	ip, [sp, #24]
   4d9b4:	str	r1, [sp]
   4d9b8:	stmib	sp, {r2, lr}
   4d9bc:	str	r7, [sp, #12]
   4d9c0:	str	r5, [sp, #16]
   4d9c4:	str	ip, [sp, #28]
   4d9c8:	str	ip, [sp, #36]	; 0x24
   4d9cc:	str	ip, [sp, #40]	; 0x28
   4d9d0:	str	r3, [sp, #32]
   4d9d4:	bl	161d4 <timegm@plt>
   4d9d8:	ldr	r2, [sp, #44]	; 0x2c
   4d9dc:	ldr	r3, [r6]
   4d9e0:	cmp	r2, r3
   4d9e4:	bne	4d9f8 <ftello64@plt+0x374b8>
   4d9e8:	add	sp, sp, #52	; 0x34
   4d9ec:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4d9f0:	mvn	r0, #0
   4d9f4:	b	4d9d8 <ftello64@plt+0x37498>
   4d9f8:	bl	15748 <__stack_chk_fail@plt>
   4d9fc:	andeq	pc, r7, r8, lsl #15
   4da00:			; <UNDEFINED> instruction: 0x000007b1
   4da04:	push	{r4, r5, lr}
   4da08:	sub	sp, sp, #84	; 0x54
   4da0c:	ldr	r4, [pc, #144]	; 4daa4 <ftello64@plt+0x37564>
   4da10:	cmn	r1, #1
   4da14:	mov	r5, r0
   4da18:	ldr	r3, [r4]
   4da1c:	str	r1, [sp, #28]
   4da20:	str	r3, [sp, #76]	; 0x4c
   4da24:	moveq	r3, #0
   4da28:	strbeq	r3, [r0]
   4da2c:	beq	4da88 <ftello64@plt+0x37548>
   4da30:	add	r1, sp, #32
   4da34:	add	r0, sp, #28
   4da38:	bl	15388 <gmtime_r@plt>
   4da3c:	mov	r1, r0
   4da40:	mov	r0, r5
   4da44:	ldr	r2, [r1]
   4da48:	ldr	r3, [r1, #20]
   4da4c:	str	r2, [sp, #16]
   4da50:	ldr	r2, [r1, #4]
   4da54:	add	r3, r3, #1888	; 0x760
   4da58:	str	r2, [sp, #12]
   4da5c:	ldr	r2, [r1, #8]
   4da60:	add	r3, r3, #12
   4da64:	str	r2, [sp, #8]
   4da68:	ldr	ip, [r1, #12]
   4da6c:	ldr	r2, [pc, #52]	; 4daa8 <ftello64@plt+0x37568>
   4da70:	str	ip, [sp, #4]
   4da74:	ldr	ip, [r1, #16]
   4da78:	mov	r1, #16
   4da7c:	add	ip, ip, #1
   4da80:	str	ip, [sp]
   4da84:	bl	16060 <gpgrt_snprintf@plt>
   4da88:	ldr	r2, [sp, #76]	; 0x4c
   4da8c:	ldr	r3, [r4]
   4da90:	cmp	r2, r3
   4da94:	bne	4daa0 <ftello64@plt+0x37560>
   4da98:	add	sp, sp, #84	; 0x54
   4da9c:	pop	{r4, r5, pc}
   4daa0:	bl	15748 <__stack_chk_fail@plt>
   4daa4:	andeq	pc, r7, r8, lsl #15
   4daa8:	andeq	ip, r6, r4, asr #9
   4daac:	push	{r4, r5, r6, lr}
   4dab0:	ldrb	r6, [r0]
   4dab4:	cmp	r6, #0
   4dab8:	beq	4dba4 <ftello64@plt+0x37664>
   4dabc:	mov	r4, r1
   4dac0:	mov	r1, #1
   4dac4:	mov	r5, r0
   4dac8:	bl	4d164 <ftello64@plt+0x36c24>
   4dacc:	cmp	r0, #0
   4dad0:	beq	4dba4 <ftello64@plt+0x37664>
   4dad4:	sub	r6, r6, #48	; 0x30
   4dad8:	ldrb	r3, [r5, #1]
   4dadc:	add	r6, r6, r6, lsl #2
   4dae0:	ldrb	r1, [r5, #2]
   4dae4:	sub	r3, r3, #48	; 0x30
   4dae8:	ldrb	r2, [r5, #5]
   4daec:	add	r3, r3, r6, lsl #1
   4daf0:	sub	r1, r1, #48	; 0x30
   4daf4:	ldrb	lr, [r5, #3]
   4daf8:	add	r3, r3, r3, lsl #2
   4dafc:	sub	r2, r2, #48	; 0x30
   4db00:	add	r0, r1, r1, lsl #2
   4db04:	add	r3, r3, r3, lsl #2
   4db08:	sub	lr, lr, #48	; 0x30
   4db0c:	ldrb	ip, [r5, #6]
   4db10:	add	r1, r2, r2, lsl #2
   4db14:	add	r0, lr, r0, lsl #1
   4db18:	ldrb	r2, [r5, #8]
   4db1c:	add	r3, r0, r3, lsl #2
   4db20:	ldr	r0, [pc, #132]	; 4dbac <ftello64@plt+0x3766c>
   4db24:	add	r1, ip, r1, lsl #1
   4db28:	cmp	r3, r0
   4db2c:	sub	r2, r2, #48	; 0x30
   4db30:	ldrb	ip, [r5, #9]
   4db34:	movgt	r0, #0
   4db38:	movle	r0, #1
   4db3c:	sub	r1, r1, #49	; 0x31
   4db40:	cmp	r1, #11
   4db44:	orrhi	r0, r0, #1
   4db48:	add	r2, r2, r2, lsl #2
   4db4c:	sub	ip, ip, #48	; 0x30
   4db50:	cmp	r0, #0
   4db54:	add	r2, ip, r2, lsl #1
   4db58:	bne	4dba4 <ftello64@plt+0x37664>
   4db5c:	sub	ip, r2, #1
   4db60:	cmp	ip, #30
   4db64:	bhi	4dba4 <ftello64@plt+0x37664>
   4db68:	sub	r3, r3, #1888	; 0x760
   4db6c:	sub	r3, r3, #12
   4db70:	mvn	lr, #0
   4db74:	str	r0, [r4, #24]
   4db78:	str	r0, [r4, #28]
   4db7c:	str	r0, [r4, #36]	; 0x24
   4db80:	str	r0, [r4, #40]	; 0x28
   4db84:	str	r3, [r4, #20]
   4db88:	str	r0, [r4]
   4db8c:	str	r0, [r4, #4]
   4db90:	str	r0, [r4, #8]
   4db94:	str	r2, [r4, #12]
   4db98:	str	r1, [r4, #16]
   4db9c:	str	lr, [r4, #32]
   4dba0:	pop	{r4, r5, r6, pc}
   4dba4:	mvn	r0, #0
   4dba8:	pop	{r4, r5, r6, pc}
   4dbac:			; <UNDEFINED> instruction: 0x000007b1
   4dbb0:	push	{r4, r5, r6, r7, lr}
   4dbb4:	sub	sp, sp, #52	; 0x34
   4dbb8:	ldr	r6, [pc, #404]	; 4dd54 <ftello64@plt+0x37814>
   4dbbc:	ldrb	r4, [r0]
   4dbc0:	mov	r5, r0
   4dbc4:	ldr	r3, [r6]
   4dbc8:	cmp	r4, #32
   4dbcc:	mov	r7, r1
   4dbd0:	str	r3, [sp, #44]	; 0x2c
   4dbd4:	bne	4dbe4 <ftello64@plt+0x376a4>
   4dbd8:	ldrb	r4, [r5, #1]!
   4dbdc:	cmp	r4, #32
   4dbe0:	beq	4dbd8 <ftello64@plt+0x37698>
   4dbe4:	cmp	r4, #0
   4dbe8:	moveq	r0, r4
   4dbec:	beq	4dd24 <ftello64@plt+0x377e4>
   4dbf0:	mov	r0, r5
   4dbf4:	bl	15cb8 <strlen@plt>
   4dbf8:	cmp	r0, #14
   4dbfc:	bls	4dd3c <ftello64@plt+0x377fc>
   4dc00:	ldrb	r3, [r5, #8]
   4dc04:	cmp	r3, #84	; 0x54
   4dc08:	bne	4dd3c <ftello64@plt+0x377fc>
   4dc0c:	sub	r4, r4, #48	; 0x30
   4dc10:	ldrb	r3, [r5, #1]
   4dc14:	ldrb	r2, [r5, #2]
   4dc18:	add	r4, r4, r4, lsl #2
   4dc1c:	sub	r3, r3, #48	; 0x30
   4dc20:	add	r4, r3, r4, lsl #1
   4dc24:	sub	r3, r2, #48	; 0x30
   4dc28:	ldrb	r2, [r5, #3]
   4dc2c:	add	r4, r4, r4, lsl #2
   4dc30:	add	r3, r3, r3, lsl #2
   4dc34:	sub	r2, r2, #48	; 0x30
   4dc38:	add	r4, r4, r4, lsl #2
   4dc3c:	add	r3, r2, r3, lsl #1
   4dc40:	ldr	r2, [pc, #272]	; 4dd58 <ftello64@plt+0x37818>
   4dc44:	add	r4, r3, r4, lsl #2
   4dc48:	cmp	r4, r2
   4dc4c:	mvnle	r0, #0
   4dc50:	ble	4dd24 <ftello64@plt+0x377e4>
   4dc54:	cmp	r7, #0
   4dc58:	addne	r3, r5, #15
   4dc5c:	strne	r3, [r7]
   4dc60:	ldr	r3, [pc, #244]	; 4dd5c <ftello64@plt+0x3781c>
   4dc64:	cmp	r4, r3
   4dc68:	ldrgt	r0, [pc, #240]	; 4dd60 <ftello64@plt+0x37820>
   4dc6c:	bgt	4dd24 <ftello64@plt+0x377e4>
   4dc70:	ldrb	ip, [r5, #4]
   4dc74:	ldrb	lr, [r5, #5]
   4dc78:	ldrb	r0, [r5, #6]
   4dc7c:	sub	ip, ip, #48	; 0x30
   4dc80:	ldrb	r1, [r5, #9]
   4dc84:	add	ip, ip, ip, lsl #2
   4dc88:	sub	r4, r4, #1888	; 0x760
   4dc8c:	sub	r4, r4, #12
   4dc90:	sub	r0, r0, #48	; 0x30
   4dc94:	sub	r1, r1, #48	; 0x30
   4dc98:	str	r4, [sp, #20]
   4dc9c:	add	r4, lr, ip, lsl #1
   4dca0:	ldrb	lr, [r5, #7]
   4dca4:	ldrb	ip, [r5, #10]
   4dca8:	ldrb	r2, [r5, #11]
   4dcac:	ldrb	r3, [r5, #13]
   4dcb0:	add	r0, r0, r0, lsl #2
   4dcb4:	add	r1, r1, r1, lsl #2
   4dcb8:	sub	ip, ip, #48	; 0x30
   4dcbc:	sub	lr, lr, #48	; 0x30
   4dcc0:	add	lr, lr, r0, lsl #1
   4dcc4:	sub	r2, r2, #48	; 0x30
   4dcc8:	add	r0, ip, r1, lsl #1
   4dccc:	sub	r3, r3, #48	; 0x30
   4dcd0:	ldrb	ip, [r5, #12]
   4dcd4:	ldrb	r1, [r5, #14]
   4dcd8:	add	r2, r2, r2, lsl #2
   4dcdc:	add	r3, r3, r3, lsl #2
   4dce0:	sub	ip, ip, #48	; 0x30
   4dce4:	sub	r1, r1, #48	; 0x30
   4dce8:	add	ip, ip, r2, lsl #1
   4dcec:	add	r2, r1, r3, lsl #1
   4dcf0:	sub	r4, r4, #49	; 0x31
   4dcf4:	mov	r3, #0
   4dcf8:	str	r0, [sp, #8]
   4dcfc:	mov	r0, sp
   4dd00:	str	r4, [sp, #16]
   4dd04:	str	lr, [sp, #12]
   4dd08:	stm	sp, {r2, ip}
   4dd0c:	str	r3, [sp, #28]
   4dd10:	str	r3, [sp, #24]
   4dd14:	str	r3, [sp, #32]
   4dd18:	str	r3, [sp, #36]	; 0x24
   4dd1c:	str	r3, [sp, #40]	; 0x28
   4dd20:	bl	161d4 <timegm@plt>
   4dd24:	ldr	r2, [sp, #44]	; 0x2c
   4dd28:	ldr	r3, [r6]
   4dd2c:	cmp	r2, r3
   4dd30:	bne	4dd50 <ftello64@plt+0x37810>
   4dd34:	add	sp, sp, #52	; 0x34
   4dd38:	pop	{r4, r5, r6, r7, pc}
   4dd3c:	mov	r1, r7
   4dd40:	mov	r0, r5
   4dd44:	mov	r2, #10
   4dd48:	bl	15ca0 <strtoul@plt>
   4dd4c:	b	4dd24 <ftello64@plt+0x377e4>
   4dd50:	bl	15748 <__stack_chk_fail@plt>
   4dd54:	andeq	pc, r7, r8, lsl #15
   4dd58:	andeq	r0, r0, fp, ror #14
   4dd5c:	strdeq	r0, [r0], -r5
   4dd60:	svcvc	0x00e80eeb
   4dd64:	add	r1, r1, r1, lsl #1
   4dd68:	rsb	r1, r1, r1, lsl #4
   4dd6c:	rsb	r1, r1, r1, lsl #4
   4dd70:	add	r0, r0, r1, lsl #7
   4dd74:	bx	lr
   4dd78:	ldr	r2, [pc, #216]	; 4de58 <ftello64@plt+0x37918>
   4dd7c:	push	{r4, r5, r6, r7, lr}
   4dd80:	mov	r5, r0
   4dd84:	umull	r2, r0, r2, r0
   4dd88:	ldr	r3, [pc, #204]	; 4de5c <ftello64@plt+0x3791c>
   4dd8c:	ldr	r2, [pc, #204]	; 4de60 <ftello64@plt+0x37920>
   4dd90:	ldr	r4, [pc, #204]	; 4de64 <ftello64@plt+0x37924>
   4dd94:	lsr	r0, r0, #16
   4dd98:	umull	r1, ip, r3, r5
   4dd9c:	umull	r1, r2, r2, r5
   4dda0:	umull	r1, r4, r4, r0
   4dda4:	ldr	r1, [pc, #188]	; 4de68 <ftello64@plt+0x37928>
   4dda8:	sub	lr, r0, r4
   4ddac:	lsr	ip, ip, #5
   4ddb0:	lsr	r2, r2, #11
   4ddb4:	add	r4, r4, lr, lsr #1
   4ddb8:	umull	lr, r3, r3, ip
   4ddbc:	umull	lr, r1, r1, r2
   4ddc0:	ldr	r6, [pc, #164]	; 4de6c <ftello64@plt+0x3792c>
   4ddc4:	lsr	r4, r4, #8
   4ddc8:	lsr	r3, r3, #5
   4ddcc:	add	lr, r4, r4, lsl #3
   4ddd0:	umull	r7, r6, r6, r5
   4ddd4:	lsr	r1, r1, #4
   4ddd8:	add	r4, r4, lr, lsl #3
   4dddc:	rsb	r3, r3, r3, lsl #4
   4dde0:	add	r1, r1, r1, lsl #1
   4dde4:	sub	sp, sp, #20
   4dde8:	add	r4, r4, r4, lsl #2
   4ddec:	sub	r3, ip, r3, lsl #2
   4ddf0:	sub	r1, r2, r1, lsl #3
   4ddf4:	sub	r4, r0, r4
   4ddf8:	lsr	r6, r6, #23
   4ddfc:	str	r3, [sp, #12]
   4de00:	str	r1, [sp, #8]
   4de04:	ldr	r3, [pc, #100]	; 4de70 <ftello64@plt+0x37930>
   4de08:	str	r4, [sp, #4]
   4de0c:	str	r6, [sp]
   4de10:	mov	r2, #30
   4de14:	mov	r1, #1
   4de18:	ldr	r0, [pc, #84]	; 4de74 <ftello64@plt+0x37934>
   4de1c:	bl	15e50 <__sprintf_chk@plt>
   4de20:	ldr	r3, [pc, #80]	; 4de78 <ftello64@plt+0x37938>
   4de24:	cmp	r5, r3
   4de28:	bhi	4de4c <ftello64@plt+0x3790c>
   4de2c:	cmp	r4, #0
   4de30:	movne	r1, #121	; 0x79
   4de34:	moveq	r1, #100	; 0x64
   4de38:	ldr	r0, [pc, #52]	; 4de74 <ftello64@plt+0x37934>
   4de3c:	bl	15d24 <strchr@plt>
   4de40:	add	r0, r0, #1
   4de44:	add	sp, sp, #20
   4de48:	pop	{r4, r5, r6, r7, pc}
   4de4c:	ldr	r0, [pc, #32]	; 4de74 <ftello64@plt+0x37934>
   4de50:	add	sp, sp, #20
   4de54:	pop	{r4, r5, r6, r7, pc}
   4de58:	eorgt	r4, lr, #29360128	; 0x1c00000
   4de5c:	stmhi	r8, {r0, r3, r7, fp, pc}
   4de60:			; <UNDEFINED> instruction: 0x91a2b3c5
   4de64:	ldrvs	pc, [r9, -r1, ror #6]
   4de68:	bge	feaf891c <__bss_end__@@Base+0xfea77928>
   4de6c:	ldrmi	sl, [r8], #-1147	; 0xfffffb85
   4de70:	andeq	ip, r6, r0, ror #9
   4de74:	andeq	r0, r8, r8, lsr sp
   4de78:	mvneq	r3, pc, ror r3
   4de7c:	subs	r3, r1, #0
   4de80:	push	{r4, r5, lr}
   4de84:	mov	r4, r0
   4de88:	sub	sp, sp, #12
   4de8c:	beq	4df54 <ftello64@plt+0x37a14>
   4de90:	mov	r1, r4
   4de94:	mov	r0, r3
   4de98:	bl	15fa0 <difftime@plt>
   4de9c:	vcmpe.f64	d0, #0.0
   4dea0:	vmrs	APSR_nzcv, fpscr
   4dea4:	bmi	4dfb0 <ftello64@plt+0x37a70>
   4dea8:	vldr	d6, [pc, #272]	; 4dfc0 <ftello64@plt+0x37a80>
   4deac:	ldr	ip, [pc, #276]	; 4dfc8 <ftello64@plt+0x37a88>
   4deb0:	ldr	r5, [pc, #276]	; 4dfcc <ftello64@plt+0x37a8c>
   4deb4:	ldr	r0, [pc, #276]	; 4dfd0 <ftello64@plt+0x37a90>
   4deb8:	vdiv.f64	d7, d0, d6
   4debc:	vcvt.u32.f64	s13, d0
   4dec0:	ldr	lr, [pc, #268]	; 4dfd4 <ftello64@plt+0x37a94>
   4dec4:	vmov	r4, s13
   4dec8:	umull	r3, r2, ip, r4
   4decc:	lsr	r2, r2, #5
   4ded0:	rsb	r2, r2, r2, lsl #4
   4ded4:	sub	r2, r4, r2, lsl #2
   4ded8:	vcvt.u32.f64	s15, d7
   4dedc:	vmov	r3, s15
   4dee0:	lsr	r4, r3, #5
   4dee4:	umull	r1, ip, ip, r3
   4dee8:	umull	r1, r4, r5, r4
   4deec:	lsr	ip, ip, #5
   4def0:	umull	r1, r0, r0, r4
   4def4:	sub	r1, r4, r0
   4def8:	mov	r5, ip
   4defc:	add	r0, r0, r1, lsr #1
   4df00:	umull	r1, lr, lr, ip
   4df04:	lsr	r0, r0, #8
   4df08:	lsr	lr, lr, #4
   4df0c:	add	r1, r0, r0, lsl #3
   4df10:	rsb	ip, ip, ip, lsl #4
   4df14:	add	r0, r0, r1, lsl #3
   4df18:	add	lr, lr, lr, lsl #1
   4df1c:	add	r0, r0, r0, lsl #2
   4df20:	subs	r0, r4, r0
   4df24:	sub	ip, r3, ip, lsl #2
   4df28:	sub	lr, r5, lr, lsl #3
   4df2c:	bne	4df60 <ftello64@plt+0x37a20>
   4df30:	cmp	lr, #0
   4df34:	bne	4df94 <ftello64@plt+0x37a54>
   4df38:	cmp	ip, #0
   4df3c:	beq	4df80 <ftello64@plt+0x37a40>
   4df40:	mov	r1, ip
   4df44:	ldr	r0, [pc, #140]	; 4dfd8 <ftello64@plt+0x37a98>
   4df48:	add	sp, sp, #12
   4df4c:	pop	{r4, r5, lr}
   4df50:	b	50758 <ftello64@plt+0x3a218>
   4df54:	bl	4d3dc <ftello64@plt+0x36e9c>
   4df58:	mov	r3, r0
   4df5c:	b	4de90 <ftello64@plt+0x37950>
   4df60:	str	r2, [sp]
   4df64:	mov	r1, r0
   4df68:	mov	r3, ip
   4df6c:	mov	r2, lr
   4df70:	ldr	r0, [pc, #100]	; 4dfdc <ftello64@plt+0x37a9c>
   4df74:	bl	50758 <ftello64@plt+0x3a218>
   4df78:	add	sp, sp, #12
   4df7c:	pop	{r4, r5, pc}
   4df80:	mov	r1, r2
   4df84:	ldr	r0, [pc, #84]	; 4dfe0 <ftello64@plt+0x37aa0>
   4df88:	add	sp, sp, #12
   4df8c:	pop	{r4, r5, lr}
   4df90:	b	50758 <ftello64@plt+0x3a218>
   4df94:	mov	r3, r2
   4df98:	mov	r1, lr
   4df9c:	mov	r2, ip
   4dfa0:	ldr	r0, [pc, #60]	; 4dfe4 <ftello64@plt+0x37aa4>
   4dfa4:	add	sp, sp, #12
   4dfa8:	pop	{r4, r5, lr}
   4dfac:	b	50758 <ftello64@plt+0x3a218>
   4dfb0:	ldr	r0, [pc, #48]	; 4dfe8 <ftello64@plt+0x37aa8>
   4dfb4:	add	sp, sp, #12
   4dfb8:	pop	{r4, r5, lr}
   4dfbc:	b	16498 <gcry_strdup@plt>
   4dfc0:	andeq	r0, r0, r0
   4dfc4:	submi	r0, lr, r0
   4dfc8:	stmhi	r8, {r0, r3, r7, fp, pc}
   4dfcc:	ldreq	r5, [r0, #2822]!	; 0xb06
   4dfd0:	ldrvs	pc, [r9, -r1, ror #6]
   4dfd4:	bge	feaf8a88 <__bss_end__@@Base+0xfea77a94>
   4dfd8:	andeq	ip, r6, r8, lsl r5
   4dfdc:	strdeq	ip, [r6], -ip	; <UNPREDICTABLE>
   4dfe0:	andeq	ip, r6, r0, lsr #10
   4dfe4:	andeq	ip, r6, ip, lsl #10
   4dfe8:	strdeq	ip, [r6], -r0
   4dfec:	push	{r4, lr}
   4dff0:	sub	sp, sp, #16
   4dff4:	ldr	r4, [pc, #136]	; 4e084 <ftello64@plt+0x37b44>
   4dff8:	cmp	r0, #0
   4dffc:	str	r0, [sp, #8]
   4e000:	ldr	r3, [r4]
   4e004:	str	r3, [sp, #12]
   4e008:	blt	4e060 <ftello64@plt+0x37b20>
   4e00c:	add	r0, sp, #8
   4e010:	bl	15f28 <gmtime@plt>
   4e014:	ldr	r2, [pc, #108]	; 4e088 <ftello64@plt+0x37b48>
   4e018:	ldr	r1, [r0, #12]
   4e01c:	ldr	r3, [r0, #20]
   4e020:	str	r1, [sp, #4]
   4e024:	ldr	r1, [r0, #16]
   4e028:	add	r3, r3, #1888	; 0x760
   4e02c:	add	r1, r1, #1
   4e030:	str	r1, [sp]
   4e034:	add	r3, r3, #12
   4e038:	mov	r1, #16
   4e03c:	ldr	r0, [pc, #72]	; 4e08c <ftello64@plt+0x37b4c>
   4e040:	bl	16060 <gpgrt_snprintf@plt>
   4e044:	ldr	r2, [sp, #12]
   4e048:	ldr	r3, [r4]
   4e04c:	ldr	r0, [pc, #56]	; 4e08c <ftello64@plt+0x37b4c>
   4e050:	cmp	r2, r3
   4e054:	bne	4e080 <ftello64@plt+0x37b40>
   4e058:	add	sp, sp, #16
   4e05c:	pop	{r4, pc}
   4e060:	ldr	r2, [pc, #40]	; 4e090 <ftello64@plt+0x37b50>
   4e064:	ldr	r3, [pc, #32]	; 4e08c <ftello64@plt+0x37b4c>
   4e068:	ldm	r2, {r0, r1, r2}
   4e06c:	lsr	ip, r2, #16
   4e070:	stmia	r3!, {r0, r1}
   4e074:	strh	r2, [r3], #2
   4e078:	strb	ip, [r3]
   4e07c:	b	4e044 <ftello64@plt+0x37b04>
   4e080:	bl	15748 <__stack_chk_fail@plt>
   4e084:	andeq	pc, r7, r8, lsl #15
   4e088:	andeq	ip, r6, r0, lsr r5
   4e08c:	andeq	r0, r8, r8, asr sp
   4e090:	andeq	ip, r6, r4, lsr #10
   4e094:	push	{r4, lr}
   4e098:	sub	sp, sp, #32
   4e09c:	ldr	r4, [pc, #156]	; 4e140 <ftello64@plt+0x37c00>
   4e0a0:	cmp	r0, #0
   4e0a4:	str	r0, [sp, #24]
   4e0a8:	ldr	r3, [r4]
   4e0ac:	str	r3, [sp, #28]
   4e0b0:	blt	4e120 <ftello64@plt+0x37be0>
   4e0b4:	add	r0, sp, #24
   4e0b8:	bl	15f28 <gmtime@plt>
   4e0bc:	ldr	r2, [pc, #128]	; 4e144 <ftello64@plt+0x37c04>
   4e0c0:	ldr	r1, [r0]
   4e0c4:	ldr	r3, [r0, #20]
   4e0c8:	str	r1, [sp, #16]
   4e0cc:	ldr	r1, [r0, #4]
   4e0d0:	add	r3, r3, #1888	; 0x760
   4e0d4:	str	r1, [sp, #12]
   4e0d8:	ldr	r1, [r0, #8]
   4e0dc:	add	r3, r3, #12
   4e0e0:	str	r1, [sp, #8]
   4e0e4:	ldr	ip, [r0, #12]
   4e0e8:	mov	r1, #30
   4e0ec:	str	ip, [sp, #4]
   4e0f0:	ldr	ip, [r0, #16]
   4e0f4:	ldr	r0, [pc, #76]	; 4e148 <ftello64@plt+0x37c08>
   4e0f8:	add	ip, ip, #1
   4e0fc:	str	ip, [sp]
   4e100:	bl	16060 <gpgrt_snprintf@plt>
   4e104:	ldr	r2, [sp, #28]
   4e108:	ldr	r3, [r4]
   4e10c:	ldr	r0, [pc, #52]	; 4e148 <ftello64@plt+0x37c08>
   4e110:	cmp	r2, r3
   4e114:	bne	4e13c <ftello64@plt+0x37bfc>
   4e118:	add	sp, sp, #32
   4e11c:	pop	{r4, pc}
   4e120:	ldr	lr, [pc, #36]	; 4e14c <ftello64@plt+0x37c0c>
   4e124:	ldr	ip, [pc, #28]	; 4e148 <ftello64@plt+0x37c08>
   4e128:	ldm	lr!, {r0, r1, r2, r3}
   4e12c:	ldr	lr, [lr]
   4e130:	stmia	ip!, {r0, r1, r2, r3}
   4e134:	str	lr, [ip]
   4e138:	b	4e104 <ftello64@plt+0x37bc4>
   4e13c:	bl	15748 <__stack_chk_fail@plt>
   4e140:	andeq	pc, r7, r8, lsl #15
   4e144:	andeq	ip, r6, r4, asr r5
   4e148:	andeq	r0, r8, r8, ror #26
   4e14c:	andeq	ip, r6, r0, asr #10
   4e150:	push	{r4, r5, r6, lr}
   4e154:	sub	sp, sp, #8
   4e158:	ldr	r4, [pc, #188]	; 4e21c <ftello64@plt+0x37cdc>
   4e15c:	cmp	r0, #0
   4e160:	str	r0, [sp]
   4e164:	ldr	r3, [r4]
   4e168:	str	r3, [sp, #4]
   4e16c:	blt	4e1e4 <ftello64@plt+0x37ca4>
   4e170:	mov	r0, sp
   4e174:	bl	15b38 <localtime@plt>
   4e178:	mov	r6, r0
   4e17c:	ldr	r0, [pc, #156]	; 4e220 <ftello64@plt+0x37ce0>
   4e180:	bl	1615c <nl_langinfo@plt>
   4e184:	mov	r2, #47	; 0x2f
   4e188:	mov	r1, r0
   4e18c:	ldr	r0, [pc, #144]	; 4e224 <ftello64@plt+0x37ce4>
   4e190:	bl	42fac <ftello64@plt+0x2ca6c>
   4e194:	ldr	r1, [pc, #140]	; 4e228 <ftello64@plt+0x37ce8>
   4e198:	ldr	r0, [pc, #132]	; 4e224 <ftello64@plt+0x37ce4>
   4e19c:	bl	15310 <strstr@plt>
   4e1a0:	cmp	r0, #0
   4e1a4:	beq	4e204 <ftello64@plt+0x37cc4>
   4e1a8:	ldr	r5, [pc, #124]	; 4e22c <ftello64@plt+0x37cec>
   4e1ac:	mov	r3, r6
   4e1b0:	add	r2, r5, #140	; 0x8c
   4e1b4:	add	r0, r5, #88	; 0x58
   4e1b8:	mov	r1, #49	; 0x31
   4e1bc:	bl	15af0 <strftime@plt>
   4e1c0:	mov	r3, #0
   4e1c4:	strb	r3, [r5, #137]	; 0x89
   4e1c8:	ldr	r2, [sp, #4]
   4e1cc:	ldr	r3, [r4]
   4e1d0:	ldr	r0, [pc, #88]	; 4e230 <ftello64@plt+0x37cf0>
   4e1d4:	cmp	r2, r3
   4e1d8:	bne	4e218 <ftello64@plt+0x37cd8>
   4e1dc:	add	sp, sp, #8
   4e1e0:	pop	{r4, r5, r6, pc}
   4e1e4:	ldr	r2, [pc, #72]	; 4e234 <ftello64@plt+0x37cf4>
   4e1e8:	ldr	r3, [pc, #64]	; 4e230 <ftello64@plt+0x37cf0>
   4e1ec:	ldm	r2, {r0, r1, r2}
   4e1f0:	lsr	ip, r2, #16
   4e1f4:	stmia	r3!, {r0, r1}
   4e1f8:	strh	r2, [r3], #2
   4e1fc:	strb	ip, [r3]
   4e200:	b	4e1c8 <ftello64@plt+0x37c88>
   4e204:	mov	r2, #50	; 0x32
   4e208:	ldr	r1, [pc, #40]	; 4e238 <ftello64@plt+0x37cf8>
   4e20c:	ldr	r0, [pc, #16]	; 4e224 <ftello64@plt+0x37ce4>
   4e210:	bl	15e38 <__strcat_chk@plt>
   4e214:	b	4e1a8 <ftello64@plt+0x37c68>
   4e218:	bl	15748 <__stack_chk_fail@plt>
   4e21c:	andeq	pc, r7, r8, lsl #15
   4e220:	andeq	r0, r2, r8, lsr #32
   4e224:			; <UNDEFINED> instruction: 0x00080dbc
   4e228:	andeq	ip, r6, r4, ror r5
   4e22c:	andeq	r0, r8, r0, lsr sp
   4e230:	andeq	r0, r8, r8, lsl #27
   4e234:	andeq	ip, r6, r4, lsr #10
   4e238:	andeq	ip, r6, r8, ror r5
   4e23c:	push	{r4, r5, r6, r7, lr}
   4e240:	sub	sp, sp, #76	; 0x4c
   4e244:	ldr	r4, [pc, #216]	; 4e324 <ftello64@plt+0x37de4>
   4e248:	cmp	r0, #0
   4e24c:	str	r0, [sp, #20]
   4e250:	ldr	r3, [r4]
   4e254:	str	r3, [sp, #68]	; 0x44
   4e258:	blt	4e310 <ftello64@plt+0x37dd0>
   4e25c:	add	r1, sp, #24
   4e260:	add	r0, sp, #20
   4e264:	bl	15388 <gmtime_r@plt>
   4e268:	cmp	r0, #0
   4e26c:	beq	4e2f8 <ftello64@plt+0x37db8>
   4e270:	ldr	r1, [r0, #24]
   4e274:	ldr	lr, [pc, #172]	; 4e328 <ftello64@plt+0x37de8>
   4e278:	ldr	r3, [r0, #16]
   4e27c:	ldr	ip, [pc, #168]	; 4e32c <ftello64@plt+0x37dec>
   4e280:	ldr	r7, [r0]
   4e284:	smull	r2, lr, lr, r1
   4e288:	smull	r2, r6, ip, r3
   4e28c:	ldr	r2, [r0, #12]
   4e290:	str	r7, [sp, #12]
   4e294:	ldr	ip, [r0, #4]
   4e298:	add	r5, lr, r1
   4e29c:	str	ip, [sp, #8]
   4e2a0:	ldr	lr, [r0, #8]
   4e2a4:	asr	ip, r3, #31
   4e2a8:	str	lr, [sp, #4]
   4e2ac:	rsb	ip, ip, r6, asr #1
   4e2b0:	asr	lr, r1, #31
   4e2b4:	rsb	lr, lr, r5, asr #2
   4e2b8:	add	ip, ip, ip, lsl #1
   4e2bc:	ldr	r0, [r0, #20]
   4e2c0:	rsb	lr, lr, lr, lsl #3
   4e2c4:	sub	r1, r1, lr
   4e2c8:	sub	r3, r3, ip, lsl #2
   4e2cc:	add	r0, r0, #1888	; 0x760
   4e2d0:	ldr	lr, [pc, #88]	; 4e330 <ftello64@plt+0x37df0>
   4e2d4:	ldr	ip, [pc, #88]	; 4e334 <ftello64@plt+0x37df4>
   4e2d8:	add	r0, r0, #12
   4e2dc:	add	r1, r1, r1, lsl #1
   4e2e0:	add	r3, r3, r3, lsl #1
   4e2e4:	str	r0, [sp]
   4e2e8:	add	r1, lr, r1
   4e2ec:	add	r3, ip, r3
   4e2f0:	ldr	r0, [pc, #64]	; 4e338 <ftello64@plt+0x37df8>
   4e2f4:	bl	50758 <ftello64@plt+0x3a218>
   4e2f8:	ldr	r2, [sp, #68]	; 0x44
   4e2fc:	ldr	r3, [r4]
   4e300:	cmp	r2, r3
   4e304:	bne	4e320 <ftello64@plt+0x37de0>
   4e308:	add	sp, sp, #76	; 0x4c
   4e30c:	pop	{r4, r5, r6, r7, pc}
   4e310:	mov	r0, #22
   4e314:	bl	161a4 <gpg_err_set_errno@plt>
   4e318:	mov	r0, #0
   4e31c:	b	4e2f8 <ftello64@plt+0x37db8>
   4e320:	bl	15748 <__stack_chk_fail@plt>
   4e324:	andeq	pc, r7, r8, lsl #15
   4e328:	subls	r2, r9, #-1828716544	; 0x93000000
   4e32c:	bcs	feaf8de0 <__bss_end__@@Base+0xfea77dec>
   4e330:	andeq	ip, r6, r4, lsr #11
   4e334:	andeq	ip, r6, ip, ror r5
   4e338:			; <UNDEFINED> instruction: 0x0006c5bc
   4e33c:	ldrb	r3, [r0]
   4e340:	cmp	r3, #0
   4e344:	beq	4e34c <ftello64@plt+0x37e0c>
   4e348:	b	4d37c <ftello64@plt+0x36e3c>
   4e34c:	mov	r0, #26
   4e350:	bx	lr
   4e354:	subs	r1, r0, #0
   4e358:	push	{lr}		; (str lr, [sp, #-4]!)
   4e35c:	sub	sp, sp, #20
   4e360:	beq	4e370 <ftello64@plt+0x37e30>
   4e364:	ldrb	r3, [r1]
   4e368:	cmp	r3, #0
   4e36c:	bne	4e394 <ftello64@plt+0x37e54>
   4e370:	mov	r2, #5
   4e374:	ldr	r1, [pc, #72]	; 4e3c4 <ftello64@plt+0x37e84>
   4e378:	mov	r0, #0
   4e37c:	bl	15718 <dcgettext@plt>
   4e380:	mov	r1, r0
   4e384:	ldr	r0, [pc, #60]	; 4e3c8 <ftello64@plt+0x37e88>
   4e388:	add	sp, sp, #20
   4e38c:	pop	{lr}		; (ldr lr, [sp], #4)
   4e390:	b	489b4 <ftello64@plt+0x32474>
   4e394:	add	r0, r1, #13
   4e398:	add	r2, r1, #11
   4e39c:	add	r3, r1, #9
   4e3a0:	str	r0, [sp, #8]
   4e3a4:	str	r2, [sp, #4]
   4e3a8:	str	r3, [sp]
   4e3ac:	add	r2, r1, #4
   4e3b0:	add	r3, r1, #6
   4e3b4:	ldr	r0, [pc, #16]	; 4e3cc <ftello64@plt+0x37e8c>
   4e3b8:	bl	489b4 <ftello64@plt+0x32474>
   4e3bc:	add	sp, sp, #20
   4e3c0:	pop	{pc}		; (ldr pc, [sp], #4)
   4e3c4:	muleq	r6, r8, r4
   4e3c8:	strdeq	r3, [r6], -ip
   4e3cc:	andeq	r4, r6, ip, lsl #13
   4e3d0:	ldrb	r3, [r1]
   4e3d4:	cmp	r3, #0
   4e3d8:	beq	4e438 <ftello64@plt+0x37ef8>
   4e3dc:	push	{r4, r5, r6, lr}
   4e3e0:	mov	r5, r0
   4e3e4:	mov	r0, r1
   4e3e8:	mov	r4, r1
   4e3ec:	bl	15cb8 <strlen@plt>
   4e3f0:	cmp	r0, #15
   4e3f4:	bne	4e440 <ftello64@plt+0x37f00>
   4e3f8:	ldrb	r3, [r4, #8]
   4e3fc:	cmp	r3, #84	; 0x54
   4e400:	bne	4e440 <ftello64@plt+0x37f00>
   4e404:	ldr	r1, [r4]
   4e408:	ldr	r2, [r4, #4]
   4e40c:	ldr	r3, [r4, #8]
   4e410:	str	r1, [r5]
   4e414:	str	r3, [r5, #8]
   4e418:	str	r2, [r5, #4]
   4e41c:	ldrh	r1, [r4, #12]
   4e420:	ldrb	r2, [r4, #14]
   4e424:	mov	r3, #0
   4e428:	strh	r1, [r5, #12]
   4e42c:	strb	r2, [r5, #14]
   4e430:	strb	r3, [r5, #15]
   4e434:	pop	{r4, r5, r6, pc}
   4e438:	strb	r3, [r0]
   4e43c:	bx	lr
   4e440:	ldr	r2, [pc, #8]	; 4e450 <ftello64@plt+0x37f10>
   4e444:	ldr	r1, [pc, #8]	; 4e454 <ftello64@plt+0x37f14>
   4e448:	ldr	r0, [pc, #8]	; 4e458 <ftello64@plt+0x37f18>
   4e44c:	bl	48b00 <ftello64@plt+0x325c0>
   4e450:	andeq	ip, r6, ip, lsl #9
   4e454:	andeq	r0, r0, r9, lsl #7
   4e458:	muleq	r6, ip, r4
   4e45c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e460:	sub	sp, sp, #52	; 0x34
   4e464:	ldr	r8, [pc, #576]	; 4e6ac <ftello64@plt+0x3816c>
   4e468:	ldrb	r5, [r0]
   4e46c:	ldr	r3, [r8]
   4e470:	cmp	r5, #0
   4e474:	str	r3, [sp, #44]	; 0x2c
   4e478:	moveq	r9, #26
   4e47c:	beq	4e684 <ftello64@plt+0x38144>
   4e480:	mov	r4, r0
   4e484:	mov	r7, r1
   4e488:	bl	4d37c <ftello64@plt+0x36e3c>
   4e48c:	subs	r9, r0, #0
   4e490:	bne	4e684 <ftello64@plt+0x38144>
   4e494:	cmn	r7, #-2147483585	; 0x8000003f
   4e498:	bhi	4e6a0 <ftello64@plt+0x38160>
   4e49c:	sub	r5, r5, #48	; 0x30
   4e4a0:	ldrb	r3, [r4, #1]
   4e4a4:	ldrb	r6, [r4, #2]
   4e4a8:	add	r5, r5, r5, lsl #2
   4e4ac:	sub	r3, r3, #48	; 0x30
   4e4b0:	add	r5, r3, r5, lsl #1
   4e4b4:	ldrb	fp, [r4, #4]
   4e4b8:	sub	r3, r6, #48	; 0x30
   4e4bc:	ldrb	ip, [r4, #3]
   4e4c0:	add	r5, r5, r5, lsl #2
   4e4c4:	add	r6, r3, r3, lsl #2
   4e4c8:	ldrb	r2, [r4, #6]
   4e4cc:	sub	fp, fp, #48	; 0x30
   4e4d0:	ldrb	r1, [r4, #5]
   4e4d4:	add	r5, r5, r5, lsl #2
   4e4d8:	sub	r3, ip, #48	; 0x30
   4e4dc:	ldrb	sl, [r4, #9]
   4e4e0:	ldrb	lr, [r4, #11]
   4e4e4:	ldrb	r0, [r4, #13]
   4e4e8:	add	r3, r3, r6, lsl #1
   4e4ec:	add	fp, fp, fp, lsl #2
   4e4f0:	ldr	r6, [pc, #440]	; 4e6b0 <ftello64@plt+0x38170>
   4e4f4:	add	r3, r3, r5, lsl #2
   4e4f8:	sub	r2, r2, #48	; 0x30
   4e4fc:	ldrb	ip, [r4, #7]
   4e500:	sub	r1, r1, #48	; 0x30
   4e504:	add	r1, r1, fp, lsl #1
   4e508:	sub	sl, sl, #48	; 0x30
   4e50c:	sub	lr, lr, #48	; 0x30
   4e510:	sub	r0, r0, #48	; 0x30
   4e514:	cmp	r3, r6
   4e518:	ldrb	r5, [r4, #10]
   4e51c:	ldrb	r6, [r4, #12]
   4e520:	ldrb	fp, [r4, #14]
   4e524:	add	r2, r2, r2, lsl #2
   4e528:	sub	ip, ip, #48	; 0x30
   4e52c:	add	sl, sl, sl, lsl #2
   4e530:	add	lr, lr, lr, lsl #2
   4e534:	add	r0, r0, r0, lsl #2
   4e538:	add	r2, ip, r2, lsl #1
   4e53c:	sub	r5, r5, #48	; 0x30
   4e540:	sub	r6, r6, #48	; 0x30
   4e544:	sub	fp, fp, #48	; 0x30
   4e548:	str	r3, [sp, #32]
   4e54c:	str	r1, [sp, #36]	; 0x24
   4e550:	str	r2, [sp, #40]	; 0x28
   4e554:	add	ip, r5, sl, lsl #1
   4e558:	add	lr, r6, lr, lsl #1
   4e55c:	add	r0, fp, r0, lsl #1
   4e560:	ble	4e6a0 <ftello64@plt+0x38160>
   4e564:	ldr	r5, [pc, #328]	; 4e6b4 <ftello64@plt+0x38174>
   4e568:	add	r7, r7, r0
   4e56c:	str	r3, [sp, #24]
   4e570:	smull	r0, r6, r5, r7
   4e574:	add	r6, r6, r7
   4e578:	asr	fp, r7, #31
   4e57c:	rsb	r6, fp, r6, asr #5
   4e580:	add	r6, r6, lr
   4e584:	smull	r0, r5, r5, r6
   4e588:	add	r5, r5, r6
   4e58c:	asr	sl, r6, #31
   4e590:	mov	r0, r3
   4e594:	rsb	r5, sl, r5, asr #5
   4e598:	add	r5, r5, ip
   4e59c:	bl	4cd98 <ftello64@plt+0x36858>
   4e5a0:	ldr	r2, [pc, #272]	; 4e6b8 <ftello64@plt+0x38178>
   4e5a4:	asr	r3, r5, #31
   4e5a8:	ldr	r1, [pc, #268]	; 4e6bc <ftello64@plt+0x3817c>
   4e5ac:	smull	ip, r2, r2, r5
   4e5b0:	ldr	ip, [pc, #264]	; 4e6c0 <ftello64@plt+0x38180>
   4e5b4:	str	r3, [sp, #28]
   4e5b8:	rsb	r2, r3, r2, asr #2
   4e5bc:	ldr	r3, [sp, #24]
   4e5c0:	add	r0, r2, r0
   4e5c4:	add	r1, r0, r1
   4e5c8:	cmp	r1, ip
   4e5cc:	bhi	4e5e4 <ftello64@plt+0x380a4>
   4e5d0:	add	r3, sp, #40	; 0x28
   4e5d4:	add	r2, sp, #36	; 0x24
   4e5d8:	add	r1, sp, #32
   4e5dc:	bl	4ce24 <ftello64@plt+0x368e4>
   4e5e0:	ldr	r3, [sp, #32]
   4e5e4:	ldr	r2, [pc, #216]	; 4e6c4 <ftello64@plt+0x38184>
   4e5e8:	cmp	r3, r2
   4e5ec:	bgt	4e6a0 <ftello64@plt+0x38160>
   4e5f0:	ldr	r1, [sp, #36]	; 0x24
   4e5f4:	cmp	r1, #12
   4e5f8:	bgt	4e6a0 <ftello64@plt+0x38160>
   4e5fc:	ldr	ip, [sp, #40]	; 0x28
   4e600:	cmp	r1, #0
   4e604:	movgt	r2, #0
   4e608:	movle	r2, #1
   4e60c:	sub	r0, ip, #1
   4e610:	cmp	r0, #30
   4e614:	orrhi	r2, r2, #1
   4e618:	orrs	r2, r2, r3, lsr #31
   4e61c:	bne	4e6a0 <ftello64@plt+0x38160>
   4e620:	ldr	r0, [pc, #140]	; 4e6b4 <ftello64@plt+0x38174>
   4e624:	ldr	r2, [pc, #140]	; 4e6b8 <ftello64@plt+0x38178>
   4e628:	str	ip, [sp, #4]
   4e62c:	smull	lr, ip, r0, r7
   4e630:	smull	lr, r0, r0, r6
   4e634:	smull	lr, r2, r2, r5
   4e638:	str	r1, [sp]
   4e63c:	add	r1, r0, r6
   4e640:	add	ip, ip, r7
   4e644:	rsb	sl, sl, r1, asr #5
   4e648:	ldr	r1, [sp, #28]
   4e64c:	rsb	fp, fp, ip, asr #5
   4e650:	rsb	r2, r1, r2, asr #2
   4e654:	rsb	fp, fp, fp, lsl #4
   4e658:	rsb	sl, sl, sl, lsl #4
   4e65c:	add	r2, r2, r2, lsl #1
   4e660:	sub	r7, r7, fp, lsl #2
   4e664:	sub	r6, r6, sl, lsl #2
   4e668:	sub	r5, r5, r2, lsl #3
   4e66c:	mov	r0, r4
   4e670:	strd	r6, [sp, #12]
   4e674:	str	r5, [sp, #8]
   4e678:	ldr	r2, [pc, #72]	; 4e6c8 <ftello64@plt+0x38188>
   4e67c:	mov	r1, #16
   4e680:	bl	16060 <gpgrt_snprintf@plt>
   4e684:	ldr	r2, [sp, #44]	; 0x2c
   4e688:	ldr	r3, [r8]
   4e68c:	mov	r0, r9
   4e690:	cmp	r2, r3
   4e694:	bne	4e6a8 <ftello64@plt+0x38168>
   4e698:	add	sp, sp, #52	; 0x34
   4e69c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e6a0:	mov	r9, #55	; 0x37
   4e6a4:	b	4e684 <ftello64@plt+0x38144>
   4e6a8:	bl	15748 <__stack_chk_fail@plt>
   4e6ac:	andeq	pc, r7, r8, lsl #15
   4e6b0:	andeq	r0, r0, lr, lsr #12
   4e6b4:	stmhi	r8, {r0, r3, r7, fp, pc}
   4e6b8:	bcs	feaf916c <__bss_end__@@Base+0xfea78178>
   4e6bc:			; <UNDEFINED> instruction: 0xffe5bbaf
   4e6c0:	andseq	r1, r1, ip, ror sp
   4e6c4:	andeq	r2, r0, pc, lsl #14
   4e6c8:	andeq	ip, r6, r4, asr #9
   4e6cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e6d0:	sub	sp, sp, #60	; 0x3c
   4e6d4:	ldr	r5, [pc, #456]	; 4e8a4 <ftello64@plt+0x38364>
   4e6d8:	ldrb	r8, [r0]
   4e6dc:	ldr	r3, [r5]
   4e6e0:	cmp	r8, #0
   4e6e4:	str	r3, [sp, #52]	; 0x34
   4e6e8:	moveq	r7, #26
   4e6ec:	beq	4e87c <ftello64@plt+0x3833c>
   4e6f0:	mov	r4, r0
   4e6f4:	mov	r6, r1
   4e6f8:	bl	4d37c <ftello64@plt+0x36e3c>
   4e6fc:	subs	r7, r0, #0
   4e700:	bne	4e87c <ftello64@plt+0x3833c>
   4e704:	ldr	r3, [pc, #412]	; 4e8a8 <ftello64@plt+0x38368>
   4e708:	cmp	r6, r3
   4e70c:	bhi	4e898 <ftello64@plt+0x38358>
   4e710:	sub	r8, r8, #48	; 0x30
   4e714:	ldrb	r3, [r4, #1]
   4e718:	ldrb	r1, [r4, #2]
   4e71c:	add	r8, r8, r8, lsl #2
   4e720:	sub	r3, r3, #48	; 0x30
   4e724:	add	r8, r3, r8, lsl #1
   4e728:	ldrb	r0, [r4, #3]
   4e72c:	sub	r3, r1, #48	; 0x30
   4e730:	ldrb	ip, [r4, #4]
   4e734:	ldrb	r2, [r4, #6]
   4e738:	add	r3, r3, r3, lsl #2
   4e73c:	sub	r0, r0, #48	; 0x30
   4e740:	add	r8, r8, r8, lsl #2
   4e744:	add	r3, r0, r3, lsl #1
   4e748:	sub	ip, ip, #48	; 0x30
   4e74c:	sub	r2, r2, #48	; 0x30
   4e750:	ldrb	r1, [r4, #5]
   4e754:	ldrb	r0, [r4, #7]
   4e758:	add	r8, r8, r8, lsl #2
   4e75c:	add	ip, ip, ip, lsl #2
   4e760:	add	r2, r2, r2, lsl #2
   4e764:	ldr	lr, [pc, #320]	; 4e8ac <ftello64@plt+0x3836c>
   4e768:	add	fp, r3, r8, lsl #2
   4e76c:	sub	r1, r1, #48	; 0x30
   4e770:	sub	r0, r0, #48	; 0x30
   4e774:	add	r1, r1, ip, lsl #1
   4e778:	add	r2, r0, r2, lsl #1
   4e77c:	cmp	fp, lr
   4e780:	str	fp, [sp, #40]	; 0x28
   4e784:	str	r1, [sp, #44]	; 0x2c
   4e788:	str	r2, [sp, #48]	; 0x30
   4e78c:	ble	4e898 <ftello64@plt+0x38358>
   4e790:	mov	r0, fp
   4e794:	bl	4cd98 <ftello64@plt+0x36858>
   4e798:	ldrb	r3, [r4, #10]
   4e79c:	ldr	r2, [pc, #268]	; 4e8b0 <ftello64@plt+0x38370>
   4e7a0:	ldr	r1, [pc, #268]	; 4e8b4 <ftello64@plt+0x38374>
   4e7a4:	str	r3, [sp, #28]
   4e7a8:	ldrb	r3, [r4, #12]
   4e7ac:	ldrb	r8, [r4, #9]
   4e7b0:	ldrb	r9, [r4, #11]
   4e7b4:	str	r3, [sp, #32]
   4e7b8:	ldrb	r3, [r4, #14]
   4e7bc:	ldrb	sl, [r4, #13]
   4e7c0:	str	r3, [sp, #36]	; 0x24
   4e7c4:	add	r0, r6, r0
   4e7c8:	add	r2, r0, r2
   4e7cc:	cmp	r2, r1
   4e7d0:	bhi	4e7e8 <ftello64@plt+0x382a8>
   4e7d4:	add	r3, sp, #48	; 0x30
   4e7d8:	add	r2, sp, #44	; 0x2c
   4e7dc:	add	r1, sp, #40	; 0x28
   4e7e0:	bl	4ce24 <ftello64@plt+0x368e4>
   4e7e4:	ldr	fp, [sp, #40]	; 0x28
   4e7e8:	ldr	r2, [pc, #200]	; 4e8b8 <ftello64@plt+0x38378>
   4e7ec:	cmp	fp, r2
   4e7f0:	bgt	4e898 <ftello64@plt+0x38358>
   4e7f4:	ldr	r1, [sp, #44]	; 0x2c
   4e7f8:	cmp	r1, #12
   4e7fc:	bgt	4e898 <ftello64@plt+0x38358>
   4e800:	ldr	r0, [sp, #48]	; 0x30
   4e804:	cmp	r1, #0
   4e808:	movgt	r2, #0
   4e80c:	movle	r2, #1
   4e810:	sub	ip, r0, #1
   4e814:	cmp	ip, #30
   4e818:	orrhi	r2, r2, #1
   4e81c:	orrs	r3, r2, fp, lsr #31
   4e820:	bne	4e898 <ftello64@plt+0x38358>
   4e824:	ldr	r2, [sp, #32]
   4e828:	sub	sl, sl, #48	; 0x30
   4e82c:	sub	r9, r9, #48	; 0x30
   4e830:	sub	r8, r8, #48	; 0x30
   4e834:	sub	ip, r2, #48	; 0x30
   4e838:	ldr	r3, [sp, #36]	; 0x24
   4e83c:	ldr	r2, [sp, #28]
   4e840:	add	sl, sl, sl, lsl #2
   4e844:	add	r9, r9, r9, lsl #2
   4e848:	add	r8, r8, r8, lsl #2
   4e84c:	sub	r3, r3, #48	; 0x30
   4e850:	sub	r2, r2, #48	; 0x30
   4e854:	add	sl, r3, sl, lsl #1
   4e858:	add	r8, r2, r8, lsl #1
   4e85c:	add	r9, ip, r9, lsl #1
   4e860:	str	r1, [sp]
   4e864:	stmib	sp, {r0, r8, r9, sl}
   4e868:	mov	r3, fp
   4e86c:	mov	r0, r4
   4e870:	ldr	r2, [pc, #68]	; 4e8bc <ftello64@plt+0x3837c>
   4e874:	mov	r1, #16
   4e878:	bl	16060 <gpgrt_snprintf@plt>
   4e87c:	ldr	r2, [sp, #52]	; 0x34
   4e880:	ldr	r3, [r5]
   4e884:	mov	r0, r7
   4e888:	cmp	r2, r3
   4e88c:	bne	4e8a0 <ftello64@plt+0x38360>
   4e890:	add	sp, sp, #60	; 0x3c
   4e894:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e898:	mov	r7, #55	; 0x37
   4e89c:	b	4e87c <ftello64@plt+0x3833c>
   4e8a0:	bl	15748 <__stack_chk_fail@plt>
   4e8a4:	andeq	pc, r7, r8, lsl #15
   4e8a8:	eorseq	sp, r7, r1, ror r7
   4e8ac:	andeq	r0, r0, lr, lsr #12
   4e8b0:			; <UNDEFINED> instruction: 0xffe5bbaf
   4e8b4:	andseq	r1, r1, ip, ror sp
   4e8b8:	andeq	r2, r0, pc, lsl #14
   4e8bc:	andeq	ip, r6, r4, asr #9
   4e8c0:	ldr	r2, [pc, #748]	; 4ebb4 <ftello64@plt+0x38674>
   4e8c4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e8c8:	add	r3, r1, #7
   4e8cc:	cmp	r3, r2
   4e8d0:	bhi	4eab0 <ftello64@plt+0x38570>
   4e8d4:	ldr	r2, [pc, #732]	; 4ebb8 <ftello64@plt+0x38678>
   4e8d8:	lsr	r8, r3, #3
   4e8dc:	mov	r9, r1
   4e8e0:	mov	r4, r0
   4e8e4:	umull	r1, r0, r2, r8
   4e8e8:	umull	r2, r3, r2, r3
   4e8ec:	lsr	r0, r0, #2
   4e8f0:	lsr	r3, r3, #5
   4e8f4:	add	r0, r0, r0, lsl #2
   4e8f8:	sub	r0, r8, r0
   4e8fc:	add	r3, r0, r3, lsl #2
   4e900:	lsl	r3, r3, #1
   4e904:	cmp	r0, #2
   4e908:	movhi	r0, r3
   4e90c:	addls	r0, r3, #1
   4e910:	bl	15364 <gcry_malloc@plt>
   4e914:	subs	sl, r0, #0
   4e918:	beq	4eaa8 <ftello64@plt+0x38568>
   4e91c:	cmp	r8, #4
   4e920:	bls	4ebac <ftello64@plt+0x3866c>
   4e924:	ldr	r0, [pc, #656]	; 4ebbc <ftello64@plt+0x3867c>
   4e928:	add	r2, r4, #5
   4e92c:	add	r3, sl, #8
   4e930:	ldrb	lr, [r2, #-4]
   4e934:	ldrb	r4, [r2, #-3]
   4e938:	ldrb	fp, [r2, #-5]
   4e93c:	ldrb	ip, [r2, #-2]
   4e940:	ldrb	r1, [r2, #-1]
   4e944:	lsl	r6, lr, #4
   4e948:	lsl	r7, fp, #2
   4e94c:	lsl	r5, r4, #1
   4e950:	and	r6, r6, #16
   4e954:	orr	r6, r6, r4, lsr #4
   4e958:	and	r7, r7, #28
   4e95c:	lsl	r4, ip, #3
   4e960:	and	r5, r5, #30
   4e964:	orr	r7, r7, lr, lsr #6
   4e968:	orr	r5, r5, ip, lsr #7
   4e96c:	asr	lr, lr, #1
   4e970:	and	r4, r4, #24
   4e974:	asr	ip, ip, #2
   4e978:	orr	r4, r4, r1, lsr #5
   4e97c:	and	lr, lr, #31
   4e980:	and	ip, ip, #31
   4e984:	and	r1, r1, #31
   4e988:	ldrb	ip, [r0, ip]
   4e98c:	ldrb	r4, [r0, r4]
   4e990:	ldrb	fp, [r0, fp, lsr #3]
   4e994:	ldrb	r7, [r0, r7]
   4e998:	ldrb	lr, [r0, lr]
   4e99c:	ldrb	r6, [r0, r6]
   4e9a0:	ldrb	r5, [r0, r5]
   4e9a4:	ldrb	r1, [r0, r1]
   4e9a8:	sub	r8, r8, #5
   4e9ac:	cmp	r8, #4
   4e9b0:	strb	ip, [r3, #-3]
   4e9b4:	strb	r4, [r3, #-2]
   4e9b8:	strb	fp, [r3, #-8]
   4e9bc:	strb	r7, [r3, #-7]
   4e9c0:	strb	lr, [r3, #-6]
   4e9c4:	strb	r6, [r3, #-5]
   4e9c8:	strb	r5, [r3, #-4]
   4e9cc:	strb	r1, [r3, #-1]
   4e9d0:	mov	r4, r2
   4e9d4:	mov	ip, r3
   4e9d8:	add	r2, r2, #5
   4e9dc:	add	r3, r3, #8
   4e9e0:	bhi	4e930 <ftello64@plt+0x383f0>
   4e9e4:	sub	r8, r8, #1
   4e9e8:	cmp	r8, #3
   4e9ec:	ldrls	pc, [pc, r8, lsl #2]
   4e9f0:	b	4ea90 <ftello64@plt+0x38550>
   4e9f4:	andeq	lr, r4, r8, asr #21
   4e9f8:	strdeq	lr, [r4], -r4
   4e9fc:	andeq	lr, r4, r4, asr #22
   4ea00:	andeq	lr, r4, r4, lsl #20
   4ea04:	ldrb	r0, [r4, #1]
   4ea08:	ldrb	r3, [r4, #2]
   4ea0c:	ldrb	r5, [r4]
   4ea10:	ldrb	r2, [r4, #3]
   4ea14:	lsl	lr, r0, #4
   4ea18:	and	lr, lr, #16
   4ea1c:	orr	lr, lr, r3, lsr #4
   4ea20:	lsl	r4, r5, #2
   4ea24:	lsl	r3, r3, #1
   4ea28:	and	r4, r4, #28
   4ea2c:	and	r3, r3, #30
   4ea30:	ldr	r1, [pc, #388]	; 4ebbc <ftello64@plt+0x3867c>
   4ea34:	orr	r3, r3, r2, lsr #7
   4ea38:	orr	r4, r4, r0, lsr #6
   4ea3c:	asr	r6, r2, #2
   4ea40:	asr	r0, r0, #1
   4ea44:	lsl	r2, r2, #3
   4ea48:	and	r0, r0, #31
   4ea4c:	and	r6, r6, #31
   4ea50:	and	r2, r2, #24
   4ea54:	ldrb	r7, [r1, r0]
   4ea58:	ldrb	r8, [r1, lr]
   4ea5c:	ldrb	r4, [r1, r4]
   4ea60:	ldrb	lr, [r1, r3]
   4ea64:	ldrb	r5, [r1, r5, lsr #3]
   4ea68:	ldrb	r0, [r1, r6]
   4ea6c:	ldrb	r3, [r1, r2]
   4ea70:	strb	r4, [ip, #1]
   4ea74:	strb	r5, [ip]
   4ea78:	strb	r7, [ip, #2]
   4ea7c:	strb	r8, [ip, #3]
   4ea80:	strb	lr, [ip, #4]
   4ea84:	strb	r0, [ip, #5]
   4ea88:	strb	r3, [ip, #6]
   4ea8c:	add	ip, ip, #7
   4ea90:	ldr	r1, [pc, #288]	; 4ebb8 <ftello64@plt+0x38678>
   4ea94:	add	r9, r9, #4
   4ea98:	mov	r3, #0
   4ea9c:	umull	r2, r9, r1, r9
   4eaa0:	strb	r3, [ip]
   4eaa4:	strb	r3, [sl, r9, lsr #2]
   4eaa8:	mov	r0, sl
   4eaac:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4eab0:	bl	15e20 <__errno_location@plt>
   4eab4:	mov	sl, #0
   4eab8:	mov	r3, #22
   4eabc:	str	r3, [r0]
   4eac0:	mov	r0, sl
   4eac4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4eac8:	ldrb	r0, [r4]
   4eacc:	ldr	r1, [pc, #232]	; 4ebbc <ftello64@plt+0x3867c>
   4ead0:	mov	r3, ip
   4ead4:	lsl	r2, r0, #2
   4ead8:	and	r2, r2, #28
   4eadc:	ldrb	r0, [r1, r0, lsr #3]
   4eae0:	ldrb	r2, [r1, r2]
   4eae4:	strb	r0, [r3], #2
   4eae8:	strb	r2, [ip, #1]
   4eaec:	mov	ip, r3
   4eaf0:	b	4ea90 <ftello64@plt+0x38550>
   4eaf4:	ldrb	lr, [r4]
   4eaf8:	ldrb	r3, [r4, #1]
   4eafc:	ldr	r1, [pc, #184]	; 4ebbc <ftello64@plt+0x3867c>
   4eb00:	add	ip, ip, #4
   4eb04:	lsl	r2, lr, #2
   4eb08:	and	r2, r2, #28
   4eb0c:	orr	r2, r2, r3, lsr #6
   4eb10:	asr	r0, r3, #1
   4eb14:	lsl	r3, r3, #4
   4eb18:	and	r0, r0, #31
   4eb1c:	and	r3, r3, #16
   4eb20:	ldrb	r4, [r1, r2]
   4eb24:	ldrb	lr, [r1, lr, lsr #3]
   4eb28:	ldrb	r2, [r1, r0]
   4eb2c:	ldrb	r3, [r1, r3]
   4eb30:	strb	r4, [ip, #-3]
   4eb34:	strb	lr, [ip, #-4]
   4eb38:	strb	r2, [ip, #-2]
   4eb3c:	strb	r3, [ip, #-1]
   4eb40:	b	4ea90 <ftello64@plt+0x38550>
   4eb44:	ldrb	r3, [r4, #1]
   4eb48:	ldrb	lr, [r4]
   4eb4c:	ldrb	r2, [r4, #2]
   4eb50:	ldr	r1, [pc, #100]	; 4ebbc <ftello64@plt+0x3867c>
   4eb54:	lsl	r0, r3, #4
   4eb58:	lsl	r4, lr, #2
   4eb5c:	and	r4, r4, #28
   4eb60:	and	r0, r0, #16
   4eb64:	orr	r4, r4, r3, lsr #6
   4eb68:	orr	r0, r0, r2, lsr #4
   4eb6c:	asr	r3, r3, #1
   4eb70:	lsl	r2, r2, #1
   4eb74:	and	r3, r3, #31
   4eb78:	and	r2, r2, #30
   4eb7c:	ldrb	r5, [r1, r4]
   4eb80:	ldrb	r4, [r1, lr, lsr #3]
   4eb84:	ldrb	lr, [r1, r0]
   4eb88:	ldrb	r0, [r1, r3]
   4eb8c:	ldrb	r3, [r1, r2]
   4eb90:	strb	r5, [ip, #1]
   4eb94:	strb	r4, [ip]
   4eb98:	strb	lr, [ip, #3]
   4eb9c:	strb	r0, [ip, #2]
   4eba0:	strb	r3, [ip, #4]
   4eba4:	add	ip, ip, #5
   4eba8:	b	4ea90 <ftello64@plt+0x38550>
   4ebac:	mov	ip, sl
   4ebb0:	b	4e9e4 <ftello64@plt+0x384a4>
   4ebb4:	andeq	r0, r8, r7
   4ebb8:	stclgt	12, cr12, [ip], {205}	; 0xcd
   4ebbc:	andeq	ip, r6, r8, ror #11
   4ebc0:	push	{r4, r5, r6, r7, r8, lr}
   4ebc4:	subs	r6, r2, #0
   4ebc8:	mov	r5, r0
   4ebcc:	mov	r4, r1
   4ebd0:	mov	r7, r3
   4ebd4:	beq	4ec60 <ftello64@plt+0x38720>
   4ebd8:	cmp	r1, #0
   4ebdc:	beq	4ecc4 <ftello64@plt+0x38784>
   4ebe0:	and	r3, r7, #1
   4ebe4:	add	r1, r5, r4
   4ebe8:	mov	lr, r5
   4ebec:	mov	ip, r6
   4ebf0:	mov	r7, #58	; 0x3a
   4ebf4:	b	4ec14 <ftello64@plt+0x386d4>
   4ebf8:	cmp	r5, lr
   4ebfc:	moveq	r2, #0
   4ec00:	andne	r2, r3, #1
   4ec04:	cmp	r2, #0
   4ec08:	strbne	r7, [ip, #2]
   4ec0c:	moveq	ip, r0
   4ec10:	addne	ip, ip, #3
   4ec14:	ldrb	r0, [lr], #1
   4ec18:	lsr	r0, r0, #4
   4ec1c:	cmp	r0, #9
   4ec20:	add	r2, r0, #55	; 0x37
   4ec24:	addls	r2, r0, #48	; 0x30
   4ec28:	strb	r2, [ip]
   4ec2c:	ldrb	r0, [lr, #-1]
   4ec30:	and	r0, r0, #15
   4ec34:	cmp	r0, #9
   4ec38:	add	r4, r0, #55	; 0x37
   4ec3c:	addls	r4, r0, #48	; 0x30
   4ec40:	cmp	r1, lr
   4ec44:	strb	r4, [ip, #1]
   4ec48:	add	r0, ip, #2
   4ec4c:	bne	4ebf8 <ftello64@plt+0x386b8>
   4ec50:	mov	r3, #0
   4ec54:	strb	r3, [r0]
   4ec58:	mov	r0, r6
   4ec5c:	pop	{r4, r5, r6, r7, r8, pc}
   4ec60:	cmp	r3, #0
   4ec64:	movne	r1, #3
   4ec68:	moveq	r1, #2
   4ec6c:	cmp	r4, #0
   4ec70:	mul	r0, r4, r1
   4ec74:	add	r8, r0, #1
   4ec78:	beq	4eca0 <ftello64@plt+0x38760>
   4ec7c:	bl	5f25c <ftello64@plt+0x48d1c>
   4ec80:	cmp	r0, r4
   4ec84:	bne	4ecb8 <ftello64@plt+0x38778>
   4ec88:	mov	r0, r8
   4ec8c:	bl	15364 <gcry_malloc@plt>
   4ec90:	cmp	r0, #0
   4ec94:	movne	r6, r0
   4ec98:	bne	4ebe0 <ftello64@plt+0x386a0>
   4ec9c:	b	4ec58 <ftello64@plt+0x38718>
   4eca0:	mov	r0, r8
   4eca4:	bl	15364 <gcry_malloc@plt>
   4eca8:	cmp	r0, #0
   4ecac:	beq	4ec58 <ftello64@plt+0x38718>
   4ecb0:	mov	r6, r0
   4ecb4:	b	4ec50 <ftello64@plt+0x38710>
   4ecb8:	mov	r0, #12
   4ecbc:	bl	161a4 <gpg_err_set_errno@plt>
   4ecc0:	b	4ec58 <ftello64@plt+0x38718>
   4ecc4:	mov	r0, r6
   4ecc8:	b	4ec50 <ftello64@plt+0x38710>
   4eccc:	cmp	r2, #0
   4ecd0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4ecd4:	ldrb	r8, [r0]
   4ecd8:	beq	4ee04 <ftello64@plt+0x388c4>
   4ecdc:	add	r6, r1, r2
   4ece0:	sub	r6, r6, #1
   4ece4:	add	lr, r0, #2
   4ece8:	sub	r4, r1, #1
   4ecec:	sub	r3, r8, #48	; 0x30
   4ecf0:	bic	ip, r8, #32
   4ecf4:	uxtb	r3, r3
   4ecf8:	sub	ip, ip, #65	; 0x41
   4ecfc:	cmp	ip, #5
   4ed00:	cmphi	r3, #9
   4ed04:	bls	4ed10 <ftello64@plt+0x387d0>
   4ed08:	mvn	r0, #0
   4ed0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4ed10:	ldrb	r7, [lr, #-1]
   4ed14:	mov	r5, lr
   4ed18:	sub	ip, r7, #48	; 0x30
   4ed1c:	bic	r9, r7, #32
   4ed20:	uxtb	ip, ip
   4ed24:	sub	r9, r9, #65	; 0x41
   4ed28:	cmp	r9, #5
   4ed2c:	cmphi	ip, #9
   4ed30:	bhi	4ed08 <ftello64@plt+0x387c8>
   4ed34:	cmp	r8, #57	; 0x39
   4ed38:	bls	4ed98 <ftello64@plt+0x38858>
   4ed3c:	cmp	r8, #70	; 0x46
   4ed40:	bhi	4ed94 <ftello64@plt+0x38854>
   4ed44:	sub	r3, r8, #55	; 0x37
   4ed48:	lsl	r3, r3, #4
   4ed4c:	uxtb	r3, r3
   4ed50:	cmp	r7, #57	; 0x39
   4ed54:	bls	4ed68 <ftello64@plt+0x38828>
   4ed58:	cmp	r7, #70	; 0x46
   4ed5c:	subls	ip, r7, #55	; 0x37
   4ed60:	subhi	ip, r7, #87	; 0x57
   4ed64:	uxtb	ip, ip
   4ed68:	add	r7, r4, #1
   4ed6c:	add	r3, r3, ip
   4ed70:	cmp	r7, r6
   4ed74:	add	ip, r4, #2
   4ed78:	strb	r3, [r4, #1]
   4ed7c:	add	lr, lr, #2
   4ed80:	sub	r4, ip, r1
   4ed84:	beq	4eda4 <ftello64@plt+0x38864>
   4ed88:	mov	r4, r7
   4ed8c:	ldrb	r8, [lr, #-2]
   4ed90:	b	4ecec <ftello64@plt+0x387ac>
   4ed94:	sub	r3, r8, #87	; 0x57
   4ed98:	lsl	r3, r3, #4
   4ed9c:	uxtb	r3, r3
   4eda0:	b	4ed50 <ftello64@plt+0x38810>
   4eda4:	ldrb	r8, [r5]
   4eda8:	cmp	r8, #0
   4edac:	beq	4edf4 <ftello64@plt+0x388b4>
   4edb0:	tst	r8, #128	; 0x80
   4edb4:	bne	4ed08 <ftello64@plt+0x387c8>
   4edb8:	mov	r7, r2
   4edbc:	mov	r6, r0
   4edc0:	bl	15bec <__ctype_b_loc@plt>
   4edc4:	lsl	r3, r8, #1
   4edc8:	ldr	r2, [r0]
   4edcc:	ldrh	ip, [r2, r3]
   4edd0:	lsr	ip, ip, #13
   4edd4:	eor	ip, ip, #1
   4edd8:	cmp	r7, r4
   4eddc:	orrne	ip, ip, #1
   4ede0:	tst	ip, #1
   4ede4:	bne	4ed08 <ftello64@plt+0x387c8>
   4ede8:	add	r0, r5, #1
   4edec:	sub	r0, r0, r6
   4edf0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4edf4:	cmp	r4, r2
   4edf8:	bne	4ed08 <ftello64@plt+0x387c8>
   4edfc:	sub	r0, r5, r0
   4ee00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4ee04:	cmp	r8, #0
   4ee08:	bne	4ee14 <ftello64@plt+0x388d4>
   4ee0c:	mov	r0, r8
   4ee10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4ee14:	mov	r4, r2
   4ee18:	mov	r5, r0
   4ee1c:	b	4edb0 <ftello64@plt+0x38870>
   4ee20:	cmp	r2, #0
   4ee24:	push	{r4, r5, r6, r7, r8, lr}
   4ee28:	beq	4ef8c <ftello64@plt+0x38a4c>
   4ee2c:	mov	r5, #0
   4ee30:	sub	r1, r1, #1
   4ee34:	mov	lr, r5
   4ee38:	mov	r4, r0
   4ee3c:	cmp	lr, #1
   4ee40:	ldrb	r7, [r4]
   4ee44:	beq	4ef58 <ftello64@plt+0x38a18>
   4ee48:	cmp	r5, #0
   4ee4c:	beq	4ee6c <ftello64@plt+0x3892c>
   4ee50:	cmp	r7, #58	; 0x3a
   4ee54:	beq	4ef70 <ftello64@plt+0x38a30>
   4ee58:	mvn	r0, #0
   4ee5c:	pop	{r4, r5, r6, r7, r8, pc}
   4ee60:	ldrb	r7, [r4, #1]
   4ee64:	mov	r5, lr
   4ee68:	add	r4, r4, #1
   4ee6c:	sub	r3, r7, #48	; 0x30
   4ee70:	bic	ip, r7, #32
   4ee74:	uxtb	r3, r3
   4ee78:	sub	ip, ip, #65	; 0x41
   4ee7c:	cmp	ip, #5
   4ee80:	cmphi	r3, #9
   4ee84:	bhi	4ee58 <ftello64@plt+0x38918>
   4ee88:	ldrb	r6, [r4, #1]
   4ee8c:	sub	ip, r6, #48	; 0x30
   4ee90:	bic	r8, r6, #32
   4ee94:	uxtb	ip, ip
   4ee98:	sub	r8, r8, #65	; 0x41
   4ee9c:	cmp	r8, #5
   4eea0:	cmphi	ip, #9
   4eea4:	bhi	4ee58 <ftello64@plt+0x38918>
   4eea8:	cmp	r7, #57	; 0x39
   4eeac:	bls	4ef4c <ftello64@plt+0x38a0c>
   4eeb0:	cmp	r7, #70	; 0x46
   4eeb4:	bhi	4ef48 <ftello64@plt+0x38a08>
   4eeb8:	sub	r3, r7, #55	; 0x37
   4eebc:	lsl	r3, r3, #4
   4eec0:	uxtb	r3, r3
   4eec4:	cmp	r6, #57	; 0x39
   4eec8:	bls	4eedc <ftello64@plt+0x3899c>
   4eecc:	cmp	r6, #70	; 0x46
   4eed0:	subls	ip, r6, #55	; 0x37
   4eed4:	subhi	ip, r6, #87	; 0x57
   4eed8:	uxtb	ip, ip
   4eedc:	add	lr, lr, #1
   4eee0:	add	r3, r3, ip
   4eee4:	cmp	r2, lr
   4eee8:	strb	r3, [r1, #1]!
   4eeec:	add	r4, r4, #2
   4eef0:	mov	r6, lr
   4eef4:	bne	4ee3c <ftello64@plt+0x388fc>
   4eef8:	ldrb	r8, [r4]
   4eefc:	cmp	r8, #58	; 0x3a
   4ef00:	beq	4ee58 <ftello64@plt+0x38918>
   4ef04:	cmp	r8, #0
   4ef08:	mov	r7, r0
   4ef0c:	mov	r5, r2
   4ef10:	beq	4ef7c <ftello64@plt+0x38a3c>
   4ef14:	tst	r8, #128	; 0x80
   4ef18:	bne	4ee58 <ftello64@plt+0x38918>
   4ef1c:	bl	15bec <__ctype_b_loc@plt>
   4ef20:	lsl	r8, r8, #1
   4ef24:	ldr	r3, [r0]
   4ef28:	ldrh	r3, [r3, r8]
   4ef2c:	tst	r3, #8192	; 0x2000
   4ef30:	beq	4ee58 <ftello64@plt+0x38918>
   4ef34:	cmp	r5, r6
   4ef38:	addeq	r4, r4, #1
   4ef3c:	bne	4ee58 <ftello64@plt+0x38918>
   4ef40:	sub	r0, r4, r7
   4ef44:	pop	{r4, r5, r6, r7, r8, pc}
   4ef48:	sub	r3, r7, #87	; 0x57
   4ef4c:	lsl	r3, r3, #4
   4ef50:	uxtb	r3, r3
   4ef54:	b	4eec4 <ftello64@plt+0x38984>
   4ef58:	cmp	r7, #58	; 0x3a
   4ef5c:	beq	4ee60 <ftello64@plt+0x38920>
   4ef60:	cmp	r5, #0
   4ef64:	beq	4ee6c <ftello64@plt+0x3892c>
   4ef68:	mvn	r0, #0
   4ef6c:	pop	{r4, r5, r6, r7, r8, pc}
   4ef70:	ldrb	r7, [r4, #1]
   4ef74:	add	r4, r4, #1
   4ef78:	b	4ee6c <ftello64@plt+0x3892c>
   4ef7c:	cmp	r2, r6
   4ef80:	bne	4ee58 <ftello64@plt+0x38918>
   4ef84:	sub	r0, r4, r7
   4ef88:	pop	{r4, r5, r6, r7, r8, pc}
   4ef8c:	mov	r4, r0
   4ef90:	mov	r6, r2
   4ef94:	b	4eef8 <ftello64@plt+0x389b8>
   4ef98:	mov	r3, #0
   4ef9c:	b	4ebc0 <ftello64@plt+0x38680>
   4efa0:	mov	r3, #1
   4efa4:	b	4ebc0 <ftello64@plt+0x38680>
   4efa8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4efac:	subs	r7, r3, #0
   4efb0:	mov	r6, r0
   4efb4:	mov	r8, r1
   4efb8:	mov	sl, r2
   4efbc:	mov	r4, r0
   4efc0:	mov	r9, #0
   4efc4:	movne	r3, #0
   4efc8:	strne	r3, [r7]
   4efcc:	ldrb	r5, [r6, r9, lsl #1]
   4efd0:	bic	r0, r5, #32
   4efd4:	sub	r0, r0, #65	; 0x41
   4efd8:	sub	r3, r5, #48	; 0x30
   4efdc:	cmp	r3, #9
   4efe0:	cmphi	r0, #5
   4efe4:	bls	4f088 <ftello64@plt+0x38b48>
   4efe8:	cmp	r5, #0
   4efec:	beq	4f010 <ftello64@plt+0x38ad0>
   4eff0:	tst	r5, #128	; 0x80
   4eff4:	bne	4f13c <ftello64@plt+0x38bfc>
   4eff8:	bl	15bec <__ctype_b_loc@plt>
   4effc:	lsl	r5, r5, #1
   4f000:	ldr	r3, [r0]
   4f004:	ldrh	r3, [r3, r5]
   4f008:	tst	r3, #8192	; 0x2000
   4f00c:	beq	4f13c <ftello64@plt+0x38bfc>
   4f010:	cmp	r4, r6
   4f014:	beq	4f024 <ftello64@plt+0x38ae4>
   4f018:	ldrb	r3, [r4, #-2]
   4f01c:	cmp	r3, #48	; 0x30
   4f020:	beq	4f128 <ftello64@plt+0x38be8>
   4f024:	add	r9, r9, #1
   4f028:	mov	r0, #1
   4f02c:	cmp	r8, #0
   4f030:	beq	4f074 <ftello64@plt+0x38b34>
   4f034:	cmp	r9, sl
   4f038:	bhi	4f13c <ftello64@plt+0x38bfc>
   4f03c:	sub	ip, r8, #1
   4f040:	mov	r4, r6
   4f044:	mov	r1, #0
   4f048:	ldrb	r5, [r6, r1, lsl #1]
   4f04c:	sub	r2, r5, #48	; 0x30
   4f050:	bic	r3, r5, #32
   4f054:	uxtb	r2, r2
   4f058:	sub	r3, r3, #65	; 0x41
   4f05c:	cmp	r2, #9
   4f060:	cmphi	r3, #5
   4f064:	bls	4f0b0 <ftello64@plt+0x38b70>
   4f068:	cmp	r0, #0
   4f06c:	movne	r3, #0
   4f070:	strbne	r3, [r8, r1]
   4f074:	cmp	r7, #0
   4f078:	subne	r9, r9, r0
   4f07c:	strne	r9, [r7]
   4f080:	mov	r0, r4
   4f084:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f088:	ldrb	r0, [r4, #1]
   4f08c:	bic	r3, r0, #32
   4f090:	sub	r3, r3, #65	; 0x41
   4f094:	sub	r0, r0, #48	; 0x30
   4f098:	cmp	r0, #9
   4f09c:	cmphi	r3, #5
   4f0a0:	bhi	4efe8 <ftello64@plt+0x38aa8>
   4f0a4:	add	r4, r4, #2
   4f0a8:	add	r9, r9, #1
   4f0ac:	b	4efcc <ftello64@plt+0x38a8c>
   4f0b0:	ldrb	lr, [r4, #1]
   4f0b4:	sub	r3, lr, #48	; 0x30
   4f0b8:	bic	sl, lr, #32
   4f0bc:	uxtb	r3, r3
   4f0c0:	sub	sl, sl, #65	; 0x41
   4f0c4:	cmp	r3, #9
   4f0c8:	cmphi	sl, #5
   4f0cc:	bhi	4f068 <ftello64@plt+0x38b28>
   4f0d0:	cmp	r5, #57	; 0x39
   4f0d4:	bls	4f11c <ftello64@plt+0x38bdc>
   4f0d8:	cmp	r5, #70	; 0x46
   4f0dc:	bhi	4f118 <ftello64@plt+0x38bd8>
   4f0e0:	sub	r2, r5, #55	; 0x37
   4f0e4:	lsl	r2, r2, #4
   4f0e8:	uxtb	r2, r2
   4f0ec:	cmp	lr, #57	; 0x39
   4f0f0:	bls	4f104 <ftello64@plt+0x38bc4>
   4f0f4:	cmp	lr, #70	; 0x46
   4f0f8:	subls	r3, lr, #55	; 0x37
   4f0fc:	subhi	r3, lr, #87	; 0x57
   4f100:	uxtb	r3, r3
   4f104:	add	r2, r2, r3
   4f108:	add	r1, r1, #1
   4f10c:	add	r4, r4, #2
   4f110:	strb	r2, [ip, #1]!
   4f114:	b	4f048 <ftello64@plt+0x38b08>
   4f118:	sub	r2, r5, #87	; 0x57
   4f11c:	lsl	r2, r2, #4
   4f120:	uxtb	r2, r2
   4f124:	b	4f0ec <ftello64@plt+0x38bac>
   4f128:	ldrb	r3, [r4, #-1]
   4f12c:	cmp	r3, #48	; 0x30
   4f130:	moveq	r0, #0
   4f134:	bne	4f024 <ftello64@plt+0x38ae4>
   4f138:	b	4f02c <ftello64@plt+0x38aec>
   4f13c:	mov	r0, #22
   4f140:	mov	r4, #0
   4f144:	bl	161a4 <gpg_err_set_errno@plt>
   4f148:	mov	r0, r4
   4f14c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f150:	push	{r4, r5, r6, r7, lr}
   4f154:	mov	r2, #0
   4f158:	ldr	r5, [pc, #172]	; 4f20c <ftello64@plt+0x38ccc>
   4f15c:	sub	sp, sp, #12
   4f160:	mov	r6, r1
   4f164:	ldr	ip, [r5]
   4f168:	mov	r1, r2
   4f16c:	mov	r3, sp
   4f170:	str	ip, [sp, #4]
   4f174:	mov	r7, r0
   4f178:	bl	4efa8 <ftello64@plt+0x38a68>
   4f17c:	subs	r4, r0, #0
   4f180:	beq	4f1e4 <ftello64@plt+0x38ca4>
   4f184:	cmp	r6, #0
   4f188:	ldr	r0, [sp]
   4f18c:	subne	r4, r4, r7
   4f190:	strne	r4, [r6]
   4f194:	add	r0, r0, #1
   4f198:	bl	15364 <gcry_malloc@plt>
   4f19c:	cmp	r0, #0
   4f1a0:	mov	r4, r0
   4f1a4:	beq	4f1f0 <ftello64@plt+0x38cb0>
   4f1a8:	ldr	r2, [sp]
   4f1ac:	mov	r1, r0
   4f1b0:	add	r2, r2, #1
   4f1b4:	mov	r0, r7
   4f1b8:	mov	r3, #0
   4f1bc:	bl	4efa8 <ftello64@plt+0x38a68>
   4f1c0:	cmp	r0, #0
   4f1c4:	beq	4f1fc <ftello64@plt+0x38cbc>
   4f1c8:	ldr	r2, [sp, #4]
   4f1cc:	ldr	r3, [r5]
   4f1d0:	mov	r0, r4
   4f1d4:	cmp	r2, r3
   4f1d8:	bne	4f1f8 <ftello64@plt+0x38cb8>
   4f1dc:	add	sp, sp, #12
   4f1e0:	pop	{r4, r5, r6, r7, pc}
   4f1e4:	cmp	r6, #0
   4f1e8:	strne	r4, [r6]
   4f1ec:	bne	4f1c8 <ftello64@plt+0x38c88>
   4f1f0:	mov	r4, #0
   4f1f4:	b	4f1c8 <ftello64@plt+0x38c88>
   4f1f8:	bl	15748 <__stack_chk_fail@plt>
   4f1fc:	ldr	r2, [pc, #12]	; 4f210 <ftello64@plt+0x38cd0>
   4f200:	mov	r1, #264	; 0x108
   4f204:	ldr	r0, [pc, #8]	; 4f214 <ftello64@plt+0x38cd4>
   4f208:	bl	48b00 <ftello64@plt+0x325c0>
   4f20c:	andeq	pc, r7, r8, lsl #15
   4f210:	andeq	ip, r6, r8, lsl #12
   4f214:	andeq	ip, r6, r8, lsl r6
   4f218:	ldrb	r3, [r0]
   4f21c:	cmp	r3, #0
   4f220:	beq	4f2f0 <ftello64@plt+0x38db0>
   4f224:	push	{r4, r5, r6, lr}
   4f228:	and	r1, r1, #1
   4f22c:	mov	lr, r0
   4f230:	mov	ip, r0
   4f234:	mov	r5, #32
   4f238:	b	4f26c <ftello64@plt+0x38d2c>
   4f23c:	cmp	r3, #43	; 0x2b
   4f240:	movne	r4, #0
   4f244:	andeq	r4, r1, #1
   4f248:	cmp	r4, #0
   4f24c:	strbne	r5, [lr]
   4f250:	bne	4f258 <ftello64@plt+0x38d18>
   4f254:	strb	r3, [lr]
   4f258:	ldrb	r3, [ip, #1]
   4f25c:	add	lr, lr, #1
   4f260:	add	ip, ip, #1
   4f264:	cmp	r3, #0
   4f268:	beq	4f2e8 <ftello64@plt+0x38da8>
   4f26c:	cmp	r3, #37	; 0x25
   4f270:	bne	4f23c <ftello64@plt+0x38cfc>
   4f274:	ldrb	r4, [ip, #1]
   4f278:	cmp	r4, #0
   4f27c:	beq	4f254 <ftello64@plt+0x38d14>
   4f280:	ldrb	r6, [ip, #2]
   4f284:	cmp	r6, #0
   4f288:	beq	4f254 <ftello64@plt+0x38d14>
   4f28c:	cmp	r4, #57	; 0x39
   4f290:	lslls	r4, r4, #4
   4f294:	andls	r4, r4, #240	; 0xf0
   4f298:	bls	4f2b0 <ftello64@plt+0x38d70>
   4f29c:	cmp	r4, #70	; 0x46
   4f2a0:	subls	r4, r4, #55	; 0x37
   4f2a4:	subhi	r4, r4, #87	; 0x57
   4f2a8:	lsl	r4, r4, #4
   4f2ac:	uxtb	r4, r4
   4f2b0:	cmp	r6, #57	; 0x39
   4f2b4:	subls	r6, r6, #48	; 0x30
   4f2b8:	uxtbls	r6, r6
   4f2bc:	bls	4f2d0 <ftello64@plt+0x38d90>
   4f2c0:	cmp	r6, #70	; 0x46
   4f2c4:	subls	r6, r6, #55	; 0x37
   4f2c8:	subhi	r6, r6, #87	; 0x57
   4f2cc:	uxtb	r6, r6
   4f2d0:	add	r4, r4, r6
   4f2d4:	ands	r4, r4, #255	; 0xff
   4f2d8:	strbne	r4, [lr]
   4f2dc:	strbeq	r2, [lr]
   4f2e0:	add	ip, ip, #2
   4f2e4:	b	4f258 <ftello64@plt+0x38d18>
   4f2e8:	sub	r0, lr, r0
   4f2ec:	pop	{r4, r5, r6, pc}
   4f2f0:	mov	r0, r3
   4f2f4:	bx	lr
   4f2f8:	push	{r4, r5, r6, r7, r8, lr}
   4f2fc:	mov	r5, r0
   4f300:	ldrb	r3, [r0]
   4f304:	mov	r7, r1
   4f308:	mov	r6, r2
   4f30c:	cmp	r3, #0
   4f310:	beq	4f464 <ftello64@plt+0x38f24>
   4f314:	mov	r2, r0
   4f318:	mov	r4, #0
   4f31c:	b	4f330 <ftello64@plt+0x38df0>
   4f320:	cmp	r3, #0
   4f324:	add	r2, r2, #1
   4f328:	add	r4, r4, #1
   4f32c:	beq	4f348 <ftello64@plt+0x38e08>
   4f330:	cmp	r3, #37	; 0x25
   4f334:	ldrb	r3, [r2, #1]
   4f338:	bne	4f320 <ftello64@plt+0x38de0>
   4f33c:	cmp	r3, #0
   4f340:	bne	4f43c <ftello64@plt+0x38efc>
   4f344:	add	r4, r4, #1
   4f348:	add	r0, r4, #1
   4f34c:	bl	15364 <gcry_malloc@plt>
   4f350:	cmp	r0, #0
   4f354:	popeq	{r4, r5, r6, r7, r8, pc}
   4f358:	ldrb	r3, [r5]
   4f35c:	cmp	r3, #0
   4f360:	beq	4f45c <ftello64@plt+0x38f1c>
   4f364:	and	r7, r7, #1
   4f368:	mov	r2, r0
   4f36c:	mov	r1, #32
   4f370:	b	4f3a8 <ftello64@plt+0x38e68>
   4f374:	cmp	r3, #43	; 0x2b
   4f378:	movne	lr, #0
   4f37c:	andeq	lr, r7, #1
   4f380:	cmp	lr, #0
   4f384:	strbne	r1, [r2]
   4f388:	movne	r3, ip
   4f38c:	bne	4f398 <ftello64@plt+0x38e58>
   4f390:	strb	r3, [r2]
   4f394:	mov	r3, ip
   4f398:	cmp	r3, #0
   4f39c:	add	r2, r2, #1
   4f3a0:	add	r5, r5, #1
   4f3a4:	beq	4f424 <ftello64@plt+0x38ee4>
   4f3a8:	cmp	r3, #37	; 0x25
   4f3ac:	ldrb	ip, [r5, #1]
   4f3b0:	bne	4f374 <ftello64@plt+0x38e34>
   4f3b4:	cmp	ip, #0
   4f3b8:	beq	4f390 <ftello64@plt+0x38e50>
   4f3bc:	ldrb	lr, [r5, #2]
   4f3c0:	cmp	lr, #0
   4f3c4:	beq	4f390 <ftello64@plt+0x38e50>
   4f3c8:	cmp	ip, #57	; 0x39
   4f3cc:	addhi	r3, ip, #9
   4f3d0:	lslls	r3, ip, #4
   4f3d4:	lslhi	r3, r3, #4
   4f3d8:	cmp	lr, #57	; 0x39
   4f3dc:	subls	lr, lr, #48	; 0x30
   4f3e0:	uxtb	r3, r3
   4f3e4:	uxtbls	lr, lr
   4f3e8:	bls	4f3fc <ftello64@plt+0x38ebc>
   4f3ec:	cmp	lr, #70	; 0x46
   4f3f0:	subls	lr, lr, #55	; 0x37
   4f3f4:	subhi	lr, lr, #87	; 0x57
   4f3f8:	uxtb	lr, lr
   4f3fc:	add	r3, r3, lr
   4f400:	ands	r3, r3, #255	; 0xff
   4f404:	strbne	r3, [r2]
   4f408:	ldrb	r3, [r5, #3]
   4f40c:	strbeq	r6, [r2]
   4f410:	add	r5, r5, #2
   4f414:	cmp	r3, #0
   4f418:	add	r2, r2, #1
   4f41c:	add	r5, r5, #1
   4f420:	bne	4f3a8 <ftello64@plt+0x38e68>
   4f424:	sub	r3, r2, r0
   4f428:	cmp	r4, r3
   4f42c:	bne	4f470 <ftello64@plt+0x38f30>
   4f430:	mov	r3, #0
   4f434:	strb	r3, [r2]
   4f438:	pop	{r4, r5, r6, r7, r8, pc}
   4f43c:	ldrb	r1, [r2, #2]
   4f440:	cmp	r1, #0
   4f444:	ldrbne	r3, [r2, #3]
   4f448:	addne	r2, r2, #2
   4f44c:	bne	4f320 <ftello64@plt+0x38de0>
   4f450:	add	r2, r2, #1
   4f454:	add	r4, r4, #1
   4f458:	b	4f330 <ftello64@plt+0x38df0>
   4f45c:	mov	r2, r0
   4f460:	b	4f428 <ftello64@plt+0x38ee8>
   4f464:	mov	r4, r3
   4f468:	mov	r0, #1
   4f46c:	b	4f34c <ftello64@plt+0x38e0c>
   4f470:	ldr	r3, [pc, #12]	; 4f484 <ftello64@plt+0x38f44>
   4f474:	mov	r2, #156	; 0x9c
   4f478:	ldr	r1, [pc, #8]	; 4f488 <ftello64@plt+0x38f48>
   4f47c:	ldr	r0, [pc, #8]	; 4f48c <ftello64@plt+0x38f4c>
   4f480:	bl	16504 <__assert_fail@plt>
   4f484:	andeq	ip, r6, r0, lsr r6
   4f488:	andeq	ip, r6, ip, asr #12
   4f48c:	andeq	ip, r6, r4, ror #12
   4f490:	push	{r4, r5, r6, r7, r8, lr}
   4f494:	mov	r4, r0
   4f498:	ldrb	r3, [r0]
   4f49c:	cmp	r3, #0
   4f4a0:	beq	4f58c <ftello64@plt+0x3904c>
   4f4a4:	mov	r1, r0
   4f4a8:	mov	r0, #1
   4f4ac:	cmp	r3, #34	; 0x22
   4f4b0:	cmpne	r3, #43	; 0x2b
   4f4b4:	moveq	r2, #1
   4f4b8:	movne	r2, #0
   4f4bc:	cmp	r3, #37	; 0x25
   4f4c0:	orreq	r2, r2, #1
   4f4c4:	cmp	r3, #31
   4f4c8:	movhi	r3, r2
   4f4cc:	orrls	r3, r2, #1
   4f4d0:	cmp	r3, #0
   4f4d4:	ldrb	r3, [r1, #1]!
   4f4d8:	addne	r0, r0, #3
   4f4dc:	addeq	r0, r0, #1
   4f4e0:	cmp	r3, #0
   4f4e4:	bne	4f4ac <ftello64@plt+0x38f6c>
   4f4e8:	bl	15364 <gcry_malloc@plt>
   4f4ec:	subs	r7, r0, #0
   4f4f0:	beq	4f584 <ftello64@plt+0x39044>
   4f4f4:	ldrb	ip, [r4]
   4f4f8:	cmp	ip, #0
   4f4fc:	beq	4f594 <ftello64@plt+0x39054>
   4f500:	ldr	r6, [pc, #156]	; 4f5a4 <ftello64@plt+0x39064>
   4f504:	mov	r5, r7
   4f508:	mov	r8, #43	; 0x2b
   4f50c:	b	4f524 <ftello64@plt+0x38fe4>
   4f510:	bl	16060 <gpgrt_snprintf@plt>
   4f514:	ldrb	ip, [r4, #1]!
   4f518:	add	r5, r5, #3
   4f51c:	cmp	ip, #0
   4f520:	beq	4f57c <ftello64@plt+0x3903c>
   4f524:	cmp	ip, #34	; 0x22
   4f528:	cmpne	ip, #43	; 0x2b
   4f52c:	moveq	r3, #1
   4f530:	movne	r3, #0
   4f534:	cmp	ip, #37	; 0x25
   4f538:	orreq	r3, r3, #1
   4f53c:	cmp	ip, #31
   4f540:	orrls	r3, r3, #1
   4f544:	cmp	r3, #0
   4f548:	mov	r0, r5
   4f54c:	mov	r3, ip
   4f550:	mov	r2, r6
   4f554:	mov	r1, #4
   4f558:	bne	4f510 <ftello64@plt+0x38fd0>
   4f55c:	cmp	ip, #32
   4f560:	strbne	ip, [r5]
   4f564:	ldrb	ip, [r4, #1]!
   4f568:	strbeq	r8, [r5]
   4f56c:	add	r3, r5, #1
   4f570:	cmp	ip, #0
   4f574:	mov	r5, r3
   4f578:	bne	4f524 <ftello64@plt+0x38fe4>
   4f57c:	mov	r3, #0
   4f580:	strb	r3, [r5]
   4f584:	mov	r0, r7
   4f588:	pop	{r4, r5, r6, r7, r8, pc}
   4f58c:	mov	r0, #1
   4f590:	b	4f4e8 <ftello64@plt+0x38fa8>
   4f594:	mov	r5, r7
   4f598:	mov	r3, #0
   4f59c:	strb	r3, [r5]
   4f5a0:	b	4f584 <ftello64@plt+0x39044>
   4f5a4:	andeq	r4, r6, r4, asr r1
   4f5a8:	mov	r2, r1
   4f5ac:	mov	r1, #1
   4f5b0:	b	4f2f8 <ftello64@plt+0x38db8>
   4f5b4:	mov	r2, r1
   4f5b8:	mov	r1, #0
   4f5bc:	b	4f2f8 <ftello64@plt+0x38db8>
   4f5c0:	mov	r2, r1
   4f5c4:	mov	r1, #1
   4f5c8:	b	4f218 <ftello64@plt+0x38cd8>
   4f5cc:	mov	r2, r1
   4f5d0:	mov	r1, #0
   4f5d4:	b	4f218 <ftello64@plt+0x38cd8>
   4f5d8:	cmp	r1, #0
   4f5dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4f5e0:	beq	4f658 <ftello64@plt+0x39118>
   4f5e4:	ldrb	r4, [r0]
   4f5e8:	cmp	r4, #0
   4f5ec:	beq	4f658 <ftello64@plt+0x39118>
   4f5f0:	sub	r6, r1, #1
   4f5f4:	mov	r5, r0
   4f5f8:	ldr	r7, [pc, #144]	; 4f690 <ftello64@plt+0x39150>
   4f5fc:	ldr	r9, [pc, #144]	; 4f694 <ftello64@plt+0x39154>
   4f600:	add	r6, r0, r6
   4f604:	mov	r8, #0
   4f608:	b	4f634 <ftello64@plt+0x390f4>
   4f60c:	bl	15d24 <strchr@plt>
   4f610:	cmp	r8, #0
   4f614:	bne	4f664 <ftello64@plt+0x39124>
   4f618:	cmp	r0, #0
   4f61c:	beq	4f674 <ftello64@plt+0x39134>
   4f620:	cmp	r5, r6
   4f624:	beq	4f658 <ftello64@plt+0x39118>
   4f628:	ldrb	r4, [r5, #1]!
   4f62c:	cmp	r4, #0
   4f630:	beq	4f658 <ftello64@plt+0x39118>
   4f634:	tst	r4, #128	; 0x80
   4f638:	mov	r1, r4
   4f63c:	mov	r0, r7
   4f640:	bne	4f620 <ftello64@plt+0x390e0>
   4f644:	cmp	r4, #64	; 0x40
   4f648:	bne	4f60c <ftello64@plt+0x390cc>
   4f64c:	cmp	r5, r6
   4f650:	mov	r8, #1
   4f654:	bne	4f628 <ftello64@plt+0x390e8>
   4f658:	mov	r8, #0
   4f65c:	mov	r0, r8
   4f660:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f664:	cmp	r0, #0
   4f668:	bne	4f620 <ftello64@plt+0x390e0>
   4f66c:	mov	r0, r8
   4f670:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f674:	mov	r1, r4
   4f678:	mov	r0, r9
   4f67c:	bl	15d24 <strchr@plt>
   4f680:	cmp	r0, #0
   4f684:	bne	4f620 <ftello64@plt+0x390e0>
   4f688:	mov	r8, #1
   4f68c:	b	4f65c <ftello64@plt+0x3911c>
   4f690:			; <UNDEFINED> instruction: 0x0006c6b4
   4f694:	strdeq	ip, [r6], -r8
   4f698:	adds	r3, r1, #0
   4f69c:	movne	r3, #1
   4f6a0:	cmp	r0, #0
   4f6a4:	moveq	r3, #0
   4f6a8:	cmp	r3, #0
   4f6ac:	beq	4f714 <ftello64@plt+0x391d4>
   4f6b0:	push	{r4, r5, r6, lr}
   4f6b4:	mov	r4, r0
   4f6b8:	mov	r5, r1
   4f6bc:	bl	4f5d8 <ftello64@plt+0x39098>
   4f6c0:	cmp	r0, #0
   4f6c4:	bne	4f71c <ftello64@plt+0x391dc>
   4f6c8:	sub	ip, r5, #1
   4f6cc:	add	r1, r4, ip
   4f6d0:	sub	r3, r4, #1
   4f6d4:	mov	lr, r0
   4f6d8:	ldrb	r2, [r3, #1]!
   4f6dc:	cmp	r2, #64	; 0x40
   4f6e0:	addeq	lr, lr, #1
   4f6e4:	cmp	r3, r1
   4f6e8:	bne	4f6d8 <ftello64@plt+0x39198>
   4f6ec:	cmp	lr, #1
   4f6f0:	popne	{r4, r5, r6, pc}
   4f6f4:	ldrb	r3, [r4]
   4f6f8:	cmp	r3, #64	; 0x40
   4f6fc:	popeq	{r4, r5, r6, pc}
   4f700:	ldrb	r2, [r4, ip]
   4f704:	cmp	r2, #46	; 0x2e
   4f708:	cmpne	r2, #64	; 0x40
   4f70c:	popeq	{r4, r5, r6, pc}
   4f710:	b	4f738 <ftello64@plt+0x391f8>
   4f714:	mov	r0, r3
   4f718:	bx	lr
   4f71c:	mov	r0, #0
   4f720:	pop	{r4, r5, r6, pc}
   4f724:	cmp	ip, #0
   4f728:	beq	4f790 <ftello64@plt+0x39250>
   4f72c:	ldrb	r3, [r4, #1]!
   4f730:	mov	r5, ip
   4f734:	sub	ip, ip, #1
   4f738:	cmp	r3, #46	; 0x2e
   4f73c:	bne	4f724 <ftello64@plt+0x391e4>
   4f740:	cmp	ip, #0
   4f744:	beq	4f790 <ftello64@plt+0x39250>
   4f748:	ldrb	r3, [r4, #1]
   4f74c:	cmp	r3, #46	; 0x2e
   4f750:	bne	4f72c <ftello64@plt+0x391ec>
   4f754:	sub	r3, r1, ip
   4f758:	add	r5, r3, r5
   4f75c:	ldr	lr, [pc, #52]	; 4f798 <ftello64@plt+0x39258>
   4f760:	add	r3, r4, #2
   4f764:	mov	r2, #0
   4f768:	b	4f77c <ftello64@plt+0x3923c>
   4f76c:	ldrb	r6, [r3], #1
   4f770:	cmp	r6, r2
   4f774:	bne	4f784 <ftello64@plt+0x39244>
   4f778:	ldrb	r2, [lr, #1]!
   4f77c:	cmp	r3, r5
   4f780:	bne	4f76c <ftello64@plt+0x3922c>
   4f784:	cmp	r2, #0
   4f788:	bne	4f72c <ftello64@plt+0x391ec>
   4f78c:	pop	{r4, r5, r6, pc}
   4f790:	mov	r0, #1
   4f794:	pop	{r4, r5, r6, pc}
   4f798:	ldrdeq	r8, [r6], -sl
   4f79c:	subs	r3, r0, #0
   4f7a0:	bxeq	lr
   4f7a4:	push	{r4, lr}
   4f7a8:	mov	r4, r3
   4f7ac:	bl	15cb8 <strlen@plt>
   4f7b0:	mov	r1, r0
   4f7b4:	mov	r0, r4
   4f7b8:	pop	{r4, lr}
   4f7bc:	b	4f698 <ftello64@plt+0x39158>
   4f7c0:	push	{r4, r5, r6, lr}
   4f7c4:	mov	r1, #60	; 0x3c
   4f7c8:	mov	r4, r0
   4f7cc:	bl	15d24 <strchr@plt>
   4f7d0:	cmp	r0, #0
   4f7d4:	beq	4f8d4 <ftello64@plt+0x39394>
   4f7d8:	add	r4, r0, #1
   4f7dc:	mov	r0, r4
   4f7e0:	mov	r1, #62	; 0x3e
   4f7e4:	bl	15d24 <strchr@plt>
   4f7e8:	cmp	r0, #0
   4f7ec:	cmpne	r4, r0
   4f7f0:	mov	r5, r0
   4f7f4:	bcs	4f8e4 <ftello64@plt+0x393a4>
   4f7f8:	sub	r5, r0, r4
   4f7fc:	add	r0, r5, #1
   4f800:	bl	15364 <gcry_malloc@plt>
   4f804:	subs	r6, r0, #0
   4f808:	beq	4f8f0 <ftello64@plt+0x393b0>
   4f80c:	mov	r1, r4
   4f810:	mov	r2, r5
   4f814:	bl	15ef8 <strncpy@plt>
   4f818:	mov	r1, #0
   4f81c:	strb	r1, [r6, r5]
   4f820:	ldrb	r0, [r6]
   4f824:	cmp	r0, r1
   4f828:	beq	4f8b8 <ftello64@plt+0x39378>
   4f82c:	mov	r2, r6
   4f830:	mov	r3, r0
   4f834:	cmp	r3, #64	; 0x40
   4f838:	ldrb	r3, [r2, #1]!
   4f83c:	addeq	r1, r1, #1
   4f840:	cmp	r3, #0
   4f844:	bne	4f834 <ftello64@plt+0x392f4>
   4f848:	cmp	r1, #1
   4f84c:	bne	4f8b8 <ftello64@plt+0x39378>
   4f850:	cmp	r0, #64	; 0x40
   4f854:	beq	4f8b8 <ftello64@plt+0x39378>
   4f858:	add	r2, r6, r5
   4f85c:	ldrb	r3, [r2, #-1]
   4f860:	cmp	r3, #64	; 0x40
   4f864:	cmpne	r3, #46	; 0x2e
   4f868:	beq	4f8b8 <ftello64@plt+0x39378>
   4f86c:	cmp	r0, #32
   4f870:	bls	4f8b8 <ftello64@plt+0x39378>
   4f874:	mov	r2, r6
   4f878:	b	4f884 <ftello64@plt+0x39344>
   4f87c:	cmp	r3, #32
   4f880:	bls	4f8b8 <ftello64@plt+0x39378>
   4f884:	ldrb	r3, [r2, #1]!
   4f888:	cmp	r3, #0
   4f88c:	bne	4f87c <ftello64@plt+0x3933c>
   4f890:	mov	r1, #64	; 0x40
   4f894:	mov	r0, r6
   4f898:	bl	15d24 <strchr@plt>
   4f89c:	cmp	r0, #0
   4f8a0:	beq	4f908 <ftello64@plt+0x393c8>
   4f8a4:	add	r0, r0, #1
   4f8a8:	ldr	r1, [pc, #100]	; 4f914 <ftello64@plt+0x393d4>
   4f8ac:	bl	15310 <strstr@plt>
   4f8b0:	cmp	r0, #0
   4f8b4:	beq	4f908 <ftello64@plt+0x393c8>
   4f8b8:	mov	r0, r6
   4f8bc:	bl	156a0 <gcry_free@plt>
   4f8c0:	bl	15e20 <__errno_location@plt>
   4f8c4:	mov	r3, #22
   4f8c8:	str	r3, [r0]
   4f8cc:	mov	r0, #0
   4f8d0:	pop	{r4, r5, r6, pc}
   4f8d4:	mov	r0, r4
   4f8d8:	bl	4f79c <ftello64@plt+0x3925c>
   4f8dc:	cmp	r0, #0
   4f8e0:	bne	4f8f8 <ftello64@plt+0x393b8>
   4f8e4:	bl	15e20 <__errno_location@plt>
   4f8e8:	mov	r3, #22
   4f8ec:	str	r3, [r0]
   4f8f0:	mov	r0, #0
   4f8f4:	pop	{r4, r5, r6, pc}
   4f8f8:	mov	r0, r4
   4f8fc:	bl	16498 <gcry_strdup@plt>
   4f900:	subs	r6, r0, #0
   4f904:	beq	4f8f0 <ftello64@plt+0x393b0>
   4f908:	mov	r0, r6
   4f90c:	pop	{r4, r5, r6, lr}
   4f910:	b	4355c <ftello64@plt+0x2d01c>
   4f914:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   4f918:	cmp	r0, #0
   4f91c:	bxeq	lr
   4f920:	ldrb	r0, [r0]
   4f924:	adds	r0, r0, #0
   4f928:	movne	r0, #1
   4f92c:	bx	lr
   4f930:	push	{r4, r5, r6, r7, r8, lr}
   4f934:	ldrb	r8, [r0]
   4f938:	cmp	r8, #0
   4f93c:	beq	4f984 <ftello64@plt+0x39444>
   4f940:	ldr	r7, [pc, #144]	; 4f9d8 <ftello64@plt+0x39498>
   4f944:	mov	r6, r0
   4f948:	mov	r5, r0
   4f94c:	mov	r4, r8
   4f950:	cmp	r4, #46	; 0x2e
   4f954:	beq	4f990 <ftello64@plt+0x39450>
   4f958:	mov	r1, r4
   4f95c:	mov	r0, r7
   4f960:	bl	15d24 <strchr@plt>
   4f964:	cmp	r0, #0
   4f968:	popeq	{r4, r5, r6, r7, r8, pc}
   4f96c:	cmp	r4, #45	; 0x2d
   4f970:	beq	4f9ac <ftello64@plt+0x3946c>
   4f974:	ldrb	r4, [r5, #1]
   4f978:	cmp	r4, #0
   4f97c:	add	r5, r5, #1
   4f980:	bne	4f950 <ftello64@plt+0x39410>
   4f984:	adds	r0, r8, #0
   4f988:	movne	r0, #1
   4f98c:	pop	{r4, r5, r6, r7, r8, pc}
   4f990:	cmp	r6, r5
   4f994:	beq	4f9a4 <ftello64@plt+0x39464>
   4f998:	ldrb	r4, [r5, #1]
   4f99c:	cmp	r4, #46	; 0x2e
   4f9a0:	bne	4f978 <ftello64@plt+0x39438>
   4f9a4:	mov	r0, #0
   4f9a8:	pop	{r4, r5, r6, r7, r8, pc}
   4f9ac:	cmp	r6, r5
   4f9b0:	beq	4f9a4 <ftello64@plt+0x39464>
   4f9b4:	ldrb	r3, [r5, #-1]
   4f9b8:	cmp	r3, #46	; 0x2e
   4f9bc:	beq	4f9a4 <ftello64@plt+0x39464>
   4f9c0:	ldrb	r4, [r5, #1]
   4f9c4:	cmp	r4, #0
   4f9c8:	cmpne	r4, #46	; 0x2e
   4f9cc:	beq	4f9a4 <ftello64@plt+0x39464>
   4f9d0:	add	r5, r5, #1
   4f9d4:	b	4f950 <ftello64@plt+0x39410>
   4f9d8:	andeq	ip, r6, r0, ror r6
   4f9dc:	push	{r4, r5, r6, r7, lr}
   4f9e0:	ldrb	r6, [r0]
   4f9e4:	cmp	r6, #48	; 0x30
   4f9e8:	beq	4faec <ftello64@plt+0x395ac>
   4f9ec:	sub	r7, r6, #48	; 0x30
   4f9f0:	uxtb	ip, r7
   4f9f4:	cmp	ip, #9
   4f9f8:	movhi	ip, #0
   4f9fc:	bhi	4fa3c <ftello64@plt+0x394fc>
   4fa00:	ldrb	r4, [r0, #1]
   4fa04:	sub	lr, r4, #48	; 0x30
   4fa08:	add	r5, r0, #1
   4fa0c:	mov	ip, #0
   4fa10:	b	4fa20 <ftello64@plt+0x394e0>
   4fa14:	ldrb	r4, [r5, #1]!
   4fa18:	sub	r7, r6, #48	; 0x30
   4fa1c:	sub	lr, r4, #48	; 0x30
   4fa20:	add	ip, ip, ip, lsl #2
   4fa24:	uxtb	lr, lr
   4fa28:	cmp	lr, #9
   4fa2c:	mov	r6, r4
   4fa30:	add	ip, r7, ip, lsl #1
   4fa34:	mov	r0, r5
   4fa38:	bls	4fa14 <ftello64@plt+0x394d4>
   4fa3c:	str	ip, [r1]
   4fa40:	ldrb	r1, [r0]
   4fa44:	cmp	r1, #46	; 0x2e
   4fa48:	bne	4fb04 <ftello64@plt+0x395c4>
   4fa4c:	ldrb	lr, [r0, #1]
   4fa50:	add	ip, r0, #1
   4fa54:	cmp	lr, #48	; 0x30
   4fa58:	beq	4fb0c <ftello64@plt+0x395cc>
   4fa5c:	sub	r0, lr, #48	; 0x30
   4fa60:	uxtb	r1, r0
   4fa64:	cmp	r1, #9
   4fa68:	movhi	r1, #0
   4fa6c:	bhi	4fa90 <ftello64@plt+0x39550>
   4fa70:	mov	r1, #0
   4fa74:	ldrb	lr, [ip, #1]!
   4fa78:	add	r1, r1, r1, lsl #2
   4fa7c:	add	r1, r0, r1, lsl #1
   4fa80:	sub	r0, lr, #48	; 0x30
   4fa84:	uxtb	lr, r0
   4fa88:	cmp	lr, #9
   4fa8c:	bls	4fa74 <ftello64@plt+0x39534>
   4fa90:	str	r1, [r2]
   4fa94:	ldrb	r2, [ip]
   4fa98:	cmp	r2, #46	; 0x2e
   4fa9c:	bne	4fb04 <ftello64@plt+0x395c4>
   4faa0:	ldrb	lr, [ip, #1]
   4faa4:	add	r0, ip, #1
   4faa8:	cmp	lr, #48	; 0x30
   4faac:	beq	4fb24 <ftello64@plt+0x395e4>
   4fab0:	sub	r1, lr, #48	; 0x30
   4fab4:	uxtb	r2, r1
   4fab8:	cmp	r2, #9
   4fabc:	movhi	r2, #0
   4fac0:	bhi	4fae4 <ftello64@plt+0x395a4>
   4fac4:	mov	r2, #0
   4fac8:	ldrb	lr, [r0, #1]!
   4facc:	add	r2, r2, r2, lsl #2
   4fad0:	add	r2, r1, r2, lsl #1
   4fad4:	sub	r1, lr, #48	; 0x30
   4fad8:	uxtb	ip, r1
   4fadc:	cmp	ip, #9
   4fae0:	bls	4fac8 <ftello64@plt+0x39588>
   4fae4:	str	r2, [r3]
   4fae8:	pop	{r4, r5, r6, r7, pc}
   4faec:	ldrb	r4, [r0, #1]
   4faf0:	sub	lr, r4, #48	; 0x30
   4faf4:	uxtb	ip, lr
   4faf8:	cmp	ip, #9
   4fafc:	movhi	r7, #0
   4fb00:	bhi	4fa08 <ftello64@plt+0x394c8>
   4fb04:	mov	r0, #0
   4fb08:	pop	{r4, r5, r6, r7, pc}
   4fb0c:	ldrb	r1, [r0, #2]
   4fb10:	sub	r1, r1, #48	; 0x30
   4fb14:	cmp	r1, #9
   4fb18:	bls	4fb04 <ftello64@plt+0x395c4>
   4fb1c:	mov	r0, #0
   4fb20:	b	4fa70 <ftello64@plt+0x39530>
   4fb24:	ldrb	r2, [ip, #2]
   4fb28:	sub	r2, r2, #48	; 0x30
   4fb2c:	cmp	r2, #9
   4fb30:	bls	4fb04 <ftello64@plt+0x395c4>
   4fb34:	mov	r1, #0
   4fb38:	b	4fac4 <ftello64@plt+0x39584>
   4fb3c:	subs	r0, r2, #0
   4fb40:	push	{r4, lr}
   4fb44:	beq	4fb54 <ftello64@plt+0x39614>
   4fb48:	mov	r1, r0
   4fb4c:	ldr	r0, [pc, #12]	; 4fb60 <ftello64@plt+0x39620>
   4fb50:	bl	48824 <ftello64@plt+0x322e4>
   4fb54:	mov	r0, r1
   4fb58:	bl	161e0 <gpg_strerror@plt>
   4fb5c:	b	4fb48 <ftello64@plt+0x39608>
   4fb60:	andeq	ip, r6, r4, lsr #14
   4fb64:	cmp	r1, #20
   4fb68:	mov	ip, r2
   4fb6c:	beq	4fbc8 <ftello64@plt+0x39688>
   4fb70:	ble	4fba4 <ftello64@plt+0x39664>
   4fb74:	cmp	r1, #50	; 0x32
   4fb78:	moveq	r0, #6
   4fb7c:	beq	4fb98 <ftello64@plt+0x39658>
   4fb80:	cmp	r1, #100	; 0x64
   4fb84:	moveq	r0, #7
   4fb88:	beq	4fb98 <ftello64@plt+0x39658>
   4fb8c:	cmp	r1, #40	; 0x28
   4fb90:	moveq	r0, #5
   4fb94:	movne	r0, #4
   4fb98:	mov	r2, r3
   4fb9c:	mov	r1, ip
   4fba0:	b	486ec <ftello64@plt+0x321ac>
   4fba4:	cmp	r1, #0
   4fba8:	moveq	r0, #1
   4fbac:	beq	4fb98 <ftello64@plt+0x39658>
   4fbb0:	cmp	r1, #10
   4fbb4:	moveq	r0, #2
   4fbb8:	movne	r0, #4
   4fbbc:	mov	r2, r3
   4fbc0:	mov	r1, ip
   4fbc4:	b	486ec <ftello64@plt+0x321ac>
   4fbc8:	mov	r0, #3
   4fbcc:	b	4fb98 <ftello64@plt+0x39658>
   4fbd0:	ldr	r3, [pc, #84]	; 4fc2c <ftello64@plt+0x396ec>
   4fbd4:	ldr	r0, [r3]
   4fbd8:	cmp	r0, #0
   4fbdc:	bne	4fc24 <ftello64@plt+0x396e4>
   4fbe0:	push	{r4, lr}
   4fbe4:	ands	r2, r2, #1
   4fbe8:	mov	r4, r1
   4fbec:	mov	r1, #1
   4fbf0:	str	r1, [r3]
   4fbf4:	beq	4fc0c <ftello64@plt+0x396cc>
   4fbf8:	ldr	r1, [pc, #48]	; 4fc30 <ftello64@plt+0x396f0>
   4fbfc:	mov	r2, #5
   4fc00:	bl	15718 <dcgettext@plt>
   4fc04:	mov	r1, r4
   4fc08:	bl	48824 <ftello64@plt+0x322e4>
   4fc0c:	mov	r0, r2
   4fc10:	ldr	r1, [pc, #28]	; 4fc34 <ftello64@plt+0x396f4>
   4fc14:	mov	r2, #5
   4fc18:	bl	15718 <dcgettext@plt>
   4fc1c:	mov	r1, r4
   4fc20:	bl	48824 <ftello64@plt+0x322e4>
   4fc24:	mov	r0, #0
   4fc28:	bx	lr
   4fc2c:	strdeq	r0, [r8], -r0	; <UNPREDICTABLE>
   4fc30:	andeq	ip, r6, ip, lsr r7
   4fc34:	andeq	ip, r6, r4, ror r7
   4fc38:	push	{r4, r5, r6, r7, lr}
   4fc3c:	subs	r7, r2, #0
   4fc40:	mov	r6, r0
   4fc44:	sub	sp, sp, #12
   4fc48:	mov	r0, r1
   4fc4c:	beq	4fc84 <ftello64@plt+0x39744>
   4fc50:	ldrsb	r2, [r1]
   4fc54:	cmp	r2, #0
   4fc58:	blt	4fcac <ftello64@plt+0x3976c>
   4fc5c:	sub	lr, r7, #1
   4fc60:	add	lr, lr, r1
   4fc64:	rsb	r4, r1, #1
   4fc68:	b	4fc78 <ftello64@plt+0x39738>
   4fc6c:	ldrsb	ip, [r1, #1]!
   4fc70:	cmp	ip, #0
   4fc74:	blt	4fcb0 <ftello64@plt+0x39770>
   4fc78:	cmp	r1, lr
   4fc7c:	add	r5, r4, r1
   4fc80:	bne	4fc6c <ftello64@plt+0x3972c>
   4fc84:	mov	ip, #0
   4fc88:	mov	r1, r0
   4fc8c:	mov	r2, r7
   4fc90:	mov	r0, r6
   4fc94:	str	ip, [sp]
   4fc98:	bl	15f34 <gpgrt_write_sanitized@plt>
   4fc9c:	mov	r4, r0
   4fca0:	mov	r0, r4
   4fca4:	add	sp, sp, #12
   4fca8:	pop	{r4, r5, r6, r7, pc}
   4fcac:	mov	r5, #0
   4fcb0:	cmp	r3, #0
   4fcb4:	moveq	r2, r3
   4fcb8:	ldrbne	r2, [r3]
   4fcbc:	mov	r1, r7
   4fcc0:	bl	4513c <ftello64@plt+0x2ebfc>
   4fcc4:	mov	r1, r6
   4fcc8:	mov	r7, r0
   4fccc:	bl	16018 <gpgrt_fputs@plt>
   4fcd0:	mov	r4, r0
   4fcd4:	mov	r0, r7
   4fcd8:	bl	156a0 <gcry_free@plt>
   4fcdc:	cmn	r4, #1
   4fce0:	movne	r4, r5
   4fce4:	mov	r0, r4
   4fce8:	add	sp, sp, #12
   4fcec:	pop	{r4, r5, r6, r7, pc}
   4fcf0:	push	{r4, lr}
   4fcf4:	mov	r1, #0
   4fcf8:	ldr	r0, [pc, #28]	; 4fd1c <ftello64@plt+0x397dc>
   4fcfc:	bl	16384 <gcry_set_log_handler@plt>
   4fd00:	mov	r1, #0
   4fd04:	ldr	r0, [pc, #20]	; 4fd20 <ftello64@plt+0x397e0>
   4fd08:	bl	163b4 <gcry_set_fatalerror_handler@plt>
   4fd0c:	mov	r1, #0
   4fd10:	ldr	r0, [pc, #12]	; 4fd24 <ftello64@plt+0x397e4>
   4fd14:	pop	{r4, lr}
   4fd18:	b	16150 <gcry_set_outofcore_handler@plt>
   4fd1c:	andeq	pc, r4, r4, ror #22
   4fd20:	andeq	pc, r4, ip, lsr fp	; <UNPREDICTABLE>
   4fd24:	ldrdeq	pc, [r4], -r0
   4fd28:	push	{r4, r5, r6, lr}
   4fd2c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   4fd30:	ldr	r1, [pc, #40]	; 4fd60 <ftello64@plt+0x39820>
   4fd34:	mov	r2, #5
   4fd38:	subs	r4, r0, #0
   4fd3c:	mov	r0, #0
   4fd40:	uxthne	r4, r4
   4fd44:	bl	15718 <dcgettext@plt>
   4fd48:	mov	r5, r0
   4fd4c:	mov	r0, r4
   4fd50:	bl	161e0 <gpg_strerror@plt>
   4fd54:	mov	r1, r0
   4fd58:	mov	r0, r5
   4fd5c:	bl	48824 <ftello64@plt+0x322e4>
   4fd60:	muleq	r6, ip, r7
   4fd64:	push	{r4, lr}
   4fd68:	bl	15f1c <gcry_cipher_algo_name@plt>
   4fd6c:	ldr	r1, [pc, #24]	; 4fd8c <ftello64@plt+0x3984c>
   4fd70:	mov	r4, r0
   4fd74:	bl	15424 <strcmp@plt>
   4fd78:	ldr	r3, [pc, #16]	; 4fd90 <ftello64@plt+0x39850>
   4fd7c:	cmp	r0, #0
   4fd80:	movne	r0, r4
   4fd84:	moveq	r0, r3
   4fd88:	pop	{r4, pc}
   4fd8c:	muleq	r5, ip, ip
   4fd90:	andeq	pc, r5, r4, asr #29
   4fd94:	push	{r4, r5, r6, lr}
   4fd98:	subs	r5, r0, #0
   4fd9c:	mov	r4, r2
   4fda0:	beq	4fdcc <ftello64@plt+0x3988c>
   4fda4:	mov	r6, r1
   4fda8:	mov	r2, #5
   4fdac:	ldr	r1, [pc, #52]	; 4fde8 <ftello64@plt+0x398a8>
   4fdb0:	mov	r0, #0
   4fdb4:	bl	15718 <dcgettext@plt>
   4fdb8:	mov	r3, r4
   4fdbc:	mov	r2, r6
   4fdc0:	mov	r1, r5
   4fdc4:	pop	{r4, r5, r6, lr}
   4fdc8:	b	4873c <ftello64@plt+0x321fc>
   4fdcc:	mov	r2, #5
   4fdd0:	ldr	r1, [pc, #20]	; 4fdec <ftello64@plt+0x398ac>
   4fdd4:	bl	15718 <dcgettext@plt>
   4fdd8:	mov	r2, r4
   4fddc:	ldr	r1, [pc, #12]	; 4fdf0 <ftello64@plt+0x398b0>
   4fde0:	pop	{r4, r5, r6, lr}
   4fde4:	b	4873c <ftello64@plt+0x321fc>
   4fde8:	andeq	ip, r6, r0, asr #15
   4fdec:	strdeq	ip, [r6], -r0
   4fdf0:	ldrdeq	fp, [r6], -r8
   4fdf4:	cmp	r0, #0
   4fdf8:	beq	4fe1c <ftello64@plt+0x398dc>
   4fdfc:	ldrb	r3, [r0]
   4fe00:	cmp	r3, #45	; 0x2d
   4fe04:	bxne	lr
   4fe08:	ldrb	r2, [r0, #1]
   4fe0c:	ldr	r3, [pc, #16]	; 4fe24 <ftello64@plt+0x398e4>
   4fe10:	cmp	r2, #0
   4fe14:	moveq	r0, r3
   4fe18:	bx	lr
   4fe1c:	ldr	r0, [pc]	; 4fe24 <ftello64@plt+0x398e4>
   4fe20:	bx	lr
   4fe24:	andeq	ip, r6, ip, lsr #16
   4fe28:	cmp	r0, #0
   4fe2c:	beq	4fe50 <ftello64@plt+0x39910>
   4fe30:	ldrb	r3, [r0]
   4fe34:	cmp	r3, #45	; 0x2d
   4fe38:	bxne	lr
   4fe3c:	ldrb	r2, [r0, #1]
   4fe40:	ldr	r3, [pc, #16]	; 4fe58 <ftello64@plt+0x39918>
   4fe44:	cmp	r2, #0
   4fe48:	moveq	r0, r3
   4fe4c:	bx	lr
   4fe50:	ldr	r0, [pc]	; 4fe58 <ftello64@plt+0x39918>
   4fe54:	bx	lr
   4fe58:	andeq	ip, r6, r8, lsr r8
   4fe5c:	b	4fc38 <ftello64@plt+0x396f8>
   4fe60:	push	{r4, lr}
   4fe64:	sub	sp, sp, #8
   4fe68:	ldr	r4, [pc, #52]	; 4fea4 <ftello64@plt+0x39964>
   4fe6c:	strb	r3, [sp]
   4fe70:	mov	r3, #0
   4fe74:	ldr	ip, [r4]
   4fe78:	strb	r3, [sp, #1]
   4fe7c:	mov	r3, sp
   4fe80:	str	ip, [sp, #4]
   4fe84:	bl	4fc38 <ftello64@plt+0x396f8>
   4fe88:	ldr	r2, [sp, #4]
   4fe8c:	ldr	r3, [r4]
   4fe90:	cmp	r2, r3
   4fe94:	bne	4fea0 <ftello64@plt+0x39960>
   4fe98:	add	sp, sp, #8
   4fe9c:	pop	{r4, pc}
   4fea0:	bl	15748 <__stack_chk_fail@plt>
   4fea4:	andeq	pc, r7, r8, lsl #15
   4fea8:	mov	r3, #0
   4feac:	b	4fc38 <ftello64@plt+0x396f8>
   4feb0:	push	{r4, r5, r6, lr}
   4feb4:	subs	r4, r1, #0
   4feb8:	mov	r5, r0
   4febc:	beq	4fee0 <ftello64@plt+0x399a0>
   4fec0:	mov	r0, r4
   4fec4:	bl	15cb8 <strlen@plt>
   4fec8:	mov	r2, r0
   4fecc:	mov	r1, r4
   4fed0:	mov	r0, r5
   4fed4:	mov	r3, #0
   4fed8:	pop	{r4, r5, r6, lr}
   4fedc:	b	4fc38 <ftello64@plt+0x396f8>
   4fee0:	mov	r2, r4
   4fee4:	ldr	r4, [pc]	; 4feec <ftello64@plt+0x399ac>
   4fee8:	b	4fecc <ftello64@plt+0x3998c>
   4feec:			; <UNDEFINED> instruction: 0x0006abbc
   4fef0:	cmp	r2, #0
   4fef4:	bxeq	lr
   4fef8:	push	{r4, r5, r6, lr}
   4fefc:	sub	r6, r2, #1
   4ff00:	mov	r5, r0
   4ff04:	add	r6, r1, r6
   4ff08:	sub	r4, r1, #1
   4ff0c:	ldrb	r3, [r4, #1]!
   4ff10:	mov	r1, r5
   4ff14:	lsr	r3, r3, #4
   4ff18:	cmp	r3, #9
   4ff1c:	add	r0, r3, #55	; 0x37
   4ff20:	addls	r0, r3, #48	; 0x30
   4ff24:	bl	16210 <putc@plt>
   4ff28:	ldrb	r3, [r4]
   4ff2c:	mov	r1, r5
   4ff30:	and	r3, r3, #15
   4ff34:	cmp	r3, #9
   4ff38:	add	r0, r3, #55	; 0x37
   4ff3c:	addls	r0, r3, #48	; 0x30
   4ff40:	bl	16210 <putc@plt>
   4ff44:	cmp	r4, r6
   4ff48:	bne	4ff0c <ftello64@plt+0x399cc>
   4ff4c:	pop	{r4, r5, r6, pc}
   4ff50:	cmp	r1, #0
   4ff54:	push	{r4, r5, r6, r7, r8, r9, lr}
   4ff58:	sub	sp, sp, #12
   4ff5c:	beq	5011c <ftello64@plt+0x39bdc>
   4ff60:	sub	r5, r0, #1
   4ff64:	sub	r1, r1, #1
   4ff68:	mov	r7, r2
   4ff6c:	add	r6, r0, r1
   4ff70:	mov	r2, r5
   4ff74:	mov	r0, #1
   4ff78:	b	4ffac <ftello64@plt+0x39a6c>
   4ff7c:	cmp	ip, r7
   4ff80:	beq	50068 <ftello64@plt+0x39b28>
   4ff84:	cmp	r7, #0
   4ff88:	sub	r3, ip, #92	; 0x5c
   4ff8c:	clz	r3, r3
   4ff90:	lsr	r3, r3, #5
   4ff94:	moveq	r3, #0
   4ff98:	cmp	r3, #0
   4ff9c:	addeq	r0, r0, #1
   4ffa0:	bne	5007c <ftello64@plt+0x39b3c>
   4ffa4:	cmp	r2, r6
   4ffa8:	beq	4ffd4 <ftello64@plt+0x39a94>
   4ffac:	ldrb	ip, [r2, #1]!
   4ffb0:	cmp	ip, #127	; 0x7f
   4ffb4:	cmpne	ip, #31
   4ffb8:	bhi	4ff7c <ftello64@plt+0x39a3c>
   4ffbc:	cmp	ip, #13
   4ffc0:	cmpne	ip, #10
   4ffc4:	bne	50068 <ftello64@plt+0x39b28>
   4ffc8:	cmp	r2, r6
   4ffcc:	add	r0, r0, #2
   4ffd0:	bne	4ffac <ftello64@plt+0x39a6c>
   4ffd4:	bl	15364 <gcry_malloc@plt>
   4ffd8:	ldr	r9, [pc, #336]	; 50130 <ftello64@plt+0x39bf0>
   4ffdc:	mov	r8, r0
   4ffe0:	mov	r4, r0
   4ffe4:	b	5001c <ftello64@plt+0x39adc>
   4ffe8:	cmp	r3, r7
   4ffec:	beq	500c8 <ftello64@plt+0x39b88>
   4fff0:	cmp	r7, #0
   4fff4:	sub	r2, r3, #92	; 0x5c
   4fff8:	clz	r2, r2
   4fffc:	lsr	r2, r2, #5
   50000:	moveq	r2, #0
   50004:	cmp	r2, #0
   50008:	strbeq	r3, [r4]
   5000c:	moveq	r4, r0
   50010:	bne	500c8 <ftello64@plt+0x39b88>
   50014:	cmp	r5, r6
   50018:	beq	50054 <ftello64@plt+0x39b14>
   5001c:	ldrb	r3, [r5, #1]!
   50020:	add	r0, r4, #1
   50024:	cmp	r3, #127	; 0x7f
   50028:	cmpne	r3, #31
   5002c:	bhi	4ffe8 <ftello64@plt+0x39aa8>
   50030:	mov	r2, #92	; 0x5c
   50034:	cmp	r3, #10
   50038:	strb	r2, [r4]
   5003c:	bne	50084 <ftello64@plt+0x39b44>
   50040:	mov	r3, #110	; 0x6e
   50044:	cmp	r5, r6
   50048:	strb	r3, [r4, #1]
   5004c:	add	r4, r4, #2
   50050:	bne	5001c <ftello64@plt+0x39adc>
   50054:	mov	r3, #0
   50058:	mov	r0, r8
   5005c:	strb	r3, [r4]
   50060:	add	sp, sp, #12
   50064:	pop	{r4, r5, r6, r7, r8, r9, pc}
   50068:	and	r1, ip, #247	; 0xf7
   5006c:	sub	r3, ip, #11
   50070:	cmp	r1, #0
   50074:	cmpne	r3, #1
   50078:	bls	4ffc8 <ftello64@plt+0x39a88>
   5007c:	add	r0, r0, #5
   50080:	b	4ffa4 <ftello64@plt+0x39a64>
   50084:	cmp	r3, #13
   50088:	moveq	r3, #114	; 0x72
   5008c:	strbeq	r3, [r4, #1]
   50090:	addeq	r4, r4, #2
   50094:	beq	50014 <ftello64@plt+0x39ad4>
   50098:	cmp	r3, #12
   5009c:	beq	500ec <ftello64@plt+0x39bac>
   500a0:	cmp	r3, #11
   500a4:	beq	500fc <ftello64@plt+0x39bbc>
   500a8:	cmp	r3, #8
   500ac:	beq	5010c <ftello64@plt+0x39bcc>
   500b0:	cmp	r3, #0
   500b4:	bne	500d0 <ftello64@plt+0x39b90>
   500b8:	mov	r3, #48	; 0x30
   500bc:	strb	r3, [r4, #1]
   500c0:	add	r4, r4, #2
   500c4:	b	50014 <ftello64@plt+0x39ad4>
   500c8:	mov	r2, #92	; 0x5c
   500cc:	strb	r2, [r4]
   500d0:	str	r3, [sp]
   500d4:	mvn	r2, #0
   500d8:	mov	r3, r9
   500dc:	mov	r1, #1
   500e0:	add	r4, r4, #4
   500e4:	bl	15e50 <__sprintf_chk@plt>
   500e8:	b	50014 <ftello64@plt+0x39ad4>
   500ec:	mov	r3, #102	; 0x66
   500f0:	strb	r3, [r4, #1]
   500f4:	add	r4, r4, #2
   500f8:	b	50014 <ftello64@plt+0x39ad4>
   500fc:	mov	r3, #118	; 0x76
   50100:	strb	r3, [r4, #1]
   50104:	add	r4, r4, #2
   50108:	b	50014 <ftello64@plt+0x39ad4>
   5010c:	mov	r3, #98	; 0x62
   50110:	strb	r3, [r4, #1]
   50114:	add	r4, r4, #2
   50118:	b	50014 <ftello64@plt+0x39ad4>
   5011c:	mov	r0, #1
   50120:	bl	15364 <gcry_malloc@plt>
   50124:	mov	r4, r0
   50128:	mov	r8, r0
   5012c:	b	50054 <ftello64@plt+0x39b14>
   50130:	andeq	sl, r6, r8, lsl #25
   50134:	push	{r4, lr}
   50138:	bl	4ff50 <ftello64@plt+0x39a10>
   5013c:	cmp	r0, #0
   50140:	popne	{r4, pc}
   50144:	bl	4fd28 <ftello64@plt+0x397e8>
   50148:	push	{r4, r5, r6, r7, lr}
   5014c:	mov	r6, r0
   50150:	ldr	lr, [pc, #380]	; 502d4 <ftello64@plt+0x39d94>
   50154:	mov	r7, r1
   50158:	sub	sp, sp, #44	; 0x2c
   5015c:	ldm	lr!, {r0, r1, r2, r3}
   50160:	add	ip, sp, #4
   50164:	ldr	r5, [pc, #364]	; 502d8 <ftello64@plt+0x39d98>
   50168:	stmia	ip!, {r0, r1, r2, r3}
   5016c:	ldm	lr, {r0, r1}
   50170:	ldr	r3, [r5]
   50174:	stm	ip, {r0, r1}
   50178:	mov	r0, r6
   5017c:	str	r3, [sp, #36]	; 0x24
   50180:	bl	52390 <ftello64@plt+0x3be50>
   50184:	clz	r3, r7
   50188:	lsr	r3, r3, #5
   5018c:	cmp	r0, #0
   50190:	movne	r4, #1
   50194:	moveq	r4, r3
   50198:	cmp	r4, #0
   5019c:	movne	r4, #0
   501a0:	beq	501c0 <ftello64@plt+0x39c80>
   501a4:	ldr	r2, [sp, #36]	; 0x24
   501a8:	ldr	r3, [r5]
   501ac:	mov	r0, r4
   501b0:	cmp	r2, r3
   501b4:	bne	502d0 <ftello64@plt+0x39d90>
   501b8:	add	sp, sp, #44	; 0x2c
   501bc:	pop	{r4, r5, r6, r7, pc}
   501c0:	mov	r0, r6
   501c4:	bl	523d4 <ftello64@plt+0x3be94>
   501c8:	subs	r6, r0, #0
   501cc:	beq	502ac <ftello64@plt+0x39d6c>
   501d0:	mov	r3, r4
   501d4:	mov	r2, #1
   501d8:	mov	r1, #3
   501dc:	bl	52540 <ftello64@plt+0x3c000>
   501e0:	mov	r1, sp
   501e4:	mov	r0, r6
   501e8:	bl	53be0 <ftello64@plt+0x3d6a0>
   501ec:	cmp	r0, #6
   501f0:	sbcs	r3, r1, #0
   501f4:	bge	50208 <ftello64@plt+0x39cc8>
   501f8:	ldr	r4, [sp]
   501fc:	cmp	r4, #0
   50200:	streq	r4, [r7]
   50204:	beq	50298 <ftello64@plt+0x39d58>
   50208:	add	r1, sp, #28
   5020c:	mov	r2, #6
   50210:	mov	r0, r6
   50214:	bl	52be0 <ftello64@plt+0x3c6a0>
   50218:	cmn	r0, #1
   5021c:	beq	502c0 <ftello64@plt+0x39d80>
   50220:	ldr	r2, [sp, #4]
   50224:	add	r1, sp, #8
   50228:	add	r0, sp, #28
   5022c:	bl	156b8 <memcmp@plt>
   50230:	cmp	r0, #0
   50234:	beq	5028c <ftello64@plt+0x39d4c>
   50238:	ldr	r2, [sp, #12]
   5023c:	add	r1, sp, #16
   50240:	add	r0, sp, #28
   50244:	bl	156b8 <memcmp@plt>
   50248:	cmp	r0, #0
   5024c:	beq	5028c <ftello64@plt+0x39d4c>
   50250:	add	r0, sp, #28
   50254:	ldr	r2, [sp, #20]
   50258:	add	r1, sp, #24
   5025c:	bl	156b8 <memcmp@plt>
   50260:	cmp	r0, #0
   50264:	beq	5028c <ftello64@plt+0x39d4c>
   50268:	ldrb	r3, [sp, #28]
   5026c:	tst	r3, #128	; 0x80
   50270:	beq	502a4 <ftello64@plt+0x39d64>
   50274:	tst	r3, #64	; 0x40
   50278:	asreq	r3, r3, #2
   5027c:	andne	r3, r3, #63	; 0x3f
   50280:	andeq	r3, r3, #15
   50284:	cmp	r3, #8
   50288:	bne	502a4 <ftello64@plt+0x39d64>
   5028c:	mov	r4, #1
   50290:	mov	r3, #0
   50294:	str	r3, [r7]
   50298:	mov	r0, r6
   5029c:	bl	520e8 <ftello64@plt+0x3bba8>
   502a0:	b	501a4 <ftello64@plt+0x39c64>
   502a4:	mov	r4, #0
   502a8:	b	50298 <ftello64@plt+0x39d58>
   502ac:	bl	15d48 <gpg_err_code_from_syserror@plt>
   502b0:	mov	r4, r6
   502b4:	uxth	r0, r0
   502b8:	str	r0, [r7]
   502bc:	b	501a4 <ftello64@plt+0x39c64>
   502c0:	ldr	r3, [r6, #56]	; 0x38
   502c4:	mov	r4, #0
   502c8:	str	r3, [r7]
   502cc:	b	50298 <ftello64@plt+0x39d58>
   502d0:	bl	15748 <__stack_chk_fail@plt>
   502d4:	andeq	ip, r6, ip, lsl #14
   502d8:	andeq	pc, r7, r8, lsl #15
   502dc:	push	{r4, r5, r6, r7, r8, lr}
   502e0:	mov	r5, r0
   502e4:	ldr	r7, [pc, #88]	; 50344 <ftello64@plt+0x39e04>
   502e8:	mov	r6, r1
   502ec:	b	50314 <ftello64@plt+0x39dd4>
   502f0:	bl	15e44 <strncasecmp@plt>
   502f4:	cmp	r0, #0
   502f8:	beq	5033c <ftello64@plt+0x39dfc>
   502fc:	ldrb	r0, [r5, r4]!
   50300:	cmp	r0, #124	; 0x7c
   50304:	ldrbeq	r0, [r5, #1]
   50308:	addeq	r5, r5, #1
   5030c:	cmp	r0, #0
   50310:	popeq	{r4, r5, r6, r7, r8, pc}
   50314:	mov	r1, r7
   50318:	mov	r0, r5
   5031c:	bl	15460 <strcspn@plt>
   50320:	mov	r1, r6
   50324:	subs	r4, r0, #0
   50328:	mov	r2, r4
   5032c:	mov	r0, r5
   50330:	bne	502f0 <ftello64@plt+0x39db0>
   50334:	mov	r0, r4
   50338:	pop	{r4, r5, r6, r7, r8, pc}
   5033c:	mov	r0, #1
   50340:	pop	{r4, r5, r6, r7, r8, pc}
   50344:	andeq	ip, r6, r0, asr #16
   50348:	push	{r4, r5, r6, lr}
   5034c:	sub	sp, sp, #32
   50350:	ldr	r4, [pc, #196]	; 5041c <ftello64@plt+0x39edc>
   50354:	cmp	r1, #0
   50358:	cmpne	r0, #0
   5035c:	ldr	r3, [r4]
   50360:	str	r3, [sp, #28]
   50364:	bne	50384 <ftello64@plt+0x39e44>
   50368:	mov	r0, #0
   5036c:	ldr	r2, [sp, #28]
   50370:	ldr	r3, [r4]
   50374:	cmp	r2, r3
   50378:	bne	50418 <ftello64@plt+0x39ed8>
   5037c:	add	sp, sp, #32
   50380:	pop	{r4, r5, r6, pc}
   50384:	mov	r5, r1
   50388:	add	r3, sp, #12
   5038c:	add	r2, sp, #8
   50390:	add	r1, sp, #4
   50394:	bl	4f9dc <ftello64@plt+0x3949c>
   50398:	subs	r6, r0, #0
   5039c:	beq	50368 <ftello64@plt+0x39e28>
   503a0:	mov	r0, r5
   503a4:	add	r3, sp, #24
   503a8:	add	r2, sp, #20
   503ac:	add	r1, sp, #16
   503b0:	bl	4f9dc <ftello64@plt+0x3949c>
   503b4:	cmp	r0, #0
   503b8:	beq	50368 <ftello64@plt+0x39e28>
   503bc:	ldr	r2, [sp, #4]
   503c0:	ldr	r3, [sp, #16]
   503c4:	cmp	r2, r3
   503c8:	ble	503d4 <ftello64@plt+0x39e94>
   503cc:	mov	r0, #1
   503d0:	b	5036c <ftello64@plt+0x39e2c>
   503d4:	bne	50368 <ftello64@plt+0x39e28>
   503d8:	ldr	r2, [sp, #8]
   503dc:	ldr	r3, [sp, #20]
   503e0:	cmp	r2, r3
   503e4:	bgt	503cc <ftello64@plt+0x39e8c>
   503e8:	bne	50368 <ftello64@plt+0x39e28>
   503ec:	ldr	r2, [sp, #12]
   503f0:	ldr	r3, [sp, #24]
   503f4:	cmp	r2, r3
   503f8:	bgt	503cc <ftello64@plt+0x39e8c>
   503fc:	bne	50368 <ftello64@plt+0x39e28>
   50400:	mov	r1, r0
   50404:	mov	r0, r6
   50408:	bl	15424 <strcmp@plt>
   5040c:	cmp	r0, #0
   50410:	bge	503cc <ftello64@plt+0x39e8c>
   50414:	b	50368 <ftello64@plt+0x39e28>
   50418:	bl	15748 <__stack_chk_fail@plt>
   5041c:	andeq	pc, r7, r8, lsl #15
   50420:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50424:	subs	r5, r0, #0
   50428:	mov	r7, r1
   5042c:	mov	r6, r2
   50430:	beq	505c8 <ftello64@plt+0x3a088>
   50434:	ldrb	r4, [r5]
   50438:	cmp	r4, #32
   5043c:	cmpne	r4, #9
   50440:	bne	50454 <ftello64@plt+0x39f14>
   50444:	ldrb	r4, [r5, #1]!
   50448:	cmp	r4, #9
   5044c:	cmpne	r4, #32
   50450:	beq	50444 <ftello64@plt+0x39f04>
   50454:	cmp	r4, #45	; 0x2d
   50458:	beq	50698 <ftello64@plt+0x3a158>
   5045c:	ldr	r1, [pc, #584]	; 506ac <ftello64@plt+0x3a16c>
   50460:	mov	r0, r5
   50464:	bl	15424 <strcmp@plt>
   50468:	cmp	r0, #0
   5046c:	beq	50484 <ftello64@plt+0x39f44>
   50470:	ldr	r1, [pc, #568]	; 506b0 <ftello64@plt+0x3a170>
   50474:	mov	r0, r5
   50478:	bl	15424 <strcmp@plt>
   5047c:	cmp	r0, #0
   50480:	bne	504e0 <ftello64@plt+0x39fa0>
   50484:	ldr	r0, [pc, #552]	; 506b4 <ftello64@plt+0x3a174>
   50488:	bl	4873c <ftello64@plt+0x321fc>
   5048c:	ldr	r2, [r6, #4]
   50490:	cmp	r2, #0
   50494:	beq	504c0 <ftello64@plt+0x39f80>
   50498:	ldr	r5, [pc, #536]	; 506b8 <ftello64@plt+0x3a178>
   5049c:	add	r4, r6, #8
   504a0:	ldr	r1, [r4, #-8]
   504a4:	mov	r6, r4
   504a8:	add	r4, r4, #8
   504ac:	mov	r0, r5
   504b0:	bl	4873c <ftello64@plt+0x321fc>
   504b4:	ldr	r2, [r4, #-4]
   504b8:	cmp	r2, #0
   504bc:	bne	504a0 <ftello64@plt+0x39f60>
   504c0:	ldr	r3, [r6]
   504c4:	cmp	r3, #77	; 0x4d
   504c8:	bne	50590 <ftello64@plt+0x3a050>
   504cc:	ldr	r0, [r7]
   504d0:	str	r0, [r7]
   504d4:	mov	r7, #0
   504d8:	mov	r0, r7
   504dc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   504e0:	sub	r4, r4, #48	; 0x30
   504e4:	cmp	r4, #9
   504e8:	bls	50598 <ftello64@plt+0x3a058>
   504ec:	mov	r0, r5
   504f0:	ldr	r1, [pc, #452]	; 506bc <ftello64@plt+0x3a17c>
   504f4:	bl	43a70 <ftello64@plt+0x2d530>
   504f8:	subs	r8, r0, #0
   504fc:	beq	50688 <ftello64@plt+0x3a148>
   50500:	ldr	fp, [r8]
   50504:	cmp	fp, #0
   50508:	beq	50690 <ftello64@plt+0x3a150>
   5050c:	ldr	r9, [pc, #428]	; 506c0 <ftello64@plt+0x3a180>
   50510:	mov	r4, r8
   50514:	mov	r5, #0
   50518:	b	50528 <ftello64@plt+0x39fe8>
   5051c:	ldr	fp, [r4, #4]!
   50520:	cmp	fp, #0
   50524:	beq	5057c <ftello64@plt+0x3a03c>
   50528:	ldrb	r3, [fp]
   5052c:	cmp	r3, #0
   50530:	beq	5051c <ftello64@plt+0x39fdc>
   50534:	ldr	r1, [r6, #4]
   50538:	cmp	r1, #0
   5053c:	beq	5062c <ftello64@plt+0x3a0ec>
   50540:	mov	sl, r6
   50544:	b	50558 <ftello64@plt+0x3a018>
   50548:	add	sl, sl, #8
   5054c:	ldr	r1, [sl, #4]
   50550:	cmp	r1, #0
   50554:	beq	5062c <ftello64@plt+0x3a0ec>
   50558:	mov	r0, fp
   5055c:	bl	15424 <strcmp@plt>
   50560:	cmp	r0, #0
   50564:	bne	50548 <ftello64@plt+0x3a008>
   50568:	ldr	fp, [r4, #4]!
   5056c:	ldr	r3, [sl]
   50570:	cmp	fp, #0
   50574:	orr	r5, r5, r3
   50578:	bne	50528 <ftello64@plt+0x39fe8>
   5057c:	mov	r0, r8
   50580:	bl	156a0 <gcry_free@plt>
   50584:	ldr	r0, [r7]
   50588:	orr	r0, r5, r0
   5058c:	b	504d0 <ftello64@plt+0x39f90>
   50590:	mov	r0, #0
   50594:	bl	15c1c <exit@plt>
   50598:	bl	15e20 <__errno_location@plt>
   5059c:	mov	r2, #0
   505a0:	mov	r1, r2
   505a4:	mov	r4, r0
   505a8:	mov	r0, r5
   505ac:	str	r2, [r4]
   505b0:	bl	15ca0 <strtoul@plt>
   505b4:	cmn	r0, #1
   505b8:	beq	5067c <ftello64@plt+0x3a13c>
   505bc:	ldr	r3, [r7]
   505c0:	orr	r0, r0, r3
   505c4:	b	504d0 <ftello64@plt+0x39f90>
   505c8:	cmp	r1, #0
   505cc:	beq	504d8 <ftello64@plt+0x39f98>
   505d0:	ldr	r0, [pc, #236]	; 506c4 <ftello64@plt+0x3a184>
   505d4:	bl	4873c <ftello64@plt+0x321fc>
   505d8:	ldr	r1, [r6, #4]
   505dc:	cmp	r1, #0
   505e0:	addne	r6, r6, #8
   505e4:	ldrne	r4, [pc, #220]	; 506c8 <ftello64@plt+0x3a188>
   505e8:	bne	50600 <ftello64@plt+0x3a0c0>
   505ec:	b	5061c <ftello64@plt+0x3a0dc>
   505f0:	add	r6, r6, #8
   505f4:	ldr	r1, [r6, #-4]
   505f8:	cmp	r1, #0
   505fc:	beq	5061c <ftello64@plt+0x3a0dc>
   50600:	ldr	r2, [r7]
   50604:	ldr	r3, [r6, #-8]
   50608:	tst	r2, r3
   5060c:	beq	505f0 <ftello64@plt+0x3a0b0>
   50610:	mov	r0, r4
   50614:	bl	489b4 <ftello64@plt+0x32474>
   50618:	b	505f0 <ftello64@plt+0x3a0b0>
   5061c:	ldr	r0, [pc, #168]	; 506cc <ftello64@plt+0x3a18c>
   50620:	bl	489b4 <ftello64@plt+0x32474>
   50624:	mov	r7, #0
   50628:	b	504d8 <ftello64@plt+0x39f98>
   5062c:	mov	r1, r9
   50630:	mov	r0, fp
   50634:	bl	15424 <strcmp@plt>
   50638:	cmp	r0, #0
   5063c:	streq	r0, [r7]
   50640:	moveq	r5, r0
   50644:	beq	5051c <ftello64@plt+0x39fdc>
   50648:	mov	r0, fp
   5064c:	ldr	r1, [pc, #124]	; 506d0 <ftello64@plt+0x3a190>
   50650:	bl	15424 <strcmp@plt>
   50654:	cmp	r0, #0
   50658:	mvneq	r5, #0
   5065c:	beq	5051c <ftello64@plt+0x39fdc>
   50660:	mov	r2, #5
   50664:	ldr	r1, [pc, #104]	; 506d4 <ftello64@plt+0x3a194>
   50668:	mov	r0, #0
   5066c:	bl	15718 <dcgettext@plt>
   50670:	ldr	r1, [r4]
   50674:	bl	4873c <ftello64@plt+0x321fc>
   50678:	b	5051c <ftello64@plt+0x39fdc>
   5067c:	ldr	r3, [r4]
   50680:	cmp	r3, #34	; 0x22
   50684:	bne	504d0 <ftello64@plt+0x39f90>
   50688:	mvn	r7, #0
   5068c:	b	504d8 <ftello64@plt+0x39f98>
   50690:	mov	r5, fp
   50694:	b	5057c <ftello64@plt+0x3a03c>
   50698:	bl	15e20 <__errno_location@plt>
   5069c:	mov	r3, #22
   506a0:	mvn	r7, #0
   506a4:	str	r3, [r0]
   506a8:	b	504d8 <ftello64@plt+0x39f98>
   506ac:	andeq	sl, r6, r0, ror r8
   506b0:			; <UNDEFINED> instruction: 0x0006b2b4
   506b4:	andeq	ip, r6, ip, asr r8
   506b8:	andeq	ip, r6, r4, ror r8
   506bc:	andeq	ip, r6, r0, lsl #17
   506c0:	andeq	pc, r5, ip, asr #28
   506c4:	andeq	ip, r6, r4, asr #16
   506c8:	andeq	r5, r6, ip, lsl #1
   506cc:	strdeq	ip, [r6], -r4
   506d0:	andeq	ip, r6, r4, lsl #17
   506d4:	andeq	ip, r6, r8, lsl #17
   506d8:	push	{r0, r1, r2, r3}
   506dc:	push	{r4, lr}
   506e0:	sub	sp, sp, #16
   506e4:	ldr	r4, [pc, #100]	; 50750 <ftello64@plt+0x3a210>
   506e8:	add	r3, sp, #28
   506ec:	mov	r2, r3
   506f0:	ldr	ip, [r4]
   506f4:	ldr	r1, [sp, #24]
   506f8:	add	r0, sp, #8
   506fc:	str	ip, [sp, #12]
   50700:	str	r3, [sp, #4]
   50704:	bl	15f10 <gpgrt_vasprintf@plt>
   50708:	cmp	r0, #0
   5070c:	blt	50734 <ftello64@plt+0x3a1f4>
   50710:	ldr	r2, [sp, #12]
   50714:	ldr	r3, [r4]
   50718:	ldr	r0, [sp, #8]
   5071c:	cmp	r2, r3
   50720:	bne	5074c <ftello64@plt+0x3a20c>
   50724:	add	sp, sp, #16
   50728:	pop	{r4, lr}
   5072c:	add	sp, sp, #16
   50730:	bx	lr
   50734:	bl	15e20 <__errno_location@plt>
   50738:	ldr	r0, [r0]
   5073c:	bl	15ae4 <strerror@plt>
   50740:	mov	r1, r0
   50744:	ldr	r0, [pc, #8]	; 50754 <ftello64@plt+0x3a214>
   50748:	bl	48824 <ftello64@plt+0x322e4>
   5074c:	bl	15748 <__stack_chk_fail@plt>
   50750:	andeq	pc, r7, r8, lsl #15
   50754:	andeq	ip, r6, ip, lsr #17
   50758:	push	{r0, r1, r2, r3}
   5075c:	push	{r4, lr}
   50760:	sub	sp, sp, #16
   50764:	ldr	r4, [pc, #76]	; 507b8 <ftello64@plt+0x3a278>
   50768:	add	r3, sp, #28
   5076c:	mov	r2, r3
   50770:	ldr	ip, [r4]
   50774:	ldr	r1, [sp, #24]
   50778:	add	r0, sp, #8
   5077c:	str	r3, [sp, #4]
   50780:	str	ip, [sp, #12]
   50784:	bl	15f10 <gpgrt_vasprintf@plt>
   50788:	ldr	r2, [sp, #12]
   5078c:	ldr	r3, [r4]
   50790:	cmp	r0, #0
   50794:	movlt	r0, #0
   50798:	ldrge	r0, [sp, #8]
   5079c:	cmp	r2, r3
   507a0:	bne	507b4 <ftello64@plt+0x3a274>
   507a4:	add	sp, sp, #16
   507a8:	pop	{r4, lr}
   507ac:	add	sp, sp, #16
   507b0:	bx	lr
   507b4:	bl	15748 <__stack_chk_fail@plt>
   507b8:	andeq	pc, r7, r8, lsl #15
   507bc:	push	{r4, lr}
   507c0:	mov	r4, r0
   507c4:	ldr	r0, [r0, #8]
   507c8:	cmp	r0, #0
   507cc:	beq	507e8 <ftello64@plt+0x3a2a8>
   507d0:	ldr	r1, [r4]
   507d4:	bl	499e8 <ftello64@plt+0x334a8>
   507d8:	ldr	r0, [r4, #8]
   507dc:	bl	156a0 <gcry_free@plt>
   507e0:	mov	r3, #0
   507e4:	str	r3, [r4, #8]
   507e8:	ldr	r0, [r4, #12]
   507ec:	bl	161a4 <gpg_err_set_errno@plt>
   507f0:	mov	r0, #0
   507f4:	pop	{r4, pc}
   507f8:	push	{r4, lr}
   507fc:	mov	r4, r0
   50800:	mov	r3, #0
   50804:	str	r1, [r0, #4]
   50808:	mov	r0, r1
   5080c:	str	r3, [r4]
   50810:	str	r3, [r4, #12]
   50814:	bl	15364 <gcry_malloc@plt>
   50818:	cmp	r0, #0
   5081c:	str	r0, [r4, #8]
   50820:	popne	{r4, pc}
   50824:	bl	15e20 <__errno_location@plt>
   50828:	ldr	r3, [r0]
   5082c:	str	r3, [r4, #12]
   50830:	pop	{r4, pc}
   50834:	push	{r4, lr}
   50838:	mov	r4, r0
   5083c:	mov	r3, #0
   50840:	str	r1, [r0, #4]
   50844:	mov	r0, r1
   50848:	str	r3, [r4]
   5084c:	str	r3, [r4, #12]
   50850:	bl	15a78 <gcry_malloc_secure@plt>
   50854:	cmp	r0, #0
   50858:	str	r0, [r4, #8]
   5085c:	popne	{r4, pc}
   50860:	bl	15e20 <__errno_location@plt>
   50864:	ldr	r3, [r0]
   50868:	str	r3, [r4, #12]
   5086c:	pop	{r4, pc}
   50870:	ldr	r3, [r0, #12]
   50874:	cmp	r3, #0
   50878:	bxne	lr
   5087c:	ldr	r2, [r0]
   50880:	cmp	r2, r1
   50884:	bhi	50890 <ftello64@plt+0x3a350>
   50888:	str	r3, [r0]
   5088c:	bx	lr
   50890:	ldr	r3, [r0, #8]
   50894:	sub	r2, r2, r1
   50898:	str	r2, [r0]
   5089c:	add	r1, r3, r1
   508a0:	mov	r0, r3
   508a4:	b	15508 <memmove@plt>
   508a8:	ldr	ip, [r0, #12]
   508ac:	clz	r3, r2
   508b0:	cmp	ip, #0
   508b4:	lsr	r3, r3, #5
   508b8:	movne	r3, #1
   508bc:	cmp	r3, #0
   508c0:	bxne	lr
   508c4:	ldr	r3, [r0]
   508c8:	push	{r4, r5, r6, lr}
   508cc:	mov	r6, r1
   508d0:	ldr	r1, [r0, #4]
   508d4:	mov	r5, r2
   508d8:	add	r2, r3, r2
   508dc:	cmp	r2, r1
   508e0:	mov	r4, r0
   508e4:	ldr	r0, [r0, #8]
   508e8:	bcc	5090c <ftello64@plt+0x3a3cc>
   508ec:	add	r3, r5, #1024	; 0x400
   508f0:	add	r1, r3, r1
   508f4:	str	r1, [r4, #4]
   508f8:	bl	15ff4 <gcry_realloc@plt>
   508fc:	cmp	r0, #0
   50900:	beq	5092c <ftello64@plt+0x3a3ec>
   50904:	ldr	r3, [r4]
   50908:	str	r0, [r4, #8]
   5090c:	mov	r2, r5
   50910:	mov	r1, r6
   50914:	add	r0, r0, r3
   50918:	bl	15610 <memcpy@plt>
   5091c:	ldr	r2, [r4]
   50920:	add	r5, r2, r5
   50924:	str	r5, [r4]
   50928:	pop	{r4, r5, r6, pc}
   5092c:	bl	15e20 <__errno_location@plt>
   50930:	ldr	r1, [r4]
   50934:	ldr	r3, [r0]
   50938:	ldr	r0, [r4, #8]
   5093c:	cmp	r3, #0
   50940:	moveq	r3, #12
   50944:	str	r3, [r4, #12]
   50948:	pop	{r4, r5, r6, lr}
   5094c:	b	499e8 <ftello64@plt+0x334a8>
   50950:	cmp	r1, #0
   50954:	beq	50968 <ftello64@plt+0x3a428>
   50958:	push	{r4, lr}
   5095c:	bl	508a8 <ftello64@plt+0x3a368>
   50960:	mov	r0, #0
   50964:	pop	{r4, pc}
   50968:	mov	r0, #0
   5096c:	bx	lr
   50970:	push	{r4, r5, r6, lr}
   50974:	mov	r5, r0
   50978:	mov	r0, r1
   5097c:	mov	r4, r1
   50980:	bl	15cb8 <strlen@plt>
   50984:	mov	r1, r4
   50988:	mov	r2, r0
   5098c:	mov	r0, r5
   50990:	pop	{r4, r5, r6, lr}
   50994:	b	508a8 <ftello64@plt+0x3a368>
   50998:	push	{r1, r2, r3}
   5099c:	push	{r4, r5, r6, lr}
   509a0:	mov	r5, r0
   509a4:	ldr	r4, [pc, #136]	; 50a34 <ftello64@plt+0x3a4f4>
   509a8:	sub	sp, sp, #20
   509ac:	add	r3, sp, #40	; 0x28
   509b0:	ldr	r0, [r4]
   509b4:	mov	r2, r3
   509b8:	str	r0, [sp, #12]
   509bc:	ldr	r1, [sp, #36]	; 0x24
   509c0:	add	r0, sp, #8
   509c4:	str	r3, [sp, #4]
   509c8:	bl	15f10 <gpgrt_vasprintf@plt>
   509cc:	cmp	r0, #0
   509d0:	blt	50a18 <ftello64@plt+0x3a4d8>
   509d4:	ldr	r6, [sp, #8]
   509d8:	mov	r0, r6
   509dc:	bl	15cb8 <strlen@plt>
   509e0:	mov	r1, r6
   509e4:	mov	r2, r0
   509e8:	mov	r0, r5
   509ec:	bl	508a8 <ftello64@plt+0x3a368>
   509f0:	ldr	r0, [sp, #8]
   509f4:	bl	156a0 <gcry_free@plt>
   509f8:	ldr	r2, [sp, #12]
   509fc:	ldr	r3, [r4]
   50a00:	cmp	r2, r3
   50a04:	bne	50a30 <ftello64@plt+0x3a4f0>
   50a08:	add	sp, sp, #20
   50a0c:	pop	{r4, r5, r6, lr}
   50a10:	add	sp, sp, #12
   50a14:	bx	lr
   50a18:	bl	15e20 <__errno_location@plt>
   50a1c:	ldr	r3, [r0]
   50a20:	cmp	r3, #0
   50a24:	moveq	r3, #12
   50a28:	str	r3, [r5, #12]
   50a2c:	b	509f8 <ftello64@plt+0x3a4b8>
   50a30:	bl	15748 <__stack_chk_fail@plt>
   50a34:	andeq	pc, r7, r8, lsl #15
   50a38:	ldr	r2, [r0, #12]
   50a3c:	mov	r3, r0
   50a40:	cmp	r2, #0
   50a44:	bne	50a6c <ftello64@plt+0x3a52c>
   50a48:	cmp	r1, #0
   50a4c:	ldr	r0, [r0, #8]
   50a50:	ldrne	r2, [r3]
   50a54:	strne	r2, [r1]
   50a58:	mov	r1, #0
   50a5c:	mov	r2, #12
   50a60:	str	r1, [r3, #8]
   50a64:	str	r2, [r3, #12]
   50a68:	bx	lr
   50a6c:	b	507bc <ftello64@plt+0x3a27c>
   50a70:	push	{r4, r5, r6, lr}
   50a74:	sub	sp, sp, #8
   50a78:	ldr	r6, [pc, #148]	; 50b14 <ftello64@plt+0x3a5d4>
   50a7c:	subs	r5, r1, #0
   50a80:	ldr	r3, [r6]
   50a84:	str	r3, [sp, #4]
   50a88:	beq	50af4 <ftello64@plt+0x3a5b4>
   50a8c:	ldr	r3, [r0, #12]
   50a90:	cmp	r3, #0
   50a94:	bne	50b04 <ftello64@plt+0x3a5c4>
   50a98:	ldr	r1, [r0]
   50a9c:	mov	r2, #12
   50aa0:	ldr	r4, [r0, #8]
   50aa4:	str	r1, [r5]
   50aa8:	str	r3, [r0, #8]
   50aac:	str	r2, [r0, #12]
   50ab0:	cmp	r4, #0
   50ab4:	beq	50ac4 <ftello64@plt+0x3a584>
   50ab8:	ldr	r1, [r5]
   50abc:	cmp	r1, #0
   50ac0:	bne	50ae0 <ftello64@plt+0x3a5a0>
   50ac4:	ldr	r2, [sp, #4]
   50ac8:	ldr	r3, [r6]
   50acc:	mov	r0, r4
   50ad0:	cmp	r2, r3
   50ad4:	bne	50b10 <ftello64@plt+0x3a5d0>
   50ad8:	add	sp, sp, #8
   50adc:	pop	{r4, r5, r6, pc}
   50ae0:	mov	r0, r4
   50ae4:	bl	15ff4 <gcry_realloc@plt>
   50ae8:	cmp	r0, #0
   50aec:	movne	r4, r0
   50af0:	b	50ac4 <ftello64@plt+0x3a584>
   50af4:	ldr	r3, [r0, #12]
   50af8:	mov	r5, sp
   50afc:	cmp	r3, #0
   50b00:	beq	50a98 <ftello64@plt+0x3a558>
   50b04:	bl	507bc <ftello64@plt+0x3a27c>
   50b08:	mov	r4, r0
   50b0c:	b	50ab0 <ftello64@plt+0x3a570>
   50b10:	bl	15748 <__stack_chk_fail@plt>
   50b14:	andeq	pc, r7, r8, lsl #15
   50b18:	mov	r3, r0
   50b1c:	ldr	r0, [r0, #12]
   50b20:	cmp	r0, #0
   50b24:	bne	50b3c <ftello64@plt+0x3a5fc>
   50b28:	cmp	r1, #0
   50b2c:	ldr	r0, [r3, #8]
   50b30:	ldrne	r3, [r3]
   50b34:	strne	r3, [r1]
   50b38:	bx	lr
   50b3c:	push	{r4, lr}
   50b40:	bl	161a4 <gpg_err_set_errno@plt>
   50b44:	mov	r0, #0
   50b48:	pop	{r4, pc}
   50b4c:	push	{r4, r5, r6, lr}
   50b50:	sub	sp, sp, #16
   50b54:	ldr	r5, [pc, #244]	; 50c50 <ftello64@plt+0x3a710>
   50b58:	ldr	r3, [r0]
   50b5c:	mov	r4, r0
   50b60:	ldr	r2, [r5]
   50b64:	cmp	r3, #3
   50b68:	str	r2, [sp, #12]
   50b6c:	beq	50bf8 <ftello64@plt+0x3a6b8>
   50b70:	cmp	r3, #2
   50b74:	bne	50c48 <ftello64@plt+0x3a708>
   50b78:	ldr	r6, [r0, #60]	; 0x3c
   50b7c:	cmp	r6, #0
   50b80:	beq	50c40 <ftello64@plt+0x3a700>
   50b84:	ldr	r2, [r0, #44]	; 0x2c
   50b88:	add	r3, sp, #8
   50b8c:	str	r3, [sp]
   50b90:	str	r2, [sp, #8]
   50b94:	ldr	r3, [r0, #48]	; 0x30
   50b98:	ldr	r2, [r0, #76]	; 0x4c
   50b9c:	mov	r1, #4
   50ba0:	ldr	r0, [r0, #64]	; 0x40
   50ba4:	blx	r6
   50ba8:	subs	r3, r0, #0
   50bac:	strne	r3, [r4, #56]	; 0x38
   50bb0:	beq	50bd8 <ftello64@plt+0x3a698>
   50bb4:	mov	r2, #0
   50bb8:	str	r2, [r4, #44]	; 0x2c
   50bbc:	ldr	r1, [sp, #12]
   50bc0:	ldr	r2, [r5]
   50bc4:	mov	r0, r3
   50bc8:	cmp	r1, r2
   50bcc:	bne	50c3c <ftello64@plt+0x3a6fc>
   50bd0:	add	sp, sp, #16
   50bd4:	pop	{r4, r5, r6, pc}
   50bd8:	ldr	r1, [r4, #44]	; 0x2c
   50bdc:	ldr	r2, [sp, #8]
   50be0:	cmp	r1, r2
   50be4:	beq	50bb4 <ftello64@plt+0x3a674>
   50be8:	ldr	r0, [pc, #100]	; 50c54 <ftello64@plt+0x3a714>
   50bec:	bl	4873c <ftello64@plt+0x321fc>
   50bf0:	mov	r3, #63	; 0x3f
   50bf4:	b	50bb4 <ftello64@plt+0x3a674>
   50bf8:	ldr	r3, [pc, #88]	; 50c58 <ftello64@plt+0x3a718>
   50bfc:	ldr	r1, [r0, #36]	; 0x24
   50c00:	ldr	r3, [r3]
   50c04:	add	r6, r1, #8192	; 0x2000
   50c08:	cmp	r3, #0
   50c0c:	bne	50c2c <ftello64@plt+0x3a6ec>
   50c10:	mov	r1, r6
   50c14:	ldr	r0, [r4, #48]	; 0x30
   50c18:	bl	15a90 <gcry_xrealloc@plt>
   50c1c:	str	r6, [r4, #36]	; 0x24
   50c20:	mov	r3, #0
   50c24:	str	r0, [r4, #48]	; 0x30
   50c28:	b	50bbc <ftello64@plt+0x3a67c>
   50c2c:	mov	r2, r6
   50c30:	ldr	r0, [pc, #36]	; 50c5c <ftello64@plt+0x3a71c>
   50c34:	bl	488ec <ftello64@plt+0x323ac>
   50c38:	b	50c10 <ftello64@plt+0x3a6d0>
   50c3c:	bl	15748 <__stack_chk_fail@plt>
   50c40:	ldr	r0, [pc, #24]	; 50c60 <ftello64@plt+0x3a720>
   50c44:	bl	488a8 <ftello64@plt+0x32368>
   50c48:	ldr	r0, [pc, #20]	; 50c64 <ftello64@plt+0x3a724>
   50c4c:	bl	488a8 <ftello64@plt+0x32368>
   50c50:	andeq	pc, r7, r8, lsl #15
   50c54:	andeq	ip, r6, r8, asr #20
   50c58:	andeq	r0, r8, ip, lsl pc
   50c5c:	andeq	ip, r6, r8, ror #19
   50c60:	andeq	ip, r6, ip, lsr #20
   50c64:	andeq	ip, r6, r0, lsl sl
   50c68:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   50c6c:	cmp	r1, #3
   50c70:	ldr	r8, [sp, #32]
   50c74:	mov	r6, r0
   50c78:	mov	r9, r3
   50c7c:	ldr	r5, [r0]
   50c80:	ldr	r4, [r8]
   50c84:	beq	50d3c <ftello64@plt+0x3a7fc>
   50c88:	cmp	r1, #4
   50c8c:	beq	50cb4 <ftello64@plt+0x3a774>
   50c90:	cmp	r1, #1
   50c94:	beq	50e08 <ftello64@plt+0x3a8c8>
   50c98:	cmp	r1, #5
   50c9c:	beq	50e54 <ftello64@plt+0x3a914>
   50ca0:	cmp	r1, #2
   50ca4:	movne	r7, #0
   50ca8:	beq	50da8 <ftello64@plt+0x3a868>
   50cac:	mov	r0, r7
   50cb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   50cb4:	cmp	r4, #0
   50cb8:	moveq	r7, r4
   50cbc:	beq	50d30 <ftello64@plt+0x3a7f0>
   50cc0:	mov	sl, r3
   50cc4:	mov	r2, r4
   50cc8:	mov	r1, sl
   50ccc:	mov	r0, r5
   50cd0:	bl	15f64 <write@plt>
   50cd4:	cmn	r0, #1
   50cd8:	beq	50cf8 <ftello64@plt+0x3a7b8>
   50cdc:	cmp	r0, #0
   50ce0:	ble	50cc4 <ftello64@plt+0x3a784>
   50ce4:	subs	r4, r4, r0
   50ce8:	add	sl, sl, r0
   50cec:	bne	50cc4 <ftello64@plt+0x3a784>
   50cf0:	mov	r7, r4
   50cf4:	b	50d2c <ftello64@plt+0x3a7ec>
   50cf8:	bl	15e20 <__errno_location@plt>
   50cfc:	ldr	r3, [r0]
   50d00:	cmp	r3, #4
   50d04:	beq	50cc4 <ftello64@plt+0x3a784>
   50d08:	bl	15d48 <gpg_err_code_from_syserror@plt>
   50d0c:	uxth	r7, r0
   50d10:	bl	15e20 <__errno_location@plt>
   50d14:	ldr	r0, [r0]
   50d18:	bl	15ae4 <strerror@plt>
   50d1c:	add	r1, r6, #20
   50d20:	mov	r2, r0
   50d24:	ldr	r0, [pc, #552]	; 50f54 <ftello64@plt+0x3aa14>
   50d28:	bl	487a0 <ftello64@plt+0x32260>
   50d2c:	sub	r4, sl, r9
   50d30:	str	r4, [r8]
   50d34:	mov	r0, r7
   50d38:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   50d3c:	cmp	r4, #0
   50d40:	beq	50f40 <ftello64@plt+0x3aa00>
   50d44:	ldr	r7, [r0, #12]
   50d48:	cmp	r7, #0
   50d4c:	movne	r3, #0
   50d50:	strne	r3, [r8]
   50d54:	mvnne	r7, #0
   50d58:	beq	50d74 <ftello64@plt+0x3a834>
   50d5c:	b	50cac <ftello64@plt+0x3a76c>
   50d60:	bl	15e20 <__errno_location@plt>
   50d64:	ldr	r3, [r0]
   50d68:	mov	sl, r0
   50d6c:	cmp	r3, #4
   50d70:	bne	50e20 <ftello64@plt+0x3a8e0>
   50d74:	mov	r2, r4
   50d78:	mov	r1, r9
   50d7c:	mov	r0, r5
   50d80:	bl	154b4 <read@plt>
   50d84:	cmn	r0, #1
   50d88:	beq	50d60 <ftello64@plt+0x3a820>
   50d8c:	cmp	r0, #0
   50d90:	mvneq	r7, #0
   50d94:	moveq	r3, #1
   50d98:	streq	r3, [r6, #12]
   50d9c:	str	r0, [r8]
   50da0:	mov	r0, r7
   50da4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   50da8:	cmp	r5, #1
   50dac:	bls	50df8 <ftello64@plt+0x3a8b8>
   50db0:	ldr	r7, [pc, #416]	; 50f58 <ftello64@plt+0x3aa18>
   50db4:	ldr	r3, [r7]
   50db8:	cmp	r3, #0
   50dbc:	bne	50edc <ftello64@plt+0x3a99c>
   50dc0:	ldr	r3, [r6, #4]
   50dc4:	cmp	r3, #0
   50dc8:	bne	50df8 <ftello64@plt+0x3a8b8>
   50dcc:	ldr	r3, [r6, #8]
   50dd0:	cmp	r3, #0
   50dd4:	beq	50e6c <ftello64@plt+0x3a92c>
   50dd8:	mov	r0, r5
   50ddc:	bl	16474 <close@plt>
   50de0:	ldr	r3, [r7]
   50de4:	cmp	r3, #0
   50de8:	beq	50df8 <ftello64@plt+0x3a8b8>
   50dec:	mov	r1, r5
   50df0:	ldr	r0, [pc, #356]	; 50f5c <ftello64@plt+0x3aa1c>
   50df4:	bl	488ec <ftello64@plt+0x323ac>
   50df8:	mov	r0, r6
   50dfc:	bl	156a0 <gcry_free@plt>
   50e00:	mov	r7, #0
   50e04:	b	50cac <ftello64@plt+0x3a76c>
   50e08:	mov	r7, #0
   50e0c:	str	r7, [r0, #12]
   50e10:	str	r7, [r0, #4]
   50e14:	str	r7, [r0, #8]
   50e18:	mov	r0, r7
   50e1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   50e20:	cmp	r3, #32
   50e24:	moveq	r0, #0
   50e28:	beq	50d9c <ftello64@plt+0x3a85c>
   50e2c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   50e30:	uxth	r7, r0
   50e34:	ldr	r0, [sl]
   50e38:	bl	15ae4 <strerror@plt>
   50e3c:	add	r1, r6, #20
   50e40:	mov	r2, r0
   50e44:	ldr	r0, [pc, #276]	; 50f60 <ftello64@plt+0x3aa20>
   50e48:	bl	487a0 <ftello64@plt+0x32260>
   50e4c:	mov	r0, #0
   50e50:	b	50d9c <ftello64@plt+0x3a85c>
   50e54:	mov	r2, r4
   50e58:	mov	r0, r3
   50e5c:	ldr	r1, [pc, #256]	; 50f64 <ftello64@plt+0x3aa24>
   50e60:	bl	42fac <ftello64@plt+0x2ca6c>
   50e64:	mov	r7, #0
   50e68:	b	50cac <ftello64@plt+0x3a76c>
   50e6c:	ldrb	r3, [r6, #20]
   50e70:	cmp	r3, #0
   50e74:	beq	50dd8 <ftello64@plt+0x3a898>
   50e78:	ldr	r9, [pc, #232]	; 50f68 <ftello64@plt+0x3aa28>
   50e7c:	add	r8, r6, #20
   50e80:	ldr	r4, [r9]
   50e84:	cmp	r4, #0
   50e88:	bne	50e9c <ftello64@plt+0x3a95c>
   50e8c:	b	50ef0 <ftello64@plt+0x3a9b0>
   50e90:	ldr	r4, [r4]
   50e94:	cmp	r4, #0
   50e98:	beq	50ef0 <ftello64@plt+0x3a9b0>
   50e9c:	ldr	r3, [r4, #4]
   50ea0:	cmn	r3, #1
   50ea4:	bne	50e90 <ftello64@plt+0x3a950>
   50ea8:	mov	r1, r8
   50eac:	add	r0, r4, #8
   50eb0:	bl	15424 <strcmp@plt>
   50eb4:	cmp	r0, #0
   50eb8:	bne	50e90 <ftello64@plt+0x3a950>
   50ebc:	ldr	r3, [r7]
   50ec0:	str	r5, [r4, #4]
   50ec4:	cmp	r3, #0
   50ec8:	beq	50df8 <ftello64@plt+0x3a8b8>
   50ecc:	mov	r1, r8
   50ed0:	ldr	r0, [pc, #148]	; 50f6c <ftello64@plt+0x3aa2c>
   50ed4:	bl	488ec <ftello64@plt+0x323ac>
   50ed8:	b	50df8 <ftello64@plt+0x3a8b8>
   50edc:	add	r1, r0, #20
   50ee0:	mov	r2, r5
   50ee4:	ldr	r0, [pc, #132]	; 50f70 <ftello64@plt+0x3aa30>
   50ee8:	bl	488ec <ftello64@plt+0x323ac>
   50eec:	b	50dc0 <ftello64@plt+0x3a880>
   50ef0:	ldr	r3, [r7]
   50ef4:	cmp	r3, #0
   50ef8:	bne	50f30 <ftello64@plt+0x3a9f0>
   50efc:	mov	r0, r8
   50f00:	bl	15cb8 <strlen@plt>
   50f04:	add	r1, r0, #12
   50f08:	mov	r0, #1
   50f0c:	bl	1633c <gcry_xcalloc@plt>
   50f10:	mov	r1, r8
   50f14:	mov	r4, r0
   50f18:	add	r0, r0, #8
   50f1c:	bl	15970 <strcpy@plt>
   50f20:	ldr	r3, [r9]
   50f24:	str	r4, [r9]
   50f28:	stm	r4, {r3, r5}
   50f2c:	b	50df8 <ftello64@plt+0x3a8b8>
   50f30:	mov	r1, r8
   50f34:	ldr	r0, [pc, #56]	; 50f74 <ftello64@plt+0x3aa34>
   50f38:	bl	488ec <ftello64@plt+0x323ac>
   50f3c:	b	50efc <ftello64@plt+0x3a9bc>
   50f40:	ldr	r3, [pc, #48]	; 50f78 <ftello64@plt+0x3aa38>
   50f44:	ldr	r2, [pc, #48]	; 50f7c <ftello64@plt+0x3aa3c>
   50f48:	ldr	r1, [pc, #48]	; 50f80 <ftello64@plt+0x3aa40>
   50f4c:	ldr	r0, [pc, #48]	; 50f84 <ftello64@plt+0x3aa44>
   50f50:	bl	16504 <__assert_fail@plt>
   50f54:	andeq	ip, r6, ip, lsr #22
   50f58:	andeq	r0, r8, ip, lsl pc
   50f5c:	andeq	ip, r6, r0, asr #21
   50f60:	andeq	ip, r6, r4, lsl #21
   50f64:	muleq	r6, r8, sl
   50f68:	strdeq	r0, [r8], -r4
   50f6c:	ldrdeq	ip, [r6], -ip	; <UNPREDICTABLE>
   50f70:	andeq	ip, r6, r8, lsr #21
   50f74:	andeq	ip, r6, r4, lsl #22
   50f78:	andeq	ip, r6, ip, asr #17
   50f7c:	andeq	r0, r0, r6, asr #3
   50f80:	andeq	ip, r6, ip, ror #20
   50f84:	andeq	sp, r6, ip, ror #5
   50f88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50f8c:	sub	sp, sp, #20
   50f90:	ldr	r6, [pc, #512]	; 51198 <ftello64@plt+0x3ac58>
   50f94:	ldr	r8, [sp, #56]	; 0x38
   50f98:	mov	fp, #0
   50f9c:	ldr	r2, [r6]
   50fa0:	cmp	r1, #3
   50fa4:	str	r2, [sp, #12]
   50fa8:	mov	r7, r0
   50fac:	mov	sl, r3
   50fb0:	ldr	r9, [r0]
   50fb4:	ldr	r2, [r8]
   50fb8:	str	fp, [sp, #4]
   50fbc:	beq	51084 <ftello64@plt+0x3ab44>
   50fc0:	cmp	r1, #4
   50fc4:	beq	51004 <ftello64@plt+0x3aac4>
   50fc8:	cmp	r1, #1
   50fcc:	streq	fp, [r0, #12]
   50fd0:	streq	fp, [r0, #8]
   50fd4:	beq	50fe8 <ftello64@plt+0x3aaa8>
   50fd8:	cmp	r1, #5
   50fdc:	beq	51104 <ftello64@plt+0x3abc4>
   50fe0:	cmp	r1, #2
   50fe4:	beq	51114 <ftello64@plt+0x3abd4>
   50fe8:	ldr	r2, [sp, #12]
   50fec:	ldr	r3, [r6]
   50ff0:	mov	r0, fp
   50ff4:	cmp	r2, r3
   50ff8:	bne	51180 <ftello64@plt+0x3ac40>
   50ffc:	add	sp, sp, #20
   51000:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51004:	cmp	r2, #0
   51008:	moveq	fp, r2
   5100c:	beq	5107c <ftello64@plt+0x3ab3c>
   51010:	mov	r4, fp
   51014:	mov	r5, r3
   51018:	str	r2, [sp, #4]
   5101c:	b	51038 <ftello64@plt+0x3aaf8>
   51020:	ldrd	r2, [sp, #4]
   51024:	sub	r2, r2, r3
   51028:	cmp	r2, #0
   5102c:	add	r5, r5, r3
   51030:	str	r2, [sp, #4]
   51034:	beq	51078 <ftello64@plt+0x3ab38>
   51038:	add	r3, sp, #8
   5103c:	mov	r1, r5
   51040:	mov	r0, r9
   51044:	str	r4, [sp, #8]
   51048:	bl	15394 <gpgrt_write@plt>
   5104c:	subs	fp, r0, #0
   51050:	beq	51020 <ftello64@plt+0x3aae0>
   51054:	bl	15d48 <gpg_err_code_from_syserror@plt>
   51058:	uxth	fp, r0
   5105c:	bl	15e20 <__errno_location@plt>
   51060:	ldr	r0, [r0]
   51064:	bl	15ae4 <strerror@plt>
   51068:	add	r1, r7, #20
   5106c:	mov	r2, r0
   51070:	ldr	r0, [pc, #292]	; 5119c <ftello64@plt+0x3ac5c>
   51074:	bl	487a0 <ftello64@plt+0x32260>
   51078:	sub	r2, r5, sl
   5107c:	str	r2, [r8]
   51080:	b	50fe8 <ftello64@plt+0x3aaa8>
   51084:	cmp	r2, fp
   51088:	beq	51184 <ftello64@plt+0x3ac44>
   5108c:	ldr	r3, [r0, #12]
   51090:	cmp	r3, #0
   51094:	strne	fp, [r8]
   51098:	mvnne	fp, #0
   5109c:	bne	50fe8 <ftello64@plt+0x3aaa8>
   510a0:	mov	r1, sl
   510a4:	mov	r0, r9
   510a8:	add	r3, sp, #4
   510ac:	bl	1564c <gpgrt_read@plt>
   510b0:	cmn	r0, #1
   510b4:	mov	fp, r0
   510b8:	beq	510d8 <ftello64@plt+0x3ab98>
   510bc:	ldr	r3, [sp, #4]
   510c0:	cmp	r3, #0
   510c4:	mvneq	fp, #0
   510c8:	moveq	r2, #1
   510cc:	streq	r2, [r7, #12]
   510d0:	str	r3, [r8]
   510d4:	b	50fe8 <ftello64@plt+0x3aaa8>
   510d8:	bl	15d48 <gpg_err_code_from_syserror@plt>
   510dc:	uxth	fp, r0
   510e0:	bl	15e20 <__errno_location@plt>
   510e4:	ldr	r0, [r0]
   510e8:	bl	15ae4 <strerror@plt>
   510ec:	add	r1, r7, #20
   510f0:	mov	r2, r0
   510f4:	ldr	r0, [pc, #164]	; 511a0 <ftello64@plt+0x3ac60>
   510f8:	bl	487a0 <ftello64@plt+0x32260>
   510fc:	ldr	r3, [sp, #4]
   51100:	b	510d0 <ftello64@plt+0x3ab90>
   51104:	mov	r0, r3
   51108:	ldr	r1, [pc, #148]	; 511a4 <ftello64@plt+0x3ac64>
   5110c:	bl	42fac <ftello64@plt+0x2ca6c>
   51110:	b	50fe8 <ftello64@plt+0x3aaa8>
   51114:	mov	r0, fp
   51118:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   5111c:	cmp	r9, r0
   51120:	beq	51150 <ftello64@plt+0x3ac10>
   51124:	mov	r0, #1
   51128:	bl	15bf8 <_gpgrt_get_std_stream@plt>
   5112c:	cmp	r9, r0
   51130:	beq	51150 <ftello64@plt+0x3ac10>
   51134:	ldr	r3, [pc, #108]	; 511a8 <ftello64@plt+0x3ac68>
   51138:	ldr	r3, [r3]
   5113c:	cmp	r3, #0
   51140:	bne	5116c <ftello64@plt+0x3ac2c>
   51144:	ldr	r3, [r7, #4]
   51148:	cmp	r3, #0
   5114c:	beq	51160 <ftello64@plt+0x3ac20>
   51150:	mov	r0, r7
   51154:	bl	156a0 <gcry_free@plt>
   51158:	mov	fp, #0
   5115c:	b	50fe8 <ftello64@plt+0x3aaa8>
   51160:	mov	r0, r9
   51164:	bl	15a0c <gpgrt_fclose@plt>
   51168:	b	51150 <ftello64@plt+0x3ac10>
   5116c:	mov	r2, r9
   51170:	add	r1, r7, #20
   51174:	ldr	r0, [pc, #48]	; 511ac <ftello64@plt+0x3ac6c>
   51178:	bl	488ec <ftello64@plt+0x323ac>
   5117c:	b	51144 <ftello64@plt+0x3ac04>
   51180:	bl	15748 <__stack_chk_fail@plt>
   51184:	ldr	r3, [pc, #36]	; 511b0 <ftello64@plt+0x3ac70>
   51188:	ldr	r2, [pc, #36]	; 511b4 <ftello64@plt+0x3ac74>
   5118c:	ldr	r1, [pc, #36]	; 511b8 <ftello64@plt+0x3ac78>
   51190:	ldr	r0, [pc, #36]	; 511bc <ftello64@plt+0x3ac7c>
   51194:	bl	16504 <__assert_fail@plt>
   51198:	andeq	pc, r7, r8, lsl #15
   5119c:	andeq	ip, r6, ip, lsr #22
   511a0:	andeq	ip, r6, r4, lsl #21
   511a4:	andeq	ip, r6, r4, asr #22
   511a8:	andeq	r0, r8, ip, lsl pc
   511ac:	andeq	ip, r6, r4, asr fp
   511b0:	ldrdeq	ip, [r6], -r8
   511b4:	andeq	r0, r0, r2, ror #4
   511b8:	andeq	ip, r6, ip, ror #20
   511bc:	andeq	sp, r6, ip, ror #5
   511c0:	push	{r4, r5, r6, lr}
   511c4:	sub	sp, sp, #16
   511c8:	ldr	r5, [pc, #108]	; 5123c <ftello64@plt+0x3acfc>
   511cc:	mov	r3, #32
   511d0:	cmp	r0, #0
   511d4:	ldr	r2, [r5]
   511d8:	mov	r4, r1
   511dc:	str	r2, [sp, #12]
   511e0:	str	r3, [sp, #8]
   511e4:	beq	5122c <ftello64@plt+0x3acec>
   511e8:	ldr	r6, [r0, #60]	; 0x3c
   511ec:	cmp	r6, #0
   511f0:	beq	5122c <ftello64@plt+0x3acec>
   511f4:	add	r3, sp, #8
   511f8:	str	r3, [sp]
   511fc:	mov	r2, #0
   51200:	mov	r3, r1
   51204:	ldr	r0, [r0, #64]	; 0x40
   51208:	mov	r1, #5
   5120c:	blx	r6
   51210:	ldr	r2, [sp, #12]
   51214:	ldr	r3, [r5]
   51218:	mov	r0, r4
   5121c:	cmp	r2, r3
   51220:	bne	51238 <ftello64@plt+0x3acf8>
   51224:	add	sp, sp, #16
   51228:	pop	{r4, r5, r6, pc}
   5122c:	mov	r3, #63	; 0x3f
   51230:	strh	r3, [r4]
   51234:	b	51210 <ftello64@plt+0x3acd0>
   51238:	bl	15748 <__stack_chk_fail@plt>
   5123c:	andeq	pc, r7, r8, lsl #15
   51240:	push	{r4, r5, r6, r7, r8, lr}
   51244:	sub	sp, sp, #56	; 0x38
   51248:	ldr	r8, [pc, #120]	; 512c8 <ftello64@plt+0x3ad88>
   5124c:	subs	r4, r0, #0
   51250:	ldr	r3, [r8]
   51254:	str	r3, [sp, #52]	; 0x34
   51258:	beq	512ac <ftello64@plt+0x3ad6c>
   5125c:	ldr	r7, [pc, #104]	; 512cc <ftello64@plt+0x3ad8c>
   51260:	add	r1, sp, #20
   51264:	mov	r0, r4
   51268:	ldr	r5, [r4, #80]	; 0x50
   5126c:	ldr	r6, [r4, #84]	; 0x54
   51270:	bl	511c0 <ftello64@plt+0x3ac80>
   51274:	ldr	r3, [r4, #44]	; 0x2c
   51278:	mov	r2, r6
   5127c:	str	r3, [sp, #8]
   51280:	ldr	r3, [r4, #40]	; 0x28
   51284:	mov	r1, r5
   51288:	str	r3, [sp, #4]
   5128c:	ldr	r3, [r4, #52]	; 0x34
   51290:	str	r3, [sp]
   51294:	mov	r3, r0
   51298:	mov	r0, r7
   5129c:	bl	488ec <ftello64@plt+0x323ac>
   512a0:	ldr	r4, [r4, #76]	; 0x4c
   512a4:	cmp	r4, #0
   512a8:	bne	51260 <ftello64@plt+0x3ad20>
   512ac:	ldr	r2, [sp, #52]	; 0x34
   512b0:	ldr	r3, [r8]
   512b4:	cmp	r2, r3
   512b8:	bne	512c4 <ftello64@plt+0x3ad84>
   512bc:	add	sp, sp, #56	; 0x38
   512c0:	pop	{r4, r5, r6, r7, r8, pc}
   512c4:	bl	15748 <__stack_chk_fail@plt>
   512c8:	andeq	pc, r7, r8, lsl #15
   512cc:	andeq	ip, r6, r8, ror #22
   512d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   512d4:	mov	r4, r0
   512d8:	ldr	r7, [pc, #1204]	; 51794 <ftello64@plt+0x3b254>
   512dc:	ldr	r6, [pc, #1204]	; 51798 <ftello64@plt+0x3b258>
   512e0:	sub	sp, sp, #24
   512e4:	ldr	r0, [r7]
   512e8:	ldr	r3, [r6]
   512ec:	cmp	r0, #0
   512f0:	mov	r9, r1
   512f4:	mov	r8, r2
   512f8:	str	r3, [sp, #20]
   512fc:	bne	51440 <ftello64@plt+0x3af00>
   51300:	ldr	r5, [r4]
   51304:	cmp	r5, #1
   51308:	beq	51608 <ftello64@plt+0x3b0c8>
   5130c:	cmp	r5, #0
   51310:	bne	51730 <ftello64@plt+0x3b1f0>
   51314:	ldr	r1, [r4, #40]	; 0x28
   51318:	ldr	r2, [r4, #44]	; 0x2c
   5131c:	cmp	r1, r2
   51320:	bhi	51748 <ftello64@plt+0x3b208>
   51324:	ldr	r0, [r4, #48]	; 0x30
   51328:	sub	r2, r2, r1
   5132c:	str	r2, [r4, #44]	; 0x2c
   51330:	add	r1, r0, r1
   51334:	bl	15508 <memmove@plt>
   51338:	ldr	r2, [r4, #44]	; 0x2c
   5133c:	str	r5, [r4, #40]	; 0x28
   51340:	cmp	r2, r8
   51344:	mov	r1, r2
   51348:	bcs	513c8 <ftello64@plt+0x3ae88>
   5134c:	ldr	r3, [r4, #52]	; 0x34
   51350:	cmp	r3, #0
   51354:	beq	513c8 <ftello64@plt+0x3ae88>
   51358:	ldr	r3, [r7]
   5135c:	cmp	r3, #0
   51360:	bne	51610 <ftello64@plt+0x3b0d0>
   51364:	cmp	r9, #0
   51368:	beq	51608 <ftello64@plt+0x3b0c8>
   5136c:	ldr	r5, [r4, #76]	; 0x4c
   51370:	cmp	r5, #0
   51374:	beq	5166c <ftello64@plt+0x3b12c>
   51378:	ldr	r3, [r7]
   5137c:	cmp	r3, #0
   51380:	bne	5169c <ftello64@plt+0x3b15c>
   51384:	ldr	r0, [r4, #48]	; 0x30
   51388:	bl	156a0 <gcry_free@plt>
   5138c:	ldr	r0, [r4, #72]	; 0x48
   51390:	bl	156a0 <gcry_free@plt>
   51394:	mov	r2, #88	; 0x58
   51398:	mov	r1, r5
   5139c:	mov	r0, r4
   513a0:	bl	15610 <memcpy@plt>
   513a4:	mov	r0, r5
   513a8:	bl	156a0 <gcry_free@plt>
   513ac:	ldr	r3, [r7]
   513b0:	cmp	r3, #0
   513b4:	beq	51608 <ftello64@plt+0x3b0c8>
   513b8:	mov	r0, r4
   513bc:	bl	51240 <ftello64@plt+0x3ad00>
   513c0:	mvn	r0, #0
   513c4:	b	51418 <ftello64@plt+0x3aed8>
   513c8:	cmp	r2, #0
   513cc:	bne	51430 <ftello64@plt+0x3aef0>
   513d0:	ldr	r0, [r4, #56]	; 0x38
   513d4:	cmp	r0, #0
   513d8:	bne	516fc <ftello64@plt+0x3b1bc>
   513dc:	ldr	r8, [r4, #60]	; 0x3c
   513e0:	cmp	r8, #0
   513e4:	beq	51608 <ftello64@plt+0x3b0c8>
   513e8:	ldr	r3, [r4, #52]	; 0x34
   513ec:	cmp	r3, #0
   513f0:	bne	51400 <ftello64@plt+0x3aec0>
   513f4:	ldr	r3, [r4, #56]	; 0x38
   513f8:	cmp	r3, #0
   513fc:	beq	51474 <ftello64@plt+0x3af34>
   51400:	cmp	r5, r1
   51404:	bcs	51608 <ftello64@plt+0x3b0c8>
   51408:	ldr	r3, [r4, #48]	; 0x30
   5140c:	add	r2, r5, #1
   51410:	str	r2, [r4, #40]	; 0x28
   51414:	ldrb	r0, [r3, r5]
   51418:	ldr	r2, [sp, #20]
   5141c:	ldr	r3, [r6]
   51420:	cmp	r2, r3
   51424:	bne	51744 <ftello64@plt+0x3b204>
   51428:	add	sp, sp, #24
   5142c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   51430:	ldr	r8, [r4, #60]	; 0x3c
   51434:	cmp	r8, #0
   51438:	beq	51400 <ftello64@plt+0x3aec0>
   5143c:	b	513e8 <ftello64@plt+0x3aea8>
   51440:	ldr	r0, [r4, #40]	; 0x28
   51444:	ldr	r3, [r4, #36]	; 0x24
   51448:	ldr	r2, [r4, #44]	; 0x2c
   5144c:	add	r1, r3, r0
   51450:	sub	r1, r1, r2
   51454:	sub	r2, r2, r0
   51458:	str	r1, [sp, #4]
   5145c:	str	r2, [sp]
   51460:	ldr	r0, [pc, #820]	; 5179c <ftello64@plt+0x3b25c>
   51464:	ldr	r2, [r4, #84]	; 0x54
   51468:	ldr	r1, [r4, #80]	; 0x50
   5146c:	bl	488ec <ftello64@plt+0x323ac>
   51470:	b	51300 <ftello64@plt+0x3adc0>
   51474:	ldr	r3, [r4, #36]	; 0x24
   51478:	ldr	r0, [r7]
   5147c:	sub	r3, r3, r2
   51480:	cmp	r0, #0
   51484:	str	r3, [sp, #12]
   51488:	bne	51624 <ftello64@plt+0x3b0e4>
   5148c:	cmp	r3, #0
   51490:	beq	51694 <ftello64@plt+0x3b154>
   51494:	ldr	r3, [r4, #48]	; 0x30
   51498:	add	r2, sp, #12
   5149c:	add	r3, r3, r1
   514a0:	str	r2, [sp]
   514a4:	mov	r1, #3
   514a8:	ldr	r2, [r4, #76]	; 0x4c
   514ac:	ldr	r0, [r4, #64]	; 0x40
   514b0:	blx	r8
   514b4:	ldr	r1, [r4, #44]	; 0x2c
   514b8:	ldr	r3, [sp, #12]
   514bc:	ldr	r2, [r7]
   514c0:	add	r1, r1, r3
   514c4:	cmp	r2, #0
   514c8:	str	r1, [r4, #44]	; 0x2c
   514cc:	mov	r5, r0
   514d0:	beq	51540 <ftello64@plt+0x3b000>
   514d4:	cmp	r0, #0
   514d8:	ldr	r8, [r4, #80]	; 0x50
   514dc:	ldr	sl, [r4, #84]	; 0x54
   514e0:	beq	51770 <ftello64@plt+0x3b230>
   514e4:	cmn	r0, #1
   514e8:	beq	516b0 <ftello64@plt+0x3b170>
   514ec:	bl	161e0 <gpg_strerror@plt>
   514f0:	ldr	r3, [sp, #12]
   514f4:	mov	r1, r8
   514f8:	str	r3, [sp, #4]
   514fc:	mov	r2, sl
   51500:	mov	r3, r5
   51504:	str	r0, [sp]
   51508:	ldr	r0, [pc, #656]	; 517a0 <ftello64@plt+0x3b260>
   5150c:	bl	488ec <ftello64@plt+0x323ac>
   51510:	ldr	r1, [r4, #44]	; 0x2c
   51514:	cmp	r1, #0
   51518:	str	r5, [r4, #56]	; 0x38
   5151c:	beq	51608 <ftello64@plt+0x3b0c8>
   51520:	ldr	r5, [r4, #40]	; 0x28
   51524:	cmp	r5, r1
   51528:	bls	51400 <ftello64@plt+0x3aec0>
   5152c:	ldr	r3, [pc, #624]	; 517a4 <ftello64@plt+0x3b264>
   51530:	ldr	r2, [pc, #624]	; 517a8 <ftello64@plt+0x3b268>
   51534:	ldr	r1, [pc, #624]	; 517ac <ftello64@plt+0x3b26c>
   51538:	ldr	r0, [pc, #624]	; 517b0 <ftello64@plt+0x3b270>
   5153c:	bl	16504 <__assert_fail@plt>
   51540:	cmn	r0, #1
   51544:	bne	51678 <ftello64@plt+0x3b138>
   51548:	mov	r3, #0
   5154c:	add	r2, sp, #16
   51550:	str	r2, [sp]
   51554:	str	r3, [sp, #16]
   51558:	ldr	r5, [r4, #60]	; 0x3c
   5155c:	ldr	r2, [r4, #76]	; 0x4c
   51560:	mov	r1, #2
   51564:	ldr	r0, [r4, #64]	; 0x40
   51568:	blx	r5
   5156c:	cmp	r0, #0
   51570:	bne	516d4 <ftello64@plt+0x3b194>
   51574:	ldr	r0, [r4, #64]	; 0x40
   51578:	cmp	r0, #0
   5157c:	beq	5158c <ftello64@plt+0x3b04c>
   51580:	ldr	r3, [r4, #68]	; 0x44
   51584:	cmp	r3, #0
   51588:	bne	516f4 <ftello64@plt+0x3b1b4>
   5158c:	mov	r3, #0
   51590:	mov	r2, #1
   51594:	cmp	r9, #0
   51598:	str	r3, [r4, #64]	; 0x40
   5159c:	str	r3, [r4, #60]	; 0x3c
   515a0:	str	r2, [r4, #52]	; 0x34
   515a4:	ldr	r1, [r4, #44]	; 0x2c
   515a8:	beq	51684 <ftello64@plt+0x3b144>
   515ac:	cmp	r1, r3
   515b0:	bne	51520 <ftello64@plt+0x3afe0>
   515b4:	ldr	r5, [r4, #76]	; 0x4c
   515b8:	cmp	r5, r3
   515bc:	beq	51608 <ftello64@plt+0x3b0c8>
   515c0:	ldr	r3, [r7]
   515c4:	cmp	r3, #0
   515c8:	bne	5175c <ftello64@plt+0x3b21c>
   515cc:	ldr	r0, [r4, #48]	; 0x30
   515d0:	bl	156a0 <gcry_free@plt>
   515d4:	ldr	r0, [r4, #72]	; 0x48
   515d8:	bl	156a0 <gcry_free@plt>
   515dc:	mov	r2, #88	; 0x58
   515e0:	mov	r1, r5
   515e4:	mov	r0, r4
   515e8:	bl	15610 <memcpy@plt>
   515ec:	mov	r0, r5
   515f0:	bl	156a0 <gcry_free@plt>
   515f4:	ldr	r3, [r7]
   515f8:	cmp	r3, #0
   515fc:	beq	51608 <ftello64@plt+0x3b0c8>
   51600:	mov	r0, r4
   51604:	bl	51240 <ftello64@plt+0x3ad00>
   51608:	mvn	r0, #0
   5160c:	b	51418 <ftello64@plt+0x3aed8>
   51610:	ldr	r2, [r4, #84]	; 0x54
   51614:	ldr	r1, [r4, #80]	; 0x50
   51618:	ldr	r0, [pc, #404]	; 517b4 <ftello64@plt+0x3b274>
   5161c:	bl	488ec <ftello64@plt+0x323ac>
   51620:	b	51364 <ftello64@plt+0x3ae24>
   51624:	ldr	r2, [r4, #84]	; 0x54
   51628:	ldr	r1, [r4, #80]	; 0x50
   5162c:	ldr	r0, [pc, #388]	; 517b8 <ftello64@plt+0x3b278>
   51630:	bl	488ec <ftello64@plt+0x323ac>
   51634:	ldr	r3, [sp, #12]
   51638:	cmp	r3, #0
   5163c:	bne	516e8 <ftello64@plt+0x3b1a8>
   51640:	ldr	r2, [r7]
   51644:	cmp	r2, #0
   51648:	beq	51690 <ftello64@plt+0x3b150>
   5164c:	ldr	r2, [pc, #360]	; 517bc <ftello64@plt+0x3b27c>
   51650:	ldr	r0, [pc, #328]	; 517a0 <ftello64@plt+0x3b260>
   51654:	strd	r2, [sp]
   51658:	ldr	r2, [r4, #84]	; 0x54
   5165c:	ldr	r1, [r4, #80]	; 0x50
   51660:	bl	488ec <ftello64@plt+0x323ac>
   51664:	ldr	r1, [r4, #44]	; 0x2c
   51668:	b	51520 <ftello64@plt+0x3afe0>
   5166c:	str	r5, [r4, #52]	; 0x34
   51670:	mvn	r0, #0
   51674:	b	51418 <ftello64@plt+0x3aed8>
   51678:	cmp	r0, #0
   5167c:	bne	51514 <ftello64@plt+0x3afd4>
   51680:	b	51520 <ftello64@plt+0x3afe0>
   51684:	cmp	r1, #0
   51688:	bne	51520 <ftello64@plt+0x3afe0>
   5168c:	b	51608 <ftello64@plt+0x3b0c8>
   51690:	ldr	r2, [r4, #44]	; 0x2c
   51694:	mov	r1, r2
   51698:	b	51520 <ftello64@plt+0x3afe0>
   5169c:	ldr	r2, [r4, #84]	; 0x54
   516a0:	ldr	r1, [r4, #80]	; 0x50
   516a4:	ldr	r0, [pc, #276]	; 517c0 <ftello64@plt+0x3b280>
   516a8:	bl	488ec <ftello64@plt+0x323ac>
   516ac:	b	51384 <ftello64@plt+0x3ae44>
   516b0:	ldr	r0, [pc, #268]	; 517c4 <ftello64@plt+0x3b284>
   516b4:	str	r3, [sp, #4]
   516b8:	str	r0, [sp]
   516bc:	mov	r3, r5
   516c0:	mov	r2, sl
   516c4:	mov	r1, r8
   516c8:	ldr	r0, [pc, #208]	; 517a0 <ftello64@plt+0x3b260>
   516cc:	bl	488ec <ftello64@plt+0x323ac>
   516d0:	b	51548 <ftello64@plt+0x3b008>
   516d4:	bl	161e0 <gpg_strerror@plt>
   516d8:	mov	r1, r0
   516dc:	ldr	r0, [pc, #228]	; 517c8 <ftello64@plt+0x3b288>
   516e0:	bl	487a0 <ftello64@plt+0x32260>
   516e4:	b	51574 <ftello64@plt+0x3b034>
   516e8:	ldr	r8, [r4, #60]	; 0x3c
   516ec:	ldr	r1, [r4, #44]	; 0x2c
   516f0:	b	51494 <ftello64@plt+0x3af54>
   516f4:	bl	156a0 <gcry_free@plt>
   516f8:	b	5158c <ftello64@plt+0x3b04c>
   516fc:	ldr	r3, [r7]
   51700:	cmp	r3, #0
   51704:	beq	51608 <ftello64@plt+0x3b0c8>
   51708:	ldr	r5, [r4, #80]	; 0x50
   5170c:	ldr	r4, [r4, #84]	; 0x54
   51710:	bl	161e0 <gpg_strerror@plt>
   51714:	mov	r2, r4
   51718:	mov	r1, r5
   5171c:	mov	r3, r0
   51720:	ldr	r0, [pc, #164]	; 517cc <ftello64@plt+0x3b28c>
   51724:	bl	488ec <ftello64@plt+0x323ac>
   51728:	mvn	r0, #0
   5172c:	b	51418 <ftello64@plt+0x3aed8>
   51730:	ldr	r3, [pc, #108]	; 517a4 <ftello64@plt+0x3b264>
   51734:	ldr	r2, [pc, #148]	; 517d0 <ftello64@plt+0x3b290>
   51738:	ldr	r1, [pc, #108]	; 517ac <ftello64@plt+0x3b26c>
   5173c:	ldr	r0, [pc, #144]	; 517d4 <ftello64@plt+0x3b294>
   51740:	bl	16504 <__assert_fail@plt>
   51744:	bl	15748 <__stack_chk_fail@plt>
   51748:	ldr	r3, [pc, #84]	; 517a4 <ftello64@plt+0x3b264>
   5174c:	ldr	r2, [pc, #132]	; 517d8 <ftello64@plt+0x3b298>
   51750:	ldr	r1, [pc, #84]	; 517ac <ftello64@plt+0x3b26c>
   51754:	ldr	r0, [pc, #84]	; 517b0 <ftello64@plt+0x3b270>
   51758:	bl	16504 <__assert_fail@plt>
   5175c:	ldr	r2, [r4, #84]	; 0x54
   51760:	ldr	r1, [r4, #80]	; 0x50
   51764:	ldr	r0, [pc, #112]	; 517dc <ftello64@plt+0x3b29c>
   51768:	bl	488ec <ftello64@plt+0x323ac>
   5176c:	b	515cc <ftello64@plt+0x3b08c>
   51770:	ldr	r0, [pc, #68]	; 517bc <ftello64@plt+0x3b27c>
   51774:	str	r3, [sp, #4]
   51778:	str	r0, [sp]
   5177c:	mov	r3, r5
   51780:	mov	r2, sl
   51784:	mov	r1, r8
   51788:	ldr	r0, [pc, #16]	; 517a0 <ftello64@plt+0x3b260>
   5178c:	bl	488ec <ftello64@plt+0x323ac>
   51790:	b	51664 <ftello64@plt+0x3b124>
   51794:	andeq	r0, r8, ip, lsl pc
   51798:	andeq	pc, r7, r8, lsl #15
   5179c:	andeq	ip, r6, r0, lsr #23
   517a0:	andeq	ip, r6, r0, ror #25
   517a4:	andeq	ip, r6, r8, ror #17
   517a8:	andeq	r0, r0, r4, ror r7
   517ac:	andeq	ip, r6, ip, ror #20
   517b0:	andeq	ip, r6, ip, lsl #24
   517b4:	andeq	ip, r6, r4, lsr #24
   517b8:			; <UNDEFINED> instruction: 0x0006ccb0
   517bc:	andeq	ip, r6, r0, lsr #26
   517c0:	andeq	ip, r6, r0, asr ip
   517c4:	andeq	ip, r6, ip, ror sp
   517c8:	andeq	ip, r6, r4, lsr #26
   517cc:	andeq	ip, r6, r4, lsl #25
   517d0:	andeq	r0, r0, pc, ror #13
   517d4:	strdeq	ip, [r6], -r4
   517d8:	strdeq	r0, [r0], -r4
   517dc:	andeq	ip, r6, r0, asr #26
   517e0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   517e4:	subs	r7, r0, #0
   517e8:	beq	518a8 <ftello64@plt+0x3b368>
   517ec:	ldr	r8, [pc, #200]	; 518bc <ftello64@plt+0x3b37c>
   517f0:	ldr	r3, [r8]
   517f4:	cmp	r3, #0
   517f8:	bne	51880 <ftello64@plt+0x3b340>
   517fc:	ldr	r3, [pc, #188]	; 518c0 <ftello64@plt+0x3b380>
   51800:	ldr	r4, [r3]
   51804:	cmp	r4, #0
   51808:	beq	5189c <ftello64@plt+0x3b35c>
   5180c:	ldr	sl, [pc, #176]	; 518c4 <ftello64@plt+0x3b384>
   51810:	mov	fp, #0
   51814:	mvn	r9, #0
   51818:	ldr	r5, [r4, #4]
   5181c:	cmn	r5, #1
   51820:	beq	51858 <ftello64@plt+0x3b318>
   51824:	add	r6, r4, #8
   51828:	mov	r0, r6
   5182c:	mov	r1, r7
   51830:	bl	15424 <strcmp@plt>
   51834:	cmp	r0, #0
   51838:	bne	51858 <ftello64@plt+0x3b318>
   5183c:	ldr	r3, [r8]
   51840:	cmp	r3, #0
   51844:	bne	5186c <ftello64@plt+0x3b32c>
   51848:	mov	r0, r5
   5184c:	bl	16474 <close@plt>
   51850:	str	r9, [r4, #4]
   51854:	mov	fp, r0
   51858:	ldr	r4, [r4]
   5185c:	cmp	r4, #0
   51860:	bne	51818 <ftello64@plt+0x3b2d8>
   51864:	mov	r0, fp
   51868:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5186c:	mov	r1, r6
   51870:	mov	r0, sl
   51874:	bl	488ec <ftello64@plt+0x323ac>
   51878:	ldr	r5, [r4, #4]
   5187c:	b	51848 <ftello64@plt+0x3b308>
   51880:	mov	r1, r7
   51884:	ldr	r0, [pc, #60]	; 518c8 <ftello64@plt+0x3b388>
   51888:	bl	488ec <ftello64@plt+0x323ac>
   5188c:	ldr	r3, [pc, #44]	; 518c0 <ftello64@plt+0x3b380>
   51890:	ldr	r4, [r3]
   51894:	cmp	r4, #0
   51898:	bne	5180c <ftello64@plt+0x3b2cc>
   5189c:	mov	fp, r4
   518a0:	mov	r0, fp
   518a4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   518a8:	ldr	r3, [pc, #28]	; 518cc <ftello64@plt+0x3b38c>
   518ac:	mov	r2, #204	; 0xcc
   518b0:	ldr	r1, [pc, #24]	; 518d0 <ftello64@plt+0x3b390>
   518b4:	ldr	r0, [pc, #24]	; 518d4 <ftello64@plt+0x3b394>
   518b8:	bl	16504 <__assert_fail@plt>
   518bc:	andeq	r0, r8, ip, lsl pc
   518c0:	strdeq	r0, [r8], -r4
   518c4:	andeq	ip, r6, r4, lsr #27
   518c8:	andeq	ip, r6, r8, lsl #27
   518cc:	strdeq	ip, [r6], -ip	; <UNPREDICTABLE>
   518d0:	andeq	ip, r6, ip, ror #20
   518d4:	andeq	ip, r6, r0, lsl #27
   518d8:	ldr	r3, [pc, #140]	; 5196c <ftello64@plt+0x3b42c>
   518dc:	push	{r4, r5, r6, lr}
   518e0:	cmp	r2, #0
   518e4:	mov	r6, r1
   518e8:	mov	r5, r0
   518ec:	mov	r0, r1
   518f0:	mov	r1, #43	; 0x2b
   518f4:	movne	r4, #384	; 0x180
   518f8:	moveq	r4, r3
   518fc:	bl	15d24 <strchr@plt>
   51900:	cmp	r0, #0
   51904:	beq	5192c <ftello64@plt+0x3b3ec>
   51908:	mov	r0, r5
   5190c:	bl	517e0 <ftello64@plt+0x3b2a0>
   51910:	cmp	r0, #0
   51914:	moveq	r1, #2
   51918:	bne	51964 <ftello64@plt+0x3b424>
   5191c:	mov	r2, r4
   51920:	mov	r0, r5
   51924:	pop	{r4, r5, r6, lr}
   51928:	b	15a60 <open64@plt>
   5192c:	mov	r1, #119	; 0x77
   51930:	mov	r0, r6
   51934:	bl	15d24 <strchr@plt>
   51938:	subs	r1, r0, #0
   5193c:	beq	5191c <ftello64@plt+0x3b3dc>
   51940:	mov	r0, r5
   51944:	bl	517e0 <ftello64@plt+0x3b2a0>
   51948:	cmp	r0, #0
   5194c:	bne	51964 <ftello64@plt+0x3b424>
   51950:	mov	r2, r4
   51954:	mov	r0, r5
   51958:	ldr	r1, [pc, #16]	; 51970 <ftello64@plt+0x3b430>
   5195c:	pop	{r4, r5, r6, lr}
   51960:	b	15a60 <open64@plt>
   51964:	mvn	r0, #0
   51968:	pop	{r4, r5, r6, pc}
   5196c:			; <UNDEFINED> instruction: 0x000001b6
   51970:	andeq	r0, r0, r1, asr #4
   51974:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51978:	sub	sp, sp, #52	; 0x34
   5197c:	ldr	r9, [pc, #564]	; 51bb8 <ftello64@plt+0x3b678>
   51980:	cmp	r1, #2
   51984:	mov	r5, r0
   51988:	ldr	ip, [r9]
   5198c:	mov	r4, r2
   51990:	mov	r6, r3
   51994:	str	ip, [sp, #44]	; 0x2c
   51998:	beq	51ae8 <ftello64@plt+0x3b5a8>
   5199c:	cmp	r1, #3
   519a0:	beq	51a80 <ftello64@plt+0x3b540>
   519a4:	cmp	r1, #4
   519a8:	bne	51ac8 <ftello64@plt+0x3b588>
   519ac:	ldr	sl, [pc, #520]	; 51bbc <ftello64@plt+0x3b67c>
   519b0:	orrs	r3, r0, r2
   519b4:	moveq	r3, #1
   519b8:	ldr	r2, [sl]
   519bc:	movne	r3, #0
   519c0:	cmp	r6, #0
   519c4:	movne	r4, r3
   519c8:	moveq	r4, #0
   519cc:	cmp	r2, #0
   519d0:	beq	51b2c <ftello64@plt+0x3b5ec>
   519d4:	cmp	r6, #0
   519d8:	beq	51b84 <ftello64@plt+0x3b644>
   519dc:	mov	r1, r6
   519e0:	ldr	r0, [pc, #472]	; 51bc0 <ftello64@plt+0x3b680>
   519e4:	bl	488ec <ftello64@plt+0x323ac>
   519e8:	cmp	r4, #0
   519ec:	beq	51ac8 <ftello64@plt+0x3b588>
   519f0:	ldr	r3, [sl]
   519f4:	cmp	r3, #0
   519f8:	beq	51a08 <ftello64@plt+0x3b4c8>
   519fc:	mov	r1, r6
   51a00:	ldr	r0, [pc, #444]	; 51bc4 <ftello64@plt+0x3b684>
   51a04:	bl	488ec <ftello64@plt+0x323ac>
   51a08:	ldr	r3, [pc, #440]	; 51bc8 <ftello64@plt+0x3b688>
   51a0c:	ldr	r4, [r3]
   51a10:	cmp	r4, #0
   51a14:	beq	51ba4 <ftello64@plt+0x3b664>
   51a18:	ldr	fp, [pc, #428]	; 51bcc <ftello64@plt+0x3b68c>
   51a1c:	mov	r8, #0
   51a20:	b	51a3c <ftello64@plt+0x3b4fc>
   51a24:	mov	r0, r5
   51a28:	bl	153dc <fsync@plt>
   51a2c:	mov	r8, r0
   51a30:	ldr	r4, [r4]
   51a34:	cmp	r4, #0
   51a38:	beq	51acc <ftello64@plt+0x3b58c>
   51a3c:	ldr	r5, [r4, #4]
   51a40:	cmn	r5, #1
   51a44:	beq	51a30 <ftello64@plt+0x3b4f0>
   51a48:	add	r7, r4, #8
   51a4c:	mov	r0, r7
   51a50:	mov	r1, r6
   51a54:	bl	15424 <strcmp@plt>
   51a58:	cmp	r0, #0
   51a5c:	bne	51a30 <ftello64@plt+0x3b4f0>
   51a60:	ldr	r3, [sl]
   51a64:	cmp	r3, #0
   51a68:	beq	51a24 <ftello64@plt+0x3b4e4>
   51a6c:	mov	r1, r7
   51a70:	mov	r0, fp
   51a74:	bl	488ec <ftello64@plt+0x323ac>
   51a78:	ldr	r5, [r4, #4]
   51a7c:	b	51a24 <ftello64@plt+0x3b4e4>
   51a80:	ldr	r3, [pc, #308]	; 51bbc <ftello64@plt+0x3b67c>
   51a84:	ldr	r3, [r3]
   51a88:	cmp	r3, #0
   51a8c:	bne	51b50 <ftello64@plt+0x3b610>
   51a90:	cmp	r5, #0
   51a94:	beq	51ac8 <ftello64@plt+0x3b588>
   51a98:	ldr	r2, [r5, #76]	; 0x4c
   51a9c:	cmp	r2, #0
   51aa0:	bne	51aac <ftello64@plt+0x3b56c>
   51aa4:	b	51bac <ftello64@plt+0x3b66c>
   51aa8:	mov	r2, r3
   51aac:	ldr	r3, [r2, #76]	; 0x4c
   51ab0:	cmp	r3, #0
   51ab4:	bne	51aa8 <ftello64@plt+0x3b568>
   51ab8:	ldr	r3, [pc, #272]	; 51bd0 <ftello64@plt+0x3b690>
   51abc:	ldr	r1, [r2, #60]	; 0x3c
   51ac0:	cmp	r1, r3
   51ac4:	beq	51b94 <ftello64@plt+0x3b654>
   51ac8:	mvn	r8, #0
   51acc:	ldr	r2, [sp, #44]	; 0x2c
   51ad0:	ldr	r3, [r9]
   51ad4:	mov	r0, r8
   51ad8:	cmp	r2, r3
   51adc:	bne	51bb4 <ftello64@plt+0x3b674>
   51ae0:	add	sp, sp, #52	; 0x34
   51ae4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51ae8:	ldr	r3, [pc, #204]	; 51bbc <ftello64@plt+0x3b67c>
   51aec:	ldr	r3, [r3]
   51af0:	cmp	r3, #0
   51af4:	bne	51b38 <ftello64@plt+0x3b5f8>
   51af8:	orrs	r3, r5, r4
   51afc:	moveq	r3, #1
   51b00:	movne	r3, #0
   51b04:	cmp	r6, #0
   51b08:	moveq	r3, #0
   51b0c:	cmp	r3, #0
   51b10:	beq	51ac8 <ftello64@plt+0x3b588>
   51b14:	mov	r0, r6
   51b18:	bl	517e0 <ftello64@plt+0x3b2a0>
   51b1c:	adds	r0, r0, #0
   51b20:	movne	r0, #1
   51b24:	rsb	r8, r0, #0
   51b28:	b	51acc <ftello64@plt+0x3b58c>
   51b2c:	cmp	r4, #0
   51b30:	bne	51a08 <ftello64@plt+0x3b4c8>
   51b34:	b	51ac8 <ftello64@plt+0x3b588>
   51b38:	cmp	r6, #0
   51b3c:	ldr	r1, [pc, #144]	; 51bd4 <ftello64@plt+0x3b694>
   51b40:	ldr	r0, [pc, #144]	; 51bd8 <ftello64@plt+0x3b698>
   51b44:	movne	r1, r6
   51b48:	bl	488ec <ftello64@plt+0x323ac>
   51b4c:	b	51af8 <ftello64@plt+0x3b5b8>
   51b50:	cmp	r0, #0
   51b54:	mvneq	r6, #0
   51b58:	add	r1, sp, #12
   51b5c:	ldrdne	r6, [r0, #80]	; 0x50
   51b60:	moveq	r7, r6
   51b64:	bl	511c0 <ftello64@plt+0x3ac80>
   51b68:	str	r4, [sp]
   51b6c:	mov	r2, r7
   51b70:	mov	r1, r6
   51b74:	mov	r3, r0
   51b78:	ldr	r0, [pc, #92]	; 51bdc <ftello64@plt+0x3b69c>
   51b7c:	bl	488ec <ftello64@plt+0x323ac>
   51b80:	b	51a90 <ftello64@plt+0x3b550>
   51b84:	ldr	r1, [pc, #84]	; 51be0 <ftello64@plt+0x3b6a0>
   51b88:	ldr	r0, [pc, #48]	; 51bc0 <ftello64@plt+0x3b680>
   51b8c:	bl	488ec <ftello64@plt+0x323ac>
   51b90:	b	51ac8 <ftello64@plt+0x3b588>
   51b94:	ldr	r3, [r2, #64]	; 0x40
   51b98:	mov	r8, #0
   51b9c:	str	r4, [r3, #8]
   51ba0:	b	51acc <ftello64@plt+0x3b58c>
   51ba4:	mov	r8, r4
   51ba8:	b	51acc <ftello64@plt+0x3b58c>
   51bac:	mov	r2, r5
   51bb0:	b	51ab8 <ftello64@plt+0x3b578>
   51bb4:	bl	15748 <__stack_chk_fail@plt>
   51bb8:	andeq	pc, r7, r8, lsl #15
   51bbc:	andeq	r0, r8, ip, lsl pc
   51bc0:	andeq	ip, r6, ip, lsl #28
   51bc4:	andeq	ip, r6, ip, lsr #28
   51bc8:	strdeq	r0, [r8], -r4
   51bcc:	andeq	ip, r6, r8, asr #28
   51bd0:	andeq	r0, r5, r8, ror #24
   51bd4:	andeq	sl, r6, r0, ror r8
   51bd8:	andeq	ip, r6, r0, asr #27
   51bdc:	andeq	ip, r6, r4, ror #27
   51be0:	andeq	ip, r6, r4, ror #28
   51be4:	cmp	r0, #0
   51be8:	bxeq	lr
   51bec:	ldr	r2, [r0, #76]	; 0x4c
   51bf0:	cmp	r2, #0
   51bf4:	bne	51c00 <ftello64@plt+0x3b6c0>
   51bf8:	b	51c24 <ftello64@plt+0x3b6e4>
   51bfc:	mov	r2, r3
   51c00:	ldr	r3, [r2, #76]	; 0x4c
   51c04:	cmp	r3, #0
   51c08:	bne	51bfc <ftello64@plt+0x3b6bc>
   51c0c:	ldr	r3, [pc, #48]	; 51c44 <ftello64@plt+0x3b704>
   51c10:	ldr	r1, [r2, #60]	; 0x3c
   51c14:	cmp	r1, r3
   51c18:	beq	51c2c <ftello64@plt+0x3b6ec>
   51c1c:	mov	r0, #0
   51c20:	bx	lr
   51c24:	mov	r2, r0
   51c28:	b	51c0c <ftello64@plt+0x3b6cc>
   51c2c:	ldr	r0, [r2, #64]	; 0x40
   51c30:	ldr	r3, [r0, #16]
   51c34:	cmp	r3, #0
   51c38:	bne	51c1c <ftello64@plt+0x3b6dc>
   51c3c:	add	r0, r0, #20
   51c40:	bx	lr
   51c44:	andeq	r0, r5, r8, ror #24
   51c48:	ldr	r3, [pc, #32]	; 51c70 <ftello64@plt+0x3b730>
   51c4c:	ldr	r3, [r3]
   51c50:	cmp	r3, #0
   51c54:	beq	51c68 <ftello64@plt+0x3b728>
   51c58:	push	{r4, lr}
   51c5c:	bl	51240 <ftello64@plt+0x3ad00>
   51c60:	mov	r0, #0
   51c64:	pop	{r4, pc}
   51c68:	mov	r0, #0
   51c6c:	bx	lr
   51c70:	andeq	r0, r8, ip, lsl pc
   51c74:	cmp	r0, #3
   51c78:	push	{r4, r5, r6, lr}
   51c7c:	bhi	51cdc <ftello64@plt+0x3b79c>
   51c80:	cmp	r1, #0
   51c84:	mov	r5, r1
   51c88:	beq	51cf0 <ftello64@plt+0x3b7b0>
   51c8c:	mov	r6, r0
   51c90:	mov	r1, #88	; 0x58
   51c94:	mov	r0, #1
   51c98:	bl	1633c <gcry_xcalloc@plt>
   51c9c:	mov	r4, r0
   51ca0:	mov	r0, r5
   51ca4:	str	r6, [r4]
   51ca8:	bl	152e0 <gcry_xmalloc@plt>
   51cac:	ldr	r1, [pc, #68]	; 51cf8 <ftello64@plt+0x3b7b8>
   51cb0:	mov	r2, #0
   51cb4:	str	r5, [r4, #36]	; 0x24
   51cb8:	ldr	r3, [r1, #4]
   51cbc:	str	r2, [r4, #84]	; 0x54
   51cc0:	add	r3, r3, #1
   51cc4:	str	r3, [r1, #4]
   51cc8:	str	r3, [r4, #80]	; 0x50
   51ccc:	str	r2, [r4, #72]	; 0x48
   51cd0:	str	r0, [r4, #48]	; 0x30
   51cd4:	mov	r0, r4
   51cd8:	pop	{r4, r5, r6, pc}
   51cdc:	ldr	r3, [pc, #24]	; 51cfc <ftello64@plt+0x3b7bc>
   51ce0:	mov	r2, #1104	; 0x450
   51ce4:	ldr	r1, [pc, #20]	; 51d00 <ftello64@plt+0x3b7c0>
   51ce8:	ldr	r0, [pc, #20]	; 51d04 <ftello64@plt+0x3b7c4>
   51cec:	bl	16504 <__assert_fail@plt>
   51cf0:	ldr	r0, [pc, #16]	; 51d08 <ftello64@plt+0x3b7c8>
   51cf4:	bl	488a8 <ftello64@plt+0x32368>
   51cf8:	strdeq	r0, [r8], -r4
   51cfc:	andeq	ip, r6, r0, lsl r9
   51d00:	andeq	ip, r6, ip, ror #20
   51d04:	andeq	ip, r6, ip, ror #28
   51d08:	ldrdeq	ip, [r6], -r0
   51d0c:	mov	r3, r1
   51d10:	push	{r4, r5, r6, r7, r8, lr}
   51d14:	mov	r1, #119	; 0x77
   51d18:	sub	sp, sp, #8
   51d1c:	mov	r6, r0
   51d20:	mov	r0, r3
   51d24:	mov	r7, r2
   51d28:	bl	15d24 <strchr@plt>
   51d2c:	mov	r1, #8192	; 0x2000
   51d30:	cmp	r0, #0
   51d34:	movne	r0, #2
   51d38:	moveq	r0, #0
   51d3c:	bl	51c74 <ftello64@plt+0x3b734>
   51d40:	mov	r5, r0
   51d44:	mov	r0, #44	; 0x2c
   51d48:	bl	152e0 <gcry_xmalloc@plt>
   51d4c:	mov	ip, #1
   51d50:	mov	r1, ip
   51d54:	ldr	r3, [pc, #144]	; 51dec <ftello64@plt+0x3b8ac>
   51d58:	mvn	r2, #0
   51d5c:	str	r6, [sp]
   51d60:	mov	r4, r0
   51d64:	add	r8, r0, #20
   51d68:	mov	r0, r8
   51d6c:	str	r6, [r4]
   51d70:	str	r7, [r4, #4]
   51d74:	str	ip, [r4, #16]
   51d78:	bl	15e50 <__sprintf_chk@plt>
   51d7c:	ldr	r1, [pc, #108]	; 51df0 <ftello64@plt+0x3b8b0>
   51d80:	mov	r3, #0
   51d84:	ldr	r2, [pc, #104]	; 51df4 <ftello64@plt+0x3b8b4>
   51d88:	ldr	r1, [r1]
   51d8c:	str	r4, [r5, #64]	; 0x40
   51d90:	cmp	r1, r3
   51d94:	str	r2, [r5, #60]	; 0x3c
   51d98:	str	r3, [r4, #12]
   51d9c:	str	r3, [r4, #4]
   51da0:	str	r3, [r4, #8]
   51da4:	beq	51dcc <ftello64@plt+0x3b88c>
   51da8:	ldr	r0, [pc, #72]	; 51df8 <ftello64@plt+0x3b8b8>
   51dac:	cmp	r7, #0
   51db0:	ldr	r1, [r5, #80]	; 0x50
   51db4:	ldr	r2, [r5, #84]	; 0x54
   51db8:	ldr	r3, [pc, #60]	; 51dfc <ftello64@plt+0x3b8bc>
   51dbc:	str	r8, [sp]
   51dc0:	movne	r3, r0
   51dc4:	ldr	r0, [pc, #52]	; 51e00 <ftello64@plt+0x3b8c0>
   51dc8:	bl	488ec <ftello64@plt+0x323ac>
   51dcc:	mov	r3, #0
   51dd0:	mov	r2, #1
   51dd4:	mov	r1, #3
   51dd8:	mov	r0, r5
   51ddc:	bl	51974 <ftello64@plt+0x3b434>
   51de0:	mov	r0, r5
   51de4:	add	sp, sp, #8
   51de8:	pop	{r4, r5, r6, r7, r8, pc}
   51dec:	strdeq	ip, [r6], -ip	; <UNPREDICTABLE>
   51df0:	andeq	r0, r8, ip, lsl pc
   51df4:	andeq	r0, r5, r8, ror #24
   51df8:	strdeq	ip, [r6], -r8
   51dfc:			; <UNDEFINED> instruction: 0x0006abbc
   51e00:	andeq	ip, r6, r4, lsl #30
   51e04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   51e08:	subs	r7, r1, #0
   51e0c:	ldr	r8, [pc, #684]	; 520c0 <ftello64@plt+0x3bb80>
   51e10:	sub	sp, sp, #48	; 0x30
   51e14:	mov	r4, r0
   51e18:	ldr	r1, [r8]
   51e1c:	mov	r9, r2
   51e20:	mov	r6, r3
   51e24:	str	r1, [sp, #44]	; 0x2c
   51e28:	beq	51f70 <ftello64@plt+0x3ba30>
   51e2c:	cmp	r0, #0
   51e30:	beq	51ed0 <ftello64@plt+0x3b990>
   51e34:	ldrb	r3, [r0]
   51e38:	cmp	r3, #45	; 0x2d
   51e3c:	beq	51ec4 <ftello64@plt+0x3b984>
   51e40:	mov	r2, #1
   51e44:	mov	r1, #0
   51e48:	mov	r0, r4
   51e4c:	bl	4b830 <ftello64@plt+0x352f0>
   51e50:	cmn	r0, #1
   51e54:	bne	52024 <ftello64@plt+0x3bae4>
   51e58:	cmp	r9, #0
   51e5c:	bne	51f80 <ftello64@plt+0x3ba40>
   51e60:	ldr	r3, [pc, #604]	; 520c4 <ftello64@plt+0x3bb84>
   51e64:	ldr	r5, [r3]
   51e68:	cmp	r5, #0
   51e6c:	beq	51e9c <ftello64@plt+0x3b95c>
   51e70:	ldr	r7, [r5, #4]
   51e74:	cmn	r7, #1
   51e78:	beq	51e90 <ftello64@plt+0x3b950>
   51e7c:	mov	r1, r4
   51e80:	add	r0, r5, #8
   51e84:	bl	15424 <strcmp@plt>
   51e88:	cmp	r0, #0
   51e8c:	beq	52038 <ftello64@plt+0x3baf8>
   51e90:	ldr	r5, [r5]
   51e94:	cmp	r5, #0
   51e98:	bne	51e70 <ftello64@plt+0x3b930>
   51e9c:	ldr	sl, [pc, #548]	; 520c8 <ftello64@plt+0x3bb88>
   51ea0:	ldr	r3, [sl]
   51ea4:	cmp	r3, #0
   51ea8:	bne	5209c <ftello64@plt+0x3bb5c>
   51eac:	mov	r1, r6
   51eb0:	mov	r2, #0
   51eb4:	mov	r0, r4
   51eb8:	bl	518d8 <ftello64@plt+0x3b398>
   51ebc:	mov	r7, r0
   51ec0:	b	51f94 <ftello64@plt+0x3ba54>
   51ec4:	ldrb	r3, [r0, #1]
   51ec8:	cmp	r3, #0
   51ecc:	bne	51e40 <ftello64@plt+0x3b900>
   51ed0:	ldr	r3, [pc, #500]	; 520cc <ftello64@plt+0x3bb8c>
   51ed4:	cmp	r9, #0
   51ed8:	mov	r1, #8192	; 0x2000
   51edc:	mov	r0, r9
   51ee0:	moveq	r7, #0
   51ee4:	ldr	r4, [pc, #484]	; 520d0 <ftello64@plt+0x3bb90>
   51ee8:	movne	r4, r3
   51eec:	bl	51c74 <ftello64@plt+0x3b734>
   51ef0:	ldr	sl, [pc, #464]	; 520c8 <ftello64@plt+0x3bb88>
   51ef4:	mov	r6, r0
   51ef8:	mov	r0, r4
   51efc:	bl	15cb8 <strlen@plt>
   51f00:	mov	r9, r0
   51f04:	add	r0, r0, #24
   51f08:	bl	152e0 <gcry_xmalloc@plt>
   51f0c:	mov	r3, #1
   51f10:	add	r2, r9, r3
   51f14:	mov	r1, r4
   51f18:	str	r7, [r0]
   51f1c:	str	r3, [r0, #16]
   51f20:	mov	r5, r0
   51f24:	add	r0, r0, #20
   51f28:	bl	15610 <memcpy@plt>
   51f2c:	ldr	r3, [sl]
   51f30:	ldr	r2, [pc, #412]	; 520d4 <ftello64@plt+0x3bb94>
   51f34:	cmp	r3, #0
   51f38:	mov	r3, #0
   51f3c:	str	r5, [r6, #64]	; 0x40
   51f40:	str	r2, [r6, #60]	; 0x3c
   51f44:	str	r3, [r5, #12]
   51f48:	str	r3, [r5, #4]
   51f4c:	str	r3, [r5, #8]
   51f50:	bne	51fec <ftello64@plt+0x3baac>
   51f54:	ldr	r2, [sp, #44]	; 0x2c
   51f58:	ldr	r3, [r8]
   51f5c:	mov	r0, r6
   51f60:	cmp	r2, r3
   51f64:	bne	520bc <ftello64@plt+0x3bb7c>
   51f68:	add	sp, sp, #48	; 0x30
   51f6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   51f70:	cmp	r0, #0
   51f74:	bne	51e58 <ftello64@plt+0x3b918>
   51f78:	mov	r6, #0
   51f7c:	b	51f54 <ftello64@plt+0x3ba14>
   51f80:	mov	r1, r6
   51f84:	ldr	r2, [sp, #80]	; 0x50
   51f88:	mov	r0, r4
   51f8c:	bl	518d8 <ftello64@plt+0x3b398>
   51f90:	mov	r7, r0
   51f94:	cmn	r7, #1
   51f98:	beq	51f78 <ftello64@plt+0x3ba38>
   51f9c:	ldr	sl, [pc, #292]	; 520c8 <ftello64@plt+0x3bb88>
   51fa0:	mov	r1, #8192	; 0x2000
   51fa4:	mov	r0, r9
   51fa8:	bl	51c74 <ftello64@plt+0x3b734>
   51fac:	mov	r6, r0
   51fb0:	mov	r0, r4
   51fb4:	bl	15cb8 <strlen@plt>
   51fb8:	add	r0, r0, #24
   51fbc:	bl	152e0 <gcry_xmalloc@plt>
   51fc0:	mov	r3, #0
   51fc4:	mov	r1, r4
   51fc8:	str	r3, [r0, #16]
   51fcc:	str	r7, [r0]
   51fd0:	mov	r5, r0
   51fd4:	add	r0, r0, #20
   51fd8:	bl	15970 <strcpy@plt>
   51fdc:	mov	r0, r4
   51fe0:	bl	15fc4 <gcry_xstrdup@plt>
   51fe4:	str	r0, [r6, #72]	; 0x48
   51fe8:	b	51f2c <ftello64@plt+0x3b9ec>
   51fec:	add	r1, sp, #12
   51ff0:	mov	r0, r6
   51ff4:	ldr	r7, [r6, #80]	; 0x50
   51ff8:	ldr	r9, [r6, #84]	; 0x54
   51ffc:	bl	511c0 <ftello64@plt+0x3ac80>
   52000:	ldr	r3, [r5]
   52004:	mov	r2, r9
   52008:	str	r3, [sp, #4]
   5200c:	mov	r1, r7
   52010:	mov	r3, r4
   52014:	str	r0, [sp]
   52018:	ldr	r0, [pc, #184]	; 520d8 <ftello64@plt+0x3bb98>
   5201c:	bl	488ec <ftello64@plt+0x323ac>
   52020:	b	51f54 <ftello64@plt+0x3ba14>
   52024:	mov	r1, r6
   52028:	mov	r2, #0
   5202c:	bl	51d0c <ftello64@plt+0x3b7cc>
   52030:	mov	r6, r0
   52034:	b	51f54 <ftello64@plt+0x3ba14>
   52038:	ldr	sl, [pc, #136]	; 520c8 <ftello64@plt+0x3bb88>
   5203c:	mvn	r3, #0
   52040:	str	r3, [r5, #4]
   52044:	ldr	r3, [sl]
   52048:	cmp	r3, #0
   5204c:	bne	520ac <ftello64@plt+0x3bb6c>
   52050:	mov	r6, #0
   52054:	mov	r2, #0
   52058:	mov	r3, #0
   5205c:	str	r6, [sp]
   52060:	mov	r0, r7
   52064:	bl	15904 <lseek64@plt>
   52068:	mvn	r3, #0
   5206c:	mvn	r2, #0
   52070:	cmp	r1, r3
   52074:	cmpeq	r0, r2
   52078:	bne	51fa0 <ftello64@plt+0x3ba60>
   5207c:	bl	15e20 <__errno_location@plt>
   52080:	ldr	r0, [r0]
   52084:	bl	15ae4 <strerror@plt>
   52088:	mov	r1, r7
   5208c:	mov	r2, r0
   52090:	ldr	r0, [pc, #68]	; 520dc <ftello64@plt+0x3bb9c>
   52094:	bl	487a0 <ftello64@plt+0x32260>
   52098:	b	51f54 <ftello64@plt+0x3ba14>
   5209c:	mov	r1, r4
   520a0:	ldr	r0, [pc, #56]	; 520e0 <ftello64@plt+0x3bba0>
   520a4:	bl	488ec <ftello64@plt+0x323ac>
   520a8:	b	51eac <ftello64@plt+0x3b96c>
   520ac:	mov	r1, r4
   520b0:	ldr	r0, [pc, #44]	; 520e4 <ftello64@plt+0x3bba4>
   520b4:	bl	488ec <ftello64@plt+0x323ac>
   520b8:	b	52050 <ftello64@plt+0x3bb10>
   520bc:	bl	15748 <__stack_chk_fail@plt>
   520c0:	andeq	pc, r7, r8, lsl #15
   520c4:	strdeq	r0, [r8], -r4
   520c8:	andeq	r0, r8, ip, lsl pc
   520cc:	andeq	ip, r6, ip, lsr #16
   520d0:	andeq	ip, r6, r8, lsr r8
   520d4:	andeq	r0, r5, r8, ror #24
   520d8:	andeq	ip, r6, ip, ror pc
   520dc:	andeq	ip, r6, r4, asr #30
   520e0:	andeq	ip, r6, ip, asr pc
   520e4:	andeq	ip, r6, r0, lsr #30
   520e8:	ldr	r3, [pc, #324]	; 52234 <ftello64@plt+0x3bcf4>
   520ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   520f0:	sub	sp, sp, #52	; 0x34
   520f4:	ldr	r3, [r3]
   520f8:	mov	r6, #0
   520fc:	subs	r4, r0, #0
   52100:	str	r6, [sp, #8]
   52104:	str	r3, [sp, #44]	; 0x2c
   52108:	beq	5220c <ftello64@plt+0x3bccc>
   5210c:	ldr	r8, [pc, #292]	; 52238 <ftello64@plt+0x3bcf8>
   52110:	ldr	sl, [pc, #292]	; 5223c <ftello64@plt+0x3bcfc>
   52114:	ldr	r9, [pc, #292]	; 52240 <ftello64@plt+0x3bd00>
   52118:	b	521a0 <ftello64@plt+0x3bc60>
   5211c:	ldr	r7, [r4, #60]	; 0x3c
   52120:	cmp	r7, #0
   52124:	beq	52168 <ftello64@plt+0x3bc28>
   52128:	add	r3, sp, #8
   5212c:	ldr	r2, [r4, #76]	; 0x4c
   52130:	ldr	r0, [r4, #64]	; 0x40
   52134:	mov	r1, #2
   52138:	str	r3, [sp]
   5213c:	mov	r3, #0
   52140:	blx	r7
   52144:	subs	r7, r0, #0
   52148:	beq	52168 <ftello64@plt+0x3bc28>
   5214c:	mov	r0, r6
   52150:	bl	161e0 <gpg_strerror@plt>
   52154:	mov	r1, r0
   52158:	mov	r0, r9
   5215c:	bl	487a0 <ftello64@plt+0x32260>
   52160:	cmp	r6, #0
   52164:	moveq	r6, r7
   52168:	ldr	r0, [r4, #72]	; 0x48
   5216c:	bl	156a0 <gcry_free@plt>
   52170:	ldr	r0, [r4, #48]	; 0x30
   52174:	cmp	r0, #0
   52178:	beq	52190 <ftello64@plt+0x3bc50>
   5217c:	ldr	r2, [r4, #36]	; 0x24
   52180:	mov	r1, #0
   52184:	bl	15ebc <memset@plt>
   52188:	ldr	r0, [r4, #48]	; 0x30
   5218c:	bl	156a0 <gcry_free@plt>
   52190:	mov	r0, r4
   52194:	bl	156a0 <gcry_free@plt>
   52198:	subs	r4, r5, #0
   5219c:	beq	52210 <ftello64@plt+0x3bcd0>
   521a0:	ldr	r3, [r4]
   521a4:	ldr	r5, [r4, #76]	; 0x4c
   521a8:	cmp	r3, #2
   521ac:	beq	521e8 <ftello64@plt+0x3bca8>
   521b0:	ldr	r3, [r8]
   521b4:	cmp	r3, #0
   521b8:	beq	5211c <ftello64@plt+0x3bbdc>
   521bc:	add	r1, sp, #12
   521c0:	mov	r0, r4
   521c4:	ldr	r7, [r4, #80]	; 0x50
   521c8:	ldr	fp, [r4, #84]	; 0x54
   521cc:	bl	511c0 <ftello64@plt+0x3ac80>
   521d0:	mov	r2, fp
   521d4:	mov	r1, r7
   521d8:	mov	r3, r0
   521dc:	mov	r0, sl
   521e0:	bl	488ec <ftello64@plt+0x323ac>
   521e4:	b	5211c <ftello64@plt+0x3bbdc>
   521e8:	mov	r0, r4
   521ec:	bl	50b4c <ftello64@plt+0x3a60c>
   521f0:	subs	r6, r0, #0
   521f4:	beq	521b0 <ftello64@plt+0x3bc70>
   521f8:	bl	161e0 <gpg_strerror@plt>
   521fc:	mov	r1, r0
   52200:	ldr	r0, [pc, #60]	; 52244 <ftello64@plt+0x3bd04>
   52204:	bl	487a0 <ftello64@plt+0x32260>
   52208:	b	521b0 <ftello64@plt+0x3bc70>
   5220c:	mov	r6, r4
   52210:	ldr	r3, [pc, #28]	; 52234 <ftello64@plt+0x3bcf4>
   52214:	ldr	r2, [sp, #44]	; 0x2c
   52218:	mov	r0, r6
   5221c:	ldr	r3, [r3]
   52220:	cmp	r2, r3
   52224:	bne	52230 <ftello64@plt+0x3bcf0>
   52228:	add	sp, sp, #52	; 0x34
   5222c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52230:	bl	15748 <__stack_chk_fail@plt>
   52234:	andeq	pc, r7, r8, lsl #15
   52238:	andeq	r0, r8, ip, lsl pc
   5223c:	andeq	ip, r6, r8, asr #31
   52240:	andeq	ip, r6, r4, ror #31
   52244:	andeq	ip, r6, r4, lsr #31
   52248:	push	{r4, r5, r6, r7, r8, lr}
   5224c:	sub	sp, sp, #16
   52250:	ldr	r8, [pc, #172]	; 52304 <ftello64@plt+0x3bdc4>
   52254:	subs	r7, r0, #0
   52258:	ldr	r3, [r8]
   5225c:	str	r3, [sp, #12]
   52260:	beq	522ac <ftello64@plt+0x3bd6c>
   52264:	ldr	r3, [r7]
   52268:	cmp	r3, #2
   5226c:	beq	522cc <ftello64@plt+0x3bd8c>
   52270:	mov	r4, r7
   52274:	add	r6, sp, #8
   52278:	ldr	r5, [r4, #60]	; 0x3c
   5227c:	ldr	r2, [r4, #76]	; 0x4c
   52280:	cmp	r5, #0
   52284:	moveq	r4, r2
   52288:	beq	522a4 <ftello64@plt+0x3bd64>
   5228c:	ldr	r0, [r4, #64]	; 0x40
   52290:	mov	r3, #0
   52294:	str	r6, [sp]
   52298:	mov	r1, #6
   5229c:	blx	r5
   522a0:	ldr	r4, [r4, #76]	; 0x4c
   522a4:	cmp	r4, #0
   522a8:	bne	52278 <ftello64@plt+0x3bd38>
   522ac:	mov	r0, r7
   522b0:	bl	520e8 <ftello64@plt+0x3bba8>
   522b4:	ldr	r2, [sp, #12]
   522b8:	ldr	r3, [r8]
   522bc:	cmp	r2, r3
   522c0:	bne	52300 <ftello64@plt+0x3bdc0>
   522c4:	add	sp, sp, #16
   522c8:	pop	{r4, r5, r6, r7, r8, pc}
   522cc:	ldr	r3, [r7, #72]	; 0x48
   522d0:	cmp	r3, #0
   522d4:	beq	522f0 <ftello64@plt+0x3bdb0>
   522d8:	ldrb	r2, [r3]
   522dc:	cmp	r2, #0
   522e0:	beq	52270 <ftello64@plt+0x3bd30>
   522e4:	mov	r0, r3
   522e8:	bl	16258 <remove@plt>
   522ec:	b	52270 <ftello64@plt+0x3bd30>
   522f0:	bl	51be4 <ftello64@plt+0x3b6a4>
   522f4:	subs	r3, r0, #0
   522f8:	beq	52270 <ftello64@plt+0x3bd30>
   522fc:	b	522d8 <ftello64@plt+0x3bd98>
   52300:	bl	15748 <__stack_chk_fail@plt>
   52304:	andeq	pc, r7, r8, lsl #15
   52308:	mov	r1, #8192	; 0x2000
   5230c:	mov	r0, #3
   52310:	b	51c74 <ftello64@plt+0x3b734>
   52314:	push	{r4, r5, r6, lr}
   52318:	mov	r4, r0
   5231c:	mov	r0, #1
   52320:	mov	r6, r1
   52324:	bl	51c74 <ftello64@plt+0x3b734>
   52328:	ldr	r3, [r0, #36]	; 0x24
   5232c:	cmp	r3, r6
   52330:	bne	5236c <ftello64@plt+0x3be2c>
   52334:	cmp	r6, #0
   52338:	addne	r5, r4, r6
   5233c:	subne	r5, r5, #1
   52340:	subne	r3, r4, #1
   52344:	rsbne	lr, r4, #1
   52348:	beq	52364 <ftello64@plt+0x3be24>
   5234c:	add	r2, lr, r3
   52350:	ldrb	ip, [r3, #1]!
   52354:	ldr	r1, [r0, #48]	; 0x30
   52358:	cmp	r3, r5
   5235c:	strb	ip, [r1, r2]
   52360:	bne	5234c <ftello64@plt+0x3be0c>
   52364:	str	r6, [r0, #44]	; 0x2c
   52368:	pop	{r4, r5, r6, pc}
   5236c:	ldr	r3, [pc, #12]	; 52380 <ftello64@plt+0x3be40>
   52370:	ldr	r2, [pc, #12]	; 52384 <ftello64@plt+0x3be44>
   52374:	ldr	r1, [pc, #12]	; 52388 <ftello64@plt+0x3be48>
   52378:	ldr	r0, [pc, #12]	; 5238c <ftello64@plt+0x3be4c>
   5237c:	bl	16504 <__assert_fail@plt>
   52380:	andeq	ip, r6, ip, lsl r9
   52384:	andeq	r0, r0, sl, asr #9
   52388:	andeq	ip, r6, ip, ror #20
   5238c:	andeq	sp, r6, r8
   52390:	cmp	r0, #0
   52394:	beq	523cc <ftello64@plt+0x3be8c>
   52398:	ldrb	r3, [r0]
   5239c:	cmp	r3, #45	; 0x2d
   523a0:	bne	523b0 <ftello64@plt+0x3be70>
   523a4:	ldrb	r3, [r0, #1]
   523a8:	cmp	r3, #0
   523ac:	beq	523cc <ftello64@plt+0x3be8c>
   523b0:	push	{r4, lr}
   523b4:	mov	r2, #1
   523b8:	mov	r1, #0
   523bc:	bl	4b830 <ftello64@plt+0x352f0>
   523c0:	adds	r0, r0, #1
   523c4:	movne	r0, #1
   523c8:	pop	{r4, pc}
   523cc:	mov	r0, #1
   523d0:	bx	lr
   523d4:	push	{lr}		; (str lr, [sp, #-4]!)
   523d8:	sub	sp, sp, #12
   523dc:	mov	r2, #0
   523e0:	str	r2, [sp]
   523e4:	ldr	r3, [pc, #12]	; 523f8 <ftello64@plt+0x3beb8>
   523e8:	mov	r1, #1
   523ec:	bl	51e04 <ftello64@plt+0x3b8c4>
   523f0:	add	sp, sp, #12
   523f4:	pop	{pc}		; (ldr pc, [sp], #4)
   523f8:	andeq	r1, r6, r0, lsr r5
   523fc:	push	{lr}		; (str lr, [sp, #-4]!)
   52400:	sub	sp, sp, #12
   52404:	ldr	r3, [pc, #20]	; 52420 <ftello64@plt+0x3bee0>
   52408:	str	r1, [sp]
   5240c:	mov	r2, #2
   52410:	mov	r1, #1
   52414:	bl	51e04 <ftello64@plt+0x3b8c4>
   52418:	add	sp, sp, #12
   5241c:	pop	{pc}		; (ldr pc, [sp], #4)
   52420:	andeq	pc, r5, ip, ror #23
   52424:	push	{lr}		; (str lr, [sp, #-4]!)
   52428:	sub	sp, sp, #12
   5242c:	mov	r1, #0
   52430:	str	r1, [sp]
   52434:	ldr	r3, [pc, #12]	; 52448 <ftello64@plt+0x3bf08>
   52438:	mov	r2, #2
   5243c:	bl	51e04 <ftello64@plt+0x3b8c4>
   52440:	add	sp, sp, #12
   52444:	pop	{pc}		; (ldr pc, [sp], #4)
   52448:	andeq	sl, r6, r0, ror #21
   5244c:	mov	r2, #0
   52450:	b	51d0c <ftello64@plt+0x3b7cc>
   52454:	mov	r2, #1
   52458:	b	51d0c <ftello64@plt+0x3b7cc>
   5245c:	mov	r3, r1
   52460:	push	{r4, r5, r6, r7, r8, lr}
   52464:	mov	r1, #119	; 0x77
   52468:	sub	sp, sp, #8
   5246c:	mov	r6, r0
   52470:	mov	r0, r3
   52474:	mov	r7, r2
   52478:	bl	15d24 <strchr@plt>
   5247c:	mov	r1, #8192	; 0x2000
   52480:	cmp	r0, #0
   52484:	movne	r0, #2
   52488:	moveq	r0, #0
   5248c:	bl	51c74 <ftello64@plt+0x3b734>
   52490:	mov	r5, r0
   52494:	mov	r0, #54	; 0x36
   52498:	bl	15364 <gcry_malloc@plt>
   5249c:	mov	ip, #1
   524a0:	mov	r1, ip
   524a4:	ldr	r3, [pc, #120]	; 52524 <ftello64@plt+0x3bfe4>
   524a8:	mvn	r2, #0
   524ac:	str	r6, [sp]
   524b0:	mov	r4, r0
   524b4:	add	r8, r0, #20
   524b8:	mov	r0, r8
   524bc:	str	r6, [r4]
   524c0:	str	r7, [r4, #4]
   524c4:	str	ip, [r4, #16]
   524c8:	bl	15e50 <__sprintf_chk@plt>
   524cc:	ldr	r1, [pc, #84]	; 52528 <ftello64@plt+0x3bfe8>
   524d0:	mov	r3, #0
   524d4:	ldr	r2, [pc, #80]	; 5252c <ftello64@plt+0x3bfec>
   524d8:	ldr	r1, [r1]
   524dc:	str	r4, [r5, #64]	; 0x40
   524e0:	cmp	r1, r3
   524e4:	str	r2, [r5, #60]	; 0x3c
   524e8:	str	r3, [r4, #12]
   524ec:	str	r3, [r4, #8]
   524f0:	beq	52518 <ftello64@plt+0x3bfd8>
   524f4:	ldr	r0, [pc, #52]	; 52530 <ftello64@plt+0x3bff0>
   524f8:	cmp	r7, #0
   524fc:	ldr	r1, [r5, #80]	; 0x50
   52500:	ldr	r2, [r5, #84]	; 0x54
   52504:	ldr	r3, [pc, #40]	; 52534 <ftello64@plt+0x3bff4>
   52508:	str	r8, [sp]
   5250c:	movne	r3, r0
   52510:	ldr	r0, [pc, #32]	; 52538 <ftello64@plt+0x3bff8>
   52514:	bl	488ec <ftello64@plt+0x323ac>
   52518:	mov	r0, r5
   5251c:	add	sp, sp, #8
   52520:	pop	{r4, r5, r6, r7, r8, pc}
   52524:	andeq	sp, r6, ip, lsl r0
   52528:	andeq	r0, r8, ip, lsl pc
   5252c:	andeq	r0, r5, r8, lsl #31
   52530:	strdeq	ip, [r6], -r8
   52534:			; <UNDEFINED> instruction: 0x0006abbc
   52538:	andeq	sp, r6, r4, lsr #32
   5253c:	b	5244c <ftello64@plt+0x3bf0c>
   52540:	push	{r4, r5, r6, r7, r8, lr}
   52544:	sub	sp, sp, #48	; 0x30
   52548:	ldr	r4, [pc, #212]	; 52624 <ftello64@plt+0x3c0e4>
   5254c:	cmp	r1, #1
   52550:	ldr	ip, [r4]
   52554:	str	ip, [sp, #44]	; 0x2c
   52558:	beq	52578 <ftello64@plt+0x3c038>
   5255c:	bl	51974 <ftello64@plt+0x3b434>
   52560:	ldr	r2, [sp, #44]	; 0x2c
   52564:	ldr	r3, [r4]
   52568:	cmp	r2, r3
   5256c:	bne	52620 <ftello64@plt+0x3c0e0>
   52570:	add	sp, sp, #48	; 0x30
   52574:	pop	{r4, r5, r6, r7, r8, pc}
   52578:	ldr	r3, [pc, #168]	; 52628 <ftello64@plt+0x3c0e8>
   5257c:	mov	r5, r0
   52580:	mov	r6, r2
   52584:	ldr	r3, [r3]
   52588:	cmp	r3, #0
   5258c:	bne	525d0 <ftello64@plt+0x3c090>
   52590:	cmp	r5, #0
   52594:	beq	525c8 <ftello64@plt+0x3c088>
   52598:	ldr	r2, [r5, #76]	; 0x4c
   5259c:	cmp	r2, #0
   525a0:	bne	525ac <ftello64@plt+0x3c06c>
   525a4:	b	52608 <ftello64@plt+0x3c0c8>
   525a8:	mov	r2, r3
   525ac:	ldr	r3, [r2, #76]	; 0x4c
   525b0:	cmp	r3, #0
   525b4:	bne	525a8 <ftello64@plt+0x3c068>
   525b8:	ldr	r3, [pc, #108]	; 5262c <ftello64@plt+0x3c0ec>
   525bc:	ldr	r1, [r2, #60]	; 0x3c
   525c0:	cmp	r1, r3
   525c4:	beq	52610 <ftello64@plt+0x3c0d0>
   525c8:	mvn	r0, #0
   525cc:	b	52560 <ftello64@plt+0x3c020>
   525d0:	cmp	r0, #0
   525d4:	mvneq	r7, #0
   525d8:	add	r1, sp, #12
   525dc:	ldrne	r7, [r0, #80]	; 0x50
   525e0:	ldrne	r8, [r0, #84]	; 0x54
   525e4:	moveq	r8, r7
   525e8:	bl	511c0 <ftello64@plt+0x3ac80>
   525ec:	str	r6, [sp]
   525f0:	mov	r2, r8
   525f4:	mov	r1, r7
   525f8:	mov	r3, r0
   525fc:	ldr	r0, [pc, #44]	; 52630 <ftello64@plt+0x3c0f0>
   52600:	bl	488ec <ftello64@plt+0x323ac>
   52604:	b	52590 <ftello64@plt+0x3c050>
   52608:	mov	r2, r5
   5260c:	b	525b8 <ftello64@plt+0x3c078>
   52610:	ldr	r3, [r2, #64]	; 0x40
   52614:	mov	r0, #0
   52618:	str	r6, [r3, #4]
   5261c:	b	52560 <ftello64@plt+0x3c020>
   52620:	bl	15748 <__stack_chk_fail@plt>
   52624:	andeq	pc, r7, r8, lsl #15
   52628:	andeq	r0, r8, ip, lsl pc
   5262c:	andeq	r0, r5, r8, ror #24
   52630:	andeq	sp, r6, r0, asr #32
   52634:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   52638:	sub	sp, sp, #48	; 0x30
   5263c:	ldr	r7, [pc, #492]	; 52830 <ftello64@plt+0x3c2f0>
   52640:	ldr	lr, [r0]
   52644:	mov	ip, #0
   52648:	cmp	lr, #2
   5264c:	ldr	lr, [r7]
   52650:	mov	r4, r0
   52654:	mov	r6, r1
   52658:	mov	r9, r2
   5265c:	mov	r8, r3
   52660:	str	lr, [sp, #44]	; 0x2c
   52664:	str	ip, [sp, #8]
   52668:	beq	527f0 <ftello64@plt+0x3c2b0>
   5266c:	ldr	r3, [r4, #84]	; 0x54
   52670:	cmp	r3, #63	; 0x3f
   52674:	bgt	52808 <ftello64@plt+0x3c2c8>
   52678:	mov	r0, #88	; 0x58
   5267c:	bl	152e0 <gcry_xmalloc@plt>
   52680:	mov	r2, #88	; 0x58
   52684:	mov	r1, r4
   52688:	mov	r5, r0
   5268c:	bl	15610 <memcpy@plt>
   52690:	ldr	r0, [r4, #72]	; 0x48
   52694:	cmp	r0, #0
   52698:	beq	526a0 <ftello64@plt+0x3c160>
   5269c:	bl	15fc4 <gcry_xstrdup@plt>
   526a0:	ldr	r2, [r4]
   526a4:	mov	r3, #0
   526a8:	cmp	r2, #3
   526ac:	str	r0, [r5, #72]	; 0x48
   526b0:	str	r3, [r4, #60]	; 0x3c
   526b4:	str	r3, [r4, #64]	; 0x40
   526b8:	str	r3, [r4, #68]	; 0x44
   526bc:	str	r3, [r4, #52]	; 0x34
   526c0:	beq	5279c <ftello64@plt+0x3c25c>
   526c4:	cmp	r2, #1
   526c8:	moveq	r2, #8192	; 0x2000
   526cc:	ldrne	r0, [r4, #36]	; 0x24
   526d0:	moveq	r0, r2
   526d4:	streq	r3, [r4]
   526d8:	streq	r2, [r4, #36]	; 0x24
   526dc:	bl	152e0 <gcry_xmalloc@plt>
   526e0:	ldr	sl, [pc, #332]	; 52834 <ftello64@plt+0x3c2f4>
   526e4:	ldr	r3, [r5, #24]
   526e8:	ldr	r1, [r5, #16]
   526ec:	ldr	r2, [r5, #20]
   526f0:	adds	r1, r3, r1
   526f4:	ldr	r3, [r5, #28]
   526f8:	str	r5, [r4, #76]	; 0x4c
   526fc:	ldr	ip, [sl]
   52700:	ldr	r5, [r5, #84]	; 0x54
   52704:	adc	r3, r3, r2
   52708:	str	r9, [r4, #64]	; 0x40
   5270c:	str	r8, [r4, #68]	; 0x44
   52710:	mov	r9, #0
   52714:	mov	r8, #0
   52718:	add	r5, r5, #1
   5271c:	str	r3, [r4, #28]
   52720:	cmp	ip, #0
   52724:	mov	r3, #0
   52728:	str	r6, [r4, #60]	; 0x3c
   5272c:	str	r1, [r4, #24]
   52730:	str	r5, [r4, #84]	; 0x54
   52734:	strd	r8, [r4, #16]
   52738:	strd	r8, [r4, #8]
   5273c:	str	r3, [r4, #44]	; 0x2c
   52740:	str	r3, [r4, #40]	; 0x28
   52744:	str	r3, [r4, #32]
   52748:	str	r0, [r4, #48]	; 0x30
   5274c:	bne	527b0 <ftello64@plt+0x3c270>
   52750:	cmp	r6, #0
   52754:	moveq	r5, r6
   52758:	beq	52780 <ftello64@plt+0x3c240>
   5275c:	add	r3, sp, #8
   52760:	str	r3, [sp]
   52764:	mov	r1, #1
   52768:	mov	r3, #0
   5276c:	ldr	r2, [r4, #76]	; 0x4c
   52770:	ldr	r0, [r4, #64]	; 0x40
   52774:	blx	r6
   52778:	subs	r5, r0, #0
   5277c:	bne	52818 <ftello64@plt+0x3c2d8>
   52780:	ldr	r2, [sp, #44]	; 0x2c
   52784:	ldr	r3, [r7]
   52788:	mov	r0, r5
   5278c:	cmp	r2, r3
   52790:	bne	5282c <ftello64@plt+0x3c2ec>
   52794:	add	sp, sp, #48	; 0x30
   52798:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5279c:	mov	r3, #2
   527a0:	mov	r0, #8192	; 0x2000
   527a4:	str	r3, [r4]
   527a8:	str	r0, [r4, #36]	; 0x24
   527ac:	b	526dc <ftello64@plt+0x3c19c>
   527b0:	add	r1, sp, #12
   527b4:	mov	r0, r4
   527b8:	ldr	r6, [r4, #80]	; 0x50
   527bc:	bl	511c0 <ftello64@plt+0x3ac80>
   527c0:	mov	r2, r5
   527c4:	mov	r1, r6
   527c8:	mov	r3, r0
   527cc:	ldr	r0, [pc, #100]	; 52838 <ftello64@plt+0x3c2f8>
   527d0:	bl	488ec <ftello64@plt+0x323ac>
   527d4:	ldr	r3, [sl]
   527d8:	cmp	r3, #0
   527dc:	beq	527e8 <ftello64@plt+0x3c2a8>
   527e0:	mov	r0, r4
   527e4:	bl	51240 <ftello64@plt+0x3ad00>
   527e8:	ldr	r6, [r4, #60]	; 0x3c
   527ec:	b	52750 <ftello64@plt+0x3c210>
   527f0:	bl	50b4c <ftello64@plt+0x3a60c>
   527f4:	subs	r5, r0, #0
   527f8:	bne	52780 <ftello64@plt+0x3c240>
   527fc:	ldr	r3, [r4, #84]	; 0x54
   52800:	cmp	r3, #63	; 0x3f
   52804:	ble	52678 <ftello64@plt+0x3c138>
   52808:	ldr	r0, [pc, #44]	; 5283c <ftello64@plt+0x3c2fc>
   5280c:	bl	487a0 <ftello64@plt+0x32260>
   52810:	mov	r5, #89	; 0x59
   52814:	b	52780 <ftello64@plt+0x3c240>
   52818:	bl	161e0 <gpg_strerror@plt>
   5281c:	mov	r1, r0
   52820:	ldr	r0, [pc, #24]	; 52840 <ftello64@plt+0x3c300>
   52824:	bl	487a0 <ftello64@plt+0x32260>
   52828:	b	52780 <ftello64@plt+0x3c240>
   5282c:	bl	15748 <__stack_chk_fail@plt>
   52830:	andeq	pc, r7, r8, lsl #15
   52834:	andeq	r0, r8, ip, lsl pc
   52838:	muleq	r6, r8, r0
   5283c:	andeq	sp, r6, r8, rrx
   52840:	strheq	sp, [r6], -r0
   52844:	mov	r3, #0
   52848:	b	52634 <ftello64@plt+0x3c0f4>
   5284c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   52850:	mov	r6, r1
   52854:	ldr	sl, [pc, #596]	; 52ab0 <ftello64@plt+0x3c570>
   52858:	ldr	r9, [pc, #596]	; 52ab4 <ftello64@plt+0x3c574>
   5285c:	sub	sp, sp, #48	; 0x30
   52860:	ldr	r3, [sl]
   52864:	ldr	r1, [r9]
   52868:	cmp	r3, #0
   5286c:	mov	r3, #0
   52870:	mov	r8, r2
   52874:	str	r1, [sp, #44]	; 0x2c
   52878:	str	r3, [sp, #8]
   5287c:	mov	r7, r0
   52880:	bne	529b0 <ftello64@plt+0x3c470>
   52884:	ldr	r2, [r7]
   52888:	bic	r3, r2, #2
   5288c:	cmp	r3, #1
   52890:	bne	528c0 <ftello64@plt+0x3c380>
   52894:	ldr	r3, [r7, #76]	; 0x4c
   52898:	cmp	r3, #0
   5289c:	bne	52a7c <ftello64@plt+0x3c53c>
   528a0:	mov	r5, #0
   528a4:	ldr	r2, [sp, #44]	; 0x2c
   528a8:	ldr	r3, [r9]
   528ac:	mov	r0, r5
   528b0:	cmp	r2, r3
   528b4:	bne	52a90 <ftello64@plt+0x3c550>
   528b8:	add	sp, sp, #48	; 0x30
   528bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   528c0:	ldr	r5, [r7, #60]	; 0x3c
   528c4:	cmp	r5, #0
   528c8:	movne	r4, r7
   528cc:	bne	5292c <ftello64@plt+0x3c3ec>
   528d0:	ldr	r4, [r7, #76]	; 0x4c
   528d4:	cmp	r4, #0
   528d8:	beq	52a94 <ftello64@plt+0x3c554>
   528dc:	ldr	r0, [r7, #48]	; 0x30
   528e0:	bl	156a0 <gcry_free@plt>
   528e4:	ldr	r0, [r7, #72]	; 0x48
   528e8:	bl	156a0 <gcry_free@plt>
   528ec:	mov	r0, r7
   528f0:	mov	r2, #88	; 0x58
   528f4:	mov	r1, r4
   528f8:	bl	15610 <memcpy@plt>
   528fc:	mov	r0, r4
   52900:	bl	156a0 <gcry_free@plt>
   52904:	b	528a4 <ftello64@plt+0x3c364>
   52908:	cmp	r8, #0
   5290c:	beq	52948 <ftello64@plt+0x3c408>
   52910:	ldr	r3, [r4, #64]	; 0x40
   52914:	cmp	r3, r8
   52918:	beq	52948 <ftello64@plt+0x3c408>
   5291c:	ldr	r4, [r4, #76]	; 0x4c
   52920:	cmp	r4, #0
   52924:	beq	52940 <ftello64@plt+0x3c400>
   52928:	ldr	r5, [r4, #60]	; 0x3c
   5292c:	cmp	r6, r5
   52930:	beq	52908 <ftello64@plt+0x3c3c8>
   52934:	ldr	r4, [r4, #76]	; 0x4c
   52938:	cmp	r4, #0
   5293c:	bne	52928 <ftello64@plt+0x3c3e8>
   52940:	ldr	r0, [pc, #368]	; 52ab8 <ftello64@plt+0x3c578>
   52944:	bl	488a8 <ftello64@plt+0x32368>
   52948:	cmp	r2, #2
   5294c:	beq	52a40 <ftello64@plt+0x3c500>
   52950:	cmp	r5, #0
   52954:	ldr	r0, [r4, #64]	; 0x40
   52958:	beq	52980 <ftello64@plt+0x3c440>
   5295c:	add	r3, sp, #8
   52960:	ldr	r2, [r4, #76]	; 0x4c
   52964:	mov	r1, #2
   52968:	str	r3, [sp]
   5296c:	mov	r3, #0
   52970:	blx	r5
   52974:	subs	r5, r0, #0
   52978:	bne	52a68 <ftello64@plt+0x3c528>
   5297c:	ldr	r0, [r4, #64]	; 0x40
   52980:	cmp	r0, #0
   52984:	beq	52994 <ftello64@plt+0x3c454>
   52988:	ldr	r3, [r4, #68]	; 0x44
   5298c:	cmp	r3, #0
   52990:	bne	529dc <ftello64@plt+0x3c49c>
   52994:	cmp	r7, r4
   52998:	ldr	r4, [r4, #76]	; 0x4c
   5299c:	beq	529ec <ftello64@plt+0x3c4ac>
   529a0:	cmp	r4, #0
   529a4:	beq	529d4 <ftello64@plt+0x3c494>
   529a8:	ldr	r0, [pc, #268]	; 52abc <ftello64@plt+0x3c57c>
   529ac:	bl	488a8 <ftello64@plt+0x32368>
   529b0:	add	r1, sp, #12
   529b4:	ldrd	r4, [r0, #80]	; 0x50
   529b8:	bl	511c0 <ftello64@plt+0x3ac80>
   529bc:	mov	r2, r5
   529c0:	mov	r1, r4
   529c4:	mov	r3, r0
   529c8:	ldr	r0, [pc, #240]	; 52ac0 <ftello64@plt+0x3c580>
   529cc:	bl	488ec <ftello64@plt+0x323ac>
   529d0:	b	52884 <ftello64@plt+0x3c344>
   529d4:	ldr	r0, [pc, #232]	; 52ac4 <ftello64@plt+0x3c584>
   529d8:	bl	488a8 <ftello64@plt+0x32368>
   529dc:	bl	156a0 <gcry_free@plt>
   529e0:	mov	r3, #0
   529e4:	str	r3, [r4, #64]	; 0x40
   529e8:	b	52994 <ftello64@plt+0x3c454>
   529ec:	cmp	r4, #0
   529f0:	beq	52aa8 <ftello64@plt+0x3c568>
   529f4:	ldr	r0, [r7, #48]	; 0x30
   529f8:	bl	156a0 <gcry_free@plt>
   529fc:	ldr	r0, [r7, #72]	; 0x48
   52a00:	bl	156a0 <gcry_free@plt>
   52a04:	mov	r2, #88	; 0x58
   52a08:	mov	r1, r4
   52a0c:	mov	r0, r7
   52a10:	bl	15610 <memcpy@plt>
   52a14:	mov	r0, r4
   52a18:	bl	156a0 <gcry_free@plt>
   52a1c:	ldr	r3, [sl]
   52a20:	cmp	r3, #0
   52a24:	beq	528a0 <ftello64@plt+0x3c360>
   52a28:	ldr	r2, [r7, #84]	; 0x54
   52a2c:	ldr	r1, [r7, #80]	; 0x50
   52a30:	ldr	r0, [pc, #144]	; 52ac8 <ftello64@plt+0x3c588>
   52a34:	bl	488ec <ftello64@plt+0x323ac>
   52a38:	mov	r5, #0
   52a3c:	b	528a4 <ftello64@plt+0x3c364>
   52a40:	mov	r0, r4
   52a44:	bl	50b4c <ftello64@plt+0x3a60c>
   52a48:	subs	r5, r0, #0
   52a4c:	ldreq	r5, [r4, #60]	; 0x3c
   52a50:	beq	52950 <ftello64@plt+0x3c410>
   52a54:	bl	161e0 <gpg_strerror@plt>
   52a58:	mov	r1, r0
   52a5c:	ldr	r0, [pc, #104]	; 52acc <ftello64@plt+0x3c58c>
   52a60:	bl	487a0 <ftello64@plt+0x32260>
   52a64:	b	528a4 <ftello64@plt+0x3c364>
   52a68:	bl	161e0 <gpg_strerror@plt>
   52a6c:	mov	r1, r0
   52a70:	ldr	r0, [pc, #88]	; 52ad0 <ftello64@plt+0x3c590>
   52a74:	bl	487a0 <ftello64@plt+0x32260>
   52a78:	b	528a4 <ftello64@plt+0x3c364>
   52a7c:	ldr	r3, [pc, #80]	; 52ad4 <ftello64@plt+0x3c594>
   52a80:	ldr	r2, [pc, #80]	; 52ad8 <ftello64@plt+0x3c598>
   52a84:	ldr	r1, [pc, #80]	; 52adc <ftello64@plt+0x3c59c>
   52a88:	ldr	r0, [pc, #80]	; 52ae0 <ftello64@plt+0x3c5a0>
   52a8c:	bl	16504 <__assert_fail@plt>
   52a90:	bl	15748 <__stack_chk_fail@plt>
   52a94:	ldr	r3, [pc, #56]	; 52ad4 <ftello64@plt+0x3c594>
   52a98:	mov	r2, #1680	; 0x690
   52a9c:	ldr	r1, [pc, #56]	; 52adc <ftello64@plt+0x3c59c>
   52aa0:	ldr	r0, [pc, #60]	; 52ae4 <ftello64@plt+0x3c5a4>
   52aa4:	bl	16504 <__assert_fail@plt>
   52aa8:	ldr	r0, [pc, #56]	; 52ae8 <ftello64@plt+0x3c5a8>
   52aac:	bl	488a8 <ftello64@plt+0x32368>
   52ab0:	andeq	r0, r8, ip, lsl pc
   52ab4:	andeq	pc, r7, r8, lsl #15
   52ab8:	ldrdeq	sp, [r6], -r0
   52abc:	muleq	r6, ip, r1
   52ac0:	andeq	sp, r6, ip, asr #1
   52ac4:	andeq	sp, r6, r0, ror r1
   52ac8:	andeq	sp, r6, r4, asr r1
   52acc:	strdeq	sp, [r6], -r4
   52ad0:	andeq	ip, r6, r4, lsr #26
   52ad4:	andeq	ip, r6, r4, lsr r9
   52ad8:	andeq	r0, r0, sl, lsl #13
   52adc:	andeq	ip, r6, ip, ror #20
   52ae0:	andeq	sp, r6, r4, ror #1
   52ae4:	strdeq	sp, [r6], -r0
   52ae8:	andeq	sp, r6, r4, lsr #2
   52aec:	ldr	r3, [r0]
   52af0:	push	{r4, r6, r7, lr}
   52af4:	sub	r3, r3, #2
   52af8:	cmp	r3, #1
   52afc:	bls	52bc0 <ftello64@plt+0x3c680>
   52b00:	ldr	r3, [r0, #40]	; 0x28
   52b04:	ldr	r2, [r0, #44]	; 0x2c
   52b08:	mov	r4, r0
   52b0c:	cmp	r3, r2
   52b10:	bhi	52bac <ftello64@plt+0x3c66c>
   52b14:	ldrd	r6, [r0, #8]
   52b18:	orrs	r1, r6, r7
   52b1c:	bne	52b5c <ftello64@plt+0x3c61c>
   52b20:	cmp	r3, r2
   52b24:	bcs	52b74 <ftello64@plt+0x3c634>
   52b28:	ldr	r0, [r4, #48]	; 0x30
   52b2c:	add	r1, r3, #1
   52b30:	str	r1, [r4, #40]	; 0x28
   52b34:	ldrb	r0, [r0, r3]
   52b38:	cmp	r2, r1
   52b3c:	bcc	52b98 <ftello64@plt+0x3c658>
   52b40:	ldr	r3, [r4, #16]
   52b44:	ldr	r2, [r4, #20]
   52b48:	adds	r3, r3, #1
   52b4c:	adc	r2, r2, #0
   52b50:	str	r3, [r4, #16]
   52b54:	str	r2, [r4, #20]
   52b58:	pop	{r4, r6, r7, pc}
   52b5c:	ldrd	r0, [r0, #16]
   52b60:	cmp	r0, r6
   52b64:	sbcs	r1, r1, r7
   52b68:	blt	52b20 <ftello64@plt+0x3c5e0>
   52b6c:	mvn	r0, #0
   52b70:	pop	{r4, r6, r7, pc}
   52b74:	mov	r2, #1
   52b78:	mov	r1, r2
   52b7c:	mov	r0, r4
   52b80:	bl	512d0 <ftello64@plt+0x3ad90>
   52b84:	cmn	r0, #1
   52b88:	beq	52b6c <ftello64@plt+0x3c62c>
   52b8c:	ldr	r1, [r4, #40]	; 0x28
   52b90:	ldr	r2, [r4, #44]	; 0x2c
   52b94:	b	52b38 <ftello64@plt+0x3c5f8>
   52b98:	ldr	r3, [pc, #40]	; 52bc8 <ftello64@plt+0x3c688>
   52b9c:	ldr	r2, [pc, #40]	; 52bcc <ftello64@plt+0x3c68c>
   52ba0:	ldr	r1, [pc, #40]	; 52bd0 <ftello64@plt+0x3c690>
   52ba4:	ldr	r0, [pc, #40]	; 52bd4 <ftello64@plt+0x3c694>
   52ba8:	bl	16504 <__assert_fail@plt>
   52bac:	ldr	r3, [pc, #20]	; 52bc8 <ftello64@plt+0x3c688>
   52bb0:	ldr	r2, [pc, #32]	; 52bd8 <ftello64@plt+0x3c698>
   52bb4:	ldr	r1, [pc, #20]	; 52bd0 <ftello64@plt+0x3c690>
   52bb8:	ldr	r0, [pc, #20]	; 52bd4 <ftello64@plt+0x3c694>
   52bbc:	bl	16504 <__assert_fail@plt>
   52bc0:	ldr	r0, [pc, #20]	; 52bdc <ftello64@plt+0x3c69c>
   52bc4:	bl	488a8 <ftello64@plt+0x32368>
   52bc8:	andeq	ip, r6, r8, asr #18
   52bcc:			; <UNDEFINED> instruction: 0x000007b9
   52bd0:	andeq	ip, r6, ip, ror #20
   52bd4:	andeq	ip, r6, ip, lsl #24
   52bd8:	andeq	r0, r0, sp, lsr #15
   52bdc:	andeq	sp, r6, r0, lsl #4
   52be0:	ldr	r3, [r0]
   52be4:	push	{r4, r5, r6, r7, r8, lr}
   52be8:	sub	r3, r3, #2
   52bec:	cmp	r3, #1
   52bf0:	bls	52d28 <ftello64@plt+0x3c7e8>
   52bf4:	mov	r6, r2
   52bf8:	ldrd	r2, [r0, #8]
   52bfc:	mov	r7, r0
   52c00:	mov	r5, r1
   52c04:	orrs	r3, r2, r3
   52c08:	beq	52c50 <ftello64@plt+0x3c710>
   52c0c:	cmp	r6, #0
   52c10:	beq	52d20 <ftello64@plt+0x3c7e0>
   52c14:	mov	r4, #0
   52c18:	b	52c30 <ftello64@plt+0x3c6f0>
   52c1c:	cmp	r5, #0
   52c20:	add	r4, r4, #1
   52c24:	strbne	r0, [r5], #1
   52c28:	cmp	r4, r6
   52c2c:	beq	52c6c <ftello64@plt+0x3c72c>
   52c30:	mov	r0, r7
   52c34:	bl	52aec <ftello64@plt+0x3c5ac>
   52c38:	cmn	r0, #1
   52c3c:	bne	52c1c <ftello64@plt+0x3c6dc>
   52c40:	cmp	r4, #0
   52c44:	bne	52c6c <ftello64@plt+0x3c72c>
   52c48:	mvn	r4, #0
   52c4c:	b	52c6c <ftello64@plt+0x3c72c>
   52c50:	mov	r4, #0
   52c54:	cmp	r6, r4
   52c58:	bhi	52c74 <ftello64@plt+0x3c734>
   52c5c:	ldrd	r2, [r7, #16]
   52c60:	adds	r0, r2, r4
   52c64:	adc	r1, r3, r4, asr #31
   52c68:	strd	r0, [r7, #16]
   52c6c:	mov	r0, r4
   52c70:	pop	{r4, r5, r6, r7, r8, pc}
   52c74:	ldr	r1, [r7, #40]	; 0x28
   52c78:	ldr	r8, [r7, #44]	; 0x2c
   52c7c:	cmp	r1, r8
   52c80:	bcs	52cd4 <ftello64@plt+0x3c794>
   52c84:	sub	r3, r8, r1
   52c88:	sub	r8, r6, r4
   52c8c:	cmp	r8, r3
   52c90:	movcs	r8, r3
   52c94:	cmp	r5, #0
   52c98:	add	r4, r8, r4
   52c9c:	addeq	r8, r8, r1
   52ca0:	streq	r8, [r7, #40]	; 0x28
   52ca4:	beq	52ccc <ftello64@plt+0x3c78c>
   52ca8:	ldr	r3, [r7, #48]	; 0x30
   52cac:	mov	r2, r8
   52cb0:	add	r1, r3, r1
   52cb4:	mov	r0, r5
   52cb8:	bl	15610 <memcpy@plt>
   52cbc:	ldr	r3, [r7, #40]	; 0x28
   52cc0:	add	r5, r5, r8
   52cc4:	add	r8, r3, r8
   52cc8:	str	r8, [r7, #40]	; 0x28
   52ccc:	cmp	r4, r6
   52cd0:	bcs	52c5c <ftello64@plt+0x3c71c>
   52cd4:	mov	r2, #1
   52cd8:	mov	r1, r2
   52cdc:	mov	r0, r7
   52ce0:	bl	512d0 <ftello64@plt+0x3ad90>
   52ce4:	cmn	r0, #1
   52ce8:	beq	52d04 <ftello64@plt+0x3c7c4>
   52cec:	cmp	r5, #0
   52cf0:	add	r4, r4, #1
   52cf4:	strbne	r0, [r5], #1
   52cf8:	cmp	r6, r4
   52cfc:	bhi	52c54 <ftello64@plt+0x3c714>
   52d00:	b	52c5c <ftello64@plt+0x3c71c>
   52d04:	ldrd	r2, [r7, #16]
   52d08:	adds	r0, r2, r4
   52d0c:	adc	r1, r3, r4, asr #31
   52d10:	cmp	r4, #0
   52d14:	strd	r0, [r7, #16]
   52d18:	bne	52c6c <ftello64@plt+0x3c72c>
   52d1c:	b	52c48 <ftello64@plt+0x3c708>
   52d20:	mov	r4, r6
   52d24:	b	52c6c <ftello64@plt+0x3c72c>
   52d28:	ldr	r0, [pc]	; 52d30 <ftello64@plt+0x3c7f0>
   52d2c:	bl	488a8 <ftello64@plt+0x32368>
   52d30:	andeq	sp, r6, r0, lsr r2
   52d34:	push	{r4, r5, r6, r7, r8, lr}
   52d38:	subs	r5, r2, #0
   52d3c:	beq	52e0c <ftello64@plt+0x3c8cc>
   52d40:	ldr	r3, [r0]
   52d44:	mov	r4, r0
   52d48:	cmp	r3, #1
   52d4c:	bhi	52e20 <ftello64@plt+0x3c8e0>
   52d50:	ldr	r2, [r0, #36]	; 0x24
   52d54:	mov	r6, r1
   52d58:	ldr	r3, [r0, #44]	; 0x2c
   52d5c:	ldr	r1, [r0, #40]	; 0x28
   52d60:	cmp	r5, r2
   52d64:	movcs	r5, r2
   52d68:	sub	r3, r3, r1
   52d6c:	cmp	r3, r5
   52d70:	bcs	52dbc <ftello64@plt+0x3c87c>
   52d74:	mov	r7, #0
   52d78:	b	52d98 <ftello64@plt+0x3c858>
   52d7c:	ldr	r3, [r4, #40]	; 0x28
   52d80:	cmp	r3, #1
   52d84:	bne	52df8 <ftello64@plt+0x3c8b8>
   52d88:	ldr	r3, [r4, #44]	; 0x2c
   52d8c:	str	r7, [r4, #40]	; 0x28
   52d90:	cmp	r3, r5
   52d94:	bcs	52de8 <ftello64@plt+0x3c8a8>
   52d98:	mov	r2, r5
   52d9c:	mov	r1, #0
   52da0:	mov	r0, r4
   52da4:	bl	512d0 <ftello64@plt+0x3ad90>
   52da8:	cmn	r0, #1
   52dac:	bne	52d7c <ftello64@plt+0x3c83c>
   52db0:	ldr	r1, [r4, #40]	; 0x28
   52db4:	ldr	r3, [r4, #44]	; 0x2c
   52db8:	sub	r3, r3, r1
   52dbc:	cmp	r3, r5
   52dc0:	movcc	r5, r3
   52dc4:	cmp	r5, #0
   52dc8:	beq	52df0 <ftello64@plt+0x3c8b0>
   52dcc:	ldr	r3, [r4, #48]	; 0x30
   52dd0:	mov	r0, r6
   52dd4:	add	r1, r3, r1
   52dd8:	mov	r2, r5
   52ddc:	bl	15610 <memcpy@plt>
   52de0:	mov	r0, r5
   52de4:	pop	{r4, r5, r6, r7, r8, pc}
   52de8:	mov	r1, #0
   52dec:	b	52dbc <ftello64@plt+0x3c87c>
   52df0:	mvn	r5, #0
   52df4:	b	52de0 <ftello64@plt+0x3c8a0>
   52df8:	ldr	r3, [pc, #52]	; 52e34 <ftello64@plt+0x3c8f4>
   52dfc:	ldr	r2, [pc, #52]	; 52e38 <ftello64@plt+0x3c8f8>
   52e00:	ldr	r1, [pc, #52]	; 52e3c <ftello64@plt+0x3c8fc>
   52e04:	ldr	r0, [pc, #52]	; 52e40 <ftello64@plt+0x3c900>
   52e08:	bl	16504 <__assert_fail@plt>
   52e0c:	ldr	r3, [pc, #32]	; 52e34 <ftello64@plt+0x3c8f4>
   52e10:	ldr	r2, [pc, #44]	; 52e44 <ftello64@plt+0x3c904>
   52e14:	ldr	r1, [pc, #32]	; 52e3c <ftello64@plt+0x3c8fc>
   52e18:	ldr	r0, [pc, #40]	; 52e48 <ftello64@plt+0x3c908>
   52e1c:	bl	16504 <__assert_fail@plt>
   52e20:	ldr	r3, [pc, #12]	; 52e34 <ftello64@plt+0x3c8f4>
   52e24:	ldr	r2, [pc, #32]	; 52e4c <ftello64@plt+0x3c90c>
   52e28:	ldr	r1, [pc, #12]	; 52e3c <ftello64@plt+0x3c8fc>
   52e2c:	ldr	r0, [pc, #28]	; 52e50 <ftello64@plt+0x3c910>
   52e30:	bl	16504 <__assert_fail@plt>
   52e34:	andeq	ip, r6, r8, asr r9
   52e38:	andeq	r0, r0, r2, lsr #16
   52e3c:	andeq	ip, r6, ip, ror #20
   52e40:	muleq	r6, ip, r2
   52e44:	andeq	r0, r0, r1, lsl r8
   52e48:	andeq	sp, r6, ip, asr r2
   52e4c:	andeq	r0, r0, r2, lsl r8
   52e50:	andeq	sp, r6, r8, ror #4
   52e54:	ldr	r3, [r0]
   52e58:	push	{r4, r5, r6, lr}
   52e5c:	cmp	r3, #1
   52e60:	bls	52ec8 <ftello64@plt+0x3c988>
   52e64:	ldr	r3, [r0, #44]	; 0x2c
   52e68:	ldr	r2, [r0, #36]	; 0x24
   52e6c:	mov	r4, r0
   52e70:	cmp	r3, r2
   52e74:	mov	r5, r1
   52e78:	beq	52e9c <ftello64@plt+0x3c95c>
   52e7c:	cmp	r2, r3
   52e80:	bls	52eb4 <ftello64@plt+0x3c974>
   52e84:	ldr	r2, [r4, #48]	; 0x30
   52e88:	add	r1, r3, #1
   52e8c:	str	r1, [r4, #44]	; 0x2c
   52e90:	mov	r0, #0
   52e94:	strb	r5, [r2, r3]
   52e98:	pop	{r4, r5, r6, pc}
   52e9c:	bl	50b4c <ftello64@plt+0x3a60c>
   52ea0:	cmp	r0, #0
   52ea4:	popne	{r4, r5, r6, pc}
   52ea8:	ldr	r3, [r4, #44]	; 0x2c
   52eac:	ldr	r2, [r4, #36]	; 0x24
   52eb0:	b	52e7c <ftello64@plt+0x3c93c>
   52eb4:	ldr	r3, [pc, #20]	; 52ed0 <ftello64@plt+0x3c990>
   52eb8:	ldr	r2, [pc, #20]	; 52ed4 <ftello64@plt+0x3c994>
   52ebc:	ldr	r1, [pc, #20]	; 52ed8 <ftello64@plt+0x3c998>
   52ec0:	ldr	r0, [pc, #20]	; 52edc <ftello64@plt+0x3c99c>
   52ec4:	bl	16504 <__assert_fail@plt>
   52ec8:	ldr	r0, [pc, #16]	; 52ee0 <ftello64@plt+0x3c9a0>
   52ecc:	bl	488a8 <ftello64@plt+0x32368>
   52ed0:	andeq	ip, r6, r4, ror #18
   52ed4:	andeq	r0, r0, r5, asr #16
   52ed8:	andeq	ip, r6, ip, ror #20
   52edc:	ldrdeq	sp, [r6], -ip
   52ee0:	andeq	sp, r6, ip, lsr #5
   52ee4:	ldr	r3, [r0]
   52ee8:	push	{r4, r5, r6, r7, r8, lr}
   52eec:	cmp	r3, #1
   52ef0:	bls	52f80 <ftello64@plt+0x3ca40>
   52ef4:	cmp	r2, #0
   52ef8:	mov	r5, r0
   52efc:	mov	r7, r1
   52f00:	mov	r6, r2
   52f04:	beq	52f4c <ftello64@plt+0x3ca0c>
   52f08:	ldr	r3, [r5, #44]	; 0x2c
   52f0c:	ldr	r4, [r5, #36]	; 0x24
   52f10:	cmp	r3, r4
   52f14:	bcs	52f54 <ftello64@plt+0x3ca14>
   52f18:	sub	r4, r4, r3
   52f1c:	cmp	r4, r6
   52f20:	ldr	r0, [r5, #48]	; 0x30
   52f24:	movcs	r4, r6
   52f28:	add	r0, r0, r3
   52f2c:	mov	r2, r4
   52f30:	mov	r1, r7
   52f34:	bl	15610 <memcpy@plt>
   52f38:	ldr	r3, [r5, #44]	; 0x2c
   52f3c:	subs	r6, r6, r4
   52f40:	add	r3, r3, r4
   52f44:	str	r3, [r5, #44]	; 0x2c
   52f48:	bne	52f68 <ftello64@plt+0x3ca28>
   52f4c:	mov	r0, #0
   52f50:	pop	{r4, r5, r6, r7, r8, pc}
   52f54:	mov	r0, r5
   52f58:	bl	50b4c <ftello64@plt+0x3a60c>
   52f5c:	cmp	r0, #0
   52f60:	beq	52f08 <ftello64@plt+0x3c9c8>
   52f64:	pop	{r4, r5, r6, r7, r8, pc}
   52f68:	mov	r0, r5
   52f6c:	bl	50b4c <ftello64@plt+0x3a60c>
   52f70:	cmp	r0, #0
   52f74:	popne	{r4, r5, r6, r7, r8, pc}
   52f78:	add	r7, r7, r4
   52f7c:	b	52f08 <ftello64@plt+0x3c9c8>
   52f80:	ldr	r0, [pc]	; 52f88 <ftello64@plt+0x3ca48>
   52f84:	bl	488a8 <ftello64@plt+0x32368>
   52f88:	strdeq	sp, [r6], -r4
   52f8c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52f90:	mov	r6, r3
   52f94:	ldr	r3, [sp, #40]	; 0x28
   52f98:	cmp	r1, #3
   52f9c:	mov	r5, r0
   52fa0:	mov	r7, r2
   52fa4:	ldr	fp, [r3]
   52fa8:	beq	53158 <ftello64@plt+0x3cc18>
   52fac:	cmp	r1, #4
   52fb0:	beq	53004 <ftello64@plt+0x3cac4>
   52fb4:	cmp	r1, #1
   52fb8:	beq	535b8 <ftello64@plt+0x3d078>
   52fbc:	cmp	r1, #5
   52fc0:	beq	53608 <ftello64@plt+0x3d0c8>
   52fc4:	cmp	r1, #2
   52fc8:	movne	r9, #0
   52fcc:	bne	530b4 <ftello64@plt+0x3cb74>
   52fd0:	ldr	r3, [r0]
   52fd4:	cmp	r3, #2
   52fd8:	beq	53660 <ftello64@plt+0x3d120>
   52fdc:	ldr	r9, [r0, #4]
   52fe0:	cmp	r9, #0
   52fe4:	bne	53620 <ftello64@plt+0x3d0e0>
   52fe8:	ldr	r3, [pc, #2184]	; 53878 <ftello64@plt+0x3d338>
   52fec:	ldr	r3, [r3]
   52ff0:	cmp	r3, #0
   52ff4:	bne	53650 <ftello64@plt+0x3d110>
   52ff8:	mov	r0, r5
   52ffc:	bl	156a0 <gcry_free@plt>
   53000:	b	530b4 <ftello64@plt+0x3cb74>
   53004:	ldr	r2, [r0, #12]
   53008:	cmp	r2, #0
   5300c:	beq	537cc <ftello64@plt+0x3d28c>
   53010:	ldr	r2, [r0, #20]
   53014:	cmp	r2, #512	; 0x200
   53018:	add	r4, r2, fp
   5301c:	bhi	537dc <ftello64@plt+0x3d29c>
   53020:	ldr	r8, [pc, #2132]	; 5387c <ftello64@plt+0x3d33c>
   53024:	cmp	r4, r8
   53028:	ldrhi	sl, [pc, #2128]	; 53880 <ftello64@plt+0x3d340>
   5302c:	bls	532a8 <ftello64@plt+0x3cd68>
   53030:	cmp	r4, sl
   53034:	bls	53268 <ftello64@plt+0x3cd28>
   53038:	mov	r3, #1024	; 0x400
   5303c:	mov	r1, #10
   53040:	b	53048 <ftello64@plt+0x3cb08>
   53044:	mov	r1, r2
   53048:	lsl	r3, r3, #1
   5304c:	cmp	r4, r3
   53050:	add	r2, r1, #1
   53054:	bcs	53044 <ftello64@plt+0x3cb04>
   53058:	cmp	r1, #31
   5305c:	lsr	fp, r3, #1
   53060:	bgt	5383c <ftello64@plt+0x3d2fc>
   53064:	orr	r1, r1, #224	; 0xe0
   53068:	mov	r0, r7
   5306c:	bl	52e54 <ftello64@plt+0x3c914>
   53070:	ldr	r2, [r5, #20]
   53074:	cmp	r2, #0
   53078:	beq	530bc <ftello64@plt+0x3cb7c>
   5307c:	cmp	r2, #512	; 0x200
   53080:	bne	53850 <ftello64@plt+0x3d310>
   53084:	ldr	r1, [r5, #16]
   53088:	mov	r0, r7
   5308c:	bl	52ee4 <ftello64@plt+0x3c9a4>
   53090:	subs	r9, r0, #0
   53094:	bne	5314c <ftello64@plt+0x3cc0c>
   53098:	sub	r4, r4, #512	; 0x200
   5309c:	mov	r3, #0
   530a0:	cmp	r4, fp
   530a4:	str	r3, [r5, #20]
   530a8:	bhi	530c8 <ftello64@plt+0x3cb88>
   530ac:	cmp	r4, r3
   530b0:	bne	53274 <ftello64@plt+0x3cd34>
   530b4:	mov	r0, r9
   530b8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   530bc:	cmp	r4, fp
   530c0:	mov	r9, r2
   530c4:	bls	53274 <ftello64@plt+0x3cd34>
   530c8:	mov	r2, fp
   530cc:	mov	r1, r6
   530d0:	mov	r0, r7
   530d4:	bl	52ee4 <ftello64@plt+0x3c9a4>
   530d8:	cmp	r0, #0
   530dc:	bne	53290 <ftello64@plt+0x3cd50>
   530e0:	sub	r4, r4, fp
   530e4:	clz	r3, r9
   530e8:	lsr	r3, r3, #5
   530ec:	cmp	r4, r8
   530f0:	movls	r2, #0
   530f4:	andhi	r2, r3, #1
   530f8:	cmp	r2, #0
   530fc:	add	r6, r6, fp
   53100:	bne	53030 <ftello64@plt+0x3caf0>
   53104:	cmp	r4, #0
   53108:	moveq	r3, #0
   5310c:	cmp	r3, #0
   53110:	beq	530b4 <ftello64@plt+0x3cb74>
   53114:	ldr	r3, [r5, #20]
   53118:	cmp	r3, #0
   5311c:	bne	53828 <ftello64@plt+0x3d2e8>
   53120:	cmp	r4, r8
   53124:	bhi	53814 <ftello64@plt+0x3d2d4>
   53128:	ldr	r0, [r5, #16]
   5312c:	cmp	r0, #0
   53130:	beq	53630 <ftello64@plt+0x3d0f0>
   53134:	mov	r1, r6
   53138:	mov	r2, r4
   5313c:	bl	15610 <memcpy@plt>
   53140:	mov	r9, #0
   53144:	str	r4, [r5, #20]
   53148:	b	530b4 <ftello64@plt+0x3cb74>
   5314c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   53150:	uxth	r9, r0
   53154:	b	53098 <ftello64@plt+0x3cb58>
   53158:	cmp	fp, #0
   5315c:	beq	53864 <ftello64@plt+0x3d324>
   53160:	ldr	r9, [r0, #28]
   53164:	cmp	r9, #0
   53168:	bne	5329c <ftello64@plt+0x3cd5c>
   5316c:	mov	r8, r9
   53170:	mov	sl, #2
   53174:	ldr	r2, [r5, #4]
   53178:	cmp	r2, #0
   5317c:	bne	53204 <ftello64@plt+0x3ccc4>
   53180:	ldr	r3, [r5, #12]
   53184:	cmp	r3, #2
   53188:	beq	533e0 <ftello64@plt+0x3cea0>
   5318c:	cmp	r3, #0
   53190:	beq	537bc <ftello64@plt+0x3d27c>
   53194:	ldr	r0, [r5, #24]
   53198:	cmp	r0, #0
   5319c:	strne	r2, [r5, #24]
   531a0:	bne	531e8 <ftello64@plt+0x3cca8>
   531a4:	ldr	r3, [r7, #32]
   531a8:	cmp	r3, #0
   531ac:	bne	53378 <ftello64@plt+0x3ce38>
   531b0:	ldr	r1, [r7, #40]	; 0x28
   531b4:	ldr	r3, [r7, #44]	; 0x2c
   531b8:	cmp	r1, r3
   531bc:	bcs	53378 <ftello64@plt+0x3ce38>
   531c0:	ldr	r3, [r7, #16]
   531c4:	ldr	r2, [r7, #20]
   531c8:	ldr	r0, [r7, #48]	; 0x30
   531cc:	adds	r3, r3, #1
   531d0:	str	r3, [r7, #16]
   531d4:	adc	r2, r2, #0
   531d8:	add	r3, r1, #1
   531dc:	str	r2, [r7, #20]
   531e0:	str	r3, [r7, #40]	; 0x28
   531e4:	ldrb	r0, [r0, r1]
   531e8:	cmp	r0, #191	; 0xbf
   531ec:	bgt	5330c <ftello64@plt+0x3cdcc>
   531f0:	cmp	r0, #0
   531f4:	str	r0, [r5, #4]
   531f8:	mov	r2, r0
   531fc:	str	sl, [r5, #12]
   53200:	beq	533e0 <ftello64@plt+0x3cea0>
   53204:	cmp	r2, #0
   53208:	beq	53300 <ftello64@plt+0x3cdc0>
   5320c:	cmp	r2, fp
   53210:	movcc	r4, r2
   53214:	movcs	r4, fp
   53218:	mov	r2, r4
   5321c:	mov	r1, r6
   53220:	mov	r0, r7
   53224:	bl	52be0 <ftello64@plt+0x3c6a0>
   53228:	cmp	r4, r0
   5322c:	ble	532dc <ftello64@plt+0x3cd9c>
   53230:	cmn	r0, #1
   53234:	ldr	r3, [r5, #4]
   53238:	addne	fp, fp, r0
   5323c:	moveq	r0, #0
   53240:	add	r3, r0, r3
   53244:	mov	r2, fp
   53248:	mov	r1, r5
   5324c:	ldr	r0, [pc, #1584]	; 53884 <ftello64@plt+0x3d344>
   53250:	bl	487a0 <ftello64@plt+0x32260>
   53254:	mov	r9, #89	; 0x59
   53258:	ldr	r3, [sp, #40]	; 0x28
   5325c:	mov	r0, r9
   53260:	str	r8, [r3]
   53264:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53268:	mov	r1, #233	; 0xe9
   5326c:	mov	fp, #512	; 0x200
   53270:	b	53068 <ftello64@plt+0x3cb28>
   53274:	mov	r2, r4
   53278:	mov	r1, r6
   5327c:	mov	r0, r7
   53280:	bl	52ee4 <ftello64@plt+0x3c9a4>
   53284:	mov	fp, r4
   53288:	cmp	r0, #0
   5328c:	beq	530b4 <ftello64@plt+0x3cb74>
   53290:	bl	15d48 <gpg_err_code_from_syserror@plt>
   53294:	uxth	r9, r0
   53298:	b	530e0 <ftello64@plt+0x3cba0>
   5329c:	mov	r8, #0
   532a0:	mvn	r9, #0
   532a4:	b	53258 <ftello64@plt+0x3cd18>
   532a8:	ldr	r0, [r0, #16]
   532ac:	cmp	r0, #0
   532b0:	beq	536e4 <ftello64@plt+0x3d1a4>
   532b4:	mov	r1, r6
   532b8:	add	r0, r0, r2
   532bc:	mov	r2, fp
   532c0:	bl	15610 <memcpy@plt>
   532c4:	ldr	r2, [r5, #20]
   532c8:	mov	r9, #0
   532cc:	add	r3, r2, fp
   532d0:	str	r3, [r5, #20]
   532d4:	mov	r0, r9
   532d8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   532dc:	ldr	r2, [r5, #4]
   532e0:	subs	fp, fp, r0
   532e4:	sub	r2, r2, r0
   532e8:	add	r6, r6, r0
   532ec:	add	r8, r8, r0
   532f0:	str	r2, [r5, #4]
   532f4:	beq	53258 <ftello64@plt+0x3cd18>
   532f8:	cmp	r2, #0
   532fc:	bne	5320c <ftello64@plt+0x3cccc>
   53300:	cmp	fp, #0
   53304:	bne	53174 <ftello64@plt+0x3cc34>
   53308:	b	53258 <ftello64@plt+0x3cd18>
   5330c:	cmp	r0, #223	; 0xdf
   53310:	bgt	53398 <ftello64@plt+0x3ce58>
   53314:	ldr	r2, [r7, #32]
   53318:	sub	r3, r0, #192	; 0xc0
   5331c:	cmp	r2, #0
   53320:	lsl	r3, r3, #8
   53324:	str	r3, [r5, #4]
   53328:	bne	533b4 <ftello64@plt+0x3ce74>
   5332c:	ldr	r0, [r7, #40]	; 0x28
   53330:	ldr	r2, [r7, #44]	; 0x2c
   53334:	cmp	r0, r2
   53338:	bcs	533b4 <ftello64@plt+0x3ce74>
   5333c:	ldr	r2, [r7, #16]
   53340:	ldr	r1, [r7, #20]
   53344:	ldr	ip, [r7, #48]	; 0x30
   53348:	adds	r2, r2, #1
   5334c:	str	r2, [r7, #16]
   53350:	adc	r1, r1, #0
   53354:	add	r2, r0, #1
   53358:	str	r1, [r7, #20]
   5335c:	str	r2, [r7, #40]	; 0x28
   53360:	ldrb	r2, [ip, r0]
   53364:	add	r3, r3, #192	; 0xc0
   53368:	str	sl, [r5, #12]
   5336c:	add	r2, r2, r3
   53370:	str	r2, [r5, #4]
   53374:	b	53204 <ftello64@plt+0x3ccc4>
   53378:	mov	r0, r7
   5337c:	bl	52aec <ftello64@plt+0x3c5ac>
   53380:	cmn	r0, #1
   53384:	bne	531e8 <ftello64@plt+0x3cca8>
   53388:	ldr	r0, [pc, #1272]	; 53888 <ftello64@plt+0x3d348>
   5338c:	bl	487a0 <ftello64@plt+0x32260>
   53390:	mov	r9, #89	; 0x59
   53394:	b	53258 <ftello64@plt+0x3cd18>
   53398:	cmp	r0, #255	; 0xff
   5339c:	beq	533f8 <ftello64@plt+0x3ceb8>
   533a0:	and	r2, r0, #31
   533a4:	mov	r3, #1
   533a8:	lsl	r2, r3, r2
   533ac:	str	r2, [r5, #4]
   533b0:	b	53204 <ftello64@plt+0x3ccc4>
   533b4:	mov	r0, r7
   533b8:	bl	52aec <ftello64@plt+0x3c5ac>
   533bc:	cmn	r0, #1
   533c0:	beq	536d4 <ftello64@plt+0x3d194>
   533c4:	ldr	r2, [r5, #4]
   533c8:	str	sl, [r5, #12]
   533cc:	add	r2, r2, #192	; 0xc0
   533d0:	add	r2, r2, r0
   533d4:	cmp	r2, #0
   533d8:	str	r2, [r5, #4]
   533dc:	bne	53204 <ftello64@plt+0x3ccc4>
   533e0:	clz	r9, r8
   533e4:	mov	r3, #1
   533e8:	lsr	r9, r9, #5
   533ec:	rsb	r9, r9, #0
   533f0:	str	r3, [r5, #28]
   533f4:	b	53258 <ftello64@plt+0x3cd18>
   533f8:	ldr	r3, [r7, #32]
   533fc:	cmp	r3, #0
   53400:	bne	53504 <ftello64@plt+0x3cfc4>
   53404:	ldrd	r2, [r7, #40]	; 0x28
   53408:	cmp	r2, r3
   5340c:	bcs	53504 <ftello64@plt+0x3cfc4>
   53410:	ldr	r1, [r7, #16]
   53414:	ldr	r0, [r7, #20]
   53418:	ldr	ip, [r7, #48]	; 0x30
   5341c:	adds	r1, r1, #1
   53420:	str	r1, [r7, #16]
   53424:	adc	r0, r0, #0
   53428:	add	r1, r2, #1
   5342c:	str	r1, [r7, #40]	; 0x28
   53430:	str	r0, [r7, #20]
   53434:	ldrb	r2, [ip, r2]
   53438:	ldr	r1, [r7, #40]	; 0x28
   5343c:	cmp	r1, r3
   53440:	lsl	r2, r2, #24
   53444:	str	r2, [r5, #4]
   53448:	bcs	53530 <ftello64@plt+0x3cff0>
   5344c:	ldr	r0, [r7, #16]
   53450:	ldr	ip, [r7, #20]
   53454:	ldr	lr, [r7, #48]	; 0x30
   53458:	adds	r0, r0, #1
   5345c:	str	r0, [r7, #16]
   53460:	adc	ip, ip, #0
   53464:	add	r0, r1, #1
   53468:	str	r0, [r7, #40]	; 0x28
   5346c:	str	ip, [r7, #20]
   53470:	ldrb	r1, [lr, r1]
   53474:	orr	r2, r2, r1, lsl #16
   53478:	ldr	r1, [r7, #40]	; 0x28
   5347c:	str	r2, [r5, #4]
   53480:	cmp	r1, r3
   53484:	bcs	53568 <ftello64@plt+0x3d028>
   53488:	ldr	r0, [r7, #16]
   5348c:	ldr	ip, [r7, #20]
   53490:	ldr	lr, [r7, #48]	; 0x30
   53494:	adds	r0, r0, #1
   53498:	str	r0, [r7, #16]
   5349c:	adc	ip, ip, #0
   534a0:	add	r0, r1, #1
   534a4:	str	r0, [r7, #40]	; 0x28
   534a8:	str	ip, [r7, #20]
   534ac:	ldrb	r1, [lr, r1]
   534b0:	orr	r2, r2, r1, lsl #8
   534b4:	ldr	r1, [r7, #40]	; 0x28
   534b8:	str	r2, [r5, #4]
   534bc:	cmp	r1, r3
   534c0:	bcs	535a0 <ftello64@plt+0x3d060>
   534c4:	ldr	r3, [r7, #16]
   534c8:	ldr	r0, [r7, #20]
   534cc:	ldr	ip, [r7, #48]	; 0x30
   534d0:	adds	r3, r3, #1
   534d4:	adc	r0, r0, #0
   534d8:	str	r3, [r7, #16]
   534dc:	add	r3, r1, #1
   534e0:	str	r0, [r7, #20]
   534e4:	str	r3, [r7, #40]	; 0x28
   534e8:	ldrb	r0, [ip, r1]
   534ec:	orr	r2, r0, r2
   534f0:	cmp	r2, #0
   534f4:	str	r2, [r5, #4]
   534f8:	str	sl, [r5, #12]
   534fc:	bne	53204 <ftello64@plt+0x3ccc4>
   53500:	b	533e0 <ftello64@plt+0x3cea0>
   53504:	mov	r0, r7
   53508:	bl	52aec <ftello64@plt+0x3c5ac>
   5350c:	ldr	r3, [r7, #32]
   53510:	cmp	r3, #0
   53514:	lsl	r2, r0, #24
   53518:	str	r2, [r5, #4]
   5351c:	bne	53530 <ftello64@plt+0x3cff0>
   53520:	ldr	r3, [r7, #44]	; 0x2c
   53524:	ldr	r1, [r7, #40]	; 0x28
   53528:	cmp	r1, r3
   5352c:	bcc	5344c <ftello64@plt+0x3cf0c>
   53530:	mov	r0, r7
   53534:	bl	52aec <ftello64@plt+0x3c5ac>
   53538:	ldr	r2, [r7, #32]
   5353c:	ldr	r3, [r5, #4]
   53540:	cmp	r2, #0
   53544:	lsl	r2, r0, #16
   53548:	and	r2, r2, #16711680	; 0xff0000
   5354c:	orr	r2, r2, r3
   53550:	str	r2, [r5, #4]
   53554:	bne	53568 <ftello64@plt+0x3d028>
   53558:	ldr	r3, [r7, #44]	; 0x2c
   5355c:	ldr	r1, [r7, #40]	; 0x28
   53560:	cmp	r1, r3
   53564:	bcc	53488 <ftello64@plt+0x3cf48>
   53568:	mov	r0, r7
   5356c:	bl	52aec <ftello64@plt+0x3c5ac>
   53570:	ldr	r2, [r7, #32]
   53574:	ldr	r3, [r5, #4]
   53578:	cmp	r2, #0
   5357c:	lsl	r2, r0, #8
   53580:	uxth	r2, r2
   53584:	orr	r2, r2, r3
   53588:	str	r2, [r5, #4]
   5358c:	bne	535a0 <ftello64@plt+0x3d060>
   53590:	ldr	r3, [r7, #44]	; 0x2c
   53594:	ldr	r1, [r7, #40]	; 0x28
   53598:	cmp	r1, r3
   5359c:	bcc	534c4 <ftello64@plt+0x3cf84>
   535a0:	mov	r0, r7
   535a4:	bl	52aec <ftello64@plt+0x3c5ac>
   535a8:	cmn	r0, #1
   535ac:	beq	537ac <ftello64@plt+0x3d26c>
   535b0:	ldr	r2, [r5, #4]
   535b4:	b	534ec <ftello64@plt+0x3cfac>
   535b8:	ldr	r3, [pc, #696]	; 53878 <ftello64@plt+0x3d338>
   535bc:	ldr	r3, [r3]
   535c0:	cmp	r3, #0
   535c4:	bne	53640 <ftello64@plt+0x3d100>
   535c8:	ldr	r3, [r5, #12]
   535cc:	cmp	r3, #0
   535d0:	movne	r3, #0
   535d4:	strne	r3, [r5, #8]
   535d8:	bne	535f0 <ftello64@plt+0x3d0b0>
   535dc:	ldr	r3, [r5]
   535e0:	cmp	r3, #0
   535e4:	streq	r3, [r5, #4]
   535e8:	ldrne	r3, [r5, #4]
   535ec:	str	r3, [r5, #8]
   535f0:	mov	r9, #0
   535f4:	str	r9, [r5, #28]
   535f8:	str	r9, [r5, #16]
   535fc:	str	r9, [r5, #20]
   53600:	mov	r0, r9
   53604:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53608:	mov	r2, fp
   5360c:	mov	r0, r6
   53610:	ldr	r1, [pc, #628]	; 5388c <ftello64@plt+0x3d34c>
   53614:	bl	42fac <ftello64@plt+0x2ca6c>
   53618:	mov	r9, #0
   5361c:	b	530b4 <ftello64@plt+0x3cb74>
   53620:	ldr	r0, [pc, #616]	; 53890 <ftello64@plt+0x3d350>
   53624:	bl	487a0 <ftello64@plt+0x32260>
   53628:	mov	r9, #0
   5362c:	b	52fe8 <ftello64@plt+0x3caa8>
   53630:	mov	r0, #512	; 0x200
   53634:	bl	152e0 <gcry_xmalloc@plt>
   53638:	str	r0, [r5, #16]
   5363c:	b	53134 <ftello64@plt+0x3cbf4>
   53640:	mov	r1, r0
   53644:	ldr	r0, [pc, #584]	; 53894 <ftello64@plt+0x3d354>
   53648:	bl	488ec <ftello64@plt+0x323ac>
   5364c:	b	535c8 <ftello64@plt+0x3d088>
   53650:	mov	r1, r5
   53654:	ldr	r0, [pc, #572]	; 53898 <ftello64@plt+0x3d358>
   53658:	bl	488ec <ftello64@plt+0x323ac>
   5365c:	b	52ff8 <ftello64@plt+0x3cab8>
   53660:	ldr	r3, [r0, #12]
   53664:	cmp	r3, #0
   53668:	beq	53804 <ftello64@plt+0x3d2c4>
   5366c:	ldr	r4, [r0, #20]
   53670:	cmp	r4, #191	; 0xbf
   53674:	bls	53798 <ftello64@plt+0x3d258>
   53678:	cmp	r4, #8384	; 0x20c0
   5367c:	bcs	536f8 <ftello64@plt+0x3d1b8>
   53680:	sub	r6, r4, #192	; 0xc0
   53684:	mov	r0, r2
   53688:	lsr	r1, r6, #8
   5368c:	add	r1, r1, #192	; 0xc0
   53690:	bl	52e54 <ftello64@plt+0x3c914>
   53694:	cmp	r0, #0
   53698:	beq	537f0 <ftello64@plt+0x3d2b0>
   5369c:	bl	15e20 <__errno_location@plt>
   536a0:	ldr	r0, [r0]
   536a4:	bl	15ae4 <strerror@plt>
   536a8:	mov	r1, r0
   536ac:	ldr	r0, [pc, #488]	; 5389c <ftello64@plt+0x3d35c>
   536b0:	bl	487a0 <ftello64@plt+0x32260>
   536b4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   536b8:	uxth	r9, r0
   536bc:	ldr	r0, [r5, #16]
   536c0:	bl	156a0 <gcry_free@plt>
   536c4:	mov	r3, #0
   536c8:	str	r3, [r5, #16]
   536cc:	str	r3, [r5, #20]
   536d0:	b	52fe8 <ftello64@plt+0x3caa8>
   536d4:	ldr	r0, [pc, #452]	; 538a0 <ftello64@plt+0x3d360>
   536d8:	bl	487a0 <ftello64@plt+0x32260>
   536dc:	mov	r9, #89	; 0x59
   536e0:	b	53258 <ftello64@plt+0x3cd18>
   536e4:	mov	r0, #512	; 0x200
   536e8:	bl	152e0 <gcry_xmalloc@plt>
   536ec:	ldr	r2, [r5, #20]
   536f0:	str	r0, [r5, #16]
   536f4:	b	532b4 <ftello64@plt+0x3cd74>
   536f8:	mov	r1, #255	; 0xff
   536fc:	mov	r0, r2
   53700:	bl	52e54 <ftello64@plt+0x3c914>
   53704:	cmp	r0, #0
   53708:	bne	5369c <ftello64@plt+0x3d15c>
   5370c:	lsr	r1, r4, #24
   53710:	mov	r0, r7
   53714:	bl	52e54 <ftello64@plt+0x3c914>
   53718:	cmp	r0, #0
   5371c:	bne	5369c <ftello64@plt+0x3d15c>
   53720:	lsr	r1, r4, #16
   53724:	mov	r0, r7
   53728:	uxtb	r1, r1
   5372c:	bl	52e54 <ftello64@plt+0x3c914>
   53730:	cmp	r0, #0
   53734:	bne	5369c <ftello64@plt+0x3d15c>
   53738:	lsr	r1, r4, #8
   5373c:	mov	r0, r7
   53740:	uxtb	r1, r1
   53744:	bl	52e54 <ftello64@plt+0x3c914>
   53748:	cmp	r0, #0
   5374c:	bne	5369c <ftello64@plt+0x3d15c>
   53750:	uxtb	r1, r4
   53754:	mov	r0, r7
   53758:	bl	52e54 <ftello64@plt+0x3c914>
   5375c:	mov	r9, r0
   53760:	adds	r3, r4, #0
   53764:	movne	r3, #1
   53768:	cmp	r9, #0
   5376c:	movne	r3, #0
   53770:	cmp	r3, #0
   53774:	beq	5378c <ftello64@plt+0x3d24c>
   53778:	mov	r2, r4
   5377c:	mov	r0, r7
   53780:	ldr	r1, [r5, #16]
   53784:	bl	52ee4 <ftello64@plt+0x3c9a4>
   53788:	mov	r9, r0
   5378c:	cmp	r9, #0
   53790:	beq	536bc <ftello64@plt+0x3d17c>
   53794:	b	5369c <ftello64@plt+0x3d15c>
   53798:	mov	r1, r4
   5379c:	mov	r0, r2
   537a0:	bl	52e54 <ftello64@plt+0x3c914>
   537a4:	mov	r9, r0
   537a8:	b	53760 <ftello64@plt+0x3d220>
   537ac:	ldr	r0, [pc, #240]	; 538a4 <ftello64@plt+0x3d364>
   537b0:	bl	487a0 <ftello64@plt+0x32260>
   537b4:	mov	r9, #89	; 0x59
   537b8:	b	53258 <ftello64@plt+0x3cd18>
   537bc:	ldr	r2, [pc, #228]	; 538a8 <ftello64@plt+0x3d368>
   537c0:	ldr	r1, [pc, #228]	; 538ac <ftello64@plt+0x3d36c>
   537c4:	ldr	r0, [pc, #228]	; 538b0 <ftello64@plt+0x3d370>
   537c8:	bl	48b00 <ftello64@plt+0x325c0>
   537cc:	ldr	r2, [pc, #212]	; 538a8 <ftello64@plt+0x3d368>
   537d0:	ldr	r1, [pc, #220]	; 538b4 <ftello64@plt+0x3d374>
   537d4:	ldr	r0, [pc, #212]	; 538b0 <ftello64@plt+0x3d370>
   537d8:	bl	48b00 <ftello64@plt+0x325c0>
   537dc:	ldr	r3, [pc, #212]	; 538b8 <ftello64@plt+0x3d378>
   537e0:	ldr	r2, [pc, #212]	; 538bc <ftello64@plt+0x3d37c>
   537e4:	ldr	r1, [pc, #196]	; 538b0 <ftello64@plt+0x3d370>
   537e8:	ldr	r0, [pc, #208]	; 538c0 <ftello64@plt+0x3d380>
   537ec:	bl	16504 <__assert_fail@plt>
   537f0:	uxtb	r1, r6
   537f4:	mov	r0, r7
   537f8:	bl	52e54 <ftello64@plt+0x3c914>
   537fc:	mov	r9, r0
   53800:	b	53760 <ftello64@plt+0x3d220>
   53804:	ldr	r2, [pc, #156]	; 538a8 <ftello64@plt+0x3d368>
   53808:	ldr	r1, [pc, #180]	; 538c4 <ftello64@plt+0x3d384>
   5380c:	ldr	r0, [pc, #156]	; 538b0 <ftello64@plt+0x3d370>
   53810:	bl	48b00 <ftello64@plt+0x325c0>
   53814:	ldr	r3, [pc, #156]	; 538b8 <ftello64@plt+0x3d378>
   53818:	ldr	r2, [pc, #168]	; 538c8 <ftello64@plt+0x3d388>
   5381c:	ldr	r1, [pc, #140]	; 538b0 <ftello64@plt+0x3d370>
   53820:	ldr	r0, [pc, #164]	; 538cc <ftello64@plt+0x3d38c>
   53824:	bl	16504 <__assert_fail@plt>
   53828:	ldr	r3, [pc, #136]	; 538b8 <ftello64@plt+0x3d378>
   5382c:	mov	r2, #964	; 0x3c4
   53830:	ldr	r1, [pc, #120]	; 538b0 <ftello64@plt+0x3d370>
   53834:	ldr	r0, [pc, #148]	; 538d0 <ftello64@plt+0x3d390>
   53838:	bl	16504 <__assert_fail@plt>
   5383c:	ldr	r3, [pc, #116]	; 538b8 <ftello64@plt+0x3d378>
   53840:	ldr	r2, [pc, #140]	; 538d4 <ftello64@plt+0x3d394>
   53844:	ldr	r1, [pc, #100]	; 538b0 <ftello64@plt+0x3d370>
   53848:	ldr	r0, [pc, #136]	; 538d8 <ftello64@plt+0x3d398>
   5384c:	bl	16504 <__assert_fail@plt>
   53850:	ldr	r3, [pc, #96]	; 538b8 <ftello64@plt+0x3d378>
   53854:	ldr	r2, [pc, #128]	; 538dc <ftello64@plt+0x3d39c>
   53858:	ldr	r1, [pc, #80]	; 538b0 <ftello64@plt+0x3d370>
   5385c:	ldr	r0, [pc, #124]	; 538e0 <ftello64@plt+0x3d3a0>
   53860:	bl	16504 <__assert_fail@plt>
   53864:	ldr	r3, [pc, #76]	; 538b8 <ftello64@plt+0x3d378>
   53868:	mov	r2, #796	; 0x31c
   5386c:	ldr	r1, [pc, #60]	; 538b0 <ftello64@plt+0x3d370>
   53870:	ldr	r0, [pc, #108]	; 538e4 <ftello64@plt+0x3d3a4>
   53874:	bl	16504 <__assert_fail@plt>
   53878:	andeq	r0, r8, ip, lsl pc
   5387c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   53880:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   53884:	muleq	r6, r8, r3
   53888:	andeq	sp, r6, r0, lsr #6
   5388c:	andeq	sp, r6, ip, asr r4
   53890:	andeq	sp, r6, ip, ror #8
   53894:	andeq	sp, r6, r4, asr #8
   53898:	andeq	sp, r6, ip, lsl #9
   5389c:	andeq	sp, r6, r4, lsr #9
   538a0:	andeq	sp, r6, r8, asr #6
   538a4:	andeq	sp, r6, r0, ror r3
   538a8:	andeq	ip, r6, r4, lsl #19
   538ac:	andeq	r0, r0, r5, ror r3
   538b0:	andeq	ip, r6, ip, ror #20
   538b4:	andeq	r0, r0, lr, asr #7
   538b8:	andeq	ip, r6, r4, ror r9
   538bc:	muleq	r0, r6, r3
   538c0:	andeq	sp, r6, ip, asr #7
   538c4:	andeq	r0, r0, r2, lsl r4
   538c8:	andeq	r0, r0, r5, asr #7
   538cc:	andeq	sp, r6, r4, lsr #8
   538d0:	andeq	sp, r6, r8, lsl r4
   538d4:	andeq	r0, r0, lr, lsr #7
   538d8:	strdeq	sp, [r6], -r0
   538dc:			; <UNDEFINED> instruction: 0x000003b3
   538e0:	strdeq	sp, [r6], -ip
   538e4:	andeq	sp, r6, ip, ror #5
   538e8:	ldr	r3, [r0]
   538ec:	push	{r4, r5, r6, lr}
   538f0:	cmp	r3, #1
   538f4:	bls	5391c <ftello64@plt+0x3d3dc>
   538f8:	mov	r4, r0
   538fc:	mov	r0, r1
   53900:	mov	r5, r1
   53904:	bl	15cb8 <strlen@plt>
   53908:	mov	r1, r5
   5390c:	mov	r2, r0
   53910:	mov	r0, r4
   53914:	pop	{r4, r5, r6, lr}
   53918:	b	52ee4 <ftello64@plt+0x3c9a4>
   5391c:	ldr	r0, [pc]	; 53924 <ftello64@plt+0x3d3e4>
   53920:	bl	488a8 <ftello64@plt+0x32368>
   53924:	andeq	sp, r6, r4, asr #9
   53928:	push	{r4, r5, r6, r7, r8, lr}
   5392c:	sub	sp, sp, #40	; 0x28
   53930:	ldr	r6, [pc, #152]	; 539d0 <ftello64@plt+0x3d490>
   53934:	mov	r4, r0
   53938:	mov	r8, r1
   5393c:	ldr	r3, [r6]
   53940:	mov	r7, r2
   53944:	str	r3, [sp, #36]	; 0x24
   53948:	b	53950 <ftello64@plt+0x3d410>
   5394c:	mov	r4, r3
   53950:	mov	r0, r4
   53954:	bl	50b4c <ftello64@plt+0x3a60c>
   53958:	cmp	r0, #0
   5395c:	bne	539a4 <ftello64@plt+0x3d464>
   53960:	ldr	r3, [r4, #76]	; 0x4c
   53964:	cmp	r3, #0
   53968:	bne	5394c <ftello64@plt+0x3d40c>
   5396c:	ldr	r5, [r4, #44]	; 0x2c
   53970:	mov	r0, r8
   53974:	cmp	r5, r7
   53978:	movcs	r5, r7
   5397c:	mov	r2, r5
   53980:	ldr	r1, [r4, #48]	; 0x30
   53984:	bl	15610 <memcpy@plt>
   53988:	ldr	r2, [sp, #36]	; 0x24
   5398c:	ldr	r3, [r6]
   53990:	mov	r0, r5
   53994:	cmp	r2, r3
   53998:	bne	539cc <ftello64@plt+0x3d48c>
   5399c:	add	sp, sp, #40	; 0x28
   539a0:	pop	{r4, r5, r6, r7, r8, pc}
   539a4:	add	r1, sp, #4
   539a8:	mov	r0, r4
   539ac:	ldr	r5, [r4, #80]	; 0x50
   539b0:	ldr	r6, [r4, #84]	; 0x54
   539b4:	bl	511c0 <ftello64@plt+0x3ac80>
   539b8:	mov	r2, r6
   539bc:	mov	r1, r5
   539c0:	mov	r3, r0
   539c4:	ldr	r0, [pc, #8]	; 539d4 <ftello64@plt+0x3d494>
   539c8:	bl	488a8 <ftello64@plt+0x32368>
   539cc:	bl	15748 <__stack_chk_fail@plt>
   539d0:	andeq	pc, r7, r8, lsl #15
   539d4:	strdeq	sp, [r6], -r4
   539d8:	ldr	r3, [r1]
   539dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   539e0:	cmp	r3, #1
   539e4:	bhi	53a9c <ftello64@plt+0x3d55c>
   539e8:	ldr	r3, [r0]
   539ec:	mov	r8, r0
   539f0:	cmp	r3, #2
   539f4:	bne	53a88 <ftello64@plt+0x3d548>
   539f8:	ldr	r5, [r0, #56]	; 0x38
   539fc:	cmp	r5, #0
   53a00:	mvnne	r7, #0
   53a04:	bne	53a70 <ftello64@plt+0x3d530>
   53a08:	mov	r0, #32768	; 0x8000
   53a0c:	mov	r9, r1
   53a10:	bl	152e0 <gcry_xmalloc@plt>
   53a14:	mov	r7, r5
   53a18:	mov	r6, r0
   53a1c:	b	53a44 <ftello64@plt+0x3d504>
   53a20:	cmp	r5, r0
   53a24:	mov	r2, r0
   53a28:	mov	r1, r6
   53a2c:	mov	r0, r8
   53a30:	movcc	r5, r4
   53a34:	bl	52ee4 <ftello64@plt+0x3c9a4>
   53a38:	cmp	r0, #0
   53a3c:	bne	53a60 <ftello64@plt+0x3d520>
   53a40:	add	r7, r7, r4
   53a44:	mov	r2, #32768	; 0x8000
   53a48:	mov	r1, r6
   53a4c:	mov	r0, r9
   53a50:	bl	52be0 <ftello64@plt+0x3c6a0>
   53a54:	cmn	r0, #1
   53a58:	mov	r4, r0
   53a5c:	bne	53a20 <ftello64@plt+0x3d4e0>
   53a60:	cmp	r5, #0
   53a64:	bne	53a78 <ftello64@plt+0x3d538>
   53a68:	mov	r0, r6
   53a6c:	bl	156a0 <gcry_free@plt>
   53a70:	mov	r0, r7
   53a74:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   53a78:	mov	r1, r5
   53a7c:	mov	r0, r6
   53a80:	bl	499e8 <ftello64@plt+0x334a8>
   53a84:	b	53a68 <ftello64@plt+0x3d528>
   53a88:	ldr	r3, [pc, #32]	; 53ab0 <ftello64@plt+0x3d570>
   53a8c:	ldr	r2, [pc, #32]	; 53ab4 <ftello64@plt+0x3d574>
   53a90:	ldr	r1, [pc, #32]	; 53ab8 <ftello64@plt+0x3d578>
   53a94:	ldr	r0, [pc, #32]	; 53abc <ftello64@plt+0x3d57c>
   53a98:	bl	16504 <__assert_fail@plt>
   53a9c:	ldr	r3, [pc, #12]	; 53ab0 <ftello64@plt+0x3d570>
   53aa0:	ldr	r2, [pc, #24]	; 53ac0 <ftello64@plt+0x3d580>
   53aa4:	ldr	r1, [pc, #12]	; 53ab8 <ftello64@plt+0x3d578>
   53aa8:	ldr	r0, [pc, #20]	; 53ac4 <ftello64@plt+0x3d584>
   53aac:	bl	16504 <__assert_fail@plt>
   53ab0:	muleq	r6, r4, r9
   53ab4:	andeq	r0, r0, pc, lsr #17
   53ab8:	andeq	ip, r6, ip, ror #20
   53abc:	andeq	sp, r6, ip, ror r5
   53ac0:	andeq	r0, r0, lr, lsr #17
   53ac4:	andeq	sp, r6, ip, lsr r5
   53ac8:	ldr	r3, [r0]
   53acc:	push	{r4, lr}
   53ad0:	cmp	r3, #1
   53ad4:	bls	53b08 <ftello64@plt+0x3d5c8>
   53ad8:	ldr	r3, [r0, #76]	; 0x4c
   53adc:	mov	r4, r0
   53ae0:	cmp	r3, #0
   53ae4:	popeq	{r4, pc}
   53ae8:	mov	r2, #0
   53aec:	ldr	r1, [r4, #60]	; 0x3c
   53af0:	mov	r0, r4
   53af4:	bl	5284c <ftello64@plt+0x3c30c>
   53af8:	ldr	r3, [r4, #76]	; 0x4c
   53afc:	cmp	r3, #0
   53b00:	bne	53ae8 <ftello64@plt+0x3d5a8>
   53b04:	pop	{r4, pc}
   53b08:	ldr	r0, [pc]	; 53b10 <ftello64@plt+0x3d5d0>
   53b0c:	bl	488a8 <ftello64@plt+0x32368>
   53b10:			; <UNDEFINED> instruction: 0x0006d5bc
   53b14:	ldr	r3, [r1]
   53b18:	push	{r4, r5, r6, lr}
   53b1c:	sub	r3, r3, #2
   53b20:	cmp	r3, #1
   53b24:	bhi	53b5c <ftello64@plt+0x3d61c>
   53b28:	ldr	r3, [r0]
   53b2c:	mov	r5, r0
   53b30:	sub	r3, r3, #2
   53b34:	cmp	r3, #1
   53b38:	bhi	53b70 <ftello64@plt+0x3d630>
   53b3c:	mov	r4, r1
   53b40:	mov	r0, r1
   53b44:	bl	53ac8 <ftello64@plt+0x3d588>
   53b48:	mov	r0, r5
   53b4c:	ldr	r2, [r4, #44]	; 0x2c
   53b50:	ldr	r1, [r4, #48]	; 0x30
   53b54:	pop	{r4, r5, r6, lr}
   53b58:	b	52ee4 <ftello64@plt+0x3c9a4>
   53b5c:	ldr	r3, [pc, #32]	; 53b84 <ftello64@plt+0x3d644>
   53b60:	mov	r2, #2176	; 0x880
   53b64:	ldr	r1, [pc, #28]	; 53b88 <ftello64@plt+0x3d648>
   53b68:	ldr	r0, [pc, #28]	; 53b8c <ftello64@plt+0x3d64c>
   53b6c:	bl	16504 <__assert_fail@plt>
   53b70:	ldr	r3, [pc, #12]	; 53b84 <ftello64@plt+0x3d644>
   53b74:	ldr	r2, [pc, #20]	; 53b90 <ftello64@plt+0x3d650>
   53b78:	ldr	r1, [pc, #8]	; 53b88 <ftello64@plt+0x3d648>
   53b7c:	ldr	r0, [pc, #16]	; 53b94 <ftello64@plt+0x3d654>
   53b80:	bl	16504 <__assert_fail@plt>
   53b84:	andeq	ip, r6, r0, lsr #19
   53b88:	andeq	ip, r6, ip, ror #20
   53b8c:	andeq	sp, r6, ip, ror #11
   53b90:	andeq	r0, r0, r1, lsl #17
   53b94:	andeq	sp, r6, ip, lsr #12
   53b98:	push	{r4, r5, lr}
   53b9c:	orrs	ip, r2, r3
   53ba0:	ldr	r1, [r0, #24]
   53ba4:	ldr	lr, [r0, #16]
   53ba8:	ldr	ip, [r0, #28]
   53bac:	ldr	r5, [r0, #20]
   53bb0:	strd	r2, [r0, #8]
   53bb4:	movne	r4, #1
   53bb8:	moveq	r4, #0
   53bbc:	mov	r2, #0
   53bc0:	adds	r1, r1, lr
   53bc4:	mov	r3, #0
   53bc8:	adc	ip, ip, r5
   53bcc:	str	r4, [r0, #32]
   53bd0:	str	r1, [r0, #24]
   53bd4:	str	ip, [r0, #28]
   53bd8:	strd	r2, [r0, #16]
   53bdc:	pop	{r4, r5, pc}
   53be0:	push	{r4, lr}
   53be4:	sub	sp, sp, #112	; 0x70
   53be8:	ldr	r4, [pc, #156]	; 53c8c <ftello64@plt+0x3d74c>
   53bec:	cmp	r1, #0
   53bf0:	ldr	r3, [r4]
   53bf4:	str	r3, [sp, #108]	; 0x6c
   53bf8:	movne	r3, #0
   53bfc:	strne	r3, [r1]
   53c00:	b	53c08 <ftello64@plt+0x3d6c8>
   53c04:	mov	r0, r3
   53c08:	ldr	r3, [r0, #76]	; 0x4c
   53c0c:	cmp	r3, #0
   53c10:	bne	53c04 <ftello64@plt+0x3d6c4>
   53c14:	ldr	r2, [r0, #60]	; 0x3c
   53c18:	ldr	r3, [pc, #112]	; 53c90 <ftello64@plt+0x3d750>
   53c1c:	cmp	r2, r3
   53c20:	movne	r0, #0
   53c24:	movne	r1, #0
   53c28:	beq	53c44 <ftello64@plt+0x3d704>
   53c2c:	ldr	r2, [sp, #108]	; 0x6c
   53c30:	ldr	r3, [r4]
   53c34:	cmp	r2, r3
   53c38:	bne	53c88 <ftello64@plt+0x3d748>
   53c3c:	add	sp, sp, #112	; 0x70
   53c40:	pop	{r4, pc}
   53c44:	ldr	r3, [r0, #64]	; 0x40
   53c48:	mov	r2, sp
   53c4c:	mov	r0, #3
   53c50:	ldr	r1, [r3]
   53c54:	bl	15898 <__fxstat64@plt>
   53c58:	cmp	r0, #0
   53c5c:	ldrdeq	r0, [sp, #48]	; 0x30
   53c60:	beq	53c2c <ftello64@plt+0x3d6ec>
   53c64:	bl	15e20 <__errno_location@plt>
   53c68:	ldr	r0, [r0]
   53c6c:	bl	15ae4 <strerror@plt>
   53c70:	mov	r1, r0
   53c74:	ldr	r0, [pc, #24]	; 53c94 <ftello64@plt+0x3d754>
   53c78:	bl	487a0 <ftello64@plt+0x32260>
   53c7c:	mov	r0, #0
   53c80:	mov	r1, #0
   53c84:	b	53c2c <ftello64@plt+0x3d6ec>
   53c88:	bl	15748 <__stack_chk_fail@plt>
   53c8c:	andeq	pc, r7, r8, lsl #15
   53c90:	andeq	r0, r5, r8, ror #24
   53c94:	andeq	sp, r6, r8, ror #12
   53c98:	b	53ca0 <ftello64@plt+0x3d760>
   53c9c:	mov	r0, r3
   53ca0:	ldr	r3, [r0, #76]	; 0x4c
   53ca4:	cmp	r3, #0
   53ca8:	bne	53c9c <ftello64@plt+0x3d75c>
   53cac:	ldr	r3, [pc, #20]	; 53cc8 <ftello64@plt+0x3d788>
   53cb0:	ldr	r2, [r0, #60]	; 0x3c
   53cb4:	cmp	r2, r3
   53cb8:	ldreq	r3, [r0, #64]	; 0x40
   53cbc:	ldreq	r0, [r3]
   53cc0:	mvnne	r0, #0
   53cc4:	bx	lr
   53cc8:	andeq	r0, r5, r8, ror #24
   53ccc:	ldr	r3, [r0, #24]
   53cd0:	ldr	r2, [r0, #16]
   53cd4:	ldr	ip, [r0, #28]
   53cd8:	ldr	r1, [r0, #20]
   53cdc:	adds	r0, r3, r2
   53ce0:	adc	r1, ip, r1
   53ce4:	bx	lr
   53ce8:	push	{r4, r5, r6, r7, lr}
   53cec:	mov	r7, r3
   53cf0:	ldr	r3, [r0]
   53cf4:	sub	sp, sp, #12
   53cf8:	bics	r3, r3, #2
   53cfc:	mov	r4, r0
   53d00:	mov	r6, r2
   53d04:	beq	53d78 <ftello64@plt+0x3d838>
   53d08:	ldr	r3, [r4, #76]	; 0x4c
   53d0c:	mov	r0, #0
   53d10:	mov	r1, #0
   53d14:	cmp	r3, #0
   53d18:	mov	r3, #0
   53d1c:	strd	r6, [r4, #24]
   53d20:	strd	r0, [r4, #16]
   53d24:	strd	r0, [r4, #8]
   53d28:	str	r3, [r4, #40]	; 0x28
   53d2c:	str	r3, [r4, #32]
   53d30:	str	r3, [r4, #56]	; 0x38
   53d34:	beq	53d68 <ftello64@plt+0x3d828>
   53d38:	ldr	r0, [pc, #172]	; 53dec <ftello64@plt+0x3d8ac>
   53d3c:	bl	488ec <ftello64@plt+0x323ac>
   53d40:	ldr	r3, [r4, #76]	; 0x4c
   53d44:	cmp	r3, #0
   53d48:	beq	53d68 <ftello64@plt+0x3d828>
   53d4c:	mov	r2, #0
   53d50:	ldr	r1, [r4, #60]	; 0x3c
   53d54:	mov	r0, r4
   53d58:	bl	5284c <ftello64@plt+0x3c30c>
   53d5c:	ldr	r3, [r4, #76]	; 0x4c
   53d60:	cmp	r3, #0
   53d64:	bne	53d4c <ftello64@plt+0x3d80c>
   53d68:	mov	r0, #0
   53d6c:	add	sp, sp, #12
   53d70:	pop	{r4, r5, r6, r7, pc}
   53d74:	mov	r4, r5
   53d78:	ldr	r5, [r4, #76]	; 0x4c
   53d7c:	cmp	r5, #0
   53d80:	bne	53d74 <ftello64@plt+0x3d834>
   53d84:	ldr	r3, [pc, #100]	; 53df0 <ftello64@plt+0x3d8b0>
   53d88:	ldr	r2, [r4, #60]	; 0x3c
   53d8c:	cmp	r2, r3
   53d90:	bne	53de4 <ftello64@plt+0x3d8a4>
   53d94:	ldr	r1, [r4, #64]	; 0x40
   53d98:	mov	r2, r6
   53d9c:	mov	r3, r7
   53da0:	ldr	r0, [r1]
   53da4:	str	r5, [sp]
   53da8:	bl	15904 <lseek64@plt>
   53dac:	mvn	r3, #0
   53db0:	mvn	r2, #0
   53db4:	cmp	r1, r3
   53db8:	cmpeq	r0, r2
   53dbc:	strne	r5, [r4, #44]	; 0x2c
   53dc0:	bne	53d08 <ftello64@plt+0x3d7c8>
   53dc4:	bl	15e20 <__errno_location@plt>
   53dc8:	ldr	r0, [r0]
   53dcc:	bl	15ae4 <strerror@plt>
   53dd0:	mov	r1, r0
   53dd4:	ldr	r0, [pc, #24]	; 53df4 <ftello64@plt+0x3d8b4>
   53dd8:	bl	487a0 <ftello64@plt+0x32260>
   53ddc:	mvn	r0, #0
   53de0:	b	53d6c <ftello64@plt+0x3d82c>
   53de4:	mvn	r0, #0
   53de8:	b	53d6c <ftello64@plt+0x3d82c>
   53dec:	muleq	r6, r0, r6
   53df0:	andeq	r0, r5, r8, ror #24
   53df4:	andeq	sp, r6, ip, ror r6
   53df8:	ldr	r3, [r0, #72]	; 0x48
   53dfc:	cmp	r3, #0
   53e00:	beq	53e0c <ftello64@plt+0x3d8cc>
   53e04:	mov	r0, r3
   53e08:	bx	lr
   53e0c:	b	51be4 <ftello64@plt+0x3b6a4>
   53e10:	cmp	r0, #0
   53e14:	bxeq	lr
   53e18:	ldr	r2, [r0, #76]	; 0x4c
   53e1c:	cmp	r2, #0
   53e20:	bne	53e2c <ftello64@plt+0x3d8ec>
   53e24:	b	53e50 <ftello64@plt+0x3d910>
   53e28:	mov	r2, r3
   53e2c:	ldr	r3, [r2, #76]	; 0x4c
   53e30:	cmp	r3, #0
   53e34:	bne	53e28 <ftello64@plt+0x3d8e8>
   53e38:	ldr	r3, [pc, #36]	; 53e64 <ftello64@plt+0x3d924>
   53e3c:	ldr	r1, [r2, #60]	; 0x3c
   53e40:	cmp	r1, r3
   53e44:	beq	53e58 <ftello64@plt+0x3d918>
   53e48:	mov	r0, #0
   53e4c:	bx	lr
   53e50:	mov	r2, r0
   53e54:	b	53e38 <ftello64@plt+0x3d8f8>
   53e58:	ldr	r0, [r2, #64]	; 0x40
   53e5c:	add	r0, r0, #20
   53e60:	bx	lr
   53e64:	andeq	r0, r5, r8, ror #24
   53e68:	cmp	r0, #0
   53e6c:	beq	53ea0 <ftello64@plt+0x3d960>
   53e70:	ldr	r2, [r0, #76]	; 0x4c
   53e74:	cmp	r2, #0
   53e78:	bne	53e84 <ftello64@plt+0x3d944>
   53e7c:	b	53ebc <ftello64@plt+0x3d97c>
   53e80:	mov	r2, r3
   53e84:	ldr	r3, [r2, #76]	; 0x4c
   53e88:	cmp	r3, #0
   53e8c:	bne	53e80 <ftello64@plt+0x3d940>
   53e90:	ldr	r3, [pc, #44]	; 53ec4 <ftello64@plt+0x3d984>
   53e94:	ldr	r1, [r2, #60]	; 0x3c
   53e98:	cmp	r1, r3
   53e9c:	beq	53ea8 <ftello64@plt+0x3d968>
   53ea0:	ldr	r0, [pc, #32]	; 53ec8 <ftello64@plt+0x3d988>
   53ea4:	bx	lr
   53ea8:	ldr	r0, [r2, #64]	; 0x40
   53eac:	ldr	r3, [pc, #20]	; 53ec8 <ftello64@plt+0x3d988>
   53eb0:	adds	r0, r0, #20
   53eb4:	moveq	r0, r3
   53eb8:	bx	lr
   53ebc:	mov	r2, r0
   53ec0:	b	53e90 <ftello64@plt+0x3d950>
   53ec4:	andeq	r0, r5, r8, ror #24
   53ec8:	andeq	sp, r6, r8, asr #13
   53ecc:	push	{r4, r5, r6, lr}
   53ed0:	subs	r5, r1, #0
   53ed4:	mov	r4, r0
   53ed8:	bne	53f14 <ftello64@plt+0x3d9d4>
   53edc:	ldr	r3, [r0]
   53ee0:	cmp	r3, #0
   53ee4:	beq	53f08 <ftello64@plt+0x3d9c8>
   53ee8:	ldr	r3, [pc, #124]	; 53f6c <ftello64@plt+0x3da2c>
   53eec:	ldr	r1, [r4, #60]	; 0x3c
   53ef0:	cmp	r1, r3
   53ef4:	bne	53f58 <ftello64@plt+0x3da18>
   53ef8:	mov	r0, r4
   53efc:	mov	r2, #0
   53f00:	pop	{r4, r5, r6, lr}
   53f04:	b	5284c <ftello64@plt+0x3c30c>
   53f08:	ldr	r0, [pc, #96]	; 53f70 <ftello64@plt+0x3da30>
   53f0c:	bl	488ec <ftello64@plt+0x323ac>
   53f10:	b	53ee8 <ftello64@plt+0x3d9a8>
   53f14:	mov	r1, #32
   53f18:	mov	r0, #1
   53f1c:	bl	1633c <gcry_xcalloc@plt>
   53f20:	ldr	r3, [r4]
   53f24:	mov	lr, #0
   53f28:	mov	r1, #1
   53f2c:	mov	ip, r0
   53f30:	mov	r2, ip
   53f34:	mov	r0, r4
   53f38:	str	r5, [ip, #24]
   53f3c:	str	r3, [ip]
   53f40:	str	r1, [ip, #12]
   53f44:	mov	r3, lr
   53f48:	str	lr, [ip, #4]
   53f4c:	ldr	r1, [pc, #24]	; 53f6c <ftello64@plt+0x3da2c>
   53f50:	pop	{r4, r5, r6, lr}
   53f54:	b	52634 <ftello64@plt+0x3c0f4>
   53f58:	ldr	r3, [pc, #20]	; 53f74 <ftello64@plt+0x3da34>
   53f5c:	mov	r2, #2528	; 0x9e0
   53f60:	ldr	r1, [pc, #16]	; 53f78 <ftello64@plt+0x3da38>
   53f64:	ldr	r0, [pc, #16]	; 53f7c <ftello64@plt+0x3da3c>
   53f68:	bl	48b28 <ftello64@plt+0x325e8>
   53f6c:	andeq	r2, r5, ip, lsl #31
   53f70:	andeq	sp, r6, ip, asr #13
   53f74:			; <UNDEFINED> instruction: 0x0006c9b4
   53f78:	andeq	ip, r6, ip, ror #20
   53f7c:	andeq	sp, r6, r0, lsl r7
   53f80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53f84:	sub	sp, sp, #12
   53f88:	ldr	r8, [r2]
   53f8c:	ldr	sl, [r1]
   53f90:	clz	ip, sl
   53f94:	lsr	ip, ip, #5
   53f98:	mov	r9, r2
   53f9c:	str	r3, [sp, #4]
   53fa0:	mov	r2, r3
   53fa4:	cmp	r8, #1
   53fa8:	movls	r3, ip
   53fac:	orrhi	r3, ip, #1
   53fb0:	cmp	r3, #0
   53fb4:	str	r1, [sp]
   53fb8:	mov	r4, r0
   53fbc:	ldr	r7, [r2]
   53fc0:	bne	53ff8 <ftello64@plt+0x3dab8>
   53fc4:	cmp	r7, #1
   53fc8:	bls	54190 <ftello64@plt+0x3dc50>
   53fcc:	cmp	r7, #256	; 0x100
   53fd0:	movcc	r8, r7
   53fd4:	movcs	r8, #256	; 0x100
   53fd8:	mov	r0, sl
   53fdc:	mov	r1, r8
   53fe0:	bl	15a90 <gcry_xrealloc@plt>
   53fe4:	ldr	r3, [sp]
   53fe8:	mov	sl, r0
   53fec:	str	r0, [r3]
   53ff0:	str	r8, [r9]
   53ff4:	b	54008 <ftello64@plt+0x3dac8>
   53ff8:	cmp	r8, #1
   53ffc:	orrls	ip, ip, #1
   54000:	cmp	ip, #0
   54004:	bne	53fcc <ftello64@plt+0x3da8c>
   54008:	mov	fp, sl
   5400c:	mov	r6, #0
   54010:	b	54064 <ftello64@plt+0x3db24>
   54014:	ldr	ip, [r4, #16]
   54018:	ldr	lr, [r4, #20]
   5401c:	ldr	r5, [r4, #48]	; 0x30
   54020:	adds	ip, ip, #1
   54024:	str	ip, [r4, #16]
   54028:	adc	lr, lr, #0
   5402c:	add	ip, r0, #1
   54030:	str	lr, [r4, #20]
   54034:	str	ip, [r4, #40]	; 0x28
   54038:	ldrb	ip, [r5, r0]
   5403c:	mov	r0, ip
   54040:	mov	r5, fp
   54044:	cmp	r0, #10
   54048:	add	r6, r6, #1
   5404c:	strb	ip, [r5], #1
   54050:	beq	54160 <ftello64@plt+0x3dc20>
   54054:	sub	r0, r8, #1
   54058:	cmp	r0, r6
   5405c:	beq	54098 <ftello64@plt+0x3db58>
   54060:	mov	fp, r5
   54064:	ldr	r0, [r4, #32]
   54068:	cmp	r0, #0
   5406c:	bne	54080 <ftello64@plt+0x3db40>
   54070:	ldr	r0, [r4, #40]	; 0x28
   54074:	ldr	ip, [r4, #44]	; 0x2c
   54078:	cmp	r0, ip
   5407c:	bcc	54014 <ftello64@plt+0x3dad4>
   54080:	mov	r0, r4
   54084:	bl	52aec <ftello64@plt+0x3c5ac>
   54088:	cmn	r0, #1
   5408c:	beq	54174 <ftello64@plt+0x3dc34>
   54090:	uxtb	ip, r0
   54094:	b	54040 <ftello64@plt+0x3db00>
   54098:	cmp	r8, r7
   5409c:	beq	540fc <ftello64@plt+0x3dbbc>
   540a0:	ldr	r3, [pc, #252]	; 541a4 <ftello64@plt+0x3dc64>
   540a4:	mov	r0, sl
   540a8:	cmp	r8, r3
   540ac:	movls	r3, #256	; 0x100
   540b0:	movhi	r3, #1024	; 0x400
   540b4:	add	r2, r8, r3
   540b8:	cmp	r7, r2
   540bc:	movcc	r8, r7
   540c0:	movcs	r8, r2
   540c4:	mov	r1, r8
   540c8:	bl	15a90 <gcry_xrealloc@plt>
   540cc:	ldr	r3, [sp]
   540d0:	mov	sl, r0
   540d4:	str	r0, [r3]
   540d8:	add	r5, r0, r6
   540dc:	str	r8, [r9]
   540e0:	b	54060 <ftello64@plt+0x3db20>
   540e4:	mov	r0, r4
   540e8:	bl	52aec <ftello64@plt+0x3c5ac>
   540ec:	cmn	r0, #1
   540f0:	beq	54144 <ftello64@plt+0x3dc04>
   540f4:	cmp	r0, #10
   540f8:	beq	54144 <ftello64@plt+0x3dc04>
   540fc:	ldr	r2, [r4, #32]
   54100:	cmp	r2, #0
   54104:	bne	540e4 <ftello64@plt+0x3dba4>
   54108:	ldr	r2, [r4, #40]	; 0x28
   5410c:	ldr	r0, [r4, #44]	; 0x2c
   54110:	cmp	r2, r0
   54114:	bcs	540e4 <ftello64@plt+0x3dba4>
   54118:	ldr	r0, [r4, #16]
   5411c:	ldr	ip, [r4, #20]
   54120:	ldr	lr, [r4, #48]	; 0x30
   54124:	adds	r0, r0, #1
   54128:	str	r0, [r4, #16]
   5412c:	adc	ip, ip, #0
   54130:	add	r0, r2, #1
   54134:	str	ip, [r4, #20]
   54138:	str	r0, [r4, #40]	; 0x28
   5413c:	ldrb	r0, [lr, r2]
   54140:	b	540f4 <ftello64@plt+0x3dbb4>
   54144:	cmp	sl, r5
   54148:	bcs	5417c <ftello64@plt+0x3dc3c>
   5414c:	ldr	r3, [sp, #4]
   54150:	mov	r1, #10
   54154:	mov	r2, #0
   54158:	strb	r1, [fp]
   5415c:	str	r2, [r3]
   54160:	mov	r3, #0
   54164:	mov	r0, r6
   54168:	strb	r3, [r5]
   5416c:	add	sp, sp, #12
   54170:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54174:	mov	r5, fp
   54178:	b	54160 <ftello64@plt+0x3dc20>
   5417c:	ldr	r3, [pc, #36]	; 541a8 <ftello64@plt+0x3dc68>
   54180:	ldr	r2, [pc, #36]	; 541ac <ftello64@plt+0x3dc6c>
   54184:	ldr	r1, [pc, #36]	; 541b0 <ftello64@plt+0x3dc70>
   54188:	ldr	r0, [pc, #36]	; 541b4 <ftello64@plt+0x3dc74>
   5418c:	bl	16504 <__assert_fail@plt>
   54190:	ldr	r3, [pc, #16]	; 541a8 <ftello64@plt+0x3dc68>
   54194:	mov	r2, #2560	; 0xa00
   54198:	ldr	r1, [pc, #16]	; 541b0 <ftello64@plt+0x3dc70>
   5419c:	ldr	r0, [pc, #20]	; 541b8 <ftello64@plt+0x3dc78>
   541a0:	bl	16504 <__assert_fail@plt>
   541a4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   541a8:	ldrdeq	ip, [r6], -r8
   541ac:	andeq	r0, r0, r1, lsr #20
   541b0:	andeq	ip, r6, ip, ror #20
   541b4:	andeq	sp, r6, r4, asr r7
   541b8:	andeq	sp, r6, ip, lsr #14
   541bc:	cmp	r2, #0
   541c0:	push	{r4, r5, r6, r7, r8, lr}
   541c4:	mov	r4, r0
   541c8:	bne	542a0 <ftello64@plt+0x3dd60>
   541cc:	cmp	r1, #0
   541d0:	mov	r5, r1
   541d4:	popeq	{r4, r5, r6, r7, r8, pc}
   541d8:	ldr	r3, [r4, #32]
   541dc:	mov	r0, r4
   541e0:	cmp	r3, #0
   541e4:	beq	54240 <ftello64@plt+0x3dd00>
   541e8:	bl	52aec <ftello64@plt+0x3c5ac>
   541ec:	sub	r5, r5, #1
   541f0:	cmn	r0, #1
   541f4:	popeq	{r4, r5, r6, r7, r8, pc}
   541f8:	cmp	r5, #0
   541fc:	bne	54230 <ftello64@plt+0x3dcf0>
   54200:	pop	{r4, r5, r6, r7, r8, pc}
   54204:	ldrd	r2, [r4, #16]
   54208:	cmp	ip, r5
   5420c:	movcs	ip, r5
   54210:	adds	r6, r2, ip
   54214:	sub	r5, r5, ip
   54218:	adc	r7, r3, #0
   5421c:	cmp	r5, #0
   54220:	add	r1, r1, ip
   54224:	str	r1, [r4, #40]	; 0x28
   54228:	strd	r6, [r4, #16]
   5422c:	popeq	{r4, r5, r6, r7, r8, pc}
   54230:	ldr	r3, [r4, #32]
   54234:	mov	r0, r4
   54238:	cmp	r3, #0
   5423c:	bne	541e8 <ftello64@plt+0x3dca8>
   54240:	ldr	r1, [r4, #40]	; 0x28
   54244:	ldr	r3, [r4, #44]	; 0x2c
   54248:	cmp	r1, r3
   5424c:	sub	ip, r3, r1
   54250:	bcc	54204 <ftello64@plt+0x3dcc4>
   54254:	b	541e8 <ftello64@plt+0x3dca8>
   54258:	ldr	r2, [r4, #44]	; 0x2c
   5425c:	ldr	r3, [r4, #40]	; 0x28
   54260:	cmp	r3, r2
   54264:	sub	ip, r2, r3
   54268:	bcs	54290 <ftello64@plt+0x3dd50>
   5426c:	ldrd	r0, [r4, #16]
   54270:	str	r2, [r4, #40]	; 0x28
   54274:	ldr	r3, [r4, #40]	; 0x28
   54278:	adds	r6, r0, ip
   5427c:	adc	r7, r1, #0
   54280:	cmp	r3, r2
   54284:	strd	r6, [r4, #16]
   54288:	sub	ip, r2, r3
   5428c:	bcc	5426c <ftello64@plt+0x3dd2c>
   54290:	mov	r0, r4
   54294:	bl	52aec <ftello64@plt+0x3c5ac>
   54298:	cmn	r0, #1
   5429c:	popeq	{r4, r5, r6, r7, r8, pc}
   542a0:	ldr	r3, [r4, #32]
   542a4:	cmp	r3, #0
   542a8:	bne	54290 <ftello64@plt+0x3dd50>
   542ac:	b	54258 <ftello64@plt+0x3dd18>
   542b0:	push	{r4, lr}
   542b4:	ldr	r4, [pc, #72]	; 54304 <ftello64@plt+0x3ddc4>
   542b8:	ldr	r3, [r4]
   542bc:	cmp	r3, #0
   542c0:	popeq	{r4, pc}
   542c4:	mov	r3, #0
   542c8:	ldr	r0, [r4, #4]
   542cc:	str	r3, [r4]
   542d0:	bl	15f94 <fileno@plt>
   542d4:	add	r2, r4, #8
   542d8:	mov	r1, #2
   542dc:	bl	15958 <tcsetattr@plt>
   542e0:	cmp	r0, #0
   542e4:	popeq	{r4, pc}
   542e8:	bl	15e20 <__errno_location@plt>
   542ec:	ldr	r0, [r0]
   542f0:	bl	15ae4 <strerror@plt>
   542f4:	pop	{r4, lr}
   542f8:	mov	r1, r0
   542fc:	ldr	r0, [pc, #4]	; 54308 <ftello64@plt+0x3ddc8>
   54300:	b	487a0 <ftello64@plt+0x32260>
   54304:	strdeq	r0, [r8], -ip
   54308:	andeq	sp, r6, r0, ror #14
   5430c:	push	{r4, r5, lr}
   54310:	sub	sp, sp, #20
   54314:	ldr	r4, [pc, #108]	; 54388 <ftello64@plt+0x3de48>
   54318:	ldr	r5, [pc, #108]	; 5438c <ftello64@plt+0x3de4c>
   5431c:	ldr	r2, [r4, #68]	; 0x44
   54320:	ldr	r3, [r5]
   54324:	cmp	r2, #0
   54328:	str	r3, [sp, #12]
   5432c:	beq	54358 <ftello64@plt+0x3de18>
   54330:	ldr	r0, [r4, #72]	; 0x48
   54334:	ldr	r2, [sp, #12]
   54338:	ldr	r1, [pc, #80]	; 54390 <ftello64@plt+0x3de50>
   5433c:	ldr	r3, [r5]
   54340:	cmp	r0, #0
   54344:	moveq	r0, r1
   54348:	cmp	r2, r3
   5434c:	bne	54384 <ftello64@plt+0x3de44>
   54350:	add	sp, sp, #20
   54354:	pop	{r4, r5, pc}
   54358:	mov	r0, sp
   5435c:	bl	164e0 <ctermid@plt>
   54360:	cmp	r0, #0
   54364:	beq	5437c <ftello64@plt+0x3de3c>
   54368:	bl	15724 <strdup@plt>
   5436c:	str	r0, [r4, #72]	; 0x48
   54370:	mov	r3, #1
   54374:	str	r3, [r4, #68]	; 0x44
   54378:	b	54334 <ftello64@plt+0x3ddf4>
   5437c:	ldr	r0, [r4, #72]	; 0x48
   54380:	b	54370 <ftello64@plt+0x3de30>
   54384:	bl	15748 <__stack_chk_fail@plt>
   54388:	strdeq	r0, [r8], -ip
   5438c:	andeq	pc, r7, r8, lsl #15
   54390:	andeq	r1, r6, r8, asr #7
   54394:	push	{r4, lr}
   54398:	ldr	r4, [pc, #136]	; 54428 <ftello64@plt+0x3dee8>
   5439c:	ldr	r3, [r4, #76]	; 0x4c
   543a0:	cmp	r3, #0
   543a4:	popne	{r4, pc}
   543a8:	ldr	r3, [r4, #80]	; 0x50
   543ac:	cmp	r3, #0
   543b0:	beq	543ec <ftello64@plt+0x3deac>
   543b4:	ldr	r3, [pc, #112]	; 5442c <ftello64@plt+0x3deec>
   543b8:	ldr	r0, [r3]
   543bc:	cmp	r0, #0
   543c0:	str	r0, [r4, #4]
   543c4:	beq	543fc <ftello64@plt+0x3debc>
   543c8:	ldr	r3, [r4, #84]	; 0x54
   543cc:	cmp	r3, #0
   543d0:	beq	543d8 <ftello64@plt+0x3de98>
   543d4:	blx	r3
   543d8:	ldr	r0, [pc, #80]	; 54430 <ftello64@plt+0x3def0>
   543dc:	bl	5f954 <ftello64@plt+0x49414>
   543e0:	mov	r3, #1
   543e4:	str	r3, [r4, #76]	; 0x4c
   543e8:	pop	{r4, pc}
   543ec:	bl	5430c <ftello64@plt+0x3ddcc>
   543f0:	ldr	r1, [pc, #60]	; 54434 <ftello64@plt+0x3def4>
   543f4:	bl	16270 <fopen64@plt>
   543f8:	b	543bc <ftello64@plt+0x3de7c>
   543fc:	bl	5430c <ftello64@plt+0x3ddcc>
   54400:	mov	r4, r0
   54404:	bl	15e20 <__errno_location@plt>
   54408:	ldr	r0, [r0]
   5440c:	bl	15ae4 <strerror@plt>
   54410:	mov	r1, r4
   54414:	mov	r2, r0
   54418:	ldr	r0, [pc, #24]	; 54438 <ftello64@plt+0x3def8>
   5441c:	bl	487a0 <ftello64@plt+0x32260>
   54420:	mov	r0, #2
   54424:	bl	15c1c <exit@plt>
   54428:	strdeq	r0, [r8], -ip
   5442c:	andeq	r0, r8, r0, asr sl
   54430:			; <UNDEFINED> instruction: 0x000542b0
   54434:	andeq	sp, r6, r8, ror r7
   54438:	andeq	sp, r6, ip, ror r7
   5443c:	ldr	r3, [pc, #16]	; 54454 <ftello64@plt+0x3df14>
   54440:	mov	r2, r0
   54444:	cmn	r0, #1
   54448:	ldr	r0, [r3, #80]	; 0x50
   5444c:	strne	r2, [r3, #80]	; 0x50
   54450:	bx	lr
   54454:	strdeq	r0, [r8], -ip
   54458:	ldr	r3, [pc, #16]	; 54470 <ftello64@plt+0x3df30>
   5445c:	adds	r2, r0, #0
   54460:	movne	r2, #1
   54464:	ldr	r0, [r3, #88]	; 0x58
   54468:	str	r2, [r3, #88]	; 0x58
   5446c:	bx	lr
   54470:	strdeq	r0, [r8], -ip
   54474:	push	{r0, r1, r2, r3}
   54478:	push	{r4, r5, r6, lr}
   5447c:	sub	sp, sp, #8
   54480:	ldr	r4, [pc, #128]	; 54508 <ftello64@plt+0x3dfc8>
   54484:	ldr	r5, [pc, #128]	; 5450c <ftello64@plt+0x3dfcc>
   54488:	ldr	r6, [sp, #24]
   5448c:	ldr	r1, [r4, #88]	; 0x58
   54490:	ldr	r3, [r5]
   54494:	cmp	r1, #0
   54498:	str	r3, [sp, #4]
   5449c:	bne	544dc <ftello64@plt+0x3df9c>
   544a0:	ldr	r3, [r4, #76]	; 0x4c
   544a4:	cmp	r3, #0
   544a8:	beq	544fc <ftello64@plt+0x3dfbc>
   544ac:	add	ip, sp, #28
   544b0:	mov	r3, ip
   544b4:	mov	r2, r6
   544b8:	mov	r1, #1
   544bc:	ldr	r0, [r4, #4]
   544c0:	str	ip, [sp]
   544c4:	bl	15b2c <__vfprintf_chk@plt>
   544c8:	ldr	r3, [r4, #92]	; 0x5c
   544cc:	add	r3, r3, r0
   544d0:	ldr	r0, [r4, #4]
   544d4:	str	r3, [r4, #92]	; 0x5c
   544d8:	bl	154d8 <fflush@plt>
   544dc:	ldr	r2, [sp, #4]
   544e0:	ldr	r3, [r5]
   544e4:	cmp	r2, r3
   544e8:	bne	54504 <ftello64@plt+0x3dfc4>
   544ec:	add	sp, sp, #8
   544f0:	pop	{r4, r5, r6, lr}
   544f4:	add	sp, sp, #16
   544f8:	bx	lr
   544fc:	bl	54394 <ftello64@plt+0x3de54>
   54500:	b	544ac <ftello64@plt+0x3df6c>
   54504:	bl	15748 <__stack_chk_fail@plt>
   54508:	strdeq	r0, [r8], -ip
   5450c:	andeq	pc, r7, r8, lsl #15
   54510:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54514:	sub	sp, sp, #76	; 0x4c
   54518:	ldr	r6, [pc, #624]	; 54790 <ftello64@plt+0x3e250>
   5451c:	ldr	sl, [pc, #624]	; 54794 <ftello64@plt+0x3e254>
   54520:	ldr	r2, [r6, #80]	; 0x50
   54524:	ldr	r3, [sl]
   54528:	cmp	r2, #0
   5452c:	str	r3, [sp, #68]	; 0x44
   54530:	bne	54780 <ftello64@plt+0x3e240>
   54534:	ldr	r5, [r6, #88]	; 0x58
   54538:	cmp	r5, #0
   5453c:	bne	54770 <ftello64@plt+0x3e230>
   54540:	ldr	r3, [r6, #76]	; 0x4c
   54544:	mov	r4, r0
   54548:	cmp	r3, #0
   5454c:	mov	r9, r1
   54550:	beq	54680 <ftello64@plt+0x3e140>
   54554:	mov	r1, r4
   54558:	mov	r3, #0
   5455c:	ldr	r0, [pc, #564]	; 54798 <ftello64@plt+0x3e258>
   54560:	str	r3, [r6, #92]	; 0x5c
   54564:	bl	54474 <ftello64@plt+0x3df34>
   54568:	mov	r0, #50	; 0x32
   5456c:	bl	152e0 <gcry_xmalloc@plt>
   54570:	cmp	r9, #0
   54574:	ldr	r4, [r6, #4]
   54578:	mov	r7, r0
   5457c:	bne	546b0 <ftello64@plt+0x3e170>
   54580:	mov	r8, #50	; 0x32
   54584:	ldr	fp, [pc, #528]	; 5479c <ftello64@plt+0x3e25c>
   54588:	b	545ac <ftello64@plt+0x3e06c>
   5458c:	cmp	r4, #160	; 0xa0
   54590:	ble	54624 <ftello64@plt+0x3e0e4>
   54594:	sub	r3, r8, #1
   54598:	cmp	r3, r5
   5459c:	ble	54604 <ftello64@plt+0x3e0c4>
   545a0:	strb	r4, [r7, r5]
   545a4:	add	r5, r5, #1
   545a8:	ldr	r4, [r6, #4]
   545ac:	mov	r0, r4
   545b0:	bl	15f94 <fileno@plt>
   545b4:	mov	r2, #1
   545b8:	add	r1, sp, #64	; 0x40
   545bc:	bl	154b4 <read@plt>
   545c0:	cmp	r0, #1
   545c4:	bne	54640 <ftello64@plt+0x3e100>
   545c8:	ldrb	r4, [sp, #64]	; 0x40
   545cc:	cmp	r4, #10
   545d0:	beq	54654 <ftello64@plt+0x3e114>
   545d4:	cmp	r9, #0
   545d8:	ldreq	r3, [r6, #92]	; 0x5c
   545dc:	addeq	r3, r3, #1
   545e0:	streq	r3, [r6, #92]	; 0x5c
   545e4:	cmp	r4, #4
   545e8:	beq	5461c <ftello64@plt+0x3e0dc>
   545ec:	cmp	r4, #9
   545f0:	bne	5458c <ftello64@plt+0x3e04c>
   545f4:	sub	r3, r8, #1
   545f8:	cmp	r3, r5
   545fc:	mov	r4, #32
   54600:	bgt	545a0 <ftello64@plt+0x3e060>
   54604:	add	r8, r8, #50	; 0x32
   54608:	mov	r0, r7
   5460c:	mov	r1, r8
   54610:	bl	15a90 <gcry_xrealloc@plt>
   54614:	mov	r7, r0
   54618:	b	545a0 <ftello64@plt+0x3e060>
   5461c:	mov	r0, fp
   54620:	bl	4873c <ftello64@plt+0x321fc>
   54624:	bl	15bec <__ctype_b_loc@plt>
   54628:	lsl	r3, r4, #1
   5462c:	ldr	r2, [r0]
   54630:	ldrh	r3, [r2, r3]
   54634:	tst	r3, #2
   54638:	beq	54594 <ftello64@plt+0x3e054>
   5463c:	b	545a8 <ftello64@plt+0x3e068>
   54640:	ldrb	r3, [sp, #64]	; 0x40
   54644:	cmp	r3, #10
   54648:	movne	r5, #1
   5464c:	movne	r3, #4
   54650:	strbne	r3, [r7]
   54654:	cmp	r9, #0
   54658:	bne	54688 <ftello64@plt+0x3e148>
   5465c:	mov	r3, #0
   54660:	ldr	r2, [sp, #68]	; 0x44
   54664:	strb	r3, [r7, r5]
   54668:	ldr	r3, [sl]
   5466c:	mov	r0, r7
   54670:	cmp	r2, r3
   54674:	bne	54754 <ftello64@plt+0x3e214>
   54678:	add	sp, sp, #76	; 0x4c
   5467c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54680:	bl	54394 <ftello64@plt+0x3de54>
   54684:	b	54554 <ftello64@plt+0x3e014>
   54688:	ldr	r0, [r6, #4]
   5468c:	bl	15f94 <fileno@plt>
   54690:	ldr	r2, [pc, #264]	; 547a0 <ftello64@plt+0x3e260>
   54694:	mov	r1, #2
   54698:	bl	15958 <tcsetattr@plt>
   5469c:	cmp	r0, #0
   546a0:	bne	54738 <ftello64@plt+0x3e1f8>
   546a4:	mov	r3, #0
   546a8:	str	r3, [r6]
   546ac:	b	5465c <ftello64@plt+0x3e11c>
   546b0:	mov	r0, r4
   546b4:	bl	15f94 <fileno@plt>
   546b8:	ldr	r1, [pc, #224]	; 547a0 <ftello64@plt+0x3e260>
   546bc:	bl	1651c <tcgetattr@plt>
   546c0:	cmp	r0, #0
   546c4:	bne	54758 <ftello64@plt+0x3e218>
   546c8:	ldr	lr, [pc, #208]	; 547a0 <ftello64@plt+0x3e260>
   546cc:	add	ip, sp, #4
   546d0:	mov	r8, #1
   546d4:	ldm	lr!, {r0, r1, r2, r3}
   546d8:	str	r8, [r6]
   546dc:	stmia	ip!, {r0, r1, r2, r3}
   546e0:	ldm	lr!, {r0, r1, r2, r3}
   546e4:	ldr	r8, [sp, #16]
   546e8:	stmia	ip!, {r0, r1, r2, r3}
   546ec:	bic	r8, r8, #120	; 0x78
   546f0:	ldm	lr!, {r0, r1, r2, r3}
   546f4:	stmia	ip!, {r0, r1, r2, r3}
   546f8:	ldm	lr, {r0, r1, r2}
   546fc:	stm	ip, {r0, r1, r2}
   54700:	mov	r0, r4
   54704:	str	r8, [sp, #16]
   54708:	bl	15f94 <fileno@plt>
   5470c:	add	r2, sp, #4
   54710:	mov	r1, #2
   54714:	bl	15958 <tcsetattr@plt>
   54718:	cmp	r0, #0
   5471c:	beq	54580 <ftello64@plt+0x3e040>
   54720:	bl	15e20 <__errno_location@plt>
   54724:	ldr	r0, [r0]
   54728:	bl	15ae4 <strerror@plt>
   5472c:	mov	r1, r0
   54730:	ldr	r0, [pc, #108]	; 547a4 <ftello64@plt+0x3e264>
   54734:	bl	48824 <ftello64@plt+0x322e4>
   54738:	bl	15e20 <__errno_location@plt>
   5473c:	ldr	r0, [r0]
   54740:	bl	15ae4 <strerror@plt>
   54744:	mov	r1, r0
   54748:	ldr	r0, [pc, #84]	; 547a4 <ftello64@plt+0x3e264>
   5474c:	bl	487a0 <ftello64@plt+0x32260>
   54750:	b	546a4 <ftello64@plt+0x3e164>
   54754:	bl	15748 <__stack_chk_fail@plt>
   54758:	bl	15e20 <__errno_location@plt>
   5475c:	ldr	r0, [r0]
   54760:	bl	15ae4 <strerror@plt>
   54764:	mov	r1, r0
   54768:	ldr	r0, [pc, #56]	; 547a8 <ftello64@plt+0x3e268>
   5476c:	bl	48824 <ftello64@plt+0x322e4>
   54770:	ldr	r0, [pc, #52]	; 547ac <ftello64@plt+0x3e26c>
   54774:	bl	487a0 <ftello64@plt+0x32260>
   54778:	mov	r0, #2
   5477c:	bl	15c1c <exit@plt>
   54780:	ldr	r0, [pc, #40]	; 547b0 <ftello64@plt+0x3e270>
   54784:	bl	487a0 <ftello64@plt+0x32260>
   54788:	mov	r0, #2
   5478c:	bl	15c1c <exit@plt>
   54790:	strdeq	r0, [r8], -ip
   54794:	andeq	pc, r7, r8, lsl #15
   54798:	strdeq	r3, [r6], -ip
   5479c:	andeq	sp, r6, r4, lsl r8
   547a0:	andeq	r0, r8, r4, lsl #28
   547a4:	andeq	sp, r6, r0, ror #14
   547a8:	strdeq	sp, [r6], -ip
   547ac:	andeq	sp, r6, r4, asr #15
   547b0:	muleq	r6, r4, r7
   547b4:	push	{r1, r2, r3}
   547b8:	cmp	r0, #0
   547bc:	push	{r4, r5, r6, lr}
   547c0:	sub	sp, sp, #12
   547c4:	ldr	r5, [pc, #156]	; 54868 <ftello64@plt+0x3e328>
   547c8:	ldr	r6, [sp, #28]
   547cc:	ldr	r3, [r5]
   547d0:	str	r3, [sp, #4]
   547d4:	bne	54844 <ftello64@plt+0x3e304>
   547d8:	ldr	r4, [pc, #140]	; 5486c <ftello64@plt+0x3e32c>
   547dc:	ldr	r3, [r4, #88]	; 0x58
   547e0:	cmp	r3, #0
   547e4:	bne	54824 <ftello64@plt+0x3e2e4>
   547e8:	ldr	r3, [r4, #76]	; 0x4c
   547ec:	cmp	r3, #0
   547f0:	beq	5485c <ftello64@plt+0x3e31c>
   547f4:	add	ip, sp, #32
   547f8:	mov	r3, ip
   547fc:	mov	r2, r6
   54800:	mov	r1, #1
   54804:	ldr	r0, [r4, #4]
   54808:	str	ip, [sp]
   5480c:	bl	15b2c <__vfprintf_chk@plt>
   54810:	ldr	r3, [r4, #92]	; 0x5c
   54814:	add	r3, r3, r0
   54818:	ldr	r0, [r4, #4]
   5481c:	str	r3, [r4, #92]	; 0x5c
   54820:	bl	154d8 <fflush@plt>
   54824:	ldr	r2, [sp, #4]
   54828:	ldr	r3, [r5]
   5482c:	cmp	r2, r3
   54830:	bne	54864 <ftello64@plt+0x3e324>
   54834:	add	sp, sp, #12
   54838:	pop	{r4, r5, r6, lr}
   5483c:	add	sp, sp, #12
   54840:	bx	lr
   54844:	add	r3, sp, #32
   54848:	mov	r1, r6
   5484c:	mov	r2, r3
   54850:	str	r3, [sp]
   54854:	bl	1549c <gpgrt_vfprintf@plt>
   54858:	b	54824 <ftello64@plt+0x3e2e4>
   5485c:	bl	54394 <ftello64@plt+0x3de54>
   54860:	b	547f4 <ftello64@plt+0x3e2b4>
   54864:	bl	15748 <__stack_chk_fail@plt>
   54868:	andeq	pc, r7, r8, lsl #15
   5486c:	strdeq	r0, [r8], -ip
   54870:	push	{r4, r5, r6, r7, r8, lr}
   54874:	mov	r4, r1
   54878:	ldr	r6, [pc, #432]	; 54a30 <ftello64@plt+0x3e4f0>
   5487c:	mov	r5, r3
   54880:	ldr	r1, [r6, #88]	; 0x58
   54884:	adds	r3, r1, #0
   54888:	movne	r3, #1
   5488c:	cmp	r0, #0
   54890:	movne	r3, #0
   54894:	cmp	r3, #0
   54898:	popne	{r4, r5, r6, r7, r8, pc}
   5489c:	cmp	r2, #0
   548a0:	mov	r7, r0
   548a4:	beq	54a28 <ftello64@plt+0x3e4e8>
   548a8:	ldrsb	r3, [r4]
   548ac:	cmp	r3, #0
   548b0:	blt	549c8 <ftello64@plt+0x3e488>
   548b4:	add	lr, r4, r2
   548b8:	sub	lr, lr, #1
   548bc:	mov	r0, r4
   548c0:	b	548d0 <ftello64@plt+0x3e390>
   548c4:	ldrsb	ip, [r0, #1]!
   548c8:	cmp	ip, #0
   548cc:	blt	549c8 <ftello64@plt+0x3e488>
   548d0:	cmp	lr, r0
   548d4:	bne	548c4 <ftello64@plt+0x3e384>
   548d8:	cmp	r5, #0
   548dc:	cmpne	r2, r5
   548e0:	movls	r5, r2
   548e4:	cmp	r1, #0
   548e8:	beq	54900 <ftello64@plt+0x3e3c0>
   548ec:	mov	r2, r5
   548f0:	mov	r1, r4
   548f4:	mov	r0, r7
   548f8:	pop	{r4, r5, r6, r7, r8, lr}
   548fc:	b	4fea8 <ftello64@plt+0x39968>
   54900:	ldr	r3, [r6, #76]	; 0x4c
   54904:	cmp	r3, #0
   54908:	bne	5491c <ftello64@plt+0x3e3dc>
   5490c:	cmp	r7, #0
   54910:	bne	548ec <ftello64@plt+0x3e3ac>
   54914:	bl	54394 <ftello64@plt+0x3de54>
   54918:	b	54924 <ftello64@plt+0x3e3e4>
   5491c:	cmp	r7, #0
   54920:	bne	548ec <ftello64@plt+0x3e3ac>
   54924:	cmp	r5, #0
   54928:	popeq	{r4, r5, r6, r7, r8, pc}
   5492c:	bl	15bec <__ctype_b_loc@plt>
   54930:	sub	r4, r4, #1
   54934:	ldr	r8, [pc, #248]	; 54a34 <ftello64@plt+0x3e4f4>
   54938:	add	r5, r4, r5
   5493c:	mov	r7, r0
   54940:	b	5497c <ftello64@plt+0x3e43c>
   54944:	bl	16210 <putc@plt>
   54948:	ldrb	r3, [r4]
   5494c:	cmp	r3, #10
   54950:	beq	54a10 <ftello64@plt+0x3e4d0>
   54954:	cmp	r3, #0
   54958:	mov	r2, r8
   5495c:	mov	r1, #1
   54960:	mov	r0, #48	; 0x30
   54964:	ldr	ip, [r6, #4]
   54968:	bne	549b4 <ftello64@plt+0x3e474>
   5496c:	mov	r1, ip
   54970:	bl	16210 <putc@plt>
   54974:	cmp	r5, r4
   54978:	popeq	{r4, r5, r6, r7, r8, pc}
   5497c:	ldrb	r3, [r4, #1]!
   54980:	ldr	lr, [r7]
   54984:	ldr	r2, [r6, #4]
   54988:	mov	r0, #92	; 0x5c
   5498c:	lsl	ip, r3, #1
   54990:	mov	r1, r2
   54994:	ldrh	ip, [lr, ip]
   54998:	tst	ip, #2
   5499c:	bne	54944 <ftello64@plt+0x3e404>
   549a0:	mov	r0, r3
   549a4:	bl	16210 <putc@plt>
   549a8:	cmp	r5, r4
   549ac:	bne	5497c <ftello64@plt+0x3e43c>
   549b0:	pop	{r4, r5, r6, r7, r8, pc}
   549b4:	mov	r0, ip
   549b8:	bl	15fb8 <__fprintf_chk@plt>
   549bc:	cmp	r5, r4
   549c0:	bne	5497c <ftello64@plt+0x3e43c>
   549c4:	pop	{r4, r5, r6, r7, r8, pc}
   549c8:	mov	r1, r2
   549cc:	mov	r0, r4
   549d0:	mov	r2, #0
   549d4:	bl	4513c <ftello64@plt+0x2ebfc>
   549d8:	cmp	r5, #0
   549dc:	mov	r4, r0
   549e0:	beq	549f4 <ftello64@plt+0x3e4b4>
   549e4:	bl	15cb8 <strlen@plt>
   549e8:	cmp	r5, r0
   549ec:	movcc	r3, #0
   549f0:	strbcc	r3, [r4, r5]
   549f4:	mov	r0, r7
   549f8:	mov	r2, r4
   549fc:	ldr	r1, [pc, #52]	; 54a38 <ftello64@plt+0x3e4f8>
   54a00:	bl	547b4 <ftello64@plt+0x3e274>
   54a04:	mov	r0, r4
   54a08:	pop	{r4, r5, r6, r7, r8, lr}
   54a0c:	b	156a0 <gcry_free@plt>
   54a10:	ldr	r1, [r6, #4]
   54a14:	mov	r0, #110	; 0x6e
   54a18:	bl	16210 <putc@plt>
   54a1c:	cmp	r5, r4
   54a20:	bne	5497c <ftello64@plt+0x3e43c>
   54a24:	pop	{r4, r5, r6, r7, r8, pc}
   54a28:	mov	r5, r2
   54a2c:	b	548e4 <ftello64@plt+0x3e3a4>
   54a30:	strdeq	r0, [r8], -ip
   54a34:	andeq	sl, r6, r8, lsl #25
   54a38:	strdeq	r3, [r6], -ip
   54a3c:	mov	r3, #0
   54a40:	mov	r2, r1
   54a44:	mov	r1, r0
   54a48:	mov	r0, r3
   54a4c:	b	54870 <ftello64@plt+0x3e330>
   54a50:	push	{r4, r5, r6, lr}
   54a54:	ldr	r4, [pc, #220]	; 54b38 <ftello64@plt+0x3e5f8>
   54a58:	ldr	r2, [r4, #80]	; 0x50
   54a5c:	ldr	r3, [r4, #88]	; 0x58
   54a60:	orrs	r3, r2, r3
   54a64:	bne	54af0 <ftello64@plt+0x3e5b0>
   54a68:	ldr	r3, [r4, #96]	; 0x60
   54a6c:	cmp	r3, #0
   54a70:	beq	54af0 <ftello64@plt+0x3e5b0>
   54a74:	ldr	r2, [r4, #100]	; 0x64
   54a78:	cmp	r2, #0
   54a7c:	beq	54af0 <ftello64@plt+0x3e5b0>
   54a80:	ldr	r2, [r4, #76]	; 0x4c
   54a84:	mov	r5, r0
   54a88:	cmp	r2, #0
   54a8c:	beq	54b2c <ftello64@plt+0x3e5ec>
   54a90:	mov	r2, #0
   54a94:	cmp	r5, r2
   54a98:	ldr	r0, [pc, #156]	; 54b3c <ftello64@plt+0x3e5fc>
   54a9c:	movne	r0, r5
   54aa0:	str	r2, [r4, #92]	; 0x5c
   54aa4:	blx	r3
   54aa8:	subs	r6, r0, #0
   54aac:	beq	54b0c <ftello64@plt+0x3e5cc>
   54ab0:	bl	15cb8 <strlen@plt>
   54ab4:	add	r0, r0, #1
   54ab8:	bl	152e0 <gcry_xmalloc@plt>
   54abc:	mov	r1, r6
   54ac0:	mov	r5, r0
   54ac4:	bl	15970 <strcpy@plt>
   54ac8:	mov	r0, r5
   54acc:	bl	43030 <ftello64@plt+0x2caf0>
   54ad0:	mov	r0, r5
   54ad4:	bl	15cb8 <strlen@plt>
   54ad8:	cmp	r0, #2
   54adc:	bhi	54afc <ftello64@plt+0x3e5bc>
   54ae0:	mov	r0, r6
   54ae4:	bl	1552c <free@plt>
   54ae8:	mov	r0, r5
   54aec:	pop	{r4, r5, r6, pc}
   54af0:	mov	r1, #0
   54af4:	pop	{r4, r5, r6, lr}
   54af8:	b	54510 <ftello64@plt+0x3dfd0>
   54afc:	ldr	r3, [r4, #100]	; 0x64
   54b00:	mov	r0, r6
   54b04:	blx	r3
   54b08:	b	54ae0 <ftello64@plt+0x3e5a0>
   54b0c:	mov	r0, #2
   54b10:	bl	152e0 <gcry_xmalloc@plt>
   54b14:	mov	r3, #4
   54b18:	mov	r5, r0
   54b1c:	strb	r6, [r0, #1]
   54b20:	strb	r3, [r0]
   54b24:	mov	r0, r5
   54b28:	pop	{r4, r5, r6, pc}
   54b2c:	bl	54394 <ftello64@plt+0x3de54>
   54b30:	ldr	r3, [r4, #96]	; 0x60
   54b34:	b	54a90 <ftello64@plt+0x3e550>
   54b38:	strdeq	r0, [r8], -ip
   54b3c:			; <UNDEFINED> instruction: 0x0006abbc
   54b40:	push	{r0, r1, r2, r3}
   54b44:	push	{r4, r5, lr}
   54b48:	sub	sp, sp, #20
   54b4c:	ldr	r4, [pc, #120]	; 54bcc <ftello64@plt+0x3e68c>
   54b50:	add	r3, sp, #36	; 0x24
   54b54:	mov	r2, r3
   54b58:	ldr	ip, [r4]
   54b5c:	ldr	r1, [sp, #32]
   54b60:	add	r0, sp, #8
   54b64:	str	ip, [sp, #12]
   54b68:	str	r3, [sp, #4]
   54b6c:	bl	15f10 <gpgrt_vasprintf@plt>
   54b70:	cmp	r0, #0
   54b74:	blt	54bb0 <ftello64@plt+0x3e670>
   54b78:	ldr	r0, [sp, #8]
   54b7c:	bl	54a50 <ftello64@plt+0x3e510>
   54b80:	mov	r5, r0
   54b84:	ldr	r0, [sp, #8]
   54b88:	bl	156a0 <gcry_free@plt>
   54b8c:	ldr	r2, [sp, #12]
   54b90:	ldr	r3, [r4]
   54b94:	mov	r0, r5
   54b98:	cmp	r2, r3
   54b9c:	bne	54bc8 <ftello64@plt+0x3e688>
   54ba0:	add	sp, sp, #20
   54ba4:	pop	{r4, r5, lr}
   54ba8:	add	sp, sp, #16
   54bac:	bx	lr
   54bb0:	bl	15e20 <__errno_location@plt>
   54bb4:	ldr	r0, [r0]
   54bb8:	bl	15ae4 <strerror@plt>
   54bbc:	mov	r1, r0
   54bc0:	ldr	r0, [pc, #8]	; 54bd0 <ftello64@plt+0x3e690>
   54bc4:	bl	48824 <ftello64@plt+0x322e4>
   54bc8:	bl	15748 <__stack_chk_fail@plt>
   54bcc:	andeq	pc, r7, r8, lsl #15
   54bd0:	andeq	sp, r6, r8, lsr #16
   54bd4:	mov	r1, #1
   54bd8:	b	54510 <ftello64@plt+0x3dfd0>
   54bdc:	push	{r4, r5, r6, lr}
   54be0:	ldr	r4, [pc, #148]	; 54c7c <ftello64@plt+0x3e73c>
   54be4:	ldr	r3, [r4, #88]	; 0x58
   54be8:	cmp	r3, #0
   54bec:	popne	{r4, r5, r6, pc}
   54bf0:	ldr	r3, [r4, #76]	; 0x4c
   54bf4:	cmp	r3, #0
   54bf8:	beq	54c68 <ftello64@plt+0x3e728>
   54bfc:	ldr	r5, [r4, #80]	; 0x50
   54c00:	cmp	r5, #0
   54c04:	bne	54c5c <ftello64@plt+0x3e71c>
   54c08:	ldr	r3, [r4, #92]	; 0x5c
   54c0c:	cmp	r3, #0
   54c10:	popeq	{r4, r5, r6, pc}
   54c14:	ldr	r1, [r4, #4]
   54c18:	mov	r0, #13
   54c1c:	bl	16210 <putc@plt>
   54c20:	ldr	r3, [r4, #92]	; 0x5c
   54c24:	cmp	r3, #0
   54c28:	ble	54c48 <ftello64@plt+0x3e708>
   54c2c:	ldr	r1, [r4, #4]
   54c30:	mov	r0, #32
   54c34:	bl	16210 <putc@plt>
   54c38:	ldr	r3, [r4, #92]	; 0x5c
   54c3c:	add	r5, r5, #1
   54c40:	cmp	r5, r3
   54c44:	blt	54c2c <ftello64@plt+0x3e6ec>
   54c48:	ldr	r1, [r4, #4]
   54c4c:	mov	r0, #13
   54c50:	bl	16210 <putc@plt>
   54c54:	ldr	r0, [r4, #4]
   54c58:	bl	154d8 <fflush@plt>
   54c5c:	mov	r3, #0
   54c60:	str	r3, [r4, #92]	; 0x5c
   54c64:	pop	{r4, r5, r6, pc}
   54c68:	bl	54394 <ftello64@plt+0x3de54>
   54c6c:	ldr	r5, [r4, #80]	; 0x50
   54c70:	cmp	r5, #0
   54c74:	beq	54c08 <ftello64@plt+0x3e6c8>
   54c78:	b	54c5c <ftello64@plt+0x3e71c>
   54c7c:	strdeq	r0, [r8], -ip
   54c80:	push	{r4, r5, r6, lr}
   54c84:	bl	54a50 <ftello64@plt+0x3e510>
   54c88:	mov	r4, r0
   54c8c:	bl	54bdc <ftello64@plt+0x3e69c>
   54c90:	mov	r0, r4
   54c94:	bl	5e408 <ftello64@plt+0x47ec8>
   54c98:	mov	r5, r0
   54c9c:	mov	r0, r4
   54ca0:	bl	156a0 <gcry_free@plt>
   54ca4:	mov	r0, r5
   54ca8:	pop	{r4, r5, r6, pc}
   54cac:	ldr	ip, [pc, #32]	; 54cd4 <ftello64@plt+0x3e794>
   54cb0:	push	{r4, lr}
   54cb4:	ldr	r4, [sp, #8]
   54cb8:	ldr	lr, [sp, #12]
   54cbc:	str	r0, [ip, #84]	; 0x54
   54cc0:	str	r1, [ip, #104]	; 0x68
   54cc4:	strd	r2, [ip, #108]	; 0x6c
   54cc8:	str	r4, [ip, #96]	; 0x60
   54ccc:	str	lr, [ip, #100]	; 0x64
   54cd0:	pop	{r4, pc}
   54cd4:	strdeq	r0, [r8], -ip
   54cd8:	push	{r4, r5, r6, lr}
   54cdc:	ldr	r4, [pc, #68]	; 54d28 <ftello64@plt+0x3e7e8>
   54ce0:	ldr	r3, [r4, #88]	; 0x58
   54ce4:	cmp	r3, #0
   54ce8:	popne	{r4, r5, r6, pc}
   54cec:	ldr	r3, [r4, #104]	; 0x68
   54cf0:	cmp	r3, #0
   54cf4:	popeq	{r4, r5, r6, pc}
   54cf8:	ldr	r2, [r4, #76]	; 0x4c
   54cfc:	mov	r5, r0
   54d00:	cmp	r2, #0
   54d04:	beq	54d14 <ftello64@plt+0x3e7d4>
   54d08:	mov	r0, r5
   54d0c:	pop	{r4, r5, r6, lr}
   54d10:	bx	r3
   54d14:	bl	54394 <ftello64@plt+0x3de54>
   54d18:	ldr	r3, [r4, #104]	; 0x68
   54d1c:	mov	r0, r5
   54d20:	pop	{r4, r5, r6, lr}
   54d24:	bx	r3
   54d28:	strdeq	r0, [r8], -ip
   54d2c:	push	{r4, lr}
   54d30:	ldr	r4, [pc, #64]	; 54d78 <ftello64@plt+0x3e838>
   54d34:	ldr	r3, [r4, #88]	; 0x58
   54d38:	cmp	r3, #0
   54d3c:	popne	{r4, pc}
   54d40:	ldr	r3, [r4, #108]	; 0x6c
   54d44:	cmp	r3, #0
   54d48:	popeq	{r4, pc}
   54d4c:	ldr	r2, [r4, #76]	; 0x4c
   54d50:	cmp	r2, #0
   54d54:	beq	54d64 <ftello64@plt+0x3e824>
   54d58:	mov	r0, #1
   54d5c:	pop	{r4, lr}
   54d60:	bx	r3
   54d64:	bl	54394 <ftello64@plt+0x3de54>
   54d68:	ldr	r3, [r4, #108]	; 0x6c
   54d6c:	mov	r0, #1
   54d70:	pop	{r4, lr}
   54d74:	bx	r3
   54d78:	strdeq	r0, [r8], -ip
   54d7c:	b	542b0 <ftello64@plt+0x3dd70>
   54d80:	ldr	r3, [pc, #12]	; 54d94 <ftello64@plt+0x3e854>
   54d84:	ldr	r3, [r3, #112]	; 0x70
   54d88:	cmp	r3, #0
   54d8c:	bxeq	lr
   54d90:	bx	r3
   54d94:	strdeq	r0, [r8], -ip
   54d98:	push	{r4, r5, r6, lr}
   54d9c:	adds	ip, r1, #0
   54da0:	ldr	lr, [pc, #108]	; 54e14 <ftello64@plt+0x3e8d4>
   54da4:	sub	r4, r2, #1
   54da8:	movne	ip, #1
   54dac:	ldr	r5, [lr]
   54db0:	ands	ip, ip, r5, asr r4
   54db4:	bne	54dc0 <ftello64@plt+0x3e880>
   54db8:	mov	r0, #0
   54dbc:	pop	{r4, r5, r6, pc}
   54dc0:	ldr	r1, [r1]
   54dc4:	tst	r1, #1024	; 0x400
   54dc8:	beq	54db8 <ftello64@plt+0x3e878>
   54dcc:	cmp	r0, #0
   54dd0:	mov	r4, r3
   54dd4:	beq	54df8 <ftello64@plt+0x3e8b8>
   54dd8:	ldr	r3, [lr, #4]
   54ddc:	cmp	r3, #0
   54de0:	beq	54df8 <ftello64@plt+0x3e8b8>
   54de4:	mov	r1, r2
   54de8:	mov	r2, r4
   54dec:	blx	r3
   54df0:	cmp	r0, #0
   54df4:	beq	54db8 <ftello64@plt+0x3e878>
   54df8:	cmp	r4, #0
   54dfc:	beq	54e0c <ftello64@plt+0x3e8cc>
   54e00:	mov	r1, r4
   54e04:	mov	r0, #7
   54e08:	bl	48738 <ftello64@plt+0x321f8>
   54e0c:	mov	r0, #1
   54e10:	pop	{r4, r5, r6, pc}
   54e14:	andeq	r0, r8, r0, ror lr
   54e18:	push	{r4, r5, r6, lr}
   54e1c:	mov	r6, r0
   54e20:	ldr	r5, [pc, #180]	; 54edc <ftello64@plt+0x3e99c>
   54e24:	sub	sp, sp, #24
   54e28:	cmp	r2, #0
   54e2c:	ldr	r0, [r5]
   54e30:	moveq	r4, r2
   54e34:	str	r0, [sp, #20]
   54e38:	beq	54e48 <ftello64@plt+0x3e908>
   54e3c:	ldrb	r4, [r2]
   54e40:	cmp	r4, #0
   54e44:	bne	54e64 <ftello64@plt+0x3e924>
   54e48:	ldr	r2, [sp, #20]
   54e4c:	ldr	r3, [r5]
   54e50:	mov	r0, r4
   54e54:	cmp	r2, r3
   54e58:	bne	54ed8 <ftello64@plt+0x3e998>
   54e5c:	add	sp, sp, #24
   54e60:	pop	{r4, r5, r6, pc}
   54e64:	mov	ip, r3
   54e68:	ldr	lr, [pc, #112]	; 54ee0 <ftello64@plt+0x3e9a0>
   54e6c:	ldr	r0, [pc, #112]	; 54ee4 <ftello64@plt+0x3e9a4>
   54e70:	cmp	ip, #0
   54e74:	str	r2, [sp]
   54e78:	mov	r3, r1
   54e7c:	moveq	r2, r0
   54e80:	movne	r2, lr
   54e84:	ldr	r1, [pc, #92]	; 54ee8 <ftello64@plt+0x3e9a8>
   54e88:	add	r0, sp, #16
   54e8c:	bl	16174 <gpgrt_asprintf@plt>
   54e90:	cmp	r0, #0
   54e94:	blt	54ecc <ftello64@plt+0x3e98c>
   54e98:	mov	r3, #0
   54e9c:	mov	r0, r6
   54ea0:	str	r3, [sp, #12]
   54ea4:	str	r3, [sp, #8]
   54ea8:	str	r3, [sp, #4]
   54eac:	str	r3, [sp]
   54eb0:	mov	r2, r3
   54eb4:	ldr	r1, [sp, #16]
   54eb8:	bl	15a54 <assuan_transact@plt>
   54ebc:	mov	r4, r0
   54ec0:	ldr	r0, [sp, #16]
   54ec4:	bl	156a0 <gcry_free@plt>
   54ec8:	b	54e48 <ftello64@plt+0x3e908>
   54ecc:	bl	15d48 <gpg_err_code_from_syserror@plt>
   54ed0:	uxth	r4, r0
   54ed4:	b	54e48 <ftello64@plt+0x3e908>
   54ed8:	bl	15748 <__stack_chk_fail@plt>
   54edc:	andeq	pc, r7, r8, lsl #15
   54ee0:	andeq	sp, r6, r8, asr #16
   54ee4:			; <UNDEFINED> instruction: 0x0006abbc
   54ee8:	andeq	sp, r6, r0, asr r8
   54eec:	mov	r3, #0
   54ef0:	push	{r4, r5, r6, lr}
   54ef4:	mov	r4, r0
   54ef8:	str	r3, [r0]
   54efc:	mov	r6, r1
   54f00:	mov	r0, r2
   54f04:	ldr	r1, [pc, #128]	; 54f8c <ftello64@plt+0x3ea4c>
   54f08:	mov	r5, r2
   54f0c:	bl	15424 <strcmp@plt>
   54f10:	cmp	r0, #0
   54f14:	beq	54f84 <ftello64@plt+0x3ea44>
   54f18:	ldr	r1, [pc, #112]	; 54f90 <ftello64@plt+0x3ea50>
   54f1c:	mov	r0, r5
   54f20:	bl	15424 <strcmp@plt>
   54f24:	ldr	r3, [pc, #104]	; 54f94 <ftello64@plt+0x3ea54>
   54f28:	ldr	r1, [pc, #104]	; 54f98 <ftello64@plt+0x3ea58>
   54f2c:	cmp	r0, #0
   54f30:	movne	r1, r3
   54f34:	mov	r0, r6
   54f38:	mov	r2, #0
   54f3c:	bl	433a0 <ftello64@plt+0x2ce60>
   54f40:	subs	r5, r0, #0
   54f44:	beq	54f78 <ftello64@plt+0x3ea38>
   54f48:	mov	r1, #0
   54f4c:	bl	492bc <ftello64@plt+0x32d7c>
   54f50:	str	r0, [r4]
   54f54:	mov	r0, r5
   54f58:	bl	156a0 <gcry_free@plt>
   54f5c:	ldr	r0, [r4]
   54f60:	cmp	r0, #0
   54f64:	beq	54f78 <ftello64@plt+0x3ea38>
   54f68:	mvn	r1, #0
   54f6c:	bl	49484 <ftello64@plt+0x32f44>
   54f70:	cmp	r0, #0
   54f74:	popeq	{r4, r5, r6, pc}
   54f78:	bl	15d48 <gpg_err_code_from_syserror@plt>
   54f7c:	uxth	r0, r0
   54f80:	pop	{r4, r5, r6, pc}
   54f84:	ldr	r1, [pc, #16]	; 54f9c <ftello64@plt+0x3ea5c>
   54f88:	b	54f34 <ftello64@plt+0x3e9f4>
   54f8c:	andeq	r3, r6, r0, asr #17
   54f90:	andeq	r1, r6, ip, lsl #4
   54f94:	muleq	r6, ip, r8
   54f98:	andeq	sp, r6, ip, ror r8
   54f9c:	andeq	sp, r6, r0, ror #16
   54fa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54fa4:	sub	sp, sp, #12
   54fa8:	mov	fp, r3
   54fac:	mov	r3, #6
   54fb0:	ldr	r5, [pc, #232]	; 550a0 <ftello64@plt+0x3eb60>
   54fb4:	ldr	sl, [pc, #232]	; 550a4 <ftello64@plt+0x3eb64>
   54fb8:	ldr	r9, [pc, #232]	; 550a8 <ftello64@plt+0x3eb68>
   54fbc:	ldr	r6, [pc, #232]	; 550ac <ftello64@plt+0x3eb6c>
   54fc0:	str	r0, [sp, #4]
   54fc4:	mov	r8, r1
   54fc8:	mov	r7, r2
   54fcc:	str	r3, [sp]
   54fd0:	mov	r4, #0
   54fd4:	b	5501c <ftello64@plt+0x3eadc>
   54fd8:	mov	r0, r5
   54fdc:	bl	4b780 <ftello64@plt+0x35240>
   54fe0:	mov	r3, #0
   54fe4:	mov	r2, r3
   54fe8:	mov	r1, r8
   54fec:	mov	r0, fp
   54ff0:	bl	164d4 <assuan_socket_connect@plt>
   54ff4:	add	r4, r4, r5
   54ff8:	lsl	r2, r5, #1
   54ffc:	subs	r3, r0, #0
   55000:	beq	55064 <ftello64@plt+0x3eb24>
   55004:	cmp	r2, r6
   55008:	movlt	r5, r2
   5500c:	ldr	r2, [pc, #156]	; 550b0 <ftello64@plt+0x3eb70>
   55010:	movge	r5, r6
   55014:	cmp	r4, r2
   55018:	bgt	55094 <ftello64@plt+0x3eb54>
   5501c:	sub	r3, sl, r4
   55020:	cmp	r7, #0
   55024:	umull	r2, r3, r9, r3
   55028:	beq	54fd8 <ftello64@plt+0x3ea98>
   5502c:	ldr	r2, [sp]
   55030:	lsr	r3, r3, #18
   55034:	cmp	r3, r2
   55038:	bge	54fd8 <ftello64@plt+0x3ea98>
   5503c:	mov	r2, #5
   55040:	ldr	r1, [pc, #108]	; 550b4 <ftello64@plt+0x3eb74>
   55044:	mov	r0, #0
   55048:	str	r3, [sp]
   5504c:	bl	15718 <dcgettext@plt>
   55050:	ldr	r3, [sp]
   55054:	ldr	r1, [sp, #4]
   55058:	mov	r2, r3
   5505c:	bl	4873c <ftello64@plt+0x321fc>
   55060:	b	54fd8 <ftello64@plt+0x3ea98>
   55064:	cmp	r7, #0
   55068:	beq	55094 <ftello64@plt+0x3eb54>
   5506c:	mov	r2, #5
   55070:	ldr	r1, [pc, #64]	; 550b8 <ftello64@plt+0x3eb78>
   55074:	str	r3, [sp]
   55078:	bl	15718 <dcgettext@plt>
   5507c:	ldr	r1, [sp, #4]
   55080:	bl	4873c <ftello64@plt+0x321fc>
   55084:	ldr	r3, [sp, #48]	; 0x30
   55088:	mov	r2, #1
   5508c:	str	r2, [r3]
   55090:	ldr	r3, [sp]
   55094:	mov	r0, r3
   55098:	add	sp, sp, #12
   5509c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   550a0:	ldrdeq	r0, [r0], -r1
   550a4:	subseq	r8, fp, pc, ror sp
   550a8:	tstmi	fp, #2096	; 0x830
   550ac:	andeq	r4, pc, r0, asr #4
   550b0:	subeq	r4, ip, pc, lsr fp
   550b4:			; <UNDEFINED> instruction: 0x0006d8bc
   550b8:	andeq	sp, r6, r8, ror #17
   550bc:	push	{r4, r5, r6, lr}
   550c0:	mov	r5, r0
   550c4:	ldr	r0, [pc, #68]	; 55110 <ftello64@plt+0x3ebd0>
   550c8:	mov	r4, r1
   550cc:	bl	15a6c <getenv@plt>
   550d0:	cmp	r0, #0
   550d4:	beq	55100 <ftello64@plt+0x3ebc0>
   550d8:	mov	r2, #10
   550dc:	mov	r1, #0
   550e0:	bl	15448 <strtol@plt>
   550e4:	ldr	r3, [pc, #40]	; 55114 <ftello64@plt+0x3ebd4>
   550e8:	str	r0, [r3]
   550ec:	mov	r1, r5
   550f0:	str	r4, [r3, #4]
   550f4:	ldr	r0, [pc, #28]	; 55118 <ftello64@plt+0x3ebd8>
   550f8:	pop	{r4, r5, r6, lr}
   550fc:	b	155b0 <assuan_set_log_cb@plt>
   55100:	ldr	r3, [pc, #12]	; 55114 <ftello64@plt+0x3ebd4>
   55104:	mov	r2, #128	; 0x80
   55108:	str	r2, [r3]
   5510c:	b	550ec <ftello64@plt+0x3ebac>
   55110:	andeq	sp, r6, r8, lsl #18
   55114:	andeq	r0, r8, r0, ror lr
   55118:	muleq	r5, r8, sp
   5511c:	ldr	r3, [pc, #12]	; 55130 <ftello64@plt+0x3ebf0>
   55120:	cmp	r0, #0
   55124:	moveq	r0, #128	; 0x80
   55128:	str	r0, [r3]
   5512c:	bx	lr
   55130:	andeq	r0, r8, r0, ror lr
   55134:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   55138:	sub	sp, sp, #16
   5513c:	ldr	r7, [pc, #716]	; 55410 <ftello64@plt+0x3eed0>
   55140:	ldr	r5, [sp, #48]	; 0x30
   55144:	mov	r6, r0
   55148:	mov	r8, r2
   5514c:	ldr	r0, [r7]
   55150:	mov	r9, r3
   55154:	mov	r1, #0
   55158:	str	r0, [sp, #12]
   5515c:	str	r1, [sp]
   55160:	add	r1, sp, #4
   55164:	mov	r0, sp
   55168:	bl	59e64 <ftello64@plt+0x43924>
   5516c:	subs	r4, r0, #0
   55170:	beq	551f0 <ftello64@plt+0x3ecb0>
   55174:	mov	r2, #0
   55178:	mov	r1, r4
   5517c:	mov	r0, r5
   55180:	bl	5a0f8 <ftello64@plt+0x43bb8>
   55184:	subs	r2, r0, #0
   55188:	beq	55160 <ftello64@plt+0x3ec20>
   5518c:	ldr	r1, [sp, #4]
   55190:	cmp	r1, #0
   55194:	beq	551cc <ftello64@plt+0x3ec8c>
   55198:	mov	r3, #0
   5519c:	mov	r0, r6
   551a0:	bl	54e18 <ftello64@plt+0x3e8d8>
   551a4:	mov	r4, r0
   551a8:	cmp	r4, #0
   551ac:	beq	55160 <ftello64@plt+0x3ec20>
   551b0:	ldr	r2, [sp, #12]
   551b4:	ldr	r3, [r7]
   551b8:	mov	r0, r4
   551bc:	cmp	r2, r3
   551c0:	bne	5540c <ftello64@plt+0x3eecc>
   551c4:	add	sp, sp, #16
   551c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   551cc:	mov	r1, r4
   551d0:	mov	r3, #1
   551d4:	mov	r0, r6
   551d8:	bl	54e18 <ftello64@plt+0x3e8d8>
   551dc:	uxth	r3, r0
   551e0:	cmp	r3, #174	; 0xae
   551e4:	mov	r4, r0
   551e8:	bne	551a8 <ftello64@plt+0x3ec68>
   551ec:	b	55160 <ftello64@plt+0x3ec20>
   551f0:	mov	r0, r5
   551f4:	add	r2, sp, #8
   551f8:	ldr	r1, [pc, #532]	; 55414 <ftello64@plt+0x3eed4>
   551fc:	bl	5a0f8 <ftello64@plt+0x43bb8>
   55200:	subs	r5, r0, #0
   55204:	beq	55214 <ftello64@plt+0x3ecd4>
   55208:	ldr	r3, [sp, #8]
   5520c:	cmp	r3, #0
   55210:	moveq	r5, #0
   55214:	mov	r1, #0
   55218:	mov	r0, r1
   5521c:	bl	160c0 <setlocale@plt>
   55220:	subs	r4, r0, #0
   55224:	beq	552e0 <ftello64@plt+0x3eda0>
   55228:	bl	16498 <gcry_strdup@plt>
   5522c:	subs	sl, r0, #0
   55230:	beq	55364 <ftello64@plt+0x3ee24>
   55234:	ldr	r1, [pc, #476]	; 55418 <ftello64@plt+0x3eed8>
   55238:	mov	r0, #0
   5523c:	bl	160c0 <setlocale@plt>
   55240:	cmp	r8, #0
   55244:	beq	5533c <ftello64@plt+0x3edfc>
   55248:	mov	r2, r8
   5524c:	mov	r3, #0
   55250:	ldr	r1, [pc, #452]	; 5541c <ftello64@plt+0x3eedc>
   55254:	mov	r0, r6
   55258:	bl	54e18 <ftello64@plt+0x3e8d8>
   5525c:	mov	r4, r0
   55260:	mov	r1, sl
   55264:	mov	r0, #0
   55268:	bl	160c0 <setlocale@plt>
   5526c:	mov	r0, sl
   55270:	bl	156a0 <gcry_free@plt>
   55274:	cmp	r4, #0
   55278:	bne	551b0 <ftello64@plt+0x3ec70>
   5527c:	mov	r1, #0
   55280:	mov	r0, #5
   55284:	bl	160c0 <setlocale@plt>
   55288:	subs	r4, r0, #0
   5528c:	beq	5530c <ftello64@plt+0x3edcc>
   55290:	bl	16498 <gcry_strdup@plt>
   55294:	subs	r8, r0, #0
   55298:	beq	55364 <ftello64@plt+0x3ee24>
   5529c:	ldr	r1, [pc, #372]	; 55418 <ftello64@plt+0x3eed8>
   552a0:	mov	r0, #5
   552a4:	bl	160c0 <setlocale@plt>
   552a8:	cmp	r9, #0
   552ac:	beq	55370 <ftello64@plt+0x3ee30>
   552b0:	mov	r2, r9
   552b4:	mov	r0, r6
   552b8:	mov	r3, #0
   552bc:	ldr	r1, [pc, #348]	; 55420 <ftello64@plt+0x3eee0>
   552c0:	bl	54e18 <ftello64@plt+0x3e8d8>
   552c4:	mov	r4, r0
   552c8:	mov	r1, r8
   552cc:	mov	r0, #5
   552d0:	bl	160c0 <setlocale@plt>
   552d4:	mov	r0, r8
   552d8:	bl	156a0 <gcry_free@plt>
   552dc:	b	551b0 <ftello64@plt+0x3ec70>
   552e0:	ldr	r1, [pc, #304]	; 55418 <ftello64@plt+0x3eed8>
   552e4:	bl	160c0 <setlocale@plt>
   552e8:	cmp	r8, #0
   552ec:	beq	553b8 <ftello64@plt+0x3ee78>
   552f0:	mov	r3, r4
   552f4:	mov	r2, r8
   552f8:	ldr	r1, [pc, #284]	; 5541c <ftello64@plt+0x3eedc>
   552fc:	mov	r0, r6
   55300:	bl	54e18 <ftello64@plt+0x3e8d8>
   55304:	mov	r4, r0
   55308:	b	55274 <ftello64@plt+0x3ed34>
   5530c:	ldr	r1, [pc, #260]	; 55418 <ftello64@plt+0x3eed8>
   55310:	mov	r0, #5
   55314:	bl	160c0 <setlocale@plt>
   55318:	cmp	r9, #0
   5531c:	beq	553e0 <ftello64@plt+0x3eea0>
   55320:	mov	r3, r4
   55324:	mov	r2, r9
   55328:	mov	r0, r6
   5532c:	ldr	r1, [pc, #236]	; 55420 <ftello64@plt+0x3eee0>
   55330:	bl	54e18 <ftello64@plt+0x3e8d8>
   55334:	mov	r4, r0
   55338:	b	551b0 <ftello64@plt+0x3ec70>
   5533c:	cmp	r5, #0
   55340:	cmpne	r0, #0
   55344:	beq	553a0 <ftello64@plt+0x3ee60>
   55348:	mov	r2, r0
   5534c:	mov	r3, r8
   55350:	ldr	r1, [pc, #196]	; 5541c <ftello64@plt+0x3eedc>
   55354:	mov	r0, r6
   55358:	bl	54e18 <ftello64@plt+0x3e8d8>
   5535c:	mov	r4, r0
   55360:	b	55260 <ftello64@plt+0x3ed20>
   55364:	bl	15d48 <gpg_err_code_from_syserror@plt>
   55368:	uxth	r4, r0
   5536c:	b	551b0 <ftello64@plt+0x3ec70>
   55370:	cmp	r5, #0
   55374:	cmpne	r0, #0
   55378:	beq	55398 <ftello64@plt+0x3ee58>
   5537c:	mov	r2, r0
   55380:	mov	r3, r9
   55384:	mov	r0, r6
   55388:	ldr	r1, [pc, #144]	; 55420 <ftello64@plt+0x3eee0>
   5538c:	bl	54e18 <ftello64@plt+0x3e8d8>
   55390:	mov	r4, r0
   55394:	b	552c8 <ftello64@plt+0x3ed88>
   55398:	mov	r4, r9
   5539c:	b	552c8 <ftello64@plt+0x3ed88>
   553a0:	mov	r0, r8
   553a4:	mov	r1, sl
   553a8:	bl	160c0 <setlocale@plt>
   553ac:	mov	r0, sl
   553b0:	bl	156a0 <gcry_free@plt>
   553b4:	b	5527c <ftello64@plt+0x3ed3c>
   553b8:	cmp	r5, #0
   553bc:	cmpne	r0, #0
   553c0:	beq	5527c <ftello64@plt+0x3ed3c>
   553c4:	mov	r2, r0
   553c8:	mov	r3, r8
   553cc:	ldr	r1, [pc, #72]	; 5541c <ftello64@plt+0x3eedc>
   553d0:	mov	r0, r6
   553d4:	bl	54e18 <ftello64@plt+0x3e8d8>
   553d8:	mov	r4, r0
   553dc:	b	55274 <ftello64@plt+0x3ed34>
   553e0:	cmp	r5, #0
   553e4:	cmpne	r0, #0
   553e8:	moveq	r4, r9
   553ec:	beq	551b0 <ftello64@plt+0x3ec70>
   553f0:	mov	r2, r0
   553f4:	mov	r3, r9
   553f8:	mov	r0, r6
   553fc:	ldr	r1, [pc, #28]	; 55420 <ftello64@plt+0x3eee0>
   55400:	bl	54e18 <ftello64@plt+0x3e8d8>
   55404:	mov	r4, r0
   55408:	b	551b0 <ftello64@plt+0x3ec70>
   5540c:	bl	15748 <__stack_chk_fail@plt>
   55410:	andeq	pc, r7, r8, lsl #15
   55414:	andeq	pc, r5, r8, asr sp	; <UNPREDICTABLE>
   55418:			; <UNDEFINED> instruction: 0x0006abbc
   5541c:	ldrdeq	r1, [r6], -r0
   55420:	ldrdeq	r1, [r6], -ip
   55424:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55428:	sub	sp, sp, #84	; 0x54
   5542c:	ldr	r5, [pc, #1356]	; 55980 <ftello64@plt+0x3f440>
   55430:	str	r3, [sp, #24]
   55434:	ldr	r3, [sp, #120]	; 0x78
   55438:	mov	r6, r0
   5543c:	str	r3, [sp, #28]
   55440:	ldr	r3, [sp, #124]	; 0x7c
   55444:	mov	ip, #0
   55448:	ldr	lr, [r5]
   5544c:	str	r3, [sp, #32]
   55450:	ldr	r3, [sp, #144]	; 0x90
   55454:	add	r0, sp, #40	; 0x28
   55458:	str	ip, [r6]
   5545c:	mov	fp, r1
   55460:	mov	r7, r2
   55464:	str	lr, [sp, #76]	; 0x4c
   55468:	str	ip, [sp, #44]	; 0x2c
   5546c:	ldr	r9, [sp, #140]	; 0x8c
   55470:	str	r3, [sp, #20]
   55474:	bl	15c94 <assuan_new@plt>
   55478:	subs	r4, r0, #0
   5547c:	bne	55620 <ftello64@plt+0x3f0e0>
   55480:	bl	4c8e8 <ftello64@plt+0x363a8>
   55484:	mov	r2, r4
   55488:	ldr	r1, [pc, #1268]	; 55984 <ftello64@plt+0x3f444>
   5548c:	bl	432f0 <ftello64@plt+0x2cdb0>
   55490:	subs	r8, r0, #0
   55494:	beq	55740 <ftello64@plt+0x3f200>
   55498:	mov	r3, r4
   5549c:	mov	r2, r4
   554a0:	mov	r1, r8
   554a4:	ldr	r0, [sp, #40]	; 0x28
   554a8:	bl	164d4 <assuan_socket_connect@plt>
   554ac:	ldr	r3, [sp, #128]	; 0x80
   554b0:	cmp	r0, #0
   554b4:	cmpne	r3, #0
   554b8:	mov	sl, r0
   554bc:	beq	5564c <ftello64@plt+0x3f10c>
   554c0:	cmp	r7, #0
   554c4:	beq	554d4 <ftello64@plt+0x3ef94>
   554c8:	ldrb	r3, [r7]
   554cc:	cmp	r3, #0
   554d0:	bne	55698 <ftello64@plt+0x3f158>
   554d4:	mov	r0, #1
   554d8:	bl	4ca74 <ftello64@plt+0x36534>
   554dc:	mov	sl, #0
   554e0:	str	sl, [sp, #36]	; 0x24
   554e4:	mov	r7, r0
   554e8:	ldr	r3, [sp, #132]	; 0x84
   554ec:	cmp	r3, #0
   554f0:	bne	556cc <ftello64@plt+0x3f18c>
   554f4:	cmp	r9, #0
   554f8:	beq	55510 <ftello64@plt+0x3efd0>
   554fc:	ldr	r0, [sp, #20]
   55500:	mov	r3, #0
   55504:	ldr	r2, [pc, #1148]	; 55988 <ftello64@plt+0x3f448>
   55508:	mov	r1, #50	; 0x32
   5550c:	blx	r9
   55510:	bl	4c4e4 <ftello64@plt+0x35fa4>
   55514:	mov	r1, #0
   55518:	bl	433a0 <ftello64@plt+0x2ce60>
   5551c:	subs	r9, r0, #0
   55520:	beq	55798 <ftello64@plt+0x3f258>
   55524:	mov	r0, #0
   55528:	bl	154d8 <fflush@plt>
   5552c:	cmp	r0, #0
   55530:	bne	557e0 <ftello64@plt+0x3f2a0>
   55534:	ldr	r2, [pc, #1104]	; 5598c <ftello64@plt+0x3f44c>
   55538:	ldr	r3, [pc, #1104]	; 55990 <ftello64@plt+0x3f450>
   5553c:	cmp	sl, #0
   55540:	str	r2, [sp, #52]	; 0x34
   55544:	str	r3, [sp, #60]	; 0x3c
   55548:	movne	r2, #4
   5554c:	movne	r3, #5
   55550:	moveq	r3, #4
   55554:	moveq	r2, #3
   55558:	add	r1, sp, #80	; 0x50
   5555c:	add	r2, r1, r2, lsl #2
   55560:	add	r3, r1, r3, lsl #2
   55564:	ldr	r1, [pc, #1064]	; 55994 <ftello64@plt+0x3f454>
   55568:	mov	r4, #0
   5556c:	strne	sl, [sp, #64]	; 0x40
   55570:	str	r9, [sp, #56]	; 0x38
   55574:	str	r1, [r2, #-28]	; 0xffffffe4
   55578:	str	r4, [r3, #-28]	; 0xffffffe4
   5557c:	bl	4c4e4 <ftello64@plt+0x35fa4>
   55580:	ldr	r2, [pc, #1040]	; 55998 <ftello64@plt+0x3f458>
   55584:	mov	r1, r0
   55588:	add	r0, sp, #48	; 0x30
   5558c:	bl	54eec <ftello64@plt+0x3e9ac>
   55590:	subs	sl, r0, #0
   55594:	beq	556e8 <ftello64@plt+0x3f1a8>
   55598:	ldr	r0, [sp, #48]	; 0x30
   5559c:	cmp	r0, #0
   555a0:	beq	5585c <ftello64@plt+0x3f31c>
   555a4:	bl	4937c <ftello64@plt+0x32e3c>
   555a8:	mov	r3, #0
   555ac:	str	r3, [sp, #48]	; 0x30
   555b0:	mov	r0, r9
   555b4:	bl	156a0 <gcry_free@plt>
   555b8:	ldr	r0, [sp, #36]	; 0x24
   555bc:	bl	156a0 <gcry_free@plt>
   555c0:	mov	r0, r8
   555c4:	bl	156a0 <gcry_free@plt>
   555c8:	cmp	sl, #0
   555cc:	bne	5566c <ftello64@plt+0x3f12c>
   555d0:	ldr	r3, [sp, #136]	; 0x88
   555d4:	cmp	r3, #0
   555d8:	beq	555e8 <ftello64@plt+0x3f0a8>
   555dc:	ldr	r3, [sp, #44]	; 0x2c
   555e0:	cmp	r3, #0
   555e4:	beq	55878 <ftello64@plt+0x3f338>
   555e8:	mov	r3, #0
   555ec:	str	r3, [sp, #12]
   555f0:	str	r3, [sp, #8]
   555f4:	str	r3, [sp, #4]
   555f8:	str	r3, [sp]
   555fc:	mov	r2, r3
   55600:	ldr	r1, [pc, #916]	; 5599c <ftello64@plt+0x3f45c>
   55604:	ldr	r0, [sp, #40]	; 0x28
   55608:	bl	15a54 <assuan_transact@plt>
   5560c:	subs	r4, r0, #0
   55610:	beq	5575c <ftello64@plt+0x3f21c>
   55614:	ldr	r0, [sp, #40]	; 0x28
   55618:	bl	160fc <assuan_release@plt>
   5561c:	b	55630 <ftello64@plt+0x3f0f0>
   55620:	bl	161e0 <gpg_strerror@plt>
   55624:	mov	r1, r0
   55628:	ldr	r0, [pc, #880]	; 559a0 <ftello64@plt+0x3f460>
   5562c:	bl	487a0 <ftello64@plt+0x32260>
   55630:	ldr	r2, [sp, #76]	; 0x4c
   55634:	ldr	r3, [r5]
   55638:	mov	r0, r4
   5563c:	cmp	r2, r3
   55640:	bne	5597c <ftello64@plt+0x3f43c>
   55644:	add	sp, sp, #84	; 0x54
   55648:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5564c:	mov	r0, r8
   55650:	bl	156a0 <gcry_free@plt>
   55654:	cmp	sl, #0
   55658:	beq	555d0 <ftello64@plt+0x3f090>
   5565c:	ldr	r3, [pc, #832]	; 559a4 <ftello64@plt+0x3f464>
   55660:	uxth	r2, sl
   55664:	cmp	r2, r3
   55668:	beq	55680 <ftello64@plt+0x3f140>
   5566c:	mov	r0, sl
   55670:	bl	161e0 <gpg_strerror@plt>
   55674:	mov	r1, r0
   55678:	ldr	r0, [pc, #808]	; 559a8 <ftello64@plt+0x3f468>
   5567c:	bl	487a0 <ftello64@plt+0x32260>
   55680:	lsl	r4, fp, #24
   55684:	ldr	r0, [sp, #40]	; 0x28
   55688:	and	r4, r4, #2130706432	; 0x7f000000
   5568c:	bl	160fc <assuan_release@plt>
   55690:	orr	r4, r4, #77	; 0x4d
   55694:	b	55630 <ftello64@plt+0x3f0f0>
   55698:	mov	r1, #124	; 0x7c
   5569c:	mov	r0, r7
   556a0:	bl	15d24 <strchr@plt>
   556a4:	subs	sl, r0, #0
   556a8:	beq	556bc <ftello64@plt+0x3f17c>
   556ac:	ldrb	r3, [sl, #1]
   556b0:	cmp	r3, #45	; 0x2d
   556b4:	beq	55884 <ftello64@plt+0x3f344>
   556b8:	mov	sl, r4
   556bc:	ldr	r3, [sp, #132]	; 0x84
   556c0:	str	sl, [sp, #36]	; 0x24
   556c4:	cmp	r3, #0
   556c8:	beq	554f4 <ftello64@plt+0x3efb4>
   556cc:	mov	r2, #5
   556d0:	ldr	r1, [pc, #724]	; 559ac <ftello64@plt+0x3f46c>
   556d4:	mov	r0, #0
   556d8:	bl	15718 <dcgettext@plt>
   556dc:	mov	r1, r7
   556e0:	bl	4873c <ftello64@plt+0x321fc>
   556e4:	b	554f4 <ftello64@plt+0x3efb4>
   556e8:	mov	r3, sl
   556ec:	mov	r2, sl
   556f0:	mov	r1, r8
   556f4:	ldr	r0, [sp, #40]	; 0x28
   556f8:	bl	164d4 <assuan_socket_connect@plt>
   556fc:	subs	sl, r0, #0
   55700:	beq	55834 <ftello64@plt+0x3f2f4>
   55704:	ldr	r3, [sp, #36]	; 0x24
   55708:	mov	r2, r4
   5570c:	cmp	r3, r4
   55710:	mov	r0, r3
   55714:	add	r1, sp, #52	; 0x34
   55718:	moveq	r0, r7
   5571c:	bl	5de80 <ftello64@plt+0x47940>
   55720:	subs	sl, r0, #0
   55724:	beq	558d4 <ftello64@plt+0x3f394>
   55728:	bl	161e0 <gpg_strerror@plt>
   5572c:	mov	r1, r7
   55730:	mov	r2, r0
   55734:	ldr	r0, [pc, #628]	; 559b0 <ftello64@plt+0x3f470>
   55738:	bl	487a0 <ftello64@plt+0x32260>
   5573c:	b	55598 <ftello64@plt+0x3f058>
   55740:	bl	15d48 <gpg_err_code_from_syserror@plt>
   55744:	subs	r4, r0, #0
   55748:	lslne	r3, fp, #24
   5574c:	andne	r3, r3, #2130706432	; 0x7f000000
   55750:	uxthne	r4, r4
   55754:	orrne	r4, r3, r4
   55758:	b	55614 <ftello64@plt+0x3f0d4>
   5575c:	ldr	r3, [sp, #32]
   55760:	mov	r1, fp
   55764:	str	r3, [sp]
   55768:	ldr	r0, [sp, #40]	; 0x28
   5576c:	ldrd	r2, [sp, #24]
   55770:	bl	55134 <ftello64@plt+0x3ebf4>
   55774:	uxth	r3, r0
   55778:	cmp	r3, #251	; 0xfb
   5577c:	mov	r7, r0
   55780:	beq	558b8 <ftello64@plt+0x3f378>
   55784:	cmp	r0, #0
   55788:	ldr	r0, [sp, #40]	; 0x28
   5578c:	bne	558cc <ftello64@plt+0x3f38c>
   55790:	str	r0, [r6]
   55794:	b	55630 <ftello64@plt+0x3f0f0>
   55798:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5579c:	subs	r4, r0, #0
   557a0:	lslne	r3, fp, #24
   557a4:	uxthne	r4, r4
   557a8:	andne	r3, r3, #2130706432	; 0x7f000000
   557ac:	orrne	r4, r3, r4
   557b0:	mov	r0, r4
   557b4:	bl	161e0 <gpg_strerror@plt>
   557b8:	mov	r1, r0
   557bc:	ldr	r0, [pc, #496]	; 559b4 <ftello64@plt+0x3f474>
   557c0:	bl	487a0 <ftello64@plt+0x32260>
   557c4:	mov	r0, r8
   557c8:	bl	156a0 <gcry_free@plt>
   557cc:	ldr	r0, [sp, #40]	; 0x28
   557d0:	bl	160fc <assuan_release@plt>
   557d4:	ldr	r0, [sp, #36]	; 0x24
   557d8:	bl	156a0 <gcry_free@plt>
   557dc:	b	55630 <ftello64@plt+0x3f0f0>
   557e0:	bl	15d48 <gpg_err_code_from_syserror@plt>
   557e4:	subs	r4, r0, #0
   557e8:	lslne	r3, fp, #24
   557ec:	andne	r3, r3, #2130706432	; 0x7f000000
   557f0:	uxthne	r4, r4
   557f4:	orrne	r4, r3, r4
   557f8:	bl	15e20 <__errno_location@plt>
   557fc:	ldr	r0, [r0]
   55800:	bl	15ae4 <strerror@plt>
   55804:	mov	r1, r0
   55808:	ldr	r0, [pc, #424]	; 559b8 <ftello64@plt+0x3f478>
   5580c:	bl	487a0 <ftello64@plt+0x32260>
   55810:	mov	r0, r8
   55814:	bl	156a0 <gcry_free@plt>
   55818:	ldr	r0, [sp, #40]	; 0x28
   5581c:	bl	160fc <assuan_release@plt>
   55820:	mov	r0, r9
   55824:	bl	156a0 <gcry_free@plt>
   55828:	ldr	r0, [sp, #36]	; 0x24
   5582c:	bl	156a0 <gcry_free@plt>
   55830:	b	55630 <ftello64@plt+0x3f0f0>
   55834:	ldr	r0, [sp, #48]	; 0x30
   55838:	cmp	r0, #0
   5583c:	bne	555a4 <ftello64@plt+0x3f064>
   55840:	mov	r0, r9
   55844:	bl	156a0 <gcry_free@plt>
   55848:	ldr	r0, [sp, #36]	; 0x24
   5584c:	bl	156a0 <gcry_free@plt>
   55850:	mov	r0, r8
   55854:	bl	156a0 <gcry_free@plt>
   55858:	b	555d0 <ftello64@plt+0x3f090>
   5585c:	mov	r0, r9
   55860:	bl	156a0 <gcry_free@plt>
   55864:	ldr	r0, [sp, #36]	; 0x24
   55868:	bl	156a0 <gcry_free@plt>
   5586c:	mov	r0, r8
   55870:	bl	156a0 <gcry_free@plt>
   55874:	b	5566c <ftello64@plt+0x3f12c>
   55878:	ldr	r0, [pc, #316]	; 559bc <ftello64@plt+0x3f47c>
   5587c:	bl	488ec <ftello64@plt+0x323ac>
   55880:	b	555e8 <ftello64@plt+0x3f0a8>
   55884:	ldrb	r3, [sl, #2]
   55888:	cmp	r3, #45	; 0x2d
   5588c:	bne	556b8 <ftello64@plt+0x3f178>
   55890:	mov	r0, r7
   55894:	bl	16498 <gcry_strdup@plt>
   55898:	subs	r3, r0, #0
   5589c:	str	r3, [sp, #36]	; 0x24
   558a0:	beq	55958 <ftello64@plt+0x3f418>
   558a4:	mov	r1, #124	; 0x7c
   558a8:	bl	15d24 <strchr@plt>
   558ac:	mov	sl, r0
   558b0:	strb	r4, [sl], #1
   558b4:	b	554e8 <ftello64@plt+0x3efa8>
   558b8:	lsr	r3, r0, #24
   558bc:	and	r3, r3, #127	; 0x7f
   558c0:	cmp	r3, #4
   558c4:	ldr	r0, [sp, #40]	; 0x28
   558c8:	beq	55904 <ftello64@plt+0x3f3c4>
   558cc:	mov	r4, r7
   558d0:	b	55618 <ftello64@plt+0x3f0d8>
   558d4:	add	r3, sp, #44	; 0x2c
   558d8:	str	r3, [sp]
   558dc:	ldr	r2, [sp, #132]	; 0x84
   558e0:	ldr	r3, [sp, #40]	; 0x28
   558e4:	mov	r1, r8
   558e8:	ldr	r0, [pc, #168]	; 55998 <ftello64@plt+0x3f458>
   558ec:	bl	54fa0 <ftello64@plt+0x3ea60>
   558f0:	mov	sl, r0
   558f4:	ldr	r0, [sp, #48]	; 0x30
   558f8:	cmp	r0, #0
   558fc:	beq	555b0 <ftello64@plt+0x3f070>
   55900:	b	555a4 <ftello64@plt+0x3f064>
   55904:	str	r4, [sp, #12]
   55908:	str	r4, [sp, #8]
   5590c:	str	r4, [sp, #4]
   55910:	str	r4, [sp]
   55914:	mov	r3, r4
   55918:	mov	r2, r4
   5591c:	ldr	r1, [pc, #156]	; 559c0 <ftello64@plt+0x3f480>
   55920:	bl	15a54 <assuan_transact@plt>
   55924:	cmp	r0, #0
   55928:	movne	r4, r7
   5592c:	bne	55614 <ftello64@plt+0x3f0d4>
   55930:	ldr	r3, [sp, #132]	; 0x84
   55934:	cmp	r3, #0
   55938:	ldreq	r0, [sp, #40]	; 0x28
   5593c:	beq	55790 <ftello64@plt+0x3f250>
   55940:	mov	r2, #5
   55944:	ldr	r1, [pc, #120]	; 559c4 <ftello64@plt+0x3f484>
   55948:	bl	15718 <dcgettext@plt>
   5594c:	bl	4873c <ftello64@plt+0x321fc>
   55950:	ldr	r0, [sp, #40]	; 0x28
   55954:	b	55790 <ftello64@plt+0x3f250>
   55958:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5595c:	subs	r4, r0, #0
   55960:	lslne	r3, fp, #24
   55964:	andne	r3, r3, #2130706432	; 0x7f000000
   55968:	uxthne	r4, r4
   5596c:	mov	r0, r8
   55970:	orrne	r4, r3, r4
   55974:	bl	156a0 <gcry_free@plt>
   55978:	b	55614 <ftello64@plt+0x3f0d4>
   5597c:	bl	15748 <__stack_chk_fail@plt>
   55980:	andeq	pc, r7, r8, lsl #15
   55984:	andeq	sp, r6, r0, asr #18
   55988:	andeq	sp, r6, r4, ror r9
   5598c:	ldrdeq	sp, [r6], -r0
   55990:	ldrdeq	sp, [r6], -ip
   55994:	strdeq	sp, [r6], -r4
   55998:	andeq	r3, r6, r0, asr #17
   5599c:	andeq	r3, r6, r8, lsr #21
   559a0:	andeq	sp, r6, r8, lsl r9
   559a4:	andeq	r0, r0, r3, lsl #2
   559a8:	andeq	sp, r6, r0, lsr #20
   559ac:	andeq	sp, r6, ip, asr #18
   559b0:	andeq	sp, r6, r0, lsl #20
   559b4:	andeq	sp, r6, ip, lsl #19
   559b8:	andeq	sp, r6, ip, lsr #19
   559bc:	andeq	sp, r6, r0, asr #20
   559c0:	andeq	sp, r6, r4, ror #20
   559c4:	andeq	sp, r6, r8, ror sl
   559c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   559cc:	sub	sp, sp, #52	; 0x34
   559d0:	ldr	r5, [pc, #828]	; 55d14 <ftello64@plt+0x3f7d4>
   559d4:	mov	r6, r0
   559d8:	mov	ip, #0
   559dc:	ldr	lr, [r5]
   559e0:	mov	r9, r3
   559e4:	ldr	r3, [sp, #100]	; 0x64
   559e8:	add	r0, sp, #16
   559ec:	str	ip, [r6]
   559f0:	str	r1, [sp, #8]
   559f4:	mov	r8, r2
   559f8:	str	lr, [sp, #44]	; 0x2c
   559fc:	str	ip, [sp, #20]
   55a00:	ldr	sl, [sp, #96]	; 0x60
   55a04:	str	r3, [sp, #12]
   55a08:	bl	15c94 <assuan_new@plt>
   55a0c:	subs	r4, r0, #0
   55a10:	bne	55b64 <ftello64@plt+0x3f624>
   55a14:	bl	4c988 <ftello64@plt+0x36448>
   55a18:	mov	r3, r4
   55a1c:	mov	r2, r4
   55a20:	mov	r1, r0
   55a24:	mov	fp, r0
   55a28:	ldr	r0, [sp, #16]
   55a2c:	bl	164d4 <assuan_socket_connect@plt>
   55a30:	cmp	r0, #0
   55a34:	cmpne	r9, #0
   55a38:	mov	r7, r0
   55a3c:	beq	55b2c <ftello64@plt+0x3f5ec>
   55a40:	cmp	r8, #0
   55a44:	beq	55b90 <ftello64@plt+0x3f650>
   55a48:	ldrb	r3, [r8]
   55a4c:	cmp	r3, #0
   55a50:	beq	55b90 <ftello64@plt+0x3f650>
   55a54:	ldr	r3, [sp, #88]	; 0x58
   55a58:	cmp	r3, #0
   55a5c:	bne	55ba8 <ftello64@plt+0x3f668>
   55a60:	cmp	sl, #0
   55a64:	beq	55a7c <ftello64@plt+0x3f53c>
   55a68:	ldr	r0, [sp, #12]
   55a6c:	mov	r3, #0
   55a70:	ldr	r2, [pc, #672]	; 55d18 <ftello64@plt+0x3f7d8>
   55a74:	mov	r1, #50	; 0x32
   55a78:	blx	sl
   55a7c:	bl	4c4e4 <ftello64@plt+0x35fa4>
   55a80:	mov	r1, #0
   55a84:	bl	43348 <ftello64@plt+0x2ce08>
   55a88:	subs	r9, r0, #0
   55a8c:	beq	55c18 <ftello64@plt+0x3f6d8>
   55a90:	mov	r0, #0
   55a94:	bl	154d8 <fflush@plt>
   55a98:	cmp	r0, #0
   55a9c:	bne	55bc4 <ftello64@plt+0x3f684>
   55aa0:	ldr	r2, [pc, #628]	; 55d1c <ftello64@plt+0x3f7dc>
   55aa4:	ldr	r3, [pc, #628]	; 55d20 <ftello64@plt+0x3f7e0>
   55aa8:	str	r9, [sp, #36]	; 0x24
   55aac:	str	r0, [sp, #40]	; 0x28
   55ab0:	strd	r2, [sp, #28]
   55ab4:	bl	4c4e4 <ftello64@plt+0x35fa4>
   55ab8:	ldr	r2, [pc, #612]	; 55d24 <ftello64@plt+0x3f7e4>
   55abc:	mov	r1, r0
   55ac0:	add	r0, sp, #24
   55ac4:	bl	54eec <ftello64@plt+0x3e9ac>
   55ac8:	subs	r7, r0, #0
   55acc:	beq	55c54 <ftello64@plt+0x3f714>
   55ad0:	ldr	r0, [sp, #24]
   55ad4:	cmp	r0, #0
   55ad8:	beq	55c98 <ftello64@plt+0x3f758>
   55adc:	bl	4937c <ftello64@plt+0x32e3c>
   55ae0:	mov	r3, #0
   55ae4:	str	r3, [sp, #24]
   55ae8:	mov	r0, r9
   55aec:	bl	156a0 <gcry_free@plt>
   55af0:	cmp	r7, #0
   55af4:	beq	55b34 <ftello64@plt+0x3f5f4>
   55af8:	mov	r0, r7
   55afc:	bl	161e0 <gpg_strerror@plt>
   55b00:	mov	r1, fp
   55b04:	mov	r2, r0
   55b08:	ldr	r0, [pc, #536]	; 55d28 <ftello64@plt+0x3f7e8>
   55b0c:	bl	487a0 <ftello64@plt+0x32260>
   55b10:	ldr	r0, [sp, #16]
   55b14:	bl	160fc <assuan_release@plt>
   55b18:	ldr	r3, [sp, #8]
   55b1c:	lsl	r4, r3, #24
   55b20:	and	r4, r4, #2130706432	; 0x7f000000
   55b24:	orr	r4, r4, #92	; 0x5c
   55b28:	b	55b48 <ftello64@plt+0x3f608>
   55b2c:	cmp	r0, #0
   55b30:	bne	55c04 <ftello64@plt+0x3f6c4>
   55b34:	ldr	r3, [sp, #92]	; 0x5c
   55b38:	cmp	r3, #0
   55b3c:	bne	55b78 <ftello64@plt+0x3f638>
   55b40:	ldr	r3, [sp, #16]
   55b44:	str	r3, [r6]
   55b48:	ldr	r2, [sp, #44]	; 0x2c
   55b4c:	ldr	r3, [r5]
   55b50:	mov	r0, r4
   55b54:	cmp	r2, r3
   55b58:	bne	55d10 <ftello64@plt+0x3f7d0>
   55b5c:	add	sp, sp, #52	; 0x34
   55b60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55b64:	bl	161e0 <gpg_strerror@plt>
   55b68:	mov	r1, r0
   55b6c:	ldr	r0, [pc, #440]	; 55d2c <ftello64@plt+0x3f7ec>
   55b70:	bl	487a0 <ftello64@plt+0x32260>
   55b74:	b	55b48 <ftello64@plt+0x3f608>
   55b78:	ldr	r3, [sp, #20]
   55b7c:	cmp	r3, #0
   55b80:	bne	55b40 <ftello64@plt+0x3f600>
   55b84:	ldr	r0, [pc, #420]	; 55d30 <ftello64@plt+0x3f7f0>
   55b88:	bl	488ec <ftello64@plt+0x323ac>
   55b8c:	b	55b40 <ftello64@plt+0x3f600>
   55b90:	mov	r0, #4
   55b94:	bl	4ca74 <ftello64@plt+0x36534>
   55b98:	ldr	r3, [sp, #88]	; 0x58
   55b9c:	cmp	r3, #0
   55ba0:	mov	r8, r0
   55ba4:	beq	55a60 <ftello64@plt+0x3f520>
   55ba8:	mov	r2, #5
   55bac:	ldr	r1, [pc, #384]	; 55d34 <ftello64@plt+0x3f7f4>
   55bb0:	mov	r0, #0
   55bb4:	bl	15718 <dcgettext@plt>
   55bb8:	mov	r1, r8
   55bbc:	bl	4873c <ftello64@plt+0x321fc>
   55bc0:	b	55a60 <ftello64@plt+0x3f520>
   55bc4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   55bc8:	subs	r4, r0, #0
   55bcc:	ldrne	r3, [sp, #8]
   55bd0:	uxthne	r4, r4
   55bd4:	lslne	sl, r3, #24
   55bd8:	andne	sl, sl, #2130706432	; 0x7f000000
   55bdc:	orrne	r4, sl, r4
   55be0:	bl	15e20 <__errno_location@plt>
   55be4:	ldr	r0, [r0]
   55be8:	bl	15ae4 <strerror@plt>
   55bec:	mov	r1, r0
   55bf0:	ldr	r0, [pc, #320]	; 55d38 <ftello64@plt+0x3f7f8>
   55bf4:	bl	487a0 <ftello64@plt+0x32260>
   55bf8:	ldr	r0, [sp, #16]
   55bfc:	bl	160fc <assuan_release@plt>
   55c00:	b	55b48 <ftello64@plt+0x3f608>
   55c04:	ldr	r3, [pc, #304]	; 55d3c <ftello64@plt+0x3f7fc>
   55c08:	uxth	r2, r0
   55c0c:	cmp	r2, r3
   55c10:	bne	55af8 <ftello64@plt+0x3f5b8>
   55c14:	b	55b10 <ftello64@plt+0x3f5d0>
   55c18:	bl	15d48 <gpg_err_code_from_syserror@plt>
   55c1c:	subs	r4, r0, #0
   55c20:	ldrne	r3, [sp, #8]
   55c24:	uxthne	r4, r4
   55c28:	lslne	sl, r3, #24
   55c2c:	andne	sl, sl, #2130706432	; 0x7f000000
   55c30:	orrne	r4, sl, r4
   55c34:	mov	r0, r4
   55c38:	bl	161e0 <gpg_strerror@plt>
   55c3c:	mov	r1, r0
   55c40:	ldr	r0, [pc, #248]	; 55d40 <ftello64@plt+0x3f800>
   55c44:	bl	487a0 <ftello64@plt+0x32260>
   55c48:	ldr	r0, [sp, #16]
   55c4c:	bl	160fc <assuan_release@plt>
   55c50:	b	55b48 <ftello64@plt+0x3f608>
   55c54:	mov	r3, r7
   55c58:	mov	r2, r7
   55c5c:	mov	r1, fp
   55c60:	ldr	r0, [sp, #16]
   55c64:	bl	164d4 <assuan_socket_connect@plt>
   55c68:	subs	r3, r0, #0
   55c6c:	bne	55ca4 <ftello64@plt+0x3f764>
   55c70:	ldr	r0, [sp, #24]
   55c74:	str	r3, [sp, #8]
   55c78:	cmp	r0, #0
   55c7c:	beq	55cd4 <ftello64@plt+0x3f794>
   55c80:	bl	4937c <ftello64@plt+0x32e3c>
   55c84:	ldr	r3, [sp, #8]
   55c88:	mov	r0, r9
   55c8c:	str	r3, [sp, #24]
   55c90:	bl	156a0 <gcry_free@plt>
   55c94:	b	55b34 <ftello64@plt+0x3f5f4>
   55c98:	mov	r0, r9
   55c9c:	bl	156a0 <gcry_free@plt>
   55ca0:	b	55af8 <ftello64@plt+0x3f5b8>
   55ca4:	mov	r2, r7
   55ca8:	add	r1, sp, #28
   55cac:	mov	r0, r8
   55cb0:	bl	5de80 <ftello64@plt+0x47940>
   55cb4:	subs	r7, r0, #0
   55cb8:	beq	55ce0 <ftello64@plt+0x3f7a0>
   55cbc:	bl	161e0 <gpg_strerror@plt>
   55cc0:	mov	r1, r8
   55cc4:	mov	r2, r0
   55cc8:	ldr	r0, [pc, #116]	; 55d44 <ftello64@plt+0x3f804>
   55ccc:	bl	487a0 <ftello64@plt+0x32260>
   55cd0:	b	55ad0 <ftello64@plt+0x3f590>
   55cd4:	mov	r0, r9
   55cd8:	bl	156a0 <gcry_free@plt>
   55cdc:	b	55b34 <ftello64@plt+0x3f5f4>
   55ce0:	add	r3, sp, #20
   55ce4:	str	r3, [sp]
   55ce8:	ldr	r2, [sp, #88]	; 0x58
   55cec:	ldr	r3, [sp, #16]
   55cf0:	mov	r1, fp
   55cf4:	ldr	r0, [pc, #40]	; 55d24 <ftello64@plt+0x3f7e4>
   55cf8:	bl	54fa0 <ftello64@plt+0x3ea60>
   55cfc:	mov	r7, r0
   55d00:	ldr	r0, [sp, #24]
   55d04:	cmp	r0, #0
   55d08:	beq	55ae8 <ftello64@plt+0x3f5a8>
   55d0c:	b	55adc <ftello64@plt+0x3f59c>
   55d10:	bl	15748 <__stack_chk_fail@plt>
   55d14:	andeq	pc, r7, r8, lsl #15
   55d18:	andeq	sp, r6, r8, asr #21
   55d1c:	strdeq	sp, [r6], -r4
   55d20:	ldrdeq	sp, [r6], -r0
   55d24:	andeq	r1, r6, ip, lsl #4
   55d28:	andeq	sp, r6, r8, lsl #22
   55d2c:	andeq	sp, r6, r8, lsl r9
   55d30:	andeq	sp, r6, r0, lsr fp
   55d34:	andeq	sp, r6, r4, lsr #21
   55d38:	andeq	sp, r6, ip, lsr #19
   55d3c:	andeq	r0, r0, r3, lsl #2
   55d40:	andeq	sp, r6, ip, lsl #19
   55d44:	andeq	sp, r6, r0, ror #21
   55d48:	push	{r4, r5, r6, r7, r8, lr}
   55d4c:	sub	sp, sp, #40	; 0x28
   55d50:	ldr	r5, [pc, #192]	; 55e18 <ftello64@plt+0x3f8d8>
   55d54:	mov	r6, r1
   55d58:	mov	r8, r0
   55d5c:	ldr	r3, [r5]
   55d60:	add	r0, sp, #20
   55d64:	mov	r1, #64	; 0x40
   55d68:	mov	r7, r2
   55d6c:	str	r3, [sp, #36]	; 0x24
   55d70:	bl	507f8 <ftello64@plt+0x3a2b8>
   55d74:	ldr	r3, [pc, #160]	; 55e1c <ftello64@plt+0x3f8dc>
   55d78:	mov	r4, #0
   55d7c:	cmp	r6, #2
   55d80:	ldr	r1, [pc, #152]	; 55e20 <ftello64@plt+0x3f8e0>
   55d84:	mov	r0, r8
   55d88:	movne	r1, r3
   55d8c:	str	r4, [sp, #12]
   55d90:	add	r3, sp, #20
   55d94:	str	r4, [sp, #8]
   55d98:	str	r4, [sp, #4]
   55d9c:	str	r4, [sp]
   55da0:	ldr	r2, [pc, #124]	; 55e24 <ftello64@plt+0x3f8e4>
   55da4:	bl	15a54 <assuan_transact@plt>
   55da8:	subs	r6, r0, #0
   55dac:	beq	55de0 <ftello64@plt+0x3f8a0>
   55db0:	mov	r1, r4
   55db4:	add	r0, sp, #20
   55db8:	bl	50a38 <ftello64@plt+0x3a4f8>
   55dbc:	bl	156a0 <gcry_free@plt>
   55dc0:	str	r4, [r7]
   55dc4:	ldr	r2, [sp, #36]	; 0x24
   55dc8:	ldr	r3, [r5]
   55dcc:	mov	r0, r6
   55dd0:	cmp	r2, r3
   55dd4:	bne	55e14 <ftello64@plt+0x3f8d4>
   55dd8:	add	sp, sp, #40	; 0x28
   55ddc:	pop	{r4, r5, r6, r7, r8, pc}
   55de0:	mov	r2, #1
   55de4:	ldr	r1, [pc, #60]	; 55e28 <ftello64@plt+0x3f8e8>
   55de8:	add	r0, sp, #20
   55dec:	bl	508a8 <ftello64@plt+0x3a368>
   55df0:	mov	r1, r6
   55df4:	add	r0, sp, #20
   55df8:	bl	50a38 <ftello64@plt+0x3a4f8>
   55dfc:	cmp	r0, #0
   55e00:	str	r0, [r7]
   55e04:	bne	55dc4 <ftello64@plt+0x3f884>
   55e08:	bl	15d48 <gpg_err_code_from_syserror@plt>
   55e0c:	uxth	r6, r0
   55e10:	b	55dc4 <ftello64@plt+0x3f884>
   55e14:	bl	15748 <__stack_chk_fail@plt>
   55e18:	andeq	pc, r7, r8, lsl #15
   55e1c:	andeq	sp, r6, ip, asr fp
   55e20:	andeq	sp, r6, r8, asr fp
   55e24:	andeq	r0, r5, r0, asr r9
   55e28:			; <UNDEFINED> instruction: 0x0006abbc
   55e2c:	push	{r4, r5, r6, lr}
   55e30:	mov	lr, r2
   55e34:	ldr	r4, [pc, #136]	; 55ec4 <ftello64@plt+0x3f984>
   55e38:	sub	sp, sp, #8
   55e3c:	mov	r5, r0
   55e40:	ldr	ip, [r4]
   55e44:	mov	r6, r1
   55e48:	mov	r2, r3
   55e4c:	mov	r1, lr
   55e50:	mov	r0, sp
   55e54:	str	ip, [sp, #4]
   55e58:	bl	15f10 <gpgrt_vasprintf@plt>
   55e5c:	cmp	r0, #0
   55e60:	blt	55e9c <ftello64@plt+0x3f95c>
   55e64:	mov	r0, r5
   55e68:	mov	r1, r6
   55e6c:	ldr	r2, [sp]
   55e70:	bl	15664 <assuan_write_status@plt>
   55e74:	mov	r5, r0
   55e78:	ldr	r0, [sp]
   55e7c:	bl	156a0 <gcry_free@plt>
   55e80:	ldr	r2, [sp, #4]
   55e84:	ldr	r3, [r4]
   55e88:	mov	r0, r5
   55e8c:	cmp	r2, r3
   55e90:	bne	55ec0 <ftello64@plt+0x3f980>
   55e94:	add	sp, sp, #8
   55e98:	pop	{r4, r5, r6, pc}
   55e9c:	ldr	r3, [pc, #36]	; 55ec8 <ftello64@plt+0x3f988>
   55ea0:	ldr	r6, [r3]
   55ea4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   55ea8:	subs	r5, r0, #0
   55eac:	lslne	r6, r6, #24
   55eb0:	andne	r6, r6, #2130706432	; 0x7f000000
   55eb4:	uxthne	r5, r5
   55eb8:	orrne	r5, r6, r5
   55ebc:	b	55e80 <ftello64@plt+0x3f940>
   55ec0:	bl	15748 <__stack_chk_fail@plt>
   55ec4:	andeq	pc, r7, r8, lsl #15
   55ec8:	ldrdeq	r0, [r8], -r4
   55ecc:	push	{r2, r3}
   55ed0:	push	{r4, lr}
   55ed4:	sub	sp, sp, #8
   55ed8:	ldr	r4, [pc, #56]	; 55f18 <ftello64@plt+0x3f9d8>
   55edc:	add	r3, sp, #20
   55ee0:	ldr	r2, [sp, #16]
   55ee4:	ldr	ip, [r4]
   55ee8:	str	r3, [sp]
   55eec:	str	ip, [sp, #4]
   55ef0:	bl	55e2c <ftello64@plt+0x3f8ec>
   55ef4:	ldr	r2, [sp, #4]
   55ef8:	ldr	r3, [r4]
   55efc:	cmp	r2, r3
   55f00:	bne	55f14 <ftello64@plt+0x3f9d4>
   55f04:	add	sp, sp, #8
   55f08:	pop	{r4, lr}
   55f0c:	add	sp, sp, #8
   55f10:	bx	lr
   55f14:	bl	15748 <__stack_chk_fail@plt>
   55f18:	andeq	pc, r7, r8, lsl #15
   55f1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55f20:	sub	sp, sp, #964	; 0x3c4
   55f24:	ldr	r9, [pc, #256]	; 5602c <ftello64@plt+0x3faec>
   55f28:	ldr	r6, [pc, #256]	; 56030 <ftello64@plt+0x3faf0>
   55f2c:	mov	lr, #0
   55f30:	ldr	r3, [r9]
   55f34:	mov	fp, #32
   55f38:	str	r3, [sp, #956]	; 0x3bc
   55f3c:	mov	r7, #92	; 0x5c
   55f40:	add	r3, sp, #4
   55f44:	mov	sl, #114	; 0x72
   55f48:	mov	r8, #110	; 0x6e
   55f4c:	ldr	r5, [r2], #4
   55f50:	cmp	lr, r6
   55f54:	movhi	r4, #0
   55f58:	movls	r4, #1
   55f5c:	cmp	r5, #0
   55f60:	moveq	r4, #0
   55f64:	cmp	r4, #0
   55f68:	beq	56004 <ftello64@plt+0x3fac4>
   55f6c:	cmp	lr, #0
   55f70:	beq	55f88 <ftello64@plt+0x3fa48>
   55f74:	add	lr, lr, #1
   55f78:	cmp	lr, r6
   55f7c:	movhi	r4, #0
   55f80:	movls	r4, #1
   55f84:	strb	fp, [r3], #1
   55f88:	ldrb	ip, [r5]
   55f8c:	cmp	ip, #0
   55f90:	moveq	r4, #0
   55f94:	cmp	r4, #0
   55f98:	bne	55fe0 <ftello64@plt+0x3faa0>
   55f9c:	b	55f4c <ftello64@plt+0x3fa0c>
   55fa0:	cmp	ip, #13
   55fa4:	moveq	ip, r3
   55fa8:	addeq	lr, lr, #2
   55fac:	strbeq	r7, [ip], #2
   55fb0:	movne	lr, r4
   55fb4:	strbeq	sl, [r3, #1]
   55fb8:	moveq	r3, ip
   55fbc:	strbne	ip, [r3], #1
   55fc0:	ldrb	ip, [r5, #1]!
   55fc4:	cmp	lr, r6
   55fc8:	movhi	r4, #0
   55fcc:	movls	r4, #1
   55fd0:	cmp	ip, #0
   55fd4:	moveq	r4, #0
   55fd8:	cmp	r4, #0
   55fdc:	beq	55f4c <ftello64@plt+0x3fa0c>
   55fe0:	cmp	ip, #10
   55fe4:	add	r4, lr, #1
   55fe8:	bne	55fa0 <ftello64@plt+0x3fa60>
   55fec:	mov	ip, r3
   55ff0:	add	lr, lr, #2
   55ff4:	strb	r7, [ip], #2
   55ff8:	strb	r8, [r3, #1]
   55ffc:	mov	r3, ip
   56000:	b	55fc0 <ftello64@plt+0x3fa80>
   56004:	strb	r4, [r3]
   56008:	add	r2, sp, #4
   5600c:	bl	15664 <assuan_write_status@plt>
   56010:	ldr	r2, [sp, #956]	; 0x3bc
   56014:	ldr	r3, [r9]
   56018:	cmp	r2, r3
   5601c:	bne	56028 <ftello64@plt+0x3fae8>
   56020:	add	sp, sp, #964	; 0x3c4
   56024:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56028:	bl	15748 <__stack_chk_fail@plt>
   5602c:	andeq	pc, r7, r8, lsl #15
   56030:			; <UNDEFINED> instruction: 0x000003b2
   56034:	push	{r1, r2, r3}
   56038:	push	{r4, lr}
   5603c:	sub	sp, sp, #12
   56040:	ldr	r4, [pc, #60]	; 56084 <ftello64@plt+0x3fb44>
   56044:	add	r3, sp, #24
   56048:	mov	r2, r3
   5604c:	ldr	ip, [r4]
   56050:	ldr	r1, [sp, #20]
   56054:	str	r3, [sp]
   56058:	str	ip, [sp, #4]
   5605c:	bl	55f1c <ftello64@plt+0x3f9dc>
   56060:	ldr	r2, [sp, #4]
   56064:	ldr	r3, [r4]
   56068:	cmp	r2, r3
   5606c:	bne	56080 <ftello64@plt+0x3fb40>
   56070:	add	sp, sp, #12
   56074:	pop	{r4, lr}
   56078:	add	sp, sp, #12
   5607c:	bx	lr
   56080:	bl	15748 <__stack_chk_fail@plt>
   56084:	andeq	pc, r7, r8, lsl #15
   56088:	ldr	r3, [pc, #8]	; 56098 <ftello64@plt+0x3fb58>
   5608c:	mov	r2, #1
   56090:	str	r2, [r3]
   56094:	bx	lr
   56098:	andeq	r0, r8, r8, ror lr
   5609c:	push	{r4, r5, r6, lr}
   560a0:	sub	sp, sp, #288	; 0x120
   560a4:	ldr	r4, [pc, #108]	; 56118 <ftello64@plt+0x3fbd8>
   560a8:	cmp	r2, #0
   560ac:	mov	r6, r1
   560b0:	ldr	r3, [r4]
   560b4:	mov	r5, r0
   560b8:	str	r3, [sp, #284]	; 0x11c
   560bc:	beq	560d8 <ftello64@plt+0x3fb98>
   560c0:	add	r2, sp, #4
   560c4:	mov	r1, #0
   560c8:	bl	158bc <sigaction@plt>
   560cc:	ldr	r3, [sp, #4]
   560d0:	cmp	r3, #1
   560d4:	beq	560fc <ftello64@plt+0x3fbbc>
   560d8:	add	r0, sp, #148	; 0x94
   560dc:	str	r6, [sp, #144]	; 0x90
   560e0:	bl	160d8 <sigemptyset@plt>
   560e4:	mov	r3, #0
   560e8:	mov	r0, r5
   560ec:	add	r1, sp, #144	; 0x90
   560f0:	mov	r2, r3
   560f4:	str	r3, [sp, #276]	; 0x114
   560f8:	bl	158bc <sigaction@plt>
   560fc:	ldr	r2, [sp, #284]	; 0x11c
   56100:	ldr	r3, [r4]
   56104:	cmp	r2, r3
   56108:	bne	56114 <ftello64@plt+0x3fbd4>
   5610c:	add	sp, sp, #288	; 0x120
   56110:	pop	{r4, r5, r6, pc}
   56114:	bl	15748 <__stack_chk_fail@plt>
   56118:	andeq	pc, r7, r8, lsl #15
   5611c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56120:	mov	r7, r0
   56124:	ldr	r4, [pc, #392]	; 562b4 <ftello64@plt+0x3fd74>
   56128:	sub	sp, sp, #12
   5612c:	ldr	r3, [r4, #4]
   56130:	cmp	r3, #0
   56134:	bne	56294 <ftello64@plt+0x3fd54>
   56138:	ldr	r3, [r4, #8]
   5613c:	mov	r2, #1
   56140:	cmp	r3, #0
   56144:	str	r2, [r4, #4]
   56148:	beq	56150 <ftello64@plt+0x3fc10>
   5614c:	blx	r3
   56150:	mov	r2, #1
   56154:	ldr	r1, [pc, #348]	; 562b8 <ftello64@plt+0x3fd78>
   56158:	mov	r0, #2
   5615c:	bl	15f64 <write@plt>
   56160:	mov	r0, #0
   56164:	bl	4854c <ftello64@plt+0x3200c>
   56168:	subs	r4, r0, #0
   5616c:	beq	56184 <ftello64@plt+0x3fc44>
   56170:	bl	15cb8 <strlen@plt>
   56174:	mov	r1, r4
   56178:	mov	r2, r0
   5617c:	mov	r0, #2
   56180:	bl	15f64 <write@plt>
   56184:	mov	r2, #9
   56188:	ldr	r1, [pc, #300]	; 562bc <ftello64@plt+0x3fd7c>
   5618c:	mov	r0, #2
   56190:	bl	15f64 <write@plt>
   56194:	cmp	r7, #64	; 0x40
   56198:	bhi	56230 <ftello64@plt+0x3fcf0>
   5619c:	ldr	r3, [pc, #284]	; 562c0 <ftello64@plt+0x3fd80>
   561a0:	ldr	r1, [r3, r7, lsl #2]
   561a4:	cmp	r1, #0
   561a8:	bne	5629c <ftello64@plt+0x3fd5c>
   561ac:	ldr	r4, [pc, #272]	; 562c4 <ftello64@plt+0x3fd84>
   561b0:	ldr	r9, [pc, #272]	; 562c8 <ftello64@plt+0x3fd88>
   561b4:	ldr	r8, [pc, #272]	; 562cc <ftello64@plt+0x3fd8c>
   561b8:	mov	r5, r1
   561bc:	mov	sl, r7
   561c0:	mov	r6, #5
   561c4:	cmp	r4, sl
   561c8:	and	r3, r5, #1
   561cc:	mov	r1, r4
   561d0:	mov	r0, sl
   561d4:	ble	56270 <ftello64@plt+0x3fd30>
   561d8:	cmp	r4, #1
   561dc:	orreq	r3, r3, #1
   561e0:	cmp	r3, #0
   561e4:	moveq	r5, r3
   561e8:	beq	56218 <ftello64@plt+0x3fcd8>
   561ec:	bl	5f468 <ftello64@plt+0x48f28>
   561f0:	mov	r2, #1
   561f4:	mov	r1, r9
   561f8:	cmp	r0, #0
   561fc:	mov	r0, #2
   56200:	bne	56218 <ftello64@plt+0x3fcd8>
   56204:	bl	15f64 <write@plt>
   56208:	mov	r0, sl
   5620c:	mov	r1, r4
   56210:	bl	5f688 <ftello64@plt+0x49148>
   56214:	mov	sl, r1
   56218:	smull	r2, r3, r8, r4
   5621c:	subs	r6, r6, #1
   56220:	asr	r4, r4, #31
   56224:	rsb	r4, r4, r3, asr #2
   56228:	bne	561c4 <ftello64@plt+0x3fc84>
   5622c:	b	56240 <ftello64@plt+0x3fd00>
   56230:	ldr	r1, [pc, #152]	; 562d0 <ftello64@plt+0x3fd90>
   56234:	mov	r2, #1
   56238:	mov	r0, #2
   5623c:	bl	15f64 <write@plt>
   56240:	mov	r2, #20
   56244:	ldr	r1, [pc, #136]	; 562d4 <ftello64@plt+0x3fd94>
   56248:	mov	r0, #2
   5624c:	bl	15f64 <write@plt>
   56250:	mov	r2, #0
   56254:	mov	r0, r7
   56258:	mov	r1, r2
   5625c:	bl	5609c <ftello64@plt+0x3fb5c>
   56260:	mov	r0, r7
   56264:	add	sp, sp, #12
   56268:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5626c:	b	15334 <raise@plt>
   56270:	bl	5f468 <ftello64@plt+0x48f28>
   56274:	mov	r2, #1
   56278:	mov	fp, r0
   5627c:	add	r1, r9, r0
   56280:	mov	r0, #2
   56284:	bl	15f64 <write@plt>
   56288:	cmp	fp, #0
   5628c:	movne	r5, #1
   56290:	b	56208 <ftello64@plt+0x3fcc8>
   56294:	bl	15334 <raise@plt>
   56298:	b	56138 <ftello64@plt+0x3fbf8>
   5629c:	mov	r0, r1
   562a0:	str	r1, [sp, #4]
   562a4:	bl	15cb8 <strlen@plt>
   562a8:	ldr	r1, [sp, #4]
   562ac:	mov	r2, r0
   562b0:	b	56238 <ftello64@plt+0x3fcf8>
   562b4:	andeq	r0, r8, r8, ror lr
   562b8:	strdeq	ip, [r6], -r4
   562bc:	andeq	sp, r6, r0, lsl #23
   562c0:	andeq	pc, r7, ip, lsl #15
   562c4:	andeq	r2, r0, r0, lsl r7
   562c8:	andeq	sp, r6, ip, lsl #23
   562cc:	strbtvs	r6, [r6], -r7, ror #12
   562d0:	andeq	sl, r6, r0, ror r8
   562d4:	muleq	r6, r8, fp
   562d8:	push	{r4, lr}
   562dc:	subs	r4, r0, #0
   562e0:	bne	56364 <ftello64@plt+0x3fe24>
   562e4:	ldr	ip, [pc, #140]	; 56378 <ftello64@plt+0x3fe38>
   562e8:	mov	r3, r1
   562ec:	mov	r2, #1
   562f0:	ldr	r1, [pc, #132]	; 5637c <ftello64@plt+0x3fe3c>
   562f4:	mov	r0, #2
   562f8:	str	r3, [ip, #8]
   562fc:	bl	5609c <ftello64@plt+0x3fb5c>
   56300:	mov	r2, #1
   56304:	mov	r0, r2
   56308:	ldr	r1, [pc, #108]	; 5637c <ftello64@plt+0x3fe3c>
   5630c:	bl	5609c <ftello64@plt+0x3fb5c>
   56310:	mov	r2, #1
   56314:	ldr	r1, [pc, #96]	; 5637c <ftello64@plt+0x3fe3c>
   56318:	mov	r0, #15
   5631c:	bl	5609c <ftello64@plt+0x3fb5c>
   56320:	mov	r2, #1
   56324:	ldr	r1, [pc, #80]	; 5637c <ftello64@plt+0x3fe3c>
   56328:	mov	r0, #3
   5632c:	bl	5609c <ftello64@plt+0x3fb5c>
   56330:	mov	r2, #1
   56334:	ldr	r1, [pc, #64]	; 5637c <ftello64@plt+0x3fe3c>
   56338:	mov	r0, #11
   5633c:	bl	5609c <ftello64@plt+0x3fb5c>
   56340:	mov	r2, r4
   56344:	ldr	r1, [pc, #52]	; 56380 <ftello64@plt+0x3fe40>
   56348:	mov	r0, #10
   5634c:	bl	5609c <ftello64@plt+0x3fb5c>
   56350:	mov	r2, r4
   56354:	mov	r1, #1
   56358:	mov	r0, #13
   5635c:	pop	{r4, lr}
   56360:	b	5609c <ftello64@plt+0x3fb5c>
   56364:	ldr	r3, [pc, #24]	; 56384 <ftello64@plt+0x3fe44>
   56368:	mov	r2, #169	; 0xa9
   5636c:	ldr	r1, [pc, #20]	; 56388 <ftello64@plt+0x3fe48>
   56370:	ldr	r0, [pc, #20]	; 5638c <ftello64@plt+0x3fe4c>
   56374:	bl	16504 <__assert_fail@plt>
   56378:	andeq	r0, r8, r8, ror lr
   5637c:	andeq	r6, r5, ip, lsl r1
   56380:	andeq	r6, r5, r8, lsl #1
   56384:	andeq	sp, r6, ip, ror #22
   56388:			; <UNDEFINED> instruction: 0x0006dbb0
   5638c:	andeq	sp, r6, r8, asr #23
   56390:	push	{r4, r5, r6, lr}
   56394:	sub	sp, sp, #136	; 0x88
   56398:	ldr	r4, [pc, #88]	; 563f8 <ftello64@plt+0x3feb8>
   5639c:	ldr	r5, [pc, #88]	; 563fc <ftello64@plt+0x3febc>
   563a0:	ldr	r6, [r4, #12]
   563a4:	ldr	r3, [r5]
   563a8:	cmp	r6, #0
   563ac:	str	r3, [sp, #132]	; 0x84
   563b0:	bne	563ec <ftello64@plt+0x3feac>
   563b4:	add	r0, sp, #4
   563b8:	bl	15de4 <sigfillset@plt>
   563bc:	add	r1, sp, #4
   563c0:	add	r2, r4, #16
   563c4:	mov	r0, r6
   563c8:	bl	154fc <sigprocmask@plt>
   563cc:	ldr	r1, [sp, #132]	; 0x84
   563d0:	ldr	r2, [r5]
   563d4:	mov	r3, #1
   563d8:	cmp	r1, r2
   563dc:	str	r3, [r4, #12]
   563e0:	bne	563f4 <ftello64@plt+0x3feb4>
   563e4:	add	sp, sp, #136	; 0x88
   563e8:	pop	{r4, r5, r6, pc}
   563ec:	ldr	r0, [pc, #12]	; 56400 <ftello64@plt+0x3fec0>
   563f0:	bl	488a8 <ftello64@plt+0x32368>
   563f4:	bl	15748 <__stack_chk_fail@plt>
   563f8:	andeq	r0, r8, r8, ror lr
   563fc:	andeq	pc, r7, r8, lsl #15
   56400:	ldrdeq	sp, [r6], -r0
   56404:	push	{r4, lr}
   56408:	ldr	r4, [pc, #44]	; 5643c <ftello64@plt+0x3fefc>
   5640c:	ldr	r3, [r4, #12]
   56410:	cmp	r3, #0
   56414:	beq	56434 <ftello64@plt+0x3fef4>
   56418:	mov	r2, #0
   5641c:	add	r1, r4, #16
   56420:	mov	r0, #2
   56424:	bl	154fc <sigprocmask@plt>
   56428:	mov	r3, #0
   5642c:	str	r3, [r4, #12]
   56430:	pop	{r4, pc}
   56434:	ldr	r0, [pc, #4]	; 56440 <ftello64@plt+0x3ff00>
   56438:	bl	488a8 <ftello64@plt+0x32368>
   5643c:	andeq	r0, r8, r8, ror lr
   56440:	strdeq	sp, [r6], -r0
   56444:	push	{r4, r5, r6, lr}
   56448:	mov	r4, r0
   5644c:	ldr	r0, [r0, #8]
   56450:	cmp	r0, #0
   56454:	beq	564d4 <ftello64@plt+0x3ff94>
   56458:	ldrd	r2, [r4, #12]
   5645c:	cmp	r3, r2
   56460:	bcs	5649c <ftello64@plt+0x3ff5c>
   56464:	add	r2, r3, r3, lsl #1
   56468:	add	r3, r3, #1
   5646c:	add	r0, r0, r2, lsl #3
   56470:	str	r3, [r4, #16]
   56474:	ldrb	r2, [r0, #20]
   56478:	mov	r3, #0
   5647c:	str	r3, [r0]
   56480:	bic	r2, r2, #3
   56484:	strb	r2, [r0, #20]
   56488:	str	r3, [r0, #4]
   5648c:	str	r3, [r0, #8]
   56490:	str	r3, [r0, #12]
   56494:	str	r3, [r0, #16]
   56498:	pop	{r4, r5, r6, pc}
   5649c:	add	r5, r2, #10
   564a0:	add	r1, r5, r5, lsl #1
   564a4:	lsl	r1, r1, #3
   564a8:	bl	15ff4 <gcry_realloc@plt>
   564ac:	cmp	r0, #0
   564b0:	beq	56500 <ftello64@plt+0x3ffc0>
   564b4:	ldr	r3, [r4, #16]
   564b8:	str	r0, [r4, #8]
   564bc:	add	r2, r3, #1
   564c0:	add	r3, r3, r3, lsl #1
   564c4:	str	r5, [r4, #12]
   564c8:	add	r0, r0, r3, lsl #3
   564cc:	str	r2, [r4, #16]
   564d0:	b	56474 <ftello64@plt+0x3ff34>
   564d4:	mov	r0, #240	; 0xf0
   564d8:	bl	15364 <gcry_malloc@plt>
   564dc:	cmp	r0, #0
   564e0:	movne	r2, #10
   564e4:	movne	r3, #1
   564e8:	strne	r0, [r4, #8]
   564ec:	strdne	r2, [r4, #12]
   564f0:	bne	56474 <ftello64@plt+0x3ff34>
   564f4:	ldr	r3, [pc, #16]	; 5650c <ftello64@plt+0x3ffcc>
   564f8:	str	r3, [r4]
   564fc:	pop	{r4, r5, r6, pc}
   56500:	ldr	r3, [pc, #8]	; 56510 <ftello64@plt+0x3ffd0>
   56504:	str	r3, [r4]
   56508:	pop	{r4, r5, r6, pc}
   5650c:	strdeq	sp, [r6], -r4
   56510:	andeq	sp, r6, r8, lsl pc
   56514:	ldrd	r2, [r0, #24]
   56518:	push	{r4, lr}
   5651c:	mov	r4, r0
   56520:	cmp	r2, #0
   56524:	beq	56530 <ftello64@plt+0x3fff0>
   56528:	cmp	r3, #0
   5652c:	beq	5653c <ftello64@plt+0x3fffc>
   56530:	add	r3, r3, #1
   56534:	str	r3, [r4, #28]
   56538:	pop	{r4, pc}
   5653c:	ldr	r1, [r0, #20]
   56540:	ldr	r0, [pc, #8]	; 56550 <ftello64@plt+0x40010>
   56544:	bl	16018 <gpgrt_fputs@plt>
   56548:	ldr	r3, [r4, #28]
   5654c:	b	56530 <ftello64@plt+0x3fff0>
   56550:	andeq	sp, r6, ip, asr #30
   56554:	push	{r4, r5, r6, r7, r8, lr}
   56558:	sub	sp, sp, #8
   5655c:	ldr	r5, [pc, #324]	; 566a8 <ftello64@plt+0x40168>
   56560:	subs	r4, r0, #0
   56564:	ldr	r3, [r5]
   56568:	str	r3, [sp, #4]
   5656c:	beq	56664 <ftello64@plt+0x40124>
   56570:	mov	r1, #0
   56574:	bl	15514 <ksba_cert_get_issuer@plt>
   56578:	mov	r6, r0
   5657c:	mov	r0, r4
   56580:	bl	15b14 <ksba_cert_get_serial@plt>
   56584:	cmp	r6, #0
   56588:	cmpne	r0, #0
   5658c:	mov	r4, r0
   56590:	beq	5662c <ftello64@plt+0x400ec>
   56594:	ldrb	r3, [r0]
   56598:	cmp	r3, #40	; 0x28
   5659c:	bne	56688 <ftello64@plt+0x40148>
   565a0:	mov	r2, #10
   565a4:	mov	r1, sp
   565a8:	add	r0, r0, #1
   565ac:	bl	15ca0 <strtoul@plt>
   565b0:	mov	r1, r0
   565b4:	ldr	r0, [sp]
   565b8:	ldrb	r2, [r0]
   565bc:	cmp	r2, #58	; 0x3a
   565c0:	bne	56698 <ftello64@plt+0x40158>
   565c4:	add	r0, r0, #1
   565c8:	mov	r2, #0
   565cc:	bl	4ef98 <ftello64@plt+0x38a58>
   565d0:	subs	r8, r0, #0
   565d4:	beq	56674 <ftello64@plt+0x40134>
   565d8:	bl	15cb8 <strlen@plt>
   565dc:	mov	r7, r0
   565e0:	mov	r0, r6
   565e4:	bl	15cb8 <strlen@plt>
   565e8:	add	r0, r7, r0
   565ec:	add	r0, r0, #3
   565f0:	bl	15364 <gcry_malloc@plt>
   565f4:	subs	r7, r0, #0
   565f8:	beq	56620 <ftello64@plt+0x400e0>
   565fc:	mov	r0, r7
   56600:	mov	r3, #35	; 0x23
   56604:	strb	r3, [r0], #1
   56608:	mov	r1, r8
   5660c:	bl	156e8 <stpcpy@plt>
   56610:	mov	r3, #47	; 0x2f
   56614:	mov	r1, r6
   56618:	strb	r3, [r0], #1
   5661c:	bl	15970 <strcpy@plt>
   56620:	mov	r0, r8
   56624:	bl	156a0 <gcry_free@plt>
   56628:	b	56638 <ftello64@plt+0x400f8>
   5662c:	ldr	r0, [pc, #120]	; 566ac <ftello64@plt+0x4016c>
   56630:	bl	16498 <gcry_strdup@plt>
   56634:	mov	r7, r0
   56638:	mov	r0, r4
   5663c:	bl	15db4 <ksba_free@plt>
   56640:	mov	r0, r6
   56644:	bl	156a0 <gcry_free@plt>
   56648:	ldr	r2, [sp, #4]
   5664c:	ldr	r3, [r5]
   56650:	mov	r0, r7
   56654:	cmp	r2, r3
   56658:	bne	56684 <ftello64@plt+0x40144>
   5665c:	add	sp, sp, #8
   56660:	pop	{r4, r5, r6, r7, r8, pc}
   56664:	ldr	r0, [pc, #68]	; 566b0 <ftello64@plt+0x40170>
   56668:	bl	16498 <gcry_strdup@plt>
   5666c:	mov	r7, r0
   56670:	b	56648 <ftello64@plt+0x40108>
   56674:	ldr	r0, [pc, #56]	; 566b4 <ftello64@plt+0x40174>
   56678:	bl	16498 <gcry_strdup@plt>
   5667c:	mov	r7, r0
   56680:	b	56638 <ftello64@plt+0x400f8>
   56684:	bl	15748 <__stack_chk_fail@plt>
   56688:	ldr	r2, [pc, #40]	; 566b8 <ftello64@plt+0x40178>
   5668c:	ldr	r1, [pc, #40]	; 566bc <ftello64@plt+0x4017c>
   56690:	ldr	r0, [pc, #40]	; 566c0 <ftello64@plt+0x40180>
   56694:	bl	48b00 <ftello64@plt+0x325c0>
   56698:	ldr	r2, [pc, #24]	; 566b8 <ftello64@plt+0x40178>
   5669c:	ldr	r1, [pc, #32]	; 566c4 <ftello64@plt+0x40184>
   566a0:	ldr	r0, [pc, #24]	; 566c0 <ftello64@plt+0x40180>
   566a4:	bl	48b00 <ftello64@plt+0x325c0>
   566a8:	andeq	pc, r7, r8, lsl #15
   566ac:	andeq	sp, r6, r8, ror #31
   566b0:	andeq	sp, r6, ip, lsr #31
   566b4:	ldrdeq	sp, [r6], -r8
   566b8:	andeq	sp, r6, ip, lsl #24
   566bc:	andeq	r0, r0, sp, ror #4
   566c0:	andeq	sp, r6, r0, asr #31
   566c4:	andeq	r0, r0, r1, ror r2
   566c8:	ldr	r1, [r0, #20]
   566cc:	ldr	r0, [pc]	; 566d4 <ftello64@plt+0x40194>
   566d0:	b	16018 <gpgrt_fputs@plt>
   566d4:	andeq	lr, r6, r0
   566d8:	cmp	r1, #0
   566dc:	push	{r4, r5, r6, r7, r8, lr}
   566e0:	mov	r5, r0
   566e4:	mov	r4, r2
   566e8:	beq	56748 <ftello64@plt+0x40208>
   566ec:	ldrb	r3, [r2]
   566f0:	cmp	r3, #0
   566f4:	popeq	{r4, r5, r6, r7, r8, pc}
   566f8:	ldr	r6, [pc, #88]	; 56758 <ftello64@plt+0x40218>
   566fc:	ldr	r7, [pc, #88]	; 5675c <ftello64@plt+0x4021c>
   56700:	b	56714 <ftello64@plt+0x401d4>
   56704:	bl	159f4 <gpgrt_fputc@plt>
   56708:	ldrb	r3, [r4, #1]!
   5670c:	cmp	r3, #0
   56710:	popeq	{r4, r5, r6, r7, r8, pc}
   56714:	ldr	r2, [r5]
   56718:	cmp	r3, #60	; 0x3c
   5671c:	mov	r0, r3
   56720:	mov	r1, r2
   56724:	beq	5673c <ftello64@plt+0x401fc>
   56728:	cmp	r3, #38	; 0x26
   5672c:	bne	56704 <ftello64@plt+0x401c4>
   56730:	mov	r0, r6
   56734:	bl	16018 <gpgrt_fputs@plt>
   56738:	b	56708 <ftello64@plt+0x401c8>
   5673c:	mov	r0, r7
   56740:	bl	16018 <gpgrt_fputs@plt>
   56744:	b	56708 <ftello64@plt+0x401c8>
   56748:	ldr	r1, [r0]
   5674c:	pop	{r4, r5, r6, r7, r8, lr}
   56750:	mov	r0, r2
   56754:	b	16018 <gpgrt_fputs@plt>
   56758:	andeq	lr, r6, r4, lsl r0
   5675c:	andeq	lr, r6, ip
   56760:	push	{r4, r5, r6, lr}
   56764:	mov	r6, r0
   56768:	ldr	r4, [r0]
   5676c:	mov	r5, r1
   56770:	cmp	r4, #0
   56774:	beq	56798 <ftello64@plt+0x40258>
   56778:	mov	r1, r5
   5677c:	ldr	r0, [r4, #4]
   56780:	bl	15424 <strcmp@plt>
   56784:	cmp	r0, #0
   56788:	popeq	{r4, r5, r6, pc}
   5678c:	ldr	r4, [r4]
   56790:	cmp	r4, #0
   56794:	bne	56778 <ftello64@plt+0x40238>
   56798:	mov	r1, #8
   5679c:	mov	r0, #1
   567a0:	bl	15eec <gcry_calloc@plt>
   567a4:	cmp	r0, #0
   567a8:	ldrne	r3, [r6]
   567ac:	strne	r0, [r6]
   567b0:	stmne	r0, {r3, r5}
   567b4:	pop	{r4, r5, r6, pc}
   567b8:	cmp	r0, #0
   567bc:	beq	5680c <ftello64@plt+0x402cc>
   567c0:	push	{r4, r5, r6, lr}
   567c4:	bl	15aa8 <ksba_cert_get_subject@plt>
   567c8:	subs	r4, r0, #0
   567cc:	moveq	r5, r4
   567d0:	beq	567fc <ftello64@plt+0x402bc>
   567d4:	bl	15cb8 <strlen@plt>
   567d8:	add	r0, r0, #2
   567dc:	bl	15364 <gcry_malloc@plt>
   567e0:	subs	r5, r0, #0
   567e4:	beq	567fc <ftello64@plt+0x402bc>
   567e8:	mov	r0, r5
   567ec:	mov	r3, #47	; 0x2f
   567f0:	strb	r3, [r0], #1
   567f4:	mov	r1, r4
   567f8:	bl	15970 <strcpy@plt>
   567fc:	mov	r0, r4
   56800:	bl	156a0 <gcry_free@plt>
   56804:	mov	r0, r5
   56808:	pop	{r4, r5, r6, pc}
   5680c:	ldr	r0, [pc]	; 56814 <ftello64@plt+0x402d4>
   56810:	b	16498 <gcry_strdup@plt>
   56814:	andeq	sp, r6, ip, lsr #31
   56818:	push	{r4, r5, lr}
   5681c:	sub	sp, sp, #12
   56820:	ldr	r4, [pc, #88]	; 56880 <ftello64@plt+0x40340>
   56824:	mov	r5, r0
   56828:	mov	r0, sp
   5682c:	ldr	r3, [r4]
   56830:	str	r3, [sp, #4]
   56834:	bl	15f10 <gpgrt_vasprintf@plt>
   56838:	ldr	r2, [sp]
   5683c:	add	r0, r5, #20
   56840:	cmp	r2, #0
   56844:	ldr	r1, [r5, #24]
   56848:	beq	56870 <ftello64@plt+0x40330>
   5684c:	bl	566d8 <ftello64@plt+0x40198>
   56850:	ldr	r0, [sp]
   56854:	bl	156a0 <gcry_free@plt>
   56858:	ldr	r2, [sp, #4]
   5685c:	ldr	r3, [r4]
   56860:	cmp	r2, r3
   56864:	bne	5687c <ftello64@plt+0x4033c>
   56868:	add	sp, sp, #12
   5686c:	pop	{r4, r5, pc}
   56870:	ldr	r2, [pc, #12]	; 56884 <ftello64@plt+0x40344>
   56874:	bl	566d8 <ftello64@plt+0x40198>
   56878:	b	56858 <ftello64@plt+0x40318>
   5687c:	bl	15748 <__stack_chk_fail@plt>
   56880:	andeq	pc, r7, r8, lsl #15
   56884:	andeq	lr, r6, ip, lsl r0
   56888:	push	{r1, r2, r3}
   5688c:	push	{r4, r5, r6, r7, r8, lr}
   56890:	sub	sp, sp, #12
   56894:	ldr	r7, [pc, #220]	; 56978 <ftello64@plt+0x40438>
   56898:	ldr	r2, [r0, #24]
   5689c:	mov	r4, r0
   568a0:	ldr	r3, [r7]
   568a4:	cmp	r2, #0
   568a8:	ldr	r1, [r0, #20]
   568ac:	str	r3, [sp, #4]
   568b0:	ldr	r8, [sp, #36]	; 0x24
   568b4:	beq	56954 <ftello64@plt+0x40414>
   568b8:	ldr	r0, [pc, #188]	; 5697c <ftello64@plt+0x4043c>
   568bc:	bl	16018 <gpgrt_fputs@plt>
   568c0:	ldr	r3, [r4, #28]
   568c4:	cmp	r3, #1
   568c8:	movgt	r5, #1
   568cc:	ldrgt	r6, [pc, #172]	; 56980 <ftello64@plt+0x40440>
   568d0:	ble	568f0 <ftello64@plt+0x403b0>
   568d4:	ldr	r1, [r4, #20]
   568d8:	mov	r0, r6
   568dc:	bl	16018 <gpgrt_fputs@plt>
   568e0:	ldr	r3, [r4, #28]
   568e4:	add	r5, r5, #1
   568e8:	cmp	r3, r5
   568ec:	bgt	568d4 <ftello64@plt+0x40394>
   568f0:	ldr	r1, [r4, #20]
   568f4:	ldr	r0, [pc, #136]	; 56984 <ftello64@plt+0x40444>
   568f8:	bl	16018 <gpgrt_fputs@plt>
   568fc:	cmp	r8, #0
   56900:	beq	5691c <ftello64@plt+0x403dc>
   56904:	add	r3, sp, #40	; 0x28
   56908:	mov	r1, r8
   5690c:	mov	r2, r3
   56910:	mov	r0, r4
   56914:	str	r3, [sp]
   56918:	bl	56818 <ftello64@plt+0x402d8>
   5691c:	ldr	r3, [r4, #24]
   56920:	ldr	r1, [r4, #20]
   56924:	cmp	r3, #0
   56928:	ldrne	r0, [pc, #88]	; 56988 <ftello64@plt+0x40448>
   5692c:	ldreq	r0, [pc, #88]	; 5698c <ftello64@plt+0x4044c>
   56930:	bl	16018 <gpgrt_fputs@plt>
   56934:	ldr	r2, [sp, #4]
   56938:	ldr	r3, [r7]
   5693c:	cmp	r2, r3
   56940:	bne	56974 <ftello64@plt+0x40434>
   56944:	add	sp, sp, #12
   56948:	pop	{r4, r5, r6, r7, r8, lr}
   5694c:	add	sp, sp, #12
   56950:	bx	lr
   56954:	ldr	r2, [r0, #28]
   56958:	ldr	r3, [pc, #48]	; 56990 <ftello64@plt+0x40450>
   5695c:	sub	r2, r2, #1
   56960:	mov	r0, r1
   56964:	lsl	r2, r2, #1
   56968:	ldr	r1, [pc, #36]	; 56994 <ftello64@plt+0x40454>
   5696c:	bl	16318 <gpgrt_fprintf@plt>
   56970:	b	568fc <ftello64@plt+0x403bc>
   56974:	bl	15748 <__stack_chk_fail@plt>
   56978:	andeq	pc, r7, r8, lsl #15
   5697c:	andeq	lr, r6, r0, lsr r0
   56980:	andeq	lr, r6, ip, rrx
   56984:	andeq	lr, r6, ip, asr #32
   56988:	andeq	lr, r6, r8, lsl #1
   5698c:	andeq	ip, r6, r8, ror sp
   56990:			; <UNDEFINED> instruction: 0x0006abbc
   56994:	andeq	lr, r6, ip, ror r0
   56998:	push	{r1, r2, r3}
   5699c:	push	{r4, r5, r6, lr}
   569a0:	sub	sp, sp, #12
   569a4:	ldr	r5, [pc, #136]	; 56a34 <ftello64@plt+0x404f4>
   569a8:	ldr	r2, [r0, #24]
   569ac:	mov	r4, r0
   569b0:	ldr	r3, [r5]
   569b4:	cmp	r2, #0
   569b8:	ldr	r6, [sp, #28]
   569bc:	str	r3, [sp, #4]
   569c0:	bne	56a20 <ftello64@plt+0x404e0>
   569c4:	add	r3, sp, #32
   569c8:	mov	r1, r6
   569cc:	mov	r2, r3
   569d0:	mov	r0, r4
   569d4:	str	r3, [sp]
   569d8:	bl	56818 <ftello64@plt+0x402d8>
   569dc:	ldr	r3, [r4, #24]
   569e0:	ldr	r1, [r4, #20]
   569e4:	cmp	r3, #0
   569e8:	beq	56a14 <ftello64@plt+0x404d4>
   569ec:	ldr	r0, [pc, #68]	; 56a38 <ftello64@plt+0x404f8>
   569f0:	bl	16018 <gpgrt_fputs@plt>
   569f4:	ldr	r2, [sp, #4]
   569f8:	ldr	r3, [r5]
   569fc:	cmp	r2, r3
   56a00:	bne	56a30 <ftello64@plt+0x404f0>
   56a04:	add	sp, sp, #12
   56a08:	pop	{r4, r5, r6, lr}
   56a0c:	add	sp, sp, #12
   56a10:	bx	lr
   56a14:	mov	r0, #10
   56a18:	bl	159f4 <gpgrt_fputc@plt>
   56a1c:	b	569f4 <ftello64@plt+0x404b4>
   56a20:	ldr	r1, [r0, #20]
   56a24:	ldr	r0, [pc, #16]	; 56a3c <ftello64@plt+0x404fc>
   56a28:	bl	16018 <gpgrt_fputs@plt>
   56a2c:	b	569c4 <ftello64@plt+0x40484>
   56a30:	bl	15748 <__stack_chk_fail@plt>
   56a34:	andeq	pc, r7, r8, lsl #15
   56a38:	andeq	lr, r6, ip, lsr #1
   56a3c:	andeq	lr, r6, r8, lsr #1
   56a40:	push	{r4, r5, r6, r7, r8, lr}
   56a44:	mov	r6, r0
   56a48:	mov	r0, r1
   56a4c:	mov	r5, r2
   56a50:	mov	r7, r1
   56a54:	bl	56554 <ftello64@plt+0x40014>
   56a58:	ldr	r1, [pc, #144]	; 56af0 <ftello64@plt+0x405b0>
   56a5c:	mov	r2, r0
   56a60:	mov	r4, r0
   56a64:	mov	r0, r6
   56a68:	bl	56888 <ftello64@plt+0x40348>
   56a6c:	mov	r0, r4
   56a70:	bl	156a0 <gcry_free@plt>
   56a74:	cmp	r5, #0
   56a78:	popeq	{r4, r5, r6, r7, r8, pc}
   56a7c:	mov	r0, r6
   56a80:	bl	56514 <ftello64@plt+0x3ffd4>
   56a84:	mov	r4, #0
   56a88:	ldr	r8, [pc, #96]	; 56af0 <ftello64@plt+0x405b0>
   56a8c:	b	56a9c <ftello64@plt+0x4055c>
   56a90:	bl	56888 <ftello64@plt+0x40348>
   56a94:	mov	r0, r5
   56a98:	bl	156a0 <gcry_free@plt>
   56a9c:	mov	r1, r4
   56aa0:	mov	r0, r7
   56aa4:	bl	567b8 <ftello64@plt+0x40278>
   56aa8:	add	r4, r4, #1
   56aac:	mov	r1, r8
   56ab0:	subs	r5, r0, #0
   56ab4:	mov	r2, r5
   56ab8:	mov	r0, r6
   56abc:	bne	56a90 <ftello64@plt+0x40550>
   56ac0:	ldr	r1, [r6, #24]
   56ac4:	ldr	r2, [r6, #28]
   56ac8:	cmp	r1, #0
   56acc:	sub	r2, r2, #1
   56ad0:	clz	r3, r2
   56ad4:	lsr	r3, r3, #5
   56ad8:	moveq	r3, #0
   56adc:	cmp	r3, #0
   56ae0:	str	r2, [r6, #28]
   56ae4:	popeq	{r4, r5, r6, r7, r8, pc}
   56ae8:	pop	{r4, r5, r6, r7, r8, lr}
   56aec:	b	566c8 <ftello64@plt+0x40188>
   56af0:	strdeq	r3, [r6], -ip
   56af4:	push	{r2, r3}
   56af8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56afc:	sub	sp, sp, #12
   56b00:	ldr	sl, [pc, #1192]	; 56fb0 <ftello64@plt+0x40a70>
   56b04:	ldr	r9, [sp, #48]	; 0x30
   56b08:	adds	r6, r1, #0
   56b0c:	ldr	r5, [r0, #24]
   56b10:	movne	r6, #1
   56b14:	ldr	r3, [sl]
   56b18:	cmp	r9, #0
   56b1c:	movne	r8, r6
   56b20:	moveq	r8, #0
   56b24:	cmp	r5, #0
   56b28:	mov	r4, r0
   56b2c:	mov	r7, r1
   56b30:	str	r3, [sp, #4]
   56b34:	beq	56c10 <ftello64@plt+0x406d0>
   56b38:	cmp	r8, #0
   56b3c:	bne	56b9c <ftello64@plt+0x4065c>
   56b40:	ldr	r1, [r0, #20]
   56b44:	ldr	r0, [pc, #1128]	; 56fb4 <ftello64@plt+0x40a74>
   56b48:	bl	16018 <gpgrt_fputs@plt>
   56b4c:	ldr	r1, [r4, #20]
   56b50:	ldr	r0, [pc, #1120]	; 56fb8 <ftello64@plt+0x40a78>
   56b54:	bl	16018 <gpgrt_fputs@plt>
   56b58:	mov	fp, #0
   56b5c:	ldr	r3, [r4, #28]
   56b60:	cmp	r3, #1
   56b64:	movgt	r5, #1
   56b68:	ldrgt	r6, [pc, #1100]	; 56fbc <ftello64@plt+0x40a7c>
   56b6c:	ble	56b8c <ftello64@plt+0x4064c>
   56b70:	ldr	r1, [r4, #20]
   56b74:	mov	r0, r6
   56b78:	bl	16018 <gpgrt_fputs@plt>
   56b7c:	ldr	r3, [r4, #28]
   56b80:	add	r5, r5, #1
   56b84:	cmp	r3, r5
   56b88:	bgt	56b70 <ftello64@plt+0x40630>
   56b8c:	ldr	r1, [r4, #20]
   56b90:	ldr	r0, [pc, #1064]	; 56fc0 <ftello64@plt+0x40a80>
   56b94:	bl	16018 <gpgrt_fputs@plt>
   56b98:	b	56d44 <ftello64@plt+0x40804>
   56b9c:	ldr	r1, [pc, #1056]	; 56fc4 <ftello64@plt+0x40a84>
   56ba0:	mov	r0, r7
   56ba4:	bl	15424 <strcmp@plt>
   56ba8:	cmp	r0, #0
   56bac:	bne	56e54 <ftello64@plt+0x40914>
   56bb0:	ldr	fp, [pc, #1040]	; 56fc8 <ftello64@plt+0x40a88>
   56bb4:	mov	r2, #5
   56bb8:	ldr	r1, [pc, #1028]	; 56fc4 <ftello64@plt+0x40a84>
   56bbc:	mov	r0, #0
   56bc0:	bl	15718 <dcgettext@plt>
   56bc4:	mov	r7, r0
   56bc8:	ldrb	r1, [r7]
   56bcc:	ldr	r5, [r4, #24]
   56bd0:	cmp	r1, #124	; 0x7c
   56bd4:	beq	56eb4 <ftello64@plt+0x40974>
   56bd8:	mov	r8, #1
   56bdc:	cmp	r5, #0
   56be0:	ldr	r0, [r4, #20]
   56be4:	beq	56d2c <ftello64@plt+0x407ec>
   56be8:	mov	r1, r0
   56bec:	ldr	r0, [pc, #960]	; 56fb4 <ftello64@plt+0x40a74>
   56bf0:	bl	16018 <gpgrt_fputs@plt>
   56bf4:	cmp	fp, #0
   56bf8:	beq	56b4c <ftello64@plt+0x4060c>
   56bfc:	mov	r2, fp
   56c00:	ldr	r1, [pc, #964]	; 56fcc <ftello64@plt+0x40a8c>
   56c04:	ldr	r0, [r4, #20]
   56c08:	bl	16318 <gpgrt_fprintf@plt>
   56c0c:	b	56b5c <ftello64@plt+0x4061c>
   56c10:	cmp	r8, #0
   56c14:	beq	56d24 <ftello64@plt+0x407e4>
   56c18:	ldr	r1, [pc, #932]	; 56fc4 <ftello64@plt+0x40a84>
   56c1c:	mov	r0, r7
   56c20:	bl	15424 <strcmp@plt>
   56c24:	subs	fp, r0, #0
   56c28:	movne	fp, r5
   56c2c:	beq	56bb4 <ftello64@plt+0x40674>
   56c30:	ldr	r1, [pc, #920]	; 56fd0 <ftello64@plt+0x40a90>
   56c34:	mov	r0, r7
   56c38:	bl	15424 <strcmp@plt>
   56c3c:	cmp	r0, #0
   56c40:	beq	56ed4 <ftello64@plt+0x40994>
   56c44:	ldr	r1, [pc, #904]	; 56fd4 <ftello64@plt+0x40a94>
   56c48:	mov	r0, r7
   56c4c:	bl	15424 <strcmp@plt>
   56c50:	cmp	r0, #0
   56c54:	beq	56ea0 <ftello64@plt+0x40960>
   56c58:	ldr	r1, [pc, #888]	; 56fd8 <ftello64@plt+0x40a98>
   56c5c:	mov	r0, r7
   56c60:	bl	15424 <strcmp@plt>
   56c64:	cmp	r0, #0
   56c68:	beq	56f20 <ftello64@plt+0x409e0>
   56c6c:	ldr	r1, [pc, #872]	; 56fdc <ftello64@plt+0x40a9c>
   56c70:	mov	r0, r7
   56c74:	bl	15424 <strcmp@plt>
   56c78:	cmp	r0, #0
   56c7c:	beq	56f34 <ftello64@plt+0x409f4>
   56c80:	ldr	r1, [pc, #856]	; 56fe0 <ftello64@plt+0x40aa0>
   56c84:	mov	r0, r7
   56c88:	bl	15424 <strcmp@plt>
   56c8c:	cmp	r0, #0
   56c90:	beq	56f0c <ftello64@plt+0x409cc>
   56c94:	ldr	r1, [pc, #840]	; 56fe4 <ftello64@plt+0x40aa4>
   56c98:	mov	r0, r7
   56c9c:	bl	15424 <strcmp@plt>
   56ca0:	cmp	r0, #0
   56ca4:	beq	56f48 <ftello64@plt+0x40a08>
   56ca8:	ldr	r1, [pc, #824]	; 56fe8 <ftello64@plt+0x40aa8>
   56cac:	mov	r0, r7
   56cb0:	bl	15424 <strcmp@plt>
   56cb4:	cmp	r0, #0
   56cb8:	beq	56f5c <ftello64@plt+0x40a1c>
   56cbc:	ldr	r1, [pc, #808]	; 56fec <ftello64@plt+0x40aac>
   56cc0:	mov	r0, r7
   56cc4:	bl	15424 <strcmp@plt>
   56cc8:	cmp	r0, #0
   56ccc:	beq	56f70 <ftello64@plt+0x40a30>
   56cd0:	ldr	r1, [pc, #792]	; 56ff0 <ftello64@plt+0x40ab0>
   56cd4:	mov	r0, r7
   56cd8:	bl	15424 <strcmp@plt>
   56cdc:	cmp	r0, #0
   56ce0:	beq	56f84 <ftello64@plt+0x40a44>
   56ce4:	ldr	r1, [pc, #776]	; 56ff4 <ftello64@plt+0x40ab4>
   56ce8:	mov	r0, r7
   56cec:	bl	15424 <strcmp@plt>
   56cf0:	cmp	r0, #0
   56cf4:	beq	56f98 <ftello64@plt+0x40a58>
   56cf8:	ldr	r1, [pc, #760]	; 56ff8 <ftello64@plt+0x40ab8>
   56cfc:	mov	r0, r7
   56d00:	bl	15424 <strcmp@plt>
   56d04:	cmp	r0, #0
   56d08:	movne	r8, r6
   56d0c:	bne	56bdc <ftello64@plt+0x4069c>
   56d10:	mov	r2, #5
   56d14:	ldr	r1, [pc, #736]	; 56ffc <ftello64@plt+0x40abc>
   56d18:	bl	15718 <dcgettext@plt>
   56d1c:	mov	r7, r0
   56d20:	b	56bc8 <ftello64@plt+0x40688>
   56d24:	ldr	r0, [r0, #20]
   56d28:	mov	fp, r8
   56d2c:	ldr	r2, [r4, #28]
   56d30:	ldr	r3, [pc, #712]	; 57000 <ftello64@plt+0x40ac0>
   56d34:	sub	r2, r2, #1
   56d38:	ldr	r1, [pc, #708]	; 57004 <ftello64@plt+0x40ac4>
   56d3c:	lsl	r2, r2, #1
   56d40:	bl	16318 <gpgrt_fprintf@plt>
   56d44:	cmp	r9, #0
   56d48:	beq	56d64 <ftello64@plt+0x40824>
   56d4c:	add	r3, sp, #52	; 0x34
   56d50:	mov	r1, r9
   56d54:	mov	r2, r3
   56d58:	mov	r0, r4
   56d5c:	str	r3, [sp]
   56d60:	bl	56818 <ftello64@plt+0x402d8>
   56d64:	ldr	r3, [r4, #24]
   56d68:	ldr	r1, [r4, #20]
   56d6c:	cmp	r3, #0
   56d70:	bne	56da8 <ftello64@plt+0x40868>
   56d74:	cmp	r8, #0
   56d78:	addne	r5, r4, #20
   56d7c:	bne	56e24 <ftello64@plt+0x408e4>
   56d80:	mov	r0, #10
   56d84:	bl	159f4 <gpgrt_fputc@plt>
   56d88:	ldr	r2, [sp, #4]
   56d8c:	ldr	r3, [sl]
   56d90:	cmp	r2, r3
   56d94:	bne	56fac <ftello64@plt+0x40a6c>
   56d98:	add	sp, sp, #12
   56d9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56da0:	add	sp, sp, #8
   56da4:	bx	lr
   56da8:	ldr	r0, [pc, #600]	; 57008 <ftello64@plt+0x40ac8>
   56dac:	bl	16018 <gpgrt_fputs@plt>
   56db0:	cmp	r8, #0
   56db4:	ldr	r3, [r4, #24]
   56db8:	beq	56e0c <ftello64@plt+0x408cc>
   56dbc:	mov	r5, r4
   56dc0:	cmp	r3, #0
   56dc4:	ldr	r1, [r5, #20]!
   56dc8:	beq	56e24 <ftello64@plt+0x408e4>
   56dcc:	ldr	r0, [pc, #492]	; 56fc0 <ftello64@plt+0x40a80>
   56dd0:	bl	16018 <gpgrt_fputs@plt>
   56dd4:	cmp	fp, #0
   56dd8:	beq	56e84 <ftello64@plt+0x40944>
   56ddc:	mov	r2, fp
   56de0:	ldr	r1, [pc, #548]	; 5700c <ftello64@plt+0x40acc>
   56de4:	ldr	r0, [r4, #20]
   56de8:	bl	16318 <gpgrt_fprintf@plt>
   56dec:	mov	r0, r5
   56df0:	ldr	r1, [r4, #24]
   56df4:	mov	r2, r7
   56df8:	bl	566d8 <ftello64@plt+0x40198>
   56dfc:	ldr	r1, [r4, #20]
   56e00:	ldr	r0, [pc, #520]	; 57010 <ftello64@plt+0x40ad0>
   56e04:	bl	16018 <gpgrt_fputs@plt>
   56e08:	ldr	r3, [r4, #24]
   56e0c:	ldr	r1, [r4, #20]
   56e10:	cmp	r3, #0
   56e14:	beq	56d80 <ftello64@plt+0x40840>
   56e18:	ldr	r0, [pc, #500]	; 57014 <ftello64@plt+0x40ad4>
   56e1c:	bl	16018 <gpgrt_fputs@plt>
   56e20:	b	56d88 <ftello64@plt+0x40848>
   56e24:	ldr	r0, [pc, #492]	; 57018 <ftello64@plt+0x40ad8>
   56e28:	bl	16018 <gpgrt_fputs@plt>
   56e2c:	mov	r2, r7
   56e30:	mov	r0, r5
   56e34:	ldr	r1, [r4, #24]
   56e38:	bl	566d8 <ftello64@plt+0x40198>
   56e3c:	cmp	fp, #0
   56e40:	beq	56e08 <ftello64@plt+0x408c8>
   56e44:	ldr	r1, [r4, #20]
   56e48:	ldr	r0, [pc, #448]	; 57010 <ftello64@plt+0x40ad0>
   56e4c:	bl	16018 <gpgrt_fputs@plt>
   56e50:	b	56e08 <ftello64@plt+0x408c8>
   56e54:	ldr	r1, [pc, #376]	; 56fd4 <ftello64@plt+0x40a94>
   56e58:	mov	r0, r7
   56e5c:	bl	15424 <strcmp@plt>
   56e60:	cmp	r0, #0
   56e64:	beq	56ee8 <ftello64@plt+0x409a8>
   56e68:	ldr	r1, [pc, #352]	; 56fd0 <ftello64@plt+0x40a90>
   56e6c:	mov	r0, r7
   56e70:	bl	15424 <strcmp@plt>
   56e74:	cmp	r0, #0
   56e78:	bne	56ef0 <ftello64@plt+0x409b0>
   56e7c:	ldr	fp, [pc, #408]	; 5701c <ftello64@plt+0x40adc>
   56e80:	b	56c30 <ftello64@plt+0x406f0>
   56e84:	ldr	r1, [r4, #24]
   56e88:	mov	r2, r7
   56e8c:	mov	r0, r5
   56e90:	bl	566d8 <ftello64@plt+0x40198>
   56e94:	ldr	r3, [r4, #24]
   56e98:	ldr	r1, [r4, #20]
   56e9c:	b	56e10 <ftello64@plt+0x408d0>
   56ea0:	mov	r2, #5
   56ea4:	ldr	r1, [pc, #372]	; 57020 <ftello64@plt+0x40ae0>
   56ea8:	bl	15718 <dcgettext@plt>
   56eac:	mov	r7, r0
   56eb0:	b	56bc8 <ftello64@plt+0x40688>
   56eb4:	add	r0, r7, #1
   56eb8:	bl	15d24 <strchr@plt>
   56ebc:	cmp	r0, #0
   56ec0:	beq	56bd8 <ftello64@plt+0x40698>
   56ec4:	adds	r7, r0, #1
   56ec8:	movne	r8, #1
   56ecc:	moveq	r8, #0
   56ed0:	b	56bdc <ftello64@plt+0x4069c>
   56ed4:	mov	r2, #5
   56ed8:	ldr	r1, [pc, #240]	; 56fd0 <ftello64@plt+0x40a90>
   56edc:	bl	15718 <dcgettext@plt>
   56ee0:	mov	r7, r0
   56ee4:	b	56bc8 <ftello64@plt+0x40688>
   56ee8:	ldr	fp, [pc, #216]	; 56fc8 <ftello64@plt+0x40a88>
   56eec:	b	56c30 <ftello64@plt+0x406f0>
   56ef0:	ldr	r1, [pc, #224]	; 56fd8 <ftello64@plt+0x40a98>
   56ef4:	mov	r0, r7
   56ef8:	bl	15424 <strcmp@plt>
   56efc:	ldr	fp, [pc, #280]	; 5701c <ftello64@plt+0x40adc>
   56f00:	cmp	r0, #0
   56f04:	movne	fp, #0
   56f08:	b	56c30 <ftello64@plt+0x406f0>
   56f0c:	mov	r2, #5
   56f10:	ldr	r1, [pc, #268]	; 57024 <ftello64@plt+0x40ae4>
   56f14:	bl	15718 <dcgettext@plt>
   56f18:	mov	r7, r0
   56f1c:	b	56bc8 <ftello64@plt+0x40688>
   56f20:	mov	r2, #5
   56f24:	ldr	r1, [pc, #252]	; 57028 <ftello64@plt+0x40ae8>
   56f28:	bl	15718 <dcgettext@plt>
   56f2c:	mov	r7, r0
   56f30:	b	56bc8 <ftello64@plt+0x40688>
   56f34:	mov	r2, #5
   56f38:	ldr	r1, [pc, #236]	; 5702c <ftello64@plt+0x40aec>
   56f3c:	bl	15718 <dcgettext@plt>
   56f40:	mov	r7, r0
   56f44:	b	56bc8 <ftello64@plt+0x40688>
   56f48:	mov	r2, #5
   56f4c:	ldr	r1, [pc, #220]	; 57030 <ftello64@plt+0x40af0>
   56f50:	bl	15718 <dcgettext@plt>
   56f54:	mov	r7, r0
   56f58:	b	56bc8 <ftello64@plt+0x40688>
   56f5c:	mov	r2, #5
   56f60:	ldr	r1, [pc, #204]	; 57034 <ftello64@plt+0x40af4>
   56f64:	bl	15718 <dcgettext@plt>
   56f68:	mov	r7, r0
   56f6c:	b	56bc8 <ftello64@plt+0x40688>
   56f70:	mov	r2, #5
   56f74:	ldr	r1, [pc, #188]	; 57038 <ftello64@plt+0x40af8>
   56f78:	bl	15718 <dcgettext@plt>
   56f7c:	mov	r7, r0
   56f80:	b	56bc8 <ftello64@plt+0x40688>
   56f84:	mov	r2, #5
   56f88:	ldr	r1, [pc, #172]	; 5703c <ftello64@plt+0x40afc>
   56f8c:	bl	15718 <dcgettext@plt>
   56f90:	mov	r7, r0
   56f94:	b	56bc8 <ftello64@plt+0x40688>
   56f98:	mov	r2, #5
   56f9c:	ldr	r1, [pc, #156]	; 57040 <ftello64@plt+0x40b00>
   56fa0:	bl	15718 <dcgettext@plt>
   56fa4:	mov	r7, r0
   56fa8:	b	56bc8 <ftello64@plt+0x40688>
   56fac:	bl	15748 <__stack_chk_fail@plt>
   56fb0:	andeq	pc, r7, r8, lsl #15
   56fb4:	andeq	lr, r6, r0, lsl #4
   56fb8:	andeq	lr, r6, r4, asr #4
   56fbc:	andeq	lr, r6, ip, rrx
   56fc0:	andeq	lr, r6, r8, lsr r2
   56fc4:	strheq	lr, [r6], -ip
   56fc8:	strheq	lr, [r6], -r4
   56fcc:	andeq	lr, r6, ip, lsl r2
   56fd0:	andeq	lr, r6, r0, asr #1
   56fd4:	muleq	r6, r4, sl
   56fd8:	andeq	r7, r6, r8, lsl #16
   56fdc:	andeq	r7, r6, r0, ror #14
   56fe0:	ldrdeq	r7, [r6], -r8
   56fe4:	andeq	lr, r6, r8, lsr r1
   56fe8:	andeq	r6, r6, r8, lsr #1
   56fec:	andeq	lr, r6, ip, ror r1
   56ff0:	andeq	r3, r6, r8, asr pc
   56ff4:			; <UNDEFINED> instruction: 0x0006e1bc
   56ff8:	andeq	lr, r6, r0, ror #3
   56ffc:	andeq	lr, r6, r8, ror #3
   57000:			; <UNDEFINED> instruction: 0x0006abbc
   57004:	andeq	lr, r6, r8, asr #4
   57008:	andeq	lr, r6, r0, asr r2
   5700c:	andeq	lr, r6, r4, ror #4
   57010:	andeq	lr, r6, r4, lsl #5
   57014:	andeq	lr, r6, ip, lsl #5
   57018:	andeq	lr, r6, r8, ror r2
   5701c:	andeq	r5, r6, r4, ror r5
   57020:	andeq	lr, r6, r4, asr #1
   57024:	andeq	lr, r6, r4, lsl r1
   57028:	ldrdeq	lr, [r6], -ip
   5702c:	strdeq	lr, [r6], -r4
   57030:	andeq	lr, r6, r4, asr #2
   57034:	andeq	lr, r6, r4, ror #2
   57038:	andeq	lr, r6, r8, lsl #3
   5703c:	andeq	lr, r6, r4, lsr #3
   57040:	andeq	lr, r6, r4, asr #3
   57044:	mov	r1, #36	; 0x24
   57048:	mov	r0, #1
   5704c:	b	15eec <gcry_calloc@plt>
   57050:	push	{r4, r5, r6, lr}
   57054:	subs	r5, r0, #0
   57058:	popeq	{r4, r5, r6, pc}
   5705c:	ldr	r2, [r5, #8]
   57060:	cmp	r2, #0
   57064:	beq	570c8 <ftello64@plt+0x40b88>
   57068:	ldr	r3, [r5, #16]
   5706c:	cmp	r3, #0
   57070:	beq	570c0 <ftello64@plt+0x40b80>
   57074:	mov	r4, #0
   57078:	add	r6, r4, r4, lsl #1
   5707c:	add	r4, r4, #1
   57080:	lsl	r6, r6, #3
   57084:	add	r3, r2, r6
   57088:	ldr	r1, [r3, #12]
   5708c:	subs	r0, r1, #0
   57090:	beq	570a0 <ftello64@plt+0x40b60>
   57094:	bl	156a0 <gcry_free@plt>
   57098:	ldr	r2, [r5, #8]
   5709c:	add	r3, r2, r6
   570a0:	ldr	r3, [r3, #16]
   570a4:	subs	r0, r3, #0
   570a8:	beq	570b4 <ftello64@plt+0x40b74>
   570ac:	bl	15358 <ksba_cert_release@plt>
   570b0:	ldr	r2, [r5, #8]
   570b4:	ldr	r3, [r5, #16]
   570b8:	cmp	r3, r4
   570bc:	bhi	57078 <ftello64@plt+0x40b38>
   570c0:	mov	r0, r2
   570c4:	bl	156a0 <gcry_free@plt>
   570c8:	ldr	r0, [r5, #32]
   570cc:	cmp	r0, #0
   570d0:	beq	570e8 <ftello64@plt+0x40ba8>
   570d4:	ldr	r4, [r0]
   570d8:	bl	156a0 <gcry_free@plt>
   570dc:	subs	r0, r4, #0
   570e0:	str	r4, [r5, #32]
   570e4:	bne	570d4 <ftello64@plt+0x40b94>
   570e8:	mov	r0, r5
   570ec:	pop	{r4, r5, r6, lr}
   570f0:	b	156a0 <gcry_free@plt>
   570f4:	cmp	r0, #0
   570f8:	bxeq	lr
   570fc:	ldr	r3, [r0]
   57100:	cmp	r3, #0
   57104:	bxne	lr
   57108:	ldr	r3, [r0, #4]
   5710c:	cmp	r3, #0
   57110:	cmpne	r3, r1
   57114:	streq	r1, [r0, #4]
   57118:	ldrne	r3, [pc, #4]	; 57124 <ftello64@plt+0x40be4>
   5711c:	strne	r3, [r0]
   57120:	bx	lr
   57124:	muleq	r6, r8, r2
   57128:	subs	r3, r0, #0
   5712c:	bxeq	lr
   57130:	ldr	r2, [r3]
   57134:	cmp	r2, #0
   57138:	bxne	lr
   5713c:	cmp	r1, #0
   57140:	bne	57150 <ftello64@plt+0x40c10>
   57144:	ldr	r2, [pc, #28]	; 57168 <ftello64@plt+0x40c28>
   57148:	str	r2, [r3]
   5714c:	bx	lr
   57150:	push	{r4, lr}
   57154:	mov	r4, r1
   57158:	bl	56444 <ftello64@plt+0x3ff04>
   5715c:	cmp	r0, #0
   57160:	strne	r4, [r0]
   57164:	pop	{r4, pc}
   57168:			; <UNDEFINED> instruction: 0x0006e2b8
   5716c:	subs	r3, r0, #0
   57170:	bxeq	lr
   57174:	ldr	ip, [r3]
   57178:	cmp	ip, #0
   5717c:	bxne	lr
   57180:	cmp	r1, #0
   57184:	bne	57194 <ftello64@plt+0x40c54>
   57188:	ldr	r2, [pc, #44]	; 571bc <ftello64@plt+0x40c7c>
   5718c:	str	r2, [r3]
   57190:	bx	lr
   57194:	push	{r4, r5, r6, lr}
   57198:	mov	r5, r2
   5719c:	mov	r4, r1
   571a0:	bl	56444 <ftello64@plt+0x3ff04>
   571a4:	cmp	r0, #0
   571a8:	ldrbne	r3, [r0, #20]
   571ac:	strdne	r4, [r0]
   571b0:	orrne	r3, r3, #1
   571b4:	strbne	r3, [r0, #20]
   571b8:	pop	{r4, r5, r6, pc}
   571bc:	ldrdeq	lr, [r6], -ip
   571c0:	subs	r3, r0, #0
   571c4:	bxeq	lr
   571c8:	ldr	ip, [r3]
   571cc:	cmp	ip, #0
   571d0:	bxne	lr
   571d4:	cmp	r1, #0
   571d8:	bne	571e8 <ftello64@plt+0x40ca8>
   571dc:	ldr	r2, [pc, #48]	; 57214 <ftello64@plt+0x40cd4>
   571e0:	str	r2, [r3]
   571e4:	bx	lr
   571e8:	push	{r4, r5, r6, lr}
   571ec:	mov	r5, r2
   571f0:	mov	r4, r1
   571f4:	bl	56444 <ftello64@plt+0x3ff04>
   571f8:	cmp	r0, #0
   571fc:	ldrbne	r3, [r0, #20]
   57200:	strne	r4, [r0]
   57204:	strne	r5, [r0, #8]
   57208:	orrne	r3, r3, #2
   5720c:	strbne	r3, [r0, #20]
   57210:	pop	{r4, r5, r6, pc}
   57214:	andeq	lr, r6, r4, lsl #6
   57218:	push	{r4, r5, r6, lr}
   5721c:	subs	r4, r0, #0
   57220:	popeq	{r4, r5, r6, pc}
   57224:	ldr	r3, [r4]
   57228:	cmp	r3, #0
   5722c:	popne	{r4, r5, r6, pc}
   57230:	cmp	r1, #0
   57234:	beq	5727c <ftello64@plt+0x40d3c>
   57238:	cmp	r2, #0
   5723c:	ldr	r0, [pc, #80]	; 57294 <ftello64@plt+0x40d54>
   57240:	movne	r0, r2
   57244:	mov	r5, r1
   57248:	bl	16498 <gcry_strdup@plt>
   5724c:	subs	r6, r0, #0
   57250:	beq	57270 <ftello64@plt+0x40d30>
   57254:	mov	r0, r4
   57258:	bl	56444 <ftello64@plt+0x3ff04>
   5725c:	cmp	r0, #0
   57260:	beq	57288 <ftello64@plt+0x40d48>
   57264:	str	r5, [r0]
   57268:	str	r6, [r0, #12]
   5726c:	pop	{r4, r5, r6, pc}
   57270:	ldr	r3, [pc, #32]	; 57298 <ftello64@plt+0x40d58>
   57274:	str	r3, [r4]
   57278:	pop	{r4, r5, r6, pc}
   5727c:	ldr	r3, [pc, #24]	; 5729c <ftello64@plt+0x40d5c>
   57280:	str	r3, [r4]
   57284:	pop	{r4, r5, r6, pc}
   57288:	mov	r0, r6
   5728c:	pop	{r4, r5, r6, lr}
   57290:	b	156a0 <gcry_free@plt>
   57294:			; <UNDEFINED> instruction: 0x0006abbc
   57298:	andeq	lr, r6, ip, asr #6
   5729c:	andeq	lr, r6, r8, lsr #6
   572a0:	subs	ip, r0, #0
   572a4:	bxeq	lr
   572a8:	push	{r4, r5, r6, r7, r8, lr}
   572ac:	ldr	lr, [ip]
   572b0:	cmp	lr, #0
   572b4:	popne	{r4, r5, r6, r7, r8, pc}
   572b8:	cmp	r1, #0
   572bc:	bne	572cc <ftello64@plt+0x40d8c>
   572c0:	ldr	r3, [pc, #72]	; 57310 <ftello64@plt+0x40dd0>
   572c4:	str	r3, [ip]
   572c8:	pop	{r4, r5, r6, r7, r8, pc}
   572cc:	mov	r6, r3
   572d0:	mov	r5, r2
   572d4:	mov	r4, r1
   572d8:	bl	56444 <ftello64@plt+0x3ff04>
   572dc:	subs	r7, r0, #0
   572e0:	popeq	{r4, r5, r6, r7, r8, pc}
   572e4:	ldrb	r3, [r7, #20]
   572e8:	cmp	r5, #0
   572ec:	str	r4, [r7]
   572f0:	orr	r3, r3, #1
   572f4:	str	r6, [r7, #4]
   572f8:	strb	r3, [r7, #20]
   572fc:	popeq	{r4, r5, r6, r7, r8, pc}
   57300:	mov	r0, r5
   57304:	bl	159a0 <ksba_cert_ref@plt>
   57308:	str	r5, [r7, #16]
   5730c:	pop	{r4, r5, r6, r7, r8, pc}
   57310:	andeq	lr, r6, ip, ror #6
   57314:	ldr	r3, [pc, #4060]	; 582f8 <ftello64@plt+0x41db8>
   57318:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5731c:	sub	sp, sp, #60	; 0x3c
   57320:	ldr	r3, [r3]
   57324:	subs	r5, r0, #0
   57328:	str	r2, [sp, #4]
   5732c:	str	r3, [sp, #52]	; 0x34
   57330:	beq	573fc <ftello64@plt+0x40ebc>
   57334:	mov	r8, r1
   57338:	bl	42198 <ftello64@plt+0x2bc58>
   5733c:	str	r0, [sp, #12]
   57340:	ldr	r0, [pc, #4020]	; 582fc <ftello64@plt+0x41dbc>
   57344:	bl	15a6c <getenv@plt>
   57348:	ldr	r4, [r5, #20]
   5734c:	cmp	r4, #0
   57350:	mov	r6, r0
   57354:	bne	59b34 <ftello64@plt+0x435f4>
   57358:	ldr	r0, [r5, #32]
   5735c:	ldr	r3, [sp, #4]
   57360:	cmp	r0, #0
   57364:	str	r8, [r5, #20]
   57368:	str	r3, [r5, #24]
   5736c:	str	r4, [r5, #28]
   57370:	beq	57388 <ftello64@plt+0x40e48>
   57374:	ldr	r7, [r0]
   57378:	bl	156a0 <gcry_free@plt>
   5737c:	subs	r0, r7, #0
   57380:	str	r7, [r5, #32]
   57384:	bne	57374 <ftello64@plt+0x40e34>
   57388:	ldr	r3, [sp, #4]
   5738c:	cmp	r3, #0
   57390:	bne	57418 <ftello64@plt+0x40ed8>
   57394:	ldr	r7, [r5, #8]
   57398:	cmp	r7, #0
   5739c:	beq	573ac <ftello64@plt+0x40e6c>
   573a0:	ldr	r3, [r5, #16]
   573a4:	cmp	r3, #0
   573a8:	bne	5743c <ftello64@plt+0x40efc>
   573ac:	mov	r2, #5
   573b0:	ldr	r1, [pc, #3912]	; 58300 <ftello64@plt+0x41dc0>
   573b4:	ldr	r0, [sp, #4]
   573b8:	bl	15718 <dcgettext@plt>
   573bc:	mov	r1, r0
   573c0:	mov	r0, r5
   573c4:	bl	56998 <ftello64@plt+0x40458>
   573c8:	ldr	r0, [r5, #32]
   573cc:	mov	r3, #0
   573d0:	cmp	r0, #0
   573d4:	str	r3, [r5, #20]
   573d8:	str	r3, [r5, #24]
   573dc:	beq	573f4 <ftello64@plt+0x40eb4>
   573e0:	ldr	r4, [r0]
   573e4:	bl	156a0 <gcry_free@plt>
   573e8:	subs	r0, r4, #0
   573ec:	str	r4, [r5, #32]
   573f0:	bne	573e0 <ftello64@plt+0x40ea0>
   573f4:	ldr	r0, [sp, #12]
   573f8:	bl	42208 <ftello64@plt+0x2bcc8>
   573fc:	ldr	r3, [pc, #3828]	; 582f8 <ftello64@plt+0x41db8>
   57400:	ldr	r2, [sp, #52]	; 0x34
   57404:	ldr	r3, [r3]
   57408:	cmp	r2, r3
   5740c:	bne	59b48 <ftello64@plt+0x43608>
   57410:	add	sp, sp, #60	; 0x3c
   57414:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57418:	ldr	r1, [r5, #20]
   5741c:	ldr	r0, [pc, #3808]	; 58304 <ftello64@plt+0x41dc4>
   57420:	bl	16018 <gpgrt_fputs@plt>
   57424:	ldr	r7, [r5, #8]
   57428:	cmp	r7, #0
   5742c:	beq	59998 <ftello64@plt+0x43458>
   57430:	ldr	r0, [r5, #16]
   57434:	cmp	r0, #0
   57438:	beq	5999c <ftello64@plt+0x4345c>
   5743c:	cmp	r6, #0
   57440:	beq	575a4 <ftello64@plt+0x41064>
   57444:	ldr	fp, [pc, #3772]	; 58308 <ftello64@plt+0x41dc8>
   57448:	mov	r0, #10
   5744c:	add	r9, fp, #160	; 0xa0
   57450:	add	sl, fp, #164	; 0xa4
   57454:	mov	r6, #0
   57458:	b	57468 <ftello64@plt+0x40f28>
   5745c:	ldr	r0, [fp, #4]!
   57460:	add	r0, sl, r0
   57464:	bl	15cb8 <strlen@plt>
   57468:	cmp	r6, r0
   5746c:	movcc	r6, r0
   57470:	cmp	r9, fp
   57474:	bne	5745c <ftello64@plt+0x40f1c>
   57478:	ldr	r3, [sp, #4]
   5747c:	cmp	r3, #0
   57480:	bne	582ac <ftello64@plt+0x41d6c>
   57484:	ldr	fp, [pc, #3712]	; 5830c <ftello64@plt+0x41dcc>
   57488:	mov	r9, #0
   5748c:	ldr	sl, [pc, #3708]	; 58310 <ftello64@plt+0x41dd0>
   57490:	mov	r3, r7
   57494:	b	57528 <ftello64@plt+0x40fe8>
   57498:	ldr	r2, [r3, #12]
   5749c:	cmp	r2, #0
   574a0:	beq	574dc <ftello64@plt+0x40f9c>
   574a4:	mov	r1, r8
   574a8:	ldr	r0, [pc, #3684]	; 58314 <ftello64@plt+0x41dd4>
   574ac:	bl	16018 <gpgrt_fputs@plt>
   574b0:	ldr	r3, [r5, #8]
   574b4:	ldr	r1, [r5, #24]
   574b8:	add	r3, r3, r7
   574bc:	add	r0, r5, #20
   574c0:	ldr	r2, [r3, #12]
   574c4:	bl	566d8 <ftello64@plt+0x40198>
   574c8:	mov	r1, r8
   574cc:	ldr	r0, [pc, #3744]	; 58374 <ftello64@plt+0x41e34>
   574d0:	bl	16018 <gpgrt_fputs@plt>
   574d4:	ldr	r3, [r5, #8]
   574d8:	add	r3, r3, r7
   574dc:	ldr	r2, [r3, #16]
   574e0:	cmp	r2, #0
   574e4:	beq	574fc <ftello64@plt+0x40fbc>
   574e8:	ldr	r1, [pc, #3624]	; 58318 <ftello64@plt+0x41dd8>
   574ec:	mov	r0, r8
   574f0:	bl	16318 <gpgrt_fprintf@plt>
   574f4:	ldr	r3, [r5, #8]
   574f8:	add	r3, r3, r7
   574fc:	ldrb	r3, [r3, #20]
   57500:	tst	r3, #1
   57504:	bne	58400 <ftello64@plt+0x41ec0>
   57508:	mov	r1, r8
   5750c:	ldr	r0, [pc, #3592]	; 5831c <ftello64@plt+0x41ddc>
   57510:	bl	16018 <gpgrt_fputs@plt>
   57514:	ldr	r3, [r5, #16]
   57518:	add	r9, r9, #1
   5751c:	cmp	r3, r9
   57520:	bls	5758c <ftello64@plt+0x4104c>
   57524:	ldr	r3, [r5, #8]
   57528:	add	r7, r9, r9, lsl #1
   5752c:	mov	r1, sl
   57530:	ldr	r3, [r3, r7, lsl #3]
   57534:	mov	r0, r8
   57538:	cmp	r3, #40	; 0x28
   5753c:	addls	r3, fp, r3, lsl #2
   57540:	ldrls	r2, [pc, #3544]	; 58320 <ftello64@plt+0x41de0>
   57544:	ldrls	r3, [r3, #36]	; 0x24
   57548:	ldrhi	r3, [pc, #3540]	; 58324 <ftello64@plt+0x41de4>
   5754c:	addls	r3, r2, r3
   57550:	mov	r2, r6
   57554:	bl	16318 <gpgrt_fprintf@plt>
   57558:	ldr	r3, [r5, #8]
   5755c:	lsl	r7, r7, #3
   57560:	add	r3, r3, r7
   57564:	ldrb	r2, [r3, #20]
   57568:	tst	r2, #2
   5756c:	beq	57498 <ftello64@plt+0x40f58>
   57570:	ldr	r2, [r3, #8]
   57574:	ldr	r1, [pc, #3500]	; 58328 <ftello64@plt+0x41de8>
   57578:	mov	r0, r8
   5757c:	bl	16318 <gpgrt_fprintf@plt>
   57580:	ldr	r3, [r5, #8]
   57584:	add	r3, r3, r7
   57588:	b	57498 <ftello64@plt+0x40f58>
   5758c:	ldr	r3, [sp, #4]
   57590:	cmp	r3, #0
   57594:	bne	582c8 <ftello64@plt+0x41d88>
   57598:	mov	r1, r8
   5759c:	ldr	r0, [pc, #3448]	; 5831c <ftello64@plt+0x41ddc>
   575a0:	bl	16018 <gpgrt_fputs@plt>
   575a4:	mov	r0, r5
   575a8:	bl	56514 <ftello64@plt+0x3ffd4>
   575ac:	ldr	r9, [r5, #4]
   575b0:	add	r3, r5, #32
   575b4:	str	r3, [sp, #8]
   575b8:	cmp	r9, #4
   575bc:	ldrls	pc, [pc, r9, lsl #2]
   575c0:	b	5783c <ftello64@plt+0x412fc>
   575c4:	muleq	r5, r4, r0
   575c8:	andeq	r7, r5, r0, lsl #27
   575cc:	andeq	r7, r5, r4, ror #20
   575d0:	andeq	r7, r5, r8, asr #16
   575d4:	ldrdeq	r7, [r5], -r8
   575d8:	ldr	r0, [r5, #16]
   575dc:	ldr	r2, [r5, #8]
   575e0:	cmp	r0, #0
   575e4:	beq	57614 <ftello64@plt+0x410d4>
   575e8:	ldr	r3, [r2]
   575ec:	cmp	r3, #22
   575f0:	beq	58ef8 <ftello64@plt+0x429b8>
   575f4:	mov	r3, #0
   575f8:	b	57608 <ftello64@plt+0x410c8>
   575fc:	ldr	r1, [r2, #24]!
   57600:	cmp	r1, #22
   57604:	beq	58ef8 <ftello64@plt+0x429b8>
   57608:	add	r3, r3, #1
   5760c:	cmp	r3, r0
   57610:	bne	575fc <ftello64@plt+0x410bc>
   57614:	ldr	r6, [pc, #3552]	; 583fc <ftello64@plt+0x41ebc>
   57618:	mov	r2, #5
   5761c:	ldr	r1, [pc, #3336]	; 5832c <ftello64@plt+0x41dec>
   57620:	mov	r0, #0
   57624:	bl	15718 <dcgettext@plt>
   57628:	mov	r1, r6
   5762c:	ldr	r2, [pc, #3516]	; 583f0 <ftello64@plt+0x41eb0>
   57630:	mov	r3, r0
   57634:	mov	r0, r5
   57638:	bl	56af4 <ftello64@plt+0x405b4>
   5763c:	mov	r0, r5
   57640:	bl	56514 <ftello64@plt+0x3ffd4>
   57644:	ldr	r0, [r5, #16]
   57648:	ldr	r3, [r5, #8]
   5764c:	cmp	r0, #0
   57650:	beq	57694 <ftello64@plt+0x41154>
   57654:	ldr	r2, [r3]
   57658:	cmp	r2, #20
   5765c:	beq	57694 <ftello64@plt+0x41154>
   57660:	cmp	r2, #7
   57664:	beq	58bc0 <ftello64@plt+0x42680>
   57668:	mov	r2, #0
   5766c:	b	57688 <ftello64@plt+0x41148>
   57670:	ldr	r1, [r3, #24]
   57674:	cmp	r1, #20
   57678:	beq	57694 <ftello64@plt+0x41154>
   5767c:	cmp	r1, #7
   57680:	add	r3, r3, #24
   57684:	beq	58bc0 <ftello64@plt+0x42680>
   57688:	add	r2, r2, #1
   5768c:	cmp	r2, r0
   57690:	bne	57670 <ftello64@plt+0x41130>
   57694:	ldr	r1, [pc, #3336]	; 583a4 <ftello64@plt+0x41e64>
   57698:	mov	r2, #5
   5769c:	mov	r0, #0
   576a0:	bl	15718 <dcgettext@plt>
   576a4:	ldr	r1, [pc, #3408]	; 583fc <ftello64@plt+0x41ebc>
   576a8:	ldr	r2, [pc, #3392]	; 583f0 <ftello64@plt+0x41eb0>
   576ac:	mov	r3, r0
   576b0:	mov	r0, r5
   576b4:	bl	56af4 <ftello64@plt+0x405b4>
   576b8:	ldr	r0, [r5, #8]
   576bc:	ldr	r1, [r5, #16]
   576c0:	mov	ip, #0
   576c4:	mov	r3, ip
   576c8:	mov	r2, ip
   576cc:	cmp	r1, #0
   576d0:	beq	5774c <ftello64@plt+0x4120c>
   576d4:	cmp	r2, #0
   576d8:	beq	599d8 <ftello64@plt+0x43498>
   576dc:	cmp	r2, r0
   576e0:	movne	lr, r0
   576e4:	movne	ip, #0
   576e8:	bne	576f4 <ftello64@plt+0x411b4>
   576ec:	b	58784 <ftello64@plt+0x42244>
   576f0:	mov	ip, r6
   576f4:	add	r6, ip, #1
   576f8:	cmp	r6, r1
   576fc:	beq	5774c <ftello64@plt+0x4120c>
   57700:	add	lr, lr, #24
   57704:	cmp	r2, lr
   57708:	bne	576f0 <ftello64@plt+0x411b0>
   5770c:	add	ip, ip, #2
   57710:	mov	r2, ip
   57714:	cmp	r1, r2
   57718:	bhi	57738 <ftello64@plt+0x411f8>
   5771c:	b	5774c <ftello64@plt+0x4120c>
   57720:	cmp	lr, #19
   57724:	beq	585f0 <ftello64@plt+0x420b0>
   57728:	add	ip, ip, #1
   5772c:	cmp	r1, ip
   57730:	mov	r2, ip
   57734:	bls	5774c <ftello64@plt+0x4120c>
   57738:	add	r2, r2, r2, lsl #1
   5773c:	ldr	lr, [r0, r2, lsl #3]
   57740:	add	r2, r0, r2, lsl #3
   57744:	cmp	lr, #20
   57748:	bne	57720 <ftello64@plt+0x411e0>
   5774c:	ldr	r2, [pc, #3128]	; 5838c <ftello64@plt+0x41e4c>
   57750:	mov	r1, #35	; 0x23
   57754:	add	r0, sp, #16
   57758:	bl	16060 <gpgrt_snprintf@plt>
   5775c:	mov	r2, #5
   57760:	ldr	r1, [pc, #3016]	; 58330 <ftello64@plt+0x41df0>
   57764:	mov	r0, #0
   57768:	bl	15718 <dcgettext@plt>
   5776c:	add	r1, sp, #16
   57770:	ldr	r7, [pc, #3192]	; 583f0 <ftello64@plt+0x41eb0>
   57774:	mov	r2, r0
   57778:	mov	r0, r5
   5777c:	bl	56af4 <ftello64@plt+0x405b4>
   57780:	ldr	r2, [r5, #16]
   57784:	ldr	r6, [r5, #8]
   57788:	cmp	r2, #0
   5778c:	beq	57808 <ftello64@plt+0x412c8>
   57790:	cmp	r4, #0
   57794:	beq	599e8 <ftello64@plt+0x434a8>
   57798:	cmp	r6, r4
   5779c:	movne	r1, r6
   577a0:	movne	r3, #0
   577a4:	bne	577b0 <ftello64@plt+0x41270>
   577a8:	b	58778 <ftello64@plt+0x42238>
   577ac:	mov	r3, r0
   577b0:	add	r0, r3, #1
   577b4:	cmp	r0, r2
   577b8:	beq	57808 <ftello64@plt+0x412c8>
   577bc:	add	r1, r1, #24
   577c0:	cmp	r4, r1
   577c4:	bne	577ac <ftello64@plt+0x4126c>
   577c8:	add	r3, r3, #2
   577cc:	mov	r4, r3
   577d0:	cmp	r2, r4
   577d4:	bhi	577f4 <ftello64@plt+0x412b4>
   577d8:	b	57808 <ftello64@plt+0x412c8>
   577dc:	cmp	r1, #19
   577e0:	beq	58558 <ftello64@plt+0x42018>
   577e4:	add	r3, r3, #1
   577e8:	cmp	r2, r3
   577ec:	mov	r4, r3
   577f0:	bls	57808 <ftello64@plt+0x412c8>
   577f4:	add	r4, r4, r4, lsl #1
   577f8:	ldr	r1, [r6, r4, lsl #3]
   577fc:	add	r4, r6, r4, lsl #3
   57800:	cmp	r1, #20
   57804:	bne	577dc <ftello64@plt+0x4129c>
   57808:	ldr	r1, [r5, #24]
   5780c:	ldr	r3, [r5, #28]
   57810:	cmp	r1, #0
   57814:	sub	r3, r3, #1
   57818:	clz	r0, r3
   5781c:	lsr	r0, r0, #5
   57820:	movne	r1, r0
   57824:	moveq	r1, #0
   57828:	cmp	r1, #0
   5782c:	str	r3, [r5, #28]
   57830:	beq	580bc <ftello64@plt+0x41b7c>
   57834:	mov	r0, r5
   57838:	bl	566c8 <ftello64@plt+0x40188>
   5783c:	ldr	r6, [r5, #8]
   57840:	ldr	r2, [r5, #16]
   57844:	b	580bc <ftello64@plt+0x41b7c>
   57848:	ldr	ip, [r5, #16]
   5784c:	ldr	r0, [r5, #8]
   57850:	cmp	ip, #0
   57854:	beq	57890 <ftello64@plt+0x41350>
   57858:	ldr	r3, [r0]
   5785c:	cmp	r3, #26
   57860:	beq	58cb4 <ftello64@plt+0x42774>
   57864:	mov	r3, r0
   57868:	mov	r2, #0
   5786c:	b	57884 <ftello64@plt+0x41344>
   57870:	add	r3, r3, #24
   57874:	ldr	r1, [r3]
   57878:	mov	r0, r3
   5787c:	cmp	r1, #26
   57880:	beq	58cb4 <ftello64@plt+0x42774>
   57884:	add	r2, r2, #1
   57888:	cmp	r2, ip
   5788c:	bne	57870 <ftello64@plt+0x41330>
   57890:	ldr	r6, [pc, #2916]	; 583fc <ftello64@plt+0x41ebc>
   57894:	mov	r2, #5
   57898:	ldr	r1, [pc, #2708]	; 58334 <ftello64@plt+0x41df4>
   5789c:	mov	r0, #0
   578a0:	bl	15718 <dcgettext@plt>
   578a4:	ldr	r2, [pc, #2884]	; 583f0 <ftello64@plt+0x41eb0>
   578a8:	mov	r1, r6
   578ac:	mov	r3, r0
   578b0:	mov	r0, r5
   578b4:	bl	56af4 <ftello64@plt+0x405b4>
   578b8:	mov	r0, r5
   578bc:	bl	56514 <ftello64@plt+0x3ffd4>
   578c0:	ldr	r0, [r5, #16]
   578c4:	ldr	r2, [r5, #8]
   578c8:	cmp	r0, #0
   578cc:	beq	578fc <ftello64@plt+0x413bc>
   578d0:	ldr	r3, [r2]
   578d4:	cmp	r3, #7
   578d8:	beq	58f00 <ftello64@plt+0x429c0>
   578dc:	mov	r3, #0
   578e0:	b	578f0 <ftello64@plt+0x413b0>
   578e4:	ldr	r1, [r2, #24]!
   578e8:	cmp	r1, #7
   578ec:	beq	58f00 <ftello64@plt+0x429c0>
   578f0:	add	r3, r3, #1
   578f4:	cmp	r3, r0
   578f8:	bne	578e4 <ftello64@plt+0x413a4>
   578fc:	ldr	r6, [pc, #2808]	; 583fc <ftello64@plt+0x41ebc>
   57900:	mov	r2, #5
   57904:	ldr	r1, [pc, #2712]	; 583a4 <ftello64@plt+0x41e64>
   57908:	mov	r0, #0
   5790c:	bl	15718 <dcgettext@plt>
   57910:	mov	r1, r6
   57914:	ldr	r2, [pc, #2772]	; 583f0 <ftello64@plt+0x41eb0>
   57918:	mov	r3, r0
   5791c:	mov	r0, r5
   57920:	bl	56af4 <ftello64@plt+0x405b4>
   57924:	ldr	ip, [r5, #16]
   57928:	ldr	r0, [r5, #8]
   5792c:	cmp	ip, #0
   57930:	beq	5796c <ftello64@plt+0x4142c>
   57934:	ldr	r3, [r0]
   57938:	cmp	r3, #12
   5793c:	beq	58ccc <ftello64@plt+0x4278c>
   57940:	mov	r3, r0
   57944:	mov	r2, #0
   57948:	b	57960 <ftello64@plt+0x41420>
   5794c:	add	r3, r3, #24
   57950:	ldr	r1, [r3]
   57954:	mov	r0, r3
   57958:	cmp	r1, #12
   5795c:	beq	58ccc <ftello64@plt+0x4278c>
   57960:	add	r2, r2, #1
   57964:	cmp	r2, ip
   57968:	bne	5794c <ftello64@plt+0x4140c>
   5796c:	mov	r2, #5
   57970:	ldr	r1, [pc, #2612]	; 583ac <ftello64@plt+0x41e6c>
   57974:	mov	r0, #0
   57978:	bl	15718 <dcgettext@plt>
   5797c:	ldr	r2, [pc, #2668]	; 583f0 <ftello64@plt+0x41eb0>
   57980:	ldr	r1, [pc, #2676]	; 583fc <ftello64@plt+0x41ebc>
   57984:	mov	r3, r0
   57988:	mov	r0, r5
   5798c:	bl	56af4 <ftello64@plt+0x405b4>
   57990:	ldr	r0, [r5, #16]
   57994:	ldr	ip, [r5, #8]
   57998:	cmp	r0, #0
   5799c:	beq	579d8 <ftello64@plt+0x41498>
   579a0:	ldr	r3, [ip]
   579a4:	cmp	r3, #14
   579a8:	beq	58d2c <ftello64@plt+0x427ec>
   579ac:	mov	r3, ip
   579b0:	mov	r2, #0
   579b4:	b	579cc <ftello64@plt+0x4148c>
   579b8:	add	r3, r3, #24
   579bc:	ldr	r1, [r3]
   579c0:	mov	r6, r3
   579c4:	cmp	r1, #14
   579c8:	beq	58d30 <ftello64@plt+0x427f0>
   579cc:	add	r2, r2, #1
   579d0:	cmp	r2, r0
   579d4:	bne	579b8 <ftello64@plt+0x41478>
   579d8:	mov	r1, #0
   579dc:	mov	r3, r1
   579e0:	mov	r2, r1
   579e4:	cmp	r0, #0
   579e8:	beq	58828 <ftello64@plt+0x422e8>
   579ec:	cmp	r2, #0
   579f0:	beq	599d0 <ftello64@plt+0x43490>
   579f4:	cmp	r2, ip
   579f8:	movne	lr, ip
   579fc:	movne	r1, #0
   57a00:	bne	57a0c <ftello64@plt+0x414cc>
   57a04:	b	58754 <ftello64@plt+0x42214>
   57a08:	mov	r1, r6
   57a0c:	add	r6, r1, #1
   57a10:	cmp	r6, r0
   57a14:	beq	58828 <ftello64@plt+0x422e8>
   57a18:	add	lr, lr, #24
   57a1c:	cmp	r2, lr
   57a20:	bne	57a08 <ftello64@plt+0x414c8>
   57a24:	add	r1, r1, #2
   57a28:	mov	r2, r1
   57a2c:	cmp	r0, r2
   57a30:	bhi	57a48 <ftello64@plt+0x41508>
   57a34:	b	58828 <ftello64@plt+0x422e8>
   57a38:	add	r1, r1, #1
   57a3c:	cmp	r1, r0
   57a40:	mov	r2, r1
   57a44:	bcs	58828 <ftello64@plt+0x422e8>
   57a48:	add	r2, r2, r2, lsl #1
   57a4c:	ldr	lr, [ip, r2, lsl #3]
   57a50:	add	r2, ip, r2, lsl #3
   57a54:	cmp	lr, #23
   57a58:	bne	57a38 <ftello64@plt+0x414f8>
   57a5c:	add	r3, r3, #1
   57a60:	b	579e4 <ftello64@plt+0x414a4>
   57a64:	ldr	r0, [r5, #16]
   57a68:	ldr	r2, [r5, #8]
   57a6c:	cmp	r0, #0
   57a70:	beq	57aa0 <ftello64@plt+0x41560>
   57a74:	ldr	r3, [r2]
   57a78:	cmp	r3, #40	; 0x28
   57a7c:	beq	58f18 <ftello64@plt+0x429d8>
   57a80:	mov	r3, #0
   57a84:	b	57a94 <ftello64@plt+0x41554>
   57a88:	ldr	r1, [r2, #24]!
   57a8c:	cmp	r1, #40	; 0x28
   57a90:	beq	58f18 <ftello64@plt+0x429d8>
   57a94:	add	r3, r3, #1
   57a98:	cmp	r3, r0
   57a9c:	bne	57a88 <ftello64@plt+0x41548>
   57aa0:	ldr	r4, [pc, #2388]	; 583fc <ftello64@plt+0x41ebc>
   57aa4:	mov	r2, #5
   57aa8:	ldr	r1, [pc, #2184]	; 58338 <ftello64@plt+0x41df8>
   57aac:	mov	r0, #0
   57ab0:	bl	15718 <dcgettext@plt>
   57ab4:	ldr	r2, [pc, #2356]	; 583f0 <ftello64@plt+0x41eb0>
   57ab8:	mov	r1, r4
   57abc:	mov	r3, r0
   57ac0:	mov	r0, r5
   57ac4:	bl	56af4 <ftello64@plt+0x405b4>
   57ac8:	mov	r0, r5
   57acc:	bl	56514 <ftello64@plt+0x3ffd4>
   57ad0:	ldr	r0, [r5, #16]
   57ad4:	ldr	r2, [r5, #8]
   57ad8:	cmp	r0, #0
   57adc:	beq	57b0c <ftello64@plt+0x415cc>
   57ae0:	ldr	r3, [r2]
   57ae4:	cmp	r3, #7
   57ae8:	beq	58f20 <ftello64@plt+0x429e0>
   57aec:	mov	r3, #0
   57af0:	b	57b00 <ftello64@plt+0x415c0>
   57af4:	ldr	r1, [r2, #24]!
   57af8:	cmp	r1, #7
   57afc:	beq	58f20 <ftello64@plt+0x429e0>
   57b00:	add	r3, r3, #1
   57b04:	cmp	r3, r0
   57b08:	bne	57af4 <ftello64@plt+0x415b4>
   57b0c:	ldr	r4, [pc, #2280]	; 583fc <ftello64@plt+0x41ebc>
   57b10:	mov	r2, #5
   57b14:	ldr	r1, [pc, #2184]	; 583a4 <ftello64@plt+0x41e64>
   57b18:	mov	r0, #0
   57b1c:	bl	15718 <dcgettext@plt>
   57b20:	mov	r1, r4
   57b24:	ldr	r2, [pc, #2244]	; 583f0 <ftello64@plt+0x41eb0>
   57b28:	mov	r4, #0
   57b2c:	ldr	r7, [pc, #2228]	; 583e8 <ftello64@plt+0x41ea8>
   57b30:	mov	r3, r0
   57b34:	mov	r0, r5
   57b38:	bl	56af4 <ftello64@plt+0x405b4>
   57b3c:	ldr	r6, [r5, #8]
   57b40:	ldr	r2, [r5, #16]
   57b44:	mov	r1, r4
   57b48:	cmp	r2, #0
   57b4c:	beq	57bc8 <ftello64@plt+0x41688>
   57b50:	cmp	r4, #0
   57b54:	beq	599f0 <ftello64@plt+0x434b0>
   57b58:	cmp	r4, r6
   57b5c:	movne	r0, r6
   57b60:	movne	r3, #0
   57b64:	bne	57b70 <ftello64@plt+0x41630>
   57b68:	b	5876c <ftello64@plt+0x4222c>
   57b6c:	mov	r3, ip
   57b70:	add	ip, r3, #1
   57b74:	cmp	ip, r2
   57b78:	beq	57bc8 <ftello64@plt+0x41688>
   57b7c:	add	r0, r0, #24
   57b80:	cmp	r4, r0
   57b84:	bne	57b6c <ftello64@plt+0x4162c>
   57b88:	add	r3, r3, #2
   57b8c:	mov	r0, r3
   57b90:	cmp	r0, r2
   57b94:	bcc	57bb4 <ftello64@plt+0x41674>
   57b98:	b	57bc8 <ftello64@plt+0x41688>
   57b9c:	cmp	ip, #10
   57ba0:	beq	585f8 <ftello64@plt+0x420b8>
   57ba4:	add	r3, r3, #1
   57ba8:	cmp	r3, r2
   57bac:	mov	r0, r3
   57bb0:	bcs	57bc8 <ftello64@plt+0x41688>
   57bb4:	add	r0, r0, r0, lsl #1
   57bb8:	ldr	ip, [r6, r0, lsl #3]
   57bbc:	add	r4, r6, r0, lsl #3
   57bc0:	cmp	ip, #20
   57bc4:	bne	57b9c <ftello64@plt+0x4165c>
   57bc8:	mov	r4, #0
   57bcc:	ldr	r9, [pc, #1896]	; 5833c <ftello64@plt+0x41dfc>
   57bd0:	ldr	r8, [pc, #2072]	; 583f0 <ftello64@plt+0x41eb0>
   57bd4:	mov	r7, r4
   57bd8:	cmp	r2, #0
   57bdc:	beq	59b08 <ftello64@plt+0x435c8>
   57be0:	cmp	r4, #0
   57be4:	beq	599e0 <ftello64@plt+0x434a0>
   57be8:	cmp	r4, r6
   57bec:	movne	r1, r6
   57bf0:	movne	r3, #0
   57bf4:	bne	57c00 <ftello64@plt+0x416c0>
   57bf8:	b	58760 <ftello64@plt+0x42220>
   57bfc:	mov	r3, r0
   57c00:	add	r0, r3, #1
   57c04:	cmp	r0, r2
   57c08:	beq	587f8 <ftello64@plt+0x422b8>
   57c0c:	add	r1, r1, #24
   57c10:	cmp	r4, r1
   57c14:	bne	57bfc <ftello64@plt+0x416bc>
   57c18:	add	r3, r3, #2
   57c1c:	mov	r4, r3
   57c20:	cmp	r2, r4
   57c24:	bhi	57c3c <ftello64@plt+0x416fc>
   57c28:	b	587f8 <ftello64@plt+0x422b8>
   57c2c:	add	r3, r3, #1
   57c30:	cmp	r3, r2
   57c34:	mov	r4, r3
   57c38:	bcs	587f8 <ftello64@plt+0x422b8>
   57c3c:	add	r4, r4, r4, lsl #1
   57c40:	ldr	r1, [r6, r4, lsl #3]
   57c44:	add	r4, r6, r4, lsl #3
   57c48:	cmp	r1, #20
   57c4c:	bne	57c2c <ftello64@plt+0x416ec>
   57c50:	cmp	r4, r6
   57c54:	add	r7, r7, #1
   57c58:	movne	r1, r6
   57c5c:	movne	r3, #0
   57c60:	bne	57c6c <ftello64@plt+0x4172c>
   57c64:	b	58790 <ftello64@plt+0x42250>
   57c68:	mov	r3, r0
   57c6c:	add	r0, r3, #1
   57c70:	cmp	r0, r2
   57c74:	beq	57cc4 <ftello64@plt+0x41784>
   57c78:	add	r1, r1, #24
   57c7c:	cmp	r4, r1
   57c80:	bne	57c68 <ftello64@plt+0x41728>
   57c84:	add	r3, r3, #2
   57c88:	mov	r1, r3
   57c8c:	cmp	r2, r1
   57c90:	bhi	57cb0 <ftello64@plt+0x41770>
   57c94:	b	57cc4 <ftello64@plt+0x41784>
   57c98:	cmp	r0, #39	; 0x27
   57c9c:	beq	58610 <ftello64@plt+0x420d0>
   57ca0:	add	r3, r3, #1
   57ca4:	cmp	r3, r2
   57ca8:	mov	r1, r3
   57cac:	bcs	57cc4 <ftello64@plt+0x41784>
   57cb0:	add	r1, r1, r1, lsl #1
   57cb4:	ldr	r0, [r6, r1, lsl #3]
   57cb8:	add	r1, r6, r1, lsl #3
   57cbc:	cmp	r0, #20
   57cc0:	bne	57c98 <ftello64@plt+0x41758>
   57cc4:	mov	r2, #5
   57cc8:	mov	r1, r9
   57ccc:	mov	r0, #0
   57cd0:	bl	15718 <dcgettext@plt>
   57cd4:	ldr	r1, [pc, #1636]	; 58340 <ftello64@plt+0x41e00>
   57cd8:	mov	r3, r7
   57cdc:	mov	r2, r0
   57ce0:	mov	r0, r5
   57ce4:	bl	56af4 <ftello64@plt+0x405b4>
   57ce8:	ldr	r1, [r5, #16]
   57cec:	ldr	r0, [r5, #8]
   57cf0:	cmp	r1, #0
   57cf4:	beq	59b08 <ftello64@plt+0x435c8>
   57cf8:	cmp	r4, r0
   57cfc:	mov	r6, #0
   57d00:	movne	r2, r0
   57d04:	movne	r3, #0
   57d08:	bne	57d14 <ftello64@plt+0x417d4>
   57d0c:	b	5866c <ftello64@plt+0x4212c>
   57d10:	mov	r3, ip
   57d14:	add	ip, r3, #1
   57d18:	cmp	r1, ip
   57d1c:	bls	57d6c <ftello64@plt+0x4182c>
   57d20:	add	r2, r2, #24
   57d24:	cmp	r4, r2
   57d28:	bne	57d10 <ftello64@plt+0x417d0>
   57d2c:	add	r3, r3, #2
   57d30:	mov	r2, r3
   57d34:	cmp	r1, r2
   57d38:	bhi	57d58 <ftello64@plt+0x41818>
   57d3c:	b	57d6c <ftello64@plt+0x4182c>
   57d40:	cmp	ip, #11
   57d44:	beq	58678 <ftello64@plt+0x42138>
   57d48:	add	r3, r3, #1
   57d4c:	cmp	r1, r3
   57d50:	mov	r2, r3
   57d54:	bls	57d6c <ftello64@plt+0x4182c>
   57d58:	add	r2, r2, r2, lsl #1
   57d5c:	ldr	ip, [r0, r2, lsl #3]
   57d60:	add	r2, r0, r2, lsl #3
   57d64:	cmp	ip, #20
   57d68:	bne	57d40 <ftello64@plt+0x41800>
   57d6c:	cmp	r6, #0
   57d70:	bne	586b0 <ftello64@plt+0x42170>
   57d74:	ldr	r6, [r5, #8]
   57d78:	ldr	r2, [r5, #16]
   57d7c:	b	57bd8 <ftello64@plt+0x41698>
   57d80:	ldr	r0, [r5, #16]
   57d84:	ldr	r2, [r5, #8]
   57d88:	cmp	r0, #0
   57d8c:	beq	57dbc <ftello64@plt+0x4187c>
   57d90:	ldr	r3, [r2]
   57d94:	cmp	r3, #38	; 0x26
   57d98:	beq	58f08 <ftello64@plt+0x429c8>
   57d9c:	mov	r3, #0
   57da0:	b	57db0 <ftello64@plt+0x41870>
   57da4:	ldr	r1, [r2, #24]!
   57da8:	cmp	r1, #38	; 0x26
   57dac:	beq	58f08 <ftello64@plt+0x429c8>
   57db0:	add	r3, r3, #1
   57db4:	cmp	r3, r0
   57db8:	bne	57da4 <ftello64@plt+0x41864>
   57dbc:	ldr	r6, [pc, #1592]	; 583fc <ftello64@plt+0x41ebc>
   57dc0:	mov	r2, #5
   57dc4:	ldr	r1, [pc, #1400]	; 58344 <ftello64@plt+0x41e04>
   57dc8:	mov	r0, #0
   57dcc:	bl	15718 <dcgettext@plt>
   57dd0:	ldr	r2, [pc, #1560]	; 583f0 <ftello64@plt+0x41eb0>
   57dd4:	mov	r1, r6
   57dd8:	mov	r3, r0
   57ddc:	mov	r0, r5
   57de0:	bl	56af4 <ftello64@plt+0x405b4>
   57de4:	mov	r0, r5
   57de8:	bl	56514 <ftello64@plt+0x3ffd4>
   57dec:	ldr	r0, [r5, #16]
   57df0:	ldr	r2, [r5, #8]
   57df4:	cmp	r0, #0
   57df8:	beq	57e28 <ftello64@plt+0x418e8>
   57dfc:	ldr	r3, [r2]
   57e00:	cmp	r3, #7
   57e04:	beq	58f10 <ftello64@plt+0x429d0>
   57e08:	mov	r3, #0
   57e0c:	b	57e1c <ftello64@plt+0x418dc>
   57e10:	ldr	r1, [r2, #24]!
   57e14:	cmp	r1, #7
   57e18:	beq	58f10 <ftello64@plt+0x429d0>
   57e1c:	add	r3, r3, #1
   57e20:	cmp	r3, r0
   57e24:	bne	57e10 <ftello64@plt+0x418d0>
   57e28:	ldr	r6, [pc, #1484]	; 583fc <ftello64@plt+0x41ebc>
   57e2c:	mov	r2, #5
   57e30:	ldr	r1, [pc, #1388]	; 583a4 <ftello64@plt+0x41e64>
   57e34:	mov	r0, #0
   57e38:	bl	15718 <dcgettext@plt>
   57e3c:	mov	r1, r6
   57e40:	ldr	r2, [pc, #1448]	; 583f0 <ftello64@plt+0x41eb0>
   57e44:	mov	r3, r0
   57e48:	mov	r0, r5
   57e4c:	bl	56af4 <ftello64@plt+0x405b4>
   57e50:	ldr	r0, [r5, #16]
   57e54:	ldr	r6, [r5, #8]
   57e58:	cmp	r0, #0
   57e5c:	beq	57e98 <ftello64@plt+0x41958>
   57e60:	ldr	r3, [r6]
   57e64:	cmp	r3, #36	; 0x24
   57e68:	beq	58c2c <ftello64@plt+0x426ec>
   57e6c:	mov	r3, r6
   57e70:	mov	r2, #0
   57e74:	b	57e8c <ftello64@plt+0x4194c>
   57e78:	add	r3, r3, #24
   57e7c:	ldr	r1, [r3]
   57e80:	mov	r6, r3
   57e84:	cmp	r1, #36	; 0x24
   57e88:	beq	58c2c <ftello64@plt+0x426ec>
   57e8c:	add	r2, r2, #1
   57e90:	cmp	r2, r0
   57e94:	bne	57e78 <ftello64@plt+0x41938>
   57e98:	mov	r2, #5
   57e9c:	ldr	r1, [pc, #1284]	; 583a8 <ftello64@plt+0x41e68>
   57ea0:	mov	r0, #0
   57ea4:	bl	15718 <dcgettext@plt>
   57ea8:	ldr	r2, [pc, #1344]	; 583f0 <ftello64@plt+0x41eb0>
   57eac:	ldr	r1, [pc, #1352]	; 583fc <ftello64@plt+0x41ebc>
   57eb0:	mov	r3, r0
   57eb4:	mov	r0, r5
   57eb8:	bl	56af4 <ftello64@plt+0x405b4>
   57ebc:	ldr	r0, [r5, #16]
   57ec0:	ldr	ip, [r5, #8]
   57ec4:	cmp	r0, #0
   57ec8:	beq	59ac4 <ftello64@plt+0x43584>
   57ecc:	ldr	r3, [ip]
   57ed0:	cmp	r3, #35	; 0x23
   57ed4:	beq	58ca4 <ftello64@plt+0x42764>
   57ed8:	mov	r3, ip
   57edc:	mov	r2, #0
   57ee0:	b	57ef8 <ftello64@plt+0x419b8>
   57ee4:	add	r3, r3, #24
   57ee8:	ldr	r1, [r3]
   57eec:	mov	ip, r3
   57ef0:	cmp	r1, #35	; 0x23
   57ef4:	beq	58ca4 <ftello64@plt+0x42764>
   57ef8:	add	r2, r2, #1
   57efc:	cmp	r2, r0
   57f00:	bne	57ee4 <ftello64@plt+0x419a4>
   57f04:	mov	r3, #0
   57f08:	ldr	r2, [pc, #1148]	; 5838c <ftello64@plt+0x41e4c>
   57f0c:	mov	r1, #35	; 0x23
   57f10:	add	r0, sp, #16
   57f14:	bl	16060 <gpgrt_snprintf@plt>
   57f18:	mov	r2, #5
   57f1c:	ldr	r1, [pc, #1132]	; 58390 <ftello64@plt+0x41e50>
   57f20:	mov	r0, #0
   57f24:	bl	15718 <dcgettext@plt>
   57f28:	add	r1, sp, #16
   57f2c:	ldr	r2, [pc, #1212]	; 583f0 <ftello64@plt+0x41eb0>
   57f30:	ldr	sl, [pc, #1116]	; 58394 <ftello64@plt+0x41e54>
   57f34:	ldr	r8, [pc, #1204]	; 583f0 <ftello64@plt+0x41eb0>
   57f38:	mov	r7, #0
   57f3c:	mov	r3, r0
   57f40:	mov	r0, r5
   57f44:	bl	56af4 <ftello64@plt+0x405b4>
   57f48:	ldr	r2, [r5, #16]
   57f4c:	ldr	r6, [r5, #8]
   57f50:	cmp	r2, #0
   57f54:	beq	57808 <ftello64@plt+0x412c8>
   57f58:	cmp	r4, #0
   57f5c:	beq	59a7c <ftello64@plt+0x4353c>
   57f60:	cmp	r6, r4
   57f64:	movne	r1, r6
   57f68:	movne	r3, #0
   57f6c:	bne	57f78 <ftello64@plt+0x41a38>
   57f70:	b	58748 <ftello64@plt+0x42208>
   57f74:	mov	r3, r0
   57f78:	add	r0, r3, #1
   57f7c:	cmp	r0, r2
   57f80:	beq	57808 <ftello64@plt+0x412c8>
   57f84:	add	r1, r1, #24
   57f88:	cmp	r4, r1
   57f8c:	bne	57f74 <ftello64@plt+0x41a34>
   57f90:	add	r3, r3, #2
   57f94:	mov	r1, r3
   57f98:	cmp	r2, r1
   57f9c:	bhi	57fb4 <ftello64@plt+0x41a74>
   57fa0:	b	57808 <ftello64@plt+0x412c8>
   57fa4:	add	r3, r3, #1
   57fa8:	cmp	r2, r3
   57fac:	mov	r1, r3
   57fb0:	bls	57808 <ftello64@plt+0x412c8>
   57fb4:	add	r1, r1, r1, lsl #1
   57fb8:	ldr	r0, [r6, r1, lsl #3]
   57fbc:	add	r1, r6, r1, lsl #3
   57fc0:	cmp	r0, #37	; 0x25
   57fc4:	bne	57fa4 <ftello64@plt+0x41a64>
   57fc8:	mov	r4, r1
   57fcc:	mov	r2, #5
   57fd0:	mov	r1, sl
   57fd4:	mov	r0, #0
   57fd8:	bl	15718 <dcgettext@plt>
   57fdc:	add	r7, r7, #1
   57fe0:	mov	r3, r7
   57fe4:	mov	r1, #0
   57fe8:	mov	r2, r0
   57fec:	mov	r0, r5
   57ff0:	bl	56af4 <ftello64@plt+0x405b4>
   57ff4:	ldr	r0, [r4, #16]
   57ff8:	cmp	r0, #0
   57ffc:	beq	57f48 <ftello64@plt+0x41a08>
   58000:	bl	56554 <ftello64@plt+0x40014>
   58004:	mov	r1, r8
   58008:	mov	r2, r0
   5800c:	mov	r6, r0
   58010:	mov	r0, r5
   58014:	bl	56888 <ftello64@plt+0x40348>
   58018:	mov	r0, r6
   5801c:	bl	156a0 <gcry_free@plt>
   58020:	mov	r0, r5
   58024:	bl	56514 <ftello64@plt+0x3ffd4>
   58028:	mov	r6, #0
   5802c:	b	5804c <ftello64@plt+0x41b0c>
   58030:	mov	r2, fp
   58034:	mov	r1, r8
   58038:	mov	r0, r5
   5803c:	bl	56888 <ftello64@plt+0x40348>
   58040:	mov	r0, fp
   58044:	bl	156a0 <gcry_free@plt>
   58048:	add	r6, r6, #1
   5804c:	mov	r1, r6
   58050:	ldr	r0, [r4, #16]
   58054:	bl	567b8 <ftello64@plt+0x40278>
   58058:	subs	fp, r0, #0
   5805c:	bne	58030 <ftello64@plt+0x41af0>
   58060:	ldr	r1, [r5, #24]
   58064:	ldr	r2, [r5, #28]
   58068:	cmp	r1, #0
   5806c:	sub	r2, r2, #1
   58070:	clz	r3, r2
   58074:	lsr	r3, r3, #5
   58078:	moveq	r3, #0
   5807c:	cmp	r3, #0
   58080:	str	r2, [r5, #28]
   58084:	beq	57f48 <ftello64@plt+0x41a08>
   58088:	mov	r0, r5
   5808c:	bl	566c8 <ftello64@plt+0x40188>
   58090:	b	57f48 <ftello64@plt+0x41a08>
   58094:	mov	r2, #5
   58098:	ldr	r1, [pc, #680]	; 58348 <ftello64@plt+0x41e08>
   5809c:	mov	r0, #0
   580a0:	bl	15718 <dcgettext@plt>
   580a4:	mov	r1, #0
   580a8:	mov	r2, r0
   580ac:	mov	r0, r5
   580b0:	bl	56af4 <ftello64@plt+0x405b4>
   580b4:	ldr	r6, [r5, #8]
   580b8:	ldr	r2, [r5, #16]
   580bc:	cmp	r2, #0
   580c0:	beq	58134 <ftello64@plt+0x41bf4>
   580c4:	ldr	ip, [r6]
   580c8:	cmp	ip, #2
   580cc:	beq	58538 <ftello64@plt+0x41ff8>
   580d0:	mov	r1, r6
   580d4:	mov	r3, #0
   580d8:	b	580f0 <ftello64@plt+0x41bb0>
   580dc:	add	r4, r1, #24
   580e0:	ldr	r0, [r4]
   580e4:	mov	r1, r4
   580e8:	cmp	r0, #2
   580ec:	beq	584b0 <ftello64@plt+0x41f70>
   580f0:	add	r3, r3, #1
   580f4:	cmp	r3, r2
   580f8:	bne	580dc <ftello64@plt+0x41b9c>
   580fc:	ldr	ip, [r6]
   58100:	cmp	ip, #3
   58104:	beq	5843c <ftello64@plt+0x41efc>
   58108:	mov	r3, r6
   5810c:	mov	r1, #0
   58110:	b	58128 <ftello64@plt+0x41be8>
   58114:	add	r3, r3, #24
   58118:	ldr	r0, [r3]
   5811c:	mov	r6, r3
   58120:	cmp	r0, #3
   58124:	beq	5843c <ftello64@plt+0x41efc>
   58128:	add	r1, r1, #1
   5812c:	cmp	r2, r1
   58130:	bhi	58114 <ftello64@plt+0x41bd4>
   58134:	ldr	r3, [r5, #28]
   58138:	ldr	r1, [r5, #24]
   5813c:	cmp	r1, #0
   58140:	sub	r3, r3, #1
   58144:	clz	r2, r3
   58148:	lsr	r2, r2, #5
   5814c:	movne	r1, r2
   58150:	moveq	r1, #0
   58154:	cmp	r1, #0
   58158:	str	r3, [r5, #28]
   5815c:	bne	5854c <ftello64@plt+0x4200c>
   58160:	ldr	r3, [r5, #32]
   58164:	cmp	r3, #0
   58168:	ldr	r3, [sp, #4]
   5816c:	beq	5852c <ftello64@plt+0x41fec>
   58170:	cmp	r3, #0
   58174:	ldr	r1, [r5, #20]
   58178:	beq	58514 <ftello64@plt+0x41fd4>
   5817c:	ldr	r0, [pc, #456]	; 5834c <ftello64@plt+0x41e0c>
   58180:	bl	16018 <gpgrt_fputs@plt>
   58184:	ldr	r4, [r5, #32]
   58188:	ldr	r3, [r4]
   5818c:	cmp	r3, #0
   58190:	beq	581ac <ftello64@plt+0x41c6c>
   58194:	ldr	r1, [r5, #20]
   58198:	ldr	r0, [pc, #432]	; 58350 <ftello64@plt+0x41e10>
   5819c:	bl	16018 <gpgrt_fputs@plt>
   581a0:	ldr	r4, [r5, #32]
   581a4:	cmp	r4, #0
   581a8:	beq	58298 <ftello64@plt+0x41d58>
   581ac:	ldr	sl, [pc, #416]	; 58354 <ftello64@plt+0x41e14>
   581b0:	ldr	r8, [pc, #416]	; 58358 <ftello64@plt+0x41e18>
   581b4:	ldr	r7, [pc, #564]	; 583f0 <ftello64@plt+0x41eb0>
   581b8:	ldr	r9, [pc, #412]	; 5835c <ftello64@plt+0x41e1c>
   581bc:	ldr	r6, [pc, #344]	; 5831c <ftello64@plt+0x41ddc>
   581c0:	ldr	fp, [sp, #4]
   581c4:	b	581e0 <ftello64@plt+0x41ca0>
   581c8:	ldr	r1, [r5, #20]
   581cc:	mov	r0, r6
   581d0:	bl	16018 <gpgrt_fputs@plt>
   581d4:	ldr	r4, [r4]
   581d8:	cmp	r4, #0
   581dc:	beq	58268 <ftello64@plt+0x41d28>
   581e0:	cmp	fp, #0
   581e4:	beq	58204 <ftello64@plt+0x41cc4>
   581e8:	ldr	r3, [r5, #32]
   581ec:	ldr	r3, [r3]
   581f0:	cmp	r3, #0
   581f4:	beq	58204 <ftello64@plt+0x41cc4>
   581f8:	ldr	r1, [r5, #20]
   581fc:	mov	r0, sl
   58200:	bl	16018 <gpgrt_fputs@plt>
   58204:	mov	r1, #0
   58208:	ldr	r0, [r4, #4]
   5820c:	bl	5b274 <ftello64@plt+0x44d34>
   58210:	subs	r3, r0, #0
   58214:	beq	582d8 <ftello64@plt+0x41d98>
   58218:	mov	r2, r3
   5821c:	mov	r0, r5
   58220:	mov	r1, r7
   58224:	str	r3, [sp, #8]
   58228:	bl	56998 <ftello64@plt+0x40458>
   5822c:	ldr	r3, [sp, #8]
   58230:	mov	r0, r3
   58234:	bl	156a0 <gcry_free@plt>
   58238:	cmp	fp, #0
   5823c:	beq	5825c <ftello64@plt+0x41d1c>
   58240:	ldr	r3, [r5, #32]
   58244:	ldr	r3, [r3]
   58248:	cmp	r3, #0
   5824c:	beq	5825c <ftello64@plt+0x41d1c>
   58250:	ldr	r1, [r5, #20]
   58254:	mov	r0, r9
   58258:	bl	16018 <gpgrt_fputs@plt>
   5825c:	ldr	r3, [r4]
   58260:	cmp	r3, #0
   58264:	bne	581c8 <ftello64@plt+0x41c88>
   58268:	ldr	r3, [sp, #4]
   5826c:	ldr	r0, [r5, #32]
   58270:	cmp	r3, #0
   58274:	beq	573cc <ftello64@plt+0x40e8c>
   58278:	cmp	r0, #0
   5827c:	ldr	r1, [r5, #20]
   58280:	beq	5829c <ftello64@plt+0x41d5c>
   58284:	ldr	r3, [r0]
   58288:	cmp	r3, #0
   5828c:	beq	5829c <ftello64@plt+0x41d5c>
   58290:	ldr	r0, [pc, #200]	; 58360 <ftello64@plt+0x41e20>
   58294:	bl	16018 <gpgrt_fputs@plt>
   58298:	ldr	r1, [r5, #20]
   5829c:	ldr	r0, [pc, #192]	; 58364 <ftello64@plt+0x41e24>
   582a0:	bl	16018 <gpgrt_fputs@plt>
   582a4:	ldr	r0, [r5, #32]
   582a8:	b	573cc <ftello64@plt+0x40e8c>
   582ac:	mov	r1, r8
   582b0:	ldr	r0, [pc, #176]	; 58368 <ftello64@plt+0x41e28>
   582b4:	bl	16018 <gpgrt_fputs@plt>
   582b8:	ldr	r3, [r5, #16]
   582bc:	cmp	r3, #0
   582c0:	ldrne	r7, [r5, #8]
   582c4:	bne	57484 <ftello64@plt+0x40f44>
   582c8:	mov	r1, r8
   582cc:	ldr	r0, [pc, #152]	; 5836c <ftello64@plt+0x41e2c>
   582d0:	bl	16018 <gpgrt_fputs@plt>
   582d4:	b	575a4 <ftello64@plt+0x41064>
   582d8:	mov	r1, r8
   582dc:	mov	r2, #5
   582e0:	bl	15718 <dcgettext@plt>
   582e4:	ldr	r2, [r4, #4]
   582e8:	mov	r1, r0
   582ec:	mov	r0, r5
   582f0:	bl	56998 <ftello64@plt+0x40458>
   582f4:	b	58238 <ftello64@plt+0x41cf8>
   582f8:	andeq	pc, r7, r8, lsl #15
   582fc:	andeq	lr, r6, ip, lsr #7
   58300:	andeq	lr, r6, r8, asr r7
   58304:	ldrdeq	lr, [r6], -r0
   58308:	andeq	sp, r6, r0, lsr ip
   5830c:	andeq	sp, r6, ip, lsl #24
   58310:	andeq	lr, r6, r0, lsl #8
   58314:	andeq	lr, r6, r4, lsl r4
   58318:	andeq	lr, r6, r0, lsr #8
   5831c:	strdeq	ip, [r6], -r4
   58320:	ldrdeq	sp, [r6], -r4
   58324:	muleq	r6, r4, r3
   58328:	andeq	lr, r6, ip, lsl #8
   5832c:	strdeq	lr, [r6], -r8
   58330:	andeq	lr, r6, r8, ror #13
   58334:	ldrdeq	lr, [r6], -ip
   58338:	andeq	lr, r6, r4, asr #9
   5833c:			; <UNDEFINED> instruction: 0x0006e6bc
   58340:	andeq	r6, r6, r8, lsr #1
   58344:	andeq	lr, r6, r8, asr #8
   58348:	andeq	lr, r6, r4, lsr r4
   5834c:	andeq	lr, r6, r0, lsr r6
   58350:	andeq	lr, r6, r8, lsr r6
   58354:	andeq	lr, r6, r4, asr #12
   58358:	andeq	lr, r6, ip, asr #12
   5835c:	andeq	lr, r6, r8, ror #12
   58360:	andeq	lr, r6, r0, ror r6
   58364:	andeq	lr, r6, r8, ror r6
   58368:	strdeq	lr, [r6], -r0
   5836c:	strdeq	lr, [r6], -r8
   58370:	andeq	lr, r6, ip, lsr #8
   58374:	andeq	lr, r6, ip, lsl r4
   58378:	andeq	lr, r6, r8, lsl #12
   5837c:	andeq	lr, r6, r8, lsl r6
   58380:	andeq	lr, r6, r0, ror #11
   58384:	andeq	lr, r6, r0, asr #12
   58388:	andeq	lr, r6, r4, lsr #13
   5838c:	strdeq	r5, [r6], -ip
   58390:	andeq	lr, r6, ip, lsr #9
   58394:	andeq	lr, r6, r0, lsl #13
   58398:	andeq	r3, r6, r8, asr pc
   5839c:	andeq	lr, r6, ip, ror r1
   583a0:			; <UNDEFINED> instruction: 0x0006e1bc
   583a4:	andeq	lr, r6, r4, ror #8
   583a8:	muleq	r6, r0, r6
   583ac:	andeq	lr, r6, r8, asr #13
   583b0:	andeq	lr, r6, r0, lsl #9
   583b4:	andeq	r8, r6, r0, ror r5
   583b8:	andeq	lr, r6, r4, ror r4
   583bc:	muleq	r6, r8, r5
   583c0:	strdeq	lr, [r6], -r4
   583c4:	andeq	lr, r6, r4, asr #14
   583c8:	andeq	sp, r6, r0, ror #29
   583cc:	andeq	r0, r0, r4, lsl r4
   583d0:	andeq	sp, r6, r0, asr #31
   583d4:	andeq	lr, r6, r8, lsr r7
   583d8:	strheq	lr, [r6], -ip
   583dc:	andeq	lr, r6, r4, lsl r5
   583e0:	andeq	lr, r6, r4, lsr #7
   583e4:	andeq	lr, r6, ip, lsr #10
   583e8:	andeq	lr, r6, r0, lsr r5
   583ec:	andeq	lr, r6, r8, asr #10
   583f0:	strdeq	r3, [r6], -ip
   583f4:	andeq	lr, r6, ip, lsl r7
   583f8:	andeq	sl, r6, r0, ror r8
   583fc:	andeq	lr, r6, r0, asr #1
   58400:	mov	r1, r8
   58404:	ldr	r0, [pc, #-156]	; 58370 <ftello64@plt+0x41e30>
   58408:	bl	16018 <gpgrt_fputs@plt>
   5840c:	ldr	r3, [r5, #8]
   58410:	add	r7, r3, r7
   58414:	ldr	r0, [r7, #4]
   58418:	bl	161e0 <gpg_strerror@plt>
   5841c:	ldr	r1, [r5, #24]
   58420:	mov	r2, r0
   58424:	add	r0, r5, #20
   58428:	bl	566d8 <ftello64@plt+0x40198>
   5842c:	mov	r1, r8
   58430:	ldr	r0, [pc, #-196]	; 58374 <ftello64@plt+0x41e34>
   58434:	bl	16018 <gpgrt_fputs@plt>
   58438:	b	57508 <ftello64@plt+0x40fc8>
   5843c:	ldrb	r3, [r6, #20]
   58440:	tst	r3, #1
   58444:	beq	58134 <ftello64@plt+0x41bf4>
   58448:	ldr	r1, [r6, #4]
   5844c:	ldr	r3, [pc, #-124]	; 583d8 <ftello64@plt+0x41e98>
   58450:	cmp	r1, #0
   58454:	mov	r2, #5
   58458:	ldr	r1, [pc, #-232]	; 58378 <ftello64@plt+0x41e38>
   5845c:	mov	r0, #0
   58460:	ldr	r4, [pc, #-108]	; 583fc <ftello64@plt+0x41ebc>
   58464:	moveq	r4, r3
   58468:	bl	15718 <dcgettext@plt>
   5846c:	mov	r1, r4
   58470:	ldr	r2, [pc, #-136]	; 583f0 <ftello64@plt+0x41eb0>
   58474:	mov	r3, r0
   58478:	mov	r0, r5
   5847c:	bl	56af4 <ftello64@plt+0x405b4>
   58480:	ldr	r0, [r6, #4]
   58484:	cmp	r0, #0
   58488:	beq	58134 <ftello64@plt+0x41bf4>
   5848c:	bl	161e0 <gpg_strerror@plt>
   58490:	ldr	r1, [pc, #-168]	; 583f0 <ftello64@plt+0x41eb0>
   58494:	mov	r2, r0
   58498:	mov	r0, r5
   5849c:	bl	56888 <ftello64@plt+0x40348>
   584a0:	ldr	r0, [sp, #8]
   584a4:	ldr	r1, [pc, #-304]	; 5837c <ftello64@plt+0x41e3c>
   584a8:	bl	56760 <ftello64@plt+0x40220>
   584ac:	b	58134 <ftello64@plt+0x41bf4>
   584b0:	ldrb	r3, [r4, #20]
   584b4:	tst	r3, #1
   584b8:	beq	58100 <ftello64@plt+0x41bc0>
   584bc:	ldr	r1, [r4, #4]
   584c0:	ldr	r3, [pc, #-240]	; 583d8 <ftello64@plt+0x41e98>
   584c4:	cmp	r1, #0
   584c8:	mov	r2, #5
   584cc:	ldr	r1, [pc, #-340]	; 58380 <ftello64@plt+0x41e40>
   584d0:	mov	r0, #0
   584d4:	ldr	r6, [pc, #-224]	; 583fc <ftello64@plt+0x41ebc>
   584d8:	moveq	r6, r3
   584dc:	bl	15718 <dcgettext@plt>
   584e0:	mov	r1, r6
   584e4:	ldr	r2, [pc, #-252]	; 583f0 <ftello64@plt+0x41eb0>
   584e8:	mov	r3, r0
   584ec:	mov	r0, r5
   584f0:	bl	56af4 <ftello64@plt+0x405b4>
   584f4:	ldr	r0, [r4, #4]
   584f8:	cmp	r0, #0
   584fc:	bne	58d88 <ftello64@plt+0x42848>
   58500:	ldr	r2, [r5, #16]
   58504:	ldr	r6, [r5, #8]
   58508:	cmp	r2, #0
   5850c:	bne	580fc <ftello64@plt+0x41bbc>
   58510:	b	58134 <ftello64@plt+0x41bf4>
   58514:	ldr	r0, [pc, #-408]	; 58384 <ftello64@plt+0x41e44>
   58518:	bl	16018 <gpgrt_fputs@plt>
   5851c:	ldr	r4, [r5, #32]
   58520:	cmp	r4, #0
   58524:	bne	581ac <ftello64@plt+0x41c6c>
   58528:	b	582a4 <ftello64@plt+0x41d64>
   5852c:	cmp	r3, #0
   58530:	bne	58298 <ftello64@plt+0x41d58>
   58534:	b	582a4 <ftello64@plt+0x41d64>
   58538:	ldrb	r3, [r6, #20]
   5853c:	tst	r3, #1
   58540:	beq	580fc <ftello64@plt+0x41bbc>
   58544:	mov	r4, r6
   58548:	b	584bc <ftello64@plt+0x41f7c>
   5854c:	mov	r0, r5
   58550:	bl	566c8 <ftello64@plt+0x40188>
   58554:	b	58160 <ftello64@plt+0x41c20>
   58558:	ldr	r0, [r4, #16]
   5855c:	bl	56554 <ftello64@plt+0x40014>
   58560:	mov	r1, r7
   58564:	mov	r2, r0
   58568:	mov	r6, r0
   5856c:	mov	r0, r5
   58570:	bl	56888 <ftello64@plt+0x40348>
   58574:	mov	r0, r6
   58578:	bl	156a0 <gcry_free@plt>
   5857c:	mov	r0, r5
   58580:	bl	56514 <ftello64@plt+0x3ffd4>
   58584:	mov	r6, #0
   58588:	b	585a8 <ftello64@plt+0x42068>
   5858c:	mov	r2, r8
   58590:	mov	r1, r7
   58594:	mov	r0, r5
   58598:	bl	56888 <ftello64@plt+0x40348>
   5859c:	mov	r0, r8
   585a0:	bl	156a0 <gcry_free@plt>
   585a4:	add	r6, r6, #1
   585a8:	mov	r1, r6
   585ac:	ldr	r0, [r4, #16]
   585b0:	bl	567b8 <ftello64@plt+0x40278>
   585b4:	subs	r8, r0, #0
   585b8:	bne	5858c <ftello64@plt+0x4204c>
   585bc:	ldr	r1, [r5, #24]
   585c0:	ldr	r2, [r5, #28]
   585c4:	cmp	r1, #0
   585c8:	sub	r2, r2, #1
   585cc:	clz	r3, r2
   585d0:	lsr	r3, r3, #5
   585d4:	moveq	r3, #0
   585d8:	cmp	r3, #0
   585dc:	str	r2, [r5, #28]
   585e0:	beq	57780 <ftello64@plt+0x41240>
   585e4:	mov	r0, r5
   585e8:	bl	566c8 <ftello64@plt+0x40188>
   585ec:	b	57780 <ftello64@plt+0x41240>
   585f0:	add	r3, r3, #1
   585f4:	b	576cc <ftello64@plt+0x4118c>
   585f8:	ldr	r3, [r4, #8]
   585fc:	cmp	r3, #0
   58600:	cmpne	r3, r1
   58604:	bne	587b4 <ftello64@plt+0x42274>
   58608:	mov	r1, r3
   5860c:	b	57b48 <ftello64@plt+0x41608>
   58610:	ldr	r0, [r1, #4]
   58614:	mov	sl, r1
   58618:	cmp	r0, #0
   5861c:	bne	5879c <ftello64@plt+0x4225c>
   58620:	ldr	fp, [pc, #-656]	; 58398 <ftello64@plt+0x41e58>
   58624:	mov	r2, #5
   58628:	mov	r1, r9
   5862c:	mov	r0, #0
   58630:	ldr	r6, [sl, #16]
   58634:	bl	15718 <dcgettext@plt>
   58638:	mov	r1, fp
   5863c:	mov	r3, r7
   58640:	mov	r2, r0
   58644:	mov	r0, r5
   58648:	bl	56af4 <ftello64@plt+0x405b4>
   5864c:	ldr	r1, [r5, #16]
   58650:	ldr	r0, [r5, #8]
   58654:	cmp	r1, #0
   58658:	beq	57d6c <ftello64@plt+0x4182c>
   5865c:	cmp	r4, r0
   58660:	movne	r2, r0
   58664:	movne	r3, #0
   58668:	bne	57d14 <ftello64@plt+0x417d4>
   5866c:	mov	r2, #1
   58670:	mov	r3, r2
   58674:	b	57d34 <ftello64@plt+0x417f4>
   58678:	ldr	r1, [pc, #-760]	; 58388 <ftello64@plt+0x41e48>
   5867c:	mov	sl, r2
   58680:	mov	r0, #0
   58684:	mov	r2, #5
   58688:	bl	15718 <dcgettext@plt>
   5868c:	mov	fp, r0
   58690:	ldr	r0, [sl, #8]
   58694:	bl	15dd8 <gcry_md_algo_name@plt>
   58698:	mov	r1, fp
   5869c:	mov	r2, r0
   586a0:	mov	r0, r5
   586a4:	bl	56888 <ftello64@plt+0x40348>
   586a8:	cmp	r6, #0
   586ac:	beq	57d74 <ftello64@plt+0x41834>
   586b0:	mov	r0, r6
   586b4:	bl	56554 <ftello64@plt+0x40014>
   586b8:	mov	r1, r8
   586bc:	mov	r2, r0
   586c0:	mov	sl, r0
   586c4:	mov	r0, r5
   586c8:	bl	56888 <ftello64@plt+0x40348>
   586cc:	mov	r0, sl
   586d0:	bl	156a0 <gcry_free@plt>
   586d4:	mov	r0, r5
   586d8:	bl	56514 <ftello64@plt+0x3ffd4>
   586dc:	mov	sl, #0
   586e0:	b	58700 <ftello64@plt+0x421c0>
   586e4:	mov	r2, fp
   586e8:	mov	r1, r8
   586ec:	mov	r0, r5
   586f0:	bl	56888 <ftello64@plt+0x40348>
   586f4:	mov	r0, fp
   586f8:	bl	156a0 <gcry_free@plt>
   586fc:	add	sl, sl, #1
   58700:	mov	r1, sl
   58704:	mov	r0, r6
   58708:	bl	567b8 <ftello64@plt+0x40278>
   5870c:	subs	fp, r0, #0
   58710:	bne	586e4 <ftello64@plt+0x421a4>
   58714:	ldr	r1, [r5, #24]
   58718:	ldr	r2, [r5, #28]
   5871c:	cmp	r1, #0
   58720:	sub	r2, r2, #1
   58724:	clz	r3, r2
   58728:	lsr	r3, r3, #5
   5872c:	moveq	r3, #0
   58730:	cmp	r3, #0
   58734:	str	r2, [r5, #28]
   58738:	beq	57d74 <ftello64@plt+0x41834>
   5873c:	mov	r0, r5
   58740:	bl	566c8 <ftello64@plt+0x40188>
   58744:	b	57d74 <ftello64@plt+0x41834>
   58748:	mov	r1, r9
   5874c:	mov	r3, #1
   58750:	b	57f98 <ftello64@plt+0x41a58>
   58754:	mov	r2, #1
   58758:	mov	r1, r2
   5875c:	b	57a2c <ftello64@plt+0x414ec>
   58760:	mov	r4, #1
   58764:	mov	r3, r4
   58768:	b	57c20 <ftello64@plt+0x416e0>
   5876c:	mov	r0, #1
   58770:	mov	r3, r0
   58774:	b	57b90 <ftello64@plt+0x41650>
   58778:	mov	r3, #1
   5877c:	mov	r4, r3
   58780:	b	577d0 <ftello64@plt+0x41290>
   58784:	mov	r2, #1
   58788:	mov	ip, r2
   5878c:	b	57714 <ftello64@plt+0x411d4>
   58790:	mov	r1, #1
   58794:	mov	r3, r1
   58798:	b	57c8c <ftello64@plt+0x4174c>
   5879c:	uxth	r3, r0
   587a0:	cmp	r3, #99	; 0x63
   587a4:	beq	587f0 <ftello64@plt+0x422b0>
   587a8:	bl	161e0 <gpg_strerror@plt>
   587ac:	mov	fp, r0
   587b0:	b	58624 <ftello64@plt+0x420e4>
   587b4:	mov	r2, #5
   587b8:	mov	r1, r7
   587bc:	mov	r0, #0
   587c0:	bl	15718 <dcgettext@plt>
   587c4:	mov	r6, r0
   587c8:	ldr	r0, [r4, #8]
   587cc:	bl	15dd8 <gcry_md_algo_name@plt>
   587d0:	mov	r1, r6
   587d4:	mov	r2, r0
   587d8:	mov	r0, r5
   587dc:	bl	56888 <ftello64@plt+0x40348>
   587e0:	ldr	r3, [r4, #8]
   587e4:	ldr	r6, [r5, #8]
   587e8:	ldr	r2, [r5, #16]
   587ec:	b	58608 <ftello64@plt+0x420c8>
   587f0:	ldr	fp, [pc, #-1112]	; 583a0 <ftello64@plt+0x41e60>
   587f4:	b	58624 <ftello64@plt+0x420e4>
   587f8:	ldr	r1, [r5, #24]
   587fc:	ldr	r3, [r5, #28]
   58800:	cmp	r1, #0
   58804:	sub	r3, r3, #1
   58808:	clz	r0, r3
   5880c:	lsr	r0, r0, #5
   58810:	movne	r1, r0
   58814:	moveq	r1, #0
   58818:	cmp	r1, #0
   5881c:	str	r3, [r5, #28]
   58820:	beq	580c4 <ftello64@plt+0x41b84>
   58824:	b	57834 <ftello64@plt+0x412f4>
   58828:	ldr	r2, [pc, #-1188]	; 5838c <ftello64@plt+0x41e4c>
   5882c:	mov	r1, #35	; 0x23
   58830:	add	r0, sp, #16
   58834:	bl	16060 <gpgrt_snprintf@plt>
   58838:	mov	r2, #5
   5883c:	ldr	r1, [pc, #-1204]	; 58390 <ftello64@plt+0x41e50>
   58840:	mov	r0, #0
   58844:	bl	15718 <dcgettext@plt>
   58848:	ldr	r2, [pc, #-1120]	; 583f0 <ftello64@plt+0x41eb0>
   5884c:	add	r1, sp, #16
   58850:	ldr	sl, [pc, #-1220]	; 58394 <ftello64@plt+0x41e54>
   58854:	ldr	r9, [pc, #-1132]	; 583f0 <ftello64@plt+0x41eb0>
   58858:	mov	r3, r0
   5885c:	mov	r0, r5
   58860:	bl	56af4 <ftello64@plt+0x405b4>
   58864:	ldr	r6, [r5, #8]
   58868:	ldr	r2, [r5, #16]
   5886c:	cmp	r2, #0
   58870:	beq	57808 <ftello64@plt+0x412c8>
   58874:	cmp	r4, #0
   58878:	beq	599c8 <ftello64@plt+0x43488>
   5887c:	cmp	r4, r6
   58880:	movne	r1, r6
   58884:	movne	r3, #0
   58888:	bne	58894 <ftello64@plt+0x42354>
   5888c:	b	58b64 <ftello64@plt+0x42624>
   58890:	mov	r3, r0
   58894:	add	r0, r3, #1
   58898:	cmp	r0, r2
   5889c:	beq	57808 <ftello64@plt+0x412c8>
   588a0:	add	r1, r1, #24
   588a4:	cmp	r4, r1
   588a8:	bne	58890 <ftello64@plt+0x42350>
   588ac:	add	r3, r3, #2
   588b0:	mov	r4, r3
   588b4:	cmp	r4, r2
   588b8:	bcc	588d0 <ftello64@plt+0x42390>
   588bc:	b	57808 <ftello64@plt+0x412c8>
   588c0:	add	r3, r3, #1
   588c4:	cmp	r3, r2
   588c8:	mov	r4, r3
   588cc:	bcs	57808 <ftello64@plt+0x412c8>
   588d0:	add	r4, r4, r4, lsl #1
   588d4:	ldr	r1, [r6, r4, lsl #3]
   588d8:	add	r4, r6, r4, lsl #3
   588dc:	cmp	r1, #23
   588e0:	bne	588c0 <ftello64@plt+0x42380>
   588e4:	ldrb	r3, [r4, #20]
   588e8:	tst	r3, #2
   588ec:	mvneq	fp, #0
   588f0:	ldrne	fp, [r4, #8]
   588f4:	cmp	r4, r6
   588f8:	movne	r1, r6
   588fc:	movne	r3, #0
   58900:	bne	5890c <ftello64@plt+0x423cc>
   58904:	b	58b7c <ftello64@plt+0x4263c>
   58908:	mov	r3, r0
   5890c:	add	r0, r3, #1
   58910:	cmp	r0, r2
   58914:	beq	58bb0 <ftello64@plt+0x42670>
   58918:	add	r1, r1, #24
   5891c:	cmp	r4, r1
   58920:	bne	58908 <ftello64@plt+0x423c8>
   58924:	add	r3, r3, #2
   58928:	mov	r1, r3
   5892c:	cmp	r1, r2
   58930:	bcc	58950 <ftello64@plt+0x42410>
   58934:	b	58964 <ftello64@plt+0x42424>
   58938:	cmp	r0, #25
   5893c:	beq	58b40 <ftello64@plt+0x42600>
   58940:	add	r3, r3, #1
   58944:	cmp	r3, r2
   58948:	mov	r1, r3
   5894c:	bcs	58964 <ftello64@plt+0x42424>
   58950:	add	r1, r1, r1, lsl #1
   58954:	ldr	r0, [r6, r1, lsl #3]
   58958:	add	r1, r6, r1, lsl #3
   5895c:	cmp	r0, #23
   58960:	bne	58938 <ftello64@plt+0x423f8>
   58964:	ldr	r8, [pc, #-1488]	; 5839c <ftello64@plt+0x41e5c>
   58968:	cmp	r4, r6
   5896c:	beq	58b58 <ftello64@plt+0x42618>
   58970:	mov	r1, r6
   58974:	mov	r3, #0
   58978:	b	58980 <ftello64@plt+0x42440>
   5897c:	mov	r3, r0
   58980:	add	r0, r3, #1
   58984:	cmp	r0, r2
   58988:	beq	589d8 <ftello64@plt+0x42498>
   5898c:	add	r1, r1, #24
   58990:	cmp	r4, r1
   58994:	bne	5897c <ftello64@plt+0x4243c>
   58998:	add	r3, r3, #2
   5899c:	mov	r7, r3
   589a0:	cmp	r2, r7
   589a4:	bhi	589c4 <ftello64@plt+0x42484>
   589a8:	b	589d8 <ftello64@plt+0x42498>
   589ac:	cmp	r1, #24
   589b0:	beq	58b00 <ftello64@plt+0x425c0>
   589b4:	add	r3, r3, #1
   589b8:	cmp	r2, r3
   589bc:	mov	r7, r3
   589c0:	bls	589d8 <ftello64@plt+0x42498>
   589c4:	add	r7, r7, r7, lsl #1
   589c8:	ldr	r1, [r6, r7, lsl #3]
   589cc:	add	r7, r6, r7, lsl #3
   589d0:	cmp	r1, #23
   589d4:	bne	589ac <ftello64@plt+0x4246c>
   589d8:	mov	r2, #5
   589dc:	mov	r1, sl
   589e0:	mov	r0, #0
   589e4:	bl	15718 <dcgettext@plt>
   589e8:	mov	r3, fp
   589ec:	mov	r1, r8
   589f0:	mov	r2, r0
   589f4:	mov	r0, r5
   589f8:	bl	56af4 <ftello64@plt+0x405b4>
   589fc:	ldr	r2, [r5, #16]
   58a00:	ldr	r6, [r5, #8]
   58a04:	cmp	r2, #0
   58a08:	beq	57808 <ftello64@plt+0x412c8>
   58a0c:	cmp	r6, r4
   58a10:	movne	r1, r6
   58a14:	movne	r3, #0
   58a18:	bne	58a24 <ftello64@plt+0x424e4>
   58a1c:	b	58b70 <ftello64@plt+0x42630>
   58a20:	mov	r3, r0
   58a24:	add	r0, r3, #1
   58a28:	cmp	r0, r2
   58a2c:	beq	5886c <ftello64@plt+0x4232c>
   58a30:	add	r1, r1, #24
   58a34:	cmp	r4, r1
   58a38:	bne	58a20 <ftello64@plt+0x424e0>
   58a3c:	add	r3, r3, #2
   58a40:	mov	r1, r3
   58a44:	cmp	r2, r1
   58a48:	bhi	58a60 <ftello64@plt+0x42520>
   58a4c:	b	5886c <ftello64@plt+0x4232c>
   58a50:	add	r3, r3, #1
   58a54:	cmp	r2, r3
   58a58:	mov	r1, r3
   58a5c:	bls	5886c <ftello64@plt+0x4232c>
   58a60:	add	r1, r1, r1, lsl #1
   58a64:	ldr	r0, [r6, r1, lsl #3]
   58a68:	add	r1, r6, r1, lsl #3
   58a6c:	cmp	r0, #23
   58a70:	beq	5886c <ftello64@plt+0x4232c>
   58a74:	cmp	r0, #19
   58a78:	bne	58a50 <ftello64@plt+0x42510>
   58a7c:	ldr	r3, [r1, #16]
   58a80:	mov	r7, r1
   58a84:	cmp	r3, #0
   58a88:	beq	5886c <ftello64@plt+0x4232c>
   58a8c:	mov	r0, r5
   58a90:	bl	56514 <ftello64@plt+0x3ffd4>
   58a94:	mov	r6, #0
   58a98:	b	58ab8 <ftello64@plt+0x42578>
   58a9c:	mov	r2, r8
   58aa0:	mov	r1, r9
   58aa4:	mov	r0, r5
   58aa8:	bl	56888 <ftello64@plt+0x40348>
   58aac:	mov	r0, r8
   58ab0:	bl	156a0 <gcry_free@plt>
   58ab4:	add	r6, r6, #1
   58ab8:	mov	r1, r6
   58abc:	ldr	r0, [r7, #16]
   58ac0:	bl	567b8 <ftello64@plt+0x40278>
   58ac4:	subs	r8, r0, #0
   58ac8:	bne	58a9c <ftello64@plt+0x4255c>
   58acc:	ldr	r1, [r5, #24]
   58ad0:	ldr	r2, [r5, #28]
   58ad4:	cmp	r1, #0
   58ad8:	sub	r2, r2, #1
   58adc:	clz	r3, r2
   58ae0:	lsr	r3, r3, #5
   58ae4:	moveq	r3, #0
   58ae8:	cmp	r3, #0
   58aec:	str	r2, [r5, #28]
   58af0:	bne	599bc <ftello64@plt+0x4347c>
   58af4:	ldr	r6, [r5, #8]
   58af8:	ldr	r2, [r5, #16]
   58afc:	b	5886c <ftello64@plt+0x4232c>
   58b00:	mov	r2, #5
   58b04:	mov	r1, sl
   58b08:	mov	r0, #0
   58b0c:	bl	15718 <dcgettext@plt>
   58b10:	mov	r3, fp
   58b14:	mov	r1, r8
   58b18:	mov	r2, r0
   58b1c:	mov	r0, r5
   58b20:	bl	56af4 <ftello64@plt+0x405b4>
   58b24:	ldr	r2, [r7, #12]
   58b28:	cmp	r2, #0
   58b2c:	beq	589fc <ftello64@plt+0x424bc>
   58b30:	mov	r1, r9
   58b34:	mov	r0, r5
   58b38:	bl	56888 <ftello64@plt+0x40348>
   58b3c:	b	589fc <ftello64@plt+0x424bc>
   58b40:	ldr	r0, [r1, #4]
   58b44:	cmp	r0, #0
   58b48:	bne	58b88 <ftello64@plt+0x42648>
   58b4c:	cmp	r4, r6
   58b50:	ldr	r8, [pc, #-1984]	; 58398 <ftello64@plt+0x41e58>
   58b54:	bne	58970 <ftello64@plt+0x42430>
   58b58:	mov	r7, #1
   58b5c:	mov	r3, r7
   58b60:	b	589a0 <ftello64@plt+0x42460>
   58b64:	mov	r4, #1
   58b68:	mov	r3, r4
   58b6c:	b	588b4 <ftello64@plt+0x42374>
   58b70:	mov	r1, #1
   58b74:	mov	r3, r1
   58b78:	b	58a44 <ftello64@plt+0x42504>
   58b7c:	mov	r1, #1
   58b80:	mov	r3, r1
   58b84:	b	5892c <ftello64@plt+0x423ec>
   58b88:	uxth	r3, r0
   58b8c:	cmp	r3, #99	; 0x63
   58b90:	beq	58bb8 <ftello64@plt+0x42678>
   58b94:	bl	161e0 <gpg_strerror@plt>
   58b98:	ldr	r2, [r5, #16]
   58b9c:	ldr	r6, [r5, #8]
   58ba0:	cmp	r2, #0
   58ba4:	mov	r8, r0
   58ba8:	beq	589d8 <ftello64@plt+0x42498>
   58bac:	b	58968 <ftello64@plt+0x42428>
   58bb0:	ldr	r8, [pc, #-2076]	; 5839c <ftello64@plt+0x41e5c>
   58bb4:	b	58970 <ftello64@plt+0x42430>
   58bb8:	ldr	r8, [pc, #-2080]	; 583a0 <ftello64@plt+0x41e60>
   58bbc:	b	58968 <ftello64@plt+0x42428>
   58bc0:	mov	r2, #5
   58bc4:	ldr	r1, [pc, #-2088]	; 583a4 <ftello64@plt+0x41e64>
   58bc8:	mov	r0, #0
   58bcc:	bl	15718 <dcgettext@plt>
   58bd0:	ldr	r2, [pc, #-2024]	; 583f0 <ftello64@plt+0x41eb0>
   58bd4:	ldr	r1, [pc, #-2052]	; 583d8 <ftello64@plt+0x41e98>
   58bd8:	mov	r3, r0
   58bdc:	mov	r0, r5
   58be0:	bl	56af4 <ftello64@plt+0x405b4>
   58be4:	ldr	r0, [r5, #16]
   58be8:	ldr	r2, [r5, #8]
   58bec:	cmp	r0, #0
   58bf0:	beq	58c20 <ftello64@plt+0x426e0>
   58bf4:	ldr	r3, [r2]
   58bf8:	cmp	r3, #20
   58bfc:	beq	58dac <ftello64@plt+0x4286c>
   58c00:	mov	r3, #0
   58c04:	b	58c14 <ftello64@plt+0x426d4>
   58c08:	ldr	r1, [r2, #24]!
   58c0c:	cmp	r1, #20
   58c10:	beq	58dac <ftello64@plt+0x4286c>
   58c14:	add	r3, r3, #1
   58c18:	cmp	r3, r0
   58c1c:	bne	58c08 <ftello64@plt+0x426c8>
   58c20:	mov	r2, #5
   58c24:	ldr	r1, [pc, #-2152]	; 583c4 <ftello64@plt+0x41e84>
   58c28:	b	5769c <ftello64@plt+0x4115c>
   58c2c:	mov	r2, #5
   58c30:	ldr	r1, [pc, #-2192]	; 583a8 <ftello64@plt+0x41e68>
   58c34:	mov	r0, #0
   58c38:	bl	15718 <dcgettext@plt>
   58c3c:	ldr	r2, [pc, #-2132]	; 583f0 <ftello64@plt+0x41eb0>
   58c40:	ldr	r1, [pc, #-2160]	; 583d8 <ftello64@plt+0x41e98>
   58c44:	mov	r3, r0
   58c48:	mov	r0, r5
   58c4c:	bl	56af4 <ftello64@plt+0x405b4>
   58c50:	ldr	r8, [r6, #12]
   58c54:	mov	r0, r8
   58c58:	bl	15e14 <gcry_cipher_map_name@plt>
   58c5c:	subs	r7, r0, #0
   58c60:	bne	599fc <ftello64@plt+0x434bc>
   58c64:	cmp	r8, #0
   58c68:	beq	59a88 <ftello64@plt+0x43548>
   58c6c:	mov	r0, r8
   58c70:	ldr	r1, [pc, #-2244]	; 583b4 <ftello64@plt+0x41e74>
   58c74:	bl	15424 <strcmp@plt>
   58c78:	cmp	r0, #0
   58c7c:	beq	59aa4 <ftello64@plt+0x43564>
   58c80:	mov	r0, r7
   58c84:	mov	r2, #5
   58c88:	ldr	r1, [pc, #-2264]	; 583b8 <ftello64@plt+0x41e78>
   58c8c:	bl	15718 <dcgettext@plt>
   58c90:	ldr	r2, [r6, #12]
   58c94:	mov	r1, r0
   58c98:	mov	r0, r5
   58c9c:	bl	56888 <ftello64@plt+0x40348>
   58ca0:	b	57ebc <ftello64@plt+0x4197c>
   58ca4:	ldrb	r3, [ip, #20]
   58ca8:	ands	r3, r3, #2
   58cac:	ldrne	r3, [ip, #8]
   58cb0:	b	57f08 <ftello64@plt+0x419c8>
   58cb4:	ldr	r2, [r0, #4]
   58cb8:	ldr	r3, [pc, #-2280]	; 583d8 <ftello64@plt+0x41e98>
   58cbc:	cmp	r2, #0
   58cc0:	ldr	r6, [pc, #-2252]	; 583fc <ftello64@plt+0x41ebc>
   58cc4:	moveq	r6, r3
   58cc8:	b	57894 <ftello64@plt+0x41354>
   58ccc:	ldr	r6, [r0, #8]
   58cd0:	cmp	r6, #0
   58cd4:	beq	5796c <ftello64@plt+0x4142c>
   58cd8:	mov	r2, #5
   58cdc:	ldr	r1, [pc, #-2360]	; 583ac <ftello64@plt+0x41e6c>
   58ce0:	mov	r0, #0
   58ce4:	bl	15718 <dcgettext@plt>
   58ce8:	ldr	r2, [pc, #-2304]	; 583f0 <ftello64@plt+0x41eb0>
   58cec:	ldr	r1, [pc, #-2332]	; 583d8 <ftello64@plt+0x41e98>
   58cf0:	mov	r3, r0
   58cf4:	mov	r0, r5
   58cf8:	bl	56af4 <ftello64@plt+0x405b4>
   58cfc:	mov	r2, #5
   58d00:	ldr	r1, [pc, #-2392]	; 583b0 <ftello64@plt+0x41e70>
   58d04:	mov	r0, #0
   58d08:	bl	15718 <dcgettext@plt>
   58d0c:	mov	r7, r0
   58d10:	mov	r0, r6
   58d14:	bl	4fd64 <ftello64@plt+0x39824>
   58d18:	mov	r1, r7
   58d1c:	mov	r2, r0
   58d20:	mov	r0, r5
   58d24:	bl	56888 <ftello64@plt+0x40348>
   58d28:	b	57990 <ftello64@plt+0x41450>
   58d2c:	mov	r6, ip
   58d30:	ldr	r8, [r6, #12]
   58d34:	cmp	r8, #0
   58d38:	beq	579d8 <ftello64@plt+0x41498>
   58d3c:	mov	r0, r8
   58d40:	bl	15e14 <gcry_cipher_map_name@plt>
   58d44:	subs	r7, r0, #0
   58d48:	bne	59a44 <ftello64@plt+0x43504>
   58d4c:	mov	r0, r8
   58d50:	ldr	r1, [pc, #-2468]	; 583b4 <ftello64@plt+0x41e74>
   58d54:	bl	15424 <strcmp@plt>
   58d58:	cmp	r0, #0
   58d5c:	bne	59a2c <ftello64@plt+0x434ec>
   58d60:	mov	r2, #5
   58d64:	ldr	r1, [pc, #-2484]	; 583b8 <ftello64@plt+0x41e78>
   58d68:	bl	15718 <dcgettext@plt>
   58d6c:	ldr	r2, [pc, #-2488]	; 583bc <ftello64@plt+0x41e7c>
   58d70:	mov	r1, r0
   58d74:	mov	r0, r5
   58d78:	bl	56888 <ftello64@plt+0x40348>
   58d7c:	ldr	ip, [r5, #8]
   58d80:	ldr	r0, [r5, #16]
   58d84:	b	579d8 <ftello64@plt+0x41498>
   58d88:	bl	161e0 <gpg_strerror@plt>
   58d8c:	ldr	r1, [pc, #-2468]	; 583f0 <ftello64@plt+0x41eb0>
   58d90:	mov	r2, r0
   58d94:	mov	r0, r5
   58d98:	bl	56888 <ftello64@plt+0x40348>
   58d9c:	ldr	r1, [pc, #-2532]	; 583c0 <ftello64@plt+0x41e80>
   58da0:	ldr	r0, [sp, #8]
   58da4:	bl	56760 <ftello64@plt+0x40220>
   58da8:	b	58500 <ftello64@plt+0x41fc0>
   58dac:	mov	r2, #5
   58db0:	ldr	r1, [pc, #-2548]	; 583c4 <ftello64@plt+0x41e84>
   58db4:	mov	r0, #0
   58db8:	bl	15718 <dcgettext@plt>
   58dbc:	ldr	r2, [pc, #-2516]	; 583f0 <ftello64@plt+0x41eb0>
   58dc0:	ldr	r1, [pc, #-2544]	; 583d8 <ftello64@plt+0x41e98>
   58dc4:	mov	r3, r0
   58dc8:	mov	r0, r5
   58dcc:	bl	56af4 <ftello64@plt+0x405b4>
   58dd0:	ldr	r0, [r5, #16]
   58dd4:	cmp	r0, #0
   58dd8:	beq	59acc <ftello64@plt+0x4358c>
   58ddc:	ldr	r1, [r5, #8]
   58de0:	ldr	r7, [r1]
   58de4:	cmp	r7, #20
   58de8:	beq	59af0 <ftello64@plt+0x435b0>
   58dec:	mov	r2, #0
   58df0:	mov	ip, r2
   58df4:	mov	lr, r2
   58df8:	mov	r6, r1
   58dfc:	mov	r3, r7
   58e00:	b	58e10 <ftello64@plt+0x428d0>
   58e04:	ldr	r3, [r6, #24]!
   58e08:	cmp	r3, #20
   58e0c:	beq	58e30 <ftello64@plt+0x428f0>
   58e10:	cmp	r3, #10
   58e14:	addeq	lr, lr, #1
   58e18:	beq	58e24 <ftello64@plt+0x428e4>
   58e1c:	cmp	r3, #13
   58e20:	addeq	ip, ip, #1
   58e24:	add	r2, r2, #1
   58e28:	cmp	r2, r0
   58e2c:	bne	58e04 <ftello64@plt+0x428c4>
   58e30:	cmp	r7, #15
   58e34:	movne	r2, r1
   58e38:	movne	r3, #0
   58e3c:	bne	58e60 <ftello64@plt+0x42920>
   58e40:	b	58f28 <ftello64@plt+0x429e8>
   58e44:	ldr	r2, [r2, #24]
   58e48:	add	r1, r1, #24
   58e4c:	cmp	r2, #20
   58e50:	beq	58e6c <ftello64@plt+0x4292c>
   58e54:	cmp	r2, #15
   58e58:	mov	r2, r1
   58e5c:	beq	58f28 <ftello64@plt+0x429e8>
   58e60:	add	r3, r3, #1
   58e64:	cmp	r3, r0
   58e68:	bne	58e44 <ftello64@plt+0x42904>
   58e6c:	mov	r2, #5
   58e70:	ldr	r1, [pc, #-2716]	; 583dc <ftello64@plt+0x41e9c>
   58e74:	mov	r0, #0
   58e78:	orr	r6, lr, ip
   58e7c:	bl	15718 <dcgettext@plt>
   58e80:	ldr	r2, [pc, #-2712]	; 583f0 <ftello64@plt+0x41eb0>
   58e84:	ldr	r1, [pc, #-2704]	; 583fc <ftello64@plt+0x41ebc>
   58e88:	mov	r3, r0
   58e8c:	mov	r0, r5
   58e90:	bl	56af4 <ftello64@plt+0x405b4>
   58e94:	cmp	r6, #0
   58e98:	bne	58f78 <ftello64@plt+0x42a38>
   58e9c:	ldr	r0, [r5, #8]
   58ea0:	ldr	r1, [r5, #16]
   58ea4:	cmp	r1, #0
   58ea8:	beq	58ee4 <ftello64@plt+0x429a4>
   58eac:	ldr	r3, [r0]
   58eb0:	cmp	r3, #20
   58eb4:	beq	59054 <ftello64@plt+0x42b14>
   58eb8:	mov	r3, r0
   58ebc:	mov	r2, #0
   58ec0:	b	58ed8 <ftello64@plt+0x42998>
   58ec4:	add	r3, r3, #24
   58ec8:	ldr	ip, [r3]
   58ecc:	mov	r6, r3
   58ed0:	cmp	ip, #20
   58ed4:	beq	59058 <ftello64@plt+0x42b18>
   58ed8:	add	r2, r2, #1
   58edc:	cmp	r2, r1
   58ee0:	bne	58ec4 <ftello64@plt+0x42984>
   58ee4:	ldr	r3, [pc, #-2852]	; 583c8 <ftello64@plt+0x41e88>
   58ee8:	ldr	r2, [pc, #-2852]	; 583cc <ftello64@plt+0x41e8c>
   58eec:	ldr	r1, [pc, #-2852]	; 583d0 <ftello64@plt+0x41e90>
   58ef0:	ldr	r0, [pc, #-2852]	; 583d4 <ftello64@plt+0x41e94>
   58ef4:	bl	16504 <__assert_fail@plt>
   58ef8:	ldr	r6, [pc, #-2856]	; 583d8 <ftello64@plt+0x41e98>
   58efc:	b	57618 <ftello64@plt+0x410d8>
   58f00:	ldr	r6, [pc, #-2864]	; 583d8 <ftello64@plt+0x41e98>
   58f04:	b	57900 <ftello64@plt+0x413c0>
   58f08:	ldr	r6, [pc, #-2872]	; 583d8 <ftello64@plt+0x41e98>
   58f0c:	b	57dc0 <ftello64@plt+0x41880>
   58f10:	ldr	r6, [pc, #-2880]	; 583d8 <ftello64@plt+0x41e98>
   58f14:	b	57e2c <ftello64@plt+0x418ec>
   58f18:	ldr	r4, [pc, #-2888]	; 583d8 <ftello64@plt+0x41e98>
   58f1c:	b	57aa4 <ftello64@plt+0x41564>
   58f20:	ldr	r4, [pc, #-2896]	; 583d8 <ftello64@plt+0x41e98>
   58f24:	b	57b10 <ftello64@plt+0x415d0>
   58f28:	ldr	r0, [r1, #4]
   58f2c:	clz	r3, lr
   58f30:	cmp	r0, #0
   58f34:	lsr	r3, r3, #5
   58f38:	moveq	r0, r3
   58f3c:	movne	r0, #1
   58f40:	cmp	r0, #0
   58f44:	bne	58e6c <ftello64@plt+0x4292c>
   58f48:	ldr	r3, [pc, #-2936]	; 583d8 <ftello64@plt+0x41e98>
   58f4c:	cmp	ip, #0
   58f50:	mov	r2, #5
   58f54:	ldr	r1, [pc, #-2944]	; 583dc <ftello64@plt+0x41e9c>
   58f58:	ldr	r6, [pc, #-2944]	; 583e0 <ftello64@plt+0x41ea0>
   58f5c:	moveq	r6, r3
   58f60:	bl	15718 <dcgettext@plt>
   58f64:	mov	r1, r6
   58f68:	ldr	r2, [pc, #-2944]	; 583f0 <ftello64@plt+0x41eb0>
   58f6c:	mov	r3, r0
   58f70:	mov	r0, r5
   58f74:	bl	56af4 <ftello64@plt+0x405b4>
   58f78:	ldr	r2, [r5, #16]
   58f7c:	ldr	r7, [r5, #8]
   58f80:	cmp	r2, #0
   58f84:	mov	r1, r2
   58f88:	mov	fp, r7
   58f8c:	beq	58ee4 <ftello64@plt+0x429a4>
   58f90:	ldr	r3, [r7]
   58f94:	cmp	r3, #20
   58f98:	beq	59b00 <ftello64@plt+0x435c0>
   58f9c:	mov	r6, #0
   58fa0:	ldr	sl, [pc, #-3012]	; 583e4 <ftello64@plt+0x41ea4>
   58fa4:	ldr	r9, [pc, #-2996]	; 583f8 <ftello64@plt+0x41eb8>
   58fa8:	ldr	r8, [pc, #-3016]	; 583e8 <ftello64@plt+0x41ea8>
   58fac:	b	58fe0 <ftello64@plt+0x42aa0>
   58fb0:	cmp	r3, #13
   58fb4:	beq	59020 <ftello64@plt+0x42ae0>
   58fb8:	add	r6, r6, #1
   58fbc:	cmp	r2, r6
   58fc0:	mov	r1, r2
   58fc4:	mov	r0, r7
   58fc8:	bls	58ea4 <ftello64@plt+0x42964>
   58fcc:	add	ip, r6, r6, lsl #1
   58fd0:	ldr	r3, [r7, ip, lsl #3]
   58fd4:	add	fp, r7, ip, lsl #3
   58fd8:	cmp	r3, #20
   58fdc:	beq	58eac <ftello64@plt+0x4296c>
   58fe0:	cmp	r3, #10
   58fe4:	bne	58fb0 <ftello64@plt+0x42a70>
   58fe8:	mov	r2, #5
   58fec:	mov	r1, r8
   58ff0:	mov	r0, #0
   58ff4:	bl	15718 <dcgettext@plt>
   58ff8:	mov	r7, r0
   58ffc:	ldr	r0, [fp, #8]
   59000:	bl	15dd8 <gcry_md_algo_name@plt>
   59004:	mov	r1, r7
   59008:	mov	r2, r0
   5900c:	mov	r0, r5
   59010:	bl	56888 <ftello64@plt+0x40348>
   59014:	ldr	r7, [r5, #8]
   59018:	ldr	r2, [r5, #16]
   5901c:	b	58fb8 <ftello64@plt+0x42a78>
   59020:	mov	r2, #5
   59024:	mov	r1, sl
   59028:	mov	r0, #0
   5902c:	bl	15718 <dcgettext@plt>
   59030:	ldr	r2, [fp, #12]
   59034:	cmp	r2, #0
   59038:	moveq	r2, r9
   5903c:	mov	r1, r0
   59040:	mov	r0, r5
   59044:	bl	56888 <ftello64@plt+0x40348>
   59048:	ldr	r7, [r5, #8]
   5904c:	ldr	r2, [r5, #16]
   59050:	b	58fb8 <ftello64@plt+0x42a78>
   59054:	mov	r6, r0
   59058:	ldr	fp, [pc, #-3188]	; 583ec <ftello64@plt+0x41eac>
   5905c:	ldr	r9, [pc, #-3188]	; 583f0 <ftello64@plt+0x41eb0>
   59060:	ldr	sl, [pc, #-3188]	; 583f4 <ftello64@plt+0x41eb4>
   59064:	ldrb	r3, [r6, #20]
   59068:	tst	r3, #2
   5906c:	mvneq	r7, #0
   59070:	ldrne	r7, [r6, #8]
   59074:	cmp	r6, r0
   59078:	movne	r3, r0
   5907c:	movne	r2, #0
   59080:	bne	5908c <ftello64@plt+0x42b4c>
   59084:	b	598d4 <ftello64@plt+0x43394>
   59088:	mov	r2, ip
   5908c:	add	ip, r2, #1
   59090:	cmp	ip, r1
   59094:	beq	590e4 <ftello64@plt+0x42ba4>
   59098:	add	r3, r3, #24
   5909c:	cmp	r6, r3
   590a0:	bne	59088 <ftello64@plt+0x42b48>
   590a4:	add	r2, r2, #2
   590a8:	mov	r3, r2
   590ac:	cmp	r1, r3
   590b0:	bhi	590d0 <ftello64@plt+0x42b90>
   590b4:	b	590e4 <ftello64@plt+0x42ba4>
   590b8:	cmp	ip, #22
   590bc:	beq	597ec <ftello64@plt+0x432ac>
   590c0:	add	r2, r2, #1
   590c4:	cmp	r2, r1
   590c8:	mov	r3, r2
   590cc:	bcs	590e4 <ftello64@plt+0x42ba4>
   590d0:	add	r3, r3, r3, lsl #1
   590d4:	ldr	ip, [r0, r3, lsl #3]
   590d8:	add	r3, r0, r3, lsl #3
   590dc:	cmp	ip, #20
   590e0:	bne	590b8 <ftello64@plt+0x42b78>
   590e4:	ldr	r8, [pc, #-3316]	; 583f8 <ftello64@plt+0x41eb8>
   590e8:	mov	r2, #5
   590ec:	mov	r1, fp
   590f0:	mov	r0, #0
   590f4:	bl	15718 <dcgettext@plt>
   590f8:	mov	r3, r7
   590fc:	mov	r1, r8
   59100:	mov	r2, r0
   59104:	mov	r0, r5
   59108:	bl	56af4 <ftello64@plt+0x405b4>
   5910c:	ldr	r3, [r5, #16]
   59110:	ldr	r1, [r5, #8]
   59114:	cmp	r3, #0
   59118:	beq	5926c <ftello64@plt+0x42d2c>
   5911c:	cmp	r6, r1
   59120:	movne	r0, r1
   59124:	movne	r2, #0
   59128:	bne	59134 <ftello64@plt+0x42bf4>
   5912c:	b	598c8 <ftello64@plt+0x43388>
   59130:	mov	r2, ip
   59134:	add	ip, r2, #1
   59138:	cmp	ip, r3
   5913c:	beq	59194 <ftello64@plt+0x42c54>
   59140:	add	r0, r0, #24
   59144:	cmp	r6, r0
   59148:	bne	59130 <ftello64@plt+0x42bf0>
   5914c:	add	r2, r2, #2
   59150:	mov	r0, r2
   59154:	cmp	r3, r0
   59158:	bhi	59178 <ftello64@plt+0x42c38>
   5915c:	b	5918c <ftello64@plt+0x42c4c>
   59160:	cmp	ip, #21
   59164:	beq	59888 <ftello64@plt+0x43348>
   59168:	add	r2, r2, #1
   5916c:	cmp	r3, r2
   59170:	mov	r0, r2
   59174:	bls	5918c <ftello64@plt+0x42c4c>
   59178:	add	r0, r0, r0, lsl #1
   5917c:	ldr	ip, [r1, r0, lsl #3]
   59180:	add	r0, r1, r0, lsl #3
   59184:	cmp	ip, #20
   59188:	bne	59160 <ftello64@plt+0x42c20>
   5918c:	cmp	r6, r1
   59190:	beq	598b0 <ftello64@plt+0x43370>
   59194:	mov	r0, r1
   59198:	mov	r2, #0
   5919c:	b	591a4 <ftello64@plt+0x42c64>
   591a0:	mov	r2, ip
   591a4:	add	ip, r2, #1
   591a8:	cmp	ip, r3
   591ac:	beq	59204 <ftello64@plt+0x42cc4>
   591b0:	add	r0, r0, #24
   591b4:	cmp	r6, r0
   591b8:	bne	591a0 <ftello64@plt+0x42c60>
   591bc:	add	r2, r2, #2
   591c0:	mov	r7, r2
   591c4:	cmp	r3, r7
   591c8:	bhi	591e8 <ftello64@plt+0x42ca8>
   591cc:	b	591fc <ftello64@plt+0x42cbc>
   591d0:	cmp	r0, #10
   591d4:	beq	59838 <ftello64@plt+0x432f8>
   591d8:	add	r2, r2, #1
   591dc:	cmp	r3, r2
   591e0:	mov	r7, r2
   591e4:	bls	591fc <ftello64@plt+0x42cbc>
   591e8:	add	r7, r7, r7, lsl #1
   591ec:	ldr	r0, [r1, r7, lsl #3]
   591f0:	add	r7, r1, r7, lsl #3
   591f4:	cmp	r0, #20
   591f8:	bne	591d0 <ftello64@plt+0x42c90>
   591fc:	cmp	r1, r6
   59200:	beq	5987c <ftello64@plt+0x4333c>
   59204:	mov	r0, r1
   59208:	mov	r2, #0
   5920c:	b	59214 <ftello64@plt+0x42cd4>
   59210:	mov	r2, ip
   59214:	add	ip, r2, #1
   59218:	cmp	ip, r3
   5921c:	beq	5926c <ftello64@plt+0x42d2c>
   59220:	add	r0, r0, #24
   59224:	cmp	r6, r0
   59228:	bne	59210 <ftello64@plt+0x42cd0>
   5922c:	add	r2, r2, #2
   59230:	mov	r7, r2
   59234:	cmp	r3, r7
   59238:	bhi	59258 <ftello64@plt+0x42d18>
   5923c:	b	5926c <ftello64@plt+0x42d2c>
   59240:	cmp	r0, #11
   59244:	beq	59808 <ftello64@plt+0x432c8>
   59248:	add	r2, r2, #1
   5924c:	cmp	r3, r2
   59250:	mov	r7, r2
   59254:	bls	5926c <ftello64@plt+0x42d2c>
   59258:	add	r7, r7, r7, lsl #1
   5925c:	ldr	r0, [r1, r7, lsl #3]
   59260:	add	r7, r1, r7, lsl #3
   59264:	cmp	r0, #20
   59268:	bne	59240 <ftello64@plt+0x42d00>
   5926c:	mov	r0, r5
   59270:	bl	56514 <ftello64@plt+0x3ffd4>
   59274:	ldr	r1, [r5, #16]
   59278:	ldr	r0, [r5, #8]
   5927c:	cmp	r1, #0
   59280:	beq	592f4 <ftello64@plt+0x42db4>
   59284:	cmp	r6, r0
   59288:	movne	r2, r0
   5928c:	movne	r3, #0
   59290:	bne	5929c <ftello64@plt+0x42d5c>
   59294:	b	598ec <ftello64@plt+0x433ac>
   59298:	mov	r3, ip
   5929c:	add	ip, r3, #1
   592a0:	cmp	ip, r1
   592a4:	beq	592f4 <ftello64@plt+0x42db4>
   592a8:	add	r2, r2, #24
   592ac:	cmp	r6, r2
   592b0:	bne	59298 <ftello64@plt+0x42d58>
   592b4:	add	r3, r3, #2
   592b8:	mov	r7, r3
   592bc:	cmp	r1, r7
   592c0:	bhi	592e0 <ftello64@plt+0x42da0>
   592c4:	b	592f4 <ftello64@plt+0x42db4>
   592c8:	cmp	r2, #28
   592cc:	beq	59518 <ftello64@plt+0x42fd8>
   592d0:	add	r3, r3, #1
   592d4:	cmp	r1, r3
   592d8:	mov	r7, r3
   592dc:	bls	592f4 <ftello64@plt+0x42db4>
   592e0:	add	r7, r7, r7, lsl #1
   592e4:	ldr	r2, [r0, r7, lsl #3]
   592e8:	add	r7, r0, r7, lsl #3
   592ec:	cmp	r2, #20
   592f0:	bne	592c8 <ftello64@plt+0x42d88>
   592f4:	mov	r2, #5
   592f8:	mov	r1, sl
   592fc:	mov	r0, #0
   59300:	bl	15718 <dcgettext@plt>
   59304:	ldr	r1, [pc, #-3856]	; 583fc <ftello64@plt+0x41ebc>
   59308:	mov	r2, r0
   5930c:	mov	r0, r5
   59310:	bl	56af4 <ftello64@plt+0x405b4>
   59314:	ldr	r1, [r5, #16]
   59318:	ldr	r0, [r5, #8]
   5931c:	cmp	r1, #0
   59320:	beq	59474 <ftello64@plt+0x42f34>
   59324:	cmp	r6, r0
   59328:	movne	r2, r0
   5932c:	movne	r3, #0
   59330:	bne	5933c <ftello64@plt+0x42dfc>
   59334:	b	598e0 <ftello64@plt+0x433a0>
   59338:	mov	r3, ip
   5933c:	add	ip, r3, #1
   59340:	cmp	ip, r1
   59344:	beq	5939c <ftello64@plt+0x42e5c>
   59348:	add	r2, r2, #24
   5934c:	cmp	r6, r2
   59350:	bne	59338 <ftello64@plt+0x42df8>
   59354:	add	r3, r3, #2
   59358:	mov	r7, r3
   5935c:	cmp	r1, r7
   59360:	bhi	59380 <ftello64@plt+0x42e40>
   59364:	b	59394 <ftello64@plt+0x42e54>
   59368:	cmp	r2, #32
   5936c:	beq	5975c <ftello64@plt+0x4321c>
   59370:	add	r3, r3, #1
   59374:	cmp	r1, r3
   59378:	mov	r7, r3
   5937c:	bls	59394 <ftello64@plt+0x42e54>
   59380:	add	r7, r7, r7, lsl #1
   59384:	ldr	r2, [r0, r7, lsl #3]
   59388:	add	r7, r0, r7, lsl #3
   5938c:	cmp	r2, #20
   59390:	bne	59368 <ftello64@plt+0x42e28>
   59394:	cmp	r6, r0
   59398:	beq	597c0 <ftello64@plt+0x43280>
   5939c:	mov	r2, r0
   593a0:	mov	r3, #0
   593a4:	b	593ac <ftello64@plt+0x42e6c>
   593a8:	mov	r3, ip
   593ac:	add	ip, r3, #1
   593b0:	cmp	ip, r1
   593b4:	beq	5940c <ftello64@plt+0x42ecc>
   593b8:	add	r2, r2, #24
   593bc:	cmp	r6, r2
   593c0:	bne	593a8 <ftello64@plt+0x42e68>
   593c4:	add	r3, r3, #2
   593c8:	mov	r7, r3
   593cc:	cmp	r1, r7
   593d0:	bhi	593f0 <ftello64@plt+0x42eb0>
   593d4:	b	59404 <ftello64@plt+0x42ec4>
   593d8:	cmp	r2, #33	; 0x21
   593dc:	beq	596f4 <ftello64@plt+0x431b4>
   593e0:	add	r3, r3, #1
   593e4:	cmp	r1, r3
   593e8:	mov	r7, r3
   593ec:	bls	59404 <ftello64@plt+0x42ec4>
   593f0:	add	r7, r7, r7, lsl #1
   593f4:	ldr	r2, [r0, r7, lsl #3]
   593f8:	add	r7, r0, r7, lsl #3
   593fc:	cmp	r2, #32
   59400:	bne	593d8 <ftello64@plt+0x42e98>
   59404:	cmp	r6, r0
   59408:	beq	59750 <ftello64@plt+0x43210>
   5940c:	mov	r2, r0
   59410:	mov	r3, #0
   59414:	b	5941c <ftello64@plt+0x42edc>
   59418:	mov	r3, ip
   5941c:	add	ip, r3, #1
   59420:	cmp	ip, r1
   59424:	beq	59474 <ftello64@plt+0x42f34>
   59428:	add	r2, r2, #24
   5942c:	cmp	r6, r2
   59430:	bne	59418 <ftello64@plt+0x42ed8>
   59434:	add	r3, r3, #2
   59438:	mov	r7, r3
   5943c:	cmp	r1, r7
   59440:	bhi	59460 <ftello64@plt+0x42f20>
   59444:	b	59474 <ftello64@plt+0x42f34>
   59448:	cmp	r2, #34	; 0x22
   5944c:	beq	5967c <ftello64@plt+0x4313c>
   59450:	add	r3, r3, #1
   59454:	cmp	r1, r3
   59458:	mov	r7, r3
   5945c:	bls	59474 <ftello64@plt+0x42f34>
   59460:	add	r7, r7, r7, lsl #1
   59464:	ldr	r2, [r0, r7, lsl #3]
   59468:	add	r7, r0, r7, lsl #3
   5946c:	cmp	r2, #20
   59470:	bne	59448 <ftello64@plt+0x42f08>
   59474:	ldr	r1, [r5, #24]
   59478:	ldr	r2, [r5, #28]
   5947c:	cmp	r1, #0
   59480:	sub	r2, r2, #1
   59484:	clz	r3, r2
   59488:	lsr	r3, r3, #5
   5948c:	moveq	r3, #0
   59490:	cmp	r3, #0
   59494:	str	r2, [r5, #28]
   59498:	bne	59944 <ftello64@plt+0x43404>
   5949c:	ldr	r1, [r5, #16]
   594a0:	ldr	r0, [r5, #8]
   594a4:	cmp	r1, #0
   594a8:	beq	576c0 <ftello64@plt+0x41180>
   594ac:	cmp	r6, r0
   594b0:	movne	r2, r0
   594b4:	movne	r3, #0
   594b8:	bne	594c4 <ftello64@plt+0x42f84>
   594bc:	b	598bc <ftello64@plt+0x4337c>
   594c0:	mov	r3, ip
   594c4:	add	ip, r3, #1
   594c8:	cmp	ip, r1
   594cc:	beq	576c0 <ftello64@plt+0x41180>
   594d0:	add	r2, r2, #24
   594d4:	cmp	r6, r2
   594d8:	bne	594c0 <ftello64@plt+0x42f80>
   594dc:	add	r3, r3, #2
   594e0:	mov	r6, r3
   594e4:	cmp	r1, r6
   594e8:	bhi	59500 <ftello64@plt+0x42fc0>
   594ec:	b	576c0 <ftello64@plt+0x41180>
   594f0:	add	r3, r3, #1
   594f4:	cmp	r1, r3
   594f8:	mov	r6, r3
   594fc:	bls	576c0 <ftello64@plt+0x41180>
   59500:	add	r6, r6, r6, lsl #1
   59504:	ldr	r2, [r0, r6, lsl #3]
   59508:	add	r6, r0, r6, lsl #3
   5950c:	cmp	r2, #20
   59510:	bne	594f0 <ftello64@plt+0x42fb0>
   59514:	b	59064 <ftello64@plt+0x42b24>
   59518:	mov	r2, #5
   5951c:	mov	r1, sl
   59520:	mov	r0, #0
   59524:	bl	15718 <dcgettext@plt>
   59528:	ldr	r1, [pc, #1564]	; 59b4c <ftello64@plt+0x4360c>
   5952c:	mov	r2, r0
   59530:	mov	r0, r5
   59534:	bl	56af4 <ftello64@plt+0x405b4>
   59538:	ldr	r1, [r5, #16]
   5953c:	ldr	r0, [r5, #8]
   59540:	cmp	r1, #0
   59544:	beq	595b8 <ftello64@plt+0x43078>
   59548:	cmp	r7, r0
   5954c:	movne	r2, r0
   59550:	movne	r3, #0
   59554:	bne	59560 <ftello64@plt+0x43020>
   59558:	b	598f8 <ftello64@plt+0x433b8>
   5955c:	mov	r3, ip
   59560:	add	ip, r3, #1
   59564:	cmp	ip, r1
   59568:	beq	595b8 <ftello64@plt+0x43078>
   5956c:	add	r2, r2, #24
   59570:	cmp	r7, r2
   59574:	bne	5955c <ftello64@plt+0x4301c>
   59578:	add	r3, r3, #2
   5957c:	mov	r2, r3
   59580:	cmp	r1, r2
   59584:	bhi	595a4 <ftello64@plt+0x43064>
   59588:	b	595b8 <ftello64@plt+0x43078>
   5958c:	cmp	ip, #30
   59590:	beq	597f4 <ftello64@plt+0x432b4>
   59594:	add	r3, r3, #1
   59598:	cmp	r1, r3
   5959c:	mov	r2, r3
   595a0:	bls	595b8 <ftello64@plt+0x43078>
   595a4:	add	r2, r2, r2, lsl #1
   595a8:	ldr	ip, [r0, r2, lsl #3]
   595ac:	add	r2, r0, r2, lsl #3
   595b0:	cmp	ip, #31
   595b4:	bne	5958c <ftello64@plt+0x4304c>
   595b8:	mov	r2, #5
   595bc:	ldr	r1, [pc, #1420]	; 59b50 <ftello64@plt+0x43610>
   595c0:	mov	r0, #0
   595c4:	bl	15718 <dcgettext@plt>
   595c8:	mov	r1, r9
   595cc:	mov	r2, r0
   595d0:	mov	r0, r5
   595d4:	bl	56888 <ftello64@plt+0x40348>
   595d8:	ldr	r1, [r5, #16]
   595dc:	ldr	r0, [r5, #8]
   595e0:	cmp	r1, #0
   595e4:	beq	59474 <ftello64@plt+0x42f34>
   595e8:	cmp	r0, r7
   595ec:	movne	r2, r0
   595f0:	movne	r3, #0
   595f4:	bne	59600 <ftello64@plt+0x430c0>
   595f8:	b	59670 <ftello64@plt+0x43130>
   595fc:	mov	r3, ip
   59600:	add	ip, r3, #1
   59604:	cmp	ip, r1
   59608:	beq	59324 <ftello64@plt+0x42de4>
   5960c:	add	r2, r2, #24
   59610:	cmp	r7, r2
   59614:	bne	595fc <ftello64@plt+0x430bc>
   59618:	add	r3, r3, #2
   5961c:	mov	r2, r3
   59620:	cmp	r1, r2
   59624:	bhi	5963c <ftello64@plt+0x430fc>
   59628:	b	59324 <ftello64@plt+0x42de4>
   5962c:	add	r3, r3, #1
   59630:	cmp	r1, r3
   59634:	mov	r2, r3
   59638:	bls	59324 <ftello64@plt+0x42de4>
   5963c:	add	r2, r2, r2, lsl #1
   59640:	ldr	ip, [r0, r2, lsl #3]
   59644:	add	r2, r0, r2, lsl #3
   59648:	cmp	ip, #31
   5964c:	beq	59324 <ftello64@plt+0x42de4>
   59650:	cmp	ip, #29
   59654:	bne	5962c <ftello64@plt+0x430ec>
   59658:	mov	r7, r2
   5965c:	mov	r0, r5
   59660:	mov	r2, #1
   59664:	ldr	r1, [r7, #16]
   59668:	bl	56a40 <ftello64@plt+0x40500>
   5966c:	b	595d8 <ftello64@plt+0x43098>
   59670:	mov	r2, #1
   59674:	mov	r3, r2
   59678:	b	59620 <ftello64@plt+0x430e0>
   5967c:	ldr	r0, [r7, #4]
   59680:	uxth	r3, r0
   59684:	cmp	r3, #95	; 0x5f
   59688:	beq	59968 <ftello64@plt+0x43428>
   5968c:	bhi	597cc <ftello64@plt+0x4328c>
   59690:	cmp	r3, #0
   59694:	beq	59904 <ftello64@plt+0x433c4>
   59698:	cmp	r3, #94	; 0x5e
   5969c:	ldreq	r8, [pc, #1200]	; 59b54 <ftello64@plt+0x43614>
   596a0:	bne	597e0 <ftello64@plt+0x432a0>
   596a4:	mov	r2, #5
   596a8:	ldr	r1, [pc, #1192]	; 59b58 <ftello64@plt+0x43618>
   596ac:	mov	r0, #0
   596b0:	bl	15718 <dcgettext@plt>
   596b4:	mov	r2, r9
   596b8:	mov	r1, r8
   596bc:	mov	r3, r0
   596c0:	mov	r0, r5
   596c4:	bl	56af4 <ftello64@plt+0x405b4>
   596c8:	ldr	r3, [r7, #4]
   596cc:	cmp	r3, #0
   596d0:	beq	59474 <ftello64@plt+0x42f34>
   596d4:	uxth	r3, r3
   596d8:	cmp	r3, #179	; 0xb3
   596dc:	cmpne	r3, #94	; 0x5e
   596e0:	beq	59474 <ftello64@plt+0x42f34>
   596e4:	ldr	r1, [pc, #1136]	; 59b5c <ftello64@plt+0x4361c>
   596e8:	ldr	r0, [sp, #8]
   596ec:	bl	56760 <ftello64@plt+0x40220>
   596f0:	b	59474 <ftello64@plt+0x42f34>
   596f4:	ldr	r1, [r7, #4]
   596f8:	ldr	r3, [pc, #1100]	; 59b4c <ftello64@plt+0x4360c>
   596fc:	cmp	r1, #0
   59700:	mov	r2, #5
   59704:	ldr	r1, [pc, #1108]	; 59b60 <ftello64@plt+0x43620>
   59708:	mov	r0, #0
   5970c:	ldr	r8, [pc, #1104]	; 59b64 <ftello64@plt+0x43624>
   59710:	moveq	r8, r3
   59714:	bl	15718 <dcgettext@plt>
   59718:	mov	r2, r9
   5971c:	mov	r1, r8
   59720:	mov	r3, r0
   59724:	mov	r0, r5
   59728:	bl	56af4 <ftello64@plt+0x405b4>
   5972c:	ldr	r3, [r7, #4]
   59730:	cmp	r3, #0
   59734:	bne	5990c <ftello64@plt+0x433cc>
   59738:	ldr	r1, [r5, #16]
   5973c:	ldr	r0, [r5, #8]
   59740:	cmp	r1, #0
   59744:	beq	59474 <ftello64@plt+0x42f34>
   59748:	cmp	r6, r0
   5974c:	bne	5940c <ftello64@plt+0x42ecc>
   59750:	mov	r7, #1
   59754:	mov	r3, r7
   59758:	b	5943c <ftello64@plt+0x42efc>
   5975c:	ldrb	r3, [r7, #20]
   59760:	tst	r3, #1
   59764:	beq	59394 <ftello64@plt+0x42e54>
   59768:	ldr	r1, [r7, #4]
   5976c:	ldr	r3, [pc, #984]	; 59b4c <ftello64@plt+0x4360c>
   59770:	cmp	r1, #0
   59774:	mov	r2, #5
   59778:	ldr	r1, [pc, #1000]	; 59b68 <ftello64@plt+0x43628>
   5977c:	mov	r0, #0
   59780:	ldr	r8, [pc, #988]	; 59b64 <ftello64@plt+0x43624>
   59784:	moveq	r8, r3
   59788:	bl	15718 <dcgettext@plt>
   5978c:	mov	r1, r8
   59790:	mov	r2, r0
   59794:	mov	r0, r5
   59798:	bl	56af4 <ftello64@plt+0x405b4>
   5979c:	ldr	r0, [r7, #4]
   597a0:	cmp	r0, #0
   597a4:	bne	59980 <ftello64@plt+0x43440>
   597a8:	ldr	r1, [r5, #16]
   597ac:	ldr	r0, [r5, #8]
   597b0:	cmp	r1, #0
   597b4:	beq	59474 <ftello64@plt+0x42f34>
   597b8:	cmp	r6, r0
   597bc:	bne	5939c <ftello64@plt+0x42e5c>
   597c0:	mov	r7, #1
   597c4:	mov	r3, r7
   597c8:	b	593cc <ftello64@plt+0x42e8c>
   597cc:	cmp	r3, #96	; 0x60
   597d0:	beq	59950 <ftello64@plt+0x43410>
   597d4:	cmp	r3, #179	; 0xb3
   597d8:	ldreq	r8, [pc, #908]	; 59b6c <ftello64@plt+0x4362c>
   597dc:	beq	596a4 <ftello64@plt+0x43164>
   597e0:	bl	161e0 <gpg_strerror@plt>
   597e4:	mov	r8, r0
   597e8:	b	596a4 <ftello64@plt+0x43164>
   597ec:	ldr	r8, [r3, #12]
   597f0:	b	590e8 <ftello64@plt+0x42ba8>
   597f4:	ldr	r1, [r2, #16]
   597f8:	mov	r0, r5
   597fc:	mov	r2, #0
   59800:	bl	56a40 <ftello64@plt+0x40500>
   59804:	b	595d8 <ftello64@plt+0x43098>
   59808:	mov	r2, #5
   5980c:	ldr	r1, [pc, #860]	; 59b70 <ftello64@plt+0x43630>
   59810:	mov	r0, #0
   59814:	bl	15718 <dcgettext@plt>
   59818:	mov	r8, r0
   5981c:	ldr	r0, [r7, #8]
   59820:	bl	15dd8 <gcry_md_algo_name@plt>
   59824:	mov	r1, r8
   59828:	mov	r2, r0
   5982c:	mov	r0, r5
   59830:	bl	56888 <ftello64@plt+0x40348>
   59834:	b	5926c <ftello64@plt+0x42d2c>
   59838:	mov	r2, #5
   5983c:	ldr	r1, [pc, #816]	; 59b74 <ftello64@plt+0x43634>
   59840:	mov	r0, #0
   59844:	bl	15718 <dcgettext@plt>
   59848:	mov	r8, r0
   5984c:	ldr	r0, [r7, #8]
   59850:	bl	15dd8 <gcry_md_algo_name@plt>
   59854:	mov	r1, r8
   59858:	mov	r2, r0
   5985c:	mov	r0, r5
   59860:	bl	56888 <ftello64@plt+0x40348>
   59864:	ldr	r3, [r5, #16]
   59868:	ldr	r1, [r5, #8]
   5986c:	cmp	r3, #0
   59870:	beq	5926c <ftello64@plt+0x42d2c>
   59874:	cmp	r1, r6
   59878:	bne	59204 <ftello64@plt+0x42cc4>
   5987c:	mov	r7, #1
   59880:	mov	r2, r7
   59884:	b	59234 <ftello64@plt+0x42cf4>
   59888:	ldr	r2, [r0, #12]
   5988c:	mov	r1, r9
   59890:	mov	r0, r5
   59894:	bl	56888 <ftello64@plt+0x40348>
   59898:	ldr	r3, [r5, #16]
   5989c:	ldr	r1, [r5, #8]
   598a0:	cmp	r3, #0
   598a4:	beq	5926c <ftello64@plt+0x42d2c>
   598a8:	cmp	r6, r1
   598ac:	bne	59194 <ftello64@plt+0x42c54>
   598b0:	mov	r7, #1
   598b4:	mov	r2, r7
   598b8:	b	591c4 <ftello64@plt+0x42c84>
   598bc:	mov	r6, #1
   598c0:	mov	r3, r6
   598c4:	b	594e4 <ftello64@plt+0x42fa4>
   598c8:	mov	r0, #1
   598cc:	mov	r2, r0
   598d0:	b	59154 <ftello64@plt+0x42c14>
   598d4:	mov	r3, #1
   598d8:	mov	r2, r3
   598dc:	b	590ac <ftello64@plt+0x42b6c>
   598e0:	mov	r7, #1
   598e4:	mov	r3, r7
   598e8:	b	5935c <ftello64@plt+0x42e1c>
   598ec:	mov	r7, #1
   598f0:	mov	r3, r7
   598f4:	b	592bc <ftello64@plt+0x42d7c>
   598f8:	mov	r2, #1
   598fc:	mov	r3, r2
   59900:	b	59580 <ftello64@plt+0x43040>
   59904:	ldr	r8, [pc, #620]	; 59b78 <ftello64@plt+0x43638>
   59908:	b	596a4 <ftello64@plt+0x43164>
   5990c:	ldr	r1, [pc, #616]	; 59b7c <ftello64@plt+0x4363c>
   59910:	ldr	r0, [sp, #8]
   59914:	bl	56760 <ftello64@plt+0x40220>
   59918:	ldr	r0, [r7, #4]
   5991c:	bl	161e0 <gpg_strerror@plt>
   59920:	mov	r1, r9
   59924:	mov	r2, r0
   59928:	mov	r0, r5
   5992c:	bl	56888 <ftello64@plt+0x40348>
   59930:	ldr	r1, [r7, #16]
   59934:	mov	r2, #0
   59938:	mov	r0, r5
   5993c:	bl	56a40 <ftello64@plt+0x40500>
   59940:	b	59738 <ftello64@plt+0x431f8>
   59944:	mov	r0, r5
   59948:	bl	566c8 <ftello64@plt+0x40188>
   5994c:	b	5949c <ftello64@plt+0x42f5c>
   59950:	mov	r2, #5
   59954:	ldr	r1, [pc, #548]	; 59b80 <ftello64@plt+0x43640>
   59958:	mov	r0, #0
   5995c:	bl	15718 <dcgettext@plt>
   59960:	mov	r8, r0
   59964:	b	596a4 <ftello64@plt+0x43164>
   59968:	mov	r2, #5
   5996c:	ldr	r1, [pc, #528]	; 59b84 <ftello64@plt+0x43644>
   59970:	mov	r0, #0
   59974:	bl	15718 <dcgettext@plt>
   59978:	mov	r8, r0
   5997c:	b	596a4 <ftello64@plt+0x43164>
   59980:	bl	161e0 <gpg_strerror@plt>
   59984:	mov	r1, r9
   59988:	mov	r2, r0
   5998c:	mov	r0, r5
   59990:	bl	56888 <ftello64@plt+0x40348>
   59994:	b	597a8 <ftello64@plt+0x43268>
   59998:	mov	r0, r7
   5999c:	mov	r2, #5
   599a0:	ldr	r1, [pc, #480]	; 59b88 <ftello64@plt+0x43648>
   599a4:	bl	15718 <dcgettext@plt>
   599a8:	mov	r1, r0
   599ac:	mov	r0, r5
   599b0:	bl	56998 <ftello64@plt+0x40458>
   599b4:	ldr	r1, [r5, #20]
   599b8:	b	5829c <ftello64@plt+0x41d5c>
   599bc:	mov	r0, r5
   599c0:	bl	566c8 <ftello64@plt+0x40188>
   599c4:	b	58af4 <ftello64@plt+0x425b4>
   599c8:	mov	r3, r4
   599cc:	b	588d0 <ftello64@plt+0x42390>
   599d0:	mov	r1, r2
   599d4:	b	57a48 <ftello64@plt+0x41508>
   599d8:	mov	ip, r2
   599dc:	b	57738 <ftello64@plt+0x411f8>
   599e0:	mov	r3, r4
   599e4:	b	57c3c <ftello64@plt+0x416fc>
   599e8:	mov	r3, r4
   599ec:	b	577f4 <ftello64@plt+0x412b4>
   599f0:	mov	r3, r4
   599f4:	mov	r0, r4
   599f8:	b	57bb4 <ftello64@plt+0x41674>
   599fc:	mov	r2, #5
   59a00:	ldr	r1, [pc, #388]	; 59b8c <ftello64@plt+0x4364c>
   59a04:	mov	r0, #0
   59a08:	bl	15718 <dcgettext@plt>
   59a0c:	mov	r6, r0
   59a10:	mov	r0, r7
   59a14:	bl	4fd64 <ftello64@plt+0x39824>
   59a18:	mov	r1, r6
   59a1c:	mov	r2, r0
   59a20:	mov	r0, r5
   59a24:	bl	56888 <ftello64@plt+0x40348>
   59a28:	b	57ebc <ftello64@plt+0x4197c>
   59a2c:	mov	r2, #5
   59a30:	mov	r0, r7
   59a34:	ldr	r1, [pc, #340]	; 59b90 <ftello64@plt+0x43650>
   59a38:	bl	15718 <dcgettext@plt>
   59a3c:	ldr	r2, [r6, #12]
   59a40:	b	58d70 <ftello64@plt+0x42830>
   59a44:	mov	r2, #5
   59a48:	ldr	r1, [pc, #316]	; 59b8c <ftello64@plt+0x4364c>
   59a4c:	mov	r0, #0
   59a50:	bl	15718 <dcgettext@plt>
   59a54:	mov	r6, r0
   59a58:	mov	r0, r7
   59a5c:	bl	4fd64 <ftello64@plt+0x39824>
   59a60:	mov	r1, r6
   59a64:	mov	r2, r0
   59a68:	mov	r0, r5
   59a6c:	bl	56888 <ftello64@plt+0x40348>
   59a70:	ldr	ip, [r5, #8]
   59a74:	ldr	r0, [r5, #16]
   59a78:	b	579d8 <ftello64@plt+0x41498>
   59a7c:	mov	r3, r4
   59a80:	mov	r1, r4
   59a84:	b	57fb4 <ftello64@plt+0x41a74>
   59a88:	mov	r2, #5
   59a8c:	ldr	r1, [pc, #256]	; 59b94 <ftello64@plt+0x43654>
   59a90:	bl	15718 <dcgettext@plt>
   59a94:	mov	r1, r0
   59a98:	mov	r0, r5
   59a9c:	bl	56888 <ftello64@plt+0x40348>
   59aa0:	b	57ebc <ftello64@plt+0x4197c>
   59aa4:	mov	r2, #5
   59aa8:	ldr	r1, [pc, #224]	; 59b90 <ftello64@plt+0x43650>
   59aac:	bl	15718 <dcgettext@plt>
   59ab0:	ldr	r2, [pc, #224]	; 59b98 <ftello64@plt+0x43658>
   59ab4:	mov	r1, r0
   59ab8:	mov	r0, r5
   59abc:	bl	56888 <ftello64@plt+0x40348>
   59ac0:	b	57ebc <ftello64@plt+0x4197c>
   59ac4:	mov	r3, r0
   59ac8:	b	57f08 <ftello64@plt+0x419c8>
   59acc:	ldr	r1, [pc, #200]	; 59b9c <ftello64@plt+0x4365c>
   59ad0:	mov	r2, #5
   59ad4:	bl	15718 <dcgettext@plt>
   59ad8:	ldr	r2, [pc, #192]	; 59ba0 <ftello64@plt+0x43660>
   59adc:	ldr	r1, [pc, #128]	; 59b64 <ftello64@plt+0x43624>
   59ae0:	mov	r3, r0
   59ae4:	mov	r0, r5
   59ae8:	bl	56af4 <ftello64@plt+0x405b4>
   59aec:	b	58e9c <ftello64@plt+0x4295c>
   59af0:	mov	r2, #5
   59af4:	ldr	r1, [pc, #160]	; 59b9c <ftello64@plt+0x4365c>
   59af8:	mov	r0, #0
   59afc:	b	59ad4 <ftello64@plt+0x43594>
   59b00:	mov	r0, r7
   59b04:	b	58eac <ftello64@plt+0x4296c>
   59b08:	ldr	r1, [r5, #24]
   59b0c:	ldr	r3, [r5, #28]
   59b10:	cmp	r1, #0
   59b14:	sub	r3, r3, #1
   59b18:	clz	r2, r3
   59b1c:	lsr	r2, r2, #5
   59b20:	moveq	r2, #0
   59b24:	cmp	r2, #0
   59b28:	str	r3, [r5, #28]
   59b2c:	beq	5813c <ftello64@plt+0x41bfc>
   59b30:	b	57834 <ftello64@plt+0x412f4>
   59b34:	ldr	r3, [pc, #104]	; 59ba4 <ftello64@plt+0x43664>
   59b38:	ldr	r2, [pc, #104]	; 59ba8 <ftello64@plt+0x43668>
   59b3c:	ldr	r1, [pc, #104]	; 59bac <ftello64@plt+0x4366c>
   59b40:	ldr	r0, [pc, #104]	; 59bb0 <ftello64@plt+0x43670>
   59b44:	bl	16504 <__assert_fail@plt>
   59b48:	bl	15748 <__stack_chk_fail@plt>
   59b4c:	strheq	lr, [r6], -ip
   59b50:	andeq	lr, r6, r0, lsl #14
   59b54:	andeq	r7, r6, r8, lsl #16
   59b58:	andeq	lr, r6, ip, lsr #11
   59b5c:	andeq	lr, r6, ip, asr #11
   59b60:	andeq	lr, r6, r0, ror r5
   59b64:	andeq	lr, r6, r0, asr #1
   59b68:	andeq	lr, r6, r8, asr r5
   59b6c:	andeq	lr, r6, r8, lsr r1
   59b70:	andeq	lr, r6, r4, lsr #13
   59b74:	andeq	lr, r6, r0, lsr r5
   59b78:	muleq	r6, r4, sl
   59b7c:	muleq	r6, r0, r5
   59b80:	andeq	r5, r6, r8, lsl r0
   59b84:	andeq	r4, r6, ip, asr #31
   59b88:	andeq	lr, r6, r8, asr r7
   59b8c:	andeq	lr, r6, r0, lsl #9
   59b90:	andeq	lr, r6, r4, ror r4
   59b94:	muleq	r6, r0, r4
   59b98:	muleq	r6, r8, r5
   59b9c:	andeq	lr, r6, r4, lsl r5
   59ba0:	strdeq	r3, [r6], -ip
   59ba4:	andeq	sp, r6, ip, lsl ip
   59ba8:	muleq	r0, pc, r4	; <UNPREDICTABLE>
   59bac:	andeq	sp, r6, r0, asr #31
   59bb0:	andeq	lr, r6, r0, asr #7
   59bb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59bb8:	sub	sp, sp, #28
   59bbc:	cmp	r3, #0
   59bc0:	str	r3, [sp, #20]
   59bc4:	addeq	r3, r2, #1
   59bc8:	addeq	r3, r1, r3
   59bcc:	streq	r3, [sp, #20]
   59bd0:	str	r0, [sp, #12]
   59bd4:	ldr	r0, [sp, #20]
   59bd8:	mov	r9, r1
   59bdc:	mov	r7, r2
   59be0:	bl	15cb8 <strlen@plt>
   59be4:	ldr	r3, [sp, #12]
   59be8:	ldr	r8, [r3, #4]
   59bec:	cmp	r8, #0
   59bf0:	str	r0, [sp, #16]
   59bf4:	beq	59d44 <ftello64@plt+0x43804>
   59bf8:	ldr	r6, [r3, #8]
   59bfc:	mvn	r3, #0
   59c00:	str	r3, [sp, #8]
   59c04:	sub	r6, r6, #4
   59c08:	mov	r4, #0
   59c0c:	b	59c3c <ftello64@plt+0x436fc>
   59c10:	bl	16438 <strncmp@plt>
   59c14:	subs	r3, r0, #0
   59c18:	str	r3, [sp, #4]
   59c1c:	mov	r0, fp
   59c20:	bne	59c30 <ftello64@plt+0x436f0>
   59c24:	bl	15cb8 <strlen@plt>
   59c28:	cmp	r0, r7
   59c2c:	beq	59cf8 <ftello64@plt+0x437b8>
   59c30:	add	r4, r4, #1
   59c34:	cmp	r8, r4
   59c38:	beq	59c6c <ftello64@plt+0x4372c>
   59c3c:	ldr	r5, [r6, #4]!
   59c40:	mov	r2, r7
   59c44:	add	fp, r5, #8
   59c48:	cmp	r5, #0
   59c4c:	mov	r1, r9
   59c50:	lsl	sl, r4, #2
   59c54:	mov	r0, fp
   59c58:	bne	59c10 <ftello64@plt+0x436d0>
   59c5c:	str	r4, [sp, #8]
   59c60:	add	r4, r4, #1
   59c64:	cmp	r8, r4
   59c68:	bne	59c3c <ftello64@plt+0x436fc>
   59c6c:	ldr	r3, [sp, #8]
   59c70:	cmn	r3, #1
   59c74:	beq	59d44 <ftello64@plt+0x43804>
   59c78:	ldr	r3, [sp, #16]
   59c7c:	add	r0, r7, #13
   59c80:	add	r0, r0, r3
   59c84:	bl	15364 <gcry_malloc@plt>
   59c88:	subs	r4, r0, #0
   59c8c:	beq	59d68 <ftello64@plt+0x43828>
   59c90:	ldr	r2, [sp, #64]	; 0x40
   59c94:	add	r3, r4, #8
   59c98:	str	r2, [r4, #4]
   59c9c:	mov	r1, r9
   59ca0:	mov	r2, r7
   59ca4:	mov	r0, r3
   59ca8:	bl	15610 <memcpy@plt>
   59cac:	add	r2, r7, #1
   59cb0:	add	r7, r4, r7
   59cb4:	mov	fp, #0
   59cb8:	ldr	r1, [sp, #20]
   59cbc:	strb	fp, [r7, #8]
   59cc0:	add	r3, r0, r2
   59cc4:	str	r3, [r4]
   59cc8:	mov	r0, r3
   59ccc:	bl	15970 <strcpy@plt>
   59cd0:	ldr	r5, [sp, #12]
   59cd4:	ldr	r6, [sp, #8]
   59cd8:	ldr	r3, [r5, #8]
   59cdc:	ldr	r0, [r3, r6, lsl #2]
   59ce0:	bl	156a0 <gcry_free@plt>
   59ce4:	ldr	r3, [r5, #8]
   59ce8:	mov	r0, fp
   59cec:	str	r4, [r3, r6, lsl #2]
   59cf0:	add	sp, sp, #28
   59cf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   59cf8:	ldr	r5, [r5]
   59cfc:	str	r4, [sp, #8]
   59d00:	mov	r0, r5
   59d04:	bl	15cb8 <strlen@plt>
   59d08:	ldr	r3, [sp, #16]
   59d0c:	cmp	r0, r3
   59d10:	bne	59c30 <ftello64@plt+0x436f0>
   59d14:	mov	r2, r3
   59d18:	ldr	r1, [sp, #20]
   59d1c:	mov	r0, r5
   59d20:	bl	15610 <memcpy@plt>
   59d24:	ldr	r3, [sp, #12]
   59d28:	ldr	r2, [sp, #64]	; 0x40
   59d2c:	ldr	r0, [sp, #4]
   59d30:	ldr	r3, [r3, #8]
   59d34:	ldr	r3, [r3, sl]
   59d38:	str	r2, [r3, #4]
   59d3c:	add	sp, sp, #28
   59d40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   59d44:	ldr	r3, [sp, #12]
   59d48:	ldr	r3, [r3]
   59d4c:	cmp	r3, r8
   59d50:	beq	59d78 <ftello64@plt+0x43838>
   59d54:	ldr	r3, [sp, #12]
   59d58:	str	r8, [sp, #8]
   59d5c:	add	r8, r8, #1
   59d60:	str	r8, [r3, #4]
   59d64:	b	59c78 <ftello64@plt+0x43738>
   59d68:	bl	15d48 <gpg_err_code_from_syserror@plt>
   59d6c:	uxth	r0, r0
   59d70:	add	sp, sp, #28
   59d74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   59d78:	add	r8, r8, #10
   59d7c:	mov	r0, r8
   59d80:	mov	r1, #4
   59d84:	bl	15eec <gcry_calloc@plt>
   59d88:	subs	r4, r0, #0
   59d8c:	beq	59d68 <ftello64@plt+0x43828>
   59d90:	ldr	r2, [sp, #12]
   59d94:	ldr	r3, [r2, #4]
   59d98:	ldr	r0, [r2, #8]
   59d9c:	cmp	r3, #0
   59da0:	addne	r3, r0, r3, lsl #2
   59da4:	subne	ip, r3, #4
   59da8:	subne	r2, r4, #4
   59dac:	subne	r3, r0, #4
   59db0:	beq	59dc4 <ftello64@plt+0x43884>
   59db4:	ldr	r1, [r3, #4]!
   59db8:	cmp	r3, ip
   59dbc:	str	r1, [r2, #4]!
   59dc0:	bne	59db4 <ftello64@plt+0x43874>
   59dc4:	ldr	r5, [sp, #12]
   59dc8:	str	r8, [r5]
   59dcc:	bl	156a0 <gcry_free@plt>
   59dd0:	str	r4, [r5, #8]
   59dd4:	ldr	r8, [r5, #4]
   59dd8:	b	59d54 <ftello64@plt+0x43814>
   59ddc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59de0:	sub	sp, sp, #12
   59de4:	ldr	r7, [r0]
   59de8:	cmp	r7, #0
   59dec:	beq	59e58 <ftello64@plt+0x43918>
   59df0:	mov	r8, r2
   59df4:	mov	fp, r1
   59df8:	str	r0, [sp, #4]
   59dfc:	ldr	r6, [r1]
   59e00:	mov	r4, #0
   59e04:	b	59e10 <ftello64@plt+0x438d0>
   59e08:	cmp	r7, r4
   59e0c:	bls	59e58 <ftello64@plt+0x43918>
   59e10:	ldr	r5, [r6, r4, lsl #2]
   59e14:	lsl	r9, r4, #2
   59e18:	cmp	r5, #0
   59e1c:	mov	r1, r8
   59e20:	add	r0, r5, #8
   59e24:	add	r4, r4, #1
   59e28:	beq	59e08 <ftello64@plt+0x438c8>
   59e2c:	bl	15424 <strcmp@plt>
   59e30:	subs	sl, r0, #0
   59e34:	bne	59e08 <ftello64@plt+0x438c8>
   59e38:	mov	r0, r5
   59e3c:	bl	156a0 <gcry_free@plt>
   59e40:	ldr	r3, [sp, #4]
   59e44:	ldr	r6, [fp]
   59e48:	ldr	r7, [r3]
   59e4c:	str	sl, [r6, r9]
   59e50:	cmp	r7, r4
   59e54:	bhi	59e10 <ftello64@plt+0x438d0>
   59e58:	mov	r0, #0
   59e5c:	add	sp, sp, #12
   59e60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   59e64:	ldr	r3, [r0]
   59e68:	cmp	r3, #9
   59e6c:	bhi	59e94 <ftello64@plt+0x43954>
   59e70:	add	r2, r3, #1
   59e74:	str	r2, [r0]
   59e78:	ldr	r2, [pc, #28]	; 59e9c <ftello64@plt+0x4395c>
   59e7c:	cmp	r1, #0
   59e80:	addne	r0, r2, r3, lsl #3
   59e84:	ldrne	r0, [r0, #4]
   59e88:	strne	r0, [r1]
   59e8c:	ldr	r0, [r2, r3, lsl #3]
   59e90:	bx	lr
   59e94:	mov	r0, #0
   59e98:	bx	lr
   59e9c:	andeq	lr, r6, r0, ror r7
   59ea0:	push	{r4, r5, r6, lr}
   59ea4:	mov	r1, #12
   59ea8:	mov	r0, #1
   59eac:	bl	15eec <gcry_calloc@plt>
   59eb0:	subs	r4, r0, #0
   59eb4:	beq	59ee4 <ftello64@plt+0x439a4>
   59eb8:	ldr	r3, [pc, #60]	; 59efc <ftello64@plt+0x439bc>
   59ebc:	mov	r1, #4
   59ec0:	ldr	r0, [r3]
   59ec4:	cmp	r0, #0
   59ec8:	moveq	r0, #8
   59ecc:	str	r0, [r4]
   59ed0:	bl	15eec <gcry_calloc@plt>
   59ed4:	cmp	r0, #0
   59ed8:	mov	r5, r0
   59edc:	str	r0, [r4, #8]
   59ee0:	beq	59eec <ftello64@plt+0x439ac>
   59ee4:	mov	r0, r4
   59ee8:	pop	{r4, r5, r6, pc}
   59eec:	mov	r0, r4
   59ef0:	bl	156a0 <gcry_free@plt>
   59ef4:	mov	r4, r5
   59ef8:	b	59ee4 <ftello64@plt+0x439a4>
   59efc:	andeq	r0, r8, r8, lsl #30
   59f00:	push	{r4, r5, r6, lr}
   59f04:	subs	r5, r0, #0
   59f08:	popeq	{r4, r5, r6, pc}
   59f0c:	ldr	r3, [r5]
   59f10:	sub	r2, r3, #9
   59f14:	cmp	r2, #49	; 0x31
   59f18:	bls	59f60 <ftello64@plt+0x43a20>
   59f1c:	ldmib	r5, {r1, r2}
   59f20:	cmp	r1, #0
   59f24:	beq	59f4c <ftello64@plt+0x43a0c>
   59f28:	mov	r4, #0
   59f2c:	ldr	r3, [r2, r4, lsl #2]
   59f30:	add	r4, r4, #1
   59f34:	subs	r0, r3, #0
   59f38:	beq	59f44 <ftello64@plt+0x43a04>
   59f3c:	bl	156a0 <gcry_free@plt>
   59f40:	ldmib	r5, {r1, r2}
   59f44:	cmp	r1, r4
   59f48:	bhi	59f2c <ftello64@plt+0x439ec>
   59f4c:	mov	r0, r2
   59f50:	bl	156a0 <gcry_free@plt>
   59f54:	mov	r0, r5
   59f58:	pop	{r4, r5, r6, lr}
   59f5c:	b	156a0 <gcry_free@plt>
   59f60:	ldr	r2, [pc, #12]	; 59f74 <ftello64@plt+0x43a34>
   59f64:	ldr	r1, [r2]
   59f68:	cmp	r3, r1
   59f6c:	strhi	r3, [r2]
   59f70:	b	59f1c <ftello64@plt+0x439dc>
   59f74:	andeq	r0, r8, r8, lsl #30
   59f78:	push	{r4, r5, lr}
   59f7c:	subs	r4, r1, #0
   59f80:	sub	sp, sp, #12
   59f84:	beq	59fd4 <ftello64@plt+0x43a94>
   59f88:	ldrb	r3, [r4]
   59f8c:	cmp	r3, #0
   59f90:	beq	59fd4 <ftello64@plt+0x43a94>
   59f94:	mov	r5, r0
   59f98:	mov	r1, #61	; 0x3d
   59f9c:	mov	r0, r4
   59fa0:	bl	15d24 <strchr@plt>
   59fa4:	cmp	r4, r0
   59fa8:	beq	59fd4 <ftello64@plt+0x43a94>
   59fac:	cmp	r0, #0
   59fb0:	beq	59fe0 <ftello64@plt+0x43aa0>
   59fb4:	mov	r3, #0
   59fb8:	sub	r2, r0, r4
   59fbc:	mov	r1, r4
   59fc0:	mov	r0, r5
   59fc4:	str	r3, [sp]
   59fc8:	bl	59bb4 <ftello64@plt+0x43674>
   59fcc:	add	sp, sp, #12
   59fd0:	pop	{r4, r5, pc}
   59fd4:	mov	r0, #55	; 0x37
   59fd8:	add	sp, sp, #12
   59fdc:	pop	{r4, r5, pc}
   59fe0:	mov	r2, r4
   59fe4:	add	r1, r5, #8
   59fe8:	add	r0, r5, #4
   59fec:	add	sp, sp, #12
   59ff0:	pop	{r4, r5, lr}
   59ff4:	b	59ddc <ftello64@plt+0x4389c>
   59ff8:	push	{r4, r5, r6, lr}
   59ffc:	subs	r4, r1, #0
   5a000:	sub	sp, sp, #8
   5a004:	beq	5a068 <ftello64@plt+0x43b28>
   5a008:	ldrb	r3, [r4]
   5a00c:	cmp	r3, #0
   5a010:	beq	5a068 <ftello64@plt+0x43b28>
   5a014:	cmp	r2, #0
   5a018:	beq	5a050 <ftello64@plt+0x43b10>
   5a01c:	mov	r6, r0
   5a020:	mov	r0, r4
   5a024:	mov	r5, r2
   5a028:	bl	15cb8 <strlen@plt>
   5a02c:	mov	r2, #0
   5a030:	str	r2, [sp]
   5a034:	mov	r3, r5
   5a038:	mov	r1, r4
   5a03c:	mov	r2, r0
   5a040:	mov	r0, r6
   5a044:	bl	59bb4 <ftello64@plt+0x43674>
   5a048:	add	sp, sp, #8
   5a04c:	pop	{r4, r5, r6, pc}
   5a050:	add	r1, r0, #8
   5a054:	mov	r2, r4
   5a058:	add	r0, r0, #4
   5a05c:	add	sp, sp, #8
   5a060:	pop	{r4, r5, r6, lr}
   5a064:	b	59ddc <ftello64@plt+0x4389c>
   5a068:	mov	r0, #55	; 0x37
   5a06c:	add	sp, sp, #8
   5a070:	pop	{r4, r5, r6, pc}
   5a074:	cmp	r0, #0
   5a078:	push	{r4, r5, r6, r7, r8, lr}
   5a07c:	clz	r4, r1
   5a080:	lsr	r4, r4, #5
   5a084:	moveq	r4, #1
   5a088:	cmp	r4, #0
   5a08c:	bne	5a0e0 <ftello64@plt+0x43ba0>
   5a090:	ldrb	r3, [r1]
   5a094:	cmp	r3, #0
   5a098:	beq	5a0e0 <ftello64@plt+0x43ba0>
   5a09c:	ldr	r8, [r0, #4]
   5a0a0:	cmp	r8, #0
   5a0a4:	beq	5a0e0 <ftello64@plt+0x43ba0>
   5a0a8:	ldr	r6, [r0, #8]
   5a0ac:	mov	r7, r1
   5a0b0:	sub	r6, r6, #4
   5a0b4:	ldr	r5, [r6, #4]!
   5a0b8:	mov	r1, r7
   5a0bc:	cmp	r5, #0
   5a0c0:	add	r4, r4, #1
   5a0c4:	add	r0, r5, #8
   5a0c8:	beq	5a0d8 <ftello64@plt+0x43b98>
   5a0cc:	bl	15424 <strcmp@plt>
   5a0d0:	cmp	r0, #0
   5a0d4:	beq	5a0e8 <ftello64@plt+0x43ba8>
   5a0d8:	cmp	r4, r8
   5a0dc:	bne	5a0b4 <ftello64@plt+0x43b74>
   5a0e0:	mov	r0, #0
   5a0e4:	pop	{r4, r5, r6, r7, r8, pc}
   5a0e8:	ldr	r3, [r5, #4]
   5a0ec:	cmp	r3, #0
   5a0f0:	ldreq	r0, [r5]
   5a0f4:	pop	{r4, r5, r6, r7, r8, pc}
   5a0f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5a0fc:	subs	sl, r2, #0
   5a100:	movne	r3, #0
   5a104:	strne	r3, [sl]
   5a108:	cmp	r0, #0
   5a10c:	clz	r4, r1
   5a110:	lsr	r4, r4, #5
   5a114:	moveq	r4, #1
   5a118:	cmp	r4, #0
   5a11c:	sub	sp, sp, #8
   5a120:	bne	5a1fc <ftello64@plt+0x43cbc>
   5a124:	ldrb	r3, [r1]
   5a128:	cmp	r3, #0
   5a12c:	beq	5a1fc <ftello64@plt+0x43cbc>
   5a130:	ldr	r8, [r0, #4]
   5a134:	mov	r7, r1
   5a138:	cmp	r8, #0
   5a13c:	mov	r9, r0
   5a140:	beq	5a178 <ftello64@plt+0x43c38>
   5a144:	ldr	r6, [r0, #8]
   5a148:	sub	r6, r6, #4
   5a14c:	ldr	r5, [r6, #4]!
   5a150:	mov	r1, r7
   5a154:	cmp	r5, #0
   5a158:	add	r4, r4, #1
   5a15c:	add	r0, r5, #8
   5a160:	beq	5a170 <ftello64@plt+0x43c30>
   5a164:	bl	15424 <strcmp@plt>
   5a168:	cmp	r0, #0
   5a16c:	beq	5a208 <ftello64@plt+0x43cc8>
   5a170:	cmp	r8, r4
   5a174:	bne	5a14c <ftello64@plt+0x43c0c>
   5a178:	mov	r0, r7
   5a17c:	bl	15a6c <getenv@plt>
   5a180:	subs	r4, r0, #0
   5a184:	beq	5a260 <ftello64@plt+0x43d20>
   5a188:	ldrb	r3, [r4]
   5a18c:	cmp	r3, #0
   5a190:	beq	5a22c <ftello64@plt+0x43cec>
   5a194:	mov	r0, r7
   5a198:	bl	15cb8 <strlen@plt>
   5a19c:	mov	r2, #1
   5a1a0:	str	r2, [sp]
   5a1a4:	mov	r3, r4
   5a1a8:	mov	r1, r7
   5a1ac:	mov	r2, r0
   5a1b0:	mov	r0, r9
   5a1b4:	bl	59bb4 <ftello64@plt+0x43674>
   5a1b8:	ldr	r8, [r9, #4]
   5a1bc:	cmp	r8, #0
   5a1c0:	beq	5a1fc <ftello64@plt+0x43cbc>
   5a1c4:	ldr	r6, [r9, #8]
   5a1c8:	mov	r5, #0
   5a1cc:	sub	r6, r6, #4
   5a1d0:	ldr	r4, [r6, #4]!
   5a1d4:	mov	r1, r7
   5a1d8:	cmp	r4, #0
   5a1dc:	add	r5, r5, #1
   5a1e0:	add	r0, r4, #8
   5a1e4:	beq	5a1f4 <ftello64@plt+0x43cb4>
   5a1e8:	bl	15424 <strcmp@plt>
   5a1ec:	cmp	r0, #0
   5a1f0:	beq	5a284 <ftello64@plt+0x43d44>
   5a1f4:	cmp	r8, r5
   5a1f8:	bne	5a1d0 <ftello64@plt+0x43c90>
   5a1fc:	mov	r0, #0
   5a200:	add	sp, sp, #8
   5a204:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5a208:	cmp	sl, #0
   5a20c:	beq	5a220 <ftello64@plt+0x43ce0>
   5a210:	ldr	r3, [r5, #4]
   5a214:	cmp	r3, #0
   5a218:	movne	r3, #1
   5a21c:	strne	r3, [sl]
   5a220:	ldr	r0, [r5]
   5a224:	add	sp, sp, #8
   5a228:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5a22c:	ldr	r1, [pc, #116]	; 5a2a8 <ftello64@plt+0x43d68>
   5a230:	mov	r0, r7
   5a234:	bl	15424 <strcmp@plt>
   5a238:	cmp	r0, #0
   5a23c:	bne	5a194 <ftello64@plt+0x43c54>
   5a240:	bl	15cac <ttyname@plt>
   5a244:	cmp	r0, #0
   5a248:	beq	5a194 <ftello64@plt+0x43c54>
   5a24c:	mov	r0, #0
   5a250:	bl	15cac <ttyname@plt>
   5a254:	subs	r4, r0, #0
   5a258:	bne	5a194 <ftello64@plt+0x43c54>
   5a25c:	b	5a1fc <ftello64@plt+0x43cbc>
   5a260:	ldr	r1, [pc, #64]	; 5a2a8 <ftello64@plt+0x43d68>
   5a264:	mov	r0, r7
   5a268:	bl	15424 <strcmp@plt>
   5a26c:	cmp	r0, #0
   5a270:	bne	5a1fc <ftello64@plt+0x43cbc>
   5a274:	bl	15cac <ttyname@plt>
   5a278:	cmp	r0, #0
   5a27c:	bne	5a24c <ftello64@plt+0x43d0c>
   5a280:	b	5a1fc <ftello64@plt+0x43cbc>
   5a284:	cmp	sl, #0
   5a288:	beq	5a29c <ftello64@plt+0x43d5c>
   5a28c:	ldr	r3, [r4, #4]
   5a290:	cmp	r3, #0
   5a294:	movne	r3, #1
   5a298:	strne	r3, [sl]
   5a29c:	ldr	r0, [r4]
   5a2a0:	add	sp, sp, #8
   5a2a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5a2a8:	andeq	pc, r5, r8, asr sp	; <UNPREDICTABLE>
   5a2ac:	ldr	ip, [r1]
   5a2b0:	cmp	r0, #0
   5a2b4:	push	{r4, r5, lr}
   5a2b8:	lsrne	lr, ip, #31
   5a2bc:	moveq	lr, #1
   5a2c0:	cmp	lr, #0
   5a2c4:	bne	5a328 <ftello64@plt+0x43de8>
   5a2c8:	ldr	r5, [r0, #4]
   5a2cc:	cmp	r5, ip
   5a2d0:	bls	5a328 <ftello64@plt+0x43de8>
   5a2d4:	ldr	r0, [r0, #8]
   5a2d8:	add	lr, r0, ip, lsl #2
   5a2dc:	ldr	r0, [r0, ip, lsl #2]
   5a2e0:	cmp	r0, #0
   5a2e4:	bne	5a330 <ftello64@plt+0x43df0>
   5a2e8:	add	ip, ip, #1
   5a2ec:	cmp	r5, ip
   5a2f0:	popls	{r4, r5, pc}
   5a2f4:	ldr	r4, [lr, #4]!
   5a2f8:	cmp	r4, #0
   5a2fc:	beq	5a2e8 <ftello64@plt+0x43da8>
   5a300:	cmp	r3, #0
   5a304:	add	ip, ip, #1
   5a308:	str	ip, [r1]
   5a30c:	ldrne	r1, [r4, #4]
   5a310:	add	r0, r4, #8
   5a314:	strne	r1, [r3]
   5a318:	cmp	r2, #0
   5a31c:	ldrne	r3, [r4]
   5a320:	strne	r3, [r2]
   5a324:	pop	{r4, r5, pc}
   5a328:	mov	r0, #0
   5a32c:	pop	{r4, r5, pc}
   5a330:	mov	r4, r0
   5a334:	b	5a300 <ftello64@plt+0x43dc0>
   5a338:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5a33c:	subs	r5, r1, #0
   5a340:	ldr	r6, [pc, #2172]	; 5abc4 <ftello64@plt+0x44684>
   5a344:	sub	sp, sp, #76	; 0x4c
   5a348:	addeq	r5, sp, #8
   5a34c:	ldr	r1, [r6]
   5a350:	mov	fp, r0
   5a354:	str	r1, [sp, #68]	; 0x44
   5a358:	mov	r7, r2
   5a35c:	mov	r1, #0
   5a360:	mov	r2, #48	; 0x30
   5a364:	mov	r0, r5
   5a368:	bl	15ebc <memset@plt>
   5a36c:	ldrb	r4, [fp]
   5a370:	cmp	r4, #0
   5a374:	bne	5a388 <ftello64@plt+0x43e48>
   5a378:	b	5a4fc <ftello64@plt+0x43fbc>
   5a37c:	ldrb	r4, [fp, #1]!
   5a380:	cmp	r4, #0
   5a384:	beq	5a4fc <ftello64@plt+0x43fbc>
   5a388:	cmp	r4, #32
   5a38c:	cmpne	r4, #9
   5a390:	beq	5a37c <ftello64@plt+0x43e3c>
   5a394:	mov	r0, fp
   5a398:	bl	15cb8 <strlen@plt>
   5a39c:	add	r0, fp, r0
   5a3a0:	ldrb	r4, [r0, #-1]
   5a3a4:	cmp	r4, #9
   5a3a8:	cmpne	r4, #32
   5a3ac:	moveq	r4, #1
   5a3b0:	movne	r4, #0
   5a3b4:	beq	5a524 <ftello64@plt+0x43fe4>
   5a3b8:	ldrb	r2, [fp]
   5a3bc:	cmp	r2, #64	; 0x40
   5a3c0:	ldrls	pc, [pc, r2, lsl #2]
   5a3c4:	b	5a690 <ftello64@plt+0x44150>
   5a3c8:	strdeq	sl, [r5], -ip
   5a3cc:	muleq	r5, r0, r6
   5a3d0:	muleq	r5, r0, r6
   5a3d4:	muleq	r5, r0, r6
   5a3d8:	muleq	r5, r0, r6
   5a3dc:	muleq	r5, r0, r6
   5a3e0:	muleq	r5, r0, r6
   5a3e4:	muleq	r5, r0, r6
   5a3e8:	muleq	r5, r0, r6
   5a3ec:	muleq	r5, r0, r6
   5a3f0:	muleq	r5, r0, r6
   5a3f4:	muleq	r5, r0, r6
   5a3f8:	muleq	r5, r0, r6
   5a3fc:	muleq	r5, r0, r6
   5a400:	muleq	r5, r0, r6
   5a404:	muleq	r5, r0, r6
   5a408:	muleq	r5, r0, r6
   5a40c:	muleq	r5, r0, r6
   5a410:	muleq	r5, r0, r6
   5a414:	muleq	r5, r0, r6
   5a418:	muleq	r5, r0, r6
   5a41c:	muleq	r5, r0, r6
   5a420:	muleq	r5, r0, r6
   5a424:	muleq	r5, r0, r6
   5a428:	muleq	r5, r0, r6
   5a42c:	muleq	r5, r0, r6
   5a430:	muleq	r5, r0, r6
   5a434:	muleq	r5, r0, r6
   5a438:	muleq	r5, r0, r6
   5a43c:	muleq	r5, r0, r6
   5a440:	muleq	r5, r0, r6
   5a444:	muleq	r5, r0, r6
   5a448:	muleq	r5, r0, r6
   5a44c:	muleq	r5, r0, r6
   5a450:	muleq	r5, r0, r6
   5a454:	andeq	sl, r5, r0, asr #10
   5a458:	muleq	r5, r0, r6
   5a45c:	muleq	r5, r0, r6
   5a460:	andeq	sl, r5, ip, lsl #11
   5a464:	muleq	r5, r0, r6
   5a468:	muleq	r5, r0, r6
   5a46c:	muleq	r5, r0, r6
   5a470:			; <UNDEFINED> instruction: 0x0005a5b4
   5a474:	andeq	sl, r5, r4, asr #11
   5a478:	muleq	r5, r0, r6
   5a47c:	muleq	r5, r0, r6
   5a480:	ldrdeq	sl, [r5], -r4
   5a484:	andeq	sl, r5, r4, ror #11
   5a488:	muleq	r5, r0, r6
   5a48c:	muleq	r5, r0, r6
   5a490:	muleq	r5, r0, r6
   5a494:	muleq	r5, r0, r6
   5a498:	muleq	r5, r0, r6
   5a49c:	muleq	r5, r0, r6
   5a4a0:	muleq	r5, r0, r6
   5a4a4:	muleq	r5, r0, r6
   5a4a8:	muleq	r5, r0, r6
   5a4ac:	muleq	r5, r0, r6
   5a4b0:	andeq	sl, r5, r8, lsl #12
   5a4b4:	muleq	r5, r0, r6
   5a4b8:	andeq	sl, r5, ip, asr r6
   5a4bc:	andeq	sl, r5, r0, ror r6
   5a4c0:	muleq	r5, r0, r6
   5a4c4:	muleq	r5, r0, r6
   5a4c8:	andeq	sl, r5, r0, lsl #13
   5a4cc:	ldr	r2, [r5, #44]	; 0x2c
   5a4d0:	cmp	r2, #0
   5a4d4:	bne	5a984 <ftello64@plt+0x44444>
   5a4d8:	cmp	r0, #8
   5a4dc:	bne	5a918 <ftello64@plt+0x443d8>
   5a4e0:	ldrb	r2, [fp, #8]
   5a4e4:	cmp	r2, #0
   5a4e8:	beq	5a940 <ftello64@plt+0x44400>
   5a4ec:	cmp	r2, #33	; 0x21
   5a4f0:	beq	5a9fc <ftello64@plt+0x444bc>
   5a4f4:	cmp	r7, #0
   5a4f8:	beq	5a6e8 <ftello64@plt+0x441a8>
   5a4fc:	mov	r5, #37	; 0x25
   5a500:	mov	r0, r4
   5a504:	bl	156a0 <gcry_free@plt>
   5a508:	ldr	r2, [sp, #68]	; 0x44
   5a50c:	ldr	r3, [r6]
   5a510:	mov	r0, r5
   5a514:	cmp	r2, r3
   5a518:	bne	5aadc <ftello64@plt+0x4459c>
   5a51c:	add	sp, sp, #76	; 0x4c
   5a520:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a524:	mov	r0, fp
   5a528:	bl	16498 <gcry_strdup@plt>
   5a52c:	subs	fp, r0, #0
   5a530:	beq	5a7ec <ftello64@plt+0x442ac>
   5a534:	bl	430d0 <ftello64@plt+0x2cb90>
   5a538:	mov	r4, fp
   5a53c:	b	5a3b8 <ftello64@plt+0x43e78>
   5a540:	ldrb	r1, [fp, #1]
   5a544:	cmp	r1, #47	; 0x2f
   5a548:	beq	5a8f4 <ftello64@plt+0x443b4>
   5a54c:	cmp	r1, #0
   5a550:	add	fp, fp, #1
   5a554:	moveq	r7, fp
   5a558:	beq	5a83c <ftello64@plt+0x442fc>
   5a55c:	ldr	r8, [pc, #1636]	; 5abc8 <ftello64@plt+0x44688>
   5a560:	mov	r7, fp
   5a564:	b	5a578 <ftello64@plt+0x44038>
   5a568:	ldrb	r1, [r7, #1]!
   5a56c:	cmp	r1, #0
   5a570:	cmpne	r1, #47	; 0x2f
   5a574:	beq	5a83c <ftello64@plt+0x442fc>
   5a578:	mov	r0, r8
   5a57c:	bl	15d24 <strchr@plt>
   5a580:	cmp	r0, #0
   5a584:	bne	5a568 <ftello64@plt+0x44028>
   5a588:	b	5a4fc <ftello64@plt+0x43fbc>
   5a58c:	mov	r2, #20
   5a590:	add	r0, fp, #1
   5a594:	add	r1, r5, r2
   5a598:	bl	4eccc <ftello64@plt+0x3878c>
   5a59c:	cmp	r0, #0
   5a5a0:	movge	r3, #16
   5a5a4:	blt	5a4fc <ftello64@plt+0x43fbc>
   5a5a8:	str	r3, [r5]
   5a5ac:	mov	r5, #0
   5a5b0:	b	5a500 <ftello64@plt+0x43fc0>
   5a5b4:	add	r3, fp, #1
   5a5b8:	str	r3, [r5, #20]
   5a5bc:	mov	r3, #2
   5a5c0:	b	5a5a8 <ftello64@plt+0x44068>
   5a5c4:	add	r3, fp, #1
   5a5c8:	str	r3, [r5, #20]
   5a5cc:	mov	r3, #6
   5a5d0:	b	5a5a8 <ftello64@plt+0x44068>
   5a5d4:	add	r3, fp, #1
   5a5d8:	str	r3, [r5, #20]
   5a5dc:	mov	r3, #5
   5a5e0:	b	5a5a8 <ftello64@plt+0x44068>
   5a5e4:	ldrb	r2, [fp, #1]
   5a5e8:	tst	r2, #223	; 0xdf
   5a5ec:	beq	5a4fc <ftello64@plt+0x43fbc>
   5a5f0:	cmp	r2, #9
   5a5f4:	beq	5a4fc <ftello64@plt+0x43fbc>
   5a5f8:	add	r3, fp, #1
   5a5fc:	str	r3, [r5, #20]
   5a600:	mov	r3, #15
   5a604:	b	5a5a8 <ftello64@plt+0x44068>
   5a608:	add	r7, fp, #1
   5a60c:	mov	r0, r7
   5a610:	mov	r1, #58	; 0x3a
   5a614:	bl	15d24 <strchr@plt>
   5a618:	subs	r8, r0, #0
   5a61c:	beq	5a4fc <ftello64@plt+0x43fbc>
   5a620:	cmp	r7, r8
   5a624:	bcs	5a4fc <ftello64@plt+0x43fbc>
   5a628:	mov	sl, r7
   5a62c:	mvn	r9, fp
   5a630:	b	5a63c <ftello64@plt+0x440fc>
   5a634:	cmp	sl, r8
   5a638:	beq	5a878 <ftello64@plt+0x44338>
   5a63c:	add	r3, r9, sl
   5a640:	ldr	r0, [pc, #1408]	; 5abc8 <ftello64@plt+0x44688>
   5a644:	ldrb	r1, [sl], #1
   5a648:	str	r3, [sp, #4]
   5a64c:	bl	15d24 <strchr@plt>
   5a650:	cmp	r0, #0
   5a654:	bne	5a634 <ftello64@plt+0x440f4>
   5a658:	b	5a4fc <ftello64@plt+0x43fbc>
   5a65c:	cmp	r7, #0
   5a660:	addeq	fp, fp, #1
   5a664:	str	fp, [r5, #20]
   5a668:	mov	r3, #3
   5a66c:	b	5a5a8 <ftello64@plt+0x44068>
   5a670:	add	r3, fp, #1
   5a674:	str	r3, [r5, #20]
   5a678:	mov	r3, #1
   5a67c:	b	5a5a8 <ftello64@plt+0x44068>
   5a680:	add	r3, fp, #1
   5a684:	str	r3, [r5, #20]
   5a688:	mov	r3, #4
   5a68c:	b	5a5a8 <ftello64@plt+0x44068>
   5a690:	cmp	r2, #48	; 0x30
   5a694:	beq	5a8dc <ftello64@plt+0x4439c>
   5a698:	mov	r7, #0
   5a69c:	ldr	r1, [pc, #1320]	; 5abcc <ftello64@plt+0x4468c>
   5a6a0:	mov	r0, fp
   5a6a4:	bl	164f8 <strspn@plt>
   5a6a8:	cmp	r0, #7
   5a6ac:	bgt	5a7fc <ftello64@plt+0x442bc>
   5a6b0:	cmp	r0, #0
   5a6b4:	bne	5ab90 <ftello64@plt+0x44650>
   5a6b8:	ldr	r0, [r5, #44]	; 0x2c
   5a6bc:	cmp	r0, #0
   5a6c0:	eoreq	r2, r7, #1
   5a6c4:	bne	5a830 <ftello64@plt+0x442f0>
   5a6c8:	cmp	r0, #41	; 0x29
   5a6cc:	movne	r2, #0
   5a6d0:	andeq	r2, r2, #1
   5a6d4:	cmp	r2, #0
   5a6d8:	beq	5a4f4 <ftello64@plt+0x43fb4>
   5a6dc:	ldrb	r2, [fp]
   5a6e0:	cmp	r2, #48	; 0x30
   5a6e4:	beq	5aa94 <ftello64@plt+0x44554>
   5a6e8:	mov	r2, #0
   5a6ec:	str	r2, [r5, #44]	; 0x2c
   5a6f0:	ldr	r1, [pc, #1240]	; 5abd0 <ftello64@plt+0x44690>
   5a6f4:	mov	r0, fp
   5a6f8:	bl	164f8 <strspn@plt>
   5a6fc:	cmp	r0, #59	; 0x3b
   5a700:	beq	5aa20 <ftello64@plt+0x444e0>
   5a704:	ldr	r1, [pc, #1224]	; 5abd4 <ftello64@plt+0x44694>
   5a708:	mov	r0, fp
   5a70c:	bl	164f8 <strspn@plt>
   5a710:	ldrb	r2, [fp, r0]
   5a714:	tst	r2, #223	; 0xdf
   5a718:	bne	5aa14 <ftello64@plt+0x444d4>
   5a71c:	cmp	r0, #0
   5a720:	beq	5aa14 <ftello64@plt+0x444d4>
   5a724:	add	r2, fp, r0
   5a728:	ldrb	r2, [r2, #-1]
   5a72c:	cmp	r2, #32
   5a730:	bne	5a75c <ftello64@plt+0x4421c>
   5a734:	sub	r2, r0, #2
   5a738:	add	r2, fp, r2
   5a73c:	sub	lr, fp, #1
   5a740:	rsb	ip, fp, #1
   5a744:	cmp	lr, r2
   5a748:	add	r0, ip, r2
   5a74c:	beq	5aa14 <ftello64@plt+0x444d4>
   5a750:	ldrb	r1, [r2], #-1
   5a754:	cmp	r1, #32
   5a758:	beq	5a744 <ftello64@plt+0x44204>
   5a75c:	sub	r2, r0, #49	; 0x31
   5a760:	cmp	r2, #1
   5a764:	bhi	5aa14 <ftello64@plt+0x444d4>
   5a768:	ldrb	r2, [fp, r0]
   5a76c:	ands	r2, r2, #223	; 0xdf
   5a770:	bne	5aa14 <ftello64@plt+0x444d4>
   5a774:	mov	r7, r2
   5a778:	add	r8, r5, #20
   5a77c:	b	5a7c8 <ftello64@plt+0x44288>
   5a780:	tst	r7, #1
   5a784:	bne	5a7a4 <ftello64@plt+0x44264>
   5a788:	ldrb	r2, [fp]
   5a78c:	cmp	r2, #32
   5a790:	bne	5aa14 <ftello64@plt+0x444d4>
   5a794:	cmp	r7, #10
   5a798:	add	r2, fp, #1
   5a79c:	movne	fp, r2
   5a7a0:	beq	5aac8 <ftello64@plt+0x44588>
   5a7a4:	mov	r0, fp
   5a7a8:	bl	43478 <ftello64@plt+0x2cf38>
   5a7ac:	cmn	r0, #1
   5a7b0:	beq	5aa14 <ftello64@plt+0x444d4>
   5a7b4:	cmp	r7, #19
   5a7b8:	strb	r0, [r8, r7]
   5a7bc:	add	fp, fp, #2
   5a7c0:	beq	5aa0c <ftello64@plt+0x444cc>
   5a7c4:	add	r7, r7, #1
   5a7c8:	cmp	r7, #0
   5a7cc:	bne	5a780 <ftello64@plt+0x44240>
   5a7d0:	mov	r0, fp
   5a7d4:	bl	43478 <ftello64@plt+0x2cf38>
   5a7d8:	cmn	r0, #1
   5a7dc:	beq	5aa14 <ftello64@plt+0x444d4>
   5a7e0:	strb	r0, [r8, r7]
   5a7e4:	add	fp, fp, #2
   5a7e8:	b	5a7c4 <ftello64@plt+0x44284>
   5a7ec:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5a7f0:	mov	r4, fp
   5a7f4:	uxth	r5, r0
   5a7f8:	b	5a500 <ftello64@plt+0x43fc0>
   5a7fc:	ldrb	r2, [fp, r0]
   5a800:	cmp	r2, #33	; 0x21
   5a804:	beq	5a95c <ftello64@plt+0x4441c>
   5a808:	cmp	r2, #0
   5a80c:	beq	5a4cc <ftello64@plt+0x43f8c>
   5a810:	cmp	r2, #32
   5a814:	cmpne	r2, #9
   5a818:	beq	5a4cc <ftello64@plt+0x43f8c>
   5a81c:	cmp	r7, #0
   5a820:	bne	5a4fc <ftello64@plt+0x43fbc>
   5a824:	ldr	r2, [r5, #44]	; 0x2c
   5a828:	cmp	r2, #0
   5a82c:	beq	5a6e8 <ftello64@plt+0x441a8>
   5a830:	eor	r2, r7, #1
   5a834:	mvn	r0, #0
   5a838:	b	5a6c8 <ftello64@plt+0x44188>
   5a83c:	mvn	r3, #0
   5a840:	str	fp, [r5, #12]
   5a844:	str	r3, [r5, #16]
   5a848:	ldrb	r3, [r7]
   5a84c:	cmp	r3, #0
   5a850:	beq	5a98c <ftello64@plt+0x4444c>
   5a854:	ldrb	r3, [r7, #1]
   5a858:	tst	r3, #223	; 0xdf
   5a85c:	beq	5a4fc <ftello64@plt+0x43fbc>
   5a860:	cmp	r3, #9
   5a864:	beq	5a4fc <ftello64@plt+0x43fbc>
   5a868:	add	r7, r7, #1
   5a86c:	str	r7, [r5, #20]
   5a870:	mov	r3, #13
   5a874:	b	5a5a8 <ftello64@plt+0x44068>
   5a878:	ldr	r3, [sp, #4]
   5a87c:	sub	r9, r3, #31
   5a880:	bics	r3, r9, #8
   5a884:	bne	5a4fc <ftello64@plt+0x43fbc>
   5a888:	add	r9, r5, #19
   5a88c:	mov	r0, r7
   5a890:	bl	43478 <ftello64@plt+0x2cf38>
   5a894:	add	r7, r7, #2
   5a898:	cmp	r8, r7
   5a89c:	strb	r0, [r9, #1]!
   5a8a0:	bhi	5a88c <ftello64@plt+0x4434c>
   5a8a4:	sub	r3, sl, fp
   5a8a8:	sub	r3, r3, #2
   5a8ac:	lsr	r3, r3, #1
   5a8b0:	cmp	r3, #18
   5a8b4:	bgt	5a8d4 <ftello64@plt+0x44394>
   5a8b8:	add	r3, r3, #21
   5a8bc:	add	r3, r5, r3
   5a8c0:	add	r1, r5, #40	; 0x28
   5a8c4:	mov	r2, #0
   5a8c8:	strb	r2, [r3], #1
   5a8cc:	cmp	r3, r1
   5a8d0:	bne	5a8c8 <ftello64@plt+0x44388>
   5a8d4:	mov	r3, #11
   5a8d8:	b	5a5a8 <ftello64@plt+0x44068>
   5a8dc:	ldrb	r2, [fp, #1]
   5a8e0:	cmp	r2, #120	; 0x78
   5a8e4:	addeq	fp, fp, #2
   5a8e8:	moveq	r7, #1
   5a8ec:	bne	5a698 <ftello64@plt+0x44158>
   5a8f0:	b	5a69c <ftello64@plt+0x4415c>
   5a8f4:	ldrb	r2, [fp, #2]
   5a8f8:	tst	r2, #223	; 0xdf
   5a8fc:	beq	5a4fc <ftello64@plt+0x43fbc>
   5a900:	cmp	r2, #9
   5a904:	beq	5a4fc <ftello64@plt+0x43fbc>
   5a908:	add	r3, fp, #2
   5a90c:	str	r3, [r5, #20]
   5a910:	mov	r3, #12
   5a914:	b	5a5a8 <ftello64@plt+0x44068>
   5a918:	eor	r2, r7, #1
   5a91c:	cmp	r0, #9
   5a920:	movne	r1, #0
   5a924:	andeq	r1, r2, #1
   5a928:	cmp	r1, #0
   5a92c:	beq	5a994 <ftello64@plt+0x44454>
   5a930:	ldrb	r2, [fp]
   5a934:	cmp	r2, #48	; 0x30
   5a938:	bne	5a4f4 <ftello64@plt+0x43fb4>
   5a93c:	add	fp, fp, #1
   5a940:	mov	r0, fp
   5a944:	mov	r2, #16
   5a948:	mov	r1, #0
   5a94c:	bl	15ca0 <strtoul@plt>
   5a950:	mov	r3, #7
   5a954:	str	r0, [r5, #24]
   5a958:	b	5a5a8 <ftello64@plt+0x44068>
   5a95c:	add	r1, r0, #1
   5a960:	mov	r2, #1
   5a964:	str	r2, [r5, #44]	; 0x2c
   5a968:	ldrb	r2, [fp, r1]
   5a96c:	cmp	r2, #0
   5a970:	beq	5a4d8 <ftello64@plt+0x43f98>
   5a974:	cmp	r2, #32
   5a978:	cmpne	r2, #9
   5a97c:	moveq	r0, r1
   5a980:	bne	5a81c <ftello64@plt+0x442dc>
   5a984:	sub	r0, r0, #1
   5a988:	b	5a4d8 <ftello64@plt+0x43f98>
   5a98c:	mov	r3, #14
   5a990:	b	5a5a8 <ftello64@plt+0x44068>
   5a994:	cmp	r0, #16
   5a998:	bne	5aae0 <ftello64@plt+0x445a0>
   5a99c:	ldrb	r1, [fp, #16]
   5a9a0:	cmp	r1, #0
   5a9a4:	beq	5a9bc <ftello64@plt+0x4447c>
   5a9a8:	cmp	r1, #33	; 0x21
   5a9ac:	bne	5a6c8 <ftello64@plt+0x44188>
   5a9b0:	ldrb	r1, [fp, #17]
   5a9b4:	cmp	r1, #0
   5a9b8:	bne	5a6c8 <ftello64@plt+0x44188>
   5a9bc:	mov	r2, #9
   5a9c0:	mov	r1, fp
   5a9c4:	add	r0, sp, #56	; 0x38
   5a9c8:	bl	42fac <ftello64@plt+0x2ca6c>
   5a9cc:	mov	r2, #16
   5a9d0:	mov	r1, #0
   5a9d4:	add	r0, sp, #56	; 0x38
   5a9d8:	bl	15ca0 <strtoul@plt>
   5a9dc:	mov	r2, #16
   5a9e0:	mov	r1, #0
   5a9e4:	str	r0, [r5, #20]
   5a9e8:	add	r0, fp, #8
   5a9ec:	bl	15ca0 <strtoul@plt>
   5a9f0:	mov	r3, #8
   5a9f4:	str	r0, [r5, #24]
   5a9f8:	b	5a5a8 <ftello64@plt+0x44068>
   5a9fc:	ldrb	r2, [fp, #9]
   5aa00:	cmp	r2, #0
   5aa04:	beq	5a940 <ftello64@plt+0x44400>
   5aa08:	b	5a4f4 <ftello64@plt+0x43fb4>
   5aa0c:	mov	r3, #10
   5aa10:	b	5a5a8 <ftello64@plt+0x44068>
   5aa14:	str	fp, [r5, #20]
   5aa18:	mov	r3, #2
   5aa1c:	b	5a5a8 <ftello64@plt+0x44068>
   5aa20:	ldrb	r2, [fp, #59]	; 0x3b
   5aa24:	tst	r2, #223	; 0xdf
   5aa28:	beq	5aa34 <ftello64@plt+0x444f4>
   5aa2c:	cmp	r2, #9
   5aa30:	bne	5a704 <ftello64@plt+0x441c4>
   5aa34:	mvn	sl, #18
   5aa38:	sub	sl, sl, r5
   5aa3c:	add	r7, r5, #19
   5aa40:	add	r9, fp, #60	; 0x3c
   5aa44:	add	r8, fp, #57	; 0x39
   5aa48:	b	5aa68 <ftello64@plt+0x44528>
   5aa4c:	ldrb	r2, [fp, #2]
   5aa50:	cmp	r2, #58	; 0x3a
   5aa54:	bne	5a704 <ftello64@plt+0x441c4>
   5aa58:	add	fp, fp, #3
   5aa5c:	cmp	fp, r9
   5aa60:	strb	r0, [r7, #1]!
   5aa64:	beq	5aa0c <ftello64@plt+0x444cc>
   5aa68:	mov	r0, fp
   5aa6c:	bl	43478 <ftello64@plt+0x2cf38>
   5aa70:	add	r2, sl, r7
   5aa74:	cmn	r0, #1
   5aa78:	beq	5a704 <ftello64@plt+0x441c4>
   5aa7c:	cmp	r8, fp
   5aa80:	bne	5aa4c <ftello64@plt+0x4450c>
   5aa84:	add	r2, r5, r2
   5aa88:	mov	r3, #10
   5aa8c:	strb	r0, [r2, #20]
   5aa90:	b	5a5a8 <ftello64@plt+0x44068>
   5aa94:	add	fp, fp, #1
   5aa98:	add	r7, r5, #19
   5aa9c:	add	r8, fp, #40	; 0x28
   5aaa0:	b	5aab4 <ftello64@plt+0x44574>
   5aaa4:	add	fp, fp, #2
   5aaa8:	cmp	fp, r8
   5aaac:	strb	r0, [r7, #1]!
   5aab0:	beq	5aa0c <ftello64@plt+0x444cc>
   5aab4:	mov	r0, fp
   5aab8:	bl	43478 <ftello64@plt+0x2cf38>
   5aabc:	cmn	r0, #1
   5aac0:	bne	5aaa4 <ftello64@plt+0x44564>
   5aac4:	b	5a4fc <ftello64@plt+0x43fbc>
   5aac8:	ldrb	r1, [fp, #1]
   5aacc:	cmp	r1, #32
   5aad0:	addeq	fp, fp, #2
   5aad4:	movne	fp, r2
   5aad8:	b	5a7d0 <ftello64@plt+0x44290>
   5aadc:	bl	15748 <__stack_chk_fail@plt>
   5aae0:	cmp	r0, #17
   5aae4:	movne	r1, #0
   5aae8:	andeq	r1, r2, #1
   5aaec:	cmp	r1, #0
   5aaf0:	beq	5ab08 <ftello64@plt+0x445c8>
   5aaf4:	ldrb	r2, [fp]
   5aaf8:	cmp	r2, #48	; 0x30
   5aafc:	bne	5a4f4 <ftello64@plt+0x43fb4>
   5ab00:	add	fp, fp, #1
   5ab04:	b	5a9bc <ftello64@plt+0x4447c>
   5ab08:	cmp	r0, #32
   5ab0c:	bne	5ab68 <ftello64@plt+0x44628>
   5ab10:	ldrb	r2, [fp, #32]
   5ab14:	cmp	r2, #0
   5ab18:	beq	5ab30 <ftello64@plt+0x445f0>
   5ab1c:	cmp	r2, #33	; 0x21
   5ab20:	bne	5a4f4 <ftello64@plt+0x43fb4>
   5ab24:	ldrb	r2, [fp, #33]	; 0x21
   5ab28:	cmp	r2, #0
   5ab2c:	bne	5a4f4 <ftello64@plt+0x43fb4>
   5ab30:	add	r7, r5, #19
   5ab34:	add	r8, fp, #32
   5ab38:	mov	r2, #0
   5ab3c:	str	r2, [r5, #36]	; 0x24
   5ab40:	mov	r0, fp
   5ab44:	bl	43478 <ftello64@plt+0x2cf38>
   5ab48:	cmn	r0, #1
   5ab4c:	beq	5a4fc <ftello64@plt+0x43fbc>
   5ab50:	add	fp, fp, #2
   5ab54:	cmp	r8, fp
   5ab58:	strb	r0, [r7, #1]!
   5ab5c:	bne	5ab40 <ftello64@plt+0x44600>
   5ab60:	mov	r3, #9
   5ab64:	b	5a5a8 <ftello64@plt+0x44068>
   5ab68:	cmp	r0, #33	; 0x21
   5ab6c:	movne	r1, #0
   5ab70:	andeq	r1, r2, #1
   5ab74:	cmp	r1, #0
   5ab78:	beq	5ab98 <ftello64@plt+0x44658>
   5ab7c:	ldrb	r2, [fp]
   5ab80:	cmp	r2, #48	; 0x30
   5ab84:	bne	5a4f4 <ftello64@plt+0x43fb4>
   5ab88:	add	fp, fp, #1
   5ab8c:	b	5ab30 <ftello64@plt+0x445f0>
   5ab90:	ldrb	r2, [fp, r0]
   5ab94:	b	5a808 <ftello64@plt+0x442c8>
   5ab98:	cmp	r0, #40	; 0x28
   5ab9c:	bne	5a6c8 <ftello64@plt+0x44188>
   5aba0:	ldrb	r2, [fp, #40]	; 0x28
   5aba4:	cmp	r2, #0
   5aba8:	beq	5aa98 <ftello64@plt+0x44558>
   5abac:	cmp	r2, #33	; 0x21
   5abb0:	bne	5a4f4 <ftello64@plt+0x43fb4>
   5abb4:	ldrb	r2, [fp, #41]	; 0x29
   5abb8:	cmp	r2, #0
   5abbc:	beq	5aa98 <ftello64@plt+0x44558>
   5abc0:	b	5a4f4 <ftello64@plt+0x43fb4>
   5abc4:	andeq	pc, r7, r8, lsl #15
   5abc8:	andeq	lr, r6, r8, lsl r8
   5abcc:	andeq	lr, r6, r0, lsr r8
   5abd0:	andeq	lr, r6, r8, asr #16
   5abd4:	andeq	lr, r6, r0, ror #16
   5abd8:	push	{r4, lr}
   5abdc:	mov	r4, r0
   5abe0:	ldr	r1, [pc, #112]	; 5ac58 <ftello64@plt+0x44718>
   5abe4:	bl	15424 <strcmp@plt>
   5abe8:	cmp	r0, #0
   5abec:	popeq	{r4, pc}
   5abf0:	ldr	r1, [pc, #100]	; 5ac5c <ftello64@plt+0x4471c>
   5abf4:	mov	r0, r4
   5abf8:	bl	15424 <strcmp@plt>
   5abfc:	cmp	r0, #0
   5ac00:	popeq	{r4, pc}
   5ac04:	ldr	r1, [pc, #84]	; 5ac60 <ftello64@plt+0x44720>
   5ac08:	mov	r0, r4
   5ac0c:	bl	15424 <strcmp@plt>
   5ac10:	cmp	r0, #0
   5ac14:	beq	5ac48 <ftello64@plt+0x44708>
   5ac18:	ldr	r1, [pc, #68]	; 5ac64 <ftello64@plt+0x44724>
   5ac1c:	mov	r0, r4
   5ac20:	bl	15424 <strcmp@plt>
   5ac24:	cmp	r0, #0
   5ac28:	beq	5ac50 <ftello64@plt+0x44710>
   5ac2c:	mov	r0, r4
   5ac30:	ldr	r1, [pc, #48]	; 5ac68 <ftello64@plt+0x44728>
   5ac34:	bl	15424 <strcmp@plt>
   5ac38:	cmp	r0, #0
   5ac3c:	moveq	r0, #3
   5ac40:	mvnne	r0, #0
   5ac44:	pop	{r4, pc}
   5ac48:	mov	r0, #1
   5ac4c:	pop	{r4, pc}
   5ac50:	mov	r0, #2
   5ac54:	pop	{r4, pc}
   5ac58:	muleq	r6, r4, r8
   5ac5c:	muleq	r6, r8, r8
   5ac60:	andeq	lr, r6, r0, lsr #17
   5ac64:	andeq	r6, r6, r8, lsr #1
   5ac68:	andeq	lr, r6, r8, lsr #17
   5ac6c:	cmp	r0, #3
   5ac70:	ldrls	r3, [pc, #8]	; 5ac80 <ftello64@plt+0x44740>
   5ac74:	ldrls	r0, [r3, r0, lsl #2]
   5ac78:	ldrhi	r0, [pc, #4]	; 5ac84 <ftello64@plt+0x44744>
   5ac7c:	bx	lr
   5ac80:	andeq	lr, r6, r8, ror r8
   5ac84:	andeq	sl, r6, r0, ror r8
   5ac88:	push	{r4, lr}
   5ac8c:	mov	r4, r0
   5ac90:	ldr	r1, [pc, #84]	; 5acec <ftello64@plt+0x447ac>
   5ac94:	bl	15424 <strcmp@plt>
   5ac98:	cmp	r0, #0
   5ac9c:	popeq	{r4, pc}
   5aca0:	ldr	r1, [pc, #72]	; 5acf0 <ftello64@plt+0x447b0>
   5aca4:	mov	r0, r4
   5aca8:	bl	15424 <strcmp@plt>
   5acac:	cmp	r0, #0
   5acb0:	popeq	{r4, pc}
   5acb4:	ldr	r1, [pc, #56]	; 5acf4 <ftello64@plt+0x447b4>
   5acb8:	mov	r0, r4
   5acbc:	bl	15424 <strcmp@plt>
   5acc0:	cmp	r0, #0
   5acc4:	bne	5acd0 <ftello64@plt+0x44790>
   5acc8:	mov	r0, #1
   5accc:	pop	{r4, pc}
   5acd0:	mov	r0, r4
   5acd4:	ldr	r1, [pc, #28]	; 5acf8 <ftello64@plt+0x447b8>
   5acd8:	bl	15424 <strcmp@plt>
   5acdc:	cmp	r0, #0
   5ace0:	moveq	r0, #2
   5ace4:	mvnne	r0, #0
   5ace8:	pop	{r4, pc}
   5acec:	andeq	pc, r5, ip, asr #28
   5acf0:			; <UNDEFINED> instruction: 0x0006e8b4
   5acf4:			; <UNDEFINED> instruction: 0x0006e8bc
   5acf8:	andeq	lr, r6, r4, asr #17
   5acfc:	cmp	r0, #2
   5ad00:	ldrls	r3, [pc, #12]	; 5ad14 <ftello64@plt+0x447d4>
   5ad04:	addls	r0, r3, r0, lsl #2
   5ad08:	ldrls	r0, [r0, #16]
   5ad0c:	ldrhi	r0, [pc, #4]	; 5ad18 <ftello64@plt+0x447d8>
   5ad10:	bx	lr
   5ad14:	andeq	lr, r6, r8, ror r8
   5ad18:	andeq	sl, r6, r0, ror r8
   5ad1c:	ldr	r3, [pc, #976]	; 5b0f4 <ftello64@plt+0x44bb4>
   5ad20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ad24:	sub	sp, sp, #292	; 0x124
   5ad28:	ldr	r3, [r3]
   5ad2c:	mov	r6, #0
   5ad30:	str	r0, [sp, #4]
   5ad34:	mov	r9, r1
   5ad38:	mov	r0, r1
   5ad3c:	ldr	r1, [pc, #948]	; 5b0f8 <ftello64@plt+0x44bb8>
   5ad40:	str	r3, [sp, #284]	; 0x11c
   5ad44:	str	r6, [sp, #16]
   5ad48:	str	r6, [sp, #12]
   5ad4c:	str	r6, [sp, #20]
   5ad50:	str	r6, [sp, #24]
   5ad54:	bl	16270 <fopen64@plt>
   5ad58:	subs	r4, r0, #0
   5ad5c:	beq	5b088 <ftello64@plt+0x44b48>
   5ad60:	ldr	sl, [pc, #916]	; 5b0fc <ftello64@plt+0x44bbc>
   5ad64:	ldr	fp, [pc, #916]	; 5b100 <ftello64@plt+0x44bc0>
   5ad68:	mov	r5, r6
   5ad6c:	mov	r7, r6
   5ad70:	mov	r2, r4
   5ad74:	mov	r1, #255	; 0xff
   5ad78:	add	r0, sp, #28
   5ad7c:	bl	15550 <fgets@plt>
   5ad80:	cmp	r0, #0
   5ad84:	beq	5af90 <ftello64@plt+0x44a50>
   5ad88:	ldrb	r3, [sp, #28]
   5ad8c:	add	r5, r5, #1
   5ad90:	cmp	r3, #0
   5ad94:	beq	5ae08 <ftello64@plt+0x448c8>
   5ad98:	add	r0, sp, #28
   5ad9c:	bl	15cb8 <strlen@plt>
   5ada0:	add	r3, sp, #288	; 0x120
   5ada4:	sub	r0, r0, #1
   5ada8:	add	r0, r3, r0
   5adac:	ldrb	r3, [r0, #-260]	; 0xfffffefc
   5adb0:	cmp	r3, #10
   5adb4:	moveq	r3, #0
   5adb8:	strbeq	r3, [r0, #-260]	; 0xfffffefc
   5adbc:	bne	5ae08 <ftello64@plt+0x448c8>
   5adc0:	cmp	r6, #0
   5adc4:	ldrb	r1, [sp, #28]
   5adc8:	beq	5ae6c <ftello64@plt+0x4492c>
   5adcc:	cmp	r1, #35	; 0x23
   5add0:	beq	5af18 <ftello64@plt+0x449d8>
   5add4:	cmp	r1, #46	; 0x2e
   5add8:	addne	r1, sp, #28
   5addc:	beq	5af34 <ftello64@plt+0x449f4>
   5ade0:	ldr	r3, [sp, #20]
   5ade4:	cmp	r3, #0
   5ade8:	beq	5af20 <ftello64@plt+0x449e0>
   5adec:	add	r0, sp, #12
   5adf0:	bl	50970 <ftello64@plt+0x3a430>
   5adf4:	mov	r2, #1
   5adf8:	mov	r1, fp
   5adfc:	add	r0, sp, #12
   5ae00:	bl	508a8 <ftello64@plt+0x3a368>
   5ae04:	b	5ad70 <ftello64@plt+0x44830>
   5ae08:	mov	r0, r4
   5ae0c:	bl	16450 <getc@plt>
   5ae10:	cmp	r0, #10
   5ae14:	cmnne	r0, #1
   5ae18:	movne	r0, #1
   5ae1c:	moveq	r0, #0
   5ae20:	bne	5ae08 <ftello64@plt+0x448c8>
   5ae24:	ldrb	r3, [sp, #28]
   5ae28:	mov	r2, #5
   5ae2c:	mov	r1, sl
   5ae30:	cmp	r3, #0
   5ae34:	movne	r7, #97	; 0x61
   5ae38:	moveq	r7, #75	; 0x4b
   5ae3c:	bl	15718 <dcgettext@plt>
   5ae40:	mov	r8, r0
   5ae44:	mov	r0, r7
   5ae48:	bl	161e0 <gpg_strerror@plt>
   5ae4c:	mov	r1, r9
   5ae50:	mov	r2, r5
   5ae54:	mov	r3, r0
   5ae58:	mov	r0, r8
   5ae5c:	bl	487a0 <ftello64@plt+0x32260>
   5ae60:	cmp	r6, #0
   5ae64:	ldrb	r1, [sp, #28]
   5ae68:	bne	5adcc <ftello64@plt+0x4488c>
   5ae6c:	cmp	r1, #32
   5ae70:	cmpne	r1, #9
   5ae74:	addeq	r2, sp, #28
   5ae78:	bne	5af88 <ftello64@plt+0x44a48>
   5ae7c:	ldrb	r3, [r2, #1]!
   5ae80:	cmp	r3, #9
   5ae84:	cmpne	r3, #32
   5ae88:	beq	5ae7c <ftello64@plt+0x4493c>
   5ae8c:	cmp	r3, #35	; 0x23
   5ae90:	cmpne	r3, #0
   5ae94:	beq	5aee8 <ftello64@plt+0x449a8>
   5ae98:	cmp	r1, #46	; 0x2e
   5ae9c:	bne	5aeb0 <ftello64@plt+0x44970>
   5aea0:	ldrb	r3, [sp, #29]
   5aea4:	cmp	r3, #9
   5aea8:	cmpne	r3, #32
   5aeac:	bne	5aef0 <ftello64@plt+0x449b0>
   5aeb0:	mov	r2, #5
   5aeb4:	mov	r1, sl
   5aeb8:	mov	r0, #0
   5aebc:	bl	15718 <dcgettext@plt>
   5aec0:	mov	r2, #5
   5aec4:	ldr	r1, [pc, #568]	; 5b104 <ftello64@plt+0x44bc4>
   5aec8:	mov	r6, r0
   5aecc:	mov	r0, #0
   5aed0:	bl	15718 <dcgettext@plt>
   5aed4:	mov	r2, r5
   5aed8:	mov	r1, r9
   5aedc:	mov	r3, r0
   5aee0:	mov	r0, r6
   5aee4:	bl	4873c <ftello64@plt+0x321fc>
   5aee8:	mov	r6, #0
   5aeec:	b	5ad70 <ftello64@plt+0x44830>
   5aef0:	add	r0, sp, #28
   5aef4:	bl	430d0 <ftello64@plt+0x2cb90>
   5aef8:	ldr	r1, [sp, #4]
   5aefc:	add	r0, sp, #29
   5af00:	bl	15424 <strcmp@plt>
   5af04:	cmp	r0, #0
   5af08:	bne	5af18 <ftello64@plt+0x449d8>
   5af0c:	mov	r1, #1024	; 0x400
   5af10:	add	r0, sp, #12
   5af14:	bl	507f8 <ftello64@plt+0x3a2b8>
   5af18:	mov	r6, #1
   5af1c:	b	5ad70 <ftello64@plt+0x44830>
   5af20:	ldr	r3, [sp, #24]
   5af24:	cmp	r3, #0
   5af28:	bne	5adec <ftello64@plt+0x448ac>
   5af2c:	mov	r6, #1
   5af30:	b	5ad70 <ftello64@plt+0x44830>
   5af34:	ldrb	r3, [sp, #29]
   5af38:	cmp	r3, #9
   5af3c:	cmpne	r3, #32
   5af40:	addeq	r1, sp, #30
   5af44:	beq	5ade0 <ftello64@plt+0x448a0>
   5af48:	add	r0, sp, #28
   5af4c:	bl	430d0 <ftello64@plt+0x2cb90>
   5af50:	ldr	r3, [sp, #20]
   5af54:	cmp	r3, #0
   5af58:	bne	5af90 <ftello64@plt+0x44a50>
   5af5c:	ldr	r3, [sp, #24]
   5af60:	cmp	r3, #0
   5af64:	bne	5af90 <ftello64@plt+0x44a50>
   5af68:	ldrb	r3, [sp, #29]
   5af6c:	cmp	r3, #0
   5af70:	ldrbne	r1, [sp, #28]
   5af74:	beq	5aee8 <ftello64@plt+0x449a8>
   5af78:	cmp	r1, #32
   5af7c:	cmpne	r1, #9
   5af80:	addeq	r2, sp, #28
   5af84:	beq	5ae7c <ftello64@plt+0x4493c>
   5af88:	mov	r3, r1
   5af8c:	b	5ae8c <ftello64@plt+0x4494c>
   5af90:	cmp	r7, #0
   5af94:	mov	r0, r4
   5af98:	beq	5b044 <ftello64@plt+0x44b04>
   5af9c:	bl	16000 <fclose@plt>
   5afa0:	ldr	r3, [sp, #20]
   5afa4:	cmp	r3, #0
   5afa8:	bne	5b030 <ftello64@plt+0x44af0>
   5afac:	ldr	r3, [sp, #24]
   5afb0:	cmp	r3, #0
   5afb4:	bne	5b030 <ftello64@plt+0x44af0>
   5afb8:	mov	r4, #0
   5afbc:	ldr	r3, [pc, #304]	; 5b0f4 <ftello64@plt+0x44bb4>
   5afc0:	ldr	r2, [sp, #284]	; 0x11c
   5afc4:	mov	r0, r4
   5afc8:	ldr	r3, [r3]
   5afcc:	cmp	r2, r3
   5afd0:	bne	5b0f0 <ftello64@plt+0x44bb0>
   5afd4:	add	sp, sp, #292	; 0x124
   5afd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5afdc:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5afe0:	mov	r2, #5
   5afe4:	ldr	r1, [pc, #284]	; 5b108 <ftello64@plt+0x44bc8>
   5afe8:	uxth	r6, r0
   5afec:	mov	r0, r7
   5aff0:	bl	15718 <dcgettext@plt>
   5aff4:	mov	r7, r0
   5aff8:	mov	r0, r6
   5affc:	bl	161e0 <gpg_strerror@plt>
   5b000:	mov	r2, r5
   5b004:	mov	r1, r9
   5b008:	mov	r3, r0
   5b00c:	mov	r0, r7
   5b010:	bl	487a0 <ftello64@plt+0x32260>
   5b014:	mov	r0, r4
   5b018:	bl	16000 <fclose@plt>
   5b01c:	ldr	r3, [sp, #20]
   5b020:	cmp	r3, #0
   5b024:	beq	5b0d0 <ftello64@plt+0x44b90>
   5b028:	cmp	r6, #0
   5b02c:	beq	5b064 <ftello64@plt+0x44b24>
   5b030:	mov	r1, #0
   5b034:	add	r0, sp, #12
   5b038:	bl	50a38 <ftello64@plt+0x3a4f8>
   5b03c:	bl	156a0 <gcry_free@plt>
   5b040:	b	5afb8 <ftello64@plt+0x44a78>
   5b044:	bl	155a4 <ferror@plt>
   5b048:	cmp	r0, #0
   5b04c:	bne	5afdc <ftello64@plt+0x44a9c>
   5b050:	mov	r0, r4
   5b054:	bl	16000 <fclose@plt>
   5b058:	ldr	r3, [sp, #20]
   5b05c:	cmp	r3, #0
   5b060:	beq	5b0e0 <ftello64@plt+0x44ba0>
   5b064:	mov	r2, #1
   5b068:	ldr	r1, [pc, #156]	; 5b10c <ftello64@plt+0x44bcc>
   5b06c:	add	r0, sp, #12
   5b070:	bl	508a8 <ftello64@plt+0x3a368>
   5b074:	add	r0, sp, #12
   5b078:	mov	r1, #0
   5b07c:	bl	50a38 <ftello64@plt+0x3a4f8>
   5b080:	mov	r4, r0
   5b084:	b	5afbc <ftello64@plt+0x44a7c>
   5b088:	bl	15e20 <__errno_location@plt>
   5b08c:	ldr	r3, [r0]
   5b090:	cmp	r3, #2
   5b094:	beq	5afb8 <ftello64@plt+0x44a78>
   5b098:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5b09c:	mov	r2, #5
   5b0a0:	ldr	r1, [pc, #104]	; 5b110 <ftello64@plt+0x44bd0>
   5b0a4:	mov	r6, r0
   5b0a8:	mov	r0, r4
   5b0ac:	bl	15718 <dcgettext@plt>
   5b0b0:	mov	r5, r0
   5b0b4:	uxth	r0, r6
   5b0b8:	bl	161e0 <gpg_strerror@plt>
   5b0bc:	mov	r1, r9
   5b0c0:	mov	r2, r0
   5b0c4:	mov	r0, r5
   5b0c8:	bl	487a0 <ftello64@plt+0x32260>
   5b0cc:	b	5afbc <ftello64@plt+0x44a7c>
   5b0d0:	ldr	r3, [sp, #24]
   5b0d4:	cmp	r3, #0
   5b0d8:	bne	5b028 <ftello64@plt+0x44ae8>
   5b0dc:	b	5afb8 <ftello64@plt+0x44a78>
   5b0e0:	ldr	r3, [sp, #24]
   5b0e4:	cmp	r3, #0
   5b0e8:	bne	5b064 <ftello64@plt+0x44b24>
   5b0ec:	b	5afb8 <ftello64@plt+0x44a78>
   5b0f0:	bl	15748 <__stack_chk_fail@plt>
   5b0f4:	andeq	pc, r7, r8, lsl #15
   5b0f8:	andeq	r6, r6, r4, ror sp
   5b0fc:	andeq	lr, r6, ip, asr #17
   5b100:	strdeq	ip, [r6], -r4
   5b104:	andeq	lr, r6, r4, ror #17
   5b108:	strdeq	lr, [r6], -ip
   5b10c:			; <UNDEFINED> instruction: 0x0006abbc
   5b110:	ldrdeq	pc, [r5], -r4
   5b114:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5b118:	mov	r6, r0
   5b11c:	mov	r0, r3
   5b120:	mov	r5, r1
   5b124:	mov	r9, r3
   5b128:	mov	r7, r2
   5b12c:	bl	15cb8 <strlen@plt>
   5b130:	mov	r4, r0
   5b134:	mov	r0, r5
   5b138:	bl	15cb8 <strlen@plt>
   5b13c:	add	r0, r4, r0
   5b140:	add	r0, r0, #11
   5b144:	bl	15364 <gcry_malloc@plt>
   5b148:	subs	r8, r0, #0
   5b14c:	moveq	sl, r8
   5b150:	beq	5b1d4 <ftello64@plt+0x44c94>
   5b154:	mov	r1, r9
   5b158:	bl	156e8 <stpcpy@plt>
   5b15c:	ldr	r3, [pc, #260]	; 5b268 <ftello64@plt+0x44d28>
   5b160:	mov	r1, #95	; 0x5f
   5b164:	ldrh	r2, [r3, #4]
   5b168:	mov	r9, r0
   5b16c:	mov	r4, r0
   5b170:	ldr	r0, [r3]
   5b174:	ldrb	r3, [r3, #6]
   5b178:	str	r0, [r9]
   5b17c:	strh	r2, [r9, #4]
   5b180:	mov	r0, r5
   5b184:	strb	r3, [r4, #6]!
   5b188:	bl	15d24 <strchr@plt>
   5b18c:	cmp	r0, #0
   5b190:	beq	5b1dc <ftello64@plt+0x44c9c>
   5b194:	mov	r1, r5
   5b198:	mov	r0, r4
   5b19c:	bl	156e8 <stpcpy@plt>
   5b1a0:	ldr	r2, [pc, #196]	; 5b26c <ftello64@plt+0x44d2c>
   5b1a4:	mov	r1, r8
   5b1a8:	mov	r3, r0
   5b1ac:	ldr	r0, [r2]
   5b1b0:	ldrb	r2, [r2, #4]
   5b1b4:	str	r0, [r3]
   5b1b8:	mov	r0, r6
   5b1bc:	strb	r2, [r3, #4]
   5b1c0:	bl	5ad1c <ftello64@plt+0x447dc>
   5b1c4:	subs	sl, r0, #0
   5b1c8:	beq	5b1dc <ftello64@plt+0x44c9c>
   5b1cc:	mov	r0, r8
   5b1d0:	bl	156a0 <gcry_free@plt>
   5b1d4:	mov	r0, sl
   5b1d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5b1dc:	ldrb	r3, [r5]
   5b1e0:	cmp	r3, #0
   5b1e4:	beq	5b248 <ftello64@plt+0x44d08>
   5b1e8:	cmp	r3, #95	; 0x5f
   5b1ec:	mov	r2, r4
   5b1f0:	beq	5b20c <ftello64@plt+0x44ccc>
   5b1f4:	mov	r1, r5
   5b1f8:	strb	r3, [r2], #1
   5b1fc:	ldrb	r3, [r1, #1]!
   5b200:	cmp	r3, #0
   5b204:	cmpne	r3, #95	; 0x5f
   5b208:	bne	5b1f8 <ftello64@plt+0x44cb8>
   5b20c:	ldr	r3, [pc, #88]	; 5b26c <ftello64@plt+0x44d2c>
   5b210:	mov	r1, r8
   5b214:	ldr	r0, [r3]
   5b218:	ldrb	r3, [r3, #4]
   5b21c:	str	r0, [r2]
   5b220:	mov	r0, r6
   5b224:	strb	r3, [r2, #4]
   5b228:	bl	5ad1c <ftello64@plt+0x447dc>
   5b22c:	subs	sl, r0, #0
   5b230:	bne	5b1cc <ftello64@plt+0x44c8c>
   5b234:	cmp	r7, #0
   5b238:	beq	5b248 <ftello64@plt+0x44d08>
   5b23c:	ldrb	r3, [r5]
   5b240:	cmp	r3, #0
   5b244:	bne	5b1cc <ftello64@plt+0x44c8c>
   5b248:	ldr	r3, [pc, #32]	; 5b270 <ftello64@plt+0x44d30>
   5b24c:	mov	r1, r8
   5b250:	ldr	r0, [r3]
   5b254:	str	r0, [r9, #6]
   5b258:	mov	r0, r6
   5b25c:	bl	5ad1c <ftello64@plt+0x447dc>
   5b260:	mov	sl, r0
   5b264:	b	5b1cc <ftello64@plt+0x44c8c>
   5b268:	andeq	lr, r6, r0, lsr #18
   5b26c:			; <UNDEFINED> instruction: 0x0005fcb4
   5b270:	andeq	lr, r6, r8, lsr #18
   5b274:	push	{r4, r5, r6, r7, r8, lr}
   5b278:	mov	r4, r0
   5b27c:	ldr	r5, [pc, #268]	; 5b390 <ftello64@plt+0x44e50>
   5b280:	mov	r7, r1
   5b284:	ldr	r6, [r5]
   5b288:	cmp	r6, #0
   5b28c:	beq	5b308 <ftello64@plt+0x44dc8>
   5b290:	cmp	r4, #0
   5b294:	beq	5b2fc <ftello64@plt+0x44dbc>
   5b298:	ldrb	r3, [r4]
   5b29c:	cmp	r3, #0
   5b2a0:	beq	5b2fc <ftello64@plt+0x44dbc>
   5b2a4:	ldr	r6, [r5]
   5b2a8:	bl	4c940 <ftello64@plt+0x36400>
   5b2ac:	mov	r1, r6
   5b2b0:	mov	r2, r7
   5b2b4:	mov	r3, r0
   5b2b8:	mov	r0, r4
   5b2bc:	bl	5b114 <ftello64@plt+0x44bd4>
   5b2c0:	subs	r6, r0, #0
   5b2c4:	beq	5b2d8 <ftello64@plt+0x44d98>
   5b2c8:	mov	r0, r6
   5b2cc:	bl	430d0 <ftello64@plt+0x2cb90>
   5b2d0:	mov	r0, r6
   5b2d4:	pop	{r4, r5, r6, r7, r8, pc}
   5b2d8:	ldr	r5, [r5]
   5b2dc:	bl	4c964 <ftello64@plt+0x36424>
   5b2e0:	mov	r2, r7
   5b2e4:	mov	r1, r5
   5b2e8:	mov	r3, r0
   5b2ec:	mov	r0, r4
   5b2f0:	bl	5b114 <ftello64@plt+0x44bd4>
   5b2f4:	subs	r6, r0, #0
   5b2f8:	bne	5b2c8 <ftello64@plt+0x44d88>
   5b2fc:	mov	r6, #0
   5b300:	mov	r0, r6
   5b304:	pop	{r4, r5, r6, r7, r8, pc}
   5b308:	bl	5e788 <ftello64@plt+0x48248>
   5b30c:	bl	16498 <gcry_strdup@plt>
   5b310:	cmp	r0, #0
   5b314:	beq	5b384 <ftello64@plt+0x44e44>
   5b318:	ldrb	r3, [r0]
   5b31c:	cmp	r3, #0
   5b320:	movne	ip, r6
   5b324:	movne	r1, r0
   5b328:	bne	5b33c <ftello64@plt+0x44dfc>
   5b32c:	b	5b37c <ftello64@plt+0x44e3c>
   5b330:	ldrb	r3, [r1, #1]!
   5b334:	cmp	r3, #0
   5b338:	beq	5b37c <ftello64@plt+0x44e3c>
   5b33c:	sub	r2, r3, #46	; 0x2e
   5b340:	cmp	r3, #64	; 0x40
   5b344:	cmpne	r2, #1
   5b348:	movls	r2, #1
   5b34c:	movhi	r2, #0
   5b350:	strbls	ip, [r1]
   5b354:	bls	5b330 <ftello64@plt+0x44df0>
   5b358:	cmp	r3, #95	; 0x5f
   5b35c:	bne	5b330 <ftello64@plt+0x44df0>
   5b360:	cmp	r6, #0
   5b364:	strbne	r2, [r1]
   5b368:	ldrb	r3, [r1, #1]!
   5b36c:	addne	r6, r6, #1
   5b370:	moveq	r6, #1
   5b374:	cmp	r3, #0
   5b378:	bne	5b33c <ftello64@plt+0x44dfc>
   5b37c:	str	r0, [r5]
   5b380:	b	5b290 <ftello64@plt+0x44d50>
   5b384:	ldr	r3, [pc, #8]	; 5b394 <ftello64@plt+0x44e54>
   5b388:	str	r3, [r5]
   5b38c:	b	5b290 <ftello64@plt+0x44d50>
   5b390:	andeq	r0, r8, ip, lsl #30
   5b394:			; <UNDEFINED> instruction: 0x0006abbc
   5b398:	ldrb	r3, [r0]
   5b39c:	cmp	r3, #9
   5b3a0:	cmpne	r3, #32
   5b3a4:	bne	5b3b8 <ftello64@plt+0x44e78>
   5b3a8:	ldrb	r3, [r0, #1]!
   5b3ac:	cmp	r3, #9
   5b3b0:	cmpne	r3, #32
   5b3b4:	beq	5b3a8 <ftello64@plt+0x44e68>
   5b3b8:	cmp	r3, #45	; 0x2d
   5b3bc:	bxne	lr
   5b3c0:	ldrb	r3, [r0, #1]
   5b3c4:	cmp	r3, #45	; 0x2d
   5b3c8:	bxne	lr
   5b3cc:	add	r2, r0, #1
   5b3d0:	b	5b3d8 <ftello64@plt+0x44e98>
   5b3d4:	ldrb	r3, [r2, #1]!
   5b3d8:	cmp	r3, #0
   5b3dc:	mov	r0, r2
   5b3e0:	bxeq	lr
   5b3e4:	cmp	r3, #32
   5b3e8:	cmpne	r3, #9
   5b3ec:	bne	5b3d4 <ftello64@plt+0x44e94>
   5b3f0:	cmp	r3, #9
   5b3f4:	cmpne	r3, #32
   5b3f8:	bne	5b3b8 <ftello64@plt+0x44e78>
   5b3fc:	ldrb	r3, [r0, #1]!
   5b400:	cmp	r3, #9
   5b404:	cmpne	r3, #32
   5b408:	beq	5b3fc <ftello64@plt+0x44ebc>
   5b40c:	cmp	r3, #45	; 0x2d
   5b410:	beq	5b3c0 <ftello64@plt+0x44e80>
   5b414:	bx	lr
   5b418:	push	{r4, r5, r6, lr}
   5b41c:	mov	r5, r0
   5b420:	mov	r6, r1
   5b424:	bl	15310 <strstr@plt>
   5b428:	subs	r4, r0, #0
   5b42c:	beq	5b47c <ftello64@plt+0x44f3c>
   5b430:	mov	r0, r5
   5b434:	bl	5b398 <ftello64@plt+0x44e58>
   5b438:	cmp	r4, r0
   5b43c:	bcs	5b47c <ftello64@plt+0x44f3c>
   5b440:	cmp	r5, r4
   5b444:	beq	5b460 <ftello64@plt+0x44f20>
   5b448:	ldrb	r0, [r4, #-1]
   5b44c:	cmp	r0, #9
   5b450:	cmpne	r0, #32
   5b454:	moveq	r0, #1
   5b458:	movne	r0, #0
   5b45c:	popne	{r4, r5, r6, pc}
   5b460:	mov	r0, r6
   5b464:	bl	15cb8 <strlen@plt>
   5b468:	ldrb	r0, [r4, r0]
   5b46c:	tst	r0, #223	; 0xdf
   5b470:	bne	5b484 <ftello64@plt+0x44f44>
   5b474:	mov	r0, #1
   5b478:	pop	{r4, r5, r6, pc}
   5b47c:	mov	r0, #0
   5b480:	pop	{r4, r5, r6, pc}
   5b484:	sub	r0, r0, #9
   5b488:	clz	r0, r0
   5b48c:	lsr	r0, r0, #5
   5b490:	pop	{r4, r5, r6, pc}
   5b494:	ldrb	r3, [r1]
   5b498:	cmp	r3, #45	; 0x2d
   5b49c:	bne	5b4bc <ftello64@plt+0x44f7c>
   5b4a0:	push	{r4, r5, r6, r7, r8, lr}
   5b4a4:	mov	r7, r1
   5b4a8:	ldrb	r3, [r1, #1]
   5b4ac:	cmp	r3, #45	; 0x2d
   5b4b0:	beq	5b4c4 <ftello64@plt+0x44f84>
   5b4b4:	mov	r0, #0
   5b4b8:	pop	{r4, r5, r6, r7, r8, pc}
   5b4bc:	mov	r0, #0
   5b4c0:	bx	lr
   5b4c4:	ldrb	r3, [r1, #2]
   5b4c8:	mov	r6, r0
   5b4cc:	ands	r0, r3, #223	; 0xdf
   5b4d0:	popeq	{r4, r5, r6, r7, r8, pc}
   5b4d4:	cmp	r3, #9
   5b4d8:	beq	5b4b4 <ftello64@plt+0x44f74>
   5b4dc:	mov	r0, r1
   5b4e0:	bl	15cb8 <strlen@plt>
   5b4e4:	ldrb	r4, [r6]
   5b4e8:	mov	r8, r0
   5b4ec:	cmp	r4, #45	; 0x2d
   5b4f0:	bne	5b4b4 <ftello64@plt+0x44f74>
   5b4f4:	ldrb	r4, [r6, #1]
   5b4f8:	cmp	r4, #45	; 0x2d
   5b4fc:	bne	5b4b4 <ftello64@plt+0x44f74>
   5b500:	add	r3, r6, #1
   5b504:	b	5b518 <ftello64@plt+0x44fd8>
   5b508:	cmp	r4, #32
   5b50c:	cmpne	r4, #9
   5b510:	beq	5b550 <ftello64@plt+0x45010>
   5b514:	ldrb	r4, [r3, #1]!
   5b518:	cmp	r4, #0
   5b51c:	mov	r5, r3
   5b520:	bne	5b508 <ftello64@plt+0x44fc8>
   5b524:	sub	r3, r3, r6
   5b528:	cmp	r8, r3
   5b52c:	bne	5b4b4 <ftello64@plt+0x44f74>
   5b530:	mov	r0, r6
   5b534:	mov	r2, r8
   5b538:	mov	r1, r7
   5b53c:	bl	16438 <strncmp@plt>
   5b540:	cmp	r0, #0
   5b544:	bne	5b570 <ftello64@plt+0x45030>
   5b548:	mov	r0, #1
   5b54c:	pop	{r4, r5, r6, r7, r8, pc}
   5b550:	sub	r3, r3, r6
   5b554:	cmp	r3, r8
   5b558:	bne	5b564 <ftello64@plt+0x45024>
   5b55c:	b	5b578 <ftello64@plt+0x45038>
   5b560:	ldrb	r4, [r5, #1]!
   5b564:	cmp	r4, #9
   5b568:	cmpne	r4, #32
   5b56c:	beq	5b560 <ftello64@plt+0x45020>
   5b570:	mov	r6, r5
   5b574:	b	5b4ec <ftello64@plt+0x44fac>
   5b578:	mov	r0, r6
   5b57c:	mov	r2, r8
   5b580:	mov	r1, r7
   5b584:	bl	16438 <strncmp@plt>
   5b588:	cmp	r0, #0
   5b58c:	bne	5b564 <ftello64@plt+0x45024>
   5b590:	b	5b548 <ftello64@plt+0x45008>
   5b594:	push	{r4, r5, r6, lr}
   5b598:	mov	r5, r0
   5b59c:	mov	r6, r1
   5b5a0:	bl	15310 <strstr@plt>
   5b5a4:	subs	r4, r0, #0
   5b5a8:	beq	5b5e4 <ftello64@plt+0x450a4>
   5b5ac:	cmp	r5, r4
   5b5b0:	beq	5b5d0 <ftello64@plt+0x45090>
   5b5b4:	ldrb	r3, [r4, #-1]
   5b5b8:	cmp	r3, #9
   5b5bc:	cmpne	r3, #32
   5b5c0:	movne	r3, #0
   5b5c4:	moveq	r3, #1
   5b5c8:	movne	r4, r3
   5b5cc:	bne	5b5e4 <ftello64@plt+0x450a4>
   5b5d0:	mov	r0, r6
   5b5d4:	bl	15cb8 <strlen@plt>
   5b5d8:	ldrb	r3, [r4, r0]!
   5b5dc:	tst	r3, #223	; 0xdf
   5b5e0:	bne	5b5ec <ftello64@plt+0x450ac>
   5b5e4:	mov	r0, r4
   5b5e8:	pop	{r4, r5, r6, pc}
   5b5ec:	cmp	r3, #61	; 0x3d
   5b5f0:	cmpne	r3, #9
   5b5f4:	movne	r4, #0
   5b5f8:	mov	r0, r4
   5b5fc:	pop	{r4, r5, r6, pc}
   5b600:	push	{r4, r5, r6, lr}
   5b604:	mov	r5, r0
   5b608:	mov	r6, r1
   5b60c:	bl	15310 <strstr@plt>
   5b610:	subs	r4, r0, #0
   5b614:	beq	5b6b4 <ftello64@plt+0x45174>
   5b618:	mov	r0, r5
   5b61c:	bl	5b398 <ftello64@plt+0x44e58>
   5b620:	cmp	r4, r0
   5b624:	bcs	5b6b0 <ftello64@plt+0x45170>
   5b628:	cmp	r5, r4
   5b62c:	beq	5b640 <ftello64@plt+0x45100>
   5b630:	ldrb	r3, [r4, #-1]
   5b634:	cmp	r3, #9
   5b638:	cmpne	r3, #32
   5b63c:	bne	5b6b0 <ftello64@plt+0x45170>
   5b640:	mov	r0, r6
   5b644:	bl	15cb8 <strlen@plt>
   5b648:	ldrb	r3, [r4, r0]
   5b64c:	cmp	r3, #0
   5b650:	beq	5b6b0 <ftello64@plt+0x45170>
   5b654:	cmp	r3, #9
   5b658:	cmpne	r3, #32
   5b65c:	moveq	r2, #1
   5b660:	movne	r2, #0
   5b664:	cmp	r3, #61	; 0x3d
   5b668:	movne	r3, r2
   5b66c:	orreq	r3, r2, #1
   5b670:	cmp	r3, #0
   5b674:	beq	5b6b0 <ftello64@plt+0x45170>
   5b678:	add	r0, r0, #1
   5b67c:	add	r5, r4, r0
   5b680:	mov	r0, r5
   5b684:	ldr	r1, [pc, #48]	; 5b6bc <ftello64@plt+0x4517c>
   5b688:	bl	164f8 <strspn@plt>
   5b68c:	ldrb	r3, [r5, r0]
   5b690:	add	r4, r5, r0
   5b694:	ands	r2, r3, #223	; 0xdf
   5b698:	moveq	r4, r2
   5b69c:	beq	5b6b4 <ftello64@plt+0x45174>
   5b6a0:	cmp	r3, #9
   5b6a4:	moveq	r4, #0
   5b6a8:	mov	r0, r4
   5b6ac:	pop	{r4, r5, r6, pc}
   5b6b0:	mov	r4, #0
   5b6b4:	mov	r0, r4
   5b6b8:	pop	{r4, r5, r6, pc}
   5b6bc:	ldrdeq	r9, [r6], -r8
   5b6c0:	ldr	r3, [pc, #448]	; 5b888 <ftello64@plt+0x45348>
   5b6c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b6c8:	subs	fp, r2, #0
   5b6cc:	sub	sp, sp, #12
   5b6d0:	ldr	r2, [r3]
   5b6d4:	str	r2, [sp, #4]
   5b6d8:	beq	5b810 <ftello64@plt+0x452d0>
   5b6dc:	ldr	r4, [r0, #8]
   5b6e0:	mov	sl, r0
   5b6e4:	cmp	r4, #0
   5b6e8:	mov	r5, r1
   5b6ec:	ldr	r6, [r0]
   5b6f0:	beq	5b830 <ftello64@plt+0x452f0>
   5b6f4:	ldr	r4, [r0, #16]
   5b6f8:	ldr	r7, [r0, #20]
   5b6fc:	cmp	r4, #0
   5b700:	ble	5b720 <ftello64@plt+0x451e0>
   5b704:	add	r1, r0, #24
   5b708:	add	r2, r1, r4
   5b70c:	mov	r0, sp
   5b710:	ldrb	ip, [r1], #1
   5b714:	cmp	r1, r2
   5b718:	strb	ip, [r0], #1
   5b71c:	bne	5b710 <ftello64@plt+0x451d0>
   5b720:	add	fp, r5, fp
   5b724:	ldr	r8, [pc, #352]	; 5b88c <ftello64@plt+0x4534c>
   5b728:	sub	fp, fp, #1
   5b72c:	sub	r5, r5, #1
   5b730:	b	5b73c <ftello64@plt+0x451fc>
   5b734:	cmp	r5, fp
   5b738:	beq	5b7dc <ftello64@plt+0x4529c>
   5b73c:	ldrb	r1, [r5, #1]!
   5b740:	add	r3, sp, #8
   5b744:	add	r2, r3, r4
   5b748:	add	r4, r4, #1
   5b74c:	cmp	r4, #2
   5b750:	strb	r1, [r2, #-8]
   5b754:	ble	5b734 <ftello64@plt+0x451f4>
   5b758:	ldrb	r9, [sp]
   5b75c:	mov	r1, r6
   5b760:	add	r7, r7, #1
   5b764:	ldrb	r0, [r8, r9, lsr #2]
   5b768:	bl	159f4 <gpgrt_fputc@plt>
   5b76c:	ldrb	r4, [sp, #1]
   5b770:	lsl	r2, r9, #4
   5b774:	and	r2, r2, #48	; 0x30
   5b778:	mov	r1, r6
   5b77c:	orr	r2, r2, r4, lsr #4
   5b780:	lsl	r4, r4, #2
   5b784:	ldrb	r0, [r8, r2]
   5b788:	bl	159f4 <gpgrt_fputc@plt>
   5b78c:	ldrb	r9, [sp, #2]
   5b790:	and	r4, r4, #60	; 0x3c
   5b794:	mov	r1, r6
   5b798:	orr	r4, r4, r9, lsr #6
   5b79c:	ldrb	r0, [r8, r4]
   5b7a0:	bl	159f4 <gpgrt_fputc@plt>
   5b7a4:	and	r2, r9, #63	; 0x3f
   5b7a8:	mov	r1, r6
   5b7ac:	ldrb	r0, [r8, r2]
   5b7b0:	bl	159f4 <gpgrt_fputc@plt>
   5b7b4:	cmp	r7, #15
   5b7b8:	movle	r4, #0
   5b7bc:	ble	5b734 <ftello64@plt+0x451f4>
   5b7c0:	mov	r1, r6
   5b7c4:	ldr	r0, [pc, #196]	; 5b890 <ftello64@plt+0x45350>
   5b7c8:	mov	r7, #0
   5b7cc:	bl	16018 <gpgrt_fputs@plt>
   5b7d0:	cmp	r5, fp
   5b7d4:	mov	r4, r7
   5b7d8:	bne	5b73c <ftello64@plt+0x451fc>
   5b7dc:	cmp	r4, #0
   5b7e0:	ble	5b7f8 <ftello64@plt+0x452b8>
   5b7e4:	ldrb	r2, [sp]
   5b7e8:	cmp	r4, #2
   5b7ec:	strb	r2, [sl, #24]
   5b7f0:	ldrbeq	r2, [sp, #1]
   5b7f4:	strbeq	r2, [sl, #25]
   5b7f8:	str	r4, [sl, #16]
   5b7fc:	str	r7, [sl, #20]
   5b800:	mov	r0, r6
   5b804:	bl	1579c <gpgrt_ferror@plt>
   5b808:	cmp	r0, #0
   5b80c:	bne	5b878 <ftello64@plt+0x45338>
   5b810:	mov	r0, #0
   5b814:	ldr	r3, [pc, #108]	; 5b888 <ftello64@plt+0x45348>
   5b818:	ldr	r2, [sp, #4]
   5b81c:	ldr	r3, [r3]
   5b820:	cmp	r2, r3
   5b824:	bne	5b884 <ftello64@plt+0x45344>
   5b828:	add	sp, sp, #12
   5b82c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5b830:	ldr	r2, [r0, #4]
   5b834:	cmp	r2, #0
   5b838:	beq	5b860 <ftello64@plt+0x45320>
   5b83c:	mov	r1, r6
   5b840:	ldr	r0, [pc, #76]	; 5b894 <ftello64@plt+0x45354>
   5b844:	bl	16018 <gpgrt_fputs@plt>
   5b848:	mov	r1, r6
   5b84c:	ldr	r0, [sl, #4]
   5b850:	bl	16018 <gpgrt_fputs@plt>
   5b854:	mov	r1, r6
   5b858:	ldr	r0, [pc, #56]	; 5b898 <ftello64@plt+0x45358>
   5b85c:	bl	16018 <gpgrt_fputs@plt>
   5b860:	mov	r7, #0
   5b864:	mov	r2, #1
   5b868:	str	r2, [sl, #8]
   5b86c:	str	r7, [sl, #16]
   5b870:	str	r7, [sl, #20]
   5b874:	b	5b720 <ftello64@plt+0x451e0>
   5b878:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5b87c:	uxth	r0, r0
   5b880:	b	5b814 <ftello64@plt+0x452d4>
   5b884:	bl	15748 <__stack_chk_fail@plt>
   5b888:	andeq	pc, r7, r8, lsl #15
   5b88c:	strdeq	r0, [r8], -ip
   5b890:	strdeq	ip, [r6], -r4
   5b894:	andeq	lr, r6, ip, lsr #20
   5b898:	andeq	lr, r6, r8, lsr sl
   5b89c:	push	{r4, r5, r6, r7, r8, lr}
   5b8a0:	mov	r4, #0
   5b8a4:	subs	r5, r1, #0
   5b8a8:	str	r4, [r3]
   5b8ac:	beq	5b924 <ftello64@plt+0x453e4>
   5b8b0:	cmp	r2, #0
   5b8b4:	mov	r8, r3
   5b8b8:	mov	r6, r0
   5b8bc:	mov	r7, r2
   5b8c0:	bne	5b8d8 <ftello64@plt+0x45398>
   5b8c4:	b	5b91c <ftello64@plt+0x453dc>
   5b8c8:	add	r4, r4, #1
   5b8cc:	cmp	r7, r4
   5b8d0:	strb	r0, [r5], #1
   5b8d4:	beq	5b910 <ftello64@plt+0x453d0>
   5b8d8:	ldr	r0, [r6]
   5b8dc:	bl	15f7c <gpgrt_fgetc@plt>
   5b8e0:	cmn	r0, #1
   5b8e4:	bne	5b8c8 <ftello64@plt+0x45388>
   5b8e8:	mov	r3, #1
   5b8ec:	str	r3, [r6, #1080]	; 0x438
   5b8f0:	ldr	r0, [r6]
   5b8f4:	bl	1579c <gpgrt_ferror@plt>
   5b8f8:	cmp	r4, #0
   5b8fc:	clz	r0, r0
   5b900:	lsr	r0, r0, #5
   5b904:	moveq	r0, #0
   5b908:	cmp	r0, #0
   5b90c:	beq	5b924 <ftello64@plt+0x453e4>
   5b910:	mov	r0, #0
   5b914:	str	r4, [r8]
   5b918:	pop	{r4, r5, r6, r7, r8, pc}
   5b91c:	mov	r4, r2
   5b920:	b	5b910 <ftello64@plt+0x453d0>
   5b924:	mvn	r0, #0
   5b928:	pop	{r4, r5, r6, r7, r8, pc}
   5b92c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b930:	subs	sl, r1, #0
   5b934:	mov	r1, #0
   5b938:	str	r1, [r3]
   5b93c:	beq	5bea4 <ftello64@plt+0x45964>
   5b940:	mov	fp, r3
   5b944:	ldr	r3, [r0, #1028]	; 0x404
   5b948:	mov	r9, r2
   5b94c:	cmp	r3, #0
   5b950:	mov	r4, r0
   5b954:	beq	5b9c4 <ftello64@plt+0x45484>
   5b958:	ldr	r3, [r4, #1060]	; 0x424
   5b95c:	cmp	r3, #0
   5b960:	ldrne	r3, [r4, #1064]	; 0x428
   5b964:	bne	5ba48 <ftello64@plt+0x45508>
   5b968:	ldr	r3, [r4, #1048]	; 0x418
   5b96c:	cmp	r3, #0
   5b970:	bne	5ba9c <ftello64@plt+0x4555c>
   5b974:	ldr	r2, [r4, #1052]	; 0x41c
   5b978:	cmp	r2, #0
   5b97c:	beq	5beb4 <ftello64@plt+0x45974>
   5b980:	ldr	r5, [r4, #1036]	; 0x40c
   5b984:	str	r3, [r4, #1032]	; 0x408
   5b988:	cmp	r5, #0
   5b98c:	str	r3, [r4, #1028]	; 0x404
   5b990:	beq	5b9c4 <ftello64@plt+0x45484>
   5b994:	mov	r2, #11
   5b998:	ldr	r1, [pc, #1472]	; 5bf60 <ftello64@plt+0x45a20>
   5b99c:	add	r0, r4, #4
   5b9a0:	bl	16438 <strncmp@plt>
   5b9a4:	cmp	r0, #0
   5b9a8:	bne	5b9c4 <ftello64@plt+0x45484>
   5b9ac:	mov	r2, #4
   5b9b0:	ldr	r1, [pc, #1452]	; 5bf64 <ftello64@plt+0x45a24>
   5b9b4:	add	r0, r4, #15
   5b9b8:	bl	16438 <strncmp@plt>
   5b9bc:	cmp	r0, #0
   5b9c0:	bne	5bb3c <ftello64@plt+0x455fc>
   5b9c4:	ldr	r3, [r4, #1040]	; 0x410
   5b9c8:	mov	r2, #0
   5b9cc:	add	r3, r3, #1
   5b9d0:	mov	r5, r2
   5b9d4:	add	r6, r4, #3
   5b9d8:	str	r3, [r4, #1040]	; 0x410
   5b9dc:	str	r2, [r4, #1036]	; 0x40c
   5b9e0:	b	5b9fc <ftello64@plt+0x454bc>
   5b9e4:	cmp	r0, #10
   5b9e8:	add	r5, r5, #1
   5b9ec:	strb	r0, [r6, #1]!
   5b9f0:	beq	5bc70 <ftello64@plt+0x45730>
   5b9f4:	cmp	r5, #1024	; 0x400
   5b9f8:	beq	5bc78 <ftello64@plt+0x45738>
   5b9fc:	ldr	r0, [r4]
   5ba00:	bl	15f7c <gpgrt_fgetc@plt>
   5ba04:	cmn	r0, #1
   5ba08:	bne	5b9e4 <ftello64@plt+0x454a4>
   5ba0c:	mov	r3, #1
   5ba10:	str	r3, [r4, #1080]	; 0x438
   5ba14:	ldr	r0, [r4]
   5ba18:	bl	1579c <gpgrt_ferror@plt>
   5ba1c:	cmp	r0, #0
   5ba20:	bne	5bea4 <ftello64@plt+0x45964>
   5ba24:	cmp	r5, #0
   5ba28:	str	r5, [r4, #1028]	; 0x404
   5ba2c:	beq	5bea4 <ftello64@plt+0x45964>
   5ba30:	mov	r3, #0
   5ba34:	str	r3, [r4, #1032]	; 0x408
   5ba38:	ldr	r3, [r4, #1060]	; 0x424
   5ba3c:	cmp	r3, #0
   5ba40:	ldrne	r3, [r4, #1064]	; 0x428
   5ba44:	beq	5b968 <ftello64@plt+0x45428>
   5ba48:	cmp	r3, #0
   5ba4c:	ldrne	r5, [r4, #1036]	; 0x40c
   5ba50:	bne	5bb54 <ftello64@plt+0x45614>
   5ba54:	ldr	r8, [r4, #1068]	; 0x42c
   5ba58:	cmp	r8, #0
   5ba5c:	bne	5bb5c <ftello64@plt+0x4561c>
   5ba60:	cmp	r9, #0
   5ba64:	ldr	r3, [r4, #1032]	; 0x408
   5ba68:	ldr	r1, [r4, #1028]	; 0x404
   5ba6c:	beq	5bf58 <ftello64@plt+0x45a18>
   5ba70:	cmp	r3, r1
   5ba74:	sublt	r0, r9, #1
   5ba78:	addlt	r0, sl, r0
   5ba7c:	sublt	r2, sl, #1
   5ba80:	rsblt	sl, sl, #2
   5ba84:	blt	5bd0c <ftello64@plt+0x457cc>
   5ba88:	cmp	r1, r3
   5ba8c:	moveq	r3, #0
   5ba90:	streq	r3, [r4, #1032]	; 0x408
   5ba94:	streq	r3, [r4, #1028]	; 0x404
   5ba98:	b	5bb74 <ftello64@plt+0x45634>
   5ba9c:	ldr	r3, [r4, #1040]	; 0x410
   5baa0:	ldr	r5, [r4, #1036]	; 0x40c
   5baa4:	cmp	r3, #1
   5baa8:	beq	5bbc0 <ftello64@plt+0x45680>
   5baac:	cmp	r5, #0
   5bab0:	bne	5bcb4 <ftello64@plt+0x45774>
   5bab4:	ldr	r3, [r4, #1076]	; 0x434
   5bab8:	cmp	r3, #1
   5babc:	beq	5bc38 <ftello64@plt+0x456f8>
   5bac0:	cmp	r3, #2
   5bac4:	bne	5bb84 <ftello64@plt+0x45644>
   5bac8:	ldr	r3, [r4, #1028]	; 0x404
   5bacc:	mov	r2, #0
   5bad0:	cmp	r3, #19
   5bad4:	str	r2, [r4, #1076]	; 0x434
   5bad8:	ble	5bb84 <ftello64@plt+0x45644>
   5badc:	add	r5, r4, #4
   5bae0:	add	r6, r4, #5
   5bae4:	ldr	r7, [pc, #1148]	; 5bf68 <ftello64@plt+0x45a28>
   5bae8:	add	r8, r5, r3
   5baec:	add	r6, r6, r3
   5baf0:	ldrb	r3, [r5], #1
   5baf4:	mov	r0, r7
   5baf8:	cmp	r3, #10
   5bafc:	mov	r1, r3
   5bb00:	sub	ip, r6, r5
   5bb04:	beq	5bb38 <ftello64@plt+0x455f8>
   5bb08:	cmp	ip, #1
   5bb0c:	movle	r2, #0
   5bb10:	movgt	r2, #1
   5bb14:	cmp	r3, #13
   5bb18:	movne	r2, #0
   5bb1c:	cmp	r2, #0
   5bb20:	bne	5bb94 <ftello64@plt+0x45654>
   5bb24:	bl	15d24 <strchr@plt>
   5bb28:	cmp	r0, #0
   5bb2c:	beq	5bb84 <ftello64@plt+0x45644>
   5bb30:	cmp	r5, r8
   5bb34:	bne	5baf0 <ftello64@plt+0x455b0>
   5bb38:	ldr	r5, [r4, #1036]	; 0x40c
   5bb3c:	mov	r2, #1
   5bb40:	mov	r3, #0
   5bb44:	str	r2, [r4, #1064]	; 0x428
   5bb48:	str	r2, [r4, #1060]	; 0x424
   5bb4c:	str	r3, [r4, #1092]	; 0x444
   5bb50:	str	r3, [r4, #1084]	; 0x43c
   5bb54:	cmp	r5, #0
   5bb58:	bne	5be64 <ftello64@plt+0x45924>
   5bb5c:	ldr	r8, [r4, #1072]	; 0x430
   5bb60:	cmp	r8, #0
   5bb64:	beq	5bd38 <ftello64@plt+0x457f8>
   5bb68:	mov	r8, #0
   5bb6c:	str	r8, [r4, #1032]	; 0x408
   5bb70:	str	r8, [r4, #1028]	; 0x404
   5bb74:	str	r8, [fp]
   5bb78:	mov	r0, #0
   5bb7c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5bb80:	beq	5beac <ftello64@plt+0x4596c>
   5bb84:	mov	r3, #0
   5bb88:	str	r3, [r4, #1032]	; 0x408
   5bb8c:	str	r3, [r4, #1028]	; 0x404
   5bb90:	b	5b9c4 <ftello64@plt+0x45484>
   5bb94:	ldrb	r3, [r5]
   5bb98:	mov	r1, #13
   5bb9c:	cmp	r3, #10
   5bba0:	beq	5bb38 <ftello64@plt+0x455f8>
   5bba4:	bl	15d24 <strchr@plt>
   5bba8:	cmp	r0, #0
   5bbac:	bne	5baf0 <ftello64@plt+0x455b0>
   5bbb0:	mov	r3, #0
   5bbb4:	str	r3, [r4, #1032]	; 0x408
   5bbb8:	str	r3, [r4, #1028]	; 0x404
   5bbbc:	b	5b9c4 <ftello64@plt+0x45484>
   5bbc0:	cmp	r5, #0
   5bbc4:	beq	5bf0c <ftello64@plt+0x459cc>
   5bbc8:	ldr	r6, [r4, #1028]	; 0x404
   5bbcc:	cmp	r6, #0
   5bbd0:	beq	5bbe0 <ftello64@plt+0x456a0>
   5bbd4:	ldrb	r3, [r4, #4]
   5bbd8:	cmp	r3, #48	; 0x30
   5bbdc:	beq	5bf0c <ftello64@plt+0x459cc>
   5bbe0:	add	r7, r4, #4
   5bbe4:	mov	r0, r7
   5bbe8:	mov	r2, #11
   5bbec:	ldr	r1, [pc, #876]	; 5bf60 <ftello64@plt+0x45a20>
   5bbf0:	bl	16438 <strncmp@plt>
   5bbf4:	cmp	r0, #0
   5bbf8:	bne	5bc80 <ftello64@plt+0x45740>
   5bbfc:	mov	r2, #4
   5bc00:	ldr	r1, [pc, #860]	; 5bf64 <ftello64@plt+0x45a24>
   5bc04:	add	r0, r4, #15
   5bc08:	bl	16438 <strncmp@plt>
   5bc0c:	cmp	r0, #0
   5bc10:	beq	5bc80 <ftello64@plt+0x45740>
   5bc14:	mov	r3, #0
   5bc18:	mov	r2, #1
   5bc1c:	str	r2, [r4, #1064]	; 0x428
   5bc20:	str	r2, [r4, #1060]	; 0x424
   5bc24:	str	r3, [r4, #1032]	; 0x408
   5bc28:	str	r3, [r4, #1028]	; 0x404
   5bc2c:	str	r3, [r4, #1092]	; 0x444
   5bc30:	str	r3, [r4, #1084]	; 0x43c
   5bc34:	b	5bb54 <ftello64@plt+0x45614>
   5bc38:	ldr	r3, [r4, #1028]	; 0x404
   5bc3c:	cmp	r3, #1
   5bc40:	ble	5bb80 <ftello64@plt+0x45640>
   5bc44:	ldrb	r3, [r4, #4]
   5bc48:	cmp	r3, #13
   5bc4c:	beq	5bce8 <ftello64@plt+0x457a8>
   5bc50:	cmp	r3, #10
   5bc54:	bne	5bb84 <ftello64@plt+0x45644>
   5bc58:	mov	r3, #0
   5bc5c:	mov	r2, #2
   5bc60:	str	r2, [r4, #1076]	; 0x434
   5bc64:	str	r3, [r4, #1032]	; 0x408
   5bc68:	str	r3, [r4, #1028]	; 0x404
   5bc6c:	b	5b9c4 <ftello64@plt+0x45484>
   5bc70:	mov	r3, #1
   5bc74:	str	r3, [r4, #1036]	; 0x40c
   5bc78:	str	r5, [r4, #1028]	; 0x404
   5bc7c:	b	5ba30 <ftello64@plt+0x454f0>
   5bc80:	cmp	r6, #12
   5bc84:	ble	5bab4 <ftello64@plt+0x45574>
   5bc88:	mov	r0, r7
   5bc8c:	mov	r2, #13
   5bc90:	ldr	r1, [pc, #724]	; 5bf6c <ftello64@plt+0x45a2c>
   5bc94:	bl	436e4 <ftello64@plt+0x2d1a4>
   5bc98:	cmp	r0, #0
   5bc9c:	bne	5bab4 <ftello64@plt+0x45574>
   5bca0:	mov	r3, #1
   5bca4:	str	r0, [r4, #1032]	; 0x408
   5bca8:	str	r0, [r4, #1028]	; 0x404
   5bcac:	str	r3, [r4, #1076]	; 0x434
   5bcb0:	b	5b9c4 <ftello64@plt+0x45484>
   5bcb4:	mov	r2, #11
   5bcb8:	ldr	r1, [pc, #672]	; 5bf60 <ftello64@plt+0x45a20>
   5bcbc:	add	r0, r4, #4
   5bcc0:	bl	16438 <strncmp@plt>
   5bcc4:	cmp	r0, #0
   5bcc8:	bne	5bab4 <ftello64@plt+0x45574>
   5bccc:	mov	r2, #4
   5bcd0:	ldr	r1, [pc, #652]	; 5bf64 <ftello64@plt+0x45a24>
   5bcd4:	add	r0, r4, #15
   5bcd8:	bl	16438 <strncmp@plt>
   5bcdc:	cmp	r0, #0
   5bce0:	beq	5bab4 <ftello64@plt+0x45574>
   5bce4:	b	5bc14 <ftello64@plt+0x456d4>
   5bce8:	ldrb	r3, [r4, #5]
   5bcec:	cmp	r3, #10
   5bcf0:	beq	5bc58 <ftello64@plt+0x45718>
   5bcf4:	mov	r3, #0
   5bcf8:	str	r3, [r4, #1032]	; 0x408
   5bcfc:	str	r3, [r4, #1028]	; 0x404
   5bd00:	b	5b9c4 <ftello64@plt+0x45484>
   5bd04:	cmp	r3, r1
   5bd08:	bge	5ba88 <ftello64@plt+0x45548>
   5bd0c:	add	r1, r4, r3
   5bd10:	add	r3, r3, #1
   5bd14:	str	r3, [r4, #1032]	; 0x408
   5bd18:	ldrb	r3, [r1, #4]
   5bd1c:	add	r8, sl, r2
   5bd20:	strb	r3, [r2, #1]!
   5bd24:	cmp	r2, r0
   5bd28:	ldr	r3, [r4, #1032]	; 0x408
   5bd2c:	ldr	r1, [r4, #1028]	; 0x404
   5bd30:	bne	5bd04 <ftello64@plt+0x457c4>
   5bd34:	b	5ba88 <ftello64@plt+0x45548>
   5bd38:	cmp	r9, #0
   5bd3c:	ldr	r7, [r4, #1084]	; 0x43c
   5bd40:	ldrb	r3, [r4, #1088]	; 0x440
   5bd44:	ldr	r2, [r4, #1032]	; 0x408
   5bd48:	ldr	r6, [r4, #1028]	; 0x404
   5bd4c:	beq	5bf50 <ftello64@plt+0x45a10>
   5bd50:	cmp	r2, r6
   5bd54:	bge	5be08 <ftello64@plt+0x458c8>
   5bd58:	mov	r5, r3
   5bd5c:	mov	r1, r6
   5bd60:	add	r3, r4, r2
   5bd64:	add	r2, r2, #1
   5bd68:	str	r2, [r4, #1032]	; 0x408
   5bd6c:	ldrb	r6, [r3, #4]
   5bd70:	cmp	r6, #32
   5bd74:	beq	5bdf0 <ftello64@plt+0x458b0>
   5bd78:	sub	r0, r6, #9
   5bd7c:	cmp	r6, #13
   5bd80:	cmpne	r0, #1
   5bd84:	movls	r0, #1
   5bd88:	movhi	r0, #0
   5bd8c:	bls	5bdf0 <ftello64@plt+0x458b0>
   5bd90:	cmp	r6, #61	; 0x3d
   5bd94:	beq	5bf28 <ftello64@plt+0x459e8>
   5bd98:	ldr	r3, [pc, #464]	; 5bf70 <ftello64@plt+0x45a30>
   5bd9c:	ldrb	r3, [r3, r6]
   5bda0:	cmp	r3, #255	; 0xff
   5bda4:	beq	5beec <ftello64@plt+0x459ac>
   5bda8:	cmp	r7, #3
   5bdac:	ldrls	pc, [pc, r7, lsl #2]
   5bdb0:	b	5bddc <ftello64@plt+0x4589c>
   5bdb4:	andeq	fp, r5, r8, asr lr
   5bdb8:	andeq	fp, r5, r8, asr #28
   5bdbc:	andeq	fp, r5, r4, lsr #28
   5bdc0:	andeq	fp, r5, r4, asr #27
   5bdc4:	and	r3, r3, #63	; 0x3f
   5bdc8:	orr	r5, r3, r5
   5bdcc:	strb	r5, [sl, r8]
   5bdd0:	ldr	r2, [r4, #1032]	; 0x408
   5bdd4:	ldr	r1, [r4, #1028]	; 0x404
   5bdd8:	add	r8, r8, #1
   5bddc:	add	r7, r7, #1
   5bde0:	rsbs	r3, r7, #0
   5bde4:	and	r3, r3, #3
   5bde8:	and	r7, r7, #3
   5bdec:	rsbpl	r7, r3, #0
   5bdf0:	cmp	r9, r8
   5bdf4:	bls	5be00 <ftello64@plt+0x458c0>
   5bdf8:	cmp	r2, r1
   5bdfc:	blt	5bd60 <ftello64@plt+0x45820>
   5be00:	mov	r3, r5
   5be04:	mov	r6, r1
   5be08:	cmp	r2, r6
   5be0c:	moveq	r2, #0
   5be10:	streq	r2, [r4, #1032]	; 0x408
   5be14:	streq	r2, [r4, #1028]	; 0x404
   5be18:	str	r7, [r4, #1084]	; 0x43c
   5be1c:	strb	r3, [r4, #1088]	; 0x440
   5be20:	b	5bb74 <ftello64@plt+0x45634>
   5be24:	lsl	r2, r3, #26
   5be28:	lsl	r3, r3, #6
   5be2c:	orr	r5, r5, r2, lsr #28
   5be30:	strb	r5, [sl, r8]
   5be34:	uxtb	r5, r3
   5be38:	add	r8, r8, #1
   5be3c:	ldr	r2, [r4, #1032]	; 0x408
   5be40:	ldr	r1, [r4, #1028]	; 0x404
   5be44:	b	5bddc <ftello64@plt+0x4589c>
   5be48:	lsl	r2, r3, #26
   5be4c:	lsl	r3, r3, #4
   5be50:	orr	r5, r5, r2, lsr #30
   5be54:	b	5be30 <ftello64@plt+0x458f0>
   5be58:	lsl	r3, r3, #2
   5be5c:	uxtb	r5, r3
   5be60:	b	5bddc <ftello64@plt+0x4589c>
   5be64:	mov	r2, #9
   5be68:	ldr	r1, [pc, #260]	; 5bf74 <ftello64@plt+0x45a34>
   5be6c:	add	r0, r4, #4
   5be70:	bl	16438 <strncmp@plt>
   5be74:	cmp	r0, #0
   5be78:	bne	5bb5c <ftello64@plt+0x4561c>
   5be7c:	ldr	r8, [r4, #1044]	; 0x414
   5be80:	str	r0, [r4, #1060]	; 0x424
   5be84:	cmp	r8, #0
   5be88:	str	r0, [r4, #1032]	; 0x408
   5be8c:	str	r0, [r4, #1028]	; 0x404
   5be90:	beq	5bb74 <ftello64@plt+0x45634>
   5be94:	mov	r3, #1
   5be98:	str	r0, [r4, #1048]	; 0x418
   5be9c:	str	r0, [r4, #1072]	; 0x430
   5bea0:	str	r3, [r4, #1052]	; 0x41c
   5bea4:	mvn	r0, #0
   5bea8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5beac:	ldrb	r3, [r4, #4]
   5beb0:	b	5bc50 <ftello64@plt+0x45710>
   5beb4:	ldr	r2, [r4, #1056]	; 0x420
   5beb8:	ldr	r3, [r4, #1064]	; 0x428
   5bebc:	cmp	r2, #0
   5bec0:	movne	r2, #1
   5bec4:	strne	r2, [r4, #1068]	; 0x42c
   5bec8:	cmp	r3, #0
   5becc:	mov	r2, #0
   5bed0:	mov	r1, #1
   5bed4:	str	r1, [r4, #1060]	; 0x424
   5bed8:	str	r2, [r4, #1092]	; 0x444
   5bedc:	str	r2, [r4, #1084]	; 0x43c
   5bee0:	ldrne	r5, [r4, #1036]	; 0x40c
   5bee4:	beq	5ba54 <ftello64@plt+0x45514>
   5bee8:	b	5bb54 <ftello64@plt+0x45614>
   5beec:	mov	r2, #5
   5bef0:	ldr	r1, [pc, #128]	; 5bf78 <ftello64@plt+0x45a38>
   5bef4:	bl	15718 <dcgettext@plt>
   5bef8:	mov	r1, r6
   5befc:	bl	487a0 <ftello64@plt+0x32260>
   5bf00:	ldr	r2, [r4, #1032]	; 0x408
   5bf04:	ldr	r1, [r4, #1028]	; 0x404
   5bf08:	b	5bdf0 <ftello64@plt+0x458b0>
   5bf0c:	mov	r3, #0
   5bf10:	mov	r2, #1
   5bf14:	str	r3, [r4, #1064]	; 0x428
   5bf18:	str	r3, [r4, #1092]	; 0x444
   5bf1c:	str	r3, [r4, #1084]	; 0x43c
   5bf20:	str	r2, [r4, #1060]	; 0x424
   5bf24:	b	5ba54 <ftello64@plt+0x45514>
   5bf28:	cmp	r7, #1
   5bf2c:	mov	r6, r1
   5bf30:	mov	r1, #1
   5bf34:	strbeq	r5, [sl, r8]
   5bf38:	mov	r3, r5
   5bf3c:	ldreq	r2, [r4, #1032]	; 0x408
   5bf40:	ldreq	r6, [r4, #1028]	; 0x404
   5bf44:	addeq	r8, r8, #1
   5bf48:	str	r1, [r4, #1072]	; 0x430
   5bf4c:	b	5be08 <ftello64@plt+0x458c8>
   5bf50:	mov	r8, r9
   5bf54:	b	5be08 <ftello64@plt+0x458c8>
   5bf58:	mov	r8, r9
   5bf5c:	b	5ba88 <ftello64@plt+0x45548>
   5bf60:	andeq	lr, r6, ip, lsr #20
   5bf64:	andeq	lr, r6, r0, asr #20
   5bf68:	strdeq	r0, [r8], -ip
   5bf6c:	andeq	lr, r6, r8, asr #20
   5bf70:	andeq	lr, r6, ip, lsr #18
   5bf74:	andeq	lr, r6, r8, asr sl
   5bf78:	andeq	lr, r6, r4, ror #20
   5bf7c:	cmp	r2, #0
   5bf80:	bne	5bf8c <ftello64@plt+0x45a4c>
   5bf84:	mov	r0, #0
   5bf88:	bx	lr
   5bf8c:	push	{r4, lr}
   5bf90:	mov	r3, #0
   5bf94:	ldr	r4, [r0]
   5bf98:	mov	r0, r4
   5bf9c:	bl	15394 <gpgrt_write@plt>
   5bfa0:	mov	r0, r4
   5bfa4:	bl	1579c <gpgrt_ferror@plt>
   5bfa8:	cmp	r0, #0
   5bfac:	bne	5bfb8 <ftello64@plt+0x45a78>
   5bfb0:	mov	r0, #0
   5bfb4:	pop	{r4, pc}
   5bfb8:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5bfbc:	uxth	r0, r0
   5bfc0:	pop	{r4, pc}
   5bfc4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5bfc8:	mov	r7, r3
   5bfcc:	ldr	r6, [pc, #312]	; 5c10c <ftello64@plt+0x45bcc>
   5bfd0:	sub	sp, sp, #8
   5bfd4:	mov	r8, #0
   5bfd8:	ldr	r3, [r6]
   5bfdc:	mov	r4, r0
   5bfe0:	mov	r5, r1
   5bfe4:	str	r8, [r7]
   5bfe8:	ldr	r1, [pc, #288]	; 5c110 <ftello64@plt+0x45bd0>
   5bfec:	mov	r0, #1
   5bff0:	mov	r9, r2
   5bff4:	str	r3, [sp, #4]
   5bff8:	bl	15eec <gcry_calloc@plt>
   5bffc:	cmp	r0, r8
   5c000:	str	r0, [r4]
   5c004:	beq	5c0d4 <ftello64@plt+0x45b94>
   5c008:	mov	r3, r0
   5c00c:	lsr	r2, r5, #3
   5c010:	and	r2, r2, #1
   5c014:	mov	r0, sp
   5c018:	str	r2, [r3, #1044]	; 0x414
   5c01c:	bl	15fd0 <ksba_reader_new@plt>
   5c020:	subs	sl, r0, #0
   5c024:	bne	5c0e0 <ftello64@plt+0x45ba0>
   5c028:	ldr	r2, [r4]
   5c02c:	tst	r5, #1
   5c030:	ldr	r0, [sp]
   5c034:	str	r9, [r2]
   5c038:	bne	5c094 <ftello64@plt+0x45b54>
   5c03c:	tst	r5, #2
   5c040:	bne	5c0f0 <ftello64@plt+0x45bb0>
   5c044:	tst	r5, #4
   5c048:	movne	r3, #1
   5c04c:	strne	r3, [r2, #1048]	; 0x418
   5c050:	ldrne	r1, [pc, #188]	; 5c114 <ftello64@plt+0x45bd4>
   5c054:	ldreq	r1, [pc, #188]	; 5c118 <ftello64@plt+0x45bd8>
   5c058:	bl	153f4 <ksba_reader_set_cb@plt>
   5c05c:	mov	r5, r0
   5c060:	cmp	r5, #0
   5c064:	ldr	r0, [sp]
   5c068:	bne	5c0b8 <ftello64@plt+0x45b78>
   5c06c:	ldr	r3, [r4]
   5c070:	str	r0, [r3, #1096]	; 0x448
   5c074:	str	r0, [r7]
   5c078:	ldr	r2, [sp, #4]
   5c07c:	ldr	r3, [r6]
   5c080:	mov	r0, sl
   5c084:	cmp	r2, r3
   5c088:	bne	5c108 <ftello64@plt+0x45bc8>
   5c08c:	add	sp, sp, #8
   5c090:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5c094:	mov	r3, #1
   5c098:	str	r3, [r2, #1052]	; 0x41c
   5c09c:	str	r3, [r2, #1056]	; 0x420
   5c0a0:	ldr	r1, [pc, #108]	; 5c114 <ftello64@plt+0x45bd4>
   5c0a4:	bl	153f4 <ksba_reader_set_cb@plt>
   5c0a8:	mov	r5, r0
   5c0ac:	cmp	r5, #0
   5c0b0:	ldr	r0, [sp]
   5c0b4:	beq	5c06c <ftello64@plt+0x45b2c>
   5c0b8:	bl	15418 <ksba_reader_release@plt>
   5c0bc:	ldr	r0, [r4]
   5c0c0:	bl	156a0 <gcry_free@plt>
   5c0c4:	mov	r3, #0
   5c0c8:	mov	sl, r5
   5c0cc:	str	r3, [r4]
   5c0d0:	b	5c078 <ftello64@plt+0x45b38>
   5c0d4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5c0d8:	uxth	sl, r0
   5c0dc:	b	5c078 <ftello64@plt+0x45b38>
   5c0e0:	ldr	r0, [r4]
   5c0e4:	bl	156a0 <gcry_free@plt>
   5c0e8:	str	r8, [r4]
   5c0ec:	b	5c078 <ftello64@plt+0x45b38>
   5c0f0:	mov	r3, #1
   5c0f4:	str	r3, [r2, #1056]	; 0x420
   5c0f8:	ldr	r1, [pc, #20]	; 5c114 <ftello64@plt+0x45bd4>
   5c0fc:	bl	153f4 <ksba_reader_set_cb@plt>
   5c100:	mov	r5, r0
   5c104:	b	5c060 <ftello64@plt+0x45b20>
   5c108:	bl	15748 <__stack_chk_fail@plt>
   5c10c:	andeq	pc, r7, r8, lsl #15
   5c110:	andeq	r0, r0, ip, asr #8
   5c114:	andeq	fp, r5, ip, lsr #18
   5c118:	muleq	r5, ip, r8
   5c11c:	cmp	r0, #0
   5c120:	bxeq	lr
   5c124:	ldr	r0, [r0, #1080]	; 0x438
   5c128:	adds	r0, r0, #0
   5c12c:	movne	r0, #1
   5c130:	bx	lr
   5c134:	push	{r4, lr}
   5c138:	subs	r4, r0, #0
   5c13c:	popeq	{r4, pc}
   5c140:	ldr	r0, [r4, #1096]	; 0x448
   5c144:	bl	15418 <ksba_reader_release@plt>
   5c148:	mov	r0, r4
   5c14c:	pop	{r4, lr}
   5c150:	b	156a0 <gcry_free@plt>
   5c154:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5c158:	sub	sp, sp, #12
   5c15c:	ldr	r5, [pc, #356]	; 5c2c8 <ftello64@plt+0x45d88>
   5c160:	ldr	r6, [sp, #48]	; 0x30
   5c164:	mov	r7, #0
   5c168:	ldr	ip, [r5]
   5c16c:	mov	r4, r0
   5c170:	mov	r8, r1
   5c174:	str	r7, [r6]
   5c178:	ldr	r1, [pc, #332]	; 5c2cc <ftello64@plt+0x45d8c>
   5c17c:	mov	r0, #1
   5c180:	mov	sl, r2
   5c184:	mov	r9, r3
   5c188:	str	ip, [sp, #4]
   5c18c:	bl	15eec <gcry_calloc@plt>
   5c190:	cmp	r0, r7
   5c194:	str	r0, [r4]
   5c198:	beq	5c280 <ftello64@plt+0x45d40>
   5c19c:	mov	r0, sp
   5c1a0:	bl	157d8 <ksba_writer_new@plt>
   5c1a4:	subs	fp, r0, #0
   5c1a8:	bne	5c28c <ftello64@plt+0x45d4c>
   5c1ac:	tst	r8, #3
   5c1b0:	bne	5c210 <ftello64@plt+0x45cd0>
   5c1b4:	cmp	r9, #0
   5c1b8:	ldr	r3, [sp]
   5c1bc:	beq	5c29c <ftello64@plt+0x45d5c>
   5c1c0:	ldr	r1, [r4]
   5c1c4:	mov	r0, r3
   5c1c8:	mov	r2, r1
   5c1cc:	str	r9, [r1]
   5c1d0:	ldr	r1, [pc, #248]	; 5c2d0 <ftello64@plt+0x45d90>
   5c1d4:	bl	16348 <ksba_writer_set_cb@plt>
   5c1d8:	ldr	r3, [sp]
   5c1dc:	cmp	r0, #0
   5c1e0:	movne	fp, r0
   5c1e4:	bne	5c264 <ftello64@plt+0x45d24>
   5c1e8:	ldr	r2, [r4]
   5c1ec:	str	r3, [r2, #1096]	; 0x448
   5c1f0:	str	r3, [r6]
   5c1f4:	ldr	r2, [sp, #4]
   5c1f8:	ldr	r3, [r5]
   5c1fc:	mov	r0, fp
   5c200:	cmp	r2, r3
   5c204:	bne	5c2c4 <ftello64@plt+0x45d84>
   5c208:	add	sp, sp, #12
   5c20c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5c210:	ldr	r7, [r4]
   5c214:	tst	r8, #1
   5c218:	str	r9, [r7]
   5c21c:	beq	5c244 <ftello64@plt+0x45d04>
   5c220:	cmp	sl, #0
   5c224:	ldr	r0, [pc, #168]	; 5c2d4 <ftello64@plt+0x45d94>
   5c228:	movne	r0, sl
   5c22c:	bl	16498 <gcry_strdup@plt>
   5c230:	str	r0, [r7, #4]
   5c234:	ldr	r7, [r4]
   5c238:	ldr	r8, [r7, #4]
   5c23c:	cmp	r8, #0
   5c240:	beq	5c2a4 <ftello64@plt+0x45d64>
   5c244:	mov	r2, r7
   5c248:	ldr	r1, [pc, #136]	; 5c2d8 <ftello64@plt+0x45d98>
   5c24c:	ldr	r0, [sp]
   5c250:	bl	16348 <ksba_writer_set_cb@plt>
   5c254:	ldr	r3, [sp]
   5c258:	cmp	r0, #0
   5c25c:	movne	fp, r0
   5c260:	beq	5c1e8 <ftello64@plt+0x45ca8>
   5c264:	mov	r0, r3
   5c268:	bl	16120 <ksba_writer_release@plt>
   5c26c:	ldr	r0, [r4]
   5c270:	bl	156a0 <gcry_free@plt>
   5c274:	mov	r3, #0
   5c278:	str	r3, [r4]
   5c27c:	b	5c1f4 <ftello64@plt+0x45cb4>
   5c280:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5c284:	uxth	fp, r0
   5c288:	b	5c1f4 <ftello64@plt+0x45cb4>
   5c28c:	ldr	r0, [r4]
   5c290:	bl	156a0 <gcry_free@plt>
   5c294:	str	r7, [r4]
   5c298:	b	5c1f4 <ftello64@plt+0x45cb4>
   5c29c:	mov	fp, #45	; 0x2d
   5c2a0:	b	5c264 <ftello64@plt+0x45d24>
   5c2a4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5c2a8:	uxth	fp, r0
   5c2ac:	ldr	r0, [sp]
   5c2b0:	bl	16120 <ksba_writer_release@plt>
   5c2b4:	ldr	r0, [r4]
   5c2b8:	bl	156a0 <gcry_free@plt>
   5c2bc:	str	r8, [r4]
   5c2c0:	b	5c1f4 <ftello64@plt+0x45cb4>
   5c2c4:	bl	15748 <__stack_chk_fail@plt>
   5c2c8:	andeq	pc, r7, r8, lsl #15
   5c2cc:	andeq	r0, r0, ip, asr #8
   5c2d0:	andeq	fp, r5, ip, ror pc
   5c2d4:	andeq	lr, r6, ip, lsl #21
   5c2d8:	andeq	fp, r5, r0, asr #13
   5c2dc:	push	{r4, r5, r6, r7, r8, lr}
   5c2e0:	subs	r4, r0, #0
   5c2e4:	beq	5c408 <ftello64@plt+0x45ec8>
   5c2e8:	ldr	r3, [r4, #12]
   5c2ec:	cmp	r3, #0
   5c2f0:	bne	5c36c <ftello64@plt+0x45e2c>
   5c2f4:	ldr	r5, [r4]
   5c2f8:	mov	r3, #1
   5c2fc:	cmp	r5, #0
   5c300:	str	r3, [r4, #12]
   5c304:	beq	5c36c <ftello64@plt+0x45e2c>
   5c308:	ldr	r3, [r4, #8]
   5c30c:	cmp	r3, #0
   5c310:	beq	5c36c <ftello64@plt+0x45e2c>
   5c314:	ldr	r7, [r4, #16]
   5c318:	ldr	r6, [r4, #20]
   5c31c:	cmp	r7, #0
   5c320:	bne	5c374 <ftello64@plt+0x45e34>
   5c324:	cmp	r6, #0
   5c328:	bne	5c3e0 <ftello64@plt+0x45ea0>
   5c32c:	ldr	r3, [r4, #4]
   5c330:	cmp	r3, #0
   5c334:	beq	5c35c <ftello64@plt+0x45e1c>
   5c338:	mov	r1, r5
   5c33c:	ldr	r0, [pc, #252]	; 5c440 <ftello64@plt+0x45f00>
   5c340:	bl	16018 <gpgrt_fputs@plt>
   5c344:	mov	r1, r5
   5c348:	ldr	r0, [r4, #4]
   5c34c:	bl	16018 <gpgrt_fputs@plt>
   5c350:	mov	r1, r5
   5c354:	ldr	r0, [pc, #232]	; 5c444 <ftello64@plt+0x45f04>
   5c358:	bl	16018 <gpgrt_fputs@plt>
   5c35c:	mov	r0, r5
   5c360:	bl	1579c <gpgrt_ferror@plt>
   5c364:	cmp	r0, #0
   5c368:	bne	5c3fc <ftello64@plt+0x45ebc>
   5c36c:	mov	r0, #0
   5c370:	pop	{r4, r5, r6, r7, r8, pc}
   5c374:	ldrb	r3, [r4, #24]
   5c378:	ldr	r8, [pc, #200]	; 5c448 <ftello64@plt+0x45f08>
   5c37c:	mov	r1, r5
   5c380:	ldrb	r0, [r8, r3, lsr #2]
   5c384:	bl	159f4 <gpgrt_fputc@plt>
   5c388:	cmp	r7, #1
   5c38c:	ldrb	r3, [r4, #24]
   5c390:	beq	5c410 <ftello64@plt+0x45ed0>
   5c394:	ldrb	r2, [r4, #25]
   5c398:	lsl	r3, r3, #4
   5c39c:	and	r3, r3, #48	; 0x30
   5c3a0:	mov	r1, r5
   5c3a4:	orr	r3, r3, r2, lsr #4
   5c3a8:	ldrb	r0, [r8, r3]
   5c3ac:	bl	159f4 <gpgrt_fputc@plt>
   5c3b0:	ldrb	r3, [r4, #25]
   5c3b4:	mov	r1, r5
   5c3b8:	lsl	r3, r3, #2
   5c3bc:	and	r3, r3, #60	; 0x3c
   5c3c0:	ldrb	r0, [r8, r3]
   5c3c4:	bl	159f4 <gpgrt_fputc@plt>
   5c3c8:	mov	r1, r5
   5c3cc:	mov	r0, #61	; 0x3d
   5c3d0:	bl	159f4 <gpgrt_fputc@plt>
   5c3d4:	add	r6, r6, #1
   5c3d8:	cmp	r6, #15
   5c3dc:	ble	5c324 <ftello64@plt+0x45de4>
   5c3e0:	mov	r1, r5
   5c3e4:	ldr	r0, [pc, #96]	; 5c44c <ftello64@plt+0x45f0c>
   5c3e8:	bl	16018 <gpgrt_fputs@plt>
   5c3ec:	ldr	r3, [r4, #4]
   5c3f0:	cmp	r3, #0
   5c3f4:	bne	5c338 <ftello64@plt+0x45df8>
   5c3f8:	b	5c35c <ftello64@plt+0x45e1c>
   5c3fc:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5c400:	uxth	r0, r0
   5c404:	pop	{r4, r5, r6, r7, r8, pc}
   5c408:	mov	r0, #55	; 0x37
   5c40c:	pop	{r4, r5, r6, r7, r8, pc}
   5c410:	lsl	r3, r3, #4
   5c414:	and	r3, r3, #48	; 0x30
   5c418:	mov	r1, r5
   5c41c:	ldrb	r0, [r8, r3]
   5c420:	bl	159f4 <gpgrt_fputc@plt>
   5c424:	mov	r1, r5
   5c428:	mov	r0, #61	; 0x3d
   5c42c:	bl	159f4 <gpgrt_fputc@plt>
   5c430:	mov	r1, r5
   5c434:	mov	r0, #61	; 0x3d
   5c438:	bl	159f4 <gpgrt_fputc@plt>
   5c43c:	b	5c3d4 <ftello64@plt+0x45e94>
   5c440:	andeq	lr, r6, r8, asr sl
   5c444:	andeq	lr, r6, r8, lsr sl
   5c448:	strdeq	r0, [r8], -ip
   5c44c:	strdeq	ip, [r6], -r4
   5c450:	push	{r4, lr}
   5c454:	subs	r4, r0, #0
   5c458:	popeq	{r4, pc}
   5c45c:	ldr	r0, [r4, #1096]	; 0x448
   5c460:	bl	16120 <ksba_writer_release@plt>
   5c464:	ldr	r0, [r4, #4]
   5c468:	bl	156a0 <gcry_free@plt>
   5c46c:	mov	r0, r4
   5c470:	pop	{r4, lr}
   5c474:	b	156a0 <gcry_free@plt>
   5c478:	ldr	r3, [pc, #80]	; 5c4d0 <ftello64@plt+0x45f90>
   5c47c:	push	{r4, lr}
   5c480:	ldr	r2, [r3]
   5c484:	cmp	r2, #0
   5c488:	bne	5c4a8 <ftello64@plt+0x45f68>
   5c48c:	sub	r2, r0, #7
   5c490:	cmp	r2, #1
   5c494:	bhi	5c4bc <ftello64@plt+0x45f7c>
   5c498:	mov	r2, #1
   5c49c:	str	r0, [r3, #4]
   5c4a0:	str	r2, [r3]
   5c4a4:	pop	{r4, pc}
   5c4a8:	ldr	r3, [pc, #36]	; 5c4d4 <ftello64@plt+0x45f94>
   5c4ac:	mov	r2, #49	; 0x31
   5c4b0:	ldr	r1, [pc, #32]	; 5c4d8 <ftello64@plt+0x45f98>
   5c4b4:	ldr	r0, [pc, #32]	; 5c4dc <ftello64@plt+0x45f9c>
   5c4b8:	bl	48b28 <ftello64@plt+0x325e8>
   5c4bc:	ldr	r3, [pc, #16]	; 5c4d4 <ftello64@plt+0x45f94>
   5c4c0:	mov	r2, #84	; 0x54
   5c4c4:	ldr	r1, [pc, #12]	; 5c4d8 <ftello64@plt+0x45f98>
   5c4c8:	ldr	r0, [pc, #16]	; 5c4e0 <ftello64@plt+0x45fa0>
   5c4cc:	bl	48b28 <ftello64@plt+0x325e8>
   5c4d0:	andeq	r0, r8, r0, lsl pc
   5c4d4:	muleq	r6, r8, sl
   5c4d8:	andeq	lr, r6, r8, asr fp
   5c4dc:	andeq	lr, r6, r4, ror fp
   5c4e0:	andeq	lr, r6, r4, lsl #23
   5c4e4:	ldr	ip, [pc, #476]	; 5c6c8 <ftello64@plt+0x46188>
   5c4e8:	push	{r4, r5, r6, lr}
   5c4ec:	sub	sp, sp, #8
   5c4f0:	ldr	r4, [ip]
   5c4f4:	cmp	r4, #0
   5c4f8:	beq	5c574 <ftello64@plt+0x46034>
   5c4fc:	mov	r5, r1
   5c500:	sub	r1, r1, #1
   5c504:	cmp	r1, #21
   5c508:	ldrls	pc, [pc, r1, lsl #2]
   5c50c:	b	5c614 <ftello64@plt+0x460d4>
   5c510:	andeq	ip, r5, r0, lsl #11
   5c514:	andeq	ip, r5, r0, lsl #11
   5c518:	andeq	ip, r5, r0, lsl #11
   5c51c:	andeq	ip, r5, r4, lsl r6
   5c520:	andeq	ip, r5, r4, lsl r6
   5c524:	andeq	ip, r5, r4, lsl r6
   5c528:	andeq	ip, r5, r4, lsl r6
   5c52c:	andeq	ip, r5, r4, lsl r6
   5c530:	andeq	ip, r5, r4, lsl r6
   5c534:	andeq	ip, r5, r4, lsl r6
   5c538:	andeq	ip, r5, r4, lsl r6
   5c53c:	andeq	ip, r5, r4, lsl r6
   5c540:	andeq	ip, r5, r4, lsl r6
   5c544:	andeq	ip, r5, r4, lsl r6
   5c548:	andeq	ip, r5, r4, lsl r6
   5c54c:	andeq	ip, r5, r4, lsr #11
   5c550:	andeq	ip, r5, r8, asr #11
   5c554:	andeq	ip, r5, r8, ror #10
   5c558:	andeq	ip, r5, r8, ror #10
   5c55c:	andeq	ip, r5, r4, lsl r6
   5c560:	andeq	ip, r5, r4, lsl r6
   5c564:	andeq	ip, r5, r8, ror #10
   5c568:	cmp	r0, #6
   5c56c:	beq	5c61c <ftello64@plt+0x460dc>
   5c570:	mov	r4, #1
   5c574:	mov	r0, r4
   5c578:	add	sp, sp, #8
   5c57c:	pop	{r4, r5, r6, pc}
   5c580:	cmp	r0, #6
   5c584:	bne	5c570 <ftello64@plt+0x46030>
   5c588:	bic	r2, r3, #1024	; 0x400
   5c58c:	cmp	r3, #4096	; 0x1000
   5c590:	cmpne	r2, #2048	; 0x800
   5c594:	moveq	r4, #1
   5c598:	movne	r4, #0
   5c59c:	mov	r6, #0
   5c5a0:	b	5c5b4 <ftello64@plt+0x46074>
   5c5a4:	cmp	r0, #6
   5c5a8:	bne	5c570 <ftello64@plt+0x46030>
   5c5ac:	mov	r6, #0
   5c5b0:	mov	r4, r6
   5c5b4:	mov	r0, r6
   5c5b8:	bl	156a0 <gcry_free@plt>
   5c5bc:	mov	r0, r4
   5c5c0:	add	sp, sp, #8
   5c5c4:	pop	{r4, r5, r6, pc}
   5c5c8:	cmp	r0, #6
   5c5cc:	bne	5c570 <ftello64@plt+0x46030>
   5c5d0:	cmp	r2, #0
   5c5d4:	beq	5c5ac <ftello64@plt+0x4606c>
   5c5d8:	ldr	r0, [r2]
   5c5dc:	str	r2, [sp, #4]
   5c5e0:	bl	152d4 <gcry_mpi_get_nbits@plt>
   5c5e4:	ldr	r2, [sp, #4]
   5c5e8:	mov	r4, r0
   5c5ec:	ldr	r0, [r2, #4]
   5c5f0:	bl	152d4 <gcry_mpi_get_nbits@plt>
   5c5f4:	cmp	r0, #256	; 0x100
   5c5f8:	bne	5c5ac <ftello64@plt+0x4606c>
   5c5fc:	bic	r4, r4, #1024	; 0x400
   5c600:	cmp	r4, #2048	; 0x800
   5c604:	moveq	r6, #0
   5c608:	moveq	r4, #1
   5c60c:	beq	5c5b4 <ftello64@plt+0x46074>
   5c610:	b	5c5ac <ftello64@plt+0x4606c>
   5c614:	mov	r4, #0
   5c618:	b	5c574 <ftello64@plt+0x46034>
   5c61c:	ldr	r3, [sp, #24]
   5c620:	adds	r6, r2, #0
   5c624:	movne	r6, #1
   5c628:	cmp	r3, #0
   5c62c:	movne	r6, #0
   5c630:	cmp	r6, #0
   5c634:	bne	5c658 <ftello64@plt+0x46118>
   5c638:	ldr	r3, [sp, #24]
   5c63c:	cmp	r3, #0
   5c640:	beq	5c650 <ftello64@plt+0x46110>
   5c644:	sub	r1, r5, #18
   5c648:	cmp	r1, #1
   5c64c:	bls	5c680 <ftello64@plt+0x46140>
   5c650:	mov	r4, #0
   5c654:	b	5c5b4 <ftello64@plt+0x46074>
   5c658:	ldr	r0, [r2]
   5c65c:	bl	5eaf0 <ftello64@plt+0x485b0>
   5c660:	mov	r1, #0
   5c664:	mov	r6, r0
   5c668:	bl	5ef80 <ftello64@plt+0x48a40>
   5c66c:	subs	r3, r0, #0
   5c670:	str	r3, [sp, #24]
   5c674:	bne	5c644 <ftello64@plt+0x46104>
   5c678:	str	r6, [sp, #24]
   5c67c:	b	5c638 <ftello64@plt+0x460f8>
   5c680:	ldr	r1, [pc, #68]	; 5c6cc <ftello64@plt+0x4618c>
   5c684:	ldr	r0, [sp, #24]
   5c688:	bl	15424 <strcmp@plt>
   5c68c:	cmp	r0, #0
   5c690:	beq	5c6c0 <ftello64@plt+0x46180>
   5c694:	ldr	r1, [pc, #52]	; 5c6d0 <ftello64@plt+0x46190>
   5c698:	ldr	r0, [sp, #24]
   5c69c:	bl	15424 <strcmp@plt>
   5c6a0:	cmp	r0, #0
   5c6a4:	beq	5c6c0 <ftello64@plt+0x46180>
   5c6a8:	ldr	r1, [pc, #36]	; 5c6d4 <ftello64@plt+0x46194>
   5c6ac:	ldr	r0, [sp, #24]
   5c6b0:	bl	15424 <strcmp@plt>
   5c6b4:	clz	r4, r0
   5c6b8:	lsr	r4, r4, #5
   5c6bc:	b	5c5b4 <ftello64@plt+0x46074>
   5c6c0:	mov	r4, #1
   5c6c4:	b	5c5b4 <ftello64@plt+0x46074>
   5c6c8:	andeq	r0, r8, r0, lsl pc
   5c6cc:	andeq	lr, r6, r4, lsr #23
   5c6d0:			; <UNDEFINED> instruction: 0x0006ebb4
   5c6d4:	andeq	lr, r6, r4, asr #23
   5c6d8:	ldr	ip, [pc, #652]	; 5c96c <ftello64@plt+0x4642c>
   5c6dc:	sub	r0, r0, #6
   5c6e0:	clz	r0, r0
   5c6e4:	ldr	ip, [ip]
   5c6e8:	lsr	r0, r0, #5
   5c6ec:	cmp	ip, #0
   5c6f0:	moveq	r0, #0
   5c6f4:	cmp	r0, #0
   5c6f8:	push	{r4, r5, r6, lr}
   5c6fc:	sub	sp, sp, #8
   5c700:	bne	5c714 <ftello64@plt+0x461d4>
   5c704:	mov	r4, #1
   5c708:	mov	r0, r4
   5c70c:	add	sp, sp, #8
   5c710:	pop	{r4, r5, r6, pc}
   5c714:	sub	r2, r2, #1
   5c718:	mov	r6, r1
   5c71c:	cmp	r2, #19
   5c720:	ldrls	pc, [pc, r2, lsl #2]
   5c724:	b	5c7cc <ftello64@plt+0x4628c>
   5c728:	andeq	ip, r5, r4, ror #16
   5c72c:	andeq	ip, r5, r4, ror #16
   5c730:	andeq	ip, r5, r4, ror #16
   5c734:	andeq	ip, r5, ip, asr #15
   5c738:	andeq	ip, r5, ip, asr #15
   5c73c:	andeq	ip, r5, ip, asr #15
   5c740:	andeq	ip, r5, ip, asr #15
   5c744:	andeq	ip, r5, ip, asr #15
   5c748:	andeq	ip, r5, ip, asr #15
   5c74c:	andeq	ip, r5, ip, asr #15
   5c750:	andeq	ip, r5, ip, asr #15
   5c754:	andeq	ip, r5, ip, asr #15
   5c758:	andeq	ip, r5, ip, asr #15
   5c75c:	andeq	ip, r5, ip, asr #15
   5c760:	andeq	ip, r5, ip, asr #15
   5c764:	andeq	ip, r5, r0, lsl #17
   5c768:	andeq	ip, r5, r8, ror r7
   5c76c:	muleq	r5, r0, r8
   5c770:	ldrdeq	ip, [r5], -r4
   5c774:	andeq	ip, r5, r0, lsl #17
   5c778:	cmp	r1, #3
   5c77c:	beq	5c704 <ftello64@plt+0x461c4>
   5c780:	cmp	r3, #0
   5c784:	sub	r4, r1, #2
   5c788:	clz	r4, r4
   5c78c:	lsr	r4, r4, #5
   5c790:	moveq	r4, #0
   5c794:	cmp	r4, #0
   5c798:	beq	5c7cc <ftello64@plt+0x4628c>
   5c79c:	ldr	r0, [r3]
   5c7a0:	str	r3, [sp, #4]
   5c7a4:	bl	152d4 <gcry_mpi_get_nbits@plt>
   5c7a8:	ldr	r3, [sp, #4]
   5c7ac:	mov	r4, r0
   5c7b0:	ldr	r0, [r3, #4]
   5c7b4:	bl	152d4 <gcry_mpi_get_nbits@plt>
   5c7b8:	cmp	r0, #256	; 0x100
   5c7bc:	bne	5c7cc <ftello64@plt+0x4628c>
   5c7c0:	bic	r4, r4, #1024	; 0x400
   5c7c4:	cmp	r4, #2048	; 0x800
   5c7c8:	beq	5c704 <ftello64@plt+0x461c4>
   5c7cc:	mov	r4, #0
   5c7d0:	b	5c708 <ftello64@plt+0x461c8>
   5c7d4:	cmp	r1, #3
   5c7d8:	beq	5c704 <ftello64@plt+0x461c4>
   5c7dc:	ldr	r2, [sp, #28]
   5c7e0:	adds	r0, r3, #0
   5c7e4:	movne	r0, #1
   5c7e8:	cmp	r2, #0
   5c7ec:	movne	r0, #0
   5c7f0:	cmp	r0, #0
   5c7f4:	moveq	r5, r0
   5c7f8:	bne	5c904 <ftello64@plt+0x463c4>
   5c7fc:	ldr	r3, [sp, #28]
   5c800:	sub	r4, r6, #2
   5c804:	cmp	r3, #0
   5c808:	clz	r4, r4
   5c80c:	lsr	r4, r4, #5
   5c810:	moveq	r4, #0
   5c814:	cmp	r4, #0
   5c818:	beq	5c858 <ftello64@plt+0x46318>
   5c81c:	ldr	r1, [pc, #332]	; 5c970 <ftello64@plt+0x46430>
   5c820:	mov	r0, r3
   5c824:	bl	15424 <strcmp@plt>
   5c828:	cmp	r0, #0
   5c82c:	beq	5c8e0 <ftello64@plt+0x463a0>
   5c830:	ldr	r1, [pc, #316]	; 5c974 <ftello64@plt+0x46434>
   5c834:	ldr	r0, [sp, #28]
   5c838:	bl	15424 <strcmp@plt>
   5c83c:	cmp	r0, #0
   5c840:	beq	5c8e0 <ftello64@plt+0x463a0>
   5c844:	ldr	r1, [pc, #300]	; 5c978 <ftello64@plt+0x46438>
   5c848:	ldr	r0, [sp, #28]
   5c84c:	bl	15424 <strcmp@plt>
   5c850:	clz	r4, r0
   5c854:	lsr	r4, r4, #5
   5c858:	mov	r0, r5
   5c85c:	bl	156a0 <gcry_free@plt>
   5c860:	b	5c708 <ftello64@plt+0x461c8>
   5c864:	cmp	r1, #3
   5c868:	ldrls	pc, [pc, r1, lsl #2]
   5c86c:	b	5c958 <ftello64@plt+0x46418>
   5c870:	andeq	ip, r5, r8, ror #17
   5c874:	andeq	ip, r5, r4, lsl #14
   5c878:	andeq	ip, r5, r8, ror #17
   5c87c:	andeq	ip, r5, r4, lsl #14
   5c880:	sub	r4, r1, #1
   5c884:	clz	r4, r4
   5c888:	lsr	r4, r4, #5
   5c88c:	b	5c708 <ftello64@plt+0x461c8>
   5c890:	cmp	r1, #1
   5c894:	beq	5c704 <ftello64@plt+0x461c4>
   5c898:	cmp	r1, #0
   5c89c:	bne	5c7cc <ftello64@plt+0x4628c>
   5c8a0:	ldr	r1, [sp, #28]
   5c8a4:	adds	r2, r3, #0
   5c8a8:	movne	r2, #1
   5c8ac:	cmp	r1, #0
   5c8b0:	movne	r2, #0
   5c8b4:	cmp	r2, #0
   5c8b8:	moveq	r5, r6
   5c8bc:	bne	5c928 <ftello64@plt+0x463e8>
   5c8c0:	ldr	r3, [sp, #28]
   5c8c4:	cmp	r3, #0
   5c8c8:	beq	5c950 <ftello64@plt+0x46410>
   5c8cc:	ldr	r1, [pc, #156]	; 5c970 <ftello64@plt+0x46430>
   5c8d0:	ldr	r0, [sp, #28]
   5c8d4:	bl	15424 <strcmp@plt>
   5c8d8:	cmp	r0, #0
   5c8dc:	bne	5c830 <ftello64@plt+0x462f0>
   5c8e0:	mov	r4, #1
   5c8e4:	b	5c858 <ftello64@plt+0x46318>
   5c8e8:	ldr	r3, [sp, #24]
   5c8ec:	bic	r4, r3, #1024	; 0x400
   5c8f0:	cmp	r3, #4096	; 0x1000
   5c8f4:	cmpne	r4, #2048	; 0x800
   5c8f8:	moveq	r4, #1
   5c8fc:	movne	r4, #0
   5c900:	b	5c708 <ftello64@plt+0x461c8>
   5c904:	ldr	r0, [r3]
   5c908:	bl	5eaf0 <ftello64@plt+0x485b0>
   5c90c:	mov	r1, #0
   5c910:	mov	r5, r0
   5c914:	bl	5ef80 <ftello64@plt+0x48a40>
   5c918:	subs	r3, r0, #0
   5c91c:	moveq	r3, r5
   5c920:	str	r3, [sp, #28]
   5c924:	b	5c7fc <ftello64@plt+0x462bc>
   5c928:	ldr	r0, [r3]
   5c92c:	bl	5eaf0 <ftello64@plt+0x485b0>
   5c930:	mov	r1, r6
   5c934:	mov	r5, r0
   5c938:	bl	5ef80 <ftello64@plt+0x48a40>
   5c93c:	subs	r3, r0, #0
   5c940:	str	r3, [sp, #28]
   5c944:	streq	r5, [sp, #28]
   5c948:	bne	5c8cc <ftello64@plt+0x4638c>
   5c94c:	b	5c8c0 <ftello64@plt+0x46380>
   5c950:	ldr	r4, [sp, #28]
   5c954:	b	5c858 <ftello64@plt+0x46318>
   5c958:	ldr	r3, [pc, #28]	; 5c97c <ftello64@plt+0x4643c>
   5c95c:	mov	r2, #229	; 0xe5
   5c960:	ldr	r1, [pc, #24]	; 5c980 <ftello64@plt+0x46440>
   5c964:	ldr	r0, [pc, #24]	; 5c984 <ftello64@plt+0x46444>
   5c968:	bl	48b28 <ftello64@plt+0x325e8>
   5c96c:	andeq	r0, r8, r0, lsl pc
   5c970:	andeq	lr, r6, r4, lsr #23
   5c974:			; <UNDEFINED> instruction: 0x0006ebb4
   5c978:	andeq	lr, r6, r4, asr #23
   5c97c:			; <UNDEFINED> instruction: 0x0006eab4
   5c980:	andeq	lr, r6, r8, asr fp
   5c984:	ldrdeq	lr, [r6], -r4
   5c988:	ldr	r3, [pc, #136]	; 5ca18 <ftello64@plt+0x464d8>
   5c98c:	sub	r0, r0, #6
   5c990:	clz	r0, r0
   5c994:	ldr	ip, [r3]
   5c998:	lsr	r0, r0, #5
   5c99c:	cmp	ip, #0
   5c9a0:	moveq	r0, #0
   5c9a4:	cmp	r0, #0
   5c9a8:	bxeq	lr
   5c9ac:	cmp	r1, #2
   5c9b0:	beq	5c9c4 <ftello64@plt+0x46484>
   5c9b4:	bcc	5c9e0 <ftello64@plt+0x464a0>
   5c9b8:	sub	r1, r1, #7
   5c9bc:	cmp	r1, #2
   5c9c0:	bhi	5c9e0 <ftello64@plt+0x464a0>
   5c9c4:	ldr	r3, [r3, #4]
   5c9c8:	cmp	r3, #7
   5c9cc:	bne	5c9e8 <ftello64@plt+0x464a8>
   5c9d0:	sub	r0, r2, #3
   5c9d4:	clz	r0, r0
   5c9d8:	lsr	r0, r0, #5
   5c9dc:	bx	lr
   5c9e0:	mov	r0, #0
   5c9e4:	bx	lr
   5c9e8:	cmp	r3, #8
   5c9ec:	bne	5ca00 <ftello64@plt+0x464c0>
   5c9f0:	sub	r0, r2, #2
   5c9f4:	clz	r0, r0
   5c9f8:	lsr	r0, r0, #5
   5c9fc:	bx	lr
   5ca00:	push	{r4, lr}
   5ca04:	mov	r2, #340	; 0x154
   5ca08:	ldr	r3, [pc, #12]	; 5ca1c <ftello64@plt+0x464dc>
   5ca0c:	ldr	r1, [pc, #12]	; 5ca20 <ftello64@plt+0x464e0>
   5ca10:	ldr	r0, [pc, #12]	; 5ca24 <ftello64@plt+0x464e4>
   5ca14:	bl	48b28 <ftello64@plt+0x325e8>
   5ca18:	andeq	r0, r8, r0, lsl pc
   5ca1c:	andeq	lr, r6, r8, asr #21
   5ca20:	andeq	lr, r6, r8, asr fp
   5ca24:	ldrdeq	lr, [r6], -r4
   5ca28:	ldr	ip, [pc, #228]	; 5cb14 <ftello64@plt+0x465d4>
   5ca2c:	push	{r4, lr}
   5ca30:	sub	r0, r0, #6
   5ca34:	ldr	lr, [ip]
   5ca38:	clz	r0, r0
   5ca3c:	cmp	lr, #0
   5ca40:	lsr	r0, r0, #5
   5ca44:	moveq	r0, #0
   5ca48:	cmp	r0, #0
   5ca4c:	bne	5ca58 <ftello64@plt+0x46518>
   5ca50:	mov	r0, #1
   5ca54:	pop	{r4, pc}
   5ca58:	sub	r2, r2, #1
   5ca5c:	cmp	r2, #12
   5ca60:	ldrls	pc, [pc, r2, lsl #2]
   5ca64:	b	5cacc <ftello64@plt+0x4658c>
   5ca68:	andeq	ip, r5, r0, asr #21
   5ca6c:	muleq	r5, ip, sl
   5ca70:	andeq	ip, r5, r0, asr #21
   5ca74:	andeq	ip, r5, r0, asr #21
   5ca78:	andeq	ip, r5, ip, asr #21
   5ca7c:	andeq	ip, r5, ip, asr #21
   5ca80:	muleq	r5, ip, sl
   5ca84:	muleq	r5, ip, sl
   5ca88:	muleq	r5, ip, sl
   5ca8c:	andeq	ip, r5, r0, asr #21
   5ca90:	andeq	ip, r5, r0, asr #21
   5ca94:	andeq	ip, r5, r0, asr #21
   5ca98:	andeq	ip, r5, r0, asr #21
   5ca9c:	ldr	r2, [ip, #4]
   5caa0:	cmp	r2, #7
   5caa4:	beq	5cad4 <ftello64@plt+0x46594>
   5caa8:	cmp	r2, #8
   5caac:	bne	5cb00 <ftello64@plt+0x465c0>
   5cab0:	bics	r3, r3, #2
   5cab4:	moveq	r0, #1
   5cab8:	movne	r0, #0
   5cabc:	pop	{r4, pc}
   5cac0:	ldr	r2, [ip, #4]
   5cac4:	cmp	r2, #8
   5cac8:	beq	5caec <ftello64@plt+0x465ac>
   5cacc:	mov	r0, #0
   5cad0:	pop	{r4, pc}
   5cad4:	cmp	r3, #0
   5cad8:	sub	r0, r3, #3
   5cadc:	clz	r0, r0
   5cae0:	lsr	r0, r0, #5
   5cae4:	moveq	r0, #1
   5cae8:	pop	{r4, pc}
   5caec:	bic	r0, r3, #2
   5caf0:	orrs	r3, r0, r1
   5caf4:	moveq	r0, #1
   5caf8:	movne	r0, #0
   5cafc:	pop	{r4, pc}
   5cb00:	ldr	r3, [pc, #16]	; 5cb18 <ftello64@plt+0x465d8>
   5cb04:	ldr	r2, [pc, #16]	; 5cb1c <ftello64@plt+0x465dc>
   5cb08:	ldr	r1, [pc, #16]	; 5cb20 <ftello64@plt+0x465e0>
   5cb0c:	ldr	r0, [pc, #16]	; 5cb24 <ftello64@plt+0x465e4>
   5cb10:	bl	48b28 <ftello64@plt+0x325e8>
   5cb14:	andeq	r0, r8, r0, lsl pc
   5cb18:	andeq	lr, r6, r4, ror #21
   5cb1c:	andeq	r0, r0, r1, lsl #3
   5cb20:	andeq	lr, r6, r8, asr fp
   5cb24:	ldrdeq	lr, [r6], -r4
   5cb28:	ldr	r3, [pc, #48]	; 5cb60 <ftello64@plt+0x46620>
   5cb2c:	sub	r0, r0, #6
   5cb30:	clz	r0, r0
   5cb34:	ldr	r3, [r3]
   5cb38:	lsr	r0, r0, #5
   5cb3c:	cmp	r3, #0
   5cb40:	moveq	r0, #0
   5cb44:	cmp	r0, #0
   5cb48:	bxeq	lr
   5cb4c:	sub	r0, r1, #8
   5cb50:	cmp	r0, #2
   5cb54:	movhi	r0, #0
   5cb58:	movls	r0, #1
   5cb5c:	bx	lr
   5cb60:	andeq	r0, r8, r0, lsl pc
   5cb64:	ldr	r3, [pc, #144]	; 5cbfc <ftello64@plt+0x466bc>
   5cb68:	sub	r0, r0, #6
   5cb6c:	clz	r0, r0
   5cb70:	ldr	ip, [r3]
   5cb74:	lsr	r0, r0, #5
   5cb78:	cmp	ip, #0
   5cb7c:	moveq	r0, #0
   5cb80:	cmp	r0, #0
   5cb84:	bne	5cb90 <ftello64@plt+0x46650>
   5cb88:	mov	r0, #1
   5cb8c:	bx	lr
   5cb90:	sub	r2, r2, #1
   5cb94:	cmp	r2, #10
   5cb98:	ldrls	pc, [pc, r2, lsl #2]
   5cb9c:	b	5cbf4 <ftello64@plt+0x466b4>
   5cba0:	ldrdeq	ip, [r5], -r8
   5cba4:	andeq	ip, r5, ip, asr #23
   5cba8:	andeq	ip, r5, ip, asr #23
   5cbac:	strdeq	ip, [r5], -r4
   5cbb0:	strdeq	ip, [r5], -r4
   5cbb4:	strdeq	ip, [r5], -r4
   5cbb8:	strdeq	ip, [r5], -r4
   5cbbc:	andeq	ip, r5, r8, lsl #23
   5cbc0:	andeq	ip, r5, r8, lsl #23
   5cbc4:	andeq	ip, r5, r8, lsl #23
   5cbc8:	andeq	ip, r5, ip, asr #23
   5cbcc:	clz	r0, r1
   5cbd0:	lsr	r0, r0, #5
   5cbd4:	bx	lr
   5cbd8:	cmp	r1, #0
   5cbdc:	bne	5cbf4 <ftello64@plt+0x466b4>
   5cbe0:	ldr	r0, [r3, #4]
   5cbe4:	sub	r0, r0, #7
   5cbe8:	clz	r0, r0
   5cbec:	lsr	r0, r0, #5
   5cbf0:	bx	lr
   5cbf4:	mov	r0, #0
   5cbf8:	bx	lr
   5cbfc:	andeq	r0, r8, r0, lsl pc
   5cc00:	ldr	r3, [pc, #20]	; 5cc1c <ftello64@plt+0x466dc>
   5cc04:	ldr	r0, [r3]
   5cc08:	cmn	r0, #1
   5cc0c:	moveq	r2, #1
   5cc10:	moveq	r0, r2
   5cc14:	streq	r2, [r3]
   5cc18:	bx	lr
   5cc1c:	andeq	r0, r8, ip, lsr sl
   5cc20:	push	{r4, lr}
   5cc24:	cmp	r0, #6
   5cc28:	ldrls	pc, [pc, r0, lsl #2]
   5cc2c:	b	5cc70 <ftello64@plt+0x46730>
   5cc30:	andeq	ip, r5, ip, asr #24
   5cc34:	andeq	ip, r5, ip, asr ip
   5cc38:	andeq	ip, r5, ip, asr ip
   5cc3c:	andeq	ip, r5, ip, asr ip
   5cc40:	andeq	ip, r5, ip, asr ip
   5cc44:	andeq	ip, r5, ip, asr ip
   5cc48:	andeq	ip, r5, r4, asr ip
   5cc4c:	ldr	r0, [pc, #48]	; 5cc84 <ftello64@plt+0x46744>
   5cc50:	pop	{r4, pc}
   5cc54:	ldr	r0, [pc, #44]	; 5cc88 <ftello64@plt+0x46748>
   5cc58:	pop	{r4, pc}
   5cc5c:	ldr	r3, [pc, #40]	; 5cc8c <ftello64@plt+0x4674c>
   5cc60:	ldr	r2, [pc, #40]	; 5cc90 <ftello64@plt+0x46750>
   5cc64:	ldr	r1, [pc, #40]	; 5cc94 <ftello64@plt+0x46754>
   5cc68:	ldr	r0, [pc, #40]	; 5cc98 <ftello64@plt+0x46758>
   5cc6c:	bl	48b28 <ftello64@plt+0x325e8>
   5cc70:	ldr	r3, [pc, #20]	; 5cc8c <ftello64@plt+0x4674c>
   5cc74:	ldr	r2, [pc, #32]	; 5cc9c <ftello64@plt+0x4675c>
   5cc78:	ldr	r1, [pc, #20]	; 5cc94 <ftello64@plt+0x46754>
   5cc7c:	ldr	r0, [pc, #28]	; 5cca0 <ftello64@plt+0x46760>
   5cc80:	bl	48b28 <ftello64@plt+0x325e8>
   5cc84:	andeq	sl, r6, r0, asr #2
   5cc88:	andeq	lr, r6, r0, ror #23
   5cc8c:	strdeq	lr, [r6], -ip
   5cc90:	andeq	r0, r0, r6, lsl r2
   5cc94:	andeq	lr, r6, r8, asr fp
   5cc98:	andeq	lr, r6, r4, ror #23
   5cc9c:	andeq	r0, r0, sl, lsl r2
   5cca0:	andeq	lr, r6, r8, lsl ip
   5cca4:	push	{r4, r5, r6, r7, r8, lr}
   5cca8:	mov	r5, r1
   5ccac:	ldr	r1, [pc, #208]	; 5cd84 <ftello64@plt+0x46844>
   5ccb0:	mov	r6, r2
   5ccb4:	mov	r8, r3
   5ccb8:	mov	r7, r0
   5ccbc:	bl	435a4 <ftello64@plt+0x2d064>
   5ccc0:	subs	r4, r0, #0
   5ccc4:	beq	5cd48 <ftello64@plt+0x46808>
   5ccc8:	cmp	r6, #0
   5cccc:	movne	r4, #0
   5ccd0:	bne	5cce0 <ftello64@plt+0x467a0>
   5ccd4:	b	5cd04 <ftello64@plt+0x467c4>
   5ccd8:	cmp	r6, r4
   5ccdc:	beq	5cd04 <ftello64@plt+0x467c4>
   5cce0:	ldr	r1, [r5, r4, lsl #3]
   5cce4:	mov	r0, r7
   5cce8:	bl	435a4 <ftello64@plt+0x2d064>
   5ccec:	add	r3, r5, r4, lsl #3
   5ccf0:	add	r4, r4, #1
   5ccf4:	cmp	r0, #0
   5ccf8:	bne	5ccd8 <ftello64@plt+0x46798>
   5ccfc:	ldr	r0, [r3, #4]
   5cd00:	pop	{r4, r5, r6, r7, r8, pc}
   5cd04:	mov	r2, #5
   5cd08:	ldr	r1, [pc, #120]	; 5cd88 <ftello64@plt+0x46848>
   5cd0c:	mov	r0, #0
   5cd10:	bl	15718 <dcgettext@plt>
   5cd14:	ldr	r1, [pc, #112]	; 5cd8c <ftello64@plt+0x4684c>
   5cd18:	bl	487a0 <ftello64@plt+0x32260>
   5cd1c:	cmp	r8, #0
   5cd20:	beq	5cd2c <ftello64@plt+0x467ec>
   5cd24:	mvn	r0, #0
   5cd28:	pop	{r4, r5, r6, r7, r8, pc}
   5cd2c:	mov	r2, #5
   5cd30:	ldr	r1, [pc, #88]	; 5cd90 <ftello64@plt+0x46850>
   5cd34:	mov	r0, r8
   5cd38:	bl	15718 <dcgettext@plt>
   5cd3c:	bl	4873c <ftello64@plt+0x321fc>
   5cd40:	mvn	r0, #0
   5cd44:	pop	{r4, r5, r6, r7, r8, pc}
   5cd48:	mov	r2, #5
   5cd4c:	ldr	r1, [pc, #64]	; 5cd94 <ftello64@plt+0x46854>
   5cd50:	bl	15718 <dcgettext@plt>
   5cd54:	ldr	r1, [pc, #48]	; 5cd8c <ftello64@plt+0x4684c>
   5cd58:	bl	4873c <ftello64@plt+0x321fc>
   5cd5c:	cmp	r6, #0
   5cd60:	ldrne	r7, [pc, #48]	; 5cd98 <ftello64@plt+0x46858>
   5cd64:	beq	5cd24 <ftello64@plt+0x467e4>
   5cd68:	ldr	r1, [r5, r4, lsl #3]
   5cd6c:	mov	r0, r7
   5cd70:	add	r4, r4, #1
   5cd74:	bl	4873c <ftello64@plt+0x321fc>
   5cd78:	cmp	r6, r4
   5cd7c:	bne	5cd68 <ftello64@plt+0x46828>
   5cd80:	b	5cd24 <ftello64@plt+0x467e4>
   5cd84:			; <UNDEFINED> instruction: 0x0006b2b4
   5cd88:	andeq	lr, r6, ip, ror #24
   5cd8c:	andeq	lr, r6, r4, asr ip
   5cd90:	andeq	lr, r6, ip, lsl #25
   5cd94:	andeq	lr, r6, r4, lsr ip
   5cd98:	andeq	lr, r6, r4, ror #24
   5cd9c:	cmp	r0, #6
   5cda0:	bhi	5cdb4 <ftello64@plt+0x46874>
   5cda4:	ldr	r3, [pc, #32]	; 5cdcc <ftello64@plt+0x4688c>
   5cda8:	add	r3, r3, r0, lsl #2
   5cdac:	ldr	r0, [r3, #132]	; 0x84
   5cdb0:	bx	lr
   5cdb4:	push	{r4, lr}
   5cdb8:	ldr	r3, [pc, #16]	; 5cdd0 <ftello64@plt+0x46890>
   5cdbc:	ldr	r2, [pc, #16]	; 5cdd4 <ftello64@plt+0x46894>
   5cdc0:	ldr	r1, [pc, #16]	; 5cdd8 <ftello64@plt+0x46898>
   5cdc4:	ldr	r0, [pc, #16]	; 5cddc <ftello64@plt+0x4689c>
   5cdc8:	bl	48b28 <ftello64@plt+0x325e8>
   5cdcc:	muleq	r6, r8, sl
   5cdd0:	andeq	lr, r6, r8, lsr fp
   5cdd4:	andeq	r0, r0, sp, asr #4
   5cdd8:	andeq	lr, r6, r8, asr fp
   5cddc:	andeq	lr, r6, r8, lsl ip
   5cde0:	push	{r4, r5, r6, r7, r8, lr}
   5cde4:	mov	r6, r1
   5cde8:	mov	r7, r2
   5cdec:	mov	r4, r3
   5cdf0:	mov	r5, r0
   5cdf4:	bl	1603c <pipe@plt>
   5cdf8:	cmn	r0, #1
   5cdfc:	beq	5ce40 <ftello64@plt+0x46900>
   5ce00:	cmp	r7, #0
   5ce04:	ldreq	r3, [pc, #256]	; 5cf0c <ftello64@plt+0x469cc>
   5ce08:	ldreq	r1, [pc, #256]	; 5cf10 <ftello64@plt+0x469d0>
   5ce0c:	ldreq	r0, [r5]
   5ce10:	ldrne	r1, [pc, #252]	; 5cf14 <ftello64@plt+0x469d4>
   5ce14:	ldrne	r3, [pc, #252]	; 5cf18 <ftello64@plt+0x469d8>
   5ce18:	ldrne	r0, [r5, #4]
   5ce1c:	cmp	r4, #0
   5ce20:	moveq	r1, r3
   5ce24:	bl	15a84 <gpgrt_fdopen@plt>
   5ce28:	cmp	r0, #0
   5ce2c:	str	r0, [r6]
   5ce30:	movne	r4, #0
   5ce34:	beq	5cea4 <ftello64@plt+0x46964>
   5ce38:	mov	r0, r4
   5ce3c:	pop	{r4, r5, r6, r7, r8, pc}
   5ce40:	ldr	r3, [pc, #212]	; 5cf1c <ftello64@plt+0x469dc>
   5ce44:	ldr	r7, [r3]
   5ce48:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5ce4c:	mov	r2, #5
   5ce50:	ldr	r1, [pc, #200]	; 5cf20 <ftello64@plt+0x469e0>
   5ce54:	subs	r4, r0, #0
   5ce58:	lslne	r7, r7, #24
   5ce5c:	uxthne	r4, r4
   5ce60:	andne	r7, r7, #2130706432	; 0x7f000000
   5ce64:	mov	r0, #0
   5ce68:	orrne	r4, r7, r4
   5ce6c:	bl	15718 <dcgettext@plt>
   5ce70:	mov	r7, r0
   5ce74:	mov	r0, r4
   5ce78:	bl	161e0 <gpg_strerror@plt>
   5ce7c:	mov	r1, r0
   5ce80:	mov	r0, r7
   5ce84:	bl	487a0 <ftello64@plt+0x32260>
   5ce88:	mvn	r3, #0
   5ce8c:	mov	r2, #0
   5ce90:	str	r3, [r5, #4]
   5ce94:	str	r3, [r5]
   5ce98:	mov	r0, r4
   5ce9c:	str	r2, [r6]
   5cea0:	pop	{r4, r5, r6, r7, r8, pc}
   5cea4:	ldr	r3, [pc, #112]	; 5cf1c <ftello64@plt+0x469dc>
   5cea8:	ldr	r6, [r3]
   5ceac:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5ceb0:	mov	r2, #5
   5ceb4:	ldr	r1, [pc, #104]	; 5cf24 <ftello64@plt+0x469e4>
   5ceb8:	subs	r4, r0, #0
   5cebc:	lslne	r6, r6, #24
   5cec0:	andne	r6, r6, #2130706432	; 0x7f000000
   5cec4:	uxthne	r4, r4
   5cec8:	mov	r0, #0
   5cecc:	orrne	r4, r6, r4
   5ced0:	bl	15718 <dcgettext@plt>
   5ced4:	mov	r6, r0
   5ced8:	mov	r0, r4
   5cedc:	bl	161e0 <gpg_strerror@plt>
   5cee0:	mov	r1, r0
   5cee4:	mov	r0, r6
   5cee8:	bl	487a0 <ftello64@plt+0x32260>
   5ceec:	ldr	r0, [r5]
   5cef0:	bl	16474 <close@plt>
   5cef4:	ldr	r0, [r5, #4]
   5cef8:	bl	16474 <close@plt>
   5cefc:	mvn	r3, #0
   5cf00:	str	r3, [r5, #4]
   5cf04:	str	r3, [r5]
   5cf08:	b	5ce38 <ftello64@plt+0x468f8>
   5cf0c:	andeq	r6, r6, r4, ror sp
   5cf10:	andeq	lr, r6, r8, asr #26
   5cf14:	andeq	lr, r6, r4, asr sp
   5cf18:	andeq	r3, r6, ip, lsr #10
   5cf1c:	ldrdeq	r0, [r8], -r4
   5cf20:	andeq	lr, r6, r0, ror #26
   5cf24:	andeq	lr, r6, ip, ror sp
   5cf28:	push	{r4, r5, r6, lr}
   5cf2c:	mov	r4, r0
   5cf30:	bl	1603c <pipe@plt>
   5cf34:	cmn	r0, #1
   5cf38:	beq	5cf44 <ftello64@plt+0x46a04>
   5cf3c:	mov	r0, #0
   5cf40:	pop	{r4, r5, r6, pc}
   5cf44:	ldr	r3, [pc, #40]	; 5cf74 <ftello64@plt+0x46a34>
   5cf48:	ldr	r5, [r3]
   5cf4c:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5cf50:	mvn	r3, #0
   5cf54:	str	r3, [r4, #4]
   5cf58:	str	r3, [r4]
   5cf5c:	cmp	r0, #0
   5cf60:	lslne	r5, r5, #24
   5cf64:	andne	r5, r5, #2130706432	; 0x7f000000
   5cf68:	uxthne	r0, r0
   5cf6c:	orrne	r0, r5, r0
   5cf70:	pop	{r4, r5, r6, pc}
   5cf74:	ldrdeq	r0, [r8], -r4
   5cf78:	push	{r4, r5, r6, lr}
   5cf7c:	sub	sp, sp, #24
   5cf80:	ldr	r6, [pc, #248]	; 5d080 <ftello64@plt+0x46b40>
   5cf84:	ldr	r0, [pc, #248]	; 5d084 <ftello64@plt+0x46b44>
   5cf88:	ldr	r3, [r6]
   5cf8c:	str	r3, [sp, #20]
   5cf90:	bl	15a3c <opendir@plt>
   5cf94:	subs	r5, r0, #0
   5cf98:	mvnne	r4, #0
   5cf9c:	beq	5d014 <ftello64@plt+0x46ad4>
   5cfa0:	mov	r0, r5
   5cfa4:	bl	161bc <readdir64@plt>
   5cfa8:	cmp	r0, #0
   5cfac:	beq	5cfe8 <ftello64@plt+0x46aa8>
   5cfb0:	ldrb	r3, [r0, #19]
   5cfb4:	sub	r3, r3, #48	; 0x30
   5cfb8:	cmp	r3, #9
   5cfbc:	bhi	5cfa0 <ftello64@plt+0x46a60>
   5cfc0:	mov	r2, #10
   5cfc4:	mov	r1, #0
   5cfc8:	add	r0, r0, #19
   5cfcc:	bl	15448 <strtol@plt>
   5cfd0:	cmp	r4, r0
   5cfd4:	movlt	r4, r0
   5cfd8:	mov	r0, r5
   5cfdc:	bl	161bc <readdir64@plt>
   5cfe0:	cmp	r0, #0
   5cfe4:	bne	5cfb0 <ftello64@plt+0x46a70>
   5cfe8:	mov	r0, r5
   5cfec:	bl	164bc <closedir@plt>
   5cff0:	cmn	r4, #1
   5cff4:	addne	r0, r4, #1
   5cff8:	beq	5d014 <ftello64@plt+0x46ad4>
   5cffc:	ldr	r2, [sp, #20]
   5d000:	ldr	r3, [r6]
   5d004:	cmp	r2, r3
   5d008:	bne	5d07c <ftello64@plt+0x46b3c>
   5d00c:	add	sp, sp, #24
   5d010:	pop	{r4, r5, r6, pc}
   5d014:	mov	r4, sp
   5d018:	mov	r1, r4
   5d01c:	mov	r0, #7
   5d020:	bl	157a8 <getrlimit64@plt>
   5d024:	cmp	r0, #0
   5d028:	bne	5d044 <ftello64@plt+0x46b04>
   5d02c:	ldr	r0, [sp, #8]
   5d030:	cmn	r0, #1
   5d034:	beq	5d044 <ftello64@plt+0x46b04>
   5d038:	cmn	r0, #-2147483647	; 0x80000001
   5d03c:	moveq	r0, #256	; 0x100
   5d040:	b	5cffc <ftello64@plt+0x46abc>
   5d044:	mov	r1, r4
   5d048:	mov	r0, #7
   5d04c:	bl	157a8 <getrlimit64@plt>
   5d050:	cmp	r0, #0
   5d054:	bne	5d064 <ftello64@plt+0x46b24>
   5d058:	ldr	r0, [sp, #8]
   5d05c:	cmn	r0, #1
   5d060:	bne	5d038 <ftello64@plt+0x46af8>
   5d064:	mov	r0, #4
   5d068:	bl	15778 <sysconf@plt>
   5d06c:	cmp	r0, #0
   5d070:	bge	5d038 <ftello64@plt+0x46af8>
   5d074:	mov	r0, #20
   5d078:	b	5cffc <ftello64@plt+0x46abc>
   5d07c:	bl	15748 <__stack_chk_fail@plt>
   5d080:	andeq	pc, r7, r8, lsl #15
   5d084:	andeq	lr, r6, r4, lsr #27
   5d088:	push	{r4, r5, r6, r7, r8, lr}
   5d08c:	mov	r6, r1
   5d090:	mov	r4, r0
   5d094:	bl	5cf78 <ftello64@plt+0x46a38>
   5d098:	cmp	r6, #0
   5d09c:	mov	r7, r0
   5d0a0:	beq	5d114 <ftello64@plt+0x46bd4>
   5d0a4:	cmp	r0, r4
   5d0a8:	movgt	r5, #0
   5d0ac:	ble	5d0fc <ftello64@plt+0x46bbc>
   5d0b0:	ldr	r3, [r6, r5, lsl #2]
   5d0b4:	add	r2, r6, r5, lsl #2
   5d0b8:	cmn	r3, #1
   5d0bc:	beq	5d0e8 <ftello64@plt+0x46ba8>
   5d0c0:	cmp	r3, r4
   5d0c4:	movne	r0, r5
   5d0c8:	bne	5d0d8 <ftello64@plt+0x46b98>
   5d0cc:	b	5d108 <ftello64@plt+0x46bc8>
   5d0d0:	cmp	r3, r4
   5d0d4:	beq	5d10c <ftello64@plt+0x46bcc>
   5d0d8:	ldr	r3, [r2, #4]!
   5d0dc:	add	r0, r0, #1
   5d0e0:	cmn	r3, #1
   5d0e4:	bne	5d0d0 <ftello64@plt+0x46b90>
   5d0e8:	mov	r0, r4
   5d0ec:	bl	16474 <close@plt>
   5d0f0:	add	r4, r4, #1
   5d0f4:	cmp	r7, r4
   5d0f8:	bne	5d0b0 <ftello64@plt+0x46b70>
   5d0fc:	mov	r0, #0
   5d100:	pop	{r4, r5, r6, r7, r8, lr}
   5d104:	b	161a4 <gpg_err_set_errno@plt>
   5d108:	mov	r0, r5
   5d10c:	add	r5, r0, #1
   5d110:	b	5d0f0 <ftello64@plt+0x46bb0>
   5d114:	cmp	r0, r4
   5d118:	ble	5d0fc <ftello64@plt+0x46bbc>
   5d11c:	mov	r0, r4
   5d120:	add	r4, r4, #1
   5d124:	bl	16474 <close@plt>
   5d128:	cmp	r7, r4
   5d12c:	bne	5d11c <ftello64@plt+0x46bdc>
   5d130:	mov	r0, #0
   5d134:	pop	{r4, r5, r6, r7, r8, lr}
   5d138:	b	161a4 <gpg_err_set_errno@plt>
   5d13c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d140:	sub	sp, sp, #20
   5d144:	ldr	lr, [pc, #444]	; 5d308 <ftello64@plt+0x46dc8>
   5d148:	mov	r8, r2
   5d14c:	ldr	ip, [sp, #56]	; 0x38
   5d150:	ldr	r2, [lr]
   5d154:	subs	r4, r1, #0
   5d158:	mov	r5, r0
   5d15c:	str	r8, [sp]
   5d160:	str	r3, [sp, #4]
   5d164:	str	r2, [sp, #12]
   5d168:	str	ip, [sp, #8]
   5d16c:	ldr	r7, [sp, #60]	; 0x3c
   5d170:	ldr	r6, [sp, #64]	; 0x40
   5d174:	moveq	r0, r4
   5d178:	beq	5d1a0 <ftello64@plt+0x46c60>
   5d17c:	ldr	r0, [r4]
   5d180:	cmp	r0, #0
   5d184:	beq	5d1a0 <ftello64@plt+0x46c60>
   5d188:	mov	r3, r4
   5d18c:	mov	r0, #0
   5d190:	ldr	r2, [r3, #4]!
   5d194:	add	r0, r0, #1
   5d198:	cmp	r2, #0
   5d19c:	bne	5d190 <ftello64@plt+0x46c50>
   5d1a0:	mov	r1, #4
   5d1a4:	add	r0, r0, #2
   5d1a8:	bl	1633c <gcry_xcalloc@plt>
   5d1ac:	mov	r1, #47	; 0x2f
   5d1b0:	mov	r9, r0
   5d1b4:	mov	r0, r5
   5d1b8:	bl	16138 <strrchr@plt>
   5d1bc:	cmp	r0, #0
   5d1c0:	str	r0, [r9]
   5d1c4:	beq	5d2bc <ftello64@plt+0x46d7c>
   5d1c8:	add	r0, r0, #1
   5d1cc:	str	r0, [r9]
   5d1d0:	cmp	r4, #0
   5d1d4:	beq	5d1fc <ftello64@plt+0x46cbc>
   5d1d8:	ldr	r3, [r4]
   5d1dc:	cmp	r3, #0
   5d1e0:	beq	5d1fc <ftello64@plt+0x46cbc>
   5d1e4:	mov	r1, r4
   5d1e8:	mov	r2, r9
   5d1ec:	str	r3, [r2, #4]!
   5d1f0:	ldr	r3, [r1, #4]!
   5d1f4:	cmp	r3, #0
   5d1f8:	bne	5d1ec <ftello64@plt+0x46cac>
   5d1fc:	cmn	r8, #1
   5d200:	add	sl, sp, #4
   5d204:	mov	r4, #0
   5d208:	ldr	fp, [pc, #252]	; 5d30c <ftello64@plt+0x46dcc>
   5d20c:	beq	5d228 <ftello64@plt+0x46ce8>
   5d210:	add	r4, r4, #1
   5d214:	cmp	r4, #3
   5d218:	beq	5d260 <ftello64@plt+0x46d20>
   5d21c:	ldr	r8, [sl], #4
   5d220:	cmn	r8, #1
   5d224:	bne	5d210 <ftello64@plt+0x46cd0>
   5d228:	adds	r1, r4, #0
   5d22c:	movne	r1, #1
   5d230:	mov	r0, fp
   5d234:	bl	15dcc <__open64_2@plt>
   5d238:	cmn	r0, #1
   5d23c:	str	r0, [sl, #-4]
   5d240:	bne	5d210 <ftello64@plt+0x46cd0>
   5d244:	bl	15e20 <__errno_location@plt>
   5d248:	ldr	r0, [r0]
   5d24c:	bl	15ae4 <strerror@plt>
   5d250:	ldr	r1, [pc, #180]	; 5d30c <ftello64@plt+0x46dcc>
   5d254:	mov	r2, r0
   5d258:	ldr	r0, [pc, #176]	; 5d310 <ftello64@plt+0x46dd0>
   5d25c:	bl	48824 <ftello64@plt+0x322e4>
   5d260:	mov	r8, sp
   5d264:	mov	r4, #0
   5d268:	ldr	r0, [r8], #4
   5d26c:	cmp	r0, r4
   5d270:	beq	5d284 <ftello64@plt+0x46d44>
   5d274:	mov	r1, r4
   5d278:	bl	15790 <dup2@plt>
   5d27c:	cmn	r0, #1
   5d280:	beq	5d2cc <ftello64@plt+0x46d8c>
   5d284:	add	r4, r4, #1
   5d288:	cmp	r4, #3
   5d28c:	bne	5d268 <ftello64@plt+0x46d28>
   5d290:	mov	r1, r7
   5d294:	mov	r0, r4
   5d298:	bl	5d088 <ftello64@plt+0x46b48>
   5d29c:	cmp	r6, #0
   5d2a0:	beq	5d2a8 <ftello64@plt+0x46d68>
   5d2a4:	blx	r6
   5d2a8:	mov	r1, r9
   5d2ac:	mov	r0, r5
   5d2b0:	bl	15dc0 <execv@plt>
   5d2b4:	mov	r0, #127	; 0x7f
   5d2b8:	bl	155f8 <_exit@plt>
   5d2bc:	mov	r0, r5
   5d2c0:	bl	15fc4 <gcry_xstrdup@plt>
   5d2c4:	str	r0, [r9]
   5d2c8:	b	5d1d0 <ftello64@plt+0x46c90>
   5d2cc:	cmp	r4, #0
   5d2d0:	ldreq	r4, [pc, #60]	; 5d314 <ftello64@plt+0x46dd4>
   5d2d4:	beq	5d2ec <ftello64@plt+0x46dac>
   5d2d8:	ldr	r3, [pc, #56]	; 5d318 <ftello64@plt+0x46dd8>
   5d2dc:	ldr	r2, [pc, #56]	; 5d31c <ftello64@plt+0x46ddc>
   5d2e0:	cmp	r4, #1
   5d2e4:	moveq	r4, r3
   5d2e8:	movne	r4, r2
   5d2ec:	bl	15e20 <__errno_location@plt>
   5d2f0:	ldr	r0, [r0]
   5d2f4:	bl	15ae4 <strerror@plt>
   5d2f8:	mov	r1, r4
   5d2fc:	mov	r2, r0
   5d300:	ldr	r0, [pc, #24]	; 5d320 <ftello64@plt+0x46de0>
   5d304:	bl	48824 <ftello64@plt+0x322e4>
   5d308:	andeq	pc, r7, r8, lsl #15
   5d30c:	andeq	fp, r6, r4, asr #31
   5d310:	andeq	r5, r6, ip, asr r6
   5d314:	andeq	r0, r6, r4, asr #14
   5d318:			; <UNDEFINED> instruction: 0x0006edb4
   5d31c:			; <UNDEFINED> instruction: 0x0006edb8
   5d320:			; <UNDEFINED> instruction: 0x0006edbc
   5d324:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d328:	sub	sp, sp, #116	; 0x74
   5d32c:	ldr	sl, [pc, #248]	; 5d42c <ftello64@plt+0x46eec>
   5d330:	ldr	r3, [sl]
   5d334:	str	r3, [sp, #108]	; 0x6c
   5d338:	bl	5cf78 <ftello64@plt+0x46a38>
   5d33c:	mov	r1, #4
   5d340:	mov	r9, r0
   5d344:	mov	r0, #32
   5d348:	bl	15304 <calloc@plt>
   5d34c:	subs	r8, r0, #0
   5d350:	beq	5d3f4 <ftello64@plt+0x46eb4>
   5d354:	cmp	r9, #0
   5d358:	ble	5d420 <ftello64@plt+0x46ee0>
   5d35c:	mov	r5, #0
   5d360:	mov	r4, r5
   5d364:	mov	r6, #32
   5d368:	b	5d3b4 <ftello64@plt+0x46e74>
   5d36c:	add	r7, r5, #1
   5d370:	cmp	r7, r6
   5d374:	bcc	5d3a0 <ftello64@plt+0x46e60>
   5d378:	cmp	r6, #256	; 0x100
   5d37c:	movcc	r3, #32
   5d380:	movcs	r3, #256	; 0x100
   5d384:	add	r6, r6, r3
   5d388:	mov	r0, r8
   5d38c:	lsl	r1, r6, #2
   5d390:	bl	157c0 <realloc@plt>
   5d394:	subs	fp, r0, #0
   5d398:	beq	5d410 <ftello64@plt+0x46ed0>
   5d39c:	mov	r8, fp
   5d3a0:	str	r4, [r8, r5, lsl #2]
   5d3a4:	add	r4, r4, #1
   5d3a8:	cmp	r9, r4
   5d3ac:	mov	r5, r7
   5d3b0:	beq	5d3e8 <ftello64@plt+0x46ea8>
   5d3b4:	mov	r2, sp
   5d3b8:	mov	r1, r4
   5d3bc:	mov	r0, #3
   5d3c0:	bl	15898 <__fxstat64@plt>
   5d3c4:	cmn	r0, #1
   5d3c8:	bne	5d36c <ftello64@plt+0x46e2c>
   5d3cc:	bl	15e20 <__errno_location@plt>
   5d3d0:	ldr	r3, [r0]
   5d3d4:	cmp	r3, #9
   5d3d8:	bne	5d36c <ftello64@plt+0x46e2c>
   5d3dc:	add	r4, r4, #1
   5d3e0:	cmp	r9, r4
   5d3e4:	bne	5d3b4 <ftello64@plt+0x46e74>
   5d3e8:	add	r5, r8, r5, lsl #2
   5d3ec:	mvn	r3, #0
   5d3f0:	str	r3, [r5]
   5d3f4:	ldr	r2, [sp, #108]	; 0x6c
   5d3f8:	ldr	r3, [sl]
   5d3fc:	mov	r0, r8
   5d400:	cmp	r2, r3
   5d404:	bne	5d428 <ftello64@plt+0x46ee8>
   5d408:	add	sp, sp, #116	; 0x74
   5d40c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d410:	mov	r0, r8
   5d414:	bl	1552c <free@plt>
   5d418:	mov	r8, fp
   5d41c:	b	5d3f4 <ftello64@plt+0x46eb4>
   5d420:	mov	r5, r8
   5d424:	b	5d3ec <ftello64@plt+0x46eac>
   5d428:	bl	15748 <__stack_chk_fail@plt>
   5d42c:	andeq	pc, r7, r8, lsl #15
   5d430:	cmp	r1, #0
   5d434:	beq	5d444 <ftello64@plt+0x46f04>
   5d438:	mov	r3, r2
   5d43c:	mov	r2, #0
   5d440:	b	5cde0 <ftello64@plt+0x468a0>
   5d444:	b	5cf28 <ftello64@plt+0x469e8>
   5d448:	cmp	r1, #0
   5d44c:	beq	5d45c <ftello64@plt+0x46f1c>
   5d450:	mov	r3, r2
   5d454:	mov	r2, #1
   5d458:	b	5cde0 <ftello64@plt+0x468a0>
   5d45c:	b	5cf28 <ftello64@plt+0x469e8>
   5d460:	b	5cf28 <ftello64@plt+0x469e8>
   5d464:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d468:	sub	sp, sp, #76	; 0x4c
   5d46c:	ldr	sl, [pc, #976]	; 5d844 <ftello64@plt+0x47304>
   5d470:	ldr	ip, [pc, #976]	; 5d848 <ftello64@plt+0x47308>
   5d474:	ldr	r5, [sp, #116]	; 0x74
   5d478:	ldr	r6, [sl]
   5d47c:	cmp	r5, #0
   5d480:	str	r6, [sp, #68]	; 0x44
   5d484:	ldrd	r6, [sp, #120]	; 0x78
   5d488:	strd	r0, [sp, #16]
   5d48c:	ldm	ip, {r0, r1}
   5d490:	mov	ip, #0
   5d494:	strne	ip, [r5]
   5d498:	cmp	r6, #0
   5d49c:	strd	r2, [sp, #24]
   5d4a0:	ldr	r4, [sp, #112]	; 0x70
   5d4a4:	movne	r3, #0
   5d4a8:	strne	r3, [r6]
   5d4ac:	ldr	fp, [sp, #128]	; 0x80
   5d4b0:	cmp	r7, #0
   5d4b4:	movne	r3, #0
   5d4b8:	add	lr, sp, #44	; 0x2c
   5d4bc:	add	r9, sp, #52	; 0x34
   5d4c0:	add	r8, sp, #60	; 0x3c
   5d4c4:	strne	r3, [r7]
   5d4c8:	lsr	r4, r4, #4
   5d4cc:	mvn	r3, #0
   5d4d0:	cmp	r5, #0
   5d4d4:	stm	lr, {r0, r1}
   5d4d8:	stm	r9, {r0, r1}
   5d4dc:	stm	r8, {r0, r1}
   5d4e0:	and	r4, r4, #1
   5d4e4:	str	ip, [sp, #32]
   5d4e8:	str	ip, [sp, #36]	; 0x24
   5d4ec:	str	ip, [sp, #40]	; 0x28
   5d4f0:	str	r3, [fp]
   5d4f4:	beq	5d514 <ftello64@plt+0x46fd4>
   5d4f8:	mov	r3, r4
   5d4fc:	mov	r0, lr
   5d500:	mov	r2, #1
   5d504:	add	r1, sp, #32
   5d508:	bl	5cde0 <ftello64@plt+0x468a0>
   5d50c:	subs	r3, r0, #0
   5d510:	bne	5d5d0 <ftello64@plt+0x47090>
   5d514:	cmp	r6, #0
   5d518:	beq	5d538 <ftello64@plt+0x46ff8>
   5d51c:	mov	r3, r4
   5d520:	mov	r0, r9
   5d524:	mov	r2, #0
   5d528:	add	r1, sp, #36	; 0x24
   5d52c:	bl	5cde0 <ftello64@plt+0x468a0>
   5d530:	subs	r3, r0, #0
   5d534:	bne	5d650 <ftello64@plt+0x47110>
   5d538:	cmp	r7, #0
   5d53c:	beq	5d55c <ftello64@plt+0x4701c>
   5d540:	mov	r3, r4
   5d544:	mov	r0, r8
   5d548:	mov	r2, #0
   5d54c:	add	r1, sp, #40	; 0x28
   5d550:	bl	5cde0 <ftello64@plt+0x468a0>
   5d554:	subs	r3, r0, #0
   5d558:	bne	5d5ec <ftello64@plt+0x470ac>
   5d55c:	bl	160e4 <fork@plt>
   5d560:	cmn	r0, #1
   5d564:	str	r0, [fp]
   5d568:	beq	5d678 <ftello64@plt+0x47138>
   5d56c:	cmp	r0, #0
   5d570:	beq	5d7fc <ftello64@plt+0x472bc>
   5d574:	ldr	r0, [sp, #44]	; 0x2c
   5d578:	cmn	r0, #1
   5d57c:	beq	5d584 <ftello64@plt+0x47044>
   5d580:	bl	16474 <close@plt>
   5d584:	ldr	r0, [sp, #56]	; 0x38
   5d588:	cmn	r0, #1
   5d58c:	beq	5d594 <ftello64@plt+0x47054>
   5d590:	bl	16474 <close@plt>
   5d594:	ldr	r0, [sp, #64]	; 0x40
   5d598:	cmn	r0, #1
   5d59c:	beq	5d5a4 <ftello64@plt+0x47064>
   5d5a0:	bl	16474 <close@plt>
   5d5a4:	cmp	r5, #0
   5d5a8:	ldrne	r3, [sp, #32]
   5d5ac:	strne	r3, [r5]
   5d5b0:	cmp	r6, #0
   5d5b4:	ldrne	r3, [sp, #36]	; 0x24
   5d5b8:	strne	r3, [r6]
   5d5bc:	cmp	r7, #0
   5d5c0:	movne	r3, #0
   5d5c4:	ldrne	r2, [sp, #40]	; 0x28
   5d5c8:	moveq	r3, r7
   5d5cc:	strne	r2, [r7]
   5d5d0:	ldr	r1, [sp, #68]	; 0x44
   5d5d4:	ldr	r2, [sl]
   5d5d8:	mov	r0, r3
   5d5dc:	cmp	r1, r2
   5d5e0:	bne	5d7f8 <ftello64@plt+0x472b8>
   5d5e4:	add	sp, sp, #76	; 0x4c
   5d5e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d5ec:	ldr	r0, [sp, #32]
   5d5f0:	cmp	r0, #0
   5d5f4:	beq	5d750 <ftello64@plt+0x47210>
   5d5f8:	str	r3, [sp, #16]
   5d5fc:	bl	15a0c <gpgrt_fclose@plt>
   5d600:	ldr	r3, [sp, #16]
   5d604:	ldr	r0, [sp, #44]	; 0x2c
   5d608:	cmn	r0, #1
   5d60c:	beq	5d61c <ftello64@plt+0x470dc>
   5d610:	str	r3, [sp, #16]
   5d614:	bl	16474 <close@plt>
   5d618:	ldr	r3, [sp, #16]
   5d61c:	ldr	r0, [sp, #36]	; 0x24
   5d620:	cmp	r0, #0
   5d624:	beq	5d76c <ftello64@plt+0x4722c>
   5d628:	str	r3, [sp, #16]
   5d62c:	bl	15a0c <gpgrt_fclose@plt>
   5d630:	ldr	r3, [sp, #16]
   5d634:	ldr	r0, [sp, #56]	; 0x38
   5d638:	cmn	r0, #1
   5d63c:	beq	5d5d0 <ftello64@plt+0x47090>
   5d640:	str	r3, [sp, #16]
   5d644:	bl	16474 <close@plt>
   5d648:	ldr	r3, [sp, #16]
   5d64c:	b	5d5d0 <ftello64@plt+0x47090>
   5d650:	ldr	r0, [sp, #32]
   5d654:	cmp	r0, #0
   5d658:	beq	5d788 <ftello64@plt+0x47248>
   5d65c:	str	r3, [sp, #16]
   5d660:	bl	15a0c <gpgrt_fclose@plt>
   5d664:	ldr	r3, [sp, #16]
   5d668:	ldr	r0, [sp, #44]	; 0x2c
   5d66c:	cmn	r0, #1
   5d670:	beq	5d5d0 <ftello64@plt+0x47090>
   5d674:	b	5d640 <ftello64@plt+0x47100>
   5d678:	ldr	r3, [pc, #460]	; 5d84c <ftello64@plt+0x4730c>
   5d67c:	ldr	r4, [r3]
   5d680:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5d684:	mov	r2, #5
   5d688:	ldr	r1, [pc, #448]	; 5d850 <ftello64@plt+0x47310>
   5d68c:	subs	r3, r0, #0
   5d690:	lslne	r4, r4, #24
   5d694:	uxthne	r3, r3
   5d698:	andne	r4, r4, #2130706432	; 0x7f000000
   5d69c:	orrne	r3, r4, r3
   5d6a0:	mov	r0, #0
   5d6a4:	str	r3, [sp, #16]
   5d6a8:	bl	15718 <dcgettext@plt>
   5d6ac:	ldr	r3, [sp, #16]
   5d6b0:	mov	r4, r0
   5d6b4:	mov	r0, r3
   5d6b8:	bl	161e0 <gpg_strerror@plt>
   5d6bc:	mov	r1, r0
   5d6c0:	mov	r0, r4
   5d6c4:	bl	487a0 <ftello64@plt+0x32260>
   5d6c8:	ldr	r0, [sp, #32]
   5d6cc:	ldr	r3, [sp, #16]
   5d6d0:	cmp	r0, #0
   5d6d4:	beq	5d7a4 <ftello64@plt+0x47264>
   5d6d8:	bl	15a0c <gpgrt_fclose@plt>
   5d6dc:	ldr	r3, [sp, #16]
   5d6e0:	ldr	r0, [sp, #44]	; 0x2c
   5d6e4:	cmn	r0, #1
   5d6e8:	beq	5d6f8 <ftello64@plt+0x471b8>
   5d6ec:	str	r3, [sp, #16]
   5d6f0:	bl	16474 <close@plt>
   5d6f4:	ldr	r3, [sp, #16]
   5d6f8:	ldr	r0, [sp, #36]	; 0x24
   5d6fc:	cmp	r0, #0
   5d700:	beq	5d7c0 <ftello64@plt+0x47280>
   5d704:	str	r3, [sp, #16]
   5d708:	bl	15a0c <gpgrt_fclose@plt>
   5d70c:	ldr	r3, [sp, #16]
   5d710:	ldr	r0, [sp, #56]	; 0x38
   5d714:	cmn	r0, #1
   5d718:	beq	5d728 <ftello64@plt+0x471e8>
   5d71c:	str	r3, [sp, #16]
   5d720:	bl	16474 <close@plt>
   5d724:	ldr	r3, [sp, #16]
   5d728:	ldr	r0, [sp, #40]	; 0x28
   5d72c:	cmp	r0, #0
   5d730:	beq	5d7dc <ftello64@plt+0x4729c>
   5d734:	str	r3, [sp, #16]
   5d738:	bl	15a0c <gpgrt_fclose@plt>
   5d73c:	ldr	r3, [sp, #16]
   5d740:	ldr	r0, [sp, #64]	; 0x40
   5d744:	cmn	r0, #1
   5d748:	beq	5d5d0 <ftello64@plt+0x47090>
   5d74c:	b	5d640 <ftello64@plt+0x47100>
   5d750:	ldr	r0, [sp, #48]	; 0x30
   5d754:	cmn	r0, #1
   5d758:	beq	5d604 <ftello64@plt+0x470c4>
   5d75c:	str	r3, [sp, #16]
   5d760:	bl	16474 <close@plt>
   5d764:	ldr	r3, [sp, #16]
   5d768:	b	5d604 <ftello64@plt+0x470c4>
   5d76c:	ldr	r0, [sp, #52]	; 0x34
   5d770:	cmn	r0, #1
   5d774:	beq	5d634 <ftello64@plt+0x470f4>
   5d778:	str	r3, [sp, #16]
   5d77c:	bl	16474 <close@plt>
   5d780:	ldr	r3, [sp, #16]
   5d784:	b	5d634 <ftello64@plt+0x470f4>
   5d788:	ldr	r0, [sp, #48]	; 0x30
   5d78c:	cmn	r0, #1
   5d790:	beq	5d668 <ftello64@plt+0x47128>
   5d794:	str	r3, [sp, #16]
   5d798:	bl	16474 <close@plt>
   5d79c:	ldr	r3, [sp, #16]
   5d7a0:	b	5d668 <ftello64@plt+0x47128>
   5d7a4:	ldr	r0, [sp, #48]	; 0x30
   5d7a8:	cmn	r0, #1
   5d7ac:	beq	5d6e0 <ftello64@plt+0x471a0>
   5d7b0:	str	r3, [sp, #16]
   5d7b4:	bl	16474 <close@plt>
   5d7b8:	ldr	r3, [sp, #16]
   5d7bc:	b	5d6e0 <ftello64@plt+0x471a0>
   5d7c0:	ldr	r0, [sp, #52]	; 0x34
   5d7c4:	cmn	r0, #1
   5d7c8:	beq	5d710 <ftello64@plt+0x471d0>
   5d7cc:	str	r3, [sp, #16]
   5d7d0:	bl	16474 <close@plt>
   5d7d4:	ldr	r3, [sp, #16]
   5d7d8:	b	5d710 <ftello64@plt+0x471d0>
   5d7dc:	ldr	r0, [sp, #60]	; 0x3c
   5d7e0:	cmn	r0, #1
   5d7e4:	beq	5d740 <ftello64@plt+0x47200>
   5d7e8:	str	r3, [sp, #16]
   5d7ec:	bl	16474 <close@plt>
   5d7f0:	ldr	r3, [sp, #16]
   5d7f4:	b	5d740 <ftello64@plt+0x47200>
   5d7f8:	bl	15748 <__stack_chk_fail@plt>
   5d7fc:	mov	r0, #25
   5d800:	bl	16288 <gcry_control@plt>
   5d804:	ldr	r0, [sp, #32]
   5d808:	bl	15a0c <gpgrt_fclose@plt>
   5d80c:	ldr	r0, [sp, #36]	; 0x24
   5d810:	bl	15a0c <gpgrt_fclose@plt>
   5d814:	ldr	r0, [sp, #40]	; 0x28
   5d818:	bl	15a0c <gpgrt_fclose@plt>
   5d81c:	ldr	r2, [sp, #28]
   5d820:	ldr	r3, [sp, #64]	; 0x40
   5d824:	str	r2, [sp, #8]
   5d828:	ldr	r2, [sp, #24]
   5d82c:	str	r3, [sp]
   5d830:	str	r2, [sp, #4]
   5d834:	ldrd	r0, [sp, #16]
   5d838:	ldr	r3, [sp, #56]	; 0x38
   5d83c:	ldr	r2, [sp, #44]	; 0x2c
   5d840:	bl	5d13c <ftello64@plt+0x46bfc>
   5d844:	andeq	pc, r7, r8, lsl #15
   5d848:	andeq	lr, r6, r0, asr #26
   5d84c:	ldrdeq	r0, [r8], -r4
   5d850:	ldrdeq	lr, [r6], -r4
   5d854:	push	{r4, r5, r6, r7, r8, r9, lr}
   5d858:	sub	sp, sp, #20
   5d85c:	mov	r6, r0
   5d860:	ldr	r5, [sp, #52]	; 0x34
   5d864:	mov	r7, r1
   5d868:	mov	r8, r2
   5d86c:	mov	r9, r3
   5d870:	bl	160e4 <fork@plt>
   5d874:	cmn	r0, #1
   5d878:	str	r0, [r5]
   5d87c:	beq	5d89c <ftello64@plt+0x4735c>
   5d880:	cmp	r0, #0
   5d884:	mov	r4, r0
   5d888:	movne	r4, #0
   5d88c:	beq	5d8f4 <ftello64@plt+0x473b4>
   5d890:	mov	r0, r4
   5d894:	add	sp, sp, #20
   5d898:	pop	{r4, r5, r6, r7, r8, r9, pc}
   5d89c:	ldr	r3, [pc, #124]	; 5d920 <ftello64@plt+0x473e0>
   5d8a0:	ldr	r5, [r3]
   5d8a4:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5d8a8:	mov	r2, #5
   5d8ac:	ldr	r1, [pc, #112]	; 5d924 <ftello64@plt+0x473e4>
   5d8b0:	subs	r4, r0, #0
   5d8b4:	lslne	r5, r5, #24
   5d8b8:	andne	r5, r5, #2130706432	; 0x7f000000
   5d8bc:	uxthne	r4, r4
   5d8c0:	mov	r0, #0
   5d8c4:	orrne	r4, r5, r4
   5d8c8:	bl	15718 <dcgettext@plt>
   5d8cc:	mov	r5, r0
   5d8d0:	bl	15e20 <__errno_location@plt>
   5d8d4:	ldr	r0, [r0]
   5d8d8:	bl	15ae4 <strerror@plt>
   5d8dc:	mov	r1, r0
   5d8e0:	mov	r0, r5
   5d8e4:	bl	487a0 <ftello64@plt+0x32260>
   5d8e8:	mov	r0, r4
   5d8ec:	add	sp, sp, #20
   5d8f0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   5d8f4:	mov	r0, #25
   5d8f8:	bl	16288 <gcry_control@plt>
   5d8fc:	ldr	r3, [sp, #48]	; 0x30
   5d900:	str	r4, [sp, #8]
   5d904:	str	r3, [sp]
   5d908:	str	r4, [sp, #4]
   5d90c:	mov	r3, r9
   5d910:	mov	r2, r8
   5d914:	mov	r1, r7
   5d918:	mov	r0, r6
   5d91c:	bl	5d13c <ftello64@plt+0x46bfc>
   5d920:	ldrdeq	r0, [r8], -r4
   5d924:	ldrdeq	lr, [r6], -r4
   5d928:	push	{r4, r5, r6, r7, r8, r9, lr}
   5d92c:	subs	r8, r3, #0
   5d930:	ldr	r7, [pc, #376]	; 5dab0 <ftello64@plt+0x47570>
   5d934:	sub	sp, sp, #12
   5d938:	mov	r9, r0
   5d93c:	ldr	r3, [r7]
   5d940:	mov	r6, r1
   5d944:	str	r3, [sp, #4]
   5d948:	mvnne	r3, #0
   5d94c:	strne	r3, [r8]
   5d950:	cmn	r1, #1
   5d954:	beq	5da84 <ftello64@plt+0x47544>
   5d958:	clz	r5, r2
   5d95c:	lsr	r5, r5, #5
   5d960:	b	5d978 <ftello64@plt+0x47438>
   5d964:	bl	15e20 <__errno_location@plt>
   5d968:	mov	r4, r0
   5d96c:	ldr	r0, [r0]
   5d970:	cmp	r0, #4
   5d974:	bne	5da2c <ftello64@plt+0x474ec>
   5d978:	mov	r2, r5
   5d97c:	mov	r1, sp
   5d980:	mov	r0, r6
   5d984:	bl	15940 <waitpid@plt>
   5d988:	cmn	r0, #1
   5d98c:	beq	5d964 <ftello64@plt+0x47424>
   5d990:	cmp	r0, #0
   5d994:	moveq	r0, #62	; 0x3e
   5d998:	bne	5d9b4 <ftello64@plt+0x47474>
   5d99c:	ldr	r2, [sp, #4]
   5d9a0:	ldr	r3, [r7]
   5d9a4:	cmp	r2, r3
   5d9a8:	bne	5daac <ftello64@plt+0x4756c>
   5d9ac:	add	sp, sp, #12
   5d9b0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   5d9b4:	ldr	r3, [sp]
   5d9b8:	ands	r2, r3, #127	; 0x7f
   5d9bc:	bne	5da0c <ftello64@plt+0x474cc>
   5d9c0:	asr	r3, r3, #8
   5d9c4:	uxtb	r0, r3
   5d9c8:	cmp	r0, #127	; 0x7f
   5d9cc:	beq	5da8c <ftello64@plt+0x4754c>
   5d9d0:	cmp	r0, #0
   5d9d4:	beq	5da74 <ftello64@plt+0x47534>
   5d9d8:	cmp	r8, #0
   5d9dc:	strne	r0, [r8]
   5d9e0:	movne	r0, #1
   5d9e4:	bne	5d99c <ftello64@plt+0x4745c>
   5d9e8:	mov	r2, #5
   5d9ec:	ldr	r1, [pc, #192]	; 5dab4 <ftello64@plt+0x47574>
   5d9f0:	mov	r0, r8
   5d9f4:	bl	15718 <dcgettext@plt>
   5d9f8:	mov	r1, r9
   5d9fc:	ldrb	r2, [sp, #1]
   5da00:	bl	487a0 <ftello64@plt+0x32260>
   5da04:	mov	r0, #1
   5da08:	b	5d99c <ftello64@plt+0x4745c>
   5da0c:	mov	r2, #5
   5da10:	ldr	r1, [pc, #160]	; 5dab8 <ftello64@plt+0x47578>
   5da14:	mov	r0, #0
   5da18:	bl	15718 <dcgettext@plt>
   5da1c:	mov	r1, r9
   5da20:	bl	487a0 <ftello64@plt+0x32260>
   5da24:	mov	r0, #1
   5da28:	b	5d99c <ftello64@plt+0x4745c>
   5da2c:	bl	158d4 <gpg_err_code_from_errno@plt>
   5da30:	mov	r2, #5
   5da34:	ldr	r1, [pc, #128]	; 5dabc <ftello64@plt+0x4757c>
   5da38:	mov	r5, r0
   5da3c:	mov	r0, #0
   5da40:	bl	15718 <dcgettext@plt>
   5da44:	mov	r8, r0
   5da48:	ldr	r0, [r4]
   5da4c:	bl	15ae4 <strerror@plt>
   5da50:	mov	r1, r6
   5da54:	mov	r2, r0
   5da58:	mov	r0, r8
   5da5c:	bl	487a0 <ftello64@plt+0x32260>
   5da60:	cmp	r5, #0
   5da64:	uxthne	r0, r5
   5da68:	bne	5d99c <ftello64@plt+0x4745c>
   5da6c:	mov	r0, #0
   5da70:	b	5d99c <ftello64@plt+0x4745c>
   5da74:	cmp	r8, #0
   5da78:	strne	r0, [r8]
   5da7c:	bne	5d99c <ftello64@plt+0x4745c>
   5da80:	b	5da6c <ftello64@plt+0x4752c>
   5da84:	mov	r0, #55	; 0x37
   5da88:	b	5d99c <ftello64@plt+0x4745c>
   5da8c:	mov	r0, r2
   5da90:	ldr	r1, [pc, #40]	; 5dac0 <ftello64@plt+0x47580>
   5da94:	mov	r2, #5
   5da98:	bl	15718 <dcgettext@plt>
   5da9c:	mov	r1, r9
   5daa0:	bl	487a0 <ftello64@plt+0x32260>
   5daa4:	mov	r0, #115	; 0x73
   5daa8:	b	5d99c <ftello64@plt+0x4745c>
   5daac:	bl	15748 <__stack_chk_fail@plt>
   5dab0:	andeq	pc, r7, r8, lsl #15
   5dab4:	andeq	lr, r6, ip, lsl lr
   5dab8:	andeq	lr, r6, r0, asr #28
   5dabc:	andeq	lr, r6, r0, ror #28
   5dac0:	strdeq	lr, [r6], -r0
   5dac4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5dac8:	sub	sp, sp, #36	; 0x24
   5dacc:	mov	sl, r1
   5dad0:	str	r0, [sp, #16]
   5dad4:	ldr	r0, [pc, #896]	; 5de5c <ftello64@plt+0x4791c>
   5dad8:	ldr	ip, [sp, #72]	; 0x48
   5dadc:	str	r3, [sp, #12]
   5dae0:	cmp	ip, #0
   5dae4:	ldr	r0, [r0]
   5dae8:	movne	r3, #0
   5daec:	str	ip, [sp, #4]
   5daf0:	mov	r7, r2
   5daf4:	str	r0, [sp, #28]
   5daf8:	strne	r3, [sp, #8]
   5dafc:	beq	5ddf4 <ftello64@plt+0x478b4>
   5db00:	cmp	r7, #0
   5db04:	beq	5de20 <ftello64@plt+0x478e0>
   5db08:	ldr	ip, [sl]
   5db0c:	cmn	ip, #1
   5db10:	beq	5ddb4 <ftello64@plt+0x47874>
   5db14:	ldr	r3, [sp, #4]
   5db18:	ldr	r9, [pc, #832]	; 5de60 <ftello64@plt+0x47920>
   5db1c:	sub	r3, r3, #4
   5db20:	mov	r6, r3
   5db24:	mov	r4, sl
   5db28:	mov	r8, r7
   5db2c:	mov	r5, #0
   5db30:	str	r3, [sp, #20]
   5db34:	ldr	r2, [r9]
   5db38:	cmp	r2, #0
   5db3c:	beq	5db6c <ftello64@plt+0x4762c>
   5db40:	ldr	r3, [r2]
   5db44:	cmp	r3, ip
   5db48:	bne	5db60 <ftello64@plt+0x47620>
   5db4c:	b	5ddcc <ftello64@plt+0x4788c>
   5db50:	ldr	r1, [r3]
   5db54:	cmp	r1, ip
   5db58:	beq	5db94 <ftello64@plt+0x47654>
   5db5c:	mov	r2, r3
   5db60:	ldr	r3, [r2, #8]
   5db64:	cmp	r3, #0
   5db68:	bne	5db50 <ftello64@plt+0x47610>
   5db6c:	add	r3, r5, #1
   5db70:	mvn	fp, #0
   5db74:	cmp	r7, r3
   5db78:	str	fp, [r6, #4]!
   5db7c:	beq	5dbc0 <ftello64@plt+0x47680>
   5db80:	ldr	ip, [r4, #4]!
   5db84:	cmn	ip, #1
   5db88:	beq	5ddb4 <ftello64@plt+0x47874>
   5db8c:	mov	r5, r3
   5db90:	b	5db34 <ftello64@plt+0x475f4>
   5db94:	add	r2, r2, #8
   5db98:	ldr	r1, [r3, #8]
   5db9c:	mov	r0, r3
   5dba0:	str	r1, [r2]
   5dba4:	ldr	fp, [r3, #4]
   5dba8:	bl	156a0 <gcry_free@plt>
   5dbac:	add	r3, r5, #1
   5dbb0:	cmp	r7, r3
   5dbb4:	sub	r8, r8, #1
   5dbb8:	str	fp, [r6, #4]!
   5dbbc:	bne	5db80 <ftello64@plt+0x47640>
   5dbc0:	cmp	r8, #0
   5dbc4:	beq	5ddac <ftello64@plt+0x4786c>
   5dbc8:	ldr	r3, [sp, #12]
   5dbcc:	clz	r6, r3
   5dbd0:	lsr	r6, r6, #5
   5dbd4:	b	5dbe8 <ftello64@plt+0x476a8>
   5dbd8:	bl	15e20 <__errno_location@plt>
   5dbdc:	ldr	r3, [r0]
   5dbe0:	cmp	r3, #4
   5dbe4:	bne	5dc68 <ftello64@plt+0x47728>
   5dbe8:	mov	r2, r6
   5dbec:	add	r1, sp, #24
   5dbf0:	mvn	r0, #0
   5dbf4:	bl	15940 <waitpid@plt>
   5dbf8:	cmn	r0, #1
   5dbfc:	mov	r4, r0
   5dc00:	beq	5dbd8 <ftello64@plt+0x47698>
   5dc04:	cmp	r0, #0
   5dc08:	beq	5de28 <ftello64@plt+0x478e8>
   5dc0c:	ldr	r3, [sl]
   5dc10:	cmp	r0, r3
   5dc14:	beq	5de18 <ftello64@plt+0x478d8>
   5dc18:	mov	r2, sl
   5dc1c:	mov	r3, #0
   5dc20:	b	5dc34 <ftello64@plt+0x476f4>
   5dc24:	ldr	r1, [r2, #4]!
   5dc28:	lsl	r0, r3, #2
   5dc2c:	cmp	r1, r4
   5dc30:	beq	5dd88 <ftello64@plt+0x47848>
   5dc34:	cmp	r5, r3
   5dc38:	add	r3, r3, #1
   5dc3c:	bne	5dc24 <ftello64@plt+0x476e4>
   5dc40:	mov	r0, #12
   5dc44:	ldr	fp, [sp, #24]
   5dc48:	bl	15364 <gcry_malloc@plt>
   5dc4c:	cmp	r0, #0
   5dc50:	beq	5de30 <ftello64@plt+0x478f0>
   5dc54:	ldr	r3, [r9]
   5dc58:	stm	r0, {r4, fp}
   5dc5c:	str	r3, [r0, #8]
   5dc60:	str	r0, [r9]
   5dc64:	b	5dbe8 <ftello64@plt+0x476a8>
   5dc68:	mov	r4, r0
   5dc6c:	mov	r0, r3
   5dc70:	bl	158d4 <gpg_err_code_from_errno@plt>
   5dc74:	mov	r2, #5
   5dc78:	ldr	r1, [pc, #484]	; 5de64 <ftello64@plt+0x47924>
   5dc7c:	str	r0, [sp, #12]
   5dc80:	mov	r0, #0
   5dc84:	bl	15718 <dcgettext@plt>
   5dc88:	mov	r5, r0
   5dc8c:	ldr	r0, [r4]
   5dc90:	bl	15ae4 <strerror@plt>
   5dc94:	mov	r1, r0
   5dc98:	mov	r0, r5
   5dc9c:	bl	487a0 <ftello64@plt+0x32260>
   5dca0:	ldr	r3, [sp, #12]
   5dca4:	ldr	r2, [sp, #4]
   5dca8:	ldr	r4, [pc, #440]	; 5de68 <ftello64@plt+0x47928>
   5dcac:	add	r7, r2, r7, lsl #2
   5dcb0:	ldr	r5, [pc, #436]	; 5de6c <ftello64@plt+0x4792c>
   5dcb4:	ldr	r6, [pc, #436]	; 5de70 <ftello64@plt+0x47930>
   5dcb8:	sub	r7, r7, #4
   5dcbc:	ldr	r8, [sp, #20]
   5dcc0:	ldr	r9, [sp, #16]
   5dcc4:	b	5dcf0 <ftello64@plt+0x477b0>
   5dcc8:	mov	r2, #5
   5dccc:	mov	r1, r4
   5dcd0:	mov	r0, #0
   5dcd4:	bl	15718 <dcgettext@plt>
   5dcd8:	ldr	r1, [r9]
   5dcdc:	bl	487a0 <ftello64@plt+0x32260>
   5dce0:	mov	r3, #1
   5dce4:	cmp	r8, r7
   5dce8:	add	r9, r9, #4
   5dcec:	beq	5dd58 <ftello64@plt+0x47818>
   5dcf0:	ldr	r2, [r8, #4]!
   5dcf4:	cmn	r2, #1
   5dcf8:	beq	5dce4 <ftello64@plt+0x477a4>
   5dcfc:	ands	r0, r2, #127	; 0x7f
   5dd00:	bne	5dcc8 <ftello64@plt+0x47788>
   5dd04:	asr	r2, r2, #8
   5dd08:	uxtb	r2, r2
   5dd0c:	cmp	r2, #127	; 0x7f
   5dd10:	beq	5ddd8 <ftello64@plt+0x47898>
   5dd14:	cmp	r2, #0
   5dd18:	beq	5dce4 <ftello64@plt+0x477a4>
   5dd1c:	ldr	r3, [sp, #8]
   5dd20:	cmp	r3, #0
   5dd24:	streq	r2, [r8]
   5dd28:	moveq	r3, #1
   5dd2c:	beq	5dce4 <ftello64@plt+0x477a4>
   5dd30:	mov	r2, #5
   5dd34:	mov	r1, r5
   5dd38:	bl	15718 <dcgettext@plt>
   5dd3c:	ldr	r1, [r9]
   5dd40:	ldrb	r2, [r8, #1]
   5dd44:	bl	487a0 <ftello64@plt+0x32260>
   5dd48:	cmp	r8, r7
   5dd4c:	mov	r3, #1
   5dd50:	add	r9, r9, #4
   5dd54:	bne	5dcf0 <ftello64@plt+0x477b0>
   5dd58:	ldr	r0, [sp, #8]
   5dd5c:	str	r3, [sp, #4]
   5dd60:	bl	156a0 <gcry_free@plt>
   5dd64:	ldr	r3, [sp, #4]
   5dd68:	uxth	r0, r3
   5dd6c:	ldr	r3, [pc, #232]	; 5de5c <ftello64@plt+0x4791c>
   5dd70:	ldr	r2, [sp, #28]
   5dd74:	ldr	r3, [r3]
   5dd78:	cmp	r2, r3
   5dd7c:	bne	5de58 <ftello64@plt+0x47918>
   5dd80:	add	sp, sp, #36	; 0x24
   5dd84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5dd88:	ldr	r3, [sp, #4]
   5dd8c:	add	r0, r3, r0
   5dd90:	ldr	r3, [r0]
   5dd94:	cmn	r3, #1
   5dd98:	bne	5de44 <ftello64@plt+0x47904>
   5dd9c:	ldr	r3, [sp, #24]
   5dda0:	subs	r8, r8, #1
   5dda4:	str	r3, [r0]
   5dda8:	bne	5dbe8 <ftello64@plt+0x476a8>
   5ddac:	mov	r3, #0
   5ddb0:	b	5dca4 <ftello64@plt+0x47764>
   5ddb4:	ldr	r3, [pc, #184]	; 5de74 <ftello64@plt+0x47934>
   5ddb8:	ldr	r3, [r3]
   5ddbc:	lsl	r3, r3, #24
   5ddc0:	and	r3, r3, #2130706432	; 0x7f000000
   5ddc4:	orr	r0, r3, #55	; 0x37
   5ddc8:	b	5dd6c <ftello64@plt+0x4782c>
   5ddcc:	mov	r3, r2
   5ddd0:	ldr	r2, [pc, #136]	; 5de60 <ftello64@plt+0x47920>
   5ddd4:	b	5db98 <ftello64@plt+0x47658>
   5ddd8:	mov	r2, #5
   5dddc:	mov	r1, r6
   5dde0:	bl	15718 <dcgettext@plt>
   5dde4:	ldr	r1, [r9]
   5dde8:	bl	487a0 <ftello64@plt+0x32260>
   5ddec:	mov	r3, #115	; 0x73
   5ddf0:	b	5dce4 <ftello64@plt+0x477a4>
   5ddf4:	lsl	r0, r2, #2
   5ddf8:	bl	15364 <gcry_malloc@plt>
   5ddfc:	subs	r3, r0, #0
   5de00:	str	r3, [sp, #4]
   5de04:	ldrne	r3, [sp, #4]
   5de08:	strne	r3, [sp, #8]
   5de0c:	bne	5db00 <ftello64@plt+0x475c0>
   5de10:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5de14:	b	5dd6c <ftello64@plt+0x4782c>
   5de18:	ldr	r0, [sp, #4]
   5de1c:	b	5dd90 <ftello64@plt+0x47850>
   5de20:	mov	r3, r7
   5de24:	b	5dd58 <ftello64@plt+0x47818>
   5de28:	mov	r3, #62	; 0x3e
   5de2c:	b	5dca4 <ftello64@plt+0x47764>
   5de30:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5de34:	cmp	r0, #0
   5de38:	beq	5dbe8 <ftello64@plt+0x476a8>
   5de3c:	mov	r3, r0
   5de40:	b	5dca4 <ftello64@plt+0x47764>
   5de44:	mov	r1, r4
   5de48:	ldr	r0, [pc, #40]	; 5de78 <ftello64@plt+0x47938>
   5de4c:	bl	487a0 <ftello64@plt+0x32260>
   5de50:	mov	r3, #1
   5de54:	b	5dca4 <ftello64@plt+0x47764>
   5de58:	bl	15748 <__stack_chk_fail@plt>
   5de5c:	andeq	pc, r7, r8, lsl #15
   5de60:	strdeq	r0, [r8], -r0	; <UNPREDICTABLE>
   5de64:	andeq	lr, r6, r4, lsr #29
   5de68:	andeq	lr, r6, r0, asr #28
   5de6c:	andeq	lr, r6, ip, lsl lr
   5de70:	strdeq	lr, [r6], -r0
   5de74:	ldrdeq	r0, [r8], -r4
   5de78:	muleq	r6, r0, lr
   5de7c:	bx	lr
   5de80:	push	{r4, r5, r6, r7, lr}
   5de84:	sub	sp, sp, #20
   5de88:	mov	r7, r1
   5de8c:	mov	r6, r2
   5de90:	mov	r5, r0
   5de94:	bl	154e4 <getuid@plt>
   5de98:	mov	r4, r0
   5de9c:	bl	15838 <geteuid@plt>
   5dea0:	cmp	r4, r0
   5dea4:	beq	5dec4 <ftello64@plt+0x47984>
   5dea8:	ldr	r3, [pc, #392]	; 5e038 <ftello64@plt+0x47af8>
   5deac:	ldr	r0, [r3]
   5deb0:	lsl	r0, r0, #24
   5deb4:	and	r0, r0, #2130706432	; 0x7f000000
   5deb8:	orr	r0, r0, #59	; 0x3b
   5debc:	add	sp, sp, #20
   5dec0:	pop	{r4, r5, r6, r7, pc}
   5dec4:	mov	r1, #1
   5dec8:	mov	r0, r5
   5decc:	bl	15fdc <access@plt>
   5ded0:	subs	r4, r0, #0
   5ded4:	bne	5df2c <ftello64@plt+0x479ec>
   5ded8:	bl	160e4 <fork@plt>
   5dedc:	cmn	r0, #1
   5dee0:	beq	5df74 <ftello64@plt+0x47a34>
   5dee4:	cmp	r0, #0
   5dee8:	bne	5df54 <ftello64@plt+0x47a14>
   5deec:	mov	r0, #25
   5def0:	bl	16288 <gcry_control@plt>
   5def4:	bl	15cd0 <setsid@plt>
   5def8:	cmn	r0, #1
   5defc:	beq	5dfe8 <ftello64@plt+0x47aa8>
   5df00:	ldr	r0, [pc, #308]	; 5e03c <ftello64@plt+0x47afc>
   5df04:	bl	15814 <chdir@plt>
   5df08:	subs	r4, r0, #0
   5df0c:	bne	5dfe8 <ftello64@plt+0x47aa8>
   5df10:	bl	160e4 <fork@plt>
   5df14:	cmn	r0, #1
   5df18:	beq	5dfe8 <ftello64@plt+0x47aa8>
   5df1c:	cmp	r0, #0
   5df20:	beq	5dff0 <ftello64@plt+0x47ab0>
   5df24:	mov	r0, r4
   5df28:	bl	155f8 <_exit@plt>
   5df2c:	ldr	r3, [pc, #260]	; 5e038 <ftello64@plt+0x47af8>
   5df30:	ldr	r4, [r3]
   5df34:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5df38:	cmp	r0, #0
   5df3c:	beq	5df68 <ftello64@plt+0x47a28>
   5df40:	lsl	r4, r4, #24
   5df44:	and	r4, r4, #2130706432	; 0x7f000000
   5df48:	uxth	r0, r0
   5df4c:	orr	r0, r4, r0
   5df50:	b	5debc <ftello64@plt+0x4797c>
   5df54:	mov	r2, r4
   5df58:	mov	r1, r4
   5df5c:	bl	15940 <waitpid@plt>
   5df60:	cmn	r0, #1
   5df64:	beq	5dfc8 <ftello64@plt+0x47a88>
   5df68:	mov	r0, #0
   5df6c:	add	sp, sp, #20
   5df70:	pop	{r4, r5, r6, r7, pc}
   5df74:	mov	r2, #5
   5df78:	ldr	r1, [pc, #192]	; 5e040 <ftello64@plt+0x47b00>
   5df7c:	mov	r0, r4
   5df80:	bl	15718 <dcgettext@plt>
   5df84:	mov	r4, r0
   5df88:	bl	15e20 <__errno_location@plt>
   5df8c:	ldr	r0, [r0]
   5df90:	bl	15ae4 <strerror@plt>
   5df94:	mov	r1, r0
   5df98:	mov	r0, r4
   5df9c:	bl	487a0 <ftello64@plt+0x32260>
   5dfa0:	ldr	r3, [pc, #144]	; 5e038 <ftello64@plt+0x47af8>
   5dfa4:	ldr	r4, [r3]
   5dfa8:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5dfac:	cmp	r0, #0
   5dfb0:	beq	5df68 <ftello64@plt+0x47a28>
   5dfb4:	lsl	r3, r4, #24
   5dfb8:	and	r3, r3, #2130706432	; 0x7f000000
   5dfbc:	uxth	r0, r0
   5dfc0:	orr	r0, r3, r0
   5dfc4:	b	5debc <ftello64@plt+0x4797c>
   5dfc8:	bl	15e20 <__errno_location@plt>
   5dfcc:	ldr	r0, [r0]
   5dfd0:	bl	15ae4 <strerror@plt>
   5dfd4:	mov	r1, r0
   5dfd8:	ldr	r0, [pc, #100]	; 5e044 <ftello64@plt+0x47b04>
   5dfdc:	bl	487a0 <ftello64@plt+0x32260>
   5dfe0:	mov	r0, r4
   5dfe4:	b	5debc <ftello64@plt+0x4797c>
   5dfe8:	mov	r0, #1
   5dfec:	bl	155f8 <_exit@plt>
   5dff0:	cmp	r6, #0
   5dff4:	subne	r6, r6, #4
   5dff8:	bne	5e008 <ftello64@plt+0x47ac8>
   5dffc:	b	5e014 <ftello64@plt+0x47ad4>
   5e000:	bl	15fc4 <gcry_xstrdup@plt>
   5e004:	bl	16114 <putenv@plt>
   5e008:	ldr	r0, [r6, #4]!
   5e00c:	cmp	r0, #0
   5e010:	bne	5e000 <ftello64@plt+0x47ac0>
   5e014:	mov	r2, #0
   5e018:	mvn	r3, #0
   5e01c:	str	r2, [sp, #8]
   5e020:	str	r2, [sp, #4]
   5e024:	mov	r1, r7
   5e028:	mov	r0, r5
   5e02c:	str	r3, [sp]
   5e030:	mov	r2, r3
   5e034:	bl	5d13c <ftello64@plt+0x46bfc>
   5e038:	ldrdeq	r0, [r8], -r4
   5e03c:	andeq	fp, r6, ip, lsr #6
   5e040:	ldrdeq	lr, [r6], -r4
   5e044:	ldrdeq	lr, [r6], -r4
   5e048:	cmn	r0, #1
   5e04c:	bxeq	lr
   5e050:	mov	r1, #15
   5e054:	b	15be0 <kill@plt>
   5e058:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5e05c:	sub	sp, sp, #12
   5e060:	ldr	r9, [pc, #228]	; 5e14c <ftello64@plt+0x47c0c>
   5e064:	str	r1, [sp]
   5e068:	mov	r1, #64	; 0x40
   5e06c:	str	r2, [sp, #4]
   5e070:	bl	15d24 <strchr@plt>
   5e074:	ldr	r8, [pc, #212]	; 5e150 <ftello64@plt+0x47c10>
   5e078:	mov	r4, r0
   5e07c:	cmp	r4, #0
   5e080:	beq	5e0c8 <ftello64@plt+0x47b88>
   5e084:	add	r5, r4, #1
   5e088:	mov	r0, r5
   5e08c:	mov	r1, #64	; 0x40
   5e090:	bl	15d24 <strchr@plt>
   5e094:	ldrb	r3, [r4, #1]
   5e098:	sub	r3, r3, #65	; 0x41
   5e09c:	cmp	r3, #25
   5e0a0:	mov	r7, r0
   5e0a4:	bhi	5e0bc <ftello64@plt+0x47b7c>
   5e0a8:	cmp	r0, #0
   5e0ac:	bne	5e0d8 <ftello64@plt+0x47b98>
   5e0b0:	mov	r0, r7
   5e0b4:	add	sp, sp, #12
   5e0b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e0bc:	mov	r4, r7
   5e0c0:	cmp	r4, #0
   5e0c4:	bne	5e084 <ftello64@plt+0x47b44>
   5e0c8:	mov	r7, r4
   5e0cc:	mov	r0, r7
   5e0d0:	add	sp, sp, #12
   5e0d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e0d8:	sub	r6, r0, r5
   5e0dc:	mov	fp, r9
   5e0e0:	mov	r0, #5
   5e0e4:	mov	sl, #0
   5e0e8:	b	5e104 <ftello64@plt+0x47bc4>
   5e0ec:	add	sl, sl, #1
   5e0f0:	cmp	sl, #10
   5e0f4:	beq	5e0bc <ftello64@plt+0x47b7c>
   5e0f8:	ldr	fp, [r8, sl, lsl #3]
   5e0fc:	mov	r0, fp
   5e100:	bl	15cb8 <strlen@plt>
   5e104:	cmp	r6, r0
   5e108:	bne	5e0ec <ftello64@plt+0x47bac>
   5e10c:	mov	r0, fp
   5e110:	mov	r2, r6
   5e114:	mov	r1, r5
   5e118:	bl	156b8 <memcmp@plt>
   5e11c:	cmp	r0, #0
   5e120:	bne	5e0ec <ftello64@plt+0x47bac>
   5e124:	ldr	r3, [sp]
   5e128:	ldr	r2, [pc, #32]	; 5e150 <ftello64@plt+0x47c10>
   5e12c:	str	r4, [r3]
   5e130:	add	r3, r2, sl, lsl #3
   5e134:	ldr	r2, [sp, #4]
   5e138:	str	r7, [r2]
   5e13c:	ldr	r7, [r3, #4]
   5e140:	mov	r0, r7
   5e144:	add	sp, sp, #12
   5e148:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e14c:	andeq	lr, r6, r8, asr pc
   5e150:	andeq	lr, r6, r8, lsl #30
   5e154:	cmp	r0, #0
   5e158:	bxeq	lr
   5e15c:	b	5e058 <ftello64@plt+0x47b18>
   5e160:	push	{r4, r5, r6, r7, r8, lr}
   5e164:	sub	sp, sp, #32
   5e168:	ldr	r8, [pc, #336]	; 5e2c0 <ftello64@plt+0x47d80>
   5e16c:	ldr	r7, [pc, #336]	; 5e2c4 <ftello64@plt+0x47d84>
   5e170:	mov	r5, r0
   5e174:	ldr	r3, [r8]
   5e178:	ldr	r2, [r7]
   5e17c:	cmp	r3, #0
   5e180:	str	r2, [sp, #28]
   5e184:	bne	5e198 <ftello64@plt+0x47c58>
   5e188:	b	5e1cc <ftello64@plt+0x47c8c>
   5e18c:	ldr	r3, [r3]
   5e190:	cmp	r3, #0
   5e194:	beq	5e1cc <ftello64@plt+0x47c8c>
   5e198:	ldr	r2, [r3, #4]
   5e19c:	cmp	r5, r2
   5e1a0:	bne	5e18c <ftello64@plt+0x47c4c>
   5e1a4:	ldr	r4, [r3, #8]
   5e1a8:	cmp	r4, #0
   5e1ac:	beq	5e1d4 <ftello64@plt+0x47c94>
   5e1b0:	ldr	r2, [sp, #28]
   5e1b4:	ldr	r3, [r7]
   5e1b8:	mov	r0, r4
   5e1bc:	cmp	r2, r3
   5e1c0:	bne	5e2a4 <ftello64@plt+0x47d64>
   5e1c4:	add	sp, sp, #32
   5e1c8:	pop	{r4, r5, r6, r7, r8, pc}
   5e1cc:	cmp	r5, #0
   5e1d0:	beq	5e29c <ftello64@plt+0x47d5c>
   5e1d4:	add	r2, sp, #8
   5e1d8:	add	r1, sp, #4
   5e1dc:	mov	r0, r5
   5e1e0:	bl	5e058 <ftello64@plt+0x47b18>
   5e1e4:	subs	r6, r0, #0
   5e1e8:	beq	5e29c <ftello64@plt+0x47d5c>
   5e1ec:	mov	r0, r5
   5e1f0:	bl	15cb8 <strlen@plt>
   5e1f4:	mov	r4, r5
   5e1f8:	add	r1, r0, #100	; 0x64
   5e1fc:	add	r0, sp, #12
   5e200:	bl	507f8 <ftello64@plt+0x3a2b8>
   5e204:	b	5e220 <ftello64@plt+0x47ce0>
   5e208:	add	r2, sp, #8
   5e20c:	add	r1, sp, #4
   5e210:	mov	r0, r4
   5e214:	bl	5e058 <ftello64@plt+0x47b18>
   5e218:	subs	r6, r0, #0
   5e21c:	beq	5e24c <ftello64@plt+0x47d0c>
   5e220:	ldr	r2, [sp, #4]
   5e224:	mov	r1, r4
   5e228:	sub	r2, r2, r4
   5e22c:	add	r0, sp, #12
   5e230:	bl	508a8 <ftello64@plt+0x3a368>
   5e234:	mov	r1, r6
   5e238:	add	r0, sp, #12
   5e23c:	bl	50970 <ftello64@plt+0x3a430>
   5e240:	ldr	r4, [sp, #8]
   5e244:	adds	r4, r4, #1
   5e248:	bne	5e208 <ftello64@plt+0x47cc8>
   5e24c:	mov	r1, r4
   5e250:	add	r0, sp, #12
   5e254:	bl	50970 <ftello64@plt+0x3a430>
   5e258:	mov	r2, #1
   5e25c:	ldr	r1, [pc, #100]	; 5e2c8 <ftello64@plt+0x47d88>
   5e260:	add	r0, sp, #12
   5e264:	bl	508a8 <ftello64@plt+0x3a368>
   5e268:	add	r0, sp, #12
   5e26c:	mov	r1, #0
   5e270:	bl	50a70 <ftello64@plt+0x3a530>
   5e274:	subs	r4, r0, #0
   5e278:	beq	5e2a8 <ftello64@plt+0x47d68>
   5e27c:	mov	r0, #12
   5e280:	bl	152e0 <gcry_xmalloc@plt>
   5e284:	ldr	r3, [r8]
   5e288:	str	r5, [r0, #4]
   5e28c:	str	r4, [r0, #8]
   5e290:	str	r3, [r0]
   5e294:	str	r0, [r8]
   5e298:	b	5e1b0 <ftello64@plt+0x47c70>
   5e29c:	mov	r4, r5
   5e2a0:	b	5e1b0 <ftello64@plt+0x47c70>
   5e2a4:	bl	15748 <__stack_chk_fail@plt>
   5e2a8:	bl	15e20 <__errno_location@plt>
   5e2ac:	ldr	r0, [r0]
   5e2b0:	bl	15ae4 <strerror@plt>
   5e2b4:	mov	r1, r0
   5e2b8:	ldr	r0, [pc, #12]	; 5e2cc <ftello64@plt+0x47d8c>
   5e2bc:	bl	48824 <ftello64@plt+0x322e4>
   5e2c0:	andeq	r0, r8, r8, lsl pc
   5e2c4:	andeq	pc, r7, r8, lsl #15
   5e2c8:			; <UNDEFINED> instruction: 0x0006abbc
   5e2cc:	andeq	lr, r6, r0, ror #30
   5e2d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5e2d4:	mov	r2, #5
   5e2d8:	mov	r4, r0
   5e2dc:	mov	r8, r1
   5e2e0:	mov	r0, #0
   5e2e4:	ldr	r1, [pc, #268]	; 5e3f8 <ftello64@plt+0x47eb8>
   5e2e8:	bl	15718 <dcgettext@plt>
   5e2ec:	mov	r2, #5
   5e2f0:	ldr	r1, [pc, #260]	; 5e3fc <ftello64@plt+0x47ebc>
   5e2f4:	mov	r5, r0
   5e2f8:	mov	r0, #0
   5e2fc:	bl	15718 <dcgettext@plt>
   5e300:	mov	r2, #5
   5e304:	ldr	r1, [pc, #244]	; 5e400 <ftello64@plt+0x47ec0>
   5e308:	mov	r7, r0
   5e30c:	mov	r0, #0
   5e310:	bl	15718 <dcgettext@plt>
   5e314:	mov	r2, #5
   5e318:	ldr	r1, [pc, #228]	; 5e404 <ftello64@plt+0x47ec4>
   5e31c:	mov	r6, r0
   5e320:	mov	r0, #0
   5e324:	bl	15718 <dcgettext@plt>
   5e328:	mov	r1, r4
   5e32c:	mov	r9, r0
   5e330:	mov	r0, r5
   5e334:	bl	502dc <ftello64@plt+0x39d9c>
   5e338:	subs	r5, r0, #0
   5e33c:	bne	5e3ec <ftello64@plt+0x47eac>
   5e340:	ldrb	r1, [r4]
   5e344:	cmp	r1, #0
   5e348:	beq	5e368 <ftello64@plt+0x47e28>
   5e34c:	mov	r0, r7
   5e350:	bl	15d24 <strchr@plt>
   5e354:	cmp	r0, #0
   5e358:	beq	5e368 <ftello64@plt+0x47e28>
   5e35c:	ldrb	r3, [r4, #1]
   5e360:	cmp	r3, #0
   5e364:	beq	5e3ec <ftello64@plt+0x47eac>
   5e368:	mov	r0, r6
   5e36c:	mov	r1, r4
   5e370:	bl	502dc <ftello64@plt+0x39d9c>
   5e374:	cmp	r0, #0
   5e378:	bne	5e3e4 <ftello64@plt+0x47ea4>
   5e37c:	ldrb	r1, [r4]
   5e380:	cmp	r1, #0
   5e384:	beq	5e3a4 <ftello64@plt+0x47e64>
   5e388:	mov	r0, r9
   5e38c:	bl	15d24 <strchr@plt>
   5e390:	cmp	r0, #0
   5e394:	beq	5e3a4 <ftello64@plt+0x47e64>
   5e398:	ldrb	r5, [r4, #1]
   5e39c:	cmp	r5, #0
   5e3a0:	beq	5e3e4 <ftello64@plt+0x47ea4>
   5e3a4:	ldr	r1, [pc, #76]	; 5e3f8 <ftello64@plt+0x47eb8>
   5e3a8:	mov	r0, r4
   5e3ac:	bl	435a4 <ftello64@plt+0x2d064>
   5e3b0:	cmp	r0, #0
   5e3b4:	beq	5e3ec <ftello64@plt+0x47eac>
   5e3b8:	ldrb	r1, [r4]
   5e3bc:	cmp	r1, #0
   5e3c0:	beq	5e3e0 <ftello64@plt+0x47ea0>
   5e3c4:	ldr	r0, [pc, #48]	; 5e3fc <ftello64@plt+0x47ebc>
   5e3c8:	bl	15d24 <strchr@plt>
   5e3cc:	cmp	r0, #0
   5e3d0:	beq	5e3e0 <ftello64@plt+0x47ea0>
   5e3d4:	ldrb	r3, [r4, #1]
   5e3d8:	cmp	r3, #0
   5e3dc:	beq	5e3ec <ftello64@plt+0x47eac>
   5e3e0:	mov	r5, r8
   5e3e4:	mov	r0, r5
   5e3e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5e3ec:	mov	r5, #1
   5e3f0:	mov	r0, r5
   5e3f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5e3f8:	andeq	r0, r6, r0, lsl #29
   5e3fc:	strdeq	lr, [r6], -ip
   5e400:	andeq	r0, r6, r4, lsr #29
   5e404:	andeq	pc, r6, r0
   5e408:	mov	r1, #0
   5e40c:	b	5e2d0 <ftello64@plt+0x47d90>
   5e410:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5e414:	mov	r2, #5
   5e418:	mov	r4, r0
   5e41c:	ldr	r1, [pc, #444]	; 5e5e0 <ftello64@plt+0x480a0>
   5e420:	mov	r0, #0
   5e424:	bl	15718 <dcgettext@plt>
   5e428:	mov	r2, #5
   5e42c:	ldr	r1, [pc, #432]	; 5e5e4 <ftello64@plt+0x480a4>
   5e430:	mov	r6, r0
   5e434:	mov	r0, #0
   5e438:	bl	15718 <dcgettext@plt>
   5e43c:	mov	r2, #5
   5e440:	ldr	r1, [pc, #416]	; 5e5e8 <ftello64@plt+0x480a8>
   5e444:	mov	r5, r0
   5e448:	mov	r0, #0
   5e44c:	bl	15718 <dcgettext@plt>
   5e450:	mov	r2, #5
   5e454:	ldr	r1, [pc, #400]	; 5e5ec <ftello64@plt+0x480ac>
   5e458:	mov	r7, r0
   5e45c:	mov	r0, #0
   5e460:	bl	15718 <dcgettext@plt>
   5e464:	mov	r2, #5
   5e468:	ldr	r1, [pc, #384]	; 5e5f0 <ftello64@plt+0x480b0>
   5e46c:	mov	r9, r0
   5e470:	mov	r0, #0
   5e474:	bl	15718 <dcgettext@plt>
   5e478:	mov	r2, #5
   5e47c:	ldr	r1, [pc, #368]	; 5e5f4 <ftello64@plt+0x480b4>
   5e480:	mov	r8, r0
   5e484:	mov	r0, #0
   5e488:	bl	15718 <dcgettext@plt>
   5e48c:	mov	r1, r4
   5e490:	mov	sl, r0
   5e494:	mov	r0, r5
   5e498:	bl	502dc <ftello64@plt+0x39d9c>
   5e49c:	cmp	r0, #0
   5e4a0:	beq	5e4ac <ftello64@plt+0x47f6c>
   5e4a4:	mov	r0, #0
   5e4a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5e4ac:	mov	r0, r6
   5e4b0:	mov	r1, r4
   5e4b4:	bl	502dc <ftello64@plt+0x39d9c>
   5e4b8:	cmp	r0, #0
   5e4bc:	bne	5e55c <ftello64@plt+0x4801c>
   5e4c0:	mov	r0, r7
   5e4c4:	mov	r1, r4
   5e4c8:	bl	502dc <ftello64@plt+0x39d9c>
   5e4cc:	cmp	r0, #0
   5e4d0:	bne	5e534 <ftello64@plt+0x47ff4>
   5e4d4:	ldrb	r5, [r4]
   5e4d8:	cmp	r5, #0
   5e4dc:	beq	5e564 <ftello64@plt+0x48024>
   5e4e0:	mov	r0, r8
   5e4e4:	mov	r1, r5
   5e4e8:	bl	15d24 <strchr@plt>
   5e4ec:	cmp	r0, #0
   5e4f0:	beq	5e53c <ftello64@plt+0x47ffc>
   5e4f4:	ldrb	r3, [r4, #1]
   5e4f8:	cmp	r3, #0
   5e4fc:	beq	5e4a4 <ftello64@plt+0x47f64>
   5e500:	mov	r0, r9
   5e504:	mov	r1, r5
   5e508:	bl	15d24 <strchr@plt>
   5e50c:	cmp	r0, #0
   5e510:	bne	5e564 <ftello64@plt+0x48024>
   5e514:	mov	r1, r5
   5e518:	mov	r0, sl
   5e51c:	bl	15d24 <strchr@plt>
   5e520:	cmp	r0, #0
   5e524:	beq	5e564 <ftello64@plt+0x48024>
   5e528:	ldrb	r3, [r4, #1]
   5e52c:	cmp	r3, #0
   5e530:	bne	5e564 <ftello64@plt+0x48024>
   5e534:	mvn	r0, #0
   5e538:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5e53c:	mov	r0, r9
   5e540:	mov	r1, r5
   5e544:	bl	15d24 <strchr@plt>
   5e548:	cmp	r0, #0
   5e54c:	beq	5e514 <ftello64@plt+0x47fd4>
   5e550:	ldrb	r3, [r4, #1]
   5e554:	cmp	r3, #0
   5e558:	bne	5e564 <ftello64@plt+0x48024>
   5e55c:	mov	r0, #1
   5e560:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5e564:	ldr	r1, [pc, #116]	; 5e5e0 <ftello64@plt+0x480a0>
   5e568:	mov	r0, r4
   5e56c:	bl	435a4 <ftello64@plt+0x2d064>
   5e570:	cmp	r0, #0
   5e574:	beq	5e55c <ftello64@plt+0x4801c>
   5e578:	ldr	r1, [pc, #104]	; 5e5e8 <ftello64@plt+0x480a8>
   5e57c:	mov	r0, r4
   5e580:	bl	435a4 <ftello64@plt+0x2d064>
   5e584:	cmp	r0, #0
   5e588:	beq	5e534 <ftello64@plt+0x47ff4>
   5e58c:	ldrb	r5, [r4]
   5e590:	cmp	r5, #0
   5e594:	beq	5e4a4 <ftello64@plt+0x47f64>
   5e598:	mov	r1, r5
   5e59c:	ldr	r0, [pc, #72]	; 5e5ec <ftello64@plt+0x480ac>
   5e5a0:	bl	15d24 <strchr@plt>
   5e5a4:	cmp	r0, #0
   5e5a8:	beq	5e5b8 <ftello64@plt+0x48078>
   5e5ac:	ldrb	r3, [r4, #1]
   5e5b0:	cmp	r3, #0
   5e5b4:	beq	5e55c <ftello64@plt+0x4801c>
   5e5b8:	mov	r1, r5
   5e5bc:	ldr	r0, [pc, #48]	; 5e5f4 <ftello64@plt+0x480b4>
   5e5c0:	bl	15d24 <strchr@plt>
   5e5c4:	cmp	r0, #0
   5e5c8:	beq	5e4a4 <ftello64@plt+0x47f64>
   5e5cc:	ldrb	r0, [r4, #1]
   5e5d0:	clz	r0, r0
   5e5d4:	lsr	r0, r0, #5
   5e5d8:	rsb	r0, r0, #0
   5e5dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5e5e0:	andeq	r0, r6, r0, lsl #29
   5e5e4:	andeq	r0, r6, r4, lsr #29
   5e5e8:	andeq	pc, r6, r4
   5e5ec:	strdeq	lr, [r6], -ip
   5e5f0:	andeq	pc, r6, r0
   5e5f4:	andeq	pc, r6, ip
   5e5f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5e5fc:	mov	r2, #5
   5e600:	mov	r4, r0
   5e604:	mov	r9, r1
   5e608:	mov	r0, #0
   5e60c:	ldr	r1, [pc, #344]	; 5e76c <ftello64@plt+0x4822c>
   5e610:	bl	15718 <dcgettext@plt>
   5e614:	mov	r2, #5
   5e618:	ldr	r1, [pc, #336]	; 5e770 <ftello64@plt+0x48230>
   5e61c:	mov	r5, r0
   5e620:	mov	r0, #0
   5e624:	bl	15718 <dcgettext@plt>
   5e628:	mov	r2, #5
   5e62c:	ldr	r1, [pc, #320]	; 5e774 <ftello64@plt+0x48234>
   5e630:	mov	r6, r0
   5e634:	mov	r0, #0
   5e638:	bl	15718 <dcgettext@plt>
   5e63c:	mov	r2, #5
   5e640:	ldr	r1, [pc, #304]	; 5e778 <ftello64@plt+0x48238>
   5e644:	mov	r7, r0
   5e648:	mov	r0, #0
   5e64c:	bl	15718 <dcgettext@plt>
   5e650:	mov	r1, r4
   5e654:	mov	r8, r0
   5e658:	mov	r0, r5
   5e65c:	bl	502dc <ftello64@plt+0x39d9c>
   5e660:	subs	r5, r0, #0
   5e664:	beq	5e674 <ftello64@plt+0x48134>
   5e668:	mov	r5, #1
   5e66c:	mov	r0, r5
   5e670:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5e674:	mov	r0, r6
   5e678:	mov	r1, r4
   5e67c:	bl	502dc <ftello64@plt+0x39d9c>
   5e680:	cmp	r0, #0
   5e684:	bne	5e66c <ftello64@plt+0x4812c>
   5e688:	ldrb	r6, [r4]
   5e68c:	cmp	r6, #0
   5e690:	beq	5e6b4 <ftello64@plt+0x48174>
   5e694:	mov	r0, r7
   5e698:	mov	r1, r6
   5e69c:	bl	15d24 <strchr@plt>
   5e6a0:	cmp	r0, #0
   5e6a4:	beq	5e724 <ftello64@plt+0x481e4>
   5e6a8:	ldrb	r3, [r4, #1]
   5e6ac:	cmp	r3, #0
   5e6b0:	beq	5e668 <ftello64@plt+0x48128>
   5e6b4:	ldr	r1, [pc, #192]	; 5e77c <ftello64@plt+0x4823c>
   5e6b8:	mov	r0, r4
   5e6bc:	bl	435a4 <ftello64@plt+0x2d064>
   5e6c0:	cmp	r0, #0
   5e6c4:	beq	5e668 <ftello64@plt+0x48128>
   5e6c8:	ldr	r1, [pc, #176]	; 5e780 <ftello64@plt+0x48240>
   5e6cc:	mov	r0, r4
   5e6d0:	bl	435a4 <ftello64@plt+0x2d064>
   5e6d4:	cmp	r0, #0
   5e6d8:	beq	5e668 <ftello64@plt+0x48128>
   5e6dc:	ldr	r1, [pc, #160]	; 5e784 <ftello64@plt+0x48244>
   5e6e0:	mov	r0, r4
   5e6e4:	bl	435a4 <ftello64@plt+0x2d064>
   5e6e8:	cmp	r0, #0
   5e6ec:	beq	5e66c <ftello64@plt+0x4812c>
   5e6f0:	ldrb	r6, [r4]
   5e6f4:	cmp	r6, #0
   5e6f8:	beq	5e71c <ftello64@plt+0x481dc>
   5e6fc:	mov	r1, r6
   5e700:	ldr	r0, [pc, #108]	; 5e774 <ftello64@plt+0x48234>
   5e704:	bl	15d24 <strchr@plt>
   5e708:	cmp	r0, #0
   5e70c:	beq	5e748 <ftello64@plt+0x48208>
   5e710:	ldrb	r3, [r4, #1]
   5e714:	cmp	r3, #0
   5e718:	beq	5e668 <ftello64@plt+0x48128>
   5e71c:	mov	r5, r9
   5e720:	b	5e66c <ftello64@plt+0x4812c>
   5e724:	mov	r1, r6
   5e728:	mov	r0, r8
   5e72c:	bl	15d24 <strchr@plt>
   5e730:	cmp	r0, #0
   5e734:	beq	5e6b4 <ftello64@plt+0x48174>
   5e738:	ldrb	r3, [r4, #1]
   5e73c:	cmp	r3, #0
   5e740:	beq	5e66c <ftello64@plt+0x4812c>
   5e744:	b	5e6b4 <ftello64@plt+0x48174>
   5e748:	mov	r1, r6
   5e74c:	ldr	r0, [pc, #36]	; 5e778 <ftello64@plt+0x48238>
   5e750:	bl	15d24 <strchr@plt>
   5e754:	cmp	r0, #0
   5e758:	beq	5e71c <ftello64@plt+0x481dc>
   5e75c:	ldrb	r3, [r4, #1]
   5e760:	cmp	r3, #0
   5e764:	movne	r5, r9
   5e768:	b	5e66c <ftello64@plt+0x4812c>
   5e76c:	andeq	pc, r6, r0, lsl r0	; <UNPREDICTABLE>
   5e770:	andeq	pc, r6, ip, lsl r0	; <UNPREDICTABLE>
   5e774:	andeq	pc, r6, ip, lsr #32
   5e778:	andeq	r9, r6, r4, lsl r4
   5e77c:	andeq	r3, r6, r8, asr pc
   5e780:	andeq	ip, r6, r0, lsr #26
   5e784:	andeq	lr, r6, r0, lsr #17
   5e788:	push	{r4, lr}
   5e78c:	mov	r1, #0
   5e790:	mov	r0, #5
   5e794:	bl	160c0 <setlocale@plt>
   5e798:	subs	r4, r0, #0
   5e79c:	beq	5e7b0 <ftello64@plt+0x48270>
   5e7a0:	ldr	r1, [pc, #52]	; 5e7dc <ftello64@plt+0x4829c>
   5e7a4:	bl	15424 <strcmp@plt>
   5e7a8:	cmp	r0, #0
   5e7ac:	bne	5e7bc <ftello64@plt+0x4827c>
   5e7b0:	ldr	r4, [pc, #40]	; 5e7e0 <ftello64@plt+0x482a0>
   5e7b4:	mov	r0, r4
   5e7b8:	pop	{r4, pc}
   5e7bc:	mov	r0, r4
   5e7c0:	ldr	r1, [pc, #28]	; 5e7e4 <ftello64@plt+0x482a4>
   5e7c4:	bl	15424 <strcmp@plt>
   5e7c8:	ldr	r3, [pc, #16]	; 5e7e0 <ftello64@plt+0x482a0>
   5e7cc:	cmp	r0, #0
   5e7d0:	moveq	r4, r3
   5e7d4:	mov	r0, r4
   5e7d8:	pop	{r4, pc}
   5e7dc:	strdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   5e7e0:			; <UNDEFINED> instruction: 0x0006abbc
   5e7e4:	andeq	pc, r6, r0, lsr r0	; <UNPREDICTABLE>
   5e7e8:	push	{r4, r5, lr}
   5e7ec:	sub	sp, sp, #12
   5e7f0:	ldr	r4, [pc, #100]	; 5e85c <ftello64@plt+0x4831c>
   5e7f4:	mov	r3, r0
   5e7f8:	ldr	r2, [pc, #96]	; 5e860 <ftello64@plt+0x48320>
   5e7fc:	ldr	ip, [r4]
   5e800:	mov	r1, #0
   5e804:	mov	r0, sp
   5e808:	str	ip, [sp, #4]
   5e80c:	bl	16030 <gcry_sexp_build@plt>
   5e810:	subs	r2, r0, #0
   5e814:	movne	r5, #0
   5e818:	beq	5e838 <ftello64@plt+0x482f8>
   5e81c:	ldr	r2, [sp, #4]
   5e820:	ldr	r3, [r4]
   5e824:	mov	r0, r5
   5e828:	cmp	r2, r3
   5e82c:	bne	5e858 <ftello64@plt+0x48318>
   5e830:	add	sp, sp, #12
   5e834:	pop	{r4, r5, pc}
   5e838:	mov	r1, r2
   5e83c:	ldr	r0, [sp]
   5e840:	bl	157b4 <gcry_pk_get_curve@plt>
   5e844:	adds	r5, r0, #0
   5e848:	ldr	r0, [sp]
   5e84c:	movne	r5, #1
   5e850:	bl	155c8 <gcry_sexp_release@plt>
   5e854:	b	5e81c <ftello64@plt+0x482dc>
   5e858:	bl	15748 <__stack_chk_fail@plt>
   5e85c:	andeq	pc, r7, r8, lsl #15
   5e860:	andeq	pc, r6, r8, lsl r1	; <UNPREDICTABLE>
   5e864:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5e868:	sub	sp, sp, #12
   5e86c:	ldr	r8, [pc, #628]	; 5eae8 <ftello64@plt+0x485a8>
   5e870:	mov	r5, #0
   5e874:	subs	sl, r0, #0
   5e878:	ldr	r3, [r8]
   5e87c:	str	r5, [r1]
   5e880:	str	r3, [sp, #4]
   5e884:	beq	5eabc <ftello64@plt+0x4857c>
   5e888:	ldrb	r3, [sl]
   5e88c:	cmp	r3, r5
   5e890:	beq	5eabc <ftello64@plt+0x4857c>
   5e894:	mov	r9, r1
   5e898:	bl	15cb8 <strlen@plt>
   5e89c:	add	r0, r0, #3
   5e8a0:	bl	15364 <gcry_malloc@plt>
   5e8a4:	subs	r6, r0, #0
   5e8a8:	movne	r7, r5
   5e8ac:	movne	r4, #1
   5e8b0:	bne	5e8ec <ftello64@plt+0x483ac>
   5e8b4:	b	5e998 <ftello64@plt+0x48458>
   5e8b8:	cmp	r5, #2
   5e8bc:	bne	5e9a4 <ftello64@plt+0x48464>
   5e8c0:	cmp	r7, #2
   5e8c4:	beq	5ea24 <ftello64@plt+0x484e4>
   5e8c8:	cmp	r0, #39	; 0x27
   5e8cc:	bhi	5ea98 <ftello64@plt+0x48558>
   5e8d0:	add	r3, r7, r7, lsl #2
   5e8d4:	add	r0, r0, r3, lsl #3
   5e8d8:	strb	r0, [r6, r4]
   5e8dc:	ldrb	r3, [r2]
   5e8e0:	add	r4, r4, #1
   5e8e4:	cmp	r3, #46	; 0x2e
   5e8e8:	bne	5e948 <ftello64@plt+0x48408>
   5e8ec:	mov	r2, #10
   5e8f0:	mov	r1, sp
   5e8f4:	mov	r0, sl
   5e8f8:	bl	15ca0 <strtoul@plt>
   5e8fc:	ldrb	r3, [sl]
   5e900:	add	r5, r5, #1
   5e904:	sub	r3, r3, #48	; 0x30
   5e908:	cmp	r3, #9
   5e90c:	bhi	5ea98 <ftello64@plt+0x48558>
   5e910:	ldr	r2, [sp]
   5e914:	ldrb	r3, [r2]
   5e918:	cmp	r3, #46	; 0x2e
   5e91c:	cmpne	r3, #0
   5e920:	bne	5ea98 <ftello64@plt+0x48558>
   5e924:	cmp	r3, #46	; 0x2e
   5e928:	addeq	sl, r2, #1
   5e92c:	cmp	r5, #1
   5e930:	bne	5e8b8 <ftello64@plt+0x48378>
   5e934:	cmp	r0, #2
   5e938:	bhi	5ea98 <ftello64@plt+0x48558>
   5e93c:	cmp	r3, #46	; 0x2e
   5e940:	mov	r7, r0
   5e944:	beq	5e8ec <ftello64@plt+0x483ac>
   5e948:	sub	r5, r5, #1
   5e94c:	sub	r0, r4, #2
   5e950:	clz	r5, r5
   5e954:	lsr	r5, r5, #5
   5e958:	cmp	r0, #252	; 0xfc
   5e95c:	orrhi	r5, r5, #1
   5e960:	cmp	r5, #0
   5e964:	bne	5ea98 <ftello64@plt+0x48558>
   5e968:	sub	r3, r4, #1
   5e96c:	strb	r3, [r6]
   5e970:	lsl	r2, r4, #3
   5e974:	mov	r1, r6
   5e978:	mov	r0, r5
   5e97c:	bl	16420 <gcry_mpi_set_opaque@plt>
   5e980:	cmp	r0, #0
   5e984:	str	r0, [r9]
   5e988:	movne	r0, r5
   5e98c:	bne	5eaa4 <ftello64@plt+0x48564>
   5e990:	mov	r0, r6
   5e994:	bl	156a0 <gcry_free@plt>
   5e998:	bl	15d48 <gpg_err_code_from_syserror@plt>
   5e99c:	uxth	r0, r0
   5e9a0:	b	5eaa4 <ftello64@plt+0x48564>
   5e9a4:	cmn	r0, #-268435455	; 0xf0000001
   5e9a8:	bhi	5e9e4 <ftello64@plt+0x484a4>
   5e9ac:	ldr	r3, [pc, #312]	; 5eaec <ftello64@plt+0x485ac>
   5e9b0:	cmp	r0, r3
   5e9b4:	bhi	5ea70 <ftello64@plt+0x48530>
   5e9b8:	sub	r3, r3, #2080768	; 0x1fc000
   5e9bc:	cmp	r0, r3
   5e9c0:	bhi	5eac4 <ftello64@plt+0x48584>
   5e9c4:	cmp	r0, #127	; 0x7f
   5e9c8:	movhi	r3, #7
   5e9cc:	bhi	5e9e8 <ftello64@plt+0x484a8>
   5e9d0:	mov	ip, r4
   5e9d4:	add	r4, ip, #1
   5e9d8:	strb	r0, [r6, ip]
   5e9dc:	ldrb	r3, [r2]
   5e9e0:	b	5e8e4 <ftello64@plt+0x483a4>
   5e9e4:	mov	r3, #28
   5e9e8:	add	r1, r6, r4
   5e9ec:	rsb	lr, r6, #1
   5e9f0:	mvn	r4, #127	; 0x7f
   5e9f4:	lsr	ip, r0, r3
   5e9f8:	orr	fp, r4, ip
   5e9fc:	sub	r0, r0, ip, lsl r3
   5ea00:	sub	r3, r3, #7
   5ea04:	cmp	r3, #0
   5ea08:	add	ip, lr, r1
   5ea0c:	strb	fp, [r1], #1
   5ea10:	bgt	5e9f4 <ftello64@plt+0x484b4>
   5ea14:	strb	r0, [r6, ip]
   5ea18:	add	r4, ip, #1
   5ea1c:	ldrb	r3, [r2]
   5ea20:	b	5e8e4 <ftello64@plt+0x483a4>
   5ea24:	add	r0, r0, #80	; 0x50
   5ea28:	cmn	r0, #-268435455	; 0xf0000001
   5ea2c:	bls	5ea78 <ftello64@plt+0x48538>
   5ea30:	mov	r3, #28
   5ea34:	add	r1, r6, r4
   5ea38:	rsb	lr, r6, #1
   5ea3c:	mvn	r4, #127	; 0x7f
   5ea40:	lsr	ip, r0, r3
   5ea44:	orr	fp, r4, ip
   5ea48:	sub	r0, r0, ip, lsl r3
   5ea4c:	sub	r3, r3, #7
   5ea50:	cmp	r3, #0
   5ea54:	add	ip, lr, r1
   5ea58:	strb	fp, [r1], #1
   5ea5c:	bgt	5ea40 <ftello64@plt+0x48500>
   5ea60:	strb	r0, [r6, ip]
   5ea64:	add	r4, ip, #1
   5ea68:	ldrb	r3, [r2]
   5ea6c:	b	5e8e4 <ftello64@plt+0x483a4>
   5ea70:	mov	r3, #21
   5ea74:	b	5e9e8 <ftello64@plt+0x484a8>
   5ea78:	ldr	r3, [pc, #108]	; 5eaec <ftello64@plt+0x485ac>
   5ea7c:	cmp	r0, r3
   5ea80:	bhi	5eacc <ftello64@plt+0x4858c>
   5ea84:	sub	r3, r3, #2080768	; 0x1fc000
   5ea88:	cmp	r0, r3
   5ea8c:	bls	5ead4 <ftello64@plt+0x48594>
   5ea90:	mov	r3, #14
   5ea94:	b	5ea34 <ftello64@plt+0x484f4>
   5ea98:	mov	r0, r6
   5ea9c:	bl	156a0 <gcry_free@plt>
   5eaa0:	mov	r0, #160	; 0xa0
   5eaa4:	ldr	r2, [sp, #4]
   5eaa8:	ldr	r3, [r8]
   5eaac:	cmp	r2, r3
   5eab0:	bne	5eae4 <ftello64@plt+0x485a4>
   5eab4:	add	sp, sp, #12
   5eab8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5eabc:	mov	r0, #55	; 0x37
   5eac0:	b	5eaa4 <ftello64@plt+0x48564>
   5eac4:	mov	r3, #14
   5eac8:	b	5e9e8 <ftello64@plt+0x484a8>
   5eacc:	mov	r3, #21
   5ead0:	b	5ea34 <ftello64@plt+0x484f4>
   5ead4:	cmp	r0, #127	; 0x7f
   5ead8:	movhi	r3, #7
   5eadc:	bhi	5ea34 <ftello64@plt+0x484f4>
   5eae0:	b	5e9d0 <ftello64@plt+0x48490>
   5eae4:	bl	15748 <__stack_chk_fail@plt>
   5eae8:	andeq	pc, r7, r8, lsl #15
   5eaec:			; <UNDEFINED> instruction: 0x001fffff
   5eaf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5eaf4:	sub	sp, sp, #20
   5eaf8:	ldr	r7, [pc, #608]	; 5ed60 <ftello64@plt+0x48820>
   5eafc:	subs	r4, r0, #0
   5eb00:	ldr	r3, [r7]
   5eb04:	str	r3, [sp, #12]
   5eb08:	beq	5ec20 <ftello64@plt+0x486e0>
   5eb0c:	mov	r1, #2
   5eb10:	bl	155d4 <gcry_mpi_get_flag@plt>
   5eb14:	cmp	r0, #0
   5eb18:	beq	5ec20 <ftello64@plt+0x486e0>
   5eb1c:	add	r1, sp, #8
   5eb20:	mov	r0, r4
   5eb24:	bl	162ac <gcry_mpi_get_opaque@plt>
   5eb28:	cmp	r0, #0
   5eb2c:	beq	5ec20 <ftello64@plt+0x486e0>
   5eb30:	add	r1, sp, #8
   5eb34:	mov	r0, r4
   5eb38:	bl	162ac <gcry_mpi_get_opaque@plt>
   5eb3c:	ldr	r5, [sp, #8]
   5eb40:	add	r5, r5, #7
   5eb44:	cmp	r5, #7
   5eb48:	lsr	r5, r5, #3
   5eb4c:	mov	r9, r0
   5eb50:	bls	5ec20 <ftello64@plt+0x486e0>
   5eb54:	ldrb	r4, [r0]
   5eb58:	sub	r5, r5, #1
   5eb5c:	cmp	r4, r5
   5eb60:	bne	5ec20 <ftello64@plt+0x486e0>
   5eb64:	lsl	r0, r4, #2
   5eb68:	add	r0, r0, #3
   5eb6c:	bl	15364 <gcry_malloc@plt>
   5eb70:	subs	r8, r0, #0
   5eb74:	beq	5ec2c <ftello64@plt+0x486ec>
   5eb78:	cmp	r4, #0
   5eb7c:	strbeq	r4, [r8]
   5eb80:	beq	5ec2c <ftello64@plt+0x486ec>
   5eb84:	ldrb	r2, [r9, #1]
   5eb88:	add	fp, r9, #1
   5eb8c:	cmp	r2, #39	; 0x27
   5eb90:	bls	5ec60 <ftello64@plt+0x48720>
   5eb94:	cmp	r2, #79	; 0x4f
   5eb98:	bls	5ed28 <ftello64@plt+0x487e8>
   5eb9c:	tst	r2, #128	; 0x80
   5eba0:	and	r2, r2, #127	; 0x7f
   5eba4:	beq	5ed4c <ftello64@plt+0x4880c>
   5eba8:	cmp	r5, #1
   5ebac:	beq	5ed54 <ftello64@plt+0x48814>
   5ebb0:	mov	r1, fp
   5ebb4:	mov	r4, #1
   5ebb8:	b	5ebd0 <ftello64@plt+0x48690>
   5ebbc:	add	r4, r4, #1
   5ebc0:	cmp	r4, r5
   5ebc4:	beq	5ebe4 <ftello64@plt+0x486a4>
   5ebc8:	tst	r2, #-33554432	; 0xfe000000
   5ebcc:	bne	5ec48 <ftello64@plt+0x48708>
   5ebd0:	ldrb	r3, [r1, #1]!
   5ebd4:	tst	r3, #128	; 0x80
   5ebd8:	and	r3, r3, #127	; 0x7f
   5ebdc:	orr	r2, r3, r2, lsl #7
   5ebe0:	bne	5ebbc <ftello64@plt+0x4867c>
   5ebe4:	cmp	r2, #79	; 0x4f
   5ebe8:	bls	5ec48 <ftello64@plt+0x48708>
   5ebec:	sub	r2, r2, #80	; 0x50
   5ebf0:	str	r2, [sp]
   5ebf4:	ldr	r3, [pc, #360]	; 5ed64 <ftello64@plt+0x48824>
   5ebf8:	mvn	r2, #0
   5ebfc:	mov	r1, #1
   5ec00:	mov	r0, r8
   5ec04:	bl	15e50 <__sprintf_chk@plt>
   5ec08:	mov	r0, r8
   5ec0c:	bl	15cb8 <strlen@plt>
   5ec10:	add	r4, r4, #1
   5ec14:	mov	r6, r4
   5ec18:	add	sl, r8, r0
   5ec1c:	b	5ec80 <ftello64@plt+0x48740>
   5ec20:	mov	r0, #22
   5ec24:	bl	161a4 <gpg_err_set_errno@plt>
   5ec28:	mov	r8, #0
   5ec2c:	ldr	r2, [sp, #12]
   5ec30:	ldr	r3, [r7]
   5ec34:	mov	r0, r8
   5ec38:	cmp	r2, r3
   5ec3c:	bne	5ed5c <ftello64@plt+0x4881c>
   5ec40:	add	sp, sp, #20
   5ec44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ec48:	mov	r0, r8
   5ec4c:	bl	156a0 <gcry_free@plt>
   5ec50:	ldr	r0, [pc, #272]	; 5ed68 <ftello64@plt+0x48828>
   5ec54:	bl	16498 <gcry_strdup@plt>
   5ec58:	mov	r8, r0
   5ec5c:	b	5ec2c <ftello64@plt+0x486ec>
   5ec60:	ldr	r3, [pc, #260]	; 5ed6c <ftello64@plt+0x4882c>
   5ec64:	str	r2, [sp]
   5ec68:	mvn	r2, #0
   5ec6c:	mov	r1, #1
   5ec70:	bl	15e50 <__sprintf_chk@plt>
   5ec74:	mov	r6, #1
   5ec78:	mov	r4, r6
   5ec7c:	add	sl, r8, r0
   5ec80:	cmp	r5, r6
   5ec84:	bls	5ed10 <ftello64@plt+0x487d0>
   5ec88:	ldrsb	r3, [fp, r4]
   5ec8c:	ldrb	r2, [fp, r6]
   5ec90:	add	r1, r4, #1
   5ec94:	cmp	r3, #0
   5ec98:	and	r2, r2, #127	; 0x7f
   5ec9c:	mov	r6, r1
   5eca0:	bge	5ed38 <ftello64@plt+0x487f8>
   5eca4:	cmp	r5, r1
   5eca8:	bls	5ed40 <ftello64@plt+0x48800>
   5ecac:	add	r0, r9, r1
   5ecb0:	b	5ecc8 <ftello64@plt+0x48788>
   5ecb4:	cmp	r5, r4
   5ecb8:	bls	5ed1c <ftello64@plt+0x487dc>
   5ecbc:	tst	r2, #-33554432	; 0xfe000000
   5ecc0:	mov	r1, r4
   5ecc4:	bne	5ec48 <ftello64@plt+0x48708>
   5ecc8:	ldrb	r3, [r0, #1]!
   5eccc:	add	r4, r1, #1
   5ecd0:	mov	r6, r4
   5ecd4:	tst	r3, #128	; 0x80
   5ecd8:	and	r3, r3, #127	; 0x7f
   5ecdc:	orr	r2, r3, r2, lsl #7
   5ece0:	bne	5ecb4 <ftello64@plt+0x48774>
   5ece4:	str	r2, [sp]
   5ece8:	ldr	r3, [pc, #128]	; 5ed70 <ftello64@plt+0x48830>
   5ecec:	mvn	r2, #0
   5ecf0:	mov	r1, #1
   5ecf4:	mov	r0, sl
   5ecf8:	bl	15e50 <__sprintf_chk@plt>
   5ecfc:	mov	r0, sl
   5ed00:	bl	15cb8 <strlen@plt>
   5ed04:	cmp	r5, r6
   5ed08:	add	sl, sl, r0
   5ed0c:	bhi	5ec88 <ftello64@plt+0x48748>
   5ed10:	mov	r3, #0
   5ed14:	strb	r3, [sl]
   5ed18:	b	5ec2c <ftello64@plt+0x486ec>
   5ed1c:	add	r4, r1, #2
   5ed20:	mov	r6, r4
   5ed24:	b	5ece4 <ftello64@plt+0x487a4>
   5ed28:	sub	r2, r2, #40	; 0x28
   5ed2c:	str	r2, [sp]
   5ed30:	ldr	r3, [pc, #60]	; 5ed74 <ftello64@plt+0x48834>
   5ed34:	b	5ec68 <ftello64@plt+0x48728>
   5ed38:	mov	r4, r1
   5ed3c:	b	5ece4 <ftello64@plt+0x487a4>
   5ed40:	add	r4, r4, #2
   5ed44:	mov	r6, r4
   5ed48:	b	5ece4 <ftello64@plt+0x487a4>
   5ed4c:	mov	r4, #0
   5ed50:	b	5ebe4 <ftello64@plt+0x486a4>
   5ed54:	mov	r4, r5
   5ed58:	b	5ebe4 <ftello64@plt+0x486a4>
   5ed5c:	bl	15748 <__stack_chk_fail@plt>
   5ed60:	andeq	pc, r7, r8, lsl #15
   5ed64:	andeq	pc, r6, r4, asr #2
   5ed68:	andeq	pc, r6, r4, asr r1	; <UNPREDICTABLE>
   5ed6c:	andeq	pc, r6, r4, lsr r1	; <UNPREDICTABLE>
   5ed70:	andeq	pc, r6, ip, asr #2
   5ed74:	andeq	pc, r6, ip, lsr r1	; <UNPREDICTABLE>
   5ed78:	push	{r4, r5, lr}
   5ed7c:	sub	sp, sp, #12
   5ed80:	ldr	r4, [pc, #116]	; 5edfc <ftello64@plt+0x488bc>
   5ed84:	subs	r5, r0, #0
   5ed88:	ldr	r3, [r4]
   5ed8c:	str	r3, [sp, #4]
   5ed90:	beq	5eda4 <ftello64@plt+0x48864>
   5ed94:	mov	r1, #2
   5ed98:	bl	155d4 <gcry_mpi_get_flag@plt>
   5ed9c:	cmp	r0, #0
   5eda0:	bne	5edc0 <ftello64@plt+0x48880>
   5eda4:	mov	r0, #0
   5eda8:	ldr	r2, [sp, #4]
   5edac:	ldr	r3, [r4]
   5edb0:	cmp	r2, r3
   5edb4:	bne	5edf8 <ftello64@plt+0x488b8>
   5edb8:	add	sp, sp, #12
   5edbc:	pop	{r4, r5, pc}
   5edc0:	mov	r0, r5
   5edc4:	mov	r1, sp
   5edc8:	bl	162ac <gcry_mpi_get_opaque@plt>
   5edcc:	ldr	r3, [sp]
   5edd0:	sub	r3, r3, #73	; 0x49
   5edd4:	cmp	r3, #7
   5edd8:	bhi	5eda4 <ftello64@plt+0x48864>
   5eddc:	mov	r2, #10
   5ede0:	ldr	r1, [pc, #24]	; 5ee00 <ftello64@plt+0x488c0>
   5ede4:	bl	156b8 <memcmp@plt>
   5ede8:	cmp	r0, #0
   5edec:	moveq	r0, #1
   5edf0:	beq	5eda8 <ftello64@plt+0x48868>
   5edf4:	b	5eda4 <ftello64@plt+0x48864>
   5edf8:	bl	15748 <__stack_chk_fail@plt>
   5edfc:	andeq	pc, r7, r8, lsl #15
   5ee00:	andeq	pc, r6, r8, lsr r0	; <UNPREDICTABLE>
   5ee04:	push	{r4, r5, lr}
   5ee08:	sub	sp, sp, #12
   5ee0c:	ldr	r4, [pc, #116]	; 5ee88 <ftello64@plt+0x48948>
   5ee10:	subs	r5, r0, #0
   5ee14:	ldr	r3, [r4]
   5ee18:	str	r3, [sp, #4]
   5ee1c:	beq	5ee30 <ftello64@plt+0x488f0>
   5ee20:	mov	r1, #2
   5ee24:	bl	155d4 <gcry_mpi_get_flag@plt>
   5ee28:	cmp	r0, #0
   5ee2c:	bne	5ee4c <ftello64@plt+0x4890c>
   5ee30:	mov	r0, #0
   5ee34:	ldr	r2, [sp, #4]
   5ee38:	ldr	r3, [r4]
   5ee3c:	cmp	r2, r3
   5ee40:	bne	5ee84 <ftello64@plt+0x48944>
   5ee44:	add	sp, sp, #12
   5ee48:	pop	{r4, r5, pc}
   5ee4c:	mov	r0, r5
   5ee50:	mov	r1, sp
   5ee54:	bl	162ac <gcry_mpi_get_opaque@plt>
   5ee58:	ldr	r3, [sp]
   5ee5c:	sub	r3, r3, #81	; 0x51
   5ee60:	cmp	r3, #7
   5ee64:	bhi	5ee30 <ftello64@plt+0x488f0>
   5ee68:	mov	r2, #11
   5ee6c:	ldr	r1, [pc, #24]	; 5ee8c <ftello64@plt+0x4894c>
   5ee70:	bl	156b8 <memcmp@plt>
   5ee74:	cmp	r0, #0
   5ee78:	moveq	r0, #1
   5ee7c:	beq	5ee34 <ftello64@plt+0x488f4>
   5ee80:	b	5ee30 <ftello64@plt+0x488f0>
   5ee84:	bl	15748 <__stack_chk_fail@plt>
   5ee88:	andeq	pc, r7, r8, lsl #15
   5ee8c:	andeq	pc, r6, r4, asr #32
   5ee90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5ee94:	subs	r5, r0, #0
   5ee98:	mov	r7, r1
   5ee9c:	beq	5ef5c <ftello64@plt+0x48a1c>
   5eea0:	ldr	r8, [pc, #200]	; 5ef70 <ftello64@plt+0x48a30>
   5eea4:	ldr	r0, [pc, #200]	; 5ef74 <ftello64@plt+0x48a34>
   5eea8:	mov	r4, r8
   5eeac:	mov	r6, #0
   5eeb0:	b	5eedc <ftello64@plt+0x4899c>
   5eeb4:	ldr	r3, [r4, #12]
   5eeb8:	subs	r0, r3, #0
   5eebc:	beq	5eecc <ftello64@plt+0x4898c>
   5eec0:	bl	15424 <strcmp@plt>
   5eec4:	cmp	r0, #0
   5eec8:	beq	5eef0 <ftello64@plt+0x489b0>
   5eecc:	ldr	r0, [r4, #20]!
   5eed0:	add	r6, r6, #1
   5eed4:	cmp	r0, #0
   5eed8:	beq	5ef14 <ftello64@plt+0x489d4>
   5eedc:	mov	r1, r5
   5eee0:	bl	15424 <strcmp@plt>
   5eee4:	mov	r1, r5
   5eee8:	cmp	r0, #0
   5eeec:	bne	5eeb4 <ftello64@plt+0x48974>
   5eef0:	ldr	r3, [pc, #128]	; 5ef78 <ftello64@plt+0x48a38>
   5eef4:	add	r6, r6, r6, lsl #2
   5eef8:	add	r6, r3, r6, lsl #2
   5eefc:	ldr	r9, [r6, #28]
   5ef00:	ldr	r3, [r6, #32]
   5ef04:	cmp	r7, #0
   5ef08:	strne	r3, [r7]
   5ef0c:	mov	r0, r9
   5ef10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5ef14:	ldr	r9, [pc, #96]	; 5ef7c <ftello64@plt+0x48a3c>
   5ef18:	mov	r4, r0
   5ef1c:	b	5ef34 <ftello64@plt+0x489f4>
   5ef20:	ldr	r9, [r8, #20]!
   5ef24:	add	r4, r4, #1
   5ef28:	cmp	r9, #0
   5ef2c:	beq	5ef68 <ftello64@plt+0x48a28>
   5ef30:	ldr	r9, [r8, #4]
   5ef34:	mov	r1, r9
   5ef38:	mov	r0, r5
   5ef3c:	bl	15424 <strcmp@plt>
   5ef40:	cmp	r0, #0
   5ef44:	bne	5ef20 <ftello64@plt+0x489e0>
   5ef48:	ldr	r3, [pc, #40]	; 5ef78 <ftello64@plt+0x48a38>
   5ef4c:	add	r0, r4, r4, lsl #2
   5ef50:	add	r0, r3, r0, lsl #2
   5ef54:	ldr	r3, [r0, #32]
   5ef58:	b	5ef04 <ftello64@plt+0x489c4>
   5ef5c:	mov	r9, r5
   5ef60:	mov	r3, r5
   5ef64:	b	5ef04 <ftello64@plt+0x489c4>
   5ef68:	mov	r3, r9
   5ef6c:	b	5ef04 <ftello64@plt+0x489c4>
   5ef70:	andeq	pc, r6, r0, asr r0	; <UNPREDICTABLE>
   5ef74:	andeq	pc, r6, r4, ror r1	; <UNPREDICTABLE>
   5ef78:	andeq	pc, r6, r8, lsr r0	; <UNPREDICTABLE>
   5ef7c:	andeq	pc, r6, r0, lsl #3
   5ef80:	push	{r4, r5, r6, r7, r8, lr}
   5ef84:	subs	r7, r0, #0
   5ef88:	beq	5eff0 <ftello64@plt+0x48ab0>
   5ef8c:	mov	r8, r1
   5ef90:	ldr	r4, [pc, #96]	; 5eff8 <ftello64@plt+0x48ab8>
   5ef94:	ldr	r0, [pc, #96]	; 5effc <ftello64@plt+0x48abc>
   5ef98:	ldr	r5, [pc, #96]	; 5f000 <ftello64@plt+0x48ac0>
   5ef9c:	mov	r6, #0
   5efa0:	b	5efb8 <ftello64@plt+0x48a78>
   5efa4:	ldr	r5, [r4, #20]!
   5efa8:	add	r6, r6, #1
   5efac:	cmp	r5, #0
   5efb0:	beq	5efe8 <ftello64@plt+0x48aa8>
   5efb4:	ldr	r0, [r4, #4]
   5efb8:	mov	r1, r7
   5efbc:	bl	15424 <strcmp@plt>
   5efc0:	cmp	r0, #0
   5efc4:	bne	5efa4 <ftello64@plt+0x48a64>
   5efc8:	cmp	r8, #0
   5efcc:	bne	5efe8 <ftello64@plt+0x48aa8>
   5efd0:	ldr	r3, [pc, #44]	; 5f004 <ftello64@plt+0x48ac4>
   5efd4:	add	r6, r6, r6, lsl #2
   5efd8:	add	r6, r3, r6, lsl #2
   5efdc:	ldr	r3, [r6, #36]	; 0x24
   5efe0:	cmp	r3, #0
   5efe4:	movne	r5, r3
   5efe8:	mov	r0, r5
   5efec:	pop	{r4, r5, r6, r7, r8, pc}
   5eff0:	mov	r5, r7
   5eff4:	b	5efe8 <ftello64@plt+0x48aa8>
   5eff8:	andeq	pc, r6, r0, asr r0	; <UNPREDICTABLE>
   5effc:	andeq	pc, r6, r0, lsl #3
   5f000:	andeq	pc, r6, r4, ror r1	; <UNPREDICTABLE>
   5f004:	andeq	pc, r6, r8, lsr r0	; <UNPREDICTABLE>
   5f008:	push	{r4, r5, r6, r7, r8, lr}
   5f00c:	mov	r8, r0
   5f010:	ldr	r5, [r0]
   5f014:	cmp	r5, #9
   5f018:	bhi	5f08c <ftello64@plt+0x48b4c>
   5f01c:	add	r6, r5, r5, lsl #2
   5f020:	ldr	r7, [pc, #116]	; 5f09c <ftello64@plt+0x48b5c>
   5f024:	lsl	r3, r6, #2
   5f028:	add	r2, r7, r3
   5f02c:	ldr	r4, [r2, #24]
   5f030:	cmp	r4, #0
   5f034:	beq	5f08c <ftello64@plt+0x48b4c>
   5f038:	add	r6, r7, #24
   5f03c:	add	r6, r6, r3
   5f040:	b	5f05c <ftello64@plt+0x48b1c>
   5f044:	cmp	r3, #10
   5f048:	beq	5f090 <ftello64@plt+0x48b50>
   5f04c:	ldr	r4, [r6, #20]!
   5f050:	mov	r5, r3
   5f054:	cmp	r4, #0
   5f058:	beq	5f090 <ftello64@plt+0x48b50>
   5f05c:	mov	r0, r4
   5f060:	bl	5e7e8 <ftello64@plt+0x482a8>
   5f064:	add	r3, r5, #1
   5f068:	cmp	r0, #0
   5f06c:	beq	5f044 <ftello64@plt+0x48b04>
   5f070:	add	r5, r5, r5, lsl #2
   5f074:	str	r3, [r8]
   5f078:	add	r5, r7, r5, lsl #2
   5f07c:	ldr	r0, [r5, #36]	; 0x24
   5f080:	cmp	r0, #0
   5f084:	moveq	r0, r4
   5f088:	pop	{r4, r5, r6, r7, r8, pc}
   5f08c:	mov	r3, r5
   5f090:	mov	r0, #0
   5f094:	str	r3, [r8]
   5f098:	pop	{r4, r5, r6, r7, r8, pc}
   5f09c:	andeq	pc, r6, r8, lsr r0	; <UNPREDICTABLE>
   5f0a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5f0a4:	subs	r9, r1, #0
   5f0a8:	movne	r3, #0
   5f0ac:	strne	r3, [r9]
   5f0b0:	cmp	r2, #0
   5f0b4:	movne	r3, #0
   5f0b8:	mov	r7, r0
   5f0bc:	mov	r8, r2
   5f0c0:	strne	r3, [r2]
   5f0c4:	ldr	r6, [pc, #164]	; 5f170 <ftello64@plt+0x48c30>
   5f0c8:	ldr	r4, [pc, #164]	; 5f174 <ftello64@plt+0x48c34>
   5f0cc:	mov	r5, #0
   5f0d0:	b	5f0e0 <ftello64@plt+0x48ba0>
   5f0d4:	ldr	r4, [r6, #20]!
   5f0d8:	cmp	r4, #0
   5f0dc:	beq	5f130 <ftello64@plt+0x48bf0>
   5f0e0:	mov	r1, r4
   5f0e4:	mov	r0, r7
   5f0e8:	bl	15424 <strcmp@plt>
   5f0ec:	cmp	r0, #0
   5f0f0:	mov	r0, r7
   5f0f4:	beq	5f110 <ftello64@plt+0x48bd0>
   5f0f8:	ldr	r3, [r6, #12]
   5f0fc:	subs	r1, r3, #0
   5f100:	beq	5f120 <ftello64@plt+0x48be0>
   5f104:	bl	15424 <strcmp@plt>
   5f108:	cmp	r0, #0
   5f10c:	bne	5f120 <ftello64@plt+0x48be0>
   5f110:	mov	r0, r4
   5f114:	bl	5e7e8 <ftello64@plt+0x482a8>
   5f118:	cmp	r0, #0
   5f11c:	bne	5f138 <ftello64@plt+0x48bf8>
   5f120:	add	r5, r5, #1
   5f124:	cmp	r5, #10
   5f128:	bne	5f0d4 <ftello64@plt+0x48b94>
   5f12c:	mov	r4, #0
   5f130:	mov	r0, r4
   5f134:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5f138:	cmp	r9, #0
   5f13c:	addne	r2, r5, r5, lsl #2
   5f140:	ldrne	r3, [pc, #48]	; 5f178 <ftello64@plt+0x48c38>
   5f144:	addne	r3, r3, r2, lsl #2
   5f148:	ldrne	r3, [r3, #40]	; 0x28
   5f14c:	strne	r3, [r9]
   5f150:	cmp	r8, #0
   5f154:	beq	5f130 <ftello64@plt+0x48bf0>
   5f158:	ldr	r3, [pc, #24]	; 5f178 <ftello64@plt+0x48c38>
   5f15c:	add	r5, r5, r5, lsl #2
   5f160:	add	r5, r3, r5, lsl #2
   5f164:	ldr	r3, [r5, #32]
   5f168:	str	r3, [r8]
   5f16c:	b	5f130 <ftello64@plt+0x48bf0>
   5f170:	andeq	pc, r6, r0, asr r0	; <UNPREDICTABLE>
   5f174:	andeq	pc, r6, r4, ror r1	; <UNPREDICTABLE>
   5f178:	andeq	pc, r6, r8, lsr r0	; <UNPREDICTABLE>
   5f17c:	ldr	r1, [pc, #16]	; 5f194 <ftello64@plt+0x48c54>
   5f180:	ldr	r3, [pc, #16]	; 5f198 <ftello64@plt+0x48c58>
   5f184:	mov	r2, #0
   5f188:	str	r0, [r1]
   5f18c:	str	r2, [r3]
   5f190:	bx	lr
   5f194:	andeq	r0, r8, r8, asr #20
   5f198:	andeq	r0, r8, r4, asr sl
   5f19c:	ldr	r3, [pc, #4]	; 5f1a8 <ftello64@plt+0x48c68>
   5f1a0:	str	r0, [r3]
   5f1a4:	bx	lr
   5f1a8:	andeq	r0, r8, r4, asr sl
   5f1ac:	ldr	r2, [pc, #40]	; 5f1dc <ftello64@plt+0x48c9c>
   5f1b0:	push	{lr}		; (str lr, [sp, #-4]!)
   5f1b4:	mov	ip, #0
   5f1b8:	ldr	lr, [pc, #32]	; 5f1e0 <ftello64@plt+0x48ca0>
   5f1bc:	ldr	r1, [pc, #32]	; 5f1e4 <ftello64@plt+0x48ca4>
   5f1c0:	ldr	r3, [pc, #32]	; 5f1e8 <ftello64@plt+0x48ca8>
   5f1c4:	str	r0, [r2]
   5f1c8:	mov	r2, #1
   5f1cc:	str	r0, [lr]
   5f1d0:	str	ip, [r1]
   5f1d4:	str	r2, [r3]
   5f1d8:	pop	{pc}		; (ldr pc, [sp], #4)
   5f1dc:	andeq	r0, r8, r0, asr #20
   5f1e0:	andeq	r0, r8, r8, asr sl
   5f1e4:	andeq	r0, r8, ip, ror #20
   5f1e8:	andeq	r0, r8, r4, asr sl
   5f1ec:	push	{r4, lr}
   5f1f0:	bl	1555c <rl_free_line_state@plt>
   5f1f4:	pop	{r4, lr}
   5f1f8:	b	15fac <rl_cleanup_after_signal@plt>
   5f1fc:	push	{lr}		; (str lr, [sp, #-4]!)
   5f200:	sub	sp, sp, #12
   5f204:	ldr	r2, [pc, #48]	; 5f23c <ftello64@plt+0x48cfc>
   5f208:	ldr	r3, [pc, #48]	; 5f240 <ftello64@plt+0x48d00>
   5f20c:	str	r2, [sp, #4]
   5f210:	str	r3, [sp]
   5f214:	ldr	r2, [pc, #40]	; 5f244 <ftello64@plt+0x48d04>
   5f218:	ldr	r3, [pc, #40]	; 5f248 <ftello64@plt+0x48d08>
   5f21c:	ldr	r1, [pc, #40]	; 5f24c <ftello64@plt+0x48d0c>
   5f220:	ldr	r0, [pc, #40]	; 5f250 <ftello64@plt+0x48d10>
   5f224:	bl	54cac <ftello64@plt+0x3e76c>
   5f228:	ldr	r3, [pc, #36]	; 5f254 <ftello64@plt+0x48d14>
   5f22c:	ldr	r2, [pc, #36]	; 5f258 <ftello64@plt+0x48d18>
   5f230:	str	r2, [r3]
   5f234:	add	sp, sp, #12
   5f238:	pop	{pc}		; (ldr pc, [sp], #4)
   5f23c:	muleq	r1, r8, r5
   5f240:	andeq	r5, r1, ip, ror #17
   5f244:	muleq	r5, ip, r1
   5f248:	andeq	pc, r5, ip, ror #3
   5f24c:	andeq	pc, r5, ip, ror r1	; <UNPREDICTABLE>
   5f250:	andeq	pc, r5, ip, lsr #3
   5f254:	andeq	r0, r8, r4, ror #20
   5f258:	andeq	lr, r6, r4, lsr #31
   5f25c:	subs	r2, r1, #1
   5f260:	bxeq	lr
   5f264:	bcc	5f43c <ftello64@plt+0x48efc>
   5f268:	cmp	r0, r1
   5f26c:	bls	5f420 <ftello64@plt+0x48ee0>
   5f270:	tst	r1, r2
   5f274:	beq	5f42c <ftello64@plt+0x48eec>
   5f278:	clz	r3, r0
   5f27c:	clz	r2, r1
   5f280:	sub	r3, r2, r3
   5f284:	rsbs	r3, r3, #31
   5f288:	addne	r3, r3, r3, lsl #1
   5f28c:	mov	r2, #0
   5f290:	addne	pc, pc, r3, lsl #2
   5f294:	nop			; (mov r0, r0)
   5f298:	cmp	r0, r1, lsl #31
   5f29c:	adc	r2, r2, r2
   5f2a0:	subcs	r0, r0, r1, lsl #31
   5f2a4:	cmp	r0, r1, lsl #30
   5f2a8:	adc	r2, r2, r2
   5f2ac:	subcs	r0, r0, r1, lsl #30
   5f2b0:	cmp	r0, r1, lsl #29
   5f2b4:	adc	r2, r2, r2
   5f2b8:	subcs	r0, r0, r1, lsl #29
   5f2bc:	cmp	r0, r1, lsl #28
   5f2c0:	adc	r2, r2, r2
   5f2c4:	subcs	r0, r0, r1, lsl #28
   5f2c8:	cmp	r0, r1, lsl #27
   5f2cc:	adc	r2, r2, r2
   5f2d0:	subcs	r0, r0, r1, lsl #27
   5f2d4:	cmp	r0, r1, lsl #26
   5f2d8:	adc	r2, r2, r2
   5f2dc:	subcs	r0, r0, r1, lsl #26
   5f2e0:	cmp	r0, r1, lsl #25
   5f2e4:	adc	r2, r2, r2
   5f2e8:	subcs	r0, r0, r1, lsl #25
   5f2ec:	cmp	r0, r1, lsl #24
   5f2f0:	adc	r2, r2, r2
   5f2f4:	subcs	r0, r0, r1, lsl #24
   5f2f8:	cmp	r0, r1, lsl #23
   5f2fc:	adc	r2, r2, r2
   5f300:	subcs	r0, r0, r1, lsl #23
   5f304:	cmp	r0, r1, lsl #22
   5f308:	adc	r2, r2, r2
   5f30c:	subcs	r0, r0, r1, lsl #22
   5f310:	cmp	r0, r1, lsl #21
   5f314:	adc	r2, r2, r2
   5f318:	subcs	r0, r0, r1, lsl #21
   5f31c:	cmp	r0, r1, lsl #20
   5f320:	adc	r2, r2, r2
   5f324:	subcs	r0, r0, r1, lsl #20
   5f328:	cmp	r0, r1, lsl #19
   5f32c:	adc	r2, r2, r2
   5f330:	subcs	r0, r0, r1, lsl #19
   5f334:	cmp	r0, r1, lsl #18
   5f338:	adc	r2, r2, r2
   5f33c:	subcs	r0, r0, r1, lsl #18
   5f340:	cmp	r0, r1, lsl #17
   5f344:	adc	r2, r2, r2
   5f348:	subcs	r0, r0, r1, lsl #17
   5f34c:	cmp	r0, r1, lsl #16
   5f350:	adc	r2, r2, r2
   5f354:	subcs	r0, r0, r1, lsl #16
   5f358:	cmp	r0, r1, lsl #15
   5f35c:	adc	r2, r2, r2
   5f360:	subcs	r0, r0, r1, lsl #15
   5f364:	cmp	r0, r1, lsl #14
   5f368:	adc	r2, r2, r2
   5f36c:	subcs	r0, r0, r1, lsl #14
   5f370:	cmp	r0, r1, lsl #13
   5f374:	adc	r2, r2, r2
   5f378:	subcs	r0, r0, r1, lsl #13
   5f37c:	cmp	r0, r1, lsl #12
   5f380:	adc	r2, r2, r2
   5f384:	subcs	r0, r0, r1, lsl #12
   5f388:	cmp	r0, r1, lsl #11
   5f38c:	adc	r2, r2, r2
   5f390:	subcs	r0, r0, r1, lsl #11
   5f394:	cmp	r0, r1, lsl #10
   5f398:	adc	r2, r2, r2
   5f39c:	subcs	r0, r0, r1, lsl #10
   5f3a0:	cmp	r0, r1, lsl #9
   5f3a4:	adc	r2, r2, r2
   5f3a8:	subcs	r0, r0, r1, lsl #9
   5f3ac:	cmp	r0, r1, lsl #8
   5f3b0:	adc	r2, r2, r2
   5f3b4:	subcs	r0, r0, r1, lsl #8
   5f3b8:	cmp	r0, r1, lsl #7
   5f3bc:	adc	r2, r2, r2
   5f3c0:	subcs	r0, r0, r1, lsl #7
   5f3c4:	cmp	r0, r1, lsl #6
   5f3c8:	adc	r2, r2, r2
   5f3cc:	subcs	r0, r0, r1, lsl #6
   5f3d0:	cmp	r0, r1, lsl #5
   5f3d4:	adc	r2, r2, r2
   5f3d8:	subcs	r0, r0, r1, lsl #5
   5f3dc:	cmp	r0, r1, lsl #4
   5f3e0:	adc	r2, r2, r2
   5f3e4:	subcs	r0, r0, r1, lsl #4
   5f3e8:	cmp	r0, r1, lsl #3
   5f3ec:	adc	r2, r2, r2
   5f3f0:	subcs	r0, r0, r1, lsl #3
   5f3f4:	cmp	r0, r1, lsl #2
   5f3f8:	adc	r2, r2, r2
   5f3fc:	subcs	r0, r0, r1, lsl #2
   5f400:	cmp	r0, r1, lsl #1
   5f404:	adc	r2, r2, r2
   5f408:	subcs	r0, r0, r1, lsl #1
   5f40c:	cmp	r0, r1
   5f410:	adc	r2, r2, r2
   5f414:	subcs	r0, r0, r1
   5f418:	mov	r0, r2
   5f41c:	bx	lr
   5f420:	moveq	r0, #1
   5f424:	movne	r0, #0
   5f428:	bx	lr
   5f42c:	clz	r2, r1
   5f430:	rsb	r2, r2, #31
   5f434:	lsr	r0, r0, r2
   5f438:	bx	lr
   5f43c:	cmp	r0, #0
   5f440:	mvnne	r0, #0
   5f444:	b	5f7b8 <ftello64@plt+0x49278>
   5f448:	cmp	r1, #0
   5f44c:	beq	5f43c <ftello64@plt+0x48efc>
   5f450:	push	{r0, r1, lr}
   5f454:	bl	5f25c <ftello64@plt+0x48d1c>
   5f458:	pop	{r1, r2, lr}
   5f45c:	mul	r3, r2, r0
   5f460:	sub	r1, r1, r3
   5f464:	bx	lr
   5f468:	cmp	r1, #0
   5f46c:	beq	5f678 <ftello64@plt+0x49138>
   5f470:	eor	ip, r0, r1
   5f474:	rsbmi	r1, r1, #0
   5f478:	subs	r2, r1, #1
   5f47c:	beq	5f644 <ftello64@plt+0x49104>
   5f480:	movs	r3, r0
   5f484:	rsbmi	r3, r0, #0
   5f488:	cmp	r3, r1
   5f48c:	bls	5f650 <ftello64@plt+0x49110>
   5f490:	tst	r1, r2
   5f494:	beq	5f660 <ftello64@plt+0x49120>
   5f498:	clz	r2, r3
   5f49c:	clz	r0, r1
   5f4a0:	sub	r2, r0, r2
   5f4a4:	rsbs	r2, r2, #31
   5f4a8:	addne	r2, r2, r2, lsl #1
   5f4ac:	mov	r0, #0
   5f4b0:	addne	pc, pc, r2, lsl #2
   5f4b4:	nop			; (mov r0, r0)
   5f4b8:	cmp	r3, r1, lsl #31
   5f4bc:	adc	r0, r0, r0
   5f4c0:	subcs	r3, r3, r1, lsl #31
   5f4c4:	cmp	r3, r1, lsl #30
   5f4c8:	adc	r0, r0, r0
   5f4cc:	subcs	r3, r3, r1, lsl #30
   5f4d0:	cmp	r3, r1, lsl #29
   5f4d4:	adc	r0, r0, r0
   5f4d8:	subcs	r3, r3, r1, lsl #29
   5f4dc:	cmp	r3, r1, lsl #28
   5f4e0:	adc	r0, r0, r0
   5f4e4:	subcs	r3, r3, r1, lsl #28
   5f4e8:	cmp	r3, r1, lsl #27
   5f4ec:	adc	r0, r0, r0
   5f4f0:	subcs	r3, r3, r1, lsl #27
   5f4f4:	cmp	r3, r1, lsl #26
   5f4f8:	adc	r0, r0, r0
   5f4fc:	subcs	r3, r3, r1, lsl #26
   5f500:	cmp	r3, r1, lsl #25
   5f504:	adc	r0, r0, r0
   5f508:	subcs	r3, r3, r1, lsl #25
   5f50c:	cmp	r3, r1, lsl #24
   5f510:	adc	r0, r0, r0
   5f514:	subcs	r3, r3, r1, lsl #24
   5f518:	cmp	r3, r1, lsl #23
   5f51c:	adc	r0, r0, r0
   5f520:	subcs	r3, r3, r1, lsl #23
   5f524:	cmp	r3, r1, lsl #22
   5f528:	adc	r0, r0, r0
   5f52c:	subcs	r3, r3, r1, lsl #22
   5f530:	cmp	r3, r1, lsl #21
   5f534:	adc	r0, r0, r0
   5f538:	subcs	r3, r3, r1, lsl #21
   5f53c:	cmp	r3, r1, lsl #20
   5f540:	adc	r0, r0, r0
   5f544:	subcs	r3, r3, r1, lsl #20
   5f548:	cmp	r3, r1, lsl #19
   5f54c:	adc	r0, r0, r0
   5f550:	subcs	r3, r3, r1, lsl #19
   5f554:	cmp	r3, r1, lsl #18
   5f558:	adc	r0, r0, r0
   5f55c:	subcs	r3, r3, r1, lsl #18
   5f560:	cmp	r3, r1, lsl #17
   5f564:	adc	r0, r0, r0
   5f568:	subcs	r3, r3, r1, lsl #17
   5f56c:	cmp	r3, r1, lsl #16
   5f570:	adc	r0, r0, r0
   5f574:	subcs	r3, r3, r1, lsl #16
   5f578:	cmp	r3, r1, lsl #15
   5f57c:	adc	r0, r0, r0
   5f580:	subcs	r3, r3, r1, lsl #15
   5f584:	cmp	r3, r1, lsl #14
   5f588:	adc	r0, r0, r0
   5f58c:	subcs	r3, r3, r1, lsl #14
   5f590:	cmp	r3, r1, lsl #13
   5f594:	adc	r0, r0, r0
   5f598:	subcs	r3, r3, r1, lsl #13
   5f59c:	cmp	r3, r1, lsl #12
   5f5a0:	adc	r0, r0, r0
   5f5a4:	subcs	r3, r3, r1, lsl #12
   5f5a8:	cmp	r3, r1, lsl #11
   5f5ac:	adc	r0, r0, r0
   5f5b0:	subcs	r3, r3, r1, lsl #11
   5f5b4:	cmp	r3, r1, lsl #10
   5f5b8:	adc	r0, r0, r0
   5f5bc:	subcs	r3, r3, r1, lsl #10
   5f5c0:	cmp	r3, r1, lsl #9
   5f5c4:	adc	r0, r0, r0
   5f5c8:	subcs	r3, r3, r1, lsl #9
   5f5cc:	cmp	r3, r1, lsl #8
   5f5d0:	adc	r0, r0, r0
   5f5d4:	subcs	r3, r3, r1, lsl #8
   5f5d8:	cmp	r3, r1, lsl #7
   5f5dc:	adc	r0, r0, r0
   5f5e0:	subcs	r3, r3, r1, lsl #7
   5f5e4:	cmp	r3, r1, lsl #6
   5f5e8:	adc	r0, r0, r0
   5f5ec:	subcs	r3, r3, r1, lsl #6
   5f5f0:	cmp	r3, r1, lsl #5
   5f5f4:	adc	r0, r0, r0
   5f5f8:	subcs	r3, r3, r1, lsl #5
   5f5fc:	cmp	r3, r1, lsl #4
   5f600:	adc	r0, r0, r0
   5f604:	subcs	r3, r3, r1, lsl #4
   5f608:	cmp	r3, r1, lsl #3
   5f60c:	adc	r0, r0, r0
   5f610:	subcs	r3, r3, r1, lsl #3
   5f614:	cmp	r3, r1, lsl #2
   5f618:	adc	r0, r0, r0
   5f61c:	subcs	r3, r3, r1, lsl #2
   5f620:	cmp	r3, r1, lsl #1
   5f624:	adc	r0, r0, r0
   5f628:	subcs	r3, r3, r1, lsl #1
   5f62c:	cmp	r3, r1
   5f630:	adc	r0, r0, r0
   5f634:	subcs	r3, r3, r1
   5f638:	cmp	ip, #0
   5f63c:	rsbmi	r0, r0, #0
   5f640:	bx	lr
   5f644:	teq	ip, r0
   5f648:	rsbmi	r0, r0, #0
   5f64c:	bx	lr
   5f650:	movcc	r0, #0
   5f654:	asreq	r0, ip, #31
   5f658:	orreq	r0, r0, #1
   5f65c:	bx	lr
   5f660:	clz	r2, r1
   5f664:	rsb	r2, r2, #31
   5f668:	cmp	ip, #0
   5f66c:	lsr	r0, r3, r2
   5f670:	rsbmi	r0, r0, #0
   5f674:	bx	lr
   5f678:	cmp	r0, #0
   5f67c:	mvngt	r0, #-2147483648	; 0x80000000
   5f680:	movlt	r0, #-2147483648	; 0x80000000
   5f684:	b	5f7b8 <ftello64@plt+0x49278>
   5f688:	cmp	r1, #0
   5f68c:	beq	5f678 <ftello64@plt+0x49138>
   5f690:	push	{r0, r1, lr}
   5f694:	bl	5f470 <ftello64@plt+0x48f30>
   5f698:	pop	{r1, r2, lr}
   5f69c:	mul	r3, r2, r0
   5f6a0:	sub	r1, r1, r3
   5f6a4:	bx	lr
   5f6a8:	cmp	r3, #0
   5f6ac:	cmpeq	r2, #0
   5f6b0:	bne	5f6d4 <ftello64@plt+0x49194>
   5f6b4:	cmp	r1, #0
   5f6b8:	movlt	r1, #-2147483648	; 0x80000000
   5f6bc:	movlt	r0, #0
   5f6c0:	blt	5f6d0 <ftello64@plt+0x49190>
   5f6c4:	cmpeq	r0, #0
   5f6c8:	mvnne	r1, #-2147483648	; 0x80000000
   5f6cc:	mvnne	r0, #0
   5f6d0:	b	5f7b8 <ftello64@plt+0x49278>
   5f6d4:	sub	sp, sp, #8
   5f6d8:	push	{sp, lr}
   5f6dc:	cmp	r1, #0
   5f6e0:	blt	5f700 <ftello64@plt+0x491c0>
   5f6e4:	cmp	r3, #0
   5f6e8:	blt	5f734 <ftello64@plt+0x491f4>
   5f6ec:	bl	5f7c8 <ftello64@plt+0x49288>
   5f6f0:	ldr	lr, [sp, #4]
   5f6f4:	add	sp, sp, #8
   5f6f8:	pop	{r2, r3}
   5f6fc:	bx	lr
   5f700:	rsbs	r0, r0, #0
   5f704:	sbc	r1, r1, r1, lsl #1
   5f708:	cmp	r3, #0
   5f70c:	blt	5f758 <ftello64@plt+0x49218>
   5f710:	bl	5f7c8 <ftello64@plt+0x49288>
   5f714:	ldr	lr, [sp, #4]
   5f718:	add	sp, sp, #8
   5f71c:	pop	{r2, r3}
   5f720:	rsbs	r0, r0, #0
   5f724:	sbc	r1, r1, r1, lsl #1
   5f728:	rsbs	r2, r2, #0
   5f72c:	sbc	r3, r3, r3, lsl #1
   5f730:	bx	lr
   5f734:	rsbs	r2, r2, #0
   5f738:	sbc	r3, r3, r3, lsl #1
   5f73c:	bl	5f7c8 <ftello64@plt+0x49288>
   5f740:	ldr	lr, [sp, #4]
   5f744:	add	sp, sp, #8
   5f748:	pop	{r2, r3}
   5f74c:	rsbs	r0, r0, #0
   5f750:	sbc	r1, r1, r1, lsl #1
   5f754:	bx	lr
   5f758:	rsbs	r2, r2, #0
   5f75c:	sbc	r3, r3, r3, lsl #1
   5f760:	bl	5f7c8 <ftello64@plt+0x49288>
   5f764:	ldr	lr, [sp, #4]
   5f768:	add	sp, sp, #8
   5f76c:	pop	{r2, r3}
   5f770:	rsbs	r2, r2, #0
   5f774:	sbc	r3, r3, r3, lsl #1
   5f778:	bx	lr
   5f77c:	cmp	r3, #0
   5f780:	cmpeq	r2, #0
   5f784:	bne	5f79c <ftello64@plt+0x4925c>
   5f788:	cmp	r1, #0
   5f78c:	cmpeq	r0, #0
   5f790:	mvnne	r1, #0
   5f794:	mvnne	r0, #0
   5f798:	b	5f7b8 <ftello64@plt+0x49278>
   5f79c:	sub	sp, sp, #8
   5f7a0:	push	{sp, lr}
   5f7a4:	bl	5f7c8 <ftello64@plt+0x49288>
   5f7a8:	ldr	lr, [sp, #4]
   5f7ac:	add	sp, sp, #8
   5f7b0:	pop	{r2, r3}
   5f7b4:	bx	lr
   5f7b8:	push	{r1, lr}
   5f7bc:	mov	r0, #8
   5f7c0:	bl	15334 <raise@plt>
   5f7c4:	pop	{r1, pc}
   5f7c8:	cmp	r1, r3
   5f7cc:	cmpeq	r0, r2
   5f7d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5f7d4:	mov	r4, r0
   5f7d8:	movcc	r0, #0
   5f7dc:	mov	r5, r1
   5f7e0:	ldr	lr, [sp, #36]	; 0x24
   5f7e4:	movcc	r1, r0
   5f7e8:	bcc	5f8e4 <ftello64@plt+0x493a4>
   5f7ec:	cmp	r3, #0
   5f7f0:	clzeq	ip, r2
   5f7f4:	clzne	ip, r3
   5f7f8:	addeq	ip, ip, #32
   5f7fc:	cmp	r5, #0
   5f800:	clzeq	r1, r4
   5f804:	addeq	r1, r1, #32
   5f808:	clzne	r1, r5
   5f80c:	sub	ip, ip, r1
   5f810:	sub	sl, ip, #32
   5f814:	lsl	r9, r3, ip
   5f818:	rsb	fp, ip, #32
   5f81c:	orr	r9, r9, r2, lsl sl
   5f820:	orr	r9, r9, r2, lsr fp
   5f824:	lsl	r8, r2, ip
   5f828:	cmp	r5, r9
   5f82c:	cmpeq	r4, r8
   5f830:	movcc	r0, #0
   5f834:	movcc	r1, r0
   5f838:	bcc	5f854 <ftello64@plt+0x49314>
   5f83c:	mov	r0, #1
   5f840:	subs	r4, r4, r8
   5f844:	lsl	r1, r0, sl
   5f848:	orr	r1, r1, r0, lsr fp
   5f84c:	lsl	r0, r0, ip
   5f850:	sbc	r5, r5, r9
   5f854:	cmp	ip, #0
   5f858:	beq	5f8e4 <ftello64@plt+0x493a4>
   5f85c:	lsr	r6, r8, #1
   5f860:	orr	r6, r6, r9, lsl #31
   5f864:	lsr	r7, r9, #1
   5f868:	mov	r2, ip
   5f86c:	b	5f890 <ftello64@plt+0x49350>
   5f870:	subs	r3, r4, r6
   5f874:	sbc	r8, r5, r7
   5f878:	adds	r3, r3, r3
   5f87c:	adc	r8, r8, r8
   5f880:	adds	r4, r3, #1
   5f884:	adc	r5, r8, #0
   5f888:	subs	r2, r2, #1
   5f88c:	beq	5f8ac <ftello64@plt+0x4936c>
   5f890:	cmp	r5, r7
   5f894:	cmpeq	r4, r6
   5f898:	bcs	5f870 <ftello64@plt+0x49330>
   5f89c:	adds	r4, r4, r4
   5f8a0:	adc	r5, r5, r5
   5f8a4:	subs	r2, r2, #1
   5f8a8:	bne	5f890 <ftello64@plt+0x49350>
   5f8ac:	lsr	r3, r4, ip
   5f8b0:	orr	r3, r3, r5, lsl fp
   5f8b4:	lsr	r2, r5, ip
   5f8b8:	orr	r3, r3, r5, lsr sl
   5f8bc:	adds	r0, r0, r4
   5f8c0:	mov	r4, r3
   5f8c4:	lsl	r3, r2, ip
   5f8c8:	orr	r3, r3, r4, lsl sl
   5f8cc:	lsl	ip, r4, ip
   5f8d0:	orr	r3, r3, r4, lsr fp
   5f8d4:	adc	r1, r1, r5
   5f8d8:	subs	r0, r0, ip
   5f8dc:	mov	r5, r2
   5f8e0:	sbc	r1, r1, r3
   5f8e4:	cmp	lr, #0
   5f8e8:	strdne	r4, [lr]
   5f8ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f8f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5f8f4:	mov	r7, r0
   5f8f8:	ldr	r6, [pc, #72]	; 5f948 <ftello64@plt+0x49408>
   5f8fc:	ldr	r5, [pc, #72]	; 5f94c <ftello64@plt+0x4940c>
   5f900:	add	r6, pc, r6
   5f904:	add	r5, pc, r5
   5f908:	sub	r6, r6, r5
   5f90c:	mov	r8, r1
   5f910:	mov	r9, r2
   5f914:	bl	15290 <gcry_mpi_set@plt-0x20>
   5f918:	asrs	r6, r6, #2
   5f91c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   5f920:	mov	r4, #0
   5f924:	add	r4, r4, #1
   5f928:	ldr	r3, [r5], #4
   5f92c:	mov	r2, r9
   5f930:	mov	r1, r8
   5f934:	mov	r0, r7
   5f938:	blx	r3
   5f93c:	cmp	r6, r4
   5f940:	bne	5f924 <ftello64@plt+0x493e4>
   5f944:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5f948:	andeq	pc, r1, ip, ror lr	; <UNPREDICTABLE>
   5f94c:	andeq	pc, r1, r4, ror lr	; <UNPREDICTABLE>
   5f950:	bx	lr
   5f954:	ldr	r3, [pc, #12]	; 5f968 <ftello64@plt+0x49428>
   5f958:	mov	r1, #0
   5f95c:	add	r3, pc, r3
   5f960:	ldr	r2, [r3]
   5f964:	b	15e5c <__cxa_atexit@plt>
   5f968:	andeq	r0, r2, r0, lsr #13

Disassembly of section .fini:

0005f96c <.fini>:
   5f96c:	push	{r3, lr}
   5f970:	pop	{r3, pc}
