INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WeronikaPotaczek/nowy/vga/vga.srcs/sources_1/new/draw_rect_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WeronikaPotaczek/nowy/vga/vga.srcs/sources_1/new/draw_rect_ctl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect_ctl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/WeronikaPotaczek/nowy/vga/vga.srcs/sim_1/imports/new/draw_rect_ctl_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect_ctl_test
