// Seed: 2029990475
program module_0 (
    input supply0 id_0,
    id_4,
    output wor id_1,
    output wire id_2
);
  wire id_5;
  assign module_1.id_32 = 0;
  assign id_2 = id_4;
  initial $display;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    inout wand id_2,
    output supply1 id_3,
    input supply1 id_4,
    output wire id_5,
    output wor id_6,
    input tri id_7,
    input wand id_8,
    output tri id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wor id_12,
    input logic id_13,
    output logic id_14,
    input tri id_15,
    input tri0 id_16,
    input supply1 id_17,
    input wand id_18,
    input wire id_19,
    output uwire id_20,
    input tri0 id_21,
    output tri0 id_22,
    input supply1 id_23,
    input wor id_24,
    input wire id_25,
    input wand id_26,
    output wand id_27,
    output tri id_28,
    input wand id_29,
    input wand id_30,
    output tri0 id_31,
    output wire id_32,
    output wor id_33,
    output wand id_34,
    id_40,
    input tri id_35,
    output uwire id_36,
    input wor id_37,
    input wor id_38
);
  assign id_22 = -1;
  always #id_41 #1 id_14 <= #1 1;
  assign id_14 = id_13;
  module_0 modCall_1 (
      id_35,
      id_9,
      id_28
  );
  wire id_42;
endmodule
