# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
@(R)->ALU_CLK(R)	19.473   17.112/*        0.328/*         ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	19.473   17.112/*        0.328/*         ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	19.473   17.112/*        0.328/*         ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	19.474   17.113/*        0.328/*         ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	19.474   17.114/*        0.328/*         ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	19.474   17.114/*        0.328/*         ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	19.475   17.115/*        0.328/*         ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	19.475   17.117/*        0.328/*         ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	19.475   17.118/*        0.328/*         ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	19.475   17.118/*        0.328/*         ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	19.475   17.118/*        0.328/*         ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	19.476   17.119/*        0.328/*         ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	19.476   17.119/*        0.328/*         ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	19.476   17.119/*        0.328/*         ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	19.476   17.119/*        0.328/*         ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	19.476   17.120/*        0.328/*         ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	19.476   17.121/*        0.328/*         ALU/\ALU_OUT_reg[0] /RN    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.817        */0.477         ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.326   */18.819        */0.476         ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.819        */0.476         ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.820        */0.476         ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.328   */18.821        */0.476         ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.328   */18.823        */0.476         ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.823        */0.476         ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.325   */18.825        */0.475         ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.825        */0.476         ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.328   */18.826        */0.475         ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.828        */0.475         ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.328   */18.828        */0.475         ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.329   */18.832        */0.474         ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.833        */0.474         ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.329   */18.834        */0.474         ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.328   */18.840        */0.473         ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.186/*        20.000/*        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.230/*        20.000/*        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.320/*        20.000/*        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.427/*        20.000/*        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  78.388/*        0.567/*         Reg_file/\REG_reg[6][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  78.388/*        0.567/*         Reg_file/\REG_reg[5][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  78.388/*        0.567/*         Reg_file/\REG_reg[5][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  78.388/*        0.567/*         Reg_file/\REG_reg[5][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  78.389/*        0.567/*         Reg_file/\REG_reg[7][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  78.389/*        0.567/*         Reg_file/\REG_reg[4][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  78.390/*        0.567/*         Reg_file/\REG_reg[0][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  78.391/*        0.567/*         Reg_file/\REG_reg[10][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  78.393/*        0.567/*         Reg_file/\REG_reg[9][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  78.393/*        0.566/*         Reg_file/\REG_reg[6][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  78.394/*        0.566/*         Reg_file/\REG_reg[6][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  78.394/*        0.567/*         Reg_file/\REG_reg[9][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  78.394/*        0.566/*         Reg_file/\REG_reg[6][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  78.394/*        0.566/*         Reg_file/\REG_reg[10][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  78.394/*        0.566/*         Reg_file/\REG_reg[4][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  78.394/*        0.568/*         Reg_file/\REG_reg[9][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  78.394/*        0.566/*         Reg_file/\REG_reg[4][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  78.395/*        0.566/*         Reg_file/\REG_reg[8][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  78.395/*        0.566/*         Reg_file/\REG_reg[7][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  78.395/*        0.566/*         Reg_file/\REG_reg[4][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  78.395/*        0.566/*         Reg_file/\REG_reg[7][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  78.395/*        0.566/*         Reg_file/\REG_reg[8][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  78.395/*        0.566/*         Reg_file/\REG_reg[11][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  78.395/*        0.567/*         Reg_file/\REG_reg[8][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  78.395/*        0.567/*         Reg_file/\REG_reg[9][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  78.395/*        0.566/*         Reg_file/\REG_reg[11][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  78.395/*        0.566/*         Reg_file/\REG_reg[8][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  78.396/*        0.566/*         Reg_file/\REG_reg[11][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  78.396/*        0.566/*         Reg_file/\REG_reg[8][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  78.397/*        0.566/*         Reg_file/\REG_reg[0][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  78.397/*        0.566/*         Reg_file/\REG_reg[0][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  78.397/*        0.566/*         Reg_file/\REG_reg[0][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  78.397/*        0.566/*         Reg_file/\REG_reg[0][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  78.397/*        0.566/*         Reg_file/\REG_reg[0][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  78.398/*        0.566/*         Reg_file/\REG_reg[10][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  78.399/*        0.567/*         Reg_file/\REG_reg[11][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  78.399/*        0.567/*         Reg_file/\REG_reg[9][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  78.401/*        0.567/*         Reg_file/\REG_reg[8][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  78.403/*        0.567/*         Reg_file/\REG_reg[10][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  78.404/*        0.566/*         Reg_file/\REG_reg[11][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.862   78.584/*        0.545/*         CLK_DIV_2/div_clk_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.863   */78.590        */0.543         CLK_DIV_1/div_clk_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  78.946/*        0.570/*         Reg_file/\REG_reg[2][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  78.951/*        0.570/*         Reg_file/\REG_reg[10][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  78.952/*        0.570/*         Reg_file/\REG_reg[11][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  78.952/*        0.570/*         Reg_file/\REG_reg[5][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  78.952/*        0.570/*         Reg_file/\REG_reg[9][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  78.953/*        0.570/*         Reg_file/\REG_reg[1][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  78.954/*        0.570/*         Reg_file/\REG_reg[11][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  78.954/*        0.570/*         Reg_file/\REG_reg[1][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  78.954/*        0.570/*         Reg_file/\REG_reg[0][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  78.954/*        0.570/*         Reg_file/\REG_reg[1][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  78.955/*        0.570/*         Reg_file/\REG_reg[1][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  78.955/*        0.569/*         Reg_file/\REG_reg[6][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  78.956/*        0.570/*         Reg_file/\REG_reg[1][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  78.956/*        0.568/*         Reg_file/\REG_reg[7][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  78.956/*        0.569/*         Reg_file/\REG_reg[5][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  78.956/*        0.568/*         Reg_file/\REG_reg[14][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  78.956/*        0.568/*         Reg_file/\REG_reg[4][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  78.957/*        0.569/*         Reg_file/\REG_reg[5][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  78.957/*        0.568/*         Reg_file/\REG_reg[14][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  78.957/*        0.569/*         Reg_file/\REG_reg[7][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  78.957/*        0.568/*         Reg_file/\REG_reg[4][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  78.957/*        0.568/*         Reg_file/\REG_reg[7][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.855  78.958/*        0.569/*         Reg_file/\REG_reg[1][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  78.958/*        0.568/*         Reg_file/\REG_reg[5][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  78.959/*        0.568/*         Reg_file/\REG_reg[4][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  78.959/*        0.568/*         Reg_file/\REG_reg[6][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  78.959/*        0.569/*         Reg_file/\REG_reg[1][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.857  78.959/*        0.569/*         Reg_file/\REG_reg[10][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.857  78.959/*        0.569/*         Reg_file/\REG_reg[8][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  78.959/*        0.569/*         Reg_file/\REG_reg[1][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.857  78.959/*        0.569/*         Reg_file/\REG_reg[10][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.857  78.959/*        0.569/*         Reg_file/\REG_reg[0][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  78.960/*        0.568/*         Reg_file/\REG_reg[5][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  78.960/*        0.568/*         Reg_file/\REG_reg[7][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  78.960/*        0.568/*         Reg_file/\REG_reg[6][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  78.961/*        0.568/*         Reg_file/\REG_reg[7][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  78.961/*        0.621/*         UART_RX/DUT0/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  78.963/*        0.568/*         Reg_file/\REG_reg[8][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  78.963/*        0.568/*         Reg_file/\REG_reg[11][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.857  78.965/*        0.569/*         Reg_file/\REG_reg[9][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.857  78.966/*        0.569/*         Reg_file/\REG_reg[10][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  78.966/*        0.568/*         Reg_file/\REG_reg[9][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  78.986/*        0.590/*         UART_RX/DUT2/sample_1_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  78.987/*        0.590/*         UART_RX/DUT1/\edge_count_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  78.988/*        0.590/*         UART_RX/DUT1/\edge_count_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  78.988/*        0.589/*         UART_RX/DUT1/\edge_count_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  78.988/*        0.590/*         UART_RX/DUT1/\bit_count_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  78.988/*        0.589/*         UART_RX/DUT1/\edge_count_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  78.988/*        0.590/*         UART_RX/DUT1/\bit_count_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  78.988/*        0.590/*         UART_RX/DUT1/\edge_count_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  78.990/*        0.590/*         UART_RX/DUT1/\bit_count_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  78.991/*        0.590/*         UART_RX/DUT1/\bit_count_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  78.994/*        0.590/*         UART_RX/DUT0/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  78.995/*        0.590/*         UART_RX/DUT4/str_glitch_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  78.996/*        0.590/*         UART_RX/DUT5/stp_error_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.778  78.999/*        0.587/*         UART_RX/DUT3/par_error_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  79.008/*        0.590/*         UART_RX/DUT6/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  79.009/*        0.590/*         UART_RX/DUT6/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.796  79.019/*        0.613/*         UART_TX/DUT0/\REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.797  79.019/*        0.613/*         UART_TX/DUT0/\REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.795  79.024/*        0.609/*         UART_TX/DUT3/TX_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  79.045/*        0.611/*         FIFO/DUT4/\MEM_reg[6][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  79.045/*        0.611/*         FIFO/DUT4/\MEM_reg[5][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  79.046/*        0.582/*         UART_TX/DUT0/SER_DATA_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  79.046/*        0.582/*         UART_TX/DUT2/PAR_BIT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  79.046/*        0.582/*         UART_TX/DUT1/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  79.046/*        0.582/*         UART_TX/DUT1/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  79.047/*        0.612/*         FIFO/DUT4/\MEM_reg[6][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  79.047/*        0.611/*         FIFO/DUT4/\MEM_reg[7][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  79.048/*        0.582/*         UART_TX/DUT2/\REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  79.049/*        0.582/*         UART_TX/DUT2/\REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  79.049/*        0.582/*         UART_TX/DUT2/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  79.050/*        0.582/*         UART_TX/DUT2/\REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  79.050/*        0.582/*         UART_TX/DUT0/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  79.052/*        0.582/*         UART_TX/DUT2/\REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  79.063/*        0.594/*         CLK_DIV_1/\counter_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  79.063/*        0.594/*         CLK_DIV_1/\counter_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */79.466        */0.615         UART_RX/DUT6/\p_data_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */79.473        */0.600         UART_RX/DUT6/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  79.476/*        0.598/*         UART_RX/DUT6/\p_data_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */79.477        */0.598         UART_RX/DUT6/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */79.480        */0.598         UART_RX/DUT6/\p_data_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.762  */79.481        */0.598         UART_RX/DUT2/sample_2_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */79.482        */0.598         UART_RX/DUT6/\p_data_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */79.483        */0.598         UART_RX/DUT2/sample_3_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */79.483        */0.598         UART_RX/DUT6/\p_data_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */79.483        */0.598         UART_RX/DUT3/par_bit_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */79.483        */0.598         UART_RX/DUT6/\p_data_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */79.484        */0.598         UART_RX/DUT0/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */79.485        */0.598         UART_RX/DUT6/\p_data_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.806  79.487/*        0.610/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.806  79.489/*        0.610/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.806  79.489/*        0.610/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.795  */79.489        */0.614         UART_TX/DUT0/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.796  */79.489        */0.614         UART_TX/DUT0/\REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.795  */79.489        */0.614         UART_TX/DUT0/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.795  */79.489        */0.614         UART_TX/DUT0/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.797  */79.489        */0.614         UART_TX/DUT0/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */79.490        */0.598         UART_RX/DUT6/\p_data_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.810  79.496/*        0.604/*         Reg_file/\REG_reg[2][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.811  79.496/*        0.604/*         Reg_file/\REG_reg[2][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.811  */79.506        */0.595         UART_TX/DUT2/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.815  */79.508        */0.596         UART_TX/DUT0/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.815  */79.508        */0.596         UART_TX/DUT0/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.815  */79.508        */0.596         UART_TX/DUT1/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.814  */79.508        */0.596         UART_TX/DUT0/\REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.814  */79.508        */0.595         UART_TX/DUT2/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.815  */79.508        */0.596         UART_TX/DUT0/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.814  */79.510        */0.595         UART_TX/DUT2/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.802  */79.511        */0.611         FIFO/DUT3/\RD_PTR_binary_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  79.512/*        0.608/*         SYS_CTRL/\ADDRESS_REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.808  79.512/*        0.609/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.807  79.512/*        0.609/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.808  79.512/*        0.609/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.808  79.512/*        0.609/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.807  79.513/*        0.609/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.803  */79.513        */0.610         FIFO/DUT3/\RD_ADDR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.808  79.514/*        0.609/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  79.519/*        0.579/*         Reg_file/\REG_reg[2][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  79.519/*        0.579/*         Reg_file/\REG_reg[2][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  79.520/*        0.579/*         Reg_file/\REG_reg[2][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  79.520/*        0.579/*         Reg_file/\REG_reg[2][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  79.520/*        0.579/*         Reg_file/\RD_DATA_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  79.520/*        0.579/*         Reg_file/\REG_reg[3][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  79.520/*        0.579/*         Reg_file/\REG_reg[3][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.813  */79.522        */0.591         PULSE_GEN/FLOP_IN_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  79.526/*        0.577/*         Reg_file/\REG_reg[2][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */79.527        */0.593         FIFO/DUT3/\RD_PTR_binary_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  */79.528        */0.593         FIFO/DUT3/\RD_PTR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  */79.529        */0.592         FIFO/DUT3/\RD_ADDR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  */79.529        */0.593         FIFO/DUT3/\RD_PTR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */79.530        */0.593         FIFO/DUT3/\RD_PTR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */79.530        */0.593         FIFO/DUT3/\RD_PTR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */79.530        */0.593         FIFO/DUT3/\RD_PTR_binary_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */79.530        */0.593         FIFO/DUT3/\RD_PTR_binary_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  79.531/*        0.606/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */79.531        */0.593         FIFO/DUT3/\RD_PTR_binary_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  79.531/*        0.606/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */79.531        */0.592         FIFO/DUT3/\RD_ADDR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  79.532/*        0.606/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  79.533/*        0.607/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  79.533/*        0.606/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  79.534/*        0.606/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */79.537        */0.591         FIFO/DUT3/\RD_ADDR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */79.540        */0.590         FIFO/DUT0/\SYNC_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  79.540/*        0.577/*         Reg_file/\REG_reg[12][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.541/*        0.577/*         Reg_file/\REG_reg[13][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.541/*        0.577/*         Reg_file/\REG_reg[15][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.541/*        0.577/*         Reg_file/\REG_reg[3][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.541/*        0.577/*         Reg_file/\REG_reg[12][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.542/*        0.577/*         Reg_file/\REG_reg[3][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  79.542/*        0.578/*         Reg_file/\REG_reg[15][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  79.542/*        0.578/*         Reg_file/\REG_reg[12][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */79.542        */0.590         FIFO/DUT0/\SYNC_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  79.543/*        0.577/*         Reg_file/\REG_reg[15][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  79.543/*        0.578/*         Reg_file/\RD_DATA_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  79.543/*        0.578/*         Reg_file/\RD_DATA_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.543/*        0.577/*         Reg_file/\REG_reg[14][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */79.543        */0.589         FIFO/DUT0/\SYNC_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  79.543/*        0.607/*         SYS_CTRL/\ADDRESS_REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.857  79.543/*        0.576/*         Reg_file/RD_DATA_VALID_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  79.544/*        0.575/*         Reg_file/\REG_reg[14][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  79.544/*        0.576/*         Reg_file/\RD_DATA_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  79.544/*        0.576/*         Reg_file/\RD_DATA_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  79.544/*        0.576/*         Reg_file/\RD_DATA_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  79.544/*        0.576/*         Reg_file/\RD_DATA_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.545/*        0.577/*         Reg_file/\REG_reg[13][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  79.545/*        0.576/*         Reg_file/\RD_DATA_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  79.545/*        0.577/*         Reg_file/\REG_reg[13][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.545/*        0.577/*         Reg_file/\REG_reg[12][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.546/*        0.577/*         Reg_file/\REG_reg[13][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.546/*        0.577/*         Reg_file/\REG_reg[14][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.546/*        0.577/*         Reg_file/\REG_reg[13][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.546/*        0.577/*         Reg_file/\REG_reg[12][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.546/*        0.577/*         Reg_file/\REG_reg[15][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.546/*        0.577/*         Reg_file/\REG_reg[15][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.546/*        0.577/*         Reg_file/\REG_reg[13][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.546/*        0.577/*         Reg_file/\REG_reg[13][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.546/*        0.577/*         Reg_file/\REG_reg[12][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.547/*        0.577/*         Reg_file/\REG_reg[13][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.547/*        0.577/*         Reg_file/\REG_reg[12][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  79.549/*        0.577/*         Reg_file/\REG_reg[15][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  79.549/*        0.577/*         FIFO/DUT2/\WR_PTR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  79.549/*        0.577/*         FIFO/DUT2/\WR_PTR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  79.549/*        0.577/*         FIFO/DUT2/\WR_PTR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  79.550/*        0.579/*         Reg_file/\REG_reg[4][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  79.550/*        0.578/*         Reg_file/\REG_reg[12][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  79.551/*        0.577/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  79.551/*        0.577/*         RST_SYNC_1/SYNC_RST_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  79.551/*        0.577/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  79.551/*        0.576/*         Reg_file/\REG_reg[14][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */79.551        */0.587         PULSE_GEN/FLOP_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  79.552/*        0.607/*         SYS_CTRL/\ADDRESS_REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */79.553        */0.579         FIFO/DUT1/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  79.553/*        0.603/*         CLK_DIV_2/\counter_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  79.553/*        0.603/*         CLK_DIV_2/\counter_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  79.553/*        0.603/*         CLK_DIV_2/\counter_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  79.553/*        0.603/*         CLK_DIV_2/\counter_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */79.553        */0.579         FIFO/DUT1/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  79.553/*        0.607/*         SYS_CTRL/\ADDRESS_REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  79.553/*        0.603/*         CLK_DIV_2/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  79.554/*        0.603/*         CLK_DIV_2/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  79.554/*        0.603/*         CLK_DIV_2/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  79.554/*        0.603/*         CLK_DIV_2/flag_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  79.555/*        0.603/*         RST_SYNC_2/SYNC_RST_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  79.555/*        0.573/*         RST_SYNC_1/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  79.556/*        0.577/*         Reg_file/\REG_reg[6][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */79.557        */0.586         FIFO/DUT0/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */79.558        */0.577         DATA_SYNC/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  */79.559        */0.585         FIFO/DUT0/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  79.562/*        0.603/*         CLK_DIV_2/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  79.563/*        0.576/*         DATA_SYNC/\SYNC_BUS_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */79.564        */0.585         FIFO/DUT0/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */79.564        */0.585         FIFO/DUT0/\SYNC_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  79.565/*        0.576/*         SYS_CTRL/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.857  79.565/*        0.575/*         SYS_CTRL/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  79.565/*        0.603/*         RST_SYNC_2/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  */79.566        */0.576         DATA_SYNC/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  */79.566        */0.576         DATA_SYNC/\SYNC_BUS_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  79.567/*        0.597/*         RST_SYNC_2/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.567/*        0.576/*         DATA_SYNC/\SYNC_BUS_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.855  79.567/*        0.576/*         DATA_SYNC/\SYNC_BUS_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */79.568        */0.576         DATA_SYNC/\SYNC_BUS_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  79.569/*        0.576/*         RST_SYNC_1/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */79.569        */0.602         CLK_DIV_1/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */79.569        */0.602         CLK_DIV_1/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */79.569        */0.602         CLK_DIV_1/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */79.569        */0.602         CLK_DIV_1/\counter_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */79.569        */0.602         CLK_DIV_1/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.569/*        0.576/*         DATA_SYNC/\SYNC_BUS_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  79.569/*        0.576/*         DATA_SYNC/PULSE_GEN_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  79.569/*        0.599/*         Reg_file/\REG_reg[3][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */79.569        */0.602         CLK_DIV_1/\counter_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */79.569        */0.602         CLK_DIV_1/flag_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  79.570/*        0.576/*         DATA_SYNC/EN_PULSE_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */79.570        */0.575         DATA_SYNC/\SYNC_BUS_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */79.570        */0.585         FIFO/DUT0/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */79.571        */0.573         FIFO/DUT2/\WR_ADDR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */79.571        */0.573         FIFO/DUT2/\WR_PTR_binary_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.855  */79.572        */0.575         DATA_SYNC/\SYNC_BUS_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */79.572        */0.573         FIFO/DUT2/\WR_PTR_binary_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */79.575        */0.592         SYS_CTRL/\ALU_OUT_REG_reg[15] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */79.575        */0.573         FIFO/DUT2/\WR_ADDR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */79.579        */0.573         DATA_SYNC/SYNC_BUS_EN_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */79.579        */0.588         FIFO/DUT2/\WR_PTR_binary_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  */79.580        */0.573         FIFO/DUT2/\WR_ADDR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */79.580        */0.572         FIFO/DUT2/\WR_ADDR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  79.582/*        0.618/*         FIFO/DUT4/\MEM_reg[0][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  79.582/*        0.618/*         FIFO/DUT4/\MEM_reg[2][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.844  */79.584        */0.571         FIFO/DUT1/\SYNC_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  */79.587        */0.574         SYS_CTRL/\current_state_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */79.588        */0.571         FIFO/DUT1/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */79.588        */0.571         FIFO/DUT1/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */79.588        */0.571         FIFO/DUT1/\SYNC_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */79.588        */0.571         FIFO/DUT1/\SYNC_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  */79.588        */0.574         SYS_CTRL/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  79.589/*        0.575/*         Reg_file/\REG_reg[3][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  79.590/*        0.575/*         Reg_file/\REG_reg[3][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */79.590        */0.571         FIFO/DUT1/\SYNC_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */79.592        */0.571         FIFO/DUT2/\WR_PTR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  79.592/*        0.575/*         Reg_file/\REG_reg[3][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  79.593/*        0.575/*         Reg_file/\REG_reg[14][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  79.593/*        0.575/*         Reg_file/\REG_reg[15][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  79.593/*        0.575/*         Reg_file/\REG_reg[14][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  79.593/*        0.575/*         Reg_file/\REG_reg[15][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  79.593/*        0.614/*         FIFO/DUT4/\MEM_reg[7][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  79.593/*        0.614/*         FIFO/DUT4/\MEM_reg[4][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  79.593/*        0.614/*         FIFO/DUT4/\MEM_reg[4][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  79.593/*        0.614/*         FIFO/DUT4/\MEM_reg[5][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  79.593/*        0.614/*         FIFO/DUT4/\MEM_reg[5][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.802  79.593/*        0.618/*         FIFO/DUT4/\MEM_reg[3][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  79.594/*        0.614/*         FIFO/DUT4/\MEM_reg[6][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  79.595/*        0.614/*         FIFO/DUT4/\MEM_reg[7][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  79.595/*        0.614/*         FIFO/DUT4/\MEM_reg[7][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  79.595/*        0.614/*         FIFO/DUT4/\MEM_reg[6][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  79.595/*        0.614/*         FIFO/DUT4/\MEM_reg[7][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  79.595/*        0.615/*         FIFO/DUT4/\MEM_reg[4][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  79.596/*        0.615/*         FIFO/DUT4/\MEM_reg[4][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.812  79.596/*        0.616/*         FIFO/DUT4/\MEM_reg[4][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.811  79.597/*        0.616/*         FIFO/DUT4/\MEM_reg[7][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  79.598/*        0.614/*         FIFO/DUT4/\MEM_reg[6][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  79.598/*        0.614/*         FIFO/DUT4/\MEM_reg[4][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  79.598/*        0.614/*         FIFO/DUT4/\MEM_reg[4][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  79.598/*        0.614/*         FIFO/DUT4/\MEM_reg[5][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  79.599/*        0.615/*         FIFO/DUT4/\MEM_reg[6][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.814  79.599/*        0.616/*         FIFO/DUT4/\MEM_reg[7][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  79.601/*        0.614/*         FIFO/DUT4/\MEM_reg[4][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.815  79.601/*        0.615/*         FIFO/DUT4/\MEM_reg[6][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  79.601/*        0.614/*         FIFO/DUT4/\MEM_reg[6][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  79.601/*        0.614/*         FIFO/DUT4/\MEM_reg[5][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  79.602/*        0.614/*         FIFO/DUT4/\MEM_reg[0][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  79.602/*        0.614/*         FIFO/DUT4/\MEM_reg[1][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  79.602/*        0.614/*         FIFO/DUT4/\MEM_reg[1][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  79.602/*        0.614/*         FIFO/DUT4/\MEM_reg[2][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  79.602/*        0.614/*         FIFO/DUT4/\MEM_reg[3][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  79.602/*        0.614/*         FIFO/DUT4/\MEM_reg[3][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  79.602/*        0.614/*         FIFO/DUT4/\MEM_reg[1][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.814  79.602/*        0.616/*         FIFO/DUT4/\MEM_reg[7][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  79.602/*        0.614/*         FIFO/DUT4/\MEM_reg[2][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.803  79.603/*        0.617/*         FIFO/DUT4/\MEM_reg[3][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  79.603/*        0.615/*         FIFO/DUT4/\MEM_reg[5][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  79.603/*        0.614/*         FIFO/DUT4/\MEM_reg[5][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  79.604/*        0.614/*         FIFO/DUT4/\MEM_reg[0][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  79.604/*        0.614/*         FIFO/DUT4/\MEM_reg[0][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  79.604/*        0.614/*         FIFO/DUT4/\MEM_reg[0][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  79.605/*        0.614/*         FIFO/DUT4/\MEM_reg[2][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.803  79.605/*        0.617/*         FIFO/DUT4/\MEM_reg[0][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  79.605/*        0.614/*         FIFO/DUT4/\MEM_reg[1][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  79.605/*        0.614/*         FIFO/DUT4/\MEM_reg[3][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.802  79.606/*        0.617/*         FIFO/DUT4/\MEM_reg[0][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  79.607/*        0.614/*         FIFO/DUT4/\MEM_reg[2][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  79.607/*        0.614/*         FIFO/DUT4/\MEM_reg[3][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  79.607/*        0.614/*         FIFO/DUT4/\MEM_reg[3][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  79.607/*        0.614/*         FIFO/DUT4/\MEM_reg[1][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  79.607/*        0.614/*         FIFO/DUT4/\MEM_reg[2][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  79.608/*        0.613/*         FIFO/DUT4/\MEM_reg[1][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  79.608/*        0.613/*         FIFO/DUT4/\MEM_reg[2][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  79.608/*        0.613/*         FIFO/DUT4/\MEM_reg[1][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  79.608/*        0.613/*         FIFO/DUT4/\MEM_reg[1][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  79.608/*        0.613/*         FIFO/DUT4/\MEM_reg[3][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  79.608/*        0.617/*         FIFO/DUT4/\MEM_reg[0][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  79.610/*        0.614/*         FIFO/DUT4/\MEM_reg[2][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  79.612/*        0.604/*         FIFO/DUT4/\MEM_reg[5][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */80.793        */0.551         FIFO/DUT4/\MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.922  */80.857        */0.490         Reg_file/\REG_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */80.908        */0.482         Reg_file/\REG_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.064  */94.043        */0.343         CLK_DIV_1/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.065  */94.663        */0.342         CLK_DIV_2/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */94.776        */0.409         CLK_DIV_1/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */94.785        */0.408         CLK_DIV_1/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */94.786        */0.408         CLK_DIV_1/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */94.805        */0.405         CLK_DIV_1/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */94.808        */0.404         CLK_DIV_1/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */94.809        */0.404         CLK_DIV_1/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */94.809        */0.404         CLK_DIV_1/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */94.810        */0.404         CLK_DIV_1/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.958  */94.898        */0.405         UART_RX/DUT6/\p_data_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.961  */94.901        */0.401         UART_RX/DUT6/\p_data_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.961  */94.946        */0.401         UART_RX/DUT6/\p_data_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.962  */94.963        */0.401         UART_RX/DUT6/\p_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.963  */94.967        */0.399         UART_RX/DUT6/\p_data_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.963  */94.972        */0.399         UART_RX/DUT6/\p_data_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.961  */94.974        */0.401         UART_RX/DUT6/\p_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.960  */95.123        */0.405         UART_RX/DUT6/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.044  */95.164        */0.398         CLK_DIV_1/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.971  */95.187        */0.391         UART_RX/DUT6/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.057  */95.197        */0.378         Reg_file/\RD_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */95.204        */0.381         Reg_file/\RD_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.057  */95.214        */0.378         Reg_file/\RD_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */95.242        */0.382         Reg_file/\RD_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.034  */95.252        */0.381         Reg_file/\RD_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.057  */95.278        */0.377         Reg_file/\RD_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.056  */95.292        */0.378         Reg_file/\RD_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.054  */95.304        */0.380         Reg_file/\RD_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.084  95.367/*        0.281/*         UART_RX/DUT6/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.035  */95.387        */0.409         CLK_DIV_2/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */95.403        */0.406         CLK_DIV_2/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.037  */95.404        */0.406         CLK_DIV_2/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.038  */95.407        */0.406         CLK_DIV_2/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */95.412        */0.405         CLK_DIV_2/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */95.413        */0.405         CLK_DIV_2/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */95.414        */0.405         CLK_DIV_2/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */95.417        */0.404         CLK_DIV_2/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.965  */95.553        */0.400         UART_RX/DUT6/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.967  */95.555        */0.398         UART_RX/DUT3/par_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.969  */95.559        */0.395         UART_RX/DUT4/str_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.082  95.623/*        0.281/*         UART_RX/DUT0/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */95.640        */0.419         UART_RX/DUT6/\p_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  95.705/*        0.332/*         UART_RX/DUT0/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.974  */95.739        */0.391         UART_RX/DUT1/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.960  */95.747        */0.404         UART_RX/DUT1/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.973  */95.753        */0.390         UART_RX/DUT1/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.962  */95.755        */0.402         UART_RX/DUT5/stp_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.044  */95.760        */0.399         CLK_DIV_2/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.963  */95.769        */0.400         UART_RX/DUT1/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.964  */95.770        */0.400         UART_RX/DUT1/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.964  */95.771        */0.400         UART_RX/DUT1/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.964  */95.772        */0.400         UART_RX/DUT1/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.067  95.796/*        0.297/*         UART_RX/DUT0/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.126  95.892/*        0.299/*         DATA_SYNC/\stages_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.083  95.894/*        0.281/*         UART_RX/DUT1/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.034  */95.936        */0.394         Reg_file/\REG_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */95.958        */0.390         Reg_file/\REG_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */95.964        */0.388         Reg_file/\REG_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.048  */95.968        */0.387         Reg_file/\REG_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.037  */95.968        */0.393         Reg_file/\REG_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */95.969        */0.390         Reg_file/\REG_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.035  */95.969        */0.391         Reg_file/\REG_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.045  */95.972        */0.386         Reg_file/\REG_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.044  */95.973        */0.388         Reg_file/\REG_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */95.973        */0.387         Reg_file/\REG_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */95.974        */0.392         Reg_file/\REG_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.049  */95.975        */0.386         Reg_file/\REG_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */95.975        */0.388         Reg_file/\REG_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.047  */95.976        */0.384         Reg_file/\REG_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.030  */95.976        */0.388         Reg_file/\REG_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.052  */95.979        */0.384         Reg_file/\REG_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */95.980        */0.394         Reg_file/\REG_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.044  */95.981        */0.390         Reg_file/\REG_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */95.981        */0.389         Reg_file/\REG_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */95.982        */0.387         Reg_file/\REG_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */95.983        */0.388         Reg_file/\REG_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.029  */95.984        */0.389         Reg_file/\REG_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */95.986        */0.387         Reg_file/\REG_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.045  */95.987        */0.388         Reg_file/\REG_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.029  */95.988        */0.389         Reg_file/\REG_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.035  */95.989        */0.391         Reg_file/\REG_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.047  */95.989        */0.387         Reg_file/\REG_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.050  */95.990        */0.386         Reg_file/\REG_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */95.991        */0.390         Reg_file/\REG_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.045  */95.993        */0.387         Reg_file/\REG_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.046  */95.993        */0.386         Reg_file/\REG_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.034  */95.993        */0.392         Reg_file/\REG_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.045  */95.994        */0.385         Reg_file/\REG_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.049  */95.994        */0.386         Reg_file/\REG_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.048  */95.994        */0.387         Reg_file/\REG_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.037  */95.995        */0.389         Reg_file/\REG_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.047  */95.996        */0.387         Reg_file/\REG_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.047  */95.997        */0.385         Reg_file/\REG_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.044  */95.997        */0.389         Reg_file/\REG_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.049  */95.999        */0.385         Reg_file/\REG_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */96.000        */0.390         Reg_file/\REG_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */96.000        */0.385         Reg_file/\REG_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.044  */96.002        */0.388         Reg_file/\REG_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */96.003        */0.386         Reg_file/\REG_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.044  */96.007        */0.387         Reg_file/\REG_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */96.009        */0.390         Reg_file/\REG_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */96.010        */0.391         Reg_file/\REG_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */96.013        */0.391         Reg_file/\REG_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.046  */96.013        */0.387         Reg_file/\REG_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */96.015        */0.390         Reg_file/\REG_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.046  */96.016        */0.387         Reg_file/\REG_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */96.016        */0.389         Reg_file/\REG_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.048  */96.019        */0.386         Reg_file/\REG_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.045  */96.024        */0.386         Reg_file/\REG_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */96.026        */0.387         Reg_file/\REG_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.044  */96.030        */0.387         Reg_file/\REG_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.045  */96.030        */0.386         Reg_file/\REG_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */96.031        */0.387         Reg_file/\REG_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.048  */96.032        */0.383         Reg_file/\REG_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */96.032        */0.387         Reg_file/\REG_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.044  */96.033        */0.387         Reg_file/\REG_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.046  */96.034        */0.385         Reg_file/\REG_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.044  */96.035        */0.387         Reg_file/\REG_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.048  */96.039        */0.383         Reg_file/\REG_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.035  */96.075        */0.394         Reg_file/\REG_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.038  */96.078        */0.394         Reg_file/\REG_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.941  */96.081        */0.423         UART_RX/DUT1/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */96.090        */0.388         Reg_file/\REG_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */96.092        */0.391         Reg_file/\REG_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */96.095        */0.388         Reg_file/\REG_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.046  */96.095        */0.389         Reg_file/\REG_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */96.098        */0.389         Reg_file/\REG_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */96.106        */0.386         Reg_file/\REG_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.028  */96.114        */0.408         Reg_file/\REG_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.025  */96.123        */0.388         Reg_file/\REG_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.027  */96.123        */0.386         Reg_file/\REG_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */96.132        */0.389         Reg_file/\REG_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.046  */96.139        */0.388         Reg_file/\REG_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.048  */96.139        */0.387         Reg_file/\REG_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.047  */96.142        */0.388         Reg_file/\REG_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */96.144        */0.387         Reg_file/\REG_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.037  */96.145        */0.385         Reg_file/\REG_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */96.148        */0.388         Reg_file/\REG_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.034  */96.148        */0.391         Reg_file/\REG_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */96.148        */0.387         Reg_file/\REG_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */96.148        */0.388         Reg_file/\REG_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.047  */96.149        */0.384         Reg_file/\REG_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */96.151        */0.390         Reg_file/\REG_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */96.151        */0.385         Reg_file/\REG_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */96.151        */0.386         Reg_file/\REG_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */96.152        */0.389         Reg_file/\REG_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.044  */96.154        */0.387         Reg_file/\REG_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.045  */96.155        */0.386         Reg_file/\REG_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */96.156        */0.388         Reg_file/\REG_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */96.157        */0.388         Reg_file/\REG_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.035  */96.159        */0.387         Reg_file/\REG_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */96.162        */0.386         Reg_file/\REG_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */96.270        */0.393         Reg_file/\REG_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */96.274        */0.389         Reg_file/\REG_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */96.280        */0.390         Reg_file/\REG_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */96.286        */0.388         Reg_file/\REG_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */96.291        */0.387         Reg_file/\REG_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */96.292        */0.386         Reg_file/\REG_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.007  */96.292        */0.408         Reg_file/\REG_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.047  */96.295        */0.388         Reg_file/\REG_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.005  */96.296        */0.409         Reg_file/\REG_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.049  */96.302        */0.386         Reg_file/\REG_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */96.306        */0.396         Reg_file/\REG_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.024  */96.315        */0.392         Reg_file/\REG_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */96.318        */0.392         Reg_file/\REG_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.022  */96.319        */0.390         Reg_file/\REG_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.026  */96.326        */0.390         Reg_file/\REG_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.028  */96.327        */0.387         Reg_file/\REG_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.028  */96.329        */0.388         Reg_file/\REG_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */96.329        */0.390         Reg_file/\REG_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.045  */96.336        */0.390         Reg_file/\REG_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.037  */96.337        */0.387         Reg_file/\REG_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */96.337        */0.387         Reg_file/\REG_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.048  */96.342        */0.386         Reg_file/\REG_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */96.344        */0.386         Reg_file/\REG_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.049  */96.349        */0.386         Reg_file/\REG_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */96.365        */0.394         Reg_file/\REG_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */96.372        */0.389         Reg_file/\REG_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */96.374        */0.391         Reg_file/\REG_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */96.375        */0.390         Reg_file/\REG_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */96.375        */0.393         Reg_file/\REG_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */96.376        */0.392         Reg_file/\REG_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */96.378        */0.391         Reg_file/\REG_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */96.382        */0.390         Reg_file/\REG_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.091  */96.481        */0.328         FIFO/DUT4/\MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.111  */96.490        */0.326         FIFO/DUT4/\MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.109  */96.491        */0.326         FIFO/DUT4/\MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.109  */96.492        */0.326         FIFO/DUT4/\MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.092  */96.497        */0.327         FIFO/DUT4/\MEM_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.110  */96.498        */0.325         FIFO/DUT4/\MEM_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.112  */96.500        */0.324         FIFO/DUT4/\MEM_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.113  */96.500        */0.324         FIFO/DUT4/\MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.113  */96.501        */0.324         FIFO/DUT4/\MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.094  */96.504        */0.325         FIFO/DUT4/\MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.094  */96.507        */0.325         FIFO/DUT4/\MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.094  */96.508        */0.326         FIFO/DUT4/\MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.108  */96.508        */0.328         FIFO/DUT4/\MEM_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.112  */96.513        */0.324         FIFO/DUT4/\MEM_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.111  */96.513        */0.324         FIFO/DUT4/\MEM_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.109  */96.515        */0.326         FIFO/DUT4/\MEM_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.112  */96.517        */0.326         FIFO/DUT4/\MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.112  */96.520        */0.325         FIFO/DUT4/\MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.114  */96.522        */0.322         FIFO/DUT4/\MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.110  */96.523        */0.325         FIFO/DUT4/\MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.111  */96.523        */0.325         FIFO/DUT4/\MEM_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.091  */96.524        */0.329         FIFO/DUT4/\MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.111  */96.526        */0.324         FIFO/DUT4/\MEM_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.114  */96.528        */0.324         FIFO/DUT4/\MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.116  */96.528        */0.321         FIFO/DUT4/\MEM_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.093  */96.535        */0.327         FIFO/DUT4/\MEM_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.110  */96.542        */0.326         FIFO/DUT4/\MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.112  */96.545        */0.325         FIFO/DUT4/\MEM_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.112  */96.551        */0.324         FIFO/DUT4/\MEM_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.113  */96.552        */0.324         FIFO/DUT4/\MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.111  */96.554        */0.324         FIFO/DUT4/\MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.114  */96.557        */0.323         FIFO/DUT4/\MEM_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.102  */96.612        */0.332         FIFO/DUT4/\MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.101  */96.627        */0.328         FIFO/DUT4/\MEM_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.107  */96.631        */0.327         FIFO/DUT4/\MEM_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.107  */96.635        */0.327         FIFO/DUT4/\MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.100  */96.636        */0.327         FIFO/DUT4/\MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.103  */96.637        */0.326         FIFO/DUT4/\MEM_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.108  */96.638        */0.325         FIFO/DUT4/\MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.104  */96.639        */0.326         FIFO/DUT4/\MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.106  */96.639        */0.327         FIFO/DUT4/\MEM_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.103  */96.639        */0.327         FIFO/DUT4/\MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.109  */96.640        */0.325         FIFO/DUT4/\MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.108  */96.644        */0.326         FIFO/DUT4/\MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.102  */96.645        */0.326         FIFO/DUT4/\MEM_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.110  */96.646        */0.324         FIFO/DUT4/\MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.102  */96.647        */0.328         FIFO/DUT4/\MEM_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.105  */96.647        */0.328         FIFO/DUT4/\MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.108  */96.648        */0.325         FIFO/DUT4/\MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.107  */96.648        */0.326         FIFO/DUT4/\MEM_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.109  */96.649        */0.325         FIFO/DUT4/\MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.110  */96.649        */0.324         FIFO/DUT4/\MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.108  */96.650        */0.325         FIFO/DUT4/\MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.113  */96.650        */0.324         FIFO/DUT4/\MEM_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.107  */96.650        */0.327         FIFO/DUT4/\MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.109  */96.651        */0.325         FIFO/DUT4/\MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.037  */96.652        */0.376         FIFO/DUT2/\WR_ADDR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.107  */96.652        */0.327         FIFO/DUT4/\MEM_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.958  */96.654        */0.405         UART_RX/DUT2/sample_1_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.113  */96.656        */0.319         FIFO/DUT4/\MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.113  */96.657        */0.324         FIFO/DUT4/\MEM_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.104  */96.657        */0.326         FIFO/DUT4/\MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.107  */96.657        */0.326         FIFO/DUT4/\MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.113  */96.658        */0.324         FIFO/DUT4/\MEM_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.108  */96.661        */0.325         FIFO/DUT4/\MEM_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.105  */96.662        */0.325         FIFO/DUT4/\MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.955  */96.691        */0.405         UART_RX/DUT2/sample_2_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.960  */96.711        */0.401         UART_RX/DUT2/sample_3_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.048  */96.889        */0.374         FIFO/DUT2/\WR_ADDR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */96.910        */0.378         FIFO/DUT2/\WR_ADDR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.996  */97.036        */0.414         UART_TX/DUT0/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.046  */97.039        */0.375         FIFO/DUT2/\WR_ADDR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.014  */97.093        */0.395         UART_TX/DUT0/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.015  */97.095        */0.395         UART_TX/DUT0/\REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.016  */97.130        */0.394         UART_TX/DUT0/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.180  97.167/*        0.252/*         SYS_CTRL/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.019  */97.185        */0.387         UART_TX/DUT2/\REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.006  */97.186        */0.409         FIFO/DUT2/\WR_PTR_binary_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.031  */97.190        */0.383         FIFO/DUT2/\WR_PTR_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.018  */97.200        */0.388         UART_TX/DUT2/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */97.201        */0.381         FIFO/DUT2/\WR_PTR_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.020  */97.207        */0.387         UART_TX/DUT2/\REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.035  */97.213        */0.379         FIFO/DUT2/\WR_PTR_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.027  */97.216        */0.387         FIFO/DUT3/\RD_ADDR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.019  */97.217        */0.388         UART_TX/DUT2/\REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.018  */97.223        */0.388         UART_TX/DUT2/\REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.022  */97.223        */0.387         UART_TX/DUT2/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.019  */97.225        */0.389         UART_TX/DUT2/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.022  */97.235        */0.387         UART_TX/DUT2/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.999  */97.237        */0.414         FIFO/DUT3/\RD_ADDR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.989  */97.237        */0.421         UART_TX/DUT0/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.986  */97.237        */0.423         UART_TX/DUT0/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.987  */97.238        */0.423         UART_TX/DUT0/\REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.988  */97.244        */0.422         UART_TX/DUT0/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.035  */97.250        */0.379         FIFO/DUT2/\WR_PTR_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.991  */97.252        */0.418         UART_TX/DUT0/\REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.990  */97.254        */0.420         UART_TX/DUT0/\REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.163  97.299/*        0.268/*         SYS_CTRL/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.017  */97.301        */0.394         UART_TX/DUT0/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.016  */97.344        */0.397         FIFO/DUT3/\RD_PTR_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.020  */97.369        */0.394         FIFO/DUT3/\RD_PTR_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.020  */97.369        */0.393         FIFO/DUT3/\RD_PTR_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.024  */97.380        */0.387         FIFO/DUT3/\RD_ADDR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.016  */97.471        */0.395         UART_TX/DUT0/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.179  97.473/*        0.252/*         SYS_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.986  */97.489        */0.426         FIFO/DUT3/\RD_PTR_binary_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.061  */97.505        */0.372         Reg_file/RD_DATA_VALID_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.996  */97.536        */0.421         SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.996  */97.539        */0.420         SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.020  */97.548        */0.393         FIFO/DUT3/\RD_PTR_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.998  */97.550        */0.418         SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */97.557        */0.417         SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.001  */97.562        */0.416         SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.001  */97.565        */0.416         SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.024  */97.566        */0.387         FIFO/DUT3/\RD_ADDR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.001  */97.567        */0.416         SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.001  */97.571        */0.415         SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.018  */97.571        */0.415         SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.017  */97.572        */0.416         SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.002  */97.573        */0.415         SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.018  */97.575        */0.415         SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.019  */97.581        */0.414         SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.019  */97.586        */0.413         SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.022  */97.598        */0.411         SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.022  */97.600        */0.411         SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */97.637        */0.559         PULSE_GEN/FLOP_IN_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.135  97.646/*        0.298/*         SYS_CTRL/\ADDRESS_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.025  */97.655        */0.386         UART_TX/DUT1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.143  97.687/*        0.289/*         SYS_CTRL/\ADDRESS_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.018  */97.713        */0.413         SYS_CTRL/\ADDRESS_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.020  */97.718        */0.412         SYS_CTRL/\ADDRESS_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.014  */97.759        */0.397         UART_TX/DUT0/SER_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.021  */97.793        */0.387         UART_TX/DUT2/PAR_BIT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.942   */97.794        */0.464         CLK_DIV_1/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.943   */97.796        */0.464         CLK_DIV_2/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.938  */97.798        */0.423         UART_RX/DUT3/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.016  */97.824        */0.395         UART_TX/DUT1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.147  98.021/*        0.264/*         UART_TX/DUT1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.194  98.134/*        0.238/*         SYS_CTRL/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.989  */98.240        */0.416         UART_TX/DUT3/TX_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.047  */98.307        */0.381         DATA_SYNC/\SYNC_BUS_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.050  */98.309        */0.380         DATA_SYNC/\SYNC_BUS_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.046  */98.316        */0.380         DATA_SYNC/\SYNC_BUS_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.048  */98.318        */0.379         DATA_SYNC/\SYNC_BUS_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.049  */98.319        */0.379         DATA_SYNC/\SYNC_BUS_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.051  */98.320        */0.379         DATA_SYNC/\SYNC_BUS_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.051  */98.322        */0.378         DATA_SYNC/\SYNC_BUS_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.051  */98.324        */0.378         DATA_SYNC/\SYNC_BUS_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.784  */98.386        */0.630         FIFO/DUT3/\RD_ADDR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */98.416        */0.601         UART_RX/DUT6/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.030  */98.494        */0.385         FIFO/DUT2/\WR_PTR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.030  */98.525        */0.385         FIFO/DUT2/\WR_PTR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.018  */98.530        */0.395         FIFO/DUT3/\RD_PTR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.015  */98.539        */0.396         FIFO/DUT3/\RD_PTR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.038  */98.540        */0.383         FIFO/DUT2/\WR_PTR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */98.541        */0.382         FIFO/DUT2/\WR_PTR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.930  */98.542        */0.502         SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.018  */98.544        */0.396         FIFO/DUT3/\RD_PTR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.018  */98.548        */0.395         FIFO/DUT3/\RD_PTR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.811  */98.561        */0.553         UART_RX/DUT4/str_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */98.571        */0.551         Reg_file/\REG_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.897  */98.573        */0.537         Reg_file/\REG_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.573        */0.535         Reg_file/\REG_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.577        */0.534         Reg_file/\REG_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.899  */98.579        */0.535         Reg_file/\REG_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.899  */98.580        */0.535         Reg_file/\REG_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.581        */0.533         Reg_file/\REG_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */98.589        */0.535         Reg_file/\REG_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */98.591        */0.532         Reg_file/\REG_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.060  */98.604        */0.370         DATA_SYNC/EN_PULSE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */98.607        */0.529         Reg_file/\REG_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */98.607        */0.530         Reg_file/\REG_reg[2][6] /SI    1
@(R)->SCAN_CLK(R)	101.078  98.608/*        0.348/*         Reg_file/\REG_reg[0][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.876  */98.609        */0.539         Reg_file/\REG_reg[2][0] /SI    1
@(R)->SCAN_CLK(R)	101.079  98.609/*        0.348/*         Reg_file/\REG_reg[0][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.896  */98.609        */0.530         Reg_file/\REG_reg[0][1] /SI    1
@(R)->SCAN_CLK(R)	101.081  98.611/*        0.347/*         Reg_file/\REG_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	101.084  98.611/*        0.347/*         Reg_file/\REG_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	101.082  98.612/*        0.347/*         Reg_file/\REG_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	101.083  98.613/*        0.347/*         Reg_file/\REG_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	101.084  98.615/*        0.347/*         Reg_file/\REG_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	101.087  98.616/*        0.346/*         Reg_file/\REG_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	101.087  98.616/*        0.346/*         Reg_file/\REG_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	101.087  98.616/*        0.346/*         Reg_file/\REG_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	101.087  98.616/*        0.346/*         Reg_file/\REG_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	101.085  98.616/*        0.346/*         Reg_file/\REG_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	101.087  98.616/*        0.346/*         Reg_file/\REG_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	101.089  98.616/*        0.346/*         Reg_file/\REG_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	101.089  98.616/*        0.346/*         Reg_file/\REG_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	101.087  98.616/*        0.346/*         Reg_file/\REG_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	101.089  98.616/*        0.346/*         Reg_file/\REG_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	101.087  98.616/*        0.346/*         Reg_file/\REG_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	101.089  98.616/*        0.346/*         Reg_file/\REG_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	101.088  98.616/*        0.346/*         Reg_file/\REG_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	101.089  98.616/*        0.346/*         Reg_file/\REG_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	101.089  98.616/*        0.346/*         Reg_file/\REG_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	101.087  98.617/*        0.346/*         Reg_file/\REG_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	101.085  98.617/*        0.347/*         Reg_file/\REG_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	101.087  98.617/*        0.346/*         Reg_file/\REG_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	101.088  98.617/*        0.346/*         Reg_file/\REG_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	101.088  98.617/*        0.346/*         Reg_file/\REG_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	101.086  98.617/*        0.346/*         Reg_file/\REG_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	101.086  98.618/*        0.346/*         Reg_file/\REG_reg[11][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */98.619        */0.526         Reg_file/\REG_reg[1][7] /SI    1
@(R)->SCAN_CLK(R)	101.086  98.620/*        0.346/*         Reg_file/\REG_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	101.086  98.621/*        0.346/*         Reg_file/\REG_reg[10][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  */98.622        */0.527         Reg_file/\REG_reg[2][5] /SI    1
@(R)->SCAN_CLK(R)	101.086  98.624/*        0.346/*         Reg_file/\REG_reg[11][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.932  */98.625        */0.496         DATA_SYNC/\SYNC_BUS_reg[0] /SI    1
@(R)->SCAN_CLK(R)	101.084  98.625/*        0.347/*         Reg_file/\REG_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	101.089  98.627/*        0.346/*         Reg_file/\REG_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	101.089  98.627/*        0.346/*         Reg_file/\REG_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	101.084  98.627/*        0.347/*         Reg_file/\REG_reg[8][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */98.628        */0.525         Reg_file/\REG_reg[1][1] /SI    1
@(R)->SCAN_CLK(R)	101.084  98.632/*        0.347/*         Reg_file/\REG_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	101.084  98.634/*        0.347/*         Reg_file/\REG_reg[5][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */98.648        */0.510         UART_RX/DUT0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.902  */98.648        */0.520         Reg_file/\REG_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.651        */0.519         Reg_file/\REG_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */98.651        */0.520         Reg_file/\REG_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.912  */98.652        */0.517         DATA_SYNC/PULSE_GEN_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.899  */98.653        */0.516         Reg_file/\REG_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  */98.654        */0.510         UART_RX/DUT1/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */98.655        */0.518         Reg_file/\REG_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.658        */0.518         Reg_file/\REG_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.912  */98.673        */0.511         Reg_file/\REG_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.680        */0.505         UART_TX/DUT0/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.905  */98.686        */0.508         Reg_file/\REG_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.831  */98.691        */0.533         UART_RX/DUT1/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.929  */98.701        */0.506         Reg_file/\REG_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.919  */98.705        */0.516         Reg_file/\REG_reg[3][5] /SI    1
@(R)->SCAN_CLK(R)	101.066  98.706/*        0.351/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.911  */98.706        */0.506         FIFO/DUT2/\WR_ADDR_reg[2] /SI    1
@(R)->SCAN_CLK(R)	101.066  98.707/*        0.351/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
@(R)->SCAN_CLK(R)	101.066  98.707/*        0.351/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.066  98.707/*        0.351/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.855  */98.708        */0.510         UART_RX/DUT6/\counter_reg[1] /SI    1
@(R)->SCAN_CLK(R)	101.066  98.709/*        0.351/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.709        */0.507         FIFO/DUT2/\WR_ADDR_reg[1] /SI    1
@(R)->SCAN_CLK(R)	101.066  98.709/*        0.351/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.066  98.710/*        0.351/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.066  98.711/*        0.351/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.066  98.712/*        0.351/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.935  */98.712        */0.500         Reg_file/\REG_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.856  */98.714        */0.509         UART_RX/DUT6/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.804  */98.717        */0.558         UART_RX/DUT6/\p_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.917  */98.720        */0.504         Reg_file/\REG_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  */98.721        */0.509         UART_RX/DUT1/\bit_count_reg[3] /SI    1
@(R)->SCAN_CLK(R)	101.076  98.722/*        0.340/*         Reg_file/\REG_reg[2][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.932  */98.723        */0.503         Reg_file/\REG_reg[3][4] /SI    1
@(R)->SCAN_CLK(R)	101.076  98.723/*        0.340/*         Reg_file/\REG_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	101.085  98.724/*        0.348/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
@(R)->SCAN_CLK(R)	101.084  98.724/*        0.348/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
@(R)->SCAN_CLK(R)	101.076  98.724/*        0.340/*         Reg_file/\REG_reg[2][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.725        */0.487         SYS_CTRL/\current_state_reg[3] /SI    1
@(R)->SCAN_CLK(R)	101.085  98.725/*        0.348/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
@(R)->SCAN_CLK(R)	101.085  98.725/*        0.348/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
@(R)->SCAN_CLK(R)	101.085  98.726/*        0.348/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
@(R)->SCAN_CLK(R)	101.085  98.726/*        0.348/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.898  */98.727        */0.512         UART_TX/DUT0/\counter_reg[3] /SI    1
@(R)->SCAN_CLK(R)	101.075  98.728/*        0.340/*         Reg_file/\REG_reg[2][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.911  */98.730        */0.500         UART_TX/DUT1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.730        */0.505         UART_RX/DUT0/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */98.731        */0.525         UART_RX/DUT1/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.732        */0.503         UART_TX/DUT0/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */98.733        */0.524         UART_RX/DUT1/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.926  */98.734        */0.505         Reg_file/\REG_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */98.735        */0.524         UART_RX/DUT2/sample_1_reg/SI    1
@(R)->SCAN_CLK(R)	101.096  98.735/*        0.337/*         SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.073  98.735/*        0.340/*         Reg_file/\REG_reg[3][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.934  */98.736        */0.509         CLK_DIV_2/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.810  */98.740        */0.554         UART_RX/DUT0/\current_state_reg[2] /SI    1
@(R)->SCAN_CLK(R)	101.074  98.740/*        0.340/*         Reg_file/\REG_reg[3][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.926  */98.740        */0.499         DATA_SYNC/\SYNC_BUS_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.933  */98.742        */0.509         CLK_DIV_1/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.931  */98.744        */0.498         DATA_SYNC/\SYNC_BUS_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.928  */98.747        */0.487         FIFO/DUT2/\WR_PTR_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.933  */98.750        */0.498         DATA_SYNC/\SYNC_BUS_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.896  */98.750        */0.512         UART_TX/DUT2/PAR_BIT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */98.752        */0.535         FIFO/DUT3/\RD_PTR_binary_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.893  */98.755        */0.522         FIFO/DUT2/\WR_PTR_binary_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.931  */98.755        */0.496         DATA_SYNC/\SYNC_BUS_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.756        */0.525         SYS_CTRL/\ADDRESS_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.935  */98.758        */0.495         DATA_SYNC/\SYNC_BUS_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.905  */98.758        */0.506         FIFO/DUT3/\RD_ADDR_reg[0] /SI    1
@(R)->SCAN_CLK(R)	101.093  98.759/*        0.338/*         Reg_file/\REG_reg[3][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.762        */0.499         FIFO/DUT3/\RD_PTR_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.763        */0.549         FIFO/DUT4/\MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */98.764        */0.522         CLK_DIV_1/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.920  */98.764        */0.522         CLK_DIV_2/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  */98.764        */0.518         UART_RX/DUT1/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.919  */98.765        */0.496         FIFO/DUT2/\WR_PTR_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.765        */0.496         UART_TX/DUT1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */98.765        */0.510         FIFO/DUT3/\RD_ADDR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */98.766        */0.522         CLK_DIV_2/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */98.767        */0.492         Reg_file/\RD_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.936  */98.770        */0.494         DATA_SYNC/\SYNC_BUS_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.930  */98.770        */0.495         DATA_SYNC/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.920  */98.771        */0.495         FIFO/DUT2/\WR_PTR_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */98.774        */0.539         UART_TX/DUT0/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.935  */98.775        */0.496         Reg_file/\REG_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  */98.775        */0.505         UART_RX/DUT1/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */98.776        */0.492         Reg_file/\RD_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.923  */98.777        */0.520         CLK_DIV_1/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */98.779        */0.515         UART_RX/DUT6/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.779        */0.507         FIFO/DUT3/\RD_PTR_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.780        */0.507         FIFO/DUT3/\RD_PTR_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */98.780        */0.492         FIFO/DUT2/\WR_ADDR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.925  */98.781        */0.490         Reg_file/\RD_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  */98.781        */0.538         UART_TX/DUT0/\REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.924  */98.782        */0.519         CLK_DIV_1/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.783        */0.501         FIFO/DUT0/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.855  */98.783        */0.509         UART_RX/DUT1/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.924  */98.784        */0.519         CLK_DIV_1/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.925  */98.784        */0.519         CLK_DIV_2/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.932  */98.785        */0.490         Reg_file/\REG_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.786        */0.554         FIFO/DUT4/\MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.925  */98.787        */0.518         CLK_DIV_2/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.925  */98.788        */0.518         CLK_DIV_1/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.925  */98.788        */0.518         CLK_DIV_2/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.923  */98.788        */0.492         FIFO/DUT2/\WR_PTR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.926  */98.790        */0.518         CLK_DIV_2/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.790        */0.489         Reg_file/\RD_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.790        */0.518         UART_TX/DUT3/TX_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.929  */98.792        */0.489         Reg_file/\REG_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.913  */98.793        */0.520         SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.938  */98.794        */0.490         DATA_SYNC/\SYNC_BUS_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */98.794        */0.513         UART_RX/DUT6/\p_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.924  */98.794        */0.491         FIFO/DUT2/\WR_PTR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.926  */98.794        */0.517         CLK_DIV_1/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.929  */98.794        */0.489         Reg_file/\REG_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.927  */98.795        */0.517         CLK_DIV_2/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.795        */0.488         Reg_file/\RD_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.930  */98.796        */0.492         Reg_file/\REG_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */98.797        */0.512         UART_RX/DUT6/\p_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.798        */0.488         Reg_file/\REG_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.898  */98.798        */0.519         SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.907  */98.799        */0.504         FIFO/DUT3/\RD_PTR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.940  */98.799        */0.489         Reg_file/\REG_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.924  */98.799        */0.491         Reg_file/\RD_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */98.800        */0.504         FIFO/DUT3/\RD_PTR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.801        */0.488         Reg_file/\REG_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */98.801        */0.511         UART_RX/DUT6/\p_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */98.801        */0.522         SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.925  */98.802        */0.490         FIFO/DUT2/\WR_PTR_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.948  */98.803        */0.487         Reg_file/\RD_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */98.803        */0.511         UART_RX/DUT6/\p_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.803        */0.488         Reg_file/\REG_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.911  */98.804        */0.500         UART_TX/DUT1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.804        */0.487         Reg_file/\REG_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */98.804        */0.487         Reg_file/\REG_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.950  */98.804        */0.481         SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.931  */98.804        */0.488         Reg_file/\REG_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */98.804        */0.488         Reg_file/\REG_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.948  */98.805        */0.487         Reg_file/\REG_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.941  */98.805        */0.488         Reg_file/\REG_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */98.805        */0.488         Reg_file/\REG_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.941  */98.805        */0.488         Reg_file/\REG_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.947  */98.805        */0.488         Reg_file/\REG_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.941  */98.806        */0.487         Reg_file/\REG_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.806        */0.503         FIFO/DUT3/\RD_PTR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.949  */98.806        */0.487         Reg_file/\REG_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.806        */0.487         Reg_file/\REG_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.896  */98.806        */0.521         SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.806        */0.487         Reg_file/\REG_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.949  */98.806        */0.486         Reg_file/\REG_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */98.806        */0.510         UART_RX/DUT6/\p_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.807        */0.487         Reg_file/\REG_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.938  */98.807        */0.488         Reg_file/\REG_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */98.807        */0.510         UART_RX/DUT6/\p_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.950  */98.807        */0.486         Reg_file/\REG_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */98.807        */0.510         UART_RX/DUT2/sample_2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.942  */98.807        */0.487         Reg_file/\REG_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.807        */0.518         SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.807        */0.487         Reg_file/\REG_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.935  */98.807        */0.487         DATA_SYNC/SYNC_BUS_EN_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.941  */98.807        */0.488         Reg_file/\REG_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.808        */0.518         SYS_CTRL/\ADDRESS_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.808        */0.487         Reg_file/\REG_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.808        */0.518         SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.938  */98.809        */0.487         Reg_file/\REG_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */98.809        */0.535         UART_TX/DUT0/\REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.809        */0.487         Reg_file/\REG_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.896  */98.809        */0.520         SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.809        */0.487         Reg_file/\REG_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.949  */98.809        */0.487         Reg_file/\REG_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.809        */0.487         Reg_file/\REG_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.896  */98.809        */0.520         SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.809        */0.487         Reg_file/\REG_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.942  */98.810        */0.487         Reg_file/\REG_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.810        */0.487         Reg_file/\REG_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.810        */0.486         Reg_file/\REG_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.897  */98.810        */0.520         SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.949  */98.811        */0.486         Reg_file/\REG_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.811        */0.487         Reg_file/\REG_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.916  */98.811        */0.517         SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.942  */98.811        */0.489         Reg_file/\REG_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.811        */0.487         Reg_file/\REG_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.940  */98.811        */0.487         Reg_file/\REG_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.811        */0.486         Reg_file/\REG_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.948  */98.811        */0.486         Reg_file/\REG_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */98.811        */0.487         Reg_file/\REG_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.948  */98.811        */0.486         Reg_file/\REG_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.940  */98.812        */0.490         DATA_SYNC/EN_PULSE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.812        */0.487         Reg_file/\REG_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.812        */0.486         Reg_file/\REG_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.812        */0.502         UART_TX/DUT2/\REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.947  */98.812        */0.486         Reg_file/\REG_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.905  */98.812        */0.501         UART_TX/DUT2/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.812        */0.517         SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.941  */98.812        */0.487         Reg_file/\REG_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.930  */98.812        */0.488         Reg_file/\REG_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.942  */98.812        */0.487         Reg_file/\REG_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.898  */98.813        */0.511         UART_TX/DUT0/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.948  */98.813        */0.487         Reg_file/\REG_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.949  */98.813        */0.486         Reg_file/\REG_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.948  */98.813        */0.486         Reg_file/\REG_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.941  */98.813        */0.487         Reg_file/\REG_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.940  */98.813        */0.488         Reg_file/\REG_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.897  */98.813        */0.520         SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */98.814        */0.509         UART_RX/DUT2/sample_3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.933  */98.814        */0.488         FIFO/DUT2/\WR_PTR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.914  */98.814        */0.517         SYS_CTRL/\ADDRESS_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */98.814        */0.487         Reg_file/\REG_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.939  */98.815        */0.487         Reg_file/\REG_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */98.815        */0.486         Reg_file/\REG_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.815        */0.487         Reg_file/\REG_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.897  */98.815        */0.520         SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.815        */0.501         UART_TX/DUT2/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.815        */0.486         Reg_file/\REG_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.950  */98.816        */0.485         Reg_file/\REG_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.951  */98.816        */0.484         Reg_file/\REG_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.941  */98.816        */0.486         Reg_file/\REG_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.817        */0.486         Reg_file/\REG_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.817        */0.486         Reg_file/\REG_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.949  */98.817        */0.485         Reg_file/\REG_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.817        */0.487         Reg_file/\REG_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.818        */0.501         PULSE_GEN/FLOP_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.818        */0.516         SYS_CTRL/\ADDRESS_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.818        */0.486         Reg_file/\REG_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.898  */98.818        */0.519         SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.818        */0.485         Reg_file/\REG_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.818        */0.486         Reg_file/\REG_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.934  */98.818        */0.488         FIFO/DUT1/\SYNC_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.917  */98.819        */0.516         SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.819        */0.485         Reg_file/\REG_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.819        */0.486         Reg_file/\REG_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.940  */98.819        */0.485         Reg_file/\REG_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.877  */98.819        */0.533         UART_TX/DUT0/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.949  */98.819        */0.482         Reg_file/\REG_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.940  */98.819        */0.486         Reg_file/\REG_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.941  */98.819        */0.487         Reg_file/\REG_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.950  */98.819        */0.485         Reg_file/\REG_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.819        */0.486         Reg_file/\REG_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.947  */98.820        */0.485         Reg_file/\REG_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.877  */98.820        */0.533         UART_TX/DUT0/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */98.820        */0.508         UART_RX/DUT3/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.820        */0.500         UART_TX/DUT2/\REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.820        */0.485         Reg_file/\REG_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.820        */0.486         Reg_file/\REG_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.947  */98.820        */0.485         Reg_file/\REG_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.821        */0.488         Reg_file/\RD_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.821        */0.484         Reg_file/\REG_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.821        */0.485         Reg_file/\REG_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */98.821        */0.551         FIFO/DUT4/\MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.935  */98.821        */0.486         FIFO/DUT2/\WR_ADDR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */98.821        */0.500         UART_TX/DUT2/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.912  */98.821        */0.500         FIFO/DUT0/\SYNC_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.947  */98.822        */0.485         Reg_file/\REG_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.822        */0.485         Reg_file/\REG_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.823        */0.500         UART_TX/DUT2/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.940  */98.823        */0.486         Reg_file/\REG_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */98.823        */0.532         UART_TX/DUT0/\REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.946  */98.824        */0.485         Reg_file/\REG_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.914  */98.824        */0.500         FIFO/DUT3/\RD_PTR_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.907  */98.826        */0.499         UART_TX/DUT2/\REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.939  */98.826        */0.487         Reg_file/\REG_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  */98.826        */0.550         FIFO/DUT4/\MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.911  */98.826        */0.499         FIFO/DUT0/\SYNC_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.826        */0.499         UART_TX/DUT2/\REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.947  */98.827        */0.485         Reg_file/\REG_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.827        */0.499         FIFO/DUT0/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.952  */98.827        */0.483         Reg_file/\REG_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.911  */98.828        */0.499         UART_TX/DUT0/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.931  */98.828        */0.484         FIFO/DUT1/\SYNC_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */98.829        */0.550         FIFO/DUT4/\MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.931  */98.829        */0.511         RST_SYNC_2/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  */98.829        */0.507         UART_RX/DUT5/stp_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.830        */0.549         FIFO/DUT4/\MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.937  */98.830        */0.485         FIFO/DUT1/\SYNC_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.830        */0.486         Reg_file/\REG_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */98.830        */0.550         FIFO/DUT4/\MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.916  */98.832        */0.517         SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.884  */98.832        */0.549         FIFO/DUT4/\MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.884  */98.832        */0.550         FIFO/DUT4/\MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.938  */98.833        */0.484         FIFO/DUT1/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.944  */98.833        */0.489         Reg_file/RD_DATA_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.938  */98.833        */0.484         FIFO/DUT1/\SYNC_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */98.834        */0.549         FIFO/DUT4/\MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  */98.834        */0.552         FIFO/DUT4/\MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.834        */0.548         FIFO/DUT4/\MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */98.834        */0.548         FIFO/DUT4/\MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.835        */0.548         FIFO/DUT4/\MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */98.835        */0.550         FIFO/DUT4/\MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.836        */0.548         FIFO/DUT4/\MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.936  */98.837        */0.478         RST_SYNC_1/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.938  */98.837        */0.484         FIFO/DUT1/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.837        */0.548         FIFO/DUT4/\MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.837        */0.548         FIFO/DUT4/\MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  */98.837        */0.548         FIFO/DUT4/\MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  */98.837        */0.548         FIFO/DUT4/\MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.912  */98.838        */0.497         FIFO/DUT0/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.932  */98.839        */0.510         RST_SYNC_2/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.885  */98.839        */0.548         FIFO/DUT4/\MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */98.839        */0.548         FIFO/DUT4/\MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.839        */0.547         FIFO/DUT4/\MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.840        */0.548         FIFO/DUT4/\MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.884  */98.840        */0.548         FIFO/DUT4/\MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.840        */0.547         FIFO/DUT4/\MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.841        */0.547         FIFO/DUT4/\MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  */98.841        */0.484         RST_SYNC_1/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.927  */98.841        */0.487         RST_SYNC_1/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.914  */98.842        */0.497         FIFO/DUT0/\SYNC_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */98.842        */0.547         FIFO/DUT4/\MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.868  */98.843        */0.551         FIFO/DUT4/\MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */98.843        */0.548         FIFO/DUT4/\MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.843        */0.549         FIFO/DUT4/\MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.844        */0.547         FIFO/DUT4/\MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.940  */98.845        */0.482         FIFO/DUT1/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.914  */98.845        */0.496         FIFO/DUT0/\SYNC_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.845        */0.548         FIFO/DUT4/\MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.845        */0.547         FIFO/DUT4/\MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.888  */98.846        */0.547         FIFO/DUT4/\MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  */98.846        */0.547         FIFO/DUT4/\MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */98.846        */0.547         FIFO/DUT4/\MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.847        */0.549         FIFO/DUT4/\MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.943  */98.847        */0.482         DATA_SYNC/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */98.848        */0.502         UART_RX/DUT3/par_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.914  */98.849        */0.496         UART_TX/DUT0/\REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.849        */0.548         FIFO/DUT4/\MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */98.849        */0.547         FIFO/DUT4/\MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.850        */0.546         FIFO/DUT4/\MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.850        */0.496         FIFO/DUT0/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.850        */0.546         FIFO/DUT4/\MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */98.851        */0.549         FIFO/DUT4/\MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  */98.852        */0.546         FIFO/DUT4/\MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.852        */0.546         FIFO/DUT4/\MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.037  */98.852        */0.392         DATA_SYNC/PULSE_GEN_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.892  */98.852        */0.546         FIFO/DUT4/\MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  */98.852        */0.495         UART_TX/DUT0/SER_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.888  */98.852        */0.546         FIFO/DUT4/\MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.853        */0.541         FIFO/DUT4/\MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.853        */0.546         FIFO/DUT4/\MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  */98.853        */0.549         FIFO/DUT4/\MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */98.853        */0.547         FIFO/DUT4/\MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */98.853        */0.546         FIFO/DUT4/\MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.854        */0.547         FIFO/DUT4/\MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.953  */98.855        */0.479         SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.938  */98.855        */0.504         RST_SYNC_2/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  */98.856        */0.545         FIFO/DUT4/\MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */98.857        */0.546         FIFO/DUT4/\MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.857        */0.545         FIFO/DUT4/\MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */98.857        */0.546         FIFO/DUT4/\MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.888  */98.857        */0.546         FIFO/DUT4/\MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.891  */98.858        */0.545         FIFO/DUT4/\MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.892  */98.858        */0.545         FIFO/DUT4/\MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.888  */98.859        */0.547         FIFO/DUT4/\MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */98.861        */0.502         UART_RX/DUT1/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */98.864        */0.504         PULSE_GEN/FLOP_IN_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.938  */98.864        */0.484         FIFO/DUT1/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.014  */98.867        */0.398         FIFO/DUT0/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  */98.868        */0.546         FIFO/DUT4/\MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  */98.869        */0.546         FIFO/DUT4/\MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.012  */98.877        */0.396         FIFO/DUT0/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.014  */98.884        */0.395         FIFO/DUT0/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.017  */98.897        */0.393         FIFO/DUT0/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.037  */98.914        */0.385         FIFO/DUT1/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */98.917        */0.379         DATA_SYNC/SYNC_BUS_EN_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.035  */98.923        */0.408         RST_SYNC_2/SYNC_RST_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.015  */98.926        */0.393         PULSE_GEN/FLOP_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */98.932        */0.382         FIFO/DUT1/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */98.932        */0.382         FIFO/DUT1/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.039  */98.934        */0.376         FIFO/DUT1/\SYNC_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.020  */98.937        */0.391         FIFO/DUT0/\SYNC_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */98.937        */0.381         FIFO/DUT1/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */98.942        */0.373         RST_SYNC_1/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.046  */98.942        */0.375         FIFO/DUT1/\SYNC_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.037  */98.944        */0.377         RST_SYNC_1/SYNC_RST_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.047  */98.945        */0.375         FIFO/DUT1/\SYNC_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.022  */98.948        */0.389         FIFO/DUT0/\SYNC_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.049  */98.954        */0.373         FIFO/DUT1/\SYNC_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.024  */98.955        */0.387         FIFO/DUT0/\SYNC_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.052  */98.956        */0.373         DATA_SYNC/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.025  */98.959        */0.387         FIFO/DUT0/\SYNC_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */98.960        */0.399         RST_SYNC_2/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.968        */0.507         FIFO/DUT3/\RD_ADDR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */98.989        */0.511         UART_RX/DUT6/\p_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.928  */98.997        */0.487         FIFO/DUT2/\WR_PTR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.913  */99.005        */0.500         FIFO/DUT3/\RD_PTR_reg[0] /SI    1
@(R)->SCAN_CLK(R)	101.410  99.062/*        0.005/*         Reg_file/\REG_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	101.409  99.067/*        0.005/*         Reg_file/\REG_reg[2][7] /SN    1
@(R)->SCAN_CLK(R)	100.096  99.330/*        0.310/*         CLK_DIV_1/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	100.099  99.398/*        0.308/*         CLK_DIV_2/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	101.059  99.406/*        0.353/*         Reg_file/\REG_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	101.065  99.412/*        0.353/*         Reg_file/\REG_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	101.065  99.413/*        0.353/*         Reg_file/\REG_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	101.067  99.414/*        0.353/*         Reg_file/\REG_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	101.069  99.415/*        0.353/*         Reg_file/\REG_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	101.069  99.415/*        0.353/*         Reg_file/\REG_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	101.068  99.415/*        0.353/*         Reg_file/\REG_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	101.069  99.415/*        0.353/*         Reg_file/\REG_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	101.069  99.416/*        0.353/*         Reg_file/\REG_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	101.066  99.416/*        0.353/*         Reg_file/\REG_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	101.071  99.417/*        0.353/*         Reg_file/\REG_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	101.067  99.418/*        0.353/*         Reg_file/\REG_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	101.072  99.419/*        0.352/*         Reg_file/\REG_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	101.073  99.420/*        0.352/*         Reg_file/\REG_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	101.074  99.420/*        0.352/*         Reg_file/\REG_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	101.074  99.421/*        0.352/*         Reg_file/\REG_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	101.074  99.421/*        0.352/*         Reg_file/\REG_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	101.074  99.421/*        0.352/*         Reg_file/\REG_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	101.074  99.421/*        0.352/*         Reg_file/\REG_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	101.074  99.421/*        0.352/*         Reg_file/\REG_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	101.074  99.422/*        0.352/*         Reg_file/\REG_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	101.078  99.425/*        0.351/*         Reg_file/\REG_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	101.078  99.425/*        0.351/*         Reg_file/\REG_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	101.078  99.425/*        0.351/*         Reg_file/\REG_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	101.079  99.426/*        0.351/*         Reg_file/\REG_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	101.080  99.426/*        0.351/*         Reg_file/\REG_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.426/*        0.351/*         Reg_file/\REG_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.426/*        0.351/*         Reg_file/\REG_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	101.080  99.427/*        0.351/*         Reg_file/\REG_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.427/*        0.351/*         Reg_file/\REG_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	101.070  99.427/*        0.352/*         Reg_file/\REG_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	101.079  99.428/*        0.351/*         Reg_file/\REG_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	101.080  99.429/*        0.351/*         Reg_file/\REG_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	101.080  99.429/*        0.351/*         Reg_file/\REG_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	101.072  99.430/*        0.352/*         Reg_file/\REG_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	101.085  99.431/*        0.350/*         Reg_file/\REG_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	101.080  99.431/*        0.351/*         Reg_file/\REG_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	101.073  99.432/*        0.351/*         Reg_file/\REG_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	101.079  99.433/*        0.351/*         Reg_file/\REG_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	101.076  99.437/*        0.351/*         Reg_file/\REG_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	101.076  99.437/*        0.351/*         Reg_file/\REG_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	101.078  99.437/*        0.351/*         Reg_file/\REG_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	101.078  99.437/*        0.351/*         Reg_file/\REG_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	101.078  99.437/*        0.351/*         Reg_file/\REG_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	101.077  99.437/*        0.351/*         Reg_file/\REG_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	101.077  99.437/*        0.351/*         Reg_file/\REG_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	101.078  99.437/*        0.351/*         Reg_file/\REG_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	101.078  99.438/*        0.351/*         Reg_file/\REG_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	101.077  99.442/*        0.351/*         Reg_file/\REG_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	100.985  99.442/*        0.380/*         UART_RX/DUT0/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.996  99.443/*        0.369/*         UART_RX/DUT6/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.996  99.443/*        0.369/*         UART_RX/DUT6/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.996  99.444/*        0.369/*         UART_RX/DUT6/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.996  99.445/*        0.369/*         UART_RX/DUT3/par_error_reg/RN    1
@(R)->SCAN_CLK(R)	101.079  99.446/*        0.350/*         Reg_file/\REG_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	100.996  99.446/*        0.369/*         UART_RX/DUT5/stp_error_reg/RN    1
@(R)->SCAN_CLK(R)	100.995  99.448/*        0.369/*         UART_RX/DUT4/str_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	101.081  99.448/*        0.350/*         Reg_file/\REG_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	101.080  99.449/*        0.350/*         Reg_file/\REG_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.449/*        0.350/*         Reg_file/\REG_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	100.995  99.451/*        0.369/*         UART_RX/DUT0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.995  99.452/*        0.369/*         UART_RX/DUT1/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.995  99.452/*        0.369/*         UART_RX/DUT1/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.452/*        0.350/*         Reg_file/\REG_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	100.995  99.452/*        0.369/*         UART_RX/DUT1/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.452/*        0.350/*         Reg_file/\REG_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.453/*        0.350/*         Reg_file/\REG_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	101.082  99.453/*        0.350/*         Reg_file/\REG_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	101.082  99.453/*        0.350/*         Reg_file/\REG_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	101.082  99.453/*        0.350/*         Reg_file/\REG_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	101.082  99.453/*        0.350/*         Reg_file/\REG_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.453/*        0.350/*         Reg_file/\REG_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.453/*        0.350/*         Reg_file/\REG_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.458/*        0.350/*         Reg_file/\REG_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.460/*        0.350/*         Reg_file/\REG_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.460/*        0.350/*         Reg_file/\REG_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.462/*        0.350/*         Reg_file/\REG_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.468/*        0.350/*         Reg_file/\REG_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.471/*        0.350/*         Reg_file/\REG_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	101.081  99.471/*        0.350/*         Reg_file/\REG_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	101.082  99.478/*        0.350/*         Reg_file/\REG_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	101.037  99.478/*        0.372/*         UART_TX/DUT0/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.037  99.478/*        0.372/*         UART_TX/DUT0/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.037  99.479/*        0.372/*         UART_TX/DUT0/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.037  99.479/*        0.372/*         UART_TX/DUT0/\REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.038  99.479/*        0.372/*         UART_TX/DUT0/\REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.038  99.479/*        0.372/*         UART_TX/DUT0/\REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.045  99.488/*        0.361/*         UART_TX/DUT2/\REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.045  99.489/*        0.361/*         UART_TX/DUT2/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.045  99.489/*        0.361/*         UART_TX/DUT2/\REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.048  99.489/*        0.361/*         UART_TX/DUT2/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.048  99.489/*        0.361/*         UART_TX/DUT2/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.048  99.490/*        0.361/*         UART_TX/DUT0/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.049  99.490/*        0.361/*         UART_TX/DUT0/SER_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	101.048  99.490/*        0.361/*         UART_TX/DUT2/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.049  99.490/*        0.361/*         UART_TX/DUT0/\REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.050  99.490/*        0.361/*         UART_TX/DUT0/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.050  99.490/*        0.361/*         UART_TX/DUT0/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.050  99.491/*        0.361/*         UART_TX/DUT0/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.047  99.492/*        0.361/*         UART_TX/DUT2/\REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.046  99.492/*        0.361/*         UART_TX/DUT2/\REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.047  99.502/*        0.361/*         UART_TX/DUT2/PAR_BIT_reg/RN    1
@(R)->SCAN_CLK(R)	101.050  99.506/*        0.361/*         UART_TX/DUT1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.050  99.506/*        0.361/*         UART_TX/DUT1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.050  99.508/*        0.361/*         UART_TX/DUT1/\current_state_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.923  */99.613        */0.520         CLK_DIV_2/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.925  */99.623        */0.518         CLK_DIV_1/flag_reg/SI    1
@(R)->SCAN_CLK(R)	101.369  99.813/*        0.036/*         UART_TX/DUT3/TX_OUT_reg/SN    1
@(R)->SCAN_CLK(R)	101.375  99.816/*        0.036/*         UART_TX/DUT0/\counter_reg[3] /SN    1
@(R)->SCAN_CLK(R)	100.998  100.235/*       0.366/*         UART_RX/DUT1/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.998  100.236/*       0.366/*         UART_RX/DUT1/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.998  100.237/*       0.366/*         UART_RX/DUT1/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.998  100.237/*       0.366/*         UART_RX/DUT1/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.997  100.238/*       0.366/*         UART_RX/DUT1/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.986  100.238/*       0.376/*         UART_RX/DUT6/\p_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.997  100.239/*       0.366/*         UART_RX/DUT1/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.994  100.240/*       0.366/*         UART_RX/DUT2/sample_2_reg/RN    1
@(R)->SCAN_CLK(R)	100.997  100.241/*       0.366/*         UART_RX/DUT0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.997  100.241/*       0.366/*         UART_RX/DUT2/sample_1_reg/RN    1
@(R)->SCAN_CLK(R)	100.996  100.244/*       0.366/*         UART_RX/DUT2/sample_3_reg/RN    1
@(R)->SCAN_CLK(R)	100.996  100.244/*       0.366/*         UART_RX/DUT3/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	100.997  100.252/*       0.365/*         UART_RX/DUT6/\p_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.997  100.253/*       0.365/*         UART_RX/DUT6/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.997  100.253/*       0.365/*         UART_RX/DUT6/\p_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.998  100.253/*       0.365/*         UART_RX/DUT6/\p_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.998  100.253/*       0.365/*         UART_RX/DUT6/\p_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.998  100.254/*       0.365/*         UART_RX/DUT6/\p_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.997  100.256/*       0.365/*         UART_RX/DUT6/\p_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.998  100.257/*       0.365/*         UART_RX/DUT6/\p_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.071  100.306/*       0.371/*         CLK_DIV_1/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.072  100.306/*       0.371/*         CLK_DIV_1/flag_reg/RN    1
@(R)->SCAN_CLK(R)	101.072  100.307/*       0.371/*         CLK_DIV_1/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.072  100.308/*       0.371/*         CLK_DIV_1/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.047  100.308/*       0.357/*         PULSE_GEN/FLOP_IN_reg/RN    1
@(R)->SCAN_CLK(R)	101.073  100.308/*       0.371/*         CLK_DIV_1/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.073  100.309/*       0.371/*         CLK_DIV_1/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.073  100.309/*       0.371/*         CLK_DIV_1/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.073  100.309/*       0.371/*         CLK_DIV_1/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.073  100.309/*       0.371/*         CLK_DIV_1/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.046  100.316/*       0.367/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.047  100.316/*       0.367/*         FIFO/DUT3/\RD_ADDR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.051  100.319/*       0.356/*         PULSE_GEN/FLOP_OUT_reg/RN    1
@(R)->SCAN_CLK(R)	101.053  100.325/*       0.356/*         FIFO/DUT0/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.055  100.326/*       0.356/*         FIFO/DUT3/\RD_PTR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.057  100.327/*       0.356/*         FIFO/DUT3/\RD_ADDR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.057  100.327/*       0.356/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.057  100.327/*       0.356/*         FIFO/DUT3/\RD_PTR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.057  100.327/*       0.356/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.055  100.327/*       0.356/*         FIFO/DUT3/\RD_ADDR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.057  100.327/*       0.356/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.057  100.327/*       0.356/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.055  100.327/*       0.356/*         FIFO/DUT3/\RD_ADDR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.054  100.327/*       0.356/*         FIFO/DUT0/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.057  100.327/*       0.356/*         FIFO/DUT3/\RD_PTR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.055  100.328/*       0.356/*         FIFO/DUT0/\SYNC_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.055  100.328/*       0.356/*         FIFO/DUT0/\SYNC_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.055  100.328/*       0.356/*         FIFO/DUT0/\SYNC_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.056  100.329/*       0.356/*         FIFO/DUT0/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.056  100.330/*       0.356/*         FIFO/DUT0/\SYNC_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.056  100.330/*       0.356/*         FIFO/DUT3/\RD_PTR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.054  100.335/*       0.355/*         FIFO/DUT0/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.076  100.362/*       0.368/*         CLK_DIV_2/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.064  100.365/*       0.351/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.073  100.365/*       0.341/*         Reg_file/\RD_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.076  100.367/*       0.368/*         CLK_DIV_2/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.076  100.367/*       0.368/*         CLK_DIV_2/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.076  100.367/*       0.368/*         CLK_DIV_2/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.076  100.367/*       0.368/*         CLK_DIV_2/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.074  100.367/*       0.341/*         Reg_file/\RD_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.074  100.367/*       0.341/*         Reg_file/\RD_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.076  100.369/*       0.368/*         CLK_DIV_2/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.075  100.370/*       0.340/*         FIFO/DUT2/\WR_PTR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.075  100.370/*       0.340/*         FIFO/DUT2/\WR_PTR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.075  100.370/*       0.340/*         FIFO/DUT1/\SYNC_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.075  100.370/*       0.340/*         FIFO/DUT2/\WR_PTR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.076  100.370/*       0.368/*         CLK_DIV_2/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.075  100.375/*       0.340/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.073  100.375/*       0.340/*         FIFO/DUT2/\WR_ADDR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.075  100.376/*       0.340/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.084  100.377/*       0.349/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.082  100.377/*       0.340/*         FIFO/DUT1/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.074  100.377/*       0.340/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.082  100.377/*       0.340/*         FIFO/DUT1/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.082  100.377/*       0.340/*         FIFO/DUT1/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.074  100.377/*       0.340/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.082  100.377/*       0.340/*         FIFO/DUT1/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.082  100.377/*       0.340/*         FIFO/DUT1/\SYNC_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.082  100.378/*       0.340/*         FIFO/DUT1/\SYNC_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.082  100.378/*       0.340/*         FIFO/DUT1/\SYNC_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.082  100.378/*       0.340/*         FIFO/DUT2/\WR_PTR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.075  100.379/*       0.368/*         CLK_DIV_2/flag_reg/RN    1
@(R)->SCAN_CLK(R)	101.081  100.379/*       0.340/*         FIFO/DUT2/\WR_ADDR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.078  100.380/*       0.340/*         FIFO/DUT2/\WR_ADDR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.075  100.380/*       0.368/*         CLK_DIV_2/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.093  100.380/*       0.339/*         Reg_file/\REG_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	101.083  100.381/*       0.349/*         SYS_CTRL/\ADDRESS_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.093  100.382/*       0.339/*         Reg_file/\REG_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	101.084  100.383/*       0.349/*         SYS_CTRL/\ADDRESS_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.082  100.383/*       0.340/*         DATA_SYNC/SYNC_BUS_EN_reg/RN    1
@(R)->SCAN_CLK(R)	101.082  100.383/*       0.349/*         SYS_CTRL/\ADDRESS_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.083  100.384/*       0.340/*         FIFO/DUT2/\WR_ADDR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.084  100.385/*       0.349/*         SYS_CTRL/\ADDRESS_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.098  100.385/*       0.337/*         Reg_file/\REG_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	101.085  100.385/*       0.340/*         DATA_SYNC/\stages_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.098  100.385/*       0.337/*         Reg_file/\REG_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	101.098  100.386/*       0.337/*         Reg_file/\REG_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	101.098  100.386/*       0.337/*         Reg_file/\REG_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	101.098  100.386/*       0.337/*         Reg_file/\REG_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	101.085  100.386/*       0.340/*         DATA_SYNC/\stages_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.098  100.386/*       0.337/*         Reg_file/\REG_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	101.097  100.386/*       0.337/*         Reg_file/\REG_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	101.097  100.386/*       0.338/*         Reg_file/\REG_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	101.086  100.386/*       0.340/*         DATA_SYNC/\SYNC_BUS_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.097  100.387/*       0.338/*         Reg_file/\RD_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.097  100.388/*       0.338/*         Reg_file/\RD_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.088  100.389/*       0.339/*         DATA_SYNC/\SYNC_BUS_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.097  100.391/*       0.338/*         Reg_file/\RD_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.088  100.392/*       0.339/*         DATA_SYNC/\SYNC_BUS_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.097  100.392/*       0.337/*         Reg_file/\RD_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.097  100.393/*       0.337/*         Reg_file/\RD_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.090  100.394/*       0.339/*         DATA_SYNC/\SYNC_BUS_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.096  100.394/*       0.338/*         Reg_file/RD_DATA_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	101.092  100.394/*       0.338/*         DATA_SYNC/\SYNC_BUS_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.091  100.395/*       0.338/*         DATA_SYNC/\SYNC_BUS_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.092  100.395/*       0.338/*         DATA_SYNC/\SYNC_BUS_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.091  100.395/*       0.339/*         DATA_SYNC/PULSE_GEN_OUT_reg/RN    1
@(R)->SCAN_CLK(R)	101.091  100.395/*       0.338/*         DATA_SYNC/\SYNC_BUS_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.093  100.396/*       0.338/*         SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.094  100.396/*       0.338/*         SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.094  100.396/*       0.338/*         SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.092  100.396/*       0.338/*         DATA_SYNC/EN_PULSE_reg/RN    1
@(R)->SCAN_CLK(R)	101.434  100.722/*       0.002/*         Reg_file/\REG_reg[3][5] /SN    1
@(R)->SCAN_CLK(R)	101.106  100.788/*       0.308/*         RST_SYNC_1/\stages_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.108  100.790/*       0.334/*         RST_SYNC_2/\stages_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.113  100.794/*       0.302/*         RST_SYNC_1/SYNC_RST_reg/RN    1
@(R)->SCAN_CLK(R)	101.116  100.798/*       0.326/*         RST_SYNC_2/SYNC_RST_reg/RN    1
@(R)->SCAN_CLK(R)	101.116  100.798/*       0.326/*         RST_SYNC_2/\stages_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.129  100.810/*       0.300/*         RST_SYNC_1/\stages_reg[0] /RN    1
