# Floating-point-FMA

**This is my half precision (16 bits) fused floating point multiplier and adder. It was programmed in SystemVerilog and contain the following functional units below:**

**It passed 80000 test cases from Berkeley SoftFloat to confront to the IEEE Standard for Floating-Point Arithmetic**

•Unpack unit

•Multiplier

•Pre-shifter

•Alignment unit

•Adder

•Normalizer

•Rounding

•Special case handler

![Screenshot 2025-06-16 224931](https://github.com/user-attachments/assets/953f6e06-1177-4539-8dc3-d900e1f20394)

![Screenshot 2025-06-16 224908](https://github.com/user-attachments/assets/a93d26f4-b22d-44b3-915e-b7c13521e020)

![image](https://github.com/user-attachments/assets/f1372dae-f42f-4305-abb2-baf759fdd6e0)

![image](https://github.com/user-attachments/assets/1627cf79-23e5-417d-8255-b63167e7173c)

![image](https://github.com/user-attachments/assets/47c60b12-d863-4449-b469-4051856718b0)

![Untitled Notebook (2)](https://github.com/user-attachments/assets/86b1e897-0588-4e6b-89d2-4fa5fdb1316c)
