$date
	Sun Sep 17 23:33:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alutest $end
$var wire 4 ! z [3:0] $end
$var wire 1 " carry $end
$var reg 1 # cin $end
$var reg 4 $ x [3:0] $end
$var reg 4 % y [3:0] $end
$scope module alu1 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ( c1 $end
$var wire 1 ) c2 $end
$var wire 1 * c3 $end
$var wire 1 # cin $end
$var wire 1 " cout $end
$var wire 1 + g0 $end
$var wire 1 , g1 $end
$var wire 1 - g2 $end
$var wire 1 . g3 $end
$var wire 1 / p0 $end
$var wire 1 0 p1 $end
$var wire 1 1 p2 $end
$var wire 1 2 p3 $end
$var wire 4 3 sum [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
bx '
bx &
bx %
bx $
x#
x"
bx !
$end
#50
0)
0*
1"
b0 !
b0 3
0(
0/
00
01
02
0+
0,
0-
1.
0#
b1000 %
b1000 '
b1000 $
b1000 &
#100
0"
b1111 !
b1111 3
12
0.
1/
10
11
b0 %
b0 '
b1111 $
b1111 &
#150
1(
0)
0*
0"
0/
1+
00
02
b111 !
b111 3
1#
b101 %
b101 '
b1 $
b1 &
#200
0(
10
01
12
0+
b1010 !
b1010 3
0#
b10 %
b10 '
b1000 $
b1000 &
#250
1"
1*
1)
1(
11
1+
b1 !
b1 3
1#
b1111 %
b1111 '
b1 $
b1 &
#300
