*RST
*CLS
STATus:QUEStionable:FREQ:ENABle 32767
awgcontrol:stop:immediate
QUTech:CCIO0:Q1REG63 0
awgcontrol:run:immediate
awgcontrol:stop:immediate
QUTech:CCIO0:Q1REG63 31
awgcontrol:run:immediate
awgcontrol:stop:immediate
QUTech:CCIO8:Q1REG63 0
awgcontrol:run:immediate
awgcontrol:stop:immediate
QUTech:CCIO8:Q1REG63 31
awgcontrol:run:immediate
QUTech:CCIO5:VSMbit0:RISEDELAY 0
awgcontrol:stop:immediate
QUTech:CCIO5:Q1REG63 0
awgcontrol:run:immediate
QUTech:CCIO5:VSMbit0:RISEDELAY 3
awgcontrol:stop:immediate
QUTech:CCIO5:Q1REG63 0
awgcontrol:run:immediate
QUTech:CCIO5:VSMbit0:RISEDELAY 21
awgcontrol:stop:immediate
QUTech:CCIO5:Q1REG63 15
awgcontrol:run:immediate
QUTech:CCIO5:VSMbit31:RISEDELAY 0
awgcontrol:stop:immediate
QUTech:CCIO5:Q1REG63 0
awgcontrol:run:immediate
QUTech:CCIO5:VSMbit31:RISEDELAY 21
awgcontrol:stop:immediate
QUTech:CCIO5:Q1REG63 15
awgcontrol:run:immediate
QUTech:CCIO5:VSMbit0:RISEDELAY 0
QUTech:CCIO5:VSMbit0:RISEDELAY 48
QUTech:CCIO5:VSMbit31:RISEDELAY 0
QUTech:CCIO5:VSMbit31:RISEDELAY 48
QUTech:CCIO5:VSMbit0:FALLDELAY 0
QUTech:CCIO5:VSMbit0:FALLDELAY 48
QUTech:CCIO5:VSMbit31:FALLDELAY 0
QUTech:CCIO5:VSMbit31:FALLDELAY 48
QUTech:DEBUG:CCIO0:MARKER:IN 16
QUTech:DEBUG:CCIO0:MARKER:IN 17
QUTech:DEBUG:CCIO0:MARKER:OUT 16
QUTech:DEBUG:CCIO8:MARKER:OUT 31
QUTech:SEQuence:PROGram #19    stop

QUTech:SEQuence:PROGram #19    stop

awgcontrol:run:immediate
awgcontrol:stop:immediate
