{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 11:00:38 2015 " "Info: Processing started: Sun Nov 01 11:00:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memtest -c memtest " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memtest -c memtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_LUT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "E:/temp/p2/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_LUT_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "E:/temp/p2/SEG7_LUT_8.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "74ls245.v(7) " "Warning (10273): Verilog HDL warning at 74ls245.v(7): extended using \"x\" or \"z\"" {  } { { "74ls245.v" "" { Text "E:/temp/p2/74ls245.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "74ls245.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file 74ls245.v" { { "Info" "ISGN_ENTITY_NAME" "1 KGATE_3S " "Info: Found entity 1: KGATE_3S" {  } { { "74ls245.v" "" { Text "E:/temp/p2/74ls245.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXT.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXT " "Info: Found entity 1: EXT" {  } { { "EXT.v" "" { Text "E:/temp/p2/EXT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file flopr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Info: Found entity 1: flopr" {  } { { "flopr.v" "" { Text "E:/temp/p2/flopr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux.v" "" { Text "E:/temp/p2/mux.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Info: Found entity 2: mux4" {  } { { "mux.v" "" { Text "E:/temp/p2/mux.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Info: Found entity 3: mux8" {  } { { "mux.v" "" { Text "E:/temp/p2/mux.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 mux16 " "Info: Found entity 4: mux16" {  } { { "mux.v" "" { Text "E:/temp/p2/mux.v" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_encode_def.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ctrl_encode_def.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/temp/p2/alu.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm_4k " "Info: Found entity 1: dm_4k" {  } { { "dm.v" "" { Text "E:/temp/p2/dm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RF.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Info: Found entity 1: RF" {  } { { "RF.v" "" { Text "E:/temp/p2/RF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file memtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memtest " "Info: Found entity 1: memtest" {  } { { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "memtest " "Info: Elaborating entity \"memtest\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "KGATE_3S SW_DATA " "Warning: Block or symbol \"KGATE_3S\" of instance \"SW_DATA\" overlaps another block or symbol" {  } { { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -176 -432 -288 -80 "SW_DATA" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "BUS_LED\[4..0\] \"BUS\" " "Error: Width mismatch in BUS_LED\[4..0\] -- source is \"\"BUS\"\"" {  } { { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -80 -256 -208 -80 "" "" } { 24 -256 -208 24 "" "" } { 136 -256 -208 136 "" "" } { 24 -256 -256 136 "" "" } { 136 -256 -256 288 "" "" } { 288 -256 -208 288 "" "" } { 288 -208 -200 288 "" "" } { -144 -288 -256 -144 "" "" } { -144 -256 -248 -144 "" "" } { -192 -256 -256 -144 "" "" } { -144 -256 -256 -80 "" "" } { -80 -272 -256 24 "BUS" "" } { -80 -272 -256 24 "BUS" "" } { -200 -256 -80 -184 "BUS_LED\[4..0\]" "" } } } }  } 0 0 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "" 0 0}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "d\[WIDTH-1..0\] flopr RF_A1 \"BUS\" " "Error: Width mismatch in port \"d\[WIDTH-1..0\]\" of instance \"RF_A1\" and type flopr -- source is \"\"BUS\"\"" {  } { { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -80 -256 -208 -80 "" "" } { 24 -256 -208 24 "" "" } { 136 -256 -208 136 "" "" } { 24 -256 -256 136 "" "" } { 136 -256 -256 288 "" "" } { 288 -256 -208 288 "" "" } { 288 -208 -200 288 "" "" } { -144 -288 -256 -144 "" "" } { -144 -256 -248 -144 "" "" } { -192 -256 -256 -144 "" "" } { -144 -256 -256 -80 "" "" } { -80 -272 -256 24 "BUS" "" } { -80 -272 -256 24 "BUS" "" } { -144 -208 -8 -48 "RF_A1" "" } } } }  } 0 0 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 0}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "d\[WIDTH-1..0\] flopr RF_A2 \"BUS\" " "Error: Width mismatch in port \"d\[WIDTH-1..0\]\" of instance \"RF_A2\" and type flopr -- source is \"\"BUS\"\"" {  } { { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -80 -256 -208 -80 "" "" } { 24 -256 -208 24 "" "" } { 136 -256 -208 136 "" "" } { 24 -256 -256 136 "" "" } { 136 -256 -256 288 "" "" } { 288 -256 -208 288 "" "" } { 288 -208 -200 288 "" "" } { -144 -288 -256 -144 "" "" } { -144 -256 -248 -144 "" "" } { -192 -256 -256 -144 "" "" } { -144 -256 -256 -80 "" "" } { -80 -272 -256 24 "BUS" "" } { -80 -272 -256 24 "BUS" "" } { -40 -208 -8 56 "RF_A2" "" } } } }  } 0 0 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 0}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "d\[WIDTH-1..0\] flopr RF_A3 \"BUS\" " "Error: Width mismatch in port \"d\[WIDTH-1..0\]\" of instance \"RF_A3\" and type flopr -- source is \"\"BUS\"\"" {  } { { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -80 -256 -208 -80 "" "" } { 24 -256 -208 24 "" "" } { 136 -256 -208 136 "" "" } { 24 -256 -256 136 "" "" } { 136 -256 -256 288 "" "" } { 288 -256 -208 288 "" "" } { 288 -208 -200 288 "" "" } { -144 -288 -256 -144 "" "" } { -144 -256 -248 -144 "" "" } { -192 -256 -256 -144 "" "" } { -144 -256 -256 -80 "" "" } { -80 -272 -256 24 "BUS" "" } { -80 -272 -256 24 "BUS" "" } { 72 -208 -8 168 "RF_A3" "" } } } }  } 0 0 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 0}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "Imm5\[4..0\] EXT EXE_32 \"BUS\" " "Error: Width mismatch in port \"Imm5\[4..0\]\" of instance \"EXE_32\" and type EXT -- source is \"\"BUS\"\"" {  } { { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -80 -256 -208 -80 "" "" } { 24 -256 -208 24 "" "" } { 136 -256 -208 136 "" "" } { 24 -256 -256 136 "" "" } { 136 -256 -256 288 "" "" } { 288 -256 -208 288 "" "" } { 288 -208 -200 288 "" "" } { -144 -288 -256 -144 "" "" } { -144 -256 -248 -144 "" "" } { -192 -256 -256 -144 "" "" } { -144 -256 -256 -80 "" "" } { -80 -272 -256 24 "BUS" "" } { -80 -272 -256 24 "BUS" "" } { 256 -208 -32 352 "EXE_32" "" } } } }  } 0 0 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 0}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "BUS \"B\[4..0\]\" (ID KGATE_3S:SW_DATA) " "Error: Width mismatch in BUS -- source is \"\"B\[4..0\]\" (ID KGATE_3S:SW_DATA)\"" {  } { { "memtest.bdf" "" { Schematic "E:/temp/p2/memtest.bdf" { { -80 -256 -208 -80 "" "" } { 24 -256 -208 24 "" "" } { 136 -256 -208 136 "" "" } { 24 -256 -256 136 "" "" } { 136 -256 -256 288 "" "" } { 288 -256 -208 288 "" "" } { 288 -208 -200 288 "" "" } { -144 -288 -256 -144 "" "" } { -144 -256 -248 -144 "" "" } { -192 -256 -256 -144 "" "" } { -144 -256 -256 -80 "" "" } { -80 -272 -256 24 "BUS" "" } { -176 -432 -288 -80 "SW_DATA" "" } } } }  } 0 0 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "" 0 0}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/temp/p2/memtest.map.smsg " "Info: Generated suppressed messages file E:/temp/p2/memtest.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Error: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 01 11:00:39 2015 " "Error: Processing ended: Sun Nov 01 11:00:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
