#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024925116cc0 .scope module, "tb_SCP_RISCV_main" "tb_SCP_RISCV_main" 2 5;
 .timescale -9 -12;
v0000024925175780_0 .var "address", 31 0;
v0000024925175aa0_0 .var "clock", 0 0;
v0000024925175820_0 .var "reset", 0 0;
v00000249251767c0_0 .var "wEn", 0 0;
S_0000024925116e50 .scope module, "csp" "SCP_RISCV_main" 2 12, 3 11 0, S_0000024925116cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "wEn";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "address";
v0000024925172e80_0 .net "ALUop1", 1 0, v00000249251722a0_0;  1 drivers
v0000024925172980_0 .net "ALUscr", 0 0, v0000024925171800_0;  1 drivers
v0000024925171760_0 .net "PC", 31 0, v0000024925110100_0;  1 drivers
v0000024925172340_0 .net "address", 31 0, v0000024925175780_0;  1 drivers
v00000249251725c0_0 .net "alu_opcode1", 3 0, v000002492510fd40_0;  1 drivers
v0000024925172160_0 .net "alu_out1", 31 0, v0000024925172f20_0;  1 drivers
v0000024925172020_0 .net "branch", 0 0, v0000024925172d40_0;  1 drivers
v0000024925172a20_0 .net "clock", 0 0, v0000024925175aa0_0;  1 drivers
v00000249251720c0_0 .net "dataRead1", 31 0, L_0000024925176f40;  1 drivers
v0000024925171da0_0 .net "immGen_out", 31 0, v0000024925172840_0;  1 drivers
v0000024925172ac0_0 .net "instruction1", 31 0, L_0000024925176ea0;  1 drivers
v00000249251723e0_0 .net "memRead", 0 0, v0000024925171ee0_0;  1 drivers
v0000024925171e40_0 .net "memToReg", 0 0, v0000024925171c60_0;  1 drivers
v0000024925171580_0 .net "memWrite", 0 0, v0000024925171440_0;  1 drivers
v0000024925172480_0 .net "mux_out1", 31 0, L_0000024925176a40;  1 drivers
v0000024925171620_0 .net "mux_out2", 31 0, L_0000024925175280;  1 drivers
v00000249251718a0_0 .net "read_data01", 31 0, L_0000024925175d20;  1 drivers
v0000024925171a80_0 .net "read_data02", 31 0, L_0000024925176e00;  1 drivers
v0000024925172660_0 .net "regWrite", 0 0, v0000024925171260_0;  1 drivers
v0000024925172520_0 .net "reset", 0 0, v0000024925175820_0;  1 drivers
v0000024925176720_0 .net "wEn", 0 0, v00000249251767c0_0;  1 drivers
L_0000024925176220 .part L_0000024925176ea0, 15, 5;
L_0000024925176ae0 .part L_0000024925176ea0, 20, 5;
L_00000249251762c0 .part L_0000024925176ea0, 7, 5;
L_0000024925175c80 .part L_0000024925176ea0, 25, 7;
L_0000024925176360 .part L_0000024925176ea0, 12, 3;
L_0000024925176d60 .part L_0000024925176ea0, 0, 7;
S_00000249250fd790 .scope module, "ALUcontrol" "ALUcntrl" 3 82, 4 1 0, S_0000024925116e50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUop";
    .port_info 1 /INPUT 7 "func7";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /OUTPUT 4 "alu_opcode";
v0000024925110b00_0 .net "ALUop", 1 0, v00000249251722a0_0;  alias, 1 drivers
v000002492510fd40_0 .var "alu_opcode", 3 0;
v0000024925110f60_0 .net "func3", 2 0, L_0000024925176360;  1 drivers
v00000249251107e0_0 .net "func7", 6 0, L_0000024925175c80;  1 drivers
E_000002492510ac00 .event anyedge, v0000024925110b00_0, v00000249251107e0_0, v0000024925110f60_0;
S_00000249250fd920 .scope module, "DataMem" "dataMem" 3 73, 5 1 0, S_0000024925116e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "wEn";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "dataWrite";
    .port_info 5 /OUTPUT 32 "dataRead";
L_0000024925200358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024925110ec0_0 .net/2u *"_ivl_0", 31 0, L_0000024925200358;  1 drivers
v0000024925110240_0 .net *"_ivl_2", 31 0, L_00000249251751e0;  1 drivers
v0000024925110ba0_0 .net "address", 31 0, v0000024925172f20_0;  alias, 1 drivers
v0000024925110380_0 .net "clock", 0 0, v0000024925175aa0_0;  alias, 1 drivers
v0000024925110c40_0 .net "dataRead", 31 0, L_0000024925176f40;  alias, 1 drivers
v000002492510fc00_0 .net "dataWrite", 31 0, L_0000024925176e00;  alias, 1 drivers
v0000024925110740 .array "memory", 0 1023, 31 0;
v000002492510fde0_0 .net "reset", 0 0, v0000024925175820_0;  alias, 1 drivers
v000002492510f0c0_0 .net "wEn", 0 0, v0000024925171440_0;  alias, 1 drivers
E_000002492510acc0 .event posedge, v0000024925110380_0;
L_00000249251751e0 .array/port v0000024925110740, v0000024925172f20_0;
L_0000024925176f40 .functor MUXZ 32, L_00000249251751e0, L_0000024925200358, v0000024925175820_0, C4<>;
S_00000249250e3ee0 .scope module, "Instmem" "instrMem" 3 29, 6 1 0, S_0000024925116e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "instruction";
L_0000024925200088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000249250d4070 .functor XNOR 1, v0000024925175820_0, L_0000024925200088, C4<0>, C4<0>;
v00000249251104c0_0 .net/2u *"_ivl_0", 0 0, L_0000024925200088;  1 drivers
v000002492510f700_0 .net *"_ivl_2", 0 0, L_00000249250d4070;  1 drivers
L_00000249252000d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002492510ff20_0 .net/2u *"_ivl_4", 31 0, L_00000249252000d0;  1 drivers
v0000024925110560_0 .net *"_ivl_6", 31 0, L_0000024925176860;  1 drivers
v000002492510fe80_0 .net "address", 31 0, v0000024925110100_0;  alias, 1 drivers
v0000024925110600 .array "inst_mem", 0 1023, 31 0;
v0000024925110ce0_0 .net "instruction", 31 0, L_0000024925176ea0;  alias, 1 drivers
v000002492510f7a0_0 .net "reset", 0 0, v0000024925175820_0;  alias, 1 drivers
L_0000024925176860 .array/port v0000024925110600, v0000024925110100_0;
L_0000024925176ea0 .functor MUXZ 32, L_0000024925176860, L_00000249252000d0, L_00000249250d4070, C4<>;
S_00000249250e4070 .scope module, "PC1" "PCfetch" 3 21, 7 1 0, S_0000024925116e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "target_PC";
    .port_info 4 /OUTPUT 32 "PC";
v00000249251106a0_0 .net "PC", 31 0, v0000024925110100_0;  alias, 1 drivers
v0000024925110100_0 .var "PC_reg", 31 0;
v0000024925110880_0 .net "branch", 0 0, v0000024925172d40_0;  alias, 1 drivers
v0000024925110060_0 .net "clock", 0 0, v0000024925175aa0_0;  alias, 1 drivers
v0000024925110920_0 .net "reset", 0 0, v0000024925175820_0;  alias, 1 drivers
v00000249251109c0_0 .net "target_PC", 31 0, v0000024925175780_0;  alias, 1 drivers
S_00000249250da7f0 .scope module, "Regfile" "regFile" 3 35, 8 1 0, S_0000024925116e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wEn";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
v0000024925110d80_0 .net *"_ivl_0", 31 0, L_0000024925175140;  1 drivers
v000002492510ffc0_0 .net *"_ivl_10", 6 0, L_00000249251755a0;  1 drivers
L_00000249252001a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002492510f160_0 .net *"_ivl_13", 1 0, L_00000249252001a8;  1 drivers
L_00000249252001f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249251101a0_0 .net/2u *"_ivl_14", 31 0, L_00000249252001f0;  1 drivers
v000002492510f200_0 .net *"_ivl_18", 31 0, L_00000249251769a0;  1 drivers
L_0000024925200238 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002492510f340_0 .net *"_ivl_21", 30 0, L_0000024925200238;  1 drivers
L_0000024925200280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002492510f3e0_0 .net/2u *"_ivl_22", 31 0, L_0000024925200280;  1 drivers
v00000249251102e0_0 .net *"_ivl_24", 0 0, L_0000024925175fa0;  1 drivers
v000002492510f480_0 .net *"_ivl_26", 31 0, L_0000024925176180;  1 drivers
v000002492510f520_0 .net *"_ivl_28", 6 0, L_0000024925175960;  1 drivers
L_0000024925200118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002492510f840_0 .net *"_ivl_3", 30 0, L_0000024925200118;  1 drivers
L_00000249252002c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002492510f5c0_0 .net *"_ivl_31", 1 0, L_00000249252002c8;  1 drivers
L_0000024925200310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002492510f660_0 .net/2u *"_ivl_32", 31 0, L_0000024925200310;  1 drivers
L_0000024925200160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002492510f980_0 .net/2u *"_ivl_4", 31 0, L_0000024925200160;  1 drivers
v000002492510fa20_0 .net *"_ivl_6", 0 0, L_0000024925176900;  1 drivers
v000002492510fac0_0 .net *"_ivl_8", 31 0, L_0000024925176c20;  1 drivers
v000002492510fb60_0 .net "clock", 0 0, v0000024925175aa0_0;  alias, 1 drivers
v00000249251064e0_0 .net "read_data1", 31 0, L_0000024925175d20;  alias, 1 drivers
v00000249251719e0_0 .net "read_data2", 31 0, L_0000024925176e00;  alias, 1 drivers
v00000249251727a0_0 .net "read_reg1", 4 0, L_0000024925176220;  1 drivers
v0000024925171080_0 .net "read_reg2", 4 0, L_0000024925176ae0;  1 drivers
v0000024925172b60 .array "reg_file", 0 31, 31 0;
v00000249251714e0_0 .net "reset", 0 0, v0000024925175820_0;  alias, 1 drivers
v0000024925171f80_0 .net "wEn", 0 0, v0000024925171260_0;  alias, 1 drivers
v0000024925172ca0_0 .net "write_data", 31 0, L_0000024925175280;  alias, 1 drivers
v0000024925171940_0 .net "write_reg", 4 0, L_00000249251762c0;  1 drivers
L_0000024925175140 .concat [ 1 31 0 0], v0000024925175820_0, L_0000024925200118;
L_0000024925176900 .cmp/eq 32, L_0000024925175140, L_0000024925200160;
L_0000024925176c20 .array/port v0000024925172b60, L_00000249251755a0;
L_00000249251755a0 .concat [ 5 2 0 0], L_0000024925176220, L_00000249252001a8;
L_0000024925175d20 .functor MUXZ 32, L_00000249252001f0, L_0000024925176c20, L_0000024925176900, C4<>;
L_00000249251769a0 .concat [ 1 31 0 0], v0000024925175820_0, L_0000024925200238;
L_0000024925175fa0 .cmp/eq 32, L_00000249251769a0, L_0000024925200280;
L_0000024925176180 .array/port v0000024925172b60, L_0000024925175960;
L_0000024925175960 .concat [ 5 2 0 0], L_0000024925176ae0, L_00000249252002c8;
L_0000024925176e00 .functor MUXZ 32, L_0000024925200310, L_0000024925176180, L_0000024925175fa0, C4<>;
S_00000249250da980 .scope module, "alu1" "alu" 3 66, 9 1 0, S_0000024925116e50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_opcode";
    .port_info 1 /INPUT 32 "in_a";
    .port_info 2 /INPUT 32 "in_b";
    .port_info 3 /OUTPUT 32 "alu_out";
v0000024925172700_0 .net "alu_opcode", 3 0, v000002492510fd40_0;  alias, 1 drivers
v0000024925172f20_0 .var "alu_out", 31 0;
v0000024925171d00_0 .net "in_a", 31 0, L_0000024925175d20;  alias, 1 drivers
v00000249251711c0_0 .net "in_b", 31 0, L_0000024925176a40;  alias, 1 drivers
E_0000024925109c80 .event anyedge, v0000024925110ba0_0, v000002492510fd40_0, v00000249251711c0_0, v00000249251064e0_0;
S_00000249250f1a10 .scope module, "immi_gen" "immGen" 3 47, 10 1 0, S_0000024925116e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 32 "GenOut";
v0000024925172840_0 .var "GenOut", 31 0;
v0000024925172c00_0 .net "inst", 31 0, L_0000024925176ea0;  alias, 1 drivers
E_000002492510a340 .event anyedge, v0000024925110ce0_0;
S_00000249250f1ba0 .scope module, "mainController" "controller" 3 89, 11 1 0, S_0000024925116e50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "ALUscr";
    .port_info 2 /OUTPUT 1 "memToReg";
    .port_info 3 /OUTPUT 1 "regWrite";
    .port_info 4 /OUTPUT 1 "memRead";
    .port_info 5 /OUTPUT 1 "memWrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 2 "ALUop";
v00000249251722a0_0 .var "ALUop", 1 0;
v0000024925171800_0 .var "ALUscr", 0 0;
v0000024925172d40_0 .var "branch", 0 0;
v0000024925171ee0_0 .var "memRead", 0 0;
v0000024925171c60_0 .var "memToReg", 0 0;
v0000024925171440_0 .var "memWrite", 0 0;
v0000024925171120_0 .net "opcode", 6 0, L_0000024925176d60;  1 drivers
v0000024925171260_0 .var "regWrite", 0 0;
E_0000024925109780/0 .event anyedge, v0000024925110b00_0, v0000024925110880_0, v000002492510f0c0_0, v0000024925171ee0_0;
E_0000024925109780/1 .event anyedge, v0000024925171f80_0, v0000024925171c60_0, v0000024925171800_0, v0000024925171120_0;
E_0000024925109780 .event/or E_0000024925109780/0, E_0000024925109780/1;
S_00000249250de090 .scope module, "mux1" "mux" 3 52, 12 1 0, S_0000024925116e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "mux_out";
v00000249251728e0_0 .net "in0", 31 0, v0000024925172840_0;  alias, 1 drivers
v0000024925171300_0 .net "in1", 31 0, L_0000024925176e00;  alias, 1 drivers
v00000249251716c0_0 .net "mux_out", 31 0, L_0000024925176a40;  alias, 1 drivers
v0000024925171b20_0 .net "sel", 0 0, v0000024925171800_0;  alias, 1 drivers
L_0000024925176a40 .functor MUXZ 32, L_0000024925176e00, v0000024925172840_0, v0000024925171800_0, C4<>;
S_00000249250de220 .scope module, "mux2" "mux" 3 59, 12 1 0, S_0000024925116e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "mux_out";
v0000024925172de0_0 .net "in0", 31 0, L_0000024925176f40;  alias, 1 drivers
v0000024925171bc0_0 .net "in1", 31 0, v0000024925172f20_0;  alias, 1 drivers
v00000249251713a0_0 .net "mux_out", 31 0, L_0000024925175280;  alias, 1 drivers
v0000024925172200_0 .net "sel", 0 0, v0000024925171c60_0;  alias, 1 drivers
L_0000024925175280 .functor MUXZ 32, v0000024925172f20_0, L_0000024925176f40, v0000024925171c60_0, C4<>;
    .scope S_00000249250e4070;
T_0 ;
    %wait E_000002492510acc0;
    %load/vec4 v0000024925110920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024925110100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024925110880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000024925110100_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000024925110100_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000024925110880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000249251109c0_0;
    %store/vec4 v0000024925110100_0, 0, 32;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000249250e3ee0;
T_1 ;
    %pushi/vec4 5466147, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024925110600, 4, 0;
    %pushi/vec4 5466163, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024925110600, 4, 0;
    %pushi/vec4 5466115, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024925110600, 4, 0;
    %pushi/vec4 5466211, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024925110600, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000249250da7f0;
T_2 ;
    %wait E_000002492510acc0;
    %load/vec4 v0000024925171f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000024925172ca0_0;
    %load/vec4 v0000024925171940_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024925172b60, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000249250da7f0;
T_3 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024925172b60, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024925172b60, 4, 0;
    %end;
    .thread T_3;
    .scope S_00000249250f1a10;
T_4 ;
    %wait E_000002492510a340;
    %load/vec4 v0000024925172c00_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000024925172c00_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v0000024925172c00_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024925172c00_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000024925172c00_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024925172c00_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0000024925172840_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024925172c00_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v0000024925172c00_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000024925172c00_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0000024925172840_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000249250da980;
T_5 ;
    %wait E_0000024925109c80;
    %load/vec4 v0000024925172700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0000024925171d00_0;
    %load/vec4 v00000249251711c0_0;
    %and;
    %store/vec4 v0000024925172f20_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0000024925171d00_0;
    %load/vec4 v00000249251711c0_0;
    %or;
    %store/vec4 v0000024925172f20_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000024925171d00_0;
    %load/vec4 v00000249251711c0_0;
    %add;
    %store/vec4 v0000024925172f20_0, 0, 32;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0000024925171d00_0;
    %load/vec4 v00000249251711c0_0;
    %sub;
    %store/vec4 v0000024925172f20_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000249250fd920;
T_6 ;
    %wait E_000002492510acc0;
    %load/vec4 v000002492510f0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002492510fc00_0;
    %ix/getv 3, v0000024925110ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024925110740, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000249250fd920;
T_7 ;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024925110740, 4, 0;
    %end;
    .thread T_7;
    .scope S_00000249250fd790;
T_8 ;
    %wait E_000002492510ac00;
    %load/vec4 v0000024925110b00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002492510fd40_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024925110b00_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002492510fd40_0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000024925110b00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000249251107e0_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024925110f60_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002492510fd40_0, 0, 4;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000024925110b00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000249251107e0_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024925110f60_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002492510fd40_0, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000024925110b00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000249251107e0_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024925110f60_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002492510fd40_0, 0, 4;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0000024925110b00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000249251107e0_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024925110f60_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002492510fd40_0, 0, 4;
T_8.10 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000249250f1ba0;
T_9 ;
    %wait E_0000024925109780;
    %load/vec4 v0000024925171120_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 34, 0, 8;
    %split/vec4 2;
    %assign/vec4 v00000249251722a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925172d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171c60_0, 0;
    %assign/vec4 v0000024925171800_0, 0;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 240, 0, 8;
    %split/vec4 2;
    %assign/vec4 v00000249251722a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925172d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171c60_0, 0;
    %assign/vec4 v0000024925171800_0, 0;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 200, 64, 8;
    %split/vec4 2;
    %assign/vec4 v00000249251722a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925172d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171c60_0, 0;
    %assign/vec4 v0000024925171800_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 69, 64, 8;
    %split/vec4 2;
    %assign/vec4 v00000249251722a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925172d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024925171c60_0, 0;
    %assign/vec4 v0000024925171800_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000024925116cc0;
T_10 ;
    %pushi/vec4 8, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024925175aa0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024925175aa0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0000024925116cc0;
T_11 ;
    %wait E_000002492510acc0;
    %vpi_call 2 23 "$display", "--------SINGLE CYCLE RISC-V PROCESSOR TESTING--------" {0 0 0};
    %vpi_call 2 25 "$monitor", "At time %0d reset=%b wEn=%b, address %h: PC = %h, Instruction = %h, alu_opcode = %b, alu_out = %h, DataRead = %h", $time, v0000024925175820_0, v00000249251767c0_0, v0000024925175780_0, v0000024925171760_0, v0000024925172ac0_0, v00000249251725c0_0, v0000024925172160_0, v00000249251720c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024925175820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249251767c0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024925175780_0, 0, 32;
    %wait E_000002492510acc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024925175820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249251767c0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000024925175780_0, 0, 32;
    %wait E_000002492510acc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024925175820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249251767c0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000024925175780_0, 0, 32;
    %wait E_000002492510acc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024925175820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249251767c0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000024925175780_0, 0, 32;
    %wait E_000002492510acc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024925175820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249251767c0_0, 0, 1;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000024925175780_0, 0, 32;
    %wait E_000002492510acc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024925175820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249251767c0_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000024925175780_0, 0, 32;
    %wait E_000002492510acc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024925175820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249251767c0_0, 0, 1;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0000024925175780_0, 0, 32;
    %wait E_000002492510acc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024925175820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249251767c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024925175780_0, 0, 32;
    %wait E_000002492510acc0;
    %vpi_call 2 37 "$display", "TEST PASSED" {0 0 0};
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000024925116cc0;
T_12 ;
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %vpi_call 2 43 "$dumpfile", "dump.vcd" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "SCP_RISCV_testbench.v";
    "./SCP_RISCV_main.v";
    "./ALUcntrl.v";
    "./dataMem.v";
    "./instrMem.v";
    "./PCfetch.v";
    "./regFile.v";
    "./ALU.v";
    "./immGen.v";
    "./controller.v";
    "./mux.v";
