<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<title>Wide-Boy64 Research</title>
<meta name="viewport" content="width=device-width, initial-scale=1">
<meta name="description" content="Reverse engineered information about Wide-Boy64, including schematics.">
<style>
 img {
  max-width: 100%;
  display:   inline;
 }
 table.default {
  border-top:    1px solid #b2b2b2;
  border-left:   1px solid #b2b2b2;
  border-bottom: 1px solid #4c4c4c;
  border-right:  1px solid #4c4c4c;
 }
 table.default tr th {
   border-top:    1px solid #4c4c4c;
   border-left:   1px solid #4c4c4c;
   border-bottom: 1px solid #b2b2b2;
   border-right:  1px solid #b2b2b2;
 }
 table.default tr td {
   border-top:    1px solid #4c4c4c;
   border-left:   1px solid #4c4c4c;
   border-bottom: 1px solid #b2b2b2;
   border-right:  1px solid #b2b2b2;
 }
</style>
</head>
<body>
<nav><p><a href="http://iceboy.a-singer.de/">Home</a></p>
<hr></nav>
<main><h1>Wide-Boy64 Research</h1>
<ul>
<li><a href="#overview">Overview</a></li>
<li><a href="#wideboy64cgb">Wide-Boy64 CGB</a><ul>
<li><a href="#cgbadapter">CGB Adapter</a></li>
</ul></li>
<li><a href="#wideboy64agb">Wide-Boy64 AGB</a><ul>
<li><a href="#agbcomponents">Components</a></li>
<li><a href="#agbbitstream">Spartan Bitstream</a></li>
<li><a href="#agb40pin">40-pin connector (CN3) pinout on Wide-Boy64 AGB</a></li>
<li><a href="#agbmem">Memories connected to FPGA (and each other) on Wide-Boy64 AGB</a><ul>
<li><a href="#agbflash">Flash</a></li>
<li><a href="#agbdram">DRAM</a></li>
</ul></li>
<li><a href="#agbvolt">Voltages measured on regulators on Wide-Boy64 AGB</a></li>
<li><a href="#agbcartcon">N64 cartridge connector on Wide-Boy64 AGB</a></li>
<li><a href="#agbfpgacon">FPGA pin connections on Wide-Boy64 AGB</a></li>
</ul></li>
<li><a href="#cloning">Schematics and ideas for building a Wide-Boy64 clone</a></li>
<li><a href="#misc">Random stuff</a></li>
<li><a href="#links">Links</a></li>
</ul>
<h2 id="overview">Overview</h2>
<p>I got my hands on a Wide-Boy64 AGB that I found on Ebay. It's in a very good condition.</p>
<p><img src="img/wideboy64agb.png" alt=""><br>
<i><u>Picture 1</u><br>
Wide-Boy64 AGB</i></p>
<p>It came with this small cable. I don't know what this is used for.</p>
<p><img src="img/wideboy64cable.png" alt=""><br>
<i><u>Picture 2</u><br>
Cable that came with the Wide-Boy64</i></p>
The smaller black connector of this cable fits into the white connector on the front side of the Wide-Boy.
The bigger white connector fits into the connector on a Wide-Boy64 CGB cartridge port adapter that is used to
connect a specially prepped Game Boy Color to a Wide-Boy64 CGB. I bought such an adapter from the same seller
on Ebay from which I got the Wide-Boy64 AGB. Though this adapter obviously can't be used with the AGB version
of the Wide-Boy. I bought it out of curiosity. The Wide-Boy64 AGB that I have doesn't even have the 40 pin
connector that you need for that. The connector is not soldered onto the PCB and there is no hole cut for it
into the front of the shell. I could solder it in myself, but then I would also need to cut a hole for it. I
don't want to modify the original shell. It would look very ugly when <i>I</i> do it.<p>
<p>You can't connect any regular Game Boy to a Wide-Boy. The ones you use as a controller for the Wide-Boy
don't have a Game Boy CPU. They have a different PCB that just connects the cartridge port to the display,
buttons and the audio amplifier. So they just act as an I/O device.<p>
<h2 id="wideboy64cgb">Wide-Boy64 CGB</h2>
<p>Since I don't have the CGB variant of the Wide-Boy64 (yet), I can only describe it's adapter here.</p>
<h3 id="cgbadapter">CGB Adapter</h3>
<p>This is the CGB Adapter I bought:</p>
<p><img src="img/wideboy64cgb_adapter_front.png" alt=""><img src="img/wideboy64cgb_adapter_back.png" alt=""><br>
<i><u>Picture 3&4</u><br>
Wide-Boy64 CGB Adapter</i></p>
<p><img src="img/wideboy64cgb_adapter_pcbfront.png" alt=""><img src="img/wideboy64cgb_adapter_pcbback.png" alt=""><br>
<i><u>Picture 5&6</u><br>
Wide-Boy64 CGB Adapter PCB</i></p>
<p>I have drawn a schematic for the PCB: <a href="dmg_cart_probe.pdf">dmg_cart_probe.pdf</a></p>
<p>I labelled the pins on the cartridge connector with the signals that they ususally have on a cartridge
(address, data, ...), not the display and button signals that the Wide-Boy puts onto them. The fact that they
didn't connect pin 31 (the analog pin) makes me think that this PCB wasn't designed specifically for the
Wide-Boy in mind. They might have used this for probing the signals between a Game Boy and a cartridge.
(Notice the silk print on the PCB: "DMG CARTRIDGE PROBE") It wouldn't make any sense to not use pin 31
otherwise.</p>
<h2 id="wideboy64agb">Wide-Boy64 AGB</h2>
<h3 id="agbcomponents">Components</h3>
<p>Here is what I found out about the main components inside the Wide-Boy64 AGB. (Higher resolution pictures can
be found in my <a href="../db/wb64agb_iceboy_1.html">Game Boy database</a>.)</p>
<p><img src="img/wideboy64agb_components.png" alt=""><br>
<i><u>Picture 7</u><br>
Components of the Wide-Boy64 AGB</i></p>
<p>The EEPROM in the bottom left (BU9850) is used in many N64 cartridges that allow to save the game. I don't
know what it is used for in the Wide-Boy. My guess is, they designed it in just in case they need it, but then
never used it for anything. The Wide-Boy64 AGB does not save any settings. It doesn't even have a menu or
something. I haven't checked the contents of this EEPROM yet. I expect it to be all 0xFF. Ah, and yes, it is
connected to the N64 connector at the bottom, so it can be accessed by the N64.</p>
<p>There is a second place at the top center of the PCB where a Game Boy External Link Port could be soldered
in. Seems like when the PCB was designed, they haven't decided yet where to put the connector.</p>
<p>Luckily, the CIC, EEPROM and PROM chips are socketed. This makes it easy to change the region and dump the
EEPROM and PROM contents. The Flash is not socketed though. I don't know yet if all it's contents can be
accessed by the N64 or if the FPGA reads some other data than the N64 software from it as well.</p>
<p>The clock generator (U15) to the left of the FPGA provides a ~48.6 MHz clock to the FPGA pin 70. See page 3
of my schematic of the Wide-Boy64 AGB for details: <a href="wideboy64agb_sch.pdf">wideboy64agb_sch.pdf</a><br>
Note that the 250 MHz clock output (RCLK) just gets drained through resistor R24.</p>
<h3 id="agbbitstream">Spartan bitstream</h3>
<p>I was able to dump the FPGA bitstream from the PROM with an iCE40HX-8K Breakout Board.</p>
<p><img src="img/wideboy64agb_prom_dump.png" alt=""><br>
<i><u>Picture 8</u><br>
Wide-Boy64 AGB PROM connected to iCE40HX-8K Breakout Board</i></p>
<p>The code I used for dumping it on a 1MBit UART can be found <a href="https://sourceforge.net/p/iceboy/reveng/ci/master/tree/wb64agb_prom_dump/dump.sv">here</a>.</p>
<p>The PROM contains 179160 bits (22395 bytes) and when stored LSB-first it has the following hashes:</p>
<ul>
<li>MD5: 536e776798fa2ab103e49cd322fb5669</li>
<li>SHA256: b41f2e84b0d14a2065dfcc17bfb7d49056a277c9c2f0ace1124c7e48b831b49f</li>
</ul>
<h3 id="agb40pin">40-pin connector (CN3) pinout on Wide-Boy64 AGB</h3>
<table class="default">
<tr>
<th><i>Pin#</i></th>
<th>Usage</th>
<th colspan="2">To CPU</th>
<th colspan="2">To FPGA</th>
<th><i>Pin#</i></th>
<th>Usage</th>
<th colspan="2">To CPU</th>
<th colspan="2">To FPGA</th>
</tr><tr>
<th>1</th>
<td>Audio R</td>
<td>6</td>
<td>SO1</td>
<td colspan="2">-</td>
<th>21</th>
<td>LCD Data B2</td>
<td>100</td>
<td>LDB2</td>
<td>86</td>
<td>I/O</td>
</tr><tr>
<th>2</th>
<td>Audio L</td>
<td>7</td>
<td>SO2</td>
<td colspan="2">-</td>
<th>22</th>
<td>LCD Data B3</td>
<td>99</td>
<td>LDB3</td>
<td>87</td>
<td>I/O</td>
</tr><tr>
<th>3</th>
<td>Button B</td>
<td>5</td>
<td>P1</td>
<td>61</td>
<td>I/O</td>
<th>23</th>
<td>LCD Data B4</td>
<td>98</td>
<td>LDB4</td>
<td>88</td>
<td>I/O (D4)</td>
</tr><tr>
<th>4</th>
<td>Button A</td>
<td>4</td>
<td>P0</td>
<td>62</td>
<td>I/O</td>
<th>24</th>
<td>LCD Data B5</td>
<td>97</td>
<td>LDB5</td>
<td>89</td>
<td>I/O</td>
</tr><tr>
<th>5</th>
<td>Button R</td>
<td>3</td>
<td>P8</td>
<td>63</td>
<td>I/O</td>
<th>25</th>
<td>LCD Data G1</td>
<td>96</td>
<td>LDG1</td>
<td>92</td>
<td>I/O (D3)</td>
</tr><tr>
<th>6</th>
<td>Button Start</td>
<td>127</td>
<td>P3</td>
<td>65</td>
<td>I/O</td>
<th>26</th>
<td>LCD Data G2</td>
<td>95</td>
<td>LDG2</td>
<td>93</td>
<td>I/O</td>
</tr><tr>
<th>7</th>
<td>Button Select</td>
<td>126</td>
<td>P2</td>
<td>66</td>
<td>I/O</td>
<th>27</th>
<td>LCD Data G3</td>
<td>94</td>
<td>LDG3</td>
<td>94</td>
<td>I/O</td>
</tr><tr>
<th>8</th>
<td>Button D-Right</td>
<td>123</td>
<td>P4</td>
<td>67</td>
<td>I/O</td>
<th>28</th>
<td>GND</td>
<td>102,128,...</td>
<td>GND</td>
<td>81,91,...</td>
<td>GND</td>
</tr><tr>
<th>9</th>
<td>Button D-Down</td>
<td>122</td>
<td>P7</td>
<td>68</td>
<td>I/O</td>
<th>29</th>
<td>LCD Data G4</td>
<td>93</td>
<td>LDG4</td>
<td>95</td>
<td>I/O</td>
</tr><tr>
<th>10</th>
<td>Button D-Left</td>
<td>121</td>
<td>P5</td>
<td>69</td>
<td>I/O</td>
<th>30</th>
<td>LCD Data G5</td>
<td>92</td>
<td>LDG5</td>
<td>96</td>
<td>I/O (D2)</td>
</tr><tr>
<th>11</th>
<td>Button D-Up</td>
<td>120</td>
<td>P6</td>
<td>75</td>
<td>I/O (D7)</td>
<th>31</th>
<td>LCD Data R1</td>
<td>91</td>
<td>LDR1</td>
<td>97</td>
<td>I/O</td>
</tr><tr>
<th>12</th>
<td>Button L</td>
<td>119</td>
<td>P9</td>
<td>77</td>
<td>I/O</td>
<th>32</th>
<td>LCD Data R2</td>
<td>90</td>
<td>LDR2</td>
<td>98</td>
<td>I/O</td>
</tr><tr>
<th>13</th>
<td>LCD VSHD Enable?</td>
<td>118</td>
<td>R10</td>
<td>78</td>
<td>I/O</td>
<th>33</th>
<td>LCD Data R3</td>
<td>89</td>
<td>LDR3</td>
<td>99</td>
<td>I/O</td>
</tr><tr>
<th>14</th>
<td>AGB-REG Switch?</td>
<td>108</td>
<td>REVC</td>
<td>79</td>
<td>I/O (D6)</td>
<th>34</th>
<td>LCD Data R4</td>
<td>88</td>
<td>LDR4</td>
<td>101</td>
<td>I/O (D1)</td>
</tr><tr>
<th>15</th>
<td>LCD Mode?</td>
<td>107</td>
<td>MOD</td>
<td>80</td>
<td>I/O</td>
<th>35</th>
<td>LCD Data R5</td>
<td>87</td>
<td>LDR5</td>
<td>102</td>
<td>I/O</td>
</tr><tr>
<th>16</th>
<td>LCD SPS?</td>
<td>106</td>
<td>SPS</td>
<td>82</td>
<td>I/O</td>
<th>36</th>
<td>GND</td>
<td>102,128,...</td>
<td>GND</td>
<td>81,91,...</td>
<td>GND</td>
</tr><tr>
<th>17</th>
<td>LCD CLS?</td>
<td>105</td>
<td>CLS</td>
<td>83</td>
<td>I/O</td>
<th>37</th>
<td>LCD PS?</td>
<td>86</td>
<td>PS</td>
<td>103</td>
<td>I/O</td>
</tr><tr>
<th>18</th>
<td>LCD SPL?</td>
<td>104</td>
<td>SPL</td>
<td>84</td>
<td>I/O (D5)</td>
<th>38</th>
<td>LCD LP?</td>
<td>85</td>
<td>LP</td>
<td>104</td>
<td>I/O</td>
</tr><tr>
<th>19</th>
<td>GND</td>
<td>102,128,...</td>
<td>GND</td>
<td>81,91,...</td>
<td>GND</td>
<th>39</th>
<td>LCD Data Clock?</td>
<td>84</td>
<td>DCK</td>
<td>112</td>
<td>I/O, GCK7</td>
</tr><tr>
<th>20</th>
<td>LCD Data B1</td>
<td>101</td>
<td>LDB1</td>
<td>85</td>
<td>I/O</td>
<th>40</th>
<td>3.3 V Supply</td>
<td>1,103</td>
<td>VDD3</td>
<td>128,144,...</td>
<td>VCC</td>
</tr>
</table>
<p><i><u>Table 1</u><br>
Connections from Wide-Boy64 AGB 40-pin connector (CN3) to AGB CPU and Spartan FPGA</i></p>
<h3 id="agbmem">Memories connected to FPGA (and each other) on Wide-Boy64 AGB</h3>
<h4 id="agbflash">Flash</h4>
<table class="default">
<tr>
<th><i>Pin#</i></th>
<th>Name</th>
<th colspan="2">To FPGA</th>
<th colspan="2">To DRAM</th>
<th><i>Pin#</i></th>
<th>Name</th>
<th colspan="2">To FPGA</th>
<th colspan="2">To DRAM</th>
</tr><tr>
<th>1</th>
<td>A15</td>
<td>21</td>
<td>I/O</td>
<td colspan="2">-</td>
<th>25</th>
<td>A0</td>
<td>3</td>
<td>I/O</td>
<td>23</td>
<td>A0</td>
</tr><tr>
<th>2</th>
<td>A14</td>
<td>20</td>
<td>I/O</td>
<td>21</td>
<td>BA1(A12)</td>
<th>26</th>
<td>CE#</td>
<td>28</td>
<td>I/O</td>
<td colspan="2">-</td>
</tr><tr>
<th>3</th>
<td>A13</td>
<td>19</td>
<td>I/O</td>
<td>20</td>
<td>BA0(A13)</td>
<th>27</th>
<td>GND</td>
<td>27,...</td>
<td>GND</td>
<td>41,46,...</td>
<td>VSS,VSSQ</td>
</tr><tr>
<th>4</th>
<td>A12</td>
<td>16</td>
<td>I/O</td>
<td>36</td>
<td>NC</td>
<th>28</th>
<td>OE#</td>
<td>29</td>
<td>I/O</td>
<td>17</td>
<td>!CAS</td>
</tr><tr>
<th>5</th>
<td>A11</td>
<td>15</td>
<td>I/O</td>
<td>35</td>
<td>A11</td>
<th>29</th>
<td>DQ0</td>
<td>47</td>
<td>I/O</td>
<td>2</td>
<td>DQ0</td>
</tr><tr>
<th>6</th>
<td>A10</td>
<td>14</td>
<td>I/O</td>
<td>22</td>
<td>A10</td>
<th>30</th>
<td>DQ8</td>
<td>58</td>
<td>I/O</td>
<td>42</td>
<td>DQ8</td>
</tr><tr>
<th>7</th>
<td>A9</td>
<td>13</td>
<td>I/O</td>
<td>34</td>
<td>A9</td>
<th>31</th>
<td>DQ1</td>
<td>46</td>
<td>I/O</td>
<td>4</td>
<td>DQ1</td>
</tr><tr>
<th>8</th>
<td>A8</td>
<td>12</td>
<td>I/O</td>
<td>33</td>
<td>A8</td>
<th>32</th>
<td>DQ9</td>
<td>57</td>
<td>I/O</td>
<td>44</td>
<td>DQ9</td>
</tr><tr>
<th>9</th>
<td>A19</td>
<td>25</td>
<td>I/O</td>
<td colspan="2">-</td>
<th>33</th>
<td>DQ2</td>
<td>43</td>
<td>I/O</td>
<td>5</td>
<td>DQ2</td>
</tr><tr>
<th>10</th>
<td>A20</td>
<td>26</td>
<td>I/O</td>
<td colspan="2">-</td>
<th>34</th>
<td>DQ10</td>
<td>56</td>
<td>I/O</td>
<td>45</td>
<td>DQ10</td>
</tr><tr>
<th>11</th>
<td>WE#</td>
<td>30</td>
<td>I/O</td>
<td>16</td>
<td>!WE</td>
<th>35</th>
<td>DQ3</td>
<td>42</td>
<td>I/O</td>
<td>7</td>
<td>DQ3</td>
</tr><tr>
<th>12</th>
<td>RP#</td>
<td>72</td>
<td>DONE</td>
<td colspan="2">-</td>
<th>36</th>
<td>DQ11</td>
<td>52</td>
<td>I/O</td>
<td>47</td>
<td>DQ11</td>
</tr><tr>
<th>13</th>
<td>VCCW</td>
<td>144,...</td>
<td>VCC</td>
<td>1,3,...</td>
<td>VCC,VCCQ</td>
<th>37</th>
<td>VCC</td>
<td>144,...</td>
<td>VCC</td>
<td>1,3,...</td>
<td>VCC,VCCQ</td>
</tr><tr>
<th>14</th>
<td>WP#</td>
<td>144,...</td>
<td>VCC</td>
<td>1,3,...</td>
<td>VCC,VCCQ</td>
<th>38</th>
<td>DQ4</td>
<td>41</td>
<td>I/O</td>
<td>8</td>
<td>DQ4</td>
</tr><tr>
<th>15</th>
<td>RY/BY#</td>
<td colspan="2">-</td>
<td colspan="2">-</td>
<th>39</th>
<td>DQ12</td>
<td>51</td>
<td>I/O</td>
<td>48</td>
<td>DQ12</td>
</tr><tr>
<th>16</th>
<td>A18</td>
<td>24</td>
<td>I/O</td>
<td colspan="2">-</td>
<th>40</th>
<td>DQ5</td>
<td>39</td>
<td>I/O, GCK3</td>
<td>10</td>
<td>DQ5</td>
</tr><tr>
<th>17</th>
<td>A17</td>
<td>23</td>
<td>I/O</td>
<td colspan="2">-</td>
<th>41</th>
<td>DQ13</td>
<td>50</td>
<td>I/O</td>
<td>50</td>
<td>DQ13</td>
</tr><tr>
<th>18</th>
<td>A7</td>
<td>11</td>
<td>I/O, TMS</td>
<td>32</td>
<td>A7</td>
<th>42</th>
<td>DQ6</td>
<td>33</td>
<td>I/O, GCK2</td>
<td>11</td>
<td>DQ6</td>
</tr><tr>
<th>19</th>
<td>A6</td>
<td>10</td>
<td>I/O</td>
<td>31</td>
<td>A6</td>
<th>43</th>
<td>DQ14</td>
<td>49</td>
<td>I/O</td>
<td>51</td>
<td>DQ14</td>
</tr><tr>
<th>20</th>
<td>A5</td>
<td>9</td>
<td>I/O</td>
<td>30</td>
<td>A5</td>
<th>44</th>
<td>DQ7</td>
<td>32</td>
<td>I/O</td>
<td>13</td>
<td>DQ7</td>
</tr><tr>
<th>21</th>
<td>A4</td>
<td>7</td>
<td>I/O, TCK</td>
<td>29</td>
<td>A4</td>
<th>45</th>
<td>DQ15/A-1</td>
<td>48</td>
<td>I/O</td>
<td>53</td>
<td>DQ15</td>
</tr><tr>
<th>22</th>
<td>A3</td>
<td>6</td>
<td>I/O, TDI</td>
<td>26</td>
<td>A3</td>
<th>46</th>
<td>GND</td>
<td>27,...</td>
<td>GND</td>
<td>41,46,...</td>
<td>VSS,VSSQ</td>
</tr><tr>
<th>23</th>
<td>A2</td>
<td>5</td>
<td>I/O</td>
<td>25</td>
<td>A2</td>
<th>47</th>
<td>BYTE#</td>
<td>144,...</td>
<td>VCC</td>
<td>1,3,...</td>
<td>VCC,VCCQ</td>
</tr><tr>
<th>24</th>
<td>A1</td>
<td>4</td>
<td>I/O</td>
<td>24</td>
<td>A1</td>
<th>48</th>
<td>A16</td>
<td>22</td>
<td>I/O</td>
<td colspan="2">-</td>
</tr>
</table>
<p><i><u>Table 2</u><br>
Connections from Flash on Wide-Boy64 AGB to Spartan FPGA and DRAM</i></p>
<h4 id="agbdram">DRAM</h4>
<table class="default">
<tr>
<th><i>Pin#</i></th>
<th>Name</th>
<th colspan="2">To FPGA</th>
<th colspan="2">To Flash</th>
<th><i>Pin#</i></th>
<th>Name</th>
<th colspan="2">To FPGA</th>
<th colspan="2">To Flash</th>
</tr><tr>
<th>1</th>
<td>VCC</td>
<td>144,...</td>
<td>VCC</td>
<td>37,13,...</td>
<td>VCC,VCCW</td>
<th>28</th>
<td>VSS</td>
<td>27,...</td>
<td>GND</td>
<td>27,...</td>
<td>GND</td>
</tr><tr>
<th>2</th>
<td>DQ0</td>
<td>47</td>
<td>I/O</td>
<td>29</td>
<td>DQ0</td>
<th>29</th>
<td>A4</td>
<td>7</td>
<td>I/O, TCK</td>
<td>21</td>
<td>A4</td>
</tr><tr>
<th>3</th>
<td>VCCQ</td>
<td>144,...</td>
<td>VCC</td>
<td>37,13,...</td>
<td>VCC,VCCW</td>
<th>30</th>
<td>A5</td>
<td>9</td>
<td>I/O</td>
<td>20</td>
<td>A5</td>
</tr><tr>
<th>4</th>
<td>DQ1</td>
<td>46</td>
<td>I/O</td>
<td>31</td>
<td>DQ1</td>
<th>31</th>
<td>A6</td>
<td>10</td>
<td>I/O</td>
<td>19</td>
<td>A6</td>
</tr><tr>
<th>5</th>
<td>DQ2</td>
<td>43</td>
<td>I/O</td>
<td>33</td>
<td>DQ2</td>
<th>32</th>
<td>A7</td>
<td>11</td>
<td>I/O, TMS</td>
<td>18</td>
<td>A7</td>
</tr><tr>
<th>6</th>
<td>VSSQ</td>
<td>27,...</td>
<td>GND</td>
<td>27,...</td>
<td>GND</td>
<th>33</th>
<td>A8</td>
<td>12</td>
<td>I/O</td>
<td>8</td>
<td>A8</td>
</tr><tr>
<th>7</th>
<td>DQ3</td>
<td>42</td>
<td>I/O</td>
<td>35</td>
<td>DQ3</td>
<th>34</th>
<td>A9</td>
<td>13</td>
<td>I/O</td>
<td>7</td>
<td>A9</td>
</tr><tr>
<th>8</th>
<td>DQ4</td>
<td>41</td>
<td>I/O</td>
<td>38</td>
<td>DQ4</td>
<th>35</th>
<td>A11</td>
<td>15</td>
<td>I/O</td>
<td>5</td>
<td>A11</td>
</tr><tr>
<th>9</th>
<td>VCCQ</td>
<td>144,...</td>
<td>VCC</td>
<td>37,13,...</td>
<td>VCC,VCCW</td>
<th>36</th>
<td>NC</td>
<td>16</td>
<td>I/O</td>
<td>4</td>
<td>A12</td>
</tr><tr>
<th>10</th>
<td>DQ5</td>
<td>39</td>
<td>I/O, GCK3</td>
<td>40</td>
<td>DQ5</td>
<th>37</th>
<td>CKE</td>
<td>144,...</td>
<td>VCC</td>
<td>37,13,...</td>
<td>VCC,VCCW</td>
</tr><tr>
<th>11</th>
<td>DQ6</td>
<td>33</td>
<td>I/O, GCK2</td>
<td>42</td>
<td>DQ6</td>
<th>38</th>
<td>CLK</td>
<td>106</td>
<td>I/O, GCK6 (DOUT)</td>
<td colspan="2">-</td>
</tr><tr>
<th>12</th>
<td>VSSQ</td>
<td>27,...</td>
<td>GND</td>
<td>27,...</td>
<td>GND</td>
<th>39</th>
<td>UDQM</td>
<td>113</td>
<td>I/O</td>
<td colspan="2">-</td>
</tr><tr>
<th>13</th>
<td>DQ7</td>
<td>32</td>
<td>I/O</td>
<td>44</td>
<td>DQ7</td>
<th>40</th>
<td>NC</td>
<td colspan="2">-</td>
<td colspan="2">-</td>
</tr><tr>
<th>14</th>
<td>VCC</td>
<td>144,...</td>
<td>VCC</td>
<td>37,13,...</td>
<td>VCC,VCCW</td>
<th>41</th>
<td>VSS</td>
<td>27,...</td>
<td>GND</td>
<td>27,...</td>
<td>GND</td>
</tr><tr>
<th>15</th>
<td>LDQM</td>
<td>115</td>
<td>I/O (CS1)</td>
<td colspan="2">-</td>
<th>42</th>
<td>DQ8</td>
<td>58</td>
<td>I/O</td>
<td>30</td>
<td>DQ8</td>
</tr><tr>
<th>16</th>
<td>!WE</td>
<td>30</td>
<td>I/O</td>
<td>11</td>
<td>WE#</td>
<th>43</th>
<td>VCCQ</td>
<td>144,...</td>
<td>VCC</td>
<td>37,13,...</td>
<td>VCC,VCCW</td>
</tr><tr>
<th>17</th>
<td>!CAS</td>
<td>29</td>
<td>I/O</td>
<td>28</td>
<td>OE#</td>
<th>44</th>
<td>DQ9</td>
<td>57</td>
<td>I/O</td>
<td>32</td>
<td>DQ9</td>
</tr><tr>
<th>18</th>
<td>!RAS</td>
<td>111</td>
<td>I/O</td>
<td colspan="2">-</td>
<th>45</th>
<td>DQ10</td>
<td>56</td>
<td>I/O</td>
<td>34</td>
<td>DQ10</td>
</tr><tr>
<th>19</th>
<td>!CS</td>
<td>31</td>
<td>I/O</td>
<td colspan="2">-</td>
<th>46</th>
<td>VSSQ</td>
<td>27,...</td>
<td>GND</td>
<td>27,...</td>
<td>GND</td>
</tr><tr>
<th>20</th>
<td>BA0(A13)</td>
<td>19</td>
<td>I/O</td>
<td>3</td>
<td>A13</td>
<th>47</th>
<td>DQ11</td>
<td>52</td>
<td>I/O</td>
<td>36</td>
<td>DQ11</td>
</tr><tr>
<th>21</th>
<td>BA1(A12)</td>
<td>20</td>
<td>I/O</td>
<td>2</td>
<td>A14</td>
<th>48</th>
<td>DQ12</td>
<td>51</td>
<td>I/O</td>
<td>39</td>
<td>DQ12</td>
</tr><tr>
<th>22</th>
<td>A10</td>
<td>14</td>
<td>I/O</td>
<td>6</td>
<td>A10</td>
<th>49</th>
<td>VCCQ</td>
<td>144,...</td>
<td>VCC</td>
<td>37,13,...</td>
<td>VCC,VCCW</td>
</tr><tr>
<th>23</th>
<td>A0</td>
<td>3</td>
<td>I/O</td>
<td>25</td>
<td>A0</td>
<th>50</th>
<td>DQ13</td>
<td>50</td>
<td>I/O</td>
<td>41</td>
<td>DQ13</td>
</tr><tr>
<th>24</th>
<td>A1</td>
<td>4</td>
<td>I/O</td>
<td>24</td>
<td>A1</td>
<th>51</th>
<td>DQ14</td>
<td>49</td>
<td>I/O</td>
<td>43</td>
<td>DQ14</td>
</tr><tr>
<th>25</th>
<td>A2</td>
<td>5</td>
<td>I/O</td>
<td>23</td>
<td>A2</td>
<th>52</th>
<td>VSSQ</td>
<td>27,...</td>
<td>GND</td>
<td>27,...</td>
<td>GND</td>
</tr><tr>
<th>26</th>
<td>A3</td>
<td>6</td>
<td>I/O, TDI</td>
<td>22</td>
<td>A3</td>
<th>53</th>
<td>DQ15</td>
<td>48</td>
<td>I/O</td>
<td>45</td>
<td>DQ15/A-1</td>
</tr><tr>
<th>27</th>
<td>VCC</td>
<td>144,...</td>
<td>VCC</td>
<td>37,13,...</td>
<td>VCC,VCCW</td>
<th>54</th>
<td>VSS</td>
<td>27,...</td>
<td>GND</td>
<td>27,...</td>
<td>GND</td>
</tr>
</table>
<p><i><u>Table 3</u><br>
Connections from DRAM on Wide-Boy64 AGB to Spartan FPGA and Flash</i></p>
<h3 id="agbvolt">Voltages measured on regulators on Wide-Boy64 AGB</h3>
<table class="default">
<tr>
<th><i>Pin#</i></th>
<th>Name</th>
<th>U3</th>
<th>U4</th>
<th>U5</th>
</tr><tr>
<th>1</th>
<td>VIN</td>
<td>11.5 V</td>
<td>11.5 V</td>
<td>5 V</td>
</tr><tr>
<th>2</th>
<td>VO</td>
<td>2.5 V</td>
<td>5 V</td>
<td>3.3 V</td>
</tr><tr>
<th>3</th>
<td>GND</td>
<td>0 V</td>
<td>0 V</td>
<td>0 V</td>
</tr><tr>
<th>4</th>
<td>VADJ/VC</td>
<td>1.25 V</td>
<td>2.5 V</td>
<td>1.25 V</td>
</tr>
</table>
<p><i><u>Table 4</u><br>
Voltages measured at the three voltage regulators at the bottom of the Wide-Boy64 AGB PCB</i></p>
<h3 id="agbcartcon">N64 cartridge connector on Wide-Boy64 AGB</h3>
<table class="default">
<tr>
<th><i>Pin#</i></th>
<th>Name</th>
<th>To CN2</th>
<th colspan="3">To component pin#</th>
<th><i>Pin#</i></th>
<th>Name</th>
<th>To CN2</th>
<th colspan="3">To component pin#</th>
</tr><tr>
<th>1</th>
<td>GND</td>
<td>1,2,9,10,37,38</td>
<td colspan="3">GND</td>
<th>26</th>
<td>GND</td>
<td>1,2,9,10,37,38</td>
<td colspan="3">GND</td>
</tr><tr>
<th>2</th>
<td>GND</td>
<td>1,2,9,10,37,38</td>
<td colspan="3">GND</td>
<th>27</th>
<td>GND</td>
<td>1,2,9,10,37,38</td>
<td colspan="3">GND</td>
</tr><tr>
<th>3</th>
<td>AD15</td>
<td>3</td>
<td>FPGA</td>
<td>139</td>
<td>I/O</td>
<th>28</th>
<td>AD0</td>
<td>4</td>
<td>FPGA</td>
<td>140</td>
<td>I/O</td>
</tr><tr>
<th>4</th>
<td>AD14</td>
<td>5</td>
<td>FPGA</td>
<td>136</td>
<td>I/O</td>
<th>29</th>
<td>AD1</td>
<td>6</td>
<td>FPGA</td>
<td>138</td>
<td>I/O</td>
</tr><tr>
<th>5</th>
<td>AD13</td>
<td>7</td>
<td>FPGA</td>
<td>134</td>
<td>I/O</td>
<th>30</th>
<td>AD2</td>
<td>8</td>
<td>FPGA</td>
<td>135</td>
<td>I/O</td>
</tr><tr>
<th>6</th>
<td>GND</td>
<td>1,2,9,10,37,38</td>
<td colspan="3">GND</td>
<th>31</th>
<td>GND</td>
<td>1,2,9,10,37,38</td>
<td colspan="3">GND</td>
</tr><tr>
<th>7</th>
<td>AD12</td>
<td>11</td>
<td>FPGA</td>
<td>132</td>
<td>I/O</td>
<th>32</th>
<td>AD3</td>
<td>12</td>
<td>FPGA</td>
<td>133</td>
<td>I/O</td>
</tr><tr>
<th>8</th>
<td>!WRITE</td>
<td>13</td>
<td>FPGA</td>
<td>2</td>
<td>I/O, GCK1</td>
<th>33</th>
<td>ALE_L</td>
<td>14</td>
<td>FPGA</td>
<td>143</td>
<td>I/O, GCK8</td>
</tr><tr>
<th>9</th>
<td>VCC*</td>
<td>15,16</td>
<td>EEPROM;CIC;U6</td>
<td>8;1,16;5</td>
<td>VCC</td>
<th>34</th>
<td>VCC*</td>
<td>15,16</td>
<td>EEPROM;CIC;U6</td>
<td>8;1,16;5</td>
<td>VCC</td>
</tr><tr>
<th>10</th>
<td>!READ</td>
<td>17</td>
<td>FPGA</td>
<td>142</td>
<td>I/O</td>
<th>35</th>
<td>ALE_H</td>
<td>18</td>
<td>FPGA</td>
<td>141</td>
<td>I/O</td>
</tr><tr>
<th>11</th>
<td>AD11</td>
<td>19</td>
<td>FPGA</td>
<td>130</td>
<td>I/O</td>
<th>36</th>
<td>AD4</td>
<td>20</td>
<td>FPGA</td>
<td>131</td>
<td>I/O</td>
</tr><tr>
<th>12</th>
<td>AD10</td>
<td>21</td>
<td>FPGA</td>
<td>126</td>
<td>I/O</td>
<th>37</th>
<td>AD5</td>
<td>22</td>
<td>FPGA</td>
<td>129</td>
<td>I/O</td>
</tr><tr>
<th>13</th>
<td>12V</td>
<td>23,24</td>
<td>Regs U3;U4</td>
<td>1</td>
<td>VIN</td>
<th>38</th>
<td>12V</td>
<td>23,24</td>
<td>Regs U3;U4</td>
<td>1</td>
<td>VIN</td>
</tr><tr>
<th>14</th>
<td>NC</td>
<td>-</td>
<td colspan="3">-</td>
<th>39</th>
<td>NC</td>
<td>-</td>
<td colspan="3">-</td>
</tr><tr>
<th>15</th>
<td>AD9</td>
<td>25</td>
<td>FPGA</td>
<td>124</td>
<td>I/O</td>
<th>40</th>
<td>AD6</td>
<td>26</td>
<td>FPGA</td>
<td>125</td>
<td>I/O</td>
</tr><tr>
<th>16</th>
<td>AD8</td>
<td>27</td>
<td>FPGA</td>
<td>122</td>
<td>I/O</td>
<th>41</th>
<td>AD7</td>
<td>28</td>
<td>FPGA</td>
<td>123</td>
<td>I/O</td>
</tr><tr>
<th>17</th>
<td>VCC*</td>
<td>15,16</td>
<td>EEPROM;CIC;U6</td>
<td>8;1,16;5</td>
<td>VCC</td>
<th>42</th>
<td>VCC*</td>
<td>15,16</td>
<td>EEPROM;CIC;U6</td>
<td>8;1,16;5</td>
<td>VCC</td>
</tr><tr>
<th>18</th>
<td>CIC_DIO</td>
<td>29</td>
<td>CIC</td>
<td>15</td>
<td>DIO</td>
<th>43</th>
<td>CIC_DCLK</td>
<td>30</td>
<td>CIC</td>
<td>14</td>
<td>DCLK</td>
</tr><tr>
<th>19</th>
<td>1.6MHZ</td>
<td>31</td>
<td>EEPROM;CIC</td>
<td>3;11</td>
<td>CLK_IN</td>
<th>44</th>
<td>JTAG_CLK_R4300</td>
<td>32</td>
<td>FPGA</td>
<td>120</td>
<td>I/O</td>
</tr><tr>
<th>20</th>
<td>!COLD_RESET</td>
<td>33</td>
<td>FPGA;EEPROM;CIC</td>
<td>121;6;9</td>
<td>I/O;!RST</td>
<th>45</th>
<td>!NMI_R4300</td>
<td>34</td>
<td>FPGA</td>
<td>119</td>
<td>I/O</td>
</tr><tr>
<th>21</th>
<td>S_DAT</td>
<td>35</td>
<td>EEPROM</td>
<td>5</td>
<td>DATA</td>
<th>46</th>
<td>VIDEO_CLK</td>
<td>36</td>
<td>FPGA</td>
<td>117</td>
<td>I/O</td>
</tr><tr>
<th>22</th>
<td>GND</td>
<td>1,2,9,10,37,38</td>
<td colspan="3">GND</td>
<th>47</th>
<td>GND</td>
<td>1,2,9,10,37,38</td>
<td colspan="3">GND</td>
</tr><tr>
<th>23</th>
<td>GND</td>
<td>1,2,9,10,37,38</td>
<td colspan="3">GND</td>
<th>48</th>
<td>GND</td>
<td>1,2,9,10,37,38</td>
<td colspan="3">GND</td>
</tr><tr>
<th>24</th>
<td>LAUDIO</td>
<td>39</td>
<td colspan="3">Cap C6</td>
<th>49</th>
<td>RAUDIO</td>
<td>40</td>
<td colspan="3">Cap C7</td>
</tr><tr>
<th>25</th>
<td>GND</td>
<td>1,2,9,10,37,38</td>
<td colspan="3">GND</td>
<th>50</th>
<td>GND</td>
<td>1,2,9,10,37,38</td>
<td colspan="3">GND</td>
</tr>
</table>
<p><i><u>Table 5</u><br>
Connections from N64 cartridge connector on Wide-Boy64 AGB to CN2 and other components.<br>
* VCC on the N64 cartridge connector is 3.3 V, but it is not connected to the VCC of the FPGA or the AGB CPU.
It only powers the CIC, EEPROM and Reset Controller (U6).</i></p>
<h3 id="agbfpgacon">FPGA pin connections on Wide-Boy64 AGB</h3>
<table class="default">
<tr>
<th><i>Pin#</i></th>
<th>Name</th>
<th>Usage</th>
<th colspan="3">To component pin#</th>
<th colspan="3">To component pin#</th>
<th colspan="3">To component pin#</th>
</tr><tr>
<th>1</th>
<td colspan="11">GND</td>
</tr><tr>
<th>2</th>
<td>I/O, GCK1</td>
<td>N64 !WRITE</td>
<td>N64 connector</td>
<td>8</td>
<td>!WRITE</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>3</th>
<td>I/O</td>
<td>Flash/DRAM A0</td>
<td>Flash</td>
<td>25</td>
<td>A0</td>
<td>DRAM</td>
<td>23</td>
<td>A0</td>
<td colspan="3">-</td>
</tr><tr>
<th>4</th>
<td>I/O</td>
<td>Flash/DRAM A1</td>
<td>Flash</td>
<td>24</td>
<td>A1</td>
<td>DRAM</td>
<td>24</td>
<td>A1</td>
<td colspan="3">-</td>
</tr><tr>
<th>5</th>
<td>I/O</td>
<td>Flash/DRAM A2</td>
<td>Flash</td>
<td>23</td>
<td>A2</td>
<td>DRAM</td>
<td>25</td>
<td>A2</td>
<td colspan="3">-</td>
</tr><tr>
<th>6</th>
<td>I/O, TDI</td>
<td>Flash/DRAM A3</td>
<td>Flash</td>
<td>22</td>
<td>A3</td>
<td>DRAM</td>
<td>26</td>
<td>A3</td>
<td colspan="3">-</td>
</tr><tr>
<th>7</th>
<td>I/O, TCK</td>
<td>Flash/DRAM A4</td>
<td>Flash</td>
<td>21</td>
<td>A4</td>
<td>DRAM</td>
<td>29</td>
<td>A4</td>
<td colspan="3">-</td>
</tr><tr>
<th>8</th>
<td colspan="11">GND</td>
</tr><tr>
<th>9</th>
<td>I/O</td>
<td>Flash/DRAM A5</td>
<td>Flash</td>
<td>20</td>
<td>A5</td>
<td>DRAM</td>
<td>30</td>
<td>A5</td>
<td colspan="3">-</td>
</tr><tr>
<th>10</th>
<td>I/O</td>
<td>Flash/DRAM A6</td>
<td>Flash</td>
<td>19</td>
<td>A6</td>
<td>DRAM</td>
<td>31</td>
<td>A6</td>
<td colspan="3">-</td>
</tr><tr>
<th>11</th>
<td>I/O, TMS</td>
<td>Flash/DRAM A7</td>
<td>Flash</td>
<td>18</td>
<td>A7</td>
<td>DRAM</td>
<td>32</td>
<td>A7</td>
<td colspan="3">-</td>
</tr><tr>
<th>12</th>
<td>I/O</td>
<td>Flash/DRAM A8</td>
<td>Flash</td>
<td>8</td>
<td>A8</td>
<td>DRAM</td>
<td>33</td>
<td>A8</td>
<td colspan="3">-</td>
</tr><tr>
<th>13</th>
<td>I/O</td>
<td>Flash/DRAM A9</td>
<td>Flash</td>
<td>7</td>
<td>A9</td>
<td>DRAM</td>
<td>34</td>
<td>A9</td>
<td colspan="3">-</td>
</tr><tr>
<th>14</th>
<td>I/O</td>
<td>Flash/DRAM A10</td>
<td>Flash</td>
<td>6</td>
<td>A10</td>
<td>DRAM</td>
<td>22</td>
<td>A10</td>
<td colspan="3">-</td>
</tr><tr>
<th>15</th>
<td>I/O</td>
<td>Flash/DRAM A11</td>
<td>Flash</td>
<td>5</td>
<td>A11</td>
<td>DRAM</td>
<td>35</td>
<td>A11</td>
<td colspan="3">-</td>
</tr><tr>
<th>16</th>
<td>I/O</td>
<td>Flash A12</td>
<td>Flash</td>
<td>4</td>
<td>A12</td>
<td>DRAM</td>
<td>36</td>
<td>NC</td>
<td colspan="3">-</td>
</tr><tr>
<th>17</th>
<td colspan="11">GND</td>
</tr><tr>
<th>18</th>
<td colspan="11">VCC</td>
</tr><tr>
<th>19</th>
<td>I/O</td>
<td>Flash/DRAM A13</td>
<td>Flash</td>
<td>3</td>
<td>A13</td>
<td>DRAM</td>
<td>20</td>
<td>BA0(A13)</td>
<td colspan="3">-</td>
</tr><tr>
<th>20</th>
<td>I/O</td>
<td>Flash A14; DRAM A12</td>
<td>Flash</td>
<td>2</td>
<td>A14</td>
<td>DRAM</td>
<td>21</td>
<td>BA1(A12)</td>
<td colspan="3">-</td>
</tr><tr>
<th>21</th>
<td>I/O</td>
<td>Flash A15</td>
<td>Flash</td>
<td>1</td>
<td>A15</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>22</th>
<td>I/O</td>
<td>Flash A16</td>
<td>Flash</td>
<td>48</td>
<td>A16</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>23</th>
<td>I/O</td>
<td>Flash A17</td>
<td>Flash</td>
<td>17</td>
<td>A17</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>24</th>
<td>I/O</td>
<td>Flash A18</td>
<td>Flash</td>
<td>16</td>
<td>A18</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>25</th>
<td>I/O</td>
<td>Flash A19</td>
<td>Flash</td>
<td>9</td>
<td>A19</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>26</th>
<td>I/O</td>
<td>Flash A20</td>
<td>Flash</td>
<td>10</td>
<td>A20</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>27</th>
<td colspan="11">GND</td>
</tr><tr>
<th>28</th>
<td>I/O</td>
<td>Flash !CE</td>
<td>Flash</td>
<td>26</td>
<td>CE#</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>29</th>
<td>I/O</td>
<td>Flash !OE; DRAM !CAS</td>
<td>Flash</td>
<td>28</td>
<td>OE#</td>
<td>DRAM</td>
<td>17</td>
<td>!CAS</td>
<td colspan="3">-</td>
</tr><tr>
<th>30</th>
<td>I/O</td>
<td>Flash/DRAM !WE</td>
<td>Flash</td>
<td>11</td>
<td>WE#</td>
<td>DRAM</td>
<td>16</td>
<td>!WE</td>
<td colspan="3">-</td>
</tr><tr>
<th>31</th>
<td>I/O</td>
<td>DRAM !CS</td>
<td colspan="3">-</td>
<td>DRAM</td>
<td>19</td>
<td>!CS</td>
<td colspan="3">-</td>
</tr><tr>
<th>32</th>
<td>I/O</td>
<td>Flash/DRAM DQ7</td>
<td>Flash</td>
<td>44</td>
<td>DQ7</td>
<td>DRAM</td>
<td>13</td>
<td>DQ7</td>
<td colspan="3">-</td>
</tr><tr>
<th>33</th>
<td>I/O, GCK2</td>
<td>Flash/DRAM DQ6</td>
<td>Flash</td>
<td>42</td>
<td>DQ6</td>
<td>DRAM</td>
<td>11</td>
<td>DQ6</td>
<td colspan="3">-</td>
</tr><tr>
<th>34</th>
<td>M1</td>
<td>Cfg. Mode (NC; M1=high)</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>35</th>
<td colspan="11">GND</td>
</tr><tr>
<th>36</th>
<td>M0</td>
<td>Cfg. Mode (M0=low)</td>
<td colspan="3">GND</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>37</th>
<td colspan="11">VCC</td>
</tr><tr>
<th>38</th>
<td>!PWRDWN</td>
<td>(Never Power Down)</td>
<td colspan="3">VCC</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>39</th>
<td>I/O, GCK3</td>
<td>Flash/DRAM DQ5</td>
<td>Flash</td>
<td>40</td>
<td>DQ5</td>
<td>DRAM</td>
<td>10</td>
<td>DQ5</td>
<td colspan="3">-</td>
</tr><tr>
<th>40</th>
<td>I/O (HDC)</td>
<td>?</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
<td colspan="3">Testpoint CP1</td>
</tr><tr>
<th>41</th>
<td>I/O</td>
<td>Flash/DRAM DQ4</td>
<td>Flash</td>
<td>38</td>
<td>DQ4</td>
<td>DRAM</td>
<td>8</td>
<td>DQ4</td>
<td colspan="3">-</td>
</tr><tr>
<th>42</th>
<td>I/O</td>
<td>Flash/DRAM DQ3</td>
<td>Flash</td>
<td>35</td>
<td>DQ3</td>
<td>DRAM</td>
<td>7</td>
<td>DQ3</td>
<td colspan="3">-</td>
</tr><tr>
<th>43</th>
<td>I/O</td>
<td>Flash/DRAM DQ2</td>
<td>Flash</td>
<td>33</td>
<td>DQ2</td>
<td>DRAM</td>
<td>5</td>
<td>DQ2</td>
<td colspan="3">-</td>
</tr><tr>
<th>44</th>
<td>I/O (!LDC)</td>
<td>PROM !CE</td>
<td>PROM</td>
<td>4</td>
<td>!CE</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>45</th>
<td colspan="11">GND</td>
</tr><tr>
<th>46</th>
<td>I/O</td>
<td>Flash/DRAM DQ1</td>
<td>Flash</td>
<td>31</td>
<td>DQ1</td>
<td>DRAM</td>
<td>4</td>
<td>DQ1</td>
<td colspan="3">-</td>
</tr><tr>
<th>47</th>
<td>I/O</td>
<td>Flash/DRAM DQ0</td>
<td>Flash</td>
<td>29</td>
<td>DQ0</td>
<td>DRAM</td>
<td>2</td>
<td>DQ0</td>
<td colspan="3">-</td>
</tr><tr>
<th>48</th>
<td>I/O</td>
<td>Flash/DRAM DQ15</td>
<td>Flash</td>
<td>45</td>
<td>DQ15/A-1</td>
<td>DRAM</td>
<td>53</td>
<td>DQ15</td>
<td colspan="3">-</td>
</tr><tr>
<th>49</th>
<td>I/O</td>
<td>Flash/DRAM DQ14</td>
<td>Flash</td>
<td>43</td>
<td>DQ14</td>
<td>DRAM</td>
<td>51</td>
<td>DQ14</td>
<td colspan="3">-</td>
</tr><tr>
<th>50</th>
<td>I/O</td>
<td>Flash/DRAM DQ13</td>
<td>Flash</td>
<td>41</td>
<td>DQ13</td>
<td>DRAM</td>
<td>50</td>
<td>DQ13</td>
<td colspan="3">-</td>
</tr><tr>
<th>51</th>
<td>I/O</td>
<td>Flash/DRAM DQ12</td>
<td>Flash</td>
<td>39</td>
<td>DQ12</td>
<td>DRAM</td>
<td>48</td>
<td>DQ12</td>
<td colspan="3">-</td>
</tr><tr>
<th>52</th>
<td>I/O</td>
<td>Flash/DRAM DQ11</td>
<td>Flash</td>
<td>36</td>
<td>DQ11</td>
<td>DRAM</td>
<td>47</td>
<td>DQ11</td>
<td colspan="3">-</td>
</tr><tr>
<th>53</th>
<td>I/O (!INIT)</td>
<td>PROM OE</td>
<td>PROM</td>
<td>3</td>
<td>OE/!RESET</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>54</th>
<td colspan="11">VCC</td>
</tr><tr>
<th>55</th>
<td colspan="11">GND</td>
</tr><tr>
<th>56</th>
<td>I/O</td>
<td>Flash/DRAM DQ10</td>
<td>Flash</td>
<td>34</td>
<td>DQ10</td>
<td>DRAM</td>
<td>45</td>
<td>DQ10</td>
<td colspan="3">-</td>
</tr><tr>
<th>57</th>
<td>I/O</td>
<td>Flash/DRAM DQ9</td>
<td>Flash</td>
<td>32</td>
<td>DQ9</td>
<td>DRAM</td>
<td>44</td>
<td>DQ9</td>
<td colspan="3">-</td>
</tr><tr>
<th>58</th>
<td>I/O</td>
<td>Flash/DRAM DQ8</td>
<td>Flash</td>
<td>30</td>
<td>DQ8</td>
<td>DRAM</td>
<td>42</td>
<td>DQ8</td>
<td colspan="3">-</td>
</tr><tr>
<th>59</th>
<td>I/O</td>
<td>AGB-AMP !Standby?</td>
<td>AGB-AMP</td>
<td>12</td>
<td>!STB</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>60</th>
<td>I/O</td>
<td>?</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
<td colspan="3">Testpoint CP2</td>
</tr><tr>
<th>61</th>
<td>I/O</td>
<td>Button B</td>
<td>CPU</td>
<td>5</td>
<td>P1</td>
<td>CN3</td>
<td colspan="2">3</td>
<td colspan="3">-</td>
</tr><tr>
<th>62</th>
<td>I/O</td>
<td>Button A</td>
<td>CPU</td>
<td>4</td>
<td>P0</td>
<td>CN3</td>
<td colspan="2">4</td>
<td colspan="3">-</td>
</tr><tr>
<th>63</th>
<td>I/O</td>
<td>Button R</td>
<td>CPU</td>
<td>3</td>
<td>P8</td>
<td>CN3</td>
<td colspan="2">5</td>
<td colspan="3">-</td>
</tr><tr>
<th>64</th>
<td colspan="11">GND</td>
</tr><tr>
<th>65</th>
<td>I/O</td>
<td>Button Start</td>
<td>CPU</td>
<td>127</td>
<td>P3</td>
<td>CN3</td>
<td colspan="2">6</td>
<td colspan="3">-</td>
</tr><tr>
<th>66</th>
<td>I/O</td>
<td>Button Select</td>
<td>CPU</td>
<td>126</td>
<td>P2</td>
<td>CN3</td>
<td colspan="2">7</td>
<td colspan="3">-</td>
</tr><tr>
<th>67</th>
<td>I/O</td>
<td>Button D-Right</td>
<td>CPU</td>
<td>123</td>
<td>P4</td>
<td>CN3</td>
<td colspan="2">8</td>
<td colspan="3">-</td>
</tr><tr>
<th>68</th>
<td>I/O</td>
<td>Button D-Down</td>
<td>CPU</td>
<td>122</td>
<td>P7</td>
<td>CN3</td>
<td colspan="2">9</td>
<td colspan="3">-</td>
</tr><tr>
<th>69</th>
<td>I/O</td>
<td>Button D-Left</td>
<td>CPU</td>
<td>121</td>
<td>P5</td>
<td>CN3</td>
<td colspan="2">10</td>
<td colspan="3">-</td>
</tr><tr>
<th>70</th>
<td>I/O, GCK4</td>
<td>48.681812 MHz</td>
<td>MX8350 (U15)</td>
<td>3</td>
<td>VCLK</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>71</th>
<td colspan="11">GND</td>
</tr><tr>
<th>72</th>
<td>DONE</td>
<td>Flash !RESET</td>
<td>Flash</td>
<td>12</td>
<td>RP#</td>
<td colspan="3">-</td>
<td colspan="3">Testpoint CP5</td>
</tr><tr>
<th>73</th>
<td colspan="11">VCC</td>
</tr><tr>
<th>74</th>
<td>!PROGRAM</td>
<td>48.681812 MHz Enable</td>
<td>MX8350 (U15)</td>
<td>14</td>
<td>!RESET</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>75</th>
<td>I/O (D7)</td>
<td>Button D-Up</td>
<td>CPU</td>
<td>120</td>
<td>P6</td>
<td>CN3</td>
<td colspan="2">11</td>
<td colspan="3">-</td>
</tr><tr>
<th>76</th>
<td>I/O, GCK5</td>
<td>?</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
<td colspan="3">Testpoint CP3</td>
</tr><tr>
<th>77</th>
<td>I/O</td>
<td>Button L</td>
<td>CPU</td>
<td>119</td>
<td>P9</td>
<td>CN3</td>
<td colspan="2">12</td>
<td colspan="3">-</td>
</tr><tr>
<th>78</th>
<td>I/O</td>
<td>LCD VSHD Enable?</td>
<td>CPU</td>
<td>118</td>
<td>R10</td>
<td>CN3</td>
<td colspan="2">13</td>
<td colspan="3">-</td>
</tr><tr>
<th>79</th>
<td>I/O (D6)</td>
<td>AGB-REG Switch?</td>
<td>CPU</td>
<td>108</td>
<td>REVC</td>
<td>CN3</td>
<td colspan="2">14</td>
<td colspan="3">-</td>
</tr><tr>
<th>80</th>
<td>I/O</td>
<td>LCD Mode?</td>
<td>CPU</td>
<td>107</td>
<td>MOD</td>
<td>CN3</td>
<td colspan="2">15</td>
<td colspan="3">-</td>
</tr><tr>
<th>81</th>
<td colspan="11">GND</td>
</tr><tr>
<th>82</th>
<td>I/O</td>
<td>LCD SPS?</td>
<td>CPU</td>
<td>106</td>
<td>SPS</td>
<td>CN3</td>
<td colspan="2">16</td>
<td colspan="3">-</td>
</tr><tr>
<th>83</th>
<td>I/O</td>
<td>LCD CLS?</td>
<td>CPU</td>
<td>105</td>
<td>CLS</td>
<td>CN3</td>
<td colspan="2">17</td>
<td colspan="3">-</td>
</tr><tr>
<th>84</th>
<td>I/O (D5)</td>
<td>LCD SPL?</td>
<td>CPU</td>
<td>104</td>
<td>SPL</td>
<td>CN3</td>
<td colspan="2">18</td>
<td colspan="3">-</td>
</tr><tr>
<th>85</th>
<td>I/O</td>
<td>LCD Data B1</td>
<td>CPU</td>
<td>101</td>
<td>LDB1</td>
<td>CN3</td>
<td colspan="2">20</td>
<td colspan="3">-</td>
</tr><tr>
<th>86</th>
<td>I/O</td>
<td>LCD Data B2</td>
<td>CPU</td>
<td>100</td>
<td>LDB2</td>
<td>CN3</td>
<td colspan="2">21</td>
<td colspan="3">-</td>
</tr><tr>
<th>87</th>
<td>I/O</td>
<td>LCD Data B3</td>
<td>CPU</td>
<td>99</td>
<td>LDB3</td>
<td>CN3</td>
<td colspan="2">22</td>
<td colspan="3">-</td>
</tr><tr>
<th>88</th>
<td>I/O (D4)</td>
<td>LCD Data B4</td>
<td>CPU</td>
<td>98</td>
<td>LDB4</td>
<td>CN3</td>
<td colspan="2">23</td>
<td colspan="3">-</td>
</tr><tr>
<th>89</th>
<td>I/O</td>
<td>LCD Data B5</td>
<td>CPU</td>
<td>97</td>
<td>LDB5</td>
<td>CN3</td>
<td colspan="2">24</td>
<td colspan="3">-</td>
</tr><tr>
<th>90</th>
<td colspan="11">VCC</td>
</tr><tr>
<th>91</th>
<td colspan="11">GND</td>
</tr><tr>
<th>92</th>
<td>I/O (D3)</td>
<td>LCD Data G1</td>
<td>CPU</td>
<td>96</td>
<td>LDG1</td>
<td>CN3</td>
<td colspan="2">25</td>
<td colspan="3">-</td>
</tr><tr>
<th>93</th>
<td>I/O</td>
<td>LCD Data G2</td>
<td>CPU</td>
<td>95</td>
<td>LDG2</td>
<td>CN3</td>
<td colspan="2">26</td>
<td colspan="3">-</td>
</tr><tr>
<th>94</th>
<td>I/O</td>
<td>LCD Data G3</td>
<td>CPU</td>
<td>94</td>
<td>LDG3</td>
<td>CN3</td>
<td colspan="2">27</td>
<td colspan="3">-</td>
</tr><tr>
<th>95</th>
<td>I/O</td>
<td>LCD Data G4</td>
<td>CPU</td>
<td>93</td>
<td>LDG4</td>
<td>CN3</td>
<td colspan="2">29</td>
<td colspan="3">-</td>
</tr><tr>
<th>96</th>
<td>I/O (D2)</td>
<td>LCD Data G5</td>
<td>CPU</td>
<td>92</td>
<td>LDG5</td>
<td>CN3</td>
<td colspan="2">30</td>
<td colspan="3">-</td>
</tr><tr>
<th>97</th>
<td>I/O</td>
<td>LCD Data R1</td>
<td>CPU</td>
<td>91</td>
<td>LDR1</td>
<td>CN3</td>
<td colspan="2">31</td>
<td colspan="3">-</td>
</tr><tr>
<th>98</th>
<td>I/O</td>
<td>LCD Data R2</td>
<td>CPU</td>
<td>90</td>
<td>LDR2</td>
<td>CN3</td>
<td colspan="2">32</td>
<td colspan="3">-</td>
</tr><tr>
<th>99</th>
<td>I/O</td>
<td>LCD Data R3</td>
<td>CPU</td>
<td>89</td>
<td>LDR3</td>
<td>CN3</td>
<td colspan="2">33</td>
<td colspan="3">-</td>
</tr><tr>
<th>100</th>
<td colspan="11">GND</td>
</tr><tr>
<th>101</th>
<td>I/O (D1)</td>
<td>LCD Data R4</td>
<td>CPU</td>
<td>88</td>
<td>LDR4</td>
<td>CN3</td>
<td colspan="2">34</td>
<td colspan="3">-</td>
</tr><tr>
<th>102</th>
<td>I/O</td>
<td>LCD Data R5</td>
<td>CPU</td>
<td>87</td>
<td>LDR5</td>
<td>CN3</td>
<td colspan="2">35</td>
<td colspan="3">-</td>
</tr><tr>
<th>103</th>
<td>I/O</td>
<td>LCD PS?</td>
<td>CPU</td>
<td>86</td>
<td>PS</td>
<td>CN3</td>
<td colspan="2">37</td>
<td colspan="3">-</td>
</tr><tr>
<th>104</th>
<td>I/O</td>
<td>LCD LP?</td>
<td>CPU</td>
<td>85</td>
<td>LP</td>
<td>CN3</td>
<td colspan="2">38</td>
<td colspan="3">-</td>
</tr><tr>
<th>105</th>
<td>I/O (D0, DIN)</td>
<td>PROM DATA</td>
<td>PROM</td>
<td>1</td>
<td>DATA</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>106</th>
<td>I/O, GCK6 (DOUT)</td>
<td>DRAM CLK</td>
<td colspan="3">-</td>
<td>DRAM</td>
<td>38</td>
<td>CLK</td>
<td colspan="3">-</td>
</tr><tr>
<th>107</th>
<td>CCLK</td>
<td>PROM CLK</td>
<td>PROM</td>
<td>2</td>
<td>CLK</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>108</th>
<td colspan="11">VCC</td>
</tr><tr>
<th>109</th>
<td>O, TDO</td>
<td>?</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
<td colspan="3">Testpoint CP4</td>
</tr><tr>
<th>110</th>
<td colspan="11">GND</td>
</tr><tr>
<th>111</th>
<td>I/O</td>
<td>DRAM !RAS</td>
<td colspan="3">-</td>
<td>DRAM</td>
<td>18</td>
<td>!RAS</td>
<td colspan="3">-</td>
</tr><tr>
<th>112</th>
<td>I/O, GCK7</td>
<td>LCD Data Clock?</td>
<td>CPU</td>
<td>84</td>
<td>DCK</td>
<td>CN3</td>
<td colspan="2">39</td>
<td colspan="3">-</td>
</tr><tr>
<th>113</th>
<td>I/O</td>
<td>DRAM UDQM</td>
<td colspan="3">-</td>
<td>DRAM</td>
<td>39</td>
<td>UDQM</td>
<td colspan="3">-</td>
</tr><tr>
<th>114</th>
<td>I/O</td>
<td>CPU !RESET</td>
<td>D4</td>
<td colspan="2">K</td>
<td colspan="3">R6</td>
<td colspan="3">-</td>
</tr><tr>
<th>115</th>
<td>I/O (CS1)</td>
<td>DRAM LDQM</td>
<td colspan="3">-</td>
<td>DRAM</td>
<td>15</td>
<td>LDQM</td>
<td colspan="3">-</td>
</tr><tr>
<th>116</th>
<td>I/O</td>
<td>Voltage stable?</td>
<td>U6</td>
<td>4</td>
<td>VOUT</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>117</th>
<td>I/O</td>
<td>N64 VIDEO_CLK</td>
<td>N64 connector</td>
<td>46</td>
<td>VIDEO_CLK</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>118</th>
<td colspan="11">GND</td>
</tr><tr>
<th>119</th>
<td>I/O</td>
<td>N64 !NMI_R4300</td>
<td>N64 connector</td>
<td>45</td>
<td>!NMI_R4300</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>120</th>
<td>I/O</td>
<td>N64 JTAG_CLK_R4300</td>
<td>N64 connector</td>
<td>44</td>
<td>!JTAG_CLK_R4300</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>121</th>
<td>I/O</td>
<td>N64 !COLD_RESET</td>
<td>N64 connector</td>
<td>20</td>
<td>!COLD_RESET</td>
<td>EEPROM</td>
<td>6</td>
<td>!RST</td>
<td>CIC</td>
<td>9</td>
<td>!RST</td>
</tr><tr>
<th>122</th>
<td>I/O</td>
<td>N64 AD8</td>
<td>N64 connector</td>
<td>16</td>
<td>AD8</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>123</th>
<td>I/O</td>
<td>N64 AD7</td>
<td>N64 connector</td>
<td>41</td>
<td>AD7</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>124</th>
<td>I/O</td>
<td>N64 AD9</td>
<td>N64 connector</td>
<td>15</td>
<td>AD9</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>125</th>
<td>I/O</td>
<td>N64 AD6</td>
<td>N64 connector</td>
<td>40</td>
<td>AD6</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>126</th>
<td>I/O</td>
<td>N64 AD10</td>
<td>N64 connector</td>
<td>12</td>
<td>AD10</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>127</th>
<td colspan="11">GND</td>
</tr><tr>
<th>128</th>
<td colspan="11">VCC</td>
</tr><tr>
<th>129</th>
<td>I/O</td>
<td>N64 AD5</td>
<td>N64 connector</td>
<td>37</td>
<td>AD5</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>130</th>
<td>I/O</td>
<td>N64 AD11</td>
<td>N64 connector</td>
<td>11</td>
<td>AD11</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>131</th>
<td>I/O</td>
<td>N64 AD4</td>
<td>N64 connector</td>
<td>36</td>
<td>AD4</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>132</th>
<td>I/O</td>
<td>N64 AD12</td>
<td>N64 connector</td>
<td>7</td>
<td>AD12</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>133</th>
<td>I/O</td>
<td>N64 AD3</td>
<td>N64 connector</td>
<td>32</td>
<td>AD3</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>134</th>
<td>I/O</td>
<td>N64 AD13</td>
<td>N64 connector</td>
<td>5</td>
<td>AD13</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>135</th>
<td>I/O</td>
<td>N64 AD2</td>
<td>N64 connector</td>
<td>30</td>
<td>AD2</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>136</th>
<td>I/O</td>
<td>N64 AD14</td>
<td>N64 connector</td>
<td>4</td>
<td>AD14</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>137</th>
<td colspan="11">GND</td>
</tr><tr>
<th>138</th>
<td>I/O</td>
<td>N64 AD1</td>
<td>N64 connector</td>
<td>29</td>
<td>AD1</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>139</th>
<td>I/O</td>
<td>N64 AD15</td>
<td>N64 connector</td>
<td>3</td>
<td>AD15</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>140</th>
<td>I/O</td>
<td>N64 AD0</td>
<td>N64 connector</td>
<td>28</td>
<td>AD0</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>141</th>
<td>I/O</td>
<td>N64 ALE_H</td>
<td>N64 connector</td>
<td>35</td>
<td>ALE_H</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>142</th>
<td>I/O</td>
<td>N64 !READ</td>
<td>N64 connector</td>
<td>10</td>
<td>!READ</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>143</th>
<td>I/O, GCK8</td>
<td>N64 ALE_L</td>
<td>N64 connector</td>
<td>33</td>
<td>ALE_L</td>
<td colspan="3">-</td>
<td colspan="3">-</td>
</tr><tr>
<th>144</th>
<td colspan="11">VCC</td>
</tr>
</table>
<p><i><u>Table 6</u><br>
Connections from Spartan FPGA on Wide-Boy64 AGB to other components</i></p>
<h2 id="cloning">Schematics and ideas for building a Wide-Boy64 clone</h2>
<p>I finished drawing the <a href="wideboy64agb_sch.pdf">schematic of the Wide-Boy64 AGB</a>.
For the parts I don't know the exact values yet, I marked them with a question mark (?). Some values I
took from the
<a href="https://dragaosemchama.com/en/2015/02/game-boy-advance-service-manual-and-schematics/">Portuguese Game Boy Advance Service Manual</a>
where I thought they are most likely the same parts, but I still put a question mark after the value to
emphasize that I'm not 100% sure about them.</p>
<p>Desoldering the Cartridge Slot from a GBA could be a bit of a pain, I haven't tried it yet. I bought
them on <a href="https://aliexpress.com/item/32867654481.html">AliExpress</a>, but those ones don't
have room for that switch, unfortunately.</p>
<p>The Spartan XCS20XL is not produced anymore, but you can still buy some on, again, AliExpress. I
wasn't able to find those bitstream PROMs, though. If I'm not able to find one that behaves in a
compatible way, then I would use a second FPGA to emulate the behaviour of the XC17S20XL PROM. This
FPGA could also emulate the N64 CIC. Then it wouldn't be necessary to sacrifice a cartridge for that.</p>
<p>UPDATE: I found the PROM <a href="https://www.win-source.net/products/detail/xilinx-inc/xc17s20lpc.html">here</a>.</p>
<p>A better approach would be to replace the outdated Spartan FPGA, but then this would mean one has to
implement the decoding of the display signals. The frame buffer interface to the N64 would also have to
be replicated. I don't know what is easier: Reverse engineering the interface between the Spartan and
the N64 software inside the flash, or writing the N64 code from scratch as well.</p>
<h2 id="misc">Random stuff</h2>
<p>Fun fact: On the Wide-Boy64 AGB PCB, the CIC chip is labelled "CTC".</p>
<p><img src="img/wideboy64agb_below_cic.png" alt=""><br>
<i><u>Picture 9</u><br>
Silk print on the Wide-Boy64 AGB PCB under the CIC and EEPROM chips</i></p>
<p>I assume the correct notation of Wide-Boy64 is with a hyphen between the words and without a space
before the number, like it is printed on the labels on the front and back side of the device. However
on the PCB it is written as one word, WIDEBOY AGB. On Wikipedia and many other sites, it is written as
Wide-Boy 64, with a space before the number. TBH, I just mention the different notations here to make
this page more likely to show up on Google.</p>
<p>I don't understand for what reason there is a 4.0 V reset controller (U6) on the Wide-Boy64 AGB,
watching the 3.3 V comming from the N64. On top of that, they didn't put a capacitor between GND and
the VOUT pin, like it is recommended in the data sheet of the PST9140N. They put one between GND and
VCC. They also didn't leave the NC pin unconnected; they connected it to GND.</p>
<h2 id="links">Links</h2>
<ul>
<li><a href="https://www.xilinx.com/support/documentation/data_sheets/ds060.pdf">Spartan and Spartan-XL FPGA Families Data Sheet</a></li>
<li><a href="https://www.xilinx.com/support/documentation/data_sheets/ds030.pdf">Spartan/XL Family One-Time Programmable Configuration PROMs (XC17S00/XL)</a></li>
<li><a href="http://ebook.pldworld.com/_Semiconductors/Xilinx/DataSource%20CD-ROM/Rev.3%20(Q1-2001)/documents/www.xilinx.com//support/programr/files/17s00.pdf">Xilinx Programmer Qualification Specification</a></li>
<li><a href="https://dragaosemchama.com/en/2015/02/game-boy-advance-service-manual-and-schematics/">Game Boy Advance service manual and schematics</a></li>
<li><a href="https://datasheetspdf.com/pdf/368919/NEC/UPD45128163/1">ÂµPD45128163 - 128M-bit Synchronous DRAM</a></li>
<li><a href="https://datasheetspdf.com/datasheet/LH28F320BJE-PTTL90.html">LH28F320BJE-PTTL90 - Flash Memory 32M</a></li>
<li><a href="https://www.datasheets360.com/part/detail/mx8350/-7133688394404043430/">MX8350 - 2 in 1 Rambus Clock Generator</a></li>
<li><a href="https://datasheetspdf.com/datasheet/PQ30RV21.html">PQ30RV21 - Variable Output Low Power-Loss Voltage Regulators</a></li>
<li><a href="https://datasheetspdf.com/datasheet/PQ05RF21.html">PQ05RF21 - 2A Output, Low Power-Loss Voltage Regulators</a></li>
<li><a href="https://www.alldatasheet.com/datasheet-pdf/pdf/93094/MITSUMI/PST9140.html">PST9140 - System Reset</a></li>
</ul>
</main><footer><hr>
<p><a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/"><img alt="Creative Commons License" style="border-width:0" src="https://i.creativecommons.org/l/by-sa/4.0/88x31.png"></a><br>This work is licensed under a <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution-ShareAlike 4.0 International License</a>.</p>
</footer></body>
</html>
