Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Sat Aug  9 20:33:00 2025

Top Model           : top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 92.23%
Constraint File     : C:/Users/Administrator/Desktop/lab_ex_6_tf_sdram_hdmi/top.sdc;
Confidence          : Synthesized
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -5.291ns, STNS: -266.245ns
	HWNS: 0.471ns, HTNS: 0.000ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000          730   ext_mem_clk
           clk1:      100.000          442   sd_card_clk
           clk2:       25.000          315   video_clk
           clk3:      125.000           58   video_pll_m0/pll_inst.clkc[1]
           clk4:       50.000           38   clk
           clk5:      125.000            1   sys_pll_m0/pll_inst.clkc[2]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                12.586          79.453           -2.293    -75.011            0.659      0.000            0.000              730                8             no       no
       clk1           local            0.000      5.000                10.000         100.000                15.870          63.012           -1.174     -2.514            0.471      0.000            0.000              442                8             no       no
       clk2           local            0.000     20.000                40.000          25.000                10.600          94.340            5.880      0.000            0.659      0.000            0.000              315                9             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 2.448         408.497            5.552      0.000            0.674      0.000            0.000               58                1             no       no
       clk4           local            0.000     10.000                20.000          50.000                 5.417         184.604            7.998      0.000            1.627      0.000            0.000               38                4             no       no
       clk5           local            4.000      0.000                 8.000         125.000                18.582          53.816           -5.291   -188.720            7.364      0.000            0.000                1                1             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     ext_mem_clk -> ext_mem_clk
Type           :     Self
From Clock     :     ext_mem_clk
To Clock       :     ext_mem_clk
Min Period     :     8.439ns
Fmax           :     118.497MHz

Statistics:
Max            : SWNS     -0.439ns, STNS     -1.635ns,         4 Viol Endpoints,       926 Total Endpoints,      2025 Paths Analyzed
Min            : HWNS      0.659ns, HTNS      0.000ns,         0 Viol Endpoints,       926 Total Endpoints,      2025 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.439ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 8.323ns (cell 4.430ns (53%), net 3.893ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.697          6.144          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.a
LUT5                                    0.424    f     6.568       7  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.o
net (fo=3)                              0.651          7.219          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_4.a
LUT5                                    0.424    f     7.643       8  pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_4.o
net (fo=1)                              0.562          8.205          net: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_3,  ../../src/frame_fifo_read.v(159)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.d
SEQ (reg)                               0.118    f     8.323          net: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r,  ../../src/frame_fifo_read.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                8.323               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.439               

Slack               : -0.439ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[3].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 8.323ns (cell 4.430ns (53%), net 3.893ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.697          6.144          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.a
LUT5                                    0.424    f     6.568       7  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.o
net (fo=3)                              0.651          7.219          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_163.a
LUT5                                    0.424    f     7.643       8  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_163.o
net (fo=1)                              0.562          8.205          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_130,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[3].d
SEQ (reg)                               0.118    f     8.323          net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[3],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                8.323               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.439               

Slack               : -0.423ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 8.307ns (cell 4.414ns (53%), net 3.893ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.697          6.144          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.a
LUT5                                    0.424    f     6.568       7  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.o
net (fo=3)                              0.651          7.219          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_166.a
LUT4                                    0.408    f     7.627       8  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_166.o
net (fo=1)                              0.562          8.189          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_106,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2].d
SEQ (reg)                               0.118    f     8.307          net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[2],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                8.307               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.423               

Slack               : -0.334ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[2].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 8.218ns (cell 4.414ns (53%), net 3.804ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.697          6.144          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_161.a
LUT4                                    0.408    f     6.552       7  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_161.o
net (fo=1)                              0.562          7.114          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_162,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_163.a
LUT5                                    0.424    f     7.538       8  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_163.o
net (fo=1)                              0.562          8.100          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_107,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[2].d
SEQ (reg)                               0.118    f     8.218          net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[2],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                8.218               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.334               

Slack               : 0.636ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 7.248ns (cell 4.006ns (55%), net 3.242ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=6  LUT5=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.697          6.144          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_7.a
LUT5                                    0.424    f     6.568       7  pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_7.o
net (fo=1)                              0.562          7.130          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_3,  ../../src/frame_fifo_write.v(146)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.d
SEQ (reg)                               0.118    f     7.248          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r,  ../../src/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                                7.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.636               

Slack               : 0.636ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[3].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 7.248ns (cell 4.006ns (55%), net 3.242ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=6  LUT5=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.697          6.144          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_157.a
LUT5                                    0.424    f     6.568       7  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_157.o
net (fo=1)                              0.562          7.130          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_131,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[3].d
SEQ (reg)                               0.118    f     7.248          net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[3],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                7.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.636               

Slack               : 0.908ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 6.976ns (cell 2.712ns (38%), net 4.264ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=4  LUT3=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=3)                              0.651          0.797          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[8],  ../../al_ip/afifo_32_16_256.v(265)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_1.c
LUT3                                    0.408    f     1.205       1  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600          1.805          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f     2.213       2  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600          2.813          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f     3.221       3  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=3)                              0.651          3.872          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT3                                    0.408    f     4.280       4  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600          4.880          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f     5.288       5  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600          5.888          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_6.a
LUT2                                    0.408    f     6.296       6  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_6.o
net (fo=1)                              0.562          6.858          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0].d
SEQ (reg)                               0.118    f     6.976          net: frame_read_write_m0/read_buf/shift_rdaddr[0],  ../../al_ip/afifo_32_16_256.v(57)
--------------------------------------------------------------------  ---------------
Arrival                                                6.976               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.908               

Slack               : 0.908ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 6.976ns (cell 2.712ns (38%), net 4.264ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=4  LUT3=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=3)                              0.651          0.797          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[8],  ../../al_ip/afifo_16_32_256.v(265)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.c
LUT3                                    0.408    f     1.205       1  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600          1.805          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f     2.213       2  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600          2.813          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f     3.221       3  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=3)                              0.651          3.872          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT3                                    0.408    f     4.280       4  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600          4.880          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f     5.288       5  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600          5.888          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.a
LUT2                                    0.408    f     6.296       6  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.o
net (fo=1)                              0.562          6.858          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d
SEQ (reg)                               0.118    f     6.976          net: frame_read_write_m0/write_buf/shift_wraddr[0],  ../../al_ip/afifo_16_32_256.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                                6.976               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.908               

Slack               : 1.720ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[12] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 6.030ns (cell 2.499ns (41%), net 3.531ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=2  ADDER=2  LUT5=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.073    f     1.528          pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.528          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.601          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.601          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.674          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.674          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.029       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.651          2.680          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_3.a
LUT3                                    0.408    f     3.088       3  pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_3.o
net (fo=1)                              0.562          3.650          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_4,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_5.b
LUT5                                    0.424    f     4.074       4  pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_5.o
net (fo=15)                             0.948          5.022          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[8]_syn_1.a
LUT3                                    0.408    f     5.430       5  pin: frame_read_write_m0/write_buf/rd_addr_b[8]_syn_1.o
net (fo=2)                              0.600          6.030          net: frame_read_write_m0/write_buf/rd_addr_b[8],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[12]
EMB (reg)                               0.000    f     6.030       6       
--------------------------------------------------------------------  ---------------
Arrival                                                6.030               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clkb
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  1.720               

Slack               : 1.720ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[12] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 6.030ns (cell 2.499ns (41%), net 3.531ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=2  ADDER=2  LUT5=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.073    f     1.528          pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.528          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.601          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.601          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.674          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.674          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.029       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.651          2.680          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_3.a
LUT3                                    0.408    f     3.088       3  pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_3.o
net (fo=1)                              0.562          3.650          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_4,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_5.b
LUT5                                    0.424    f     4.074       4  pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_5.o
net (fo=15)                             0.948          5.022          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[8]_syn_1.a
LUT3                                    0.408    f     5.430       5  pin: frame_read_write_m0/write_buf/rd_addr_b[8]_syn_1.o
net (fo=2)                              0.600          6.030          net: frame_read_write_m0/write_buf/rd_addr_b[8],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[12]
EMB (reg)                               0.000    f     6.030       6       
--------------------------------------------------------------------  ---------------
Arrival                                                6.030               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clkb
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  1.720               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.659ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_w_rst0_reg.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst0_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 0.659ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_w_rst1_reg.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[0].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.do[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[0].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/app_wr_din_6d[0],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_1.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[0],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[6].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.do[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[6].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/app_wr_din_6d[6],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[6],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[7].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.do[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[7].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/app_wr_din_6d[7],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_3.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[7],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[1].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.do[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[1].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/app_wr_din_6d[1],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_7.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[1],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/addr_reg[7].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_13.do[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/addr_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/addr_reg[7].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/addr[7],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_13.do[0]
PAD (reg)                               0.000    f     0.671          net: addr[7],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_13.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/addr_reg[6].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_14.do[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/addr_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/addr_reg[6].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/addr[6],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_14.do[0]
PAD (reg)                               0.000    f     0.671          net: addr[6],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_14.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[23].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.do[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[23].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[23].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/app_wr_din_6d[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_18.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[23],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_18.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[22].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.do[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[22].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[22].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/app_wr_din_6d[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_19.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[22],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_19.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> sd_card_clk
Type           :     Self
From Clock     :     sd_card_clk
To Clock       :     sd_card_clk
Min Period     :     9.581ns
Fmax           :     104.373MHz

Statistics:
Max            : SWNS      0.419ns, STNS      0.000ns,         0 Viol Endpoints,       782 Total Endpoints,      2422 Paths Analyzed
Min            : HWNS      0.471ns, HTNS      0.000ns,         0 Viol Endpoints,       782 Total Endpoints,      2422 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.419ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.465ns (cell 3.528ns (37%), net 5.937ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT2=4  LUT4=3  LUT3=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].q
net (fo=6)                              0.770          0.916          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.324       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.886          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT3                                    0.408    f     2.294       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.856          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.a
LUT4                                    0.408    f     3.264       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.o
net (fo=1)                              0.562          3.826          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     4.234       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=3)                              0.651          4.885          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.a
LUT2                                    0.408    f     5.293       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.o
net (fo=4)                              0.697          5.990          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.398       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          7.049          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     7.457       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=13)                             0.920          8.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[0]_syn_1.a
LUT2                                    0.408    f     8.785       8  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[0]_syn_1.o
net (fo=1)                              0.562          9.347          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[0],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].d
SEQ (reg)                               0.118    f     9.465          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.465               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.419               

Slack               : 0.419ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.465ns (cell 3.528ns (37%), net 5.937ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT2=4  LUT4=3  LUT3=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].q
net (fo=6)                              0.770          0.916          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.324       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.886          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT3                                    0.408    f     2.294       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.856          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.a
LUT4                                    0.408    f     3.264       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.o
net (fo=1)                              0.562          3.826          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     4.234       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=3)                              0.651          4.885          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.a
LUT2                                    0.408    f     5.293       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.o
net (fo=4)                              0.697          5.990          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.398       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          7.049          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     7.457       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=13)                             0.920          8.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[3]_syn_1.a
LUT2                                    0.408    f     8.785       8  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[3]_syn_1.o
net (fo=1)                              0.562          9.347          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[3],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3].d
SEQ (reg)                               0.118    f     9.465          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[3],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.465               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.419               

Slack               : 0.419ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[4].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.465ns (cell 3.528ns (37%), net 5.937ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT2=4  LUT4=3  LUT3=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].q
net (fo=6)                              0.770          0.916          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.324       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.886          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT3                                    0.408    f     2.294       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.856          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.a
LUT4                                    0.408    f     3.264       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.o
net (fo=1)                              0.562          3.826          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     4.234       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=3)                              0.651          4.885          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.a
LUT2                                    0.408    f     5.293       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.o
net (fo=4)                              0.697          5.990          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.398       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          7.049          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     7.457       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=13)                             0.920          8.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[4]_syn_1.a
LUT2                                    0.408    f     8.785       8  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[4]_syn_1.o
net (fo=1)                              0.562          9.347          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[4],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[4].d
SEQ (reg)                               0.118    f     9.465          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[4],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.465               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[4].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.419               

Slack               : 0.419ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.465ns (cell 3.528ns (37%), net 5.937ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT2=4  LUT4=3  LUT3=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].q
net (fo=6)                              0.770          0.916          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.324       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.886          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT3                                    0.408    f     2.294       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.856          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.a
LUT4                                    0.408    f     3.264       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.o
net (fo=1)                              0.562          3.826          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     4.234       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=3)                              0.651          4.885          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.a
LUT2                                    0.408    f     5.293       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.o
net (fo=4)                              0.697          5.990          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.398       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          7.049          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     7.457       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=13)                             0.920          8.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[5]_syn_1.a
LUT2                                    0.408    f     8.785       8  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[5]_syn_1.o
net (fo=1)                              0.562          9.347          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[5],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5].d
SEQ (reg)                               0.118    f     9.465          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[5],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.465               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.419               

Slack               : 0.419ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[6].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.465ns (cell 3.528ns (37%), net 5.937ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT2=4  LUT4=3  LUT3=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].q
net (fo=6)                              0.770          0.916          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.324       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.886          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT3                                    0.408    f     2.294       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.856          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.a
LUT4                                    0.408    f     3.264       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.o
net (fo=1)                              0.562          3.826          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     4.234       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=3)                              0.651          4.885          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.a
LUT2                                    0.408    f     5.293       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.o
net (fo=4)                              0.697          5.990          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.398       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          7.049          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     7.457       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=13)                             0.920          8.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[6]_syn_1.a
LUT2                                    0.408    f     8.785       8  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[6]_syn_1.o
net (fo=1)                              0.562          9.347          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[6],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[6].d
SEQ (reg)                               0.118    f     9.465          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.465               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[6].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.419               

Slack               : 0.419ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.465ns (cell 3.528ns (37%), net 5.937ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT2=4  LUT4=3  LUT3=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].q
net (fo=6)                              0.770          0.916          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.324       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.886          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT3                                    0.408    f     2.294       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.856          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.a
LUT4                                    0.408    f     3.264       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.o
net (fo=1)                              0.562          3.826          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     4.234       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=3)                              0.651          4.885          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.a
LUT2                                    0.408    f     5.293       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.o
net (fo=4)                              0.697          5.990          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.398       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          7.049          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     7.457       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=13)                             0.920          8.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[7]_syn_1.a
LUT2                                    0.408    f     8.785       8  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[7]_syn_1.o
net (fo=1)                              0.562          9.347          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[7],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7].d
SEQ (reg)                               0.118    f     9.465          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.465               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.419               

Slack               : 0.419ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[8].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.465ns (cell 3.528ns (37%), net 5.937ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT2=4  LUT4=3  LUT3=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].q
net (fo=6)                              0.770          0.916          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.324       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.886          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT3                                    0.408    f     2.294       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.856          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.a
LUT4                                    0.408    f     3.264       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.o
net (fo=1)                              0.562          3.826          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     4.234       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=3)                              0.651          4.885          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.a
LUT2                                    0.408    f     5.293       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.o
net (fo=4)                              0.697          5.990          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.398       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          7.049          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     7.457       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=13)                             0.920          8.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[8]_syn_1.a
LUT2                                    0.408    f     8.785       8  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[8]_syn_1.o
net (fo=1)                              0.562          9.347          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[8],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[8].d
SEQ (reg)                               0.118    f     9.465          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[8],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.465               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[8].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.419               

Slack               : 0.419ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[10].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.465ns (cell 3.528ns (37%), net 5.937ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT2=4  LUT4=3  LUT3=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].q
net (fo=6)                              0.770          0.916          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.324       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.886          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT3                                    0.408    f     2.294       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.856          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.a
LUT4                                    0.408    f     3.264       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.o
net (fo=1)                              0.562          3.826          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     4.234       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=3)                              0.651          4.885          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.a
LUT2                                    0.408    f     5.293       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.o
net (fo=4)                              0.697          5.990          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.398       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          7.049          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     7.457       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=13)                             0.920          8.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[10]_syn_1.a
LUT2                                    0.408    f     8.785       8  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[10]_syn_1.o
net (fo=1)                              0.562          9.347          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[10],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[10].d
SEQ (reg)                               0.118    f     9.465          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[10],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.465               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[10].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.419               

Slack               : 0.419ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[11].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.465ns (cell 3.528ns (37%), net 5.937ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT2=4  LUT4=3  LUT3=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].q
net (fo=6)                              0.770          0.916          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.324       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.886          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT3                                    0.408    f     2.294       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.856          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.a
LUT4                                    0.408    f     3.264       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.o
net (fo=1)                              0.562          3.826          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     4.234       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=3)                              0.651          4.885          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.a
LUT2                                    0.408    f     5.293       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.o
net (fo=4)                              0.697          5.990          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.398       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          7.049          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     7.457       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=13)                             0.920          8.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[11]_syn_1.a
LUT2                                    0.408    f     8.785       8  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[11]_syn_1.o
net (fo=1)                              0.562          9.347          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[11],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[11].d
SEQ (reg)                               0.118    f     9.465          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[11],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.465               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[11].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.419               

Slack               : 0.419ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.465ns (cell 3.528ns (37%), net 5.937ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT2=4  LUT4=3  LUT3=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9].q
net (fo=6)                              0.770          0.916          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.d
LUT4                                    0.408    f     1.324       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_1.o
net (fo=1)                              0.562          1.886          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT3                                    0.408    f     2.294       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=1)                              0.562          2.856          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.a
LUT4                                    0.408    f     3.264       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_7.o
net (fo=1)                              0.562          3.826          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     4.234       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=3)                              0.651          4.885          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.a
LUT2                                    0.408    f     5.293       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_12.o
net (fo=4)                              0.697          5.990          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     6.398       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          7.049          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     7.457       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=13)                             0.920          8.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[12]_syn_1.a
LUT2                                    0.408    f     8.785       8  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[12]_syn_1.o
net (fo=1)                              0.562          9.347          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[12],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12].d
SEQ (reg)                               0.118    f     9.465          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[12],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.465               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.419               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.471ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.dia[8] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[0].q
net (fo=1)                              0.562          0.671          net: sd_card_bmp_m0/bmp_read_m0/bmp_data[0],  ../../src/bmp_read.v(22)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.dia[8]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[9].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.dib[8] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[9].q
net (fo=1)                              0.562          0.671          net: sd_card_bmp_m0/bmp_read_m0/bmp_data[9],  ../../src/bmp_read.v(22)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.dib[8]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[18].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.dia[8] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[18].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[18].q
net (fo=1)                              0.562          0.671          net: sd_card_bmp_m0/bmp_read_m0/bmp_data[18],  ../../src/bmp_read.v(22)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.dia[8]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[19].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.dib[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[19].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[19].q
net (fo=1)                              0.562          0.671          net: sd_card_bmp_m0/bmp_read_m0/bmp_data[19],  ../../src/bmp_read.v(22)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.dib[0]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.679ns
Begin Point         : frame_read_write_m0/write_buf/wr_addr_reg[8]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addra[12] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.770          0.879          net: frame_read_write_m0/write_buf/wr_addr[8],  ../../al_ip/afifo_16_32_256.v(53)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addra[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : frame_read_write_m0/write_buf/wr_addr_reg[8]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addra[12] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.770          0.879          net: frame_read_write_m0/write_buf/wr_addr[8],  ../../al_ip/afifo_16_32_256.v(53)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addra[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/asy_w_rst0_reg.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg.d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/asy_w_rst0_reg.q
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/asy_w_rst0,  ../../al_ip/afifo_16_32_256.v(45)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg.d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/ram_inst/rsta,  ../../al_ip/afifo_16_32_256.v(376)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_4,  ../../al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[0],  ../../al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_4,  ../../al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[1],  ../../al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_4,  ../../al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[2],  ../../al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> video_clk
Type           :     Self
From Clock     :     video_clk
To Clock       :     video_clk
Min Period     :     10.503ns
Fmax           :     95.211MHz

Statistics:
Max            : SWNS     29.497ns, STNS      0.000ns,         0 Viol Endpoints,       404 Total Endpoints,       947 Paths Analyzed
Min            : HWNS      0.679ns, HTNS      0.000ns,         0 Viol Endpoints,       404 Total Endpoints,       947 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 29.497ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 10.387ns (cell 3.936ns (37%), net 6.451ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 9 ( LUT3=4  LUT2=3  LUT4=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].q
net (fo=5)                              0.737          0.883          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.291       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.o
net (fo=2)                              0.600          1.891          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.299       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_2.o
net (fo=3)                              0.651          2.950          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_4.a
LUT2                                    0.408    f     3.358       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_4.o
net (fo=3)                              0.651          4.009          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_8.a
LUT3                                    0.408    f     4.417       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_8.o
net (fo=3)                              0.651          5.068          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_9.a
LUT3                                    0.408    f     5.476       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_9.o
net (fo=3)                              0.651          6.127          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.a
LUT3                                    0.408    f     6.535       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.o
net (fo=2)                              0.600          7.135          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_12.a
LUT4                                    0.408    f     7.543       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_12.o
net (fo=4)                              0.697          8.240          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_1.a
LUT4                                    0.408    f     8.648       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_1.o
net (fo=3)                              0.651          9.299          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[1]_syn_1.a
LUT2                                    0.408    f     9.707       9  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[1]_syn_1.o
net (fo=1)                              0.562         10.269          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[1],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].d
SEQ (reg)                               0.118    f    10.387          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.387               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 29.497               

Slack               : 29.497ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 10.387ns (cell 3.936ns (37%), net 6.451ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 9 ( LUT3=5  LUT4=2  LUT2=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].q
net (fo=5)                              0.737          0.883          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.291       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.o
net (fo=2)                              0.600          1.891          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.299       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_2.o
net (fo=3)                              0.651          2.950          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_4.a
LUT2                                    0.408    f     3.358       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_4.o
net (fo=3)                              0.651          4.009          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_8.a
LUT3                                    0.408    f     4.417       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_8.o
net (fo=3)                              0.651          5.068          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_9.a
LUT3                                    0.408    f     5.476       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_9.o
net (fo=3)                              0.651          6.127          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.a
LUT3                                    0.408    f     6.535       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.o
net (fo=2)                              0.600          7.135          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_12.a
LUT4                                    0.408    f     7.543       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_12.o
net (fo=4)                              0.697          8.240          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_1.a
LUT4                                    0.408    f     8.648       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_1.o
net (fo=3)                              0.651          9.299          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_3.a
LUT3                                    0.408    f     9.707       9  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_3.o
net (fo=1)                              0.562         10.269          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].d
SEQ (reg)                               0.118    f    10.387          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.387               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 29.497               

Slack               : 29.497ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 10.387ns (cell 3.936ns (37%), net 6.451ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 9 ( LUT3=4  LUT2=3  LUT4=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].q
net (fo=5)                              0.737          0.883          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.291       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.o
net (fo=2)                              0.600          1.891          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.299       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.o
net (fo=3)                              0.651          2.950          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_4.a
LUT2                                    0.408    f     3.358       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_4.o
net (fo=3)                              0.651          4.009          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_8.a
LUT3                                    0.408    f     4.417       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_8.o
net (fo=3)                              0.651          5.068          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_9.a
LUT3                                    0.408    f     5.476       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_9.o
net (fo=3)                              0.651          6.127          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_10.a
LUT3                                    0.408    f     6.535       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_10.o
net (fo=2)                              0.600          7.135          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.a
LUT4                                    0.408    f     7.543       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.o
net (fo=4)                              0.697          8.240          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_1.a
LUT4                                    0.408    f     8.648       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_1.o
net (fo=3)                              0.651          9.299          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[1]_syn_1.a
LUT2                                    0.408    f     9.707       9  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[1]_syn_1.o
net (fo=1)                              0.562         10.269          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[1],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1].d
SEQ (reg)                               0.118    f    10.387          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.387               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 29.497               

Slack               : 29.497ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 10.387ns (cell 3.936ns (37%), net 6.451ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 9 ( LUT3=5  LUT4=2  LUT2=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].q
net (fo=5)                              0.737          0.883          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.291       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.o
net (fo=2)                              0.600          1.891          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.299       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.o
net (fo=3)                              0.651          2.950          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_4.a
LUT2                                    0.408    f     3.358       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_4.o
net (fo=3)                              0.651          4.009          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_8.a
LUT3                                    0.408    f     4.417       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_8.o
net (fo=3)                              0.651          5.068          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_9.a
LUT3                                    0.408    f     5.476       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_9.o
net (fo=3)                              0.651          6.127          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_10.a
LUT3                                    0.408    f     6.535       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_10.o
net (fo=2)                              0.600          7.135          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.a
LUT4                                    0.408    f     7.543       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.o
net (fo=4)                              0.697          8.240          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_1.a
LUT4                                    0.408    f     8.648       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_1.o
net (fo=3)                              0.651          9.299          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_3.a
LUT3                                    0.408    f     9.707       9  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_3.o
net (fo=1)                              0.562         10.269          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].d
SEQ (reg)                               0.118    f    10.387          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.387               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 29.497               

Slack               : 30.467ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 9.417ns (cell 3.528ns (37%), net 5.889ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT3=4  LUT4=2  LUT2=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].q
net (fo=5)                              0.737          0.883          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.291       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.o
net (fo=2)                              0.600          1.891          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.299       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_2.o
net (fo=3)                              0.651          2.950          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_4.a
LUT2                                    0.408    f     3.358       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_4.o
net (fo=3)                              0.651          4.009          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_8.a
LUT3                                    0.408    f     4.417       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_8.o
net (fo=3)                              0.651          5.068          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_9.a
LUT3                                    0.408    f     5.476       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_9.o
net (fo=3)                              0.651          6.127          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.a
LUT3                                    0.408    f     6.535       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.o
net (fo=2)                              0.600          7.135          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_12.a
LUT4                                    0.408    f     7.543       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_12.o
net (fo=4)                              0.697          8.240          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_1.a
LUT4                                    0.408    f     8.648       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_1.o
net (fo=3)                              0.651          9.299          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1].d
SEQ (reg)                               0.118    f     9.417          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.417               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 30.467               

Slack               : 30.467ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 9.417ns (cell 3.528ns (37%), net 5.889ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT3=4  LUT4=2  LUT2=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].q
net (fo=5)                              0.737          0.883          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.291       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.o
net (fo=2)                              0.600          1.891          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.299       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.o
net (fo=3)                              0.651          2.950          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_4.a
LUT2                                    0.408    f     3.358       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_4.o
net (fo=3)                              0.651          4.009          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_8.a
LUT3                                    0.408    f     4.417       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_8.o
net (fo=3)                              0.651          5.068          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_9.a
LUT3                                    0.408    f     5.476       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_9.o
net (fo=3)                              0.651          6.127          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_10.a
LUT3                                    0.408    f     6.535       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_10.o
net (fo=2)                              0.600          7.135          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.a
LUT4                                    0.408    f     7.543       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.o
net (fo=4)                              0.697          8.240          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_1.a
LUT4                                    0.408    f     8.648       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_1.o
net (fo=3)                              0.651          9.299          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1].d
SEQ (reg)                               0.118    f     9.417          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.417               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 30.467               

Slack               : 30.518ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 9.366ns (cell 3.528ns (37%), net 5.838ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT3=4  LUT4=2  LUT2=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].q
net (fo=5)                              0.737          0.883          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.291       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.o
net (fo=2)                              0.600          1.891          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.299       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_2.o
net (fo=3)                              0.651          2.950          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_4.a
LUT2                                    0.408    f     3.358       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_4.o
net (fo=3)                              0.651          4.009          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_8.a
LUT3                                    0.408    f     4.417       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_8.o
net (fo=3)                              0.651          5.068          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_9.a
LUT3                                    0.408    f     5.476       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_9.o
net (fo=3)                              0.651          6.127          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.a
LUT3                                    0.408    f     6.535       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.o
net (fo=2)                              0.600          7.135          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_12.a
LUT4                                    0.408    f     7.543       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_12.o
net (fo=4)                              0.697          8.240          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_2.a
LUT4                                    0.408    f     8.648       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_2.o
net (fo=2)                              0.600          9.248          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2].d
SEQ (reg)                               0.118    f     9.366          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.366               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 30.518               

Slack               : 30.518ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[2].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 9.366ns (cell 3.528ns (37%), net 5.838ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT3=4  LUT4=2  LUT2=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].q
net (fo=5)                              0.737          0.883          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.291       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.o
net (fo=2)                              0.600          1.891          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.299       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.o
net (fo=3)                              0.651          2.950          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_4.a
LUT2                                    0.408    f     3.358       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_4.o
net (fo=3)                              0.651          4.009          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_8.a
LUT3                                    0.408    f     4.417       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_8.o
net (fo=3)                              0.651          5.068          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_9.a
LUT3                                    0.408    f     5.476       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_9.o
net (fo=3)                              0.651          6.127          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_10.a
LUT3                                    0.408    f     6.535       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_10.o
net (fo=2)                              0.600          7.135          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.a
LUT4                                    0.408    f     7.543       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.o
net (fo=4)                              0.697          8.240          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_2.a
LUT4                                    0.408    f     8.648       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_2.o
net (fo=2)                              0.600          9.248          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[2].d
SEQ (reg)                               0.118    f     9.366          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.366               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 30.518               

Slack               : 30.521ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 9.363ns (cell 3.528ns (37%), net 5.835ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT3=4  LUT2=3  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].q
net (fo=5)                              0.737          0.883          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.291       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_1.o
net (fo=2)                              0.600          1.891          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.299       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.o
net (fo=2)                              0.600          2.899          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_4.a
LUT2                                    0.408    f     3.307       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_4.o
net (fo=4)                              0.697          4.004          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_8.a
LUT3                                    0.408    f     4.412       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_8.o
net (fo=3)                              0.651          5.063          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_9.a
LUT3                                    0.408    f     5.471       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_9.o
net (fo=3)                              0.651          6.122          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.a
LUT4                                    0.408    f     6.530       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.o
net (fo=5)                              0.737          7.267          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add10_syn_6[1],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[1]_syn_1.a
LUT3                                    0.408    f     7.675       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[1]_syn_1.o
net (fo=2)                              0.600          8.275          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[1]_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[1]_syn_3.a
LUT2                                    0.408    f     8.683       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[1]_syn_3.o
net (fo=1)                              0.562          9.245          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[1],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].d
SEQ (reg)                               0.118    f     9.363          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.363               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 30.521               

Slack               : 30.521ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 9.363ns (cell 3.528ns (37%), net 5.835ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT3=4  LUT2=3  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].q
net (fo=5)                              0.737          0.883          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.291       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_1.o
net (fo=2)                              0.600          1.891          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.299       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.o
net (fo=2)                              0.600          2.899          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_4.a
LUT2                                    0.408    f     3.307       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_4.o
net (fo=4)                              0.697          4.004          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_8.a
LUT3                                    0.408    f     4.412       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_8.o
net (fo=3)                              0.651          5.063          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_9.a
LUT3                                    0.408    f     5.471       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_9.o
net (fo=3)                              0.651          6.122          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.a
LUT4                                    0.408    f     6.530       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.o
net (fo=5)                              0.737          7.267          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/add10_syn_6[1],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[1]_syn_1.a
LUT3                                    0.408    f     7.675       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[1]_syn_1.o
net (fo=2)                              0.600          8.275          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[1]_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1]_syn_1.b
LUT2                                    0.408    f     8.683       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1]_syn_1.o
net (fo=1)                              0.562          9.245          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1].d
SEQ (reg)                               0.118    f     9.363          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.363               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 30.521               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.679ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addrb[12] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.770          0.879          net: frame_read_write_m0/read_buf/rd_addr[8],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addrb[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[11] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.770          0.879          net: frame_read_write_m0/read_buf/rd_addr[8],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[11]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/asy_r_rst0_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/asy_r_rst0_reg.q
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/asy_r_rst0,  ../../al_ip/afifo_32_16_256.v(47)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg.d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../al_ip/afifo_32_16_256.v(383)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : video_delay_m0/hs_d_reg[20].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/hs_d_reg[20].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: video_delay_m0/hs_d_reg[20].q
net (fo=1)                              0.562          0.671          net: vga_out_hs_dup_7,  ../../src/top.v(14)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : video_delay_m0/vs_d_reg[20].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/vs_d_reg[20].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: video_delay_m0/vs_d_reg[20].q
net (fo=1)                              0.562          0.671          net: vga_out_vs_dup_7,  ../../src/top.v(15)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : video_delay_m0/de_d_reg[20].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[20].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: video_delay_m0/de_d_reg[20].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/VDE_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(21)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : video_timing_data_m0/color_bar_m0/video_active_d0_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : video_timing_data_m0/video_de_d0_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/color_bar_m0/video_active_d0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: video_timing_data_m0/color_bar_m0/video_active_d0_reg.q
net (fo=1)                              0.562          0.671          net: video_timing_data_m0/video_de,  ../../src/video_timing_data.v(19)
                                                                      pin: video_timing_data_m0/video_de_d0_reg.d
SEQ (reg)                               0.084    r     0.755          net: video_timing_data_m0/video_de_d0,  ../../src/video_timing_data.v(23)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/video_de_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[1] -> video_pll_m0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     video_pll_m0/pll_inst.clkc[1]
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     2.448ns
Fmax           :     408.497MHz

Statistics:
Max            : SWNS      5.552ns, STNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        88 Paths Analyzed
Min            : HWNS      0.674ns, HTNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        88 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.552ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.674ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_CLK_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: HDMI_CLK_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_CLK_PHDMI_CLK_P,  ../../src/top.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_CLK_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D0_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D0_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_D0_PHDMI_D0_P,  ../../src/top.v(23)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D0_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D1_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_D1_PHDMI_D1_P,  ../../src/top.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D2_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_D2_PHDMI_D2_P,  ../../src/top.v(21)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     clk -> clk
Type           :     Self
From Clock     :     clk
To Clock       :     clk
Min Period     :     5.417ns
Fmax           :     184.604MHz

Statistics:
Max            : SWNS     14.583ns, STNS      0.000ns,         0 Viol Endpoints,        33 Total Endpoints,        72 Paths Analyzed
Min            : HWNS      1.627ns, HTNS      0.000ns,         0 Viol Endpoints,        33 Total Endpoints,        72 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 14.583ns
Begin Point         : seg_scan_m0/scan_timer_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[2].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 5.301ns (cell 2.485ns (46%), net 2.816ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: seg_scan_m0/scan_timer_reg[0].q
net (fo=3)                              0.651          0.797          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_57.b[1]
ADDER                                   0.539    f     1.336       1  pin: seg_scan_m0/lt0_syn_57.fco
net (fo=1)                              0.000          1.336          net: seg_scan_m0/lt0_syn_6,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_60.fci
ADDER                                   0.073    f     1.409          pin: seg_scan_m0/lt0_syn_60.fco
net (fo=1)                              0.000          1.409          net: seg_scan_m0/lt0_syn_10,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_63.fci
ADDER                                   0.073    f     1.482          pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          1.482          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER                                   0.073    f     1.555          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          1.555          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER                                   0.073    f     1.628          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          1.628          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER                                   0.073    f     1.701          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          1.701          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER                                   0.073    f     1.774          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          1.774          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER                                   0.073    f     1.847          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          1.847          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER                                   0.355    f     2.202       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             1.003          3.205          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_4.a
LUT3                                    0.408    f     3.613       3  pin: seg_scan_m0/scan_sel_reg[2]_syn_4.o
net (fo=2)                              0.600          4.213          net: seg_scan_m0/scan_sel_reg[2]_syn_5,  ../../src/seg_scan.v(23)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_6.a
LUT4                                    0.408    f     4.621       4  pin: seg_scan_m0/scan_sel_reg[2]_syn_6.o
net (fo=1)                              0.562          5.183          net: seg_scan_m0/scan_sel_reg[2]_syn_2,  ../../src/seg_scan.v(23)
                                                                      pin: seg_scan_m0/scan_sel_reg[2].d
SEQ (reg)                               0.118    f     5.301          net: seg_scan_m0/scan_sel[2],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                5.301               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 14.583               

Slack               : 14.583ns
Begin Point         : seg_scan_m0/scan_timer_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[3].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 5.301ns (cell 2.485ns (46%), net 2.816ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT3=2  ADDER=2 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: seg_scan_m0/scan_timer_reg[0].q
net (fo=3)                              0.651          0.797          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_57.b[1]
ADDER                                   0.539    f     1.336       1  pin: seg_scan_m0/lt0_syn_57.fco
net (fo=1)                              0.000          1.336          net: seg_scan_m0/lt0_syn_6,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_60.fci
ADDER                                   0.073    f     1.409          pin: seg_scan_m0/lt0_syn_60.fco
net (fo=1)                              0.000          1.409          net: seg_scan_m0/lt0_syn_10,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_63.fci
ADDER                                   0.073    f     1.482          pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          1.482          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER                                   0.073    f     1.555          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          1.555          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER                                   0.073    f     1.628          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          1.628          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER                                   0.073    f     1.701          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          1.701          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER                                   0.073    f     1.774          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          1.774          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER                                   0.073    f     1.847          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          1.847          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER                                   0.355    f     2.202       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             1.003          3.205          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_4.a
LUT3                                    0.408    f     3.613       3  pin: seg_scan_m0/scan_sel_reg[2]_syn_4.o
net (fo=2)                              0.600          4.213          net: seg_scan_m0/scan_sel_reg[2]_syn_5,  ../../src/seg_scan.v(23)
                                                                      pin: seg_scan_m0/scan_sel_reg[3]_syn_3.a
LUT3                                    0.408    f     4.621       4  pin: seg_scan_m0/scan_sel_reg[3]_syn_3.o
net (fo=1)                              0.562          5.183          net: seg_scan_m0/scan_sel_reg[3]_syn_2,  ../../src/seg_scan.v(23)
                                                                      pin: seg_scan_m0/scan_sel_reg[3].d
SEQ (reg)                               0.118    f     5.301          net: seg_scan_m0/scan_sel[3],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                5.301               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[3].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 14.583               

Slack               : 15.591ns
Begin Point         : seg_scan_m0/scan_timer_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[0].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.293ns (cell 2.077ns (48%), net 2.216ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT2=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: seg_scan_m0/scan_timer_reg[0].q
net (fo=3)                              0.651          0.797          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_57.b[1]
ADDER                                   0.539    f     1.336       1  pin: seg_scan_m0/lt0_syn_57.fco
net (fo=1)                              0.000          1.336          net: seg_scan_m0/lt0_syn_6,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_60.fci
ADDER                                   0.073    f     1.409          pin: seg_scan_m0/lt0_syn_60.fco
net (fo=1)                              0.000          1.409          net: seg_scan_m0/lt0_syn_10,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_63.fci
ADDER                                   0.073    f     1.482          pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          1.482          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER                                   0.073    f     1.555          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          1.555          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER                                   0.073    f     1.628          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          1.628          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER                                   0.073    f     1.701          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          1.701          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER                                   0.073    f     1.774          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          1.774          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER                                   0.073    f     1.847          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          1.847          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER                                   0.355    f     2.202       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             1.003          3.205          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_sel_reg[0]_syn_3.a
LUT2                                    0.408    f     3.613       3  pin: seg_scan_m0/scan_sel_reg[0]_syn_3.o
net (fo=1)                              0.562          4.175          net: seg_scan_m0/scan_sel_reg[0]_syn_2,  ../../src/seg_scan.v(23)
                                                                      pin: seg_scan_m0/scan_sel_reg[0].d
SEQ (reg)                               0.118    f     4.293          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                4.293               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[0].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.591               

Slack               : 15.591ns
Begin Point         : seg_scan_m0/scan_timer_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[1].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.293ns (cell 2.077ns (48%), net 2.216ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT4=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: seg_scan_m0/scan_timer_reg[0].q
net (fo=3)                              0.651          0.797          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_57.b[1]
ADDER                                   0.539    f     1.336       1  pin: seg_scan_m0/lt0_syn_57.fco
net (fo=1)                              0.000          1.336          net: seg_scan_m0/lt0_syn_6,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_60.fci
ADDER                                   0.073    f     1.409          pin: seg_scan_m0/lt0_syn_60.fco
net (fo=1)                              0.000          1.409          net: seg_scan_m0/lt0_syn_10,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_63.fci
ADDER                                   0.073    f     1.482          pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          1.482          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER                                   0.073    f     1.555          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          1.555          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER                                   0.073    f     1.628          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          1.628          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER                                   0.073    f     1.701          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          1.701          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER                                   0.073    f     1.774          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          1.774          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER                                   0.073    f     1.847          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          1.847          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER                                   0.355    f     2.202       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             1.003          3.205          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_sel_reg[1]_syn_3.a
LUT4                                    0.408    f     3.613       3  pin: seg_scan_m0/scan_sel_reg[1]_syn_3.o
net (fo=1)                              0.562          4.175          net: seg_scan_m0/scan_sel_reg[1]_syn_2,  ../../src/seg_scan.v(23)
                                                                      pin: seg_scan_m0/scan_sel_reg[1].d
SEQ (reg)                               0.118    f     4.293          net: seg_scan_m0/scan_sel[1],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                4.293               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[1].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.591               

Slack               : 15.591ns
Begin Point         : seg_scan_m0/scan_timer_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[0].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.293ns (cell 2.077ns (48%), net 2.216ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT2=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: seg_scan_m0/scan_timer_reg[0].q
net (fo=3)                              0.651          0.797          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_57.b[1]
ADDER                                   0.539    f     1.336       1  pin: seg_scan_m0/lt0_syn_57.fco
net (fo=1)                              0.000          1.336          net: seg_scan_m0/lt0_syn_6,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_60.fci
ADDER                                   0.073    f     1.409          pin: seg_scan_m0/lt0_syn_60.fco
net (fo=1)                              0.000          1.409          net: seg_scan_m0/lt0_syn_10,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_63.fci
ADDER                                   0.073    f     1.482          pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          1.482          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER                                   0.073    f     1.555          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          1.555          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER                                   0.073    f     1.628          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          1.628          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER                                   0.073    f     1.701          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          1.701          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER                                   0.073    f     1.774          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          1.774          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER                                   0.073    f     1.847          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          1.847          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER                                   0.355    f     2.202       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             1.003          3.205          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_b[0]_syn_1.a
LUT2                                    0.408    f     3.613       3  pin: seg_scan_m0/scan_timer_b[0]_syn_1.o
net (fo=1)                              0.562          4.175          net: seg_scan_m0/scan_timer_b[0],  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].d
SEQ (reg)                               0.118    f     4.293          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                4.293               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.591               

Slack               : 15.591ns
Begin Point         : seg_scan_m0/scan_timer_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[1].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.293ns (cell 2.077ns (48%), net 2.216ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT2=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: seg_scan_m0/scan_timer_reg[0].q
net (fo=3)                              0.651          0.797          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_57.b[1]
ADDER                                   0.539    f     1.336       1  pin: seg_scan_m0/lt0_syn_57.fco
net (fo=1)                              0.000          1.336          net: seg_scan_m0/lt0_syn_6,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_60.fci
ADDER                                   0.073    f     1.409          pin: seg_scan_m0/lt0_syn_60.fco
net (fo=1)                              0.000          1.409          net: seg_scan_m0/lt0_syn_10,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_63.fci
ADDER                                   0.073    f     1.482          pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          1.482          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER                                   0.073    f     1.555          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          1.555          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER                                   0.073    f     1.628          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          1.628          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER                                   0.073    f     1.701          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          1.701          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER                                   0.073    f     1.774          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          1.774          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER                                   0.073    f     1.847          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          1.847          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER                                   0.355    f     2.202       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             1.003          3.205          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_b[1]_syn_1.a
LUT2                                    0.408    f     3.613       3  pin: seg_scan_m0/scan_timer_b[1]_syn_1.o
net (fo=1)                              0.562          4.175          net: seg_scan_m0/scan_timer_b[1],  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[1].d
SEQ (reg)                               0.118    f     4.293          net: seg_scan_m0/scan_timer[1],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                4.293               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[1].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.591               

Slack               : 15.591ns
Begin Point         : seg_scan_m0/scan_timer_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[2].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.293ns (cell 2.077ns (48%), net 2.216ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT2=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: seg_scan_m0/scan_timer_reg[0].q
net (fo=3)                              0.651          0.797          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_57.b[1]
ADDER                                   0.539    f     1.336       1  pin: seg_scan_m0/lt0_syn_57.fco
net (fo=1)                              0.000          1.336          net: seg_scan_m0/lt0_syn_6,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_60.fci
ADDER                                   0.073    f     1.409          pin: seg_scan_m0/lt0_syn_60.fco
net (fo=1)                              0.000          1.409          net: seg_scan_m0/lt0_syn_10,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_63.fci
ADDER                                   0.073    f     1.482          pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          1.482          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER                                   0.073    f     1.555          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          1.555          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER                                   0.073    f     1.628          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          1.628          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER                                   0.073    f     1.701          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          1.701          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER                                   0.073    f     1.774          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          1.774          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER                                   0.073    f     1.847          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          1.847          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER                                   0.355    f     2.202       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             1.003          3.205          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_b[2]_syn_1.a
LUT2                                    0.408    f     3.613       3  pin: seg_scan_m0/scan_timer_b[2]_syn_1.o
net (fo=1)                              0.562          4.175          net: seg_scan_m0/scan_timer_b[2],  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[2].d
SEQ (reg)                               0.118    f     4.293          net: seg_scan_m0/scan_timer[2],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                4.293               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[2].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.591               

Slack               : 15.591ns
Begin Point         : seg_scan_m0/scan_timer_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[3].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.293ns (cell 2.077ns (48%), net 2.216ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT2=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: seg_scan_m0/scan_timer_reg[0].q
net (fo=3)                              0.651          0.797          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_57.b[1]
ADDER                                   0.539    f     1.336       1  pin: seg_scan_m0/lt0_syn_57.fco
net (fo=1)                              0.000          1.336          net: seg_scan_m0/lt0_syn_6,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_60.fci
ADDER                                   0.073    f     1.409          pin: seg_scan_m0/lt0_syn_60.fco
net (fo=1)                              0.000          1.409          net: seg_scan_m0/lt0_syn_10,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_63.fci
ADDER                                   0.073    f     1.482          pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          1.482          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER                                   0.073    f     1.555          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          1.555          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER                                   0.073    f     1.628          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          1.628          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER                                   0.073    f     1.701          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          1.701          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER                                   0.073    f     1.774          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          1.774          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER                                   0.073    f     1.847          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          1.847          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER                                   0.355    f     2.202       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             1.003          3.205          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_b[3]_syn_1.a
LUT2                                    0.408    f     3.613       3  pin: seg_scan_m0/scan_timer_b[3]_syn_1.o
net (fo=1)                              0.562          4.175          net: seg_scan_m0/scan_timer_b[3],  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[3].d
SEQ (reg)                               0.118    f     4.293          net: seg_scan_m0/scan_timer[3],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                4.293               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[3].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.591               

Slack               : 15.591ns
Begin Point         : seg_scan_m0/scan_timer_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[4].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.293ns (cell 2.077ns (48%), net 2.216ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT2=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: seg_scan_m0/scan_timer_reg[0].q
net (fo=3)                              0.651          0.797          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_57.b[1]
ADDER                                   0.539    f     1.336       1  pin: seg_scan_m0/lt0_syn_57.fco
net (fo=1)                              0.000          1.336          net: seg_scan_m0/lt0_syn_6,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_60.fci
ADDER                                   0.073    f     1.409          pin: seg_scan_m0/lt0_syn_60.fco
net (fo=1)                              0.000          1.409          net: seg_scan_m0/lt0_syn_10,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_63.fci
ADDER                                   0.073    f     1.482          pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          1.482          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER                                   0.073    f     1.555          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          1.555          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER                                   0.073    f     1.628          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          1.628          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER                                   0.073    f     1.701          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          1.701          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER                                   0.073    f     1.774          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          1.774          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER                                   0.073    f     1.847          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          1.847          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER                                   0.355    f     2.202       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             1.003          3.205          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_b[4]_syn_1.a
LUT2                                    0.408    f     3.613       3  pin: seg_scan_m0/scan_timer_b[4]_syn_1.o
net (fo=1)                              0.562          4.175          net: seg_scan_m0/scan_timer_b[4],  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[4].d
SEQ (reg)                               0.118    f     4.293          net: seg_scan_m0/scan_timer[4],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                4.293               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[4].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.591               

Slack               : 15.591ns
Begin Point         : seg_scan_m0/scan_timer_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[5].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.293ns (cell 2.077ns (48%), net 2.216ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT2=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: seg_scan_m0/scan_timer_reg[0].q
net (fo=3)                              0.651          0.797          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_57.b[1]
ADDER                                   0.539    f     1.336       1  pin: seg_scan_m0/lt0_syn_57.fco
net (fo=1)                              0.000          1.336          net: seg_scan_m0/lt0_syn_6,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_60.fci
ADDER                                   0.073    f     1.409          pin: seg_scan_m0/lt0_syn_60.fco
net (fo=1)                              0.000          1.409          net: seg_scan_m0/lt0_syn_10,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_63.fci
ADDER                                   0.073    f     1.482          pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          1.482          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER                                   0.073    f     1.555          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          1.555          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER                                   0.073    f     1.628          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          1.628          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER                                   0.073    f     1.701          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          1.701          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER                                   0.073    f     1.774          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          1.774          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER                                   0.073    f     1.847          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          1.847          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER                                   0.355    f     2.202       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             1.003          3.205          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_b[5]_syn_1.a
LUT2                                    0.408    f     3.613       3  pin: seg_scan_m0/scan_timer_b[5]_syn_1.o
net (fo=1)                              0.562          4.175          net: seg_scan_m0/scan_timer_b[5],  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[5].d
SEQ (reg)                               0.118    f     4.293          net: seg_scan_m0/scan_timer[5],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                4.293               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[5].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.591               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.627ns
Begin Point         : seg_scan_m0/scan_timer_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[0].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.688ns (cell 0.475ns (28%), net 1.213ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: seg_scan_m0/scan_timer_reg[0].q
net (fo=3)                              0.651          0.760          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/scan_timer_b[0]_syn_1.b
LUT2                                    0.282    r     1.042       1  pin: seg_scan_m0/scan_timer_b[0]_syn_1.o
net (fo=1)                              0.562          1.604          net: seg_scan_m0/scan_timer_b[0],  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].d
SEQ (reg)                               0.084    r     1.688          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                1.688               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.627               

Slack               : 1.756ns
Begin Point         : seg_scan_m0/scan_sel_reg[3].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_sel[4]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.753ns (cell 0.391ns (22%), net 1.362ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: seg_scan_m0/scan_sel_reg[3].q
net (fo=7)                              0.800          0.909          net: seg_scan_m0/scan_sel[3],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/eq5_syn_27.d
LUT4                                    0.282    r     1.191       1  pin: seg_scan_m0/eq5_syn_27.o
net (fo=1)                              0.562          1.753          net: seg_scan_m0/eq5_syn_26,  ../../src/seg_scan.v(74)
                                                                      pin: seg_sel[4]_syn_4.do[0]
PAD (reg)                               0.000    f     1.753          net: seg_sel[4],  ../../src/top.v(11)
--------------------------------------------------------------------  ---------------
Arrival                                                1.753               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_sel[4]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.756               

Slack               : 1.756ns
Begin Point         : seg_scan_m0/scan_sel_reg[3].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_sel[3]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.753ns (cell 0.391ns (22%), net 1.362ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: seg_scan_m0/scan_sel_reg[3].q
net (fo=7)                              0.800          0.909          net: seg_scan_m0/scan_sel[3],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/eq4_syn_27.d
LUT4                                    0.282    r     1.191       1  pin: seg_scan_m0/eq4_syn_27.o
net (fo=1)                              0.562          1.753          net: seg_scan_m0/eq4_syn_26,  ../../src/seg_scan.v(69)
                                                                      pin: seg_sel[3]_syn_4.do[0]
PAD (reg)                               0.000    f     1.753          net: seg_sel[3],  ../../src/top.v(11)
--------------------------------------------------------------------  ---------------
Arrival                                                1.753               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_sel[3]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.756               

Slack               : 1.756ns
Begin Point         : seg_scan_m0/scan_sel_reg[3].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_sel[2]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.753ns (cell 0.391ns (22%), net 1.362ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: seg_scan_m0/scan_sel_reg[3].q
net (fo=7)                              0.800          0.909          net: seg_scan_m0/scan_sel[3],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/eq3_syn_27.d
LUT4                                    0.282    r     1.191       1  pin: seg_scan_m0/eq3_syn_27.o
net (fo=1)                              0.562          1.753          net: seg_scan_m0/eq3_syn_26,  ../../src/seg_scan.v(64)
                                                                      pin: seg_sel[2]_syn_4.do[0]
PAD (reg)                               0.000    f     1.753          net: seg_sel[2],  ../../src/top.v(11)
--------------------------------------------------------------------  ---------------
Arrival                                                1.753               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_sel[2]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.756               

Slack               : 1.756ns
Begin Point         : seg_scan_m0/scan_sel_reg[3].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_sel[1]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.753ns (cell 0.391ns (22%), net 1.362ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: seg_scan_m0/scan_sel_reg[3].q
net (fo=7)                              0.800          0.909          net: seg_scan_m0/scan_sel[3],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/eq2_syn_27.d
LUT4                                    0.282    r     1.191       1  pin: seg_scan_m0/eq2_syn_27.o
net (fo=1)                              0.562          1.753          net: seg_scan_m0/eq2_syn_26,  ../../src/seg_scan.v(58)
                                                                      pin: seg_sel[1]_syn_4.do[0]
PAD (reg)                               0.000    f     1.753          net: seg_sel[1],  ../../src/top.v(11)
--------------------------------------------------------------------  ---------------
Arrival                                                1.753               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_sel[1]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.756               

Slack               : 1.756ns
Begin Point         : seg_scan_m0/scan_sel_reg[3].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_sel[0]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.753ns (cell 0.391ns (22%), net 1.362ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: seg_scan_m0/scan_sel_reg[3].q
net (fo=7)                              0.800          0.909          net: seg_scan_m0/scan_sel[3],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/eq1_syn_28.d
LUT4                                    0.282    r     1.191       1  pin: seg_scan_m0/eq1_syn_28.o
net (fo=1)                              0.562          1.753          net: seg_scan_m0/eq1_syn_27,  ../../src/seg_scan.v(52)
                                                                      pin: seg_sel[0]_syn_4.do[0]
PAD (reg)                               0.000    f     1.753          net: seg_sel[0],  ../../src/top.v(11)
--------------------------------------------------------------------  ---------------
Arrival                                                1.753               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_sel[0]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.756               

Slack               : 1.776ns
Begin Point         : seg_scan_m0/scan_sel_reg[3].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[3].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.837ns (cell 0.475ns (25%), net 1.362ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: seg_scan_m0/scan_sel_reg[3].q
net (fo=7)                              0.800          0.909          net: seg_scan_m0/scan_sel[3],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/scan_sel_reg[3]_syn_3.c
LUT3                                    0.282    r     1.191       1  pin: seg_scan_m0/scan_sel_reg[3]_syn_3.o
net (fo=1)                              0.562          1.753          net: seg_scan_m0/scan_sel_reg[3]_syn_2,  ../../src/seg_scan.v(23)
                                                                      pin: seg_scan_m0/scan_sel_reg[3].d
SEQ (reg)                               0.084    r     1.837          net: seg_scan_m0/scan_sel[3],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                1.837               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.776               

Slack               : 1.801ns
Begin Point         : seg_scan_m0/scan_sel_reg[1].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[1].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.862ns (cell 0.475ns (25%), net 1.387ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: seg_scan_m0/scan_sel_reg[1].q
net (fo=8)                              0.825          0.934          net: seg_scan_m0/scan_sel[1],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/scan_sel_reg[1]_syn_3.d
LUT4                                    0.282    r     1.216       1  pin: seg_scan_m0/scan_sel_reg[1]_syn_3.o
net (fo=1)                              0.562          1.778          net: seg_scan_m0/scan_sel_reg[1]_syn_2,  ../../src/seg_scan.v(23)
                                                                      pin: seg_scan_m0/scan_sel_reg[1].d
SEQ (reg)                               0.084    r     1.862          net: seg_scan_m0/scan_sel[1],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                1.862               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.801               

Slack               : 1.801ns
Begin Point         : seg_scan_m0/scan_sel_reg[2].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[2].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.862ns (cell 0.475ns (25%), net 1.387ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: seg_scan_m0/scan_sel_reg[2].q
net (fo=8)                              0.825          0.934          net: seg_scan_m0/scan_sel[2],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_6.d
LUT4                                    0.282    r     1.216       1  pin: seg_scan_m0/scan_sel_reg[2]_syn_6.o
net (fo=1)                              0.562          1.778          net: seg_scan_m0/scan_sel_reg[2]_syn_2,  ../../src/seg_scan.v(23)
                                                                      pin: seg_scan_m0/scan_sel_reg[2].d
SEQ (reg)                               0.084    r     1.862          net: seg_scan_m0/scan_sel[2],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                1.862               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.801               

Slack               : 1.824ns
Begin Point         : seg_scan_m0/scan_sel_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[0].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.885ns (cell 0.475ns (25%), net 1.410ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: seg_scan_m0/scan_sel_reg[0].q
net (fo=9)                              0.848          0.957          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/scan_sel_reg[0]_syn_3.b
LUT2                                    0.282    r     1.239       1  pin: seg_scan_m0/scan_sel_reg[0]_syn_3.o
net (fo=1)                              0.562          1.801          net: seg_scan_m0/scan_sel_reg[0]_syn_2,  ../../src/seg_scan.v(23)
                                                                      pin: seg_scan_m0/scan_sel_reg[0].d
SEQ (reg)                               0.084    r     1.885          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                1.885               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.824               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> video_pll_m0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     1.912ns
Fmax           :     523.013MHz

Statistics:
Max            : SWNS      6.088ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.088ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.732ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.q
net (fo=2)                              0.600          0.709          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.d
SEQ (reg)                               0.084    r     0.793          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 1.538ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.515          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.084    r     1.599          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               

Slack               : 1.538ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.515          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.084    r     1.599          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               

Slack               : 1.538ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          1.515          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.084    r     1.599          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> clk
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     clk
Min Period     :     4.004ns
Fmax           :     249.750MHz

Statistics:
Max            : SWNS      7.998ns, STNS      0.000ns,         0 Viol Endpoints,         7 Total Endpoints,         0 Paths Analyzed
Min            : HWNS      1.781ns, HTNS      0.000ns,         0 Viol Endpoints,         7 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.998ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[6]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 1.941ns (cell 0.554ns (28%), net 1.387ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825         10.971          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_63.d
LUT4                                    0.408    f    11.379       1  pin: seg_scan_m0/sel1_syn_63.o
net (fo=1)                              0.562         11.941          net: seg_scan_m0/sel1_syn_2[6],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[6]_syn_4.do[0]
PAD (reg)                               0.000    f    11.941          net: seg_data[6],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               11.941               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[6]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.998               

Slack               : 7.998ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[5]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 1.941ns (cell 0.554ns (28%), net 1.387ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825         10.971          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_62.d
LUT4                                    0.408    f    11.379       1  pin: seg_scan_m0/sel1_syn_62.o
net (fo=1)                              0.562         11.941          net: seg_scan_m0/sel1_syn_2[5],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[5]_syn_4.do[0]
PAD (reg)                               0.000    f    11.941          net: seg_data[5],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               11.941               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[5]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.998               

Slack               : 7.998ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[4]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 1.941ns (cell 0.554ns (28%), net 1.387ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825         10.971          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_65.d
LUT4                                    0.408    f    11.379       1  pin: seg_scan_m0/sel1_syn_65.o
net (fo=1)                              0.562         11.941          net: seg_scan_m0/sel1_syn_2[4],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[4]_syn_4.do[0]
PAD (reg)                               0.000    f    11.941          net: seg_data[4],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               11.941               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[4]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.998               

Slack               : 7.998ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[3]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 1.941ns (cell 0.554ns (28%), net 1.387ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825         10.971          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_64.d
LUT4                                    0.408    f    11.379       1  pin: seg_scan_m0/sel1_syn_64.o
net (fo=1)                              0.562         11.941          net: seg_scan_m0/sel1_syn_2[3],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[3]_syn_4.do[0]
PAD (reg)                               0.000    f    11.941          net: seg_data[3],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               11.941               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[3]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.998               

Slack               : 7.998ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[2]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 1.941ns (cell 0.554ns (28%), net 1.387ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825         10.971          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_68.d
LUT4                                    0.408    f    11.379       1  pin: seg_scan_m0/sel1_syn_68.o
net (fo=1)                              0.562         11.941          net: seg_scan_m0/sel1_syn_31,  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[2]_syn_4.do[0]
PAD (reg)                               0.000    f    11.941          net: seg_data[2],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               11.941               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[2]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.998               

Slack               : 7.998ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[1]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 1.941ns (cell 0.554ns (28%), net 1.387ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825         10.971          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_67.d
LUT4                                    0.408    f    11.379       1  pin: seg_scan_m0/sel1_syn_67.o
net (fo=1)                              0.562         11.941          net: seg_scan_m0/sel1_syn_2[1],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[1]_syn_4.do[0]
PAD (reg)                               0.000    f    11.941          net: seg_data[1],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               11.941               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[1]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.998               

Slack               : 7.998ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[0]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 1.941ns (cell 0.554ns (28%), net 1.387ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                            10.000    r    10.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    10.146          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825         10.971          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_66.d
LUT4                                    0.408    f    11.379       1  pin: seg_scan_m0/sel1_syn_66.o
net (fo=1)                              0.562         11.941          net: seg_scan_m0/sel1_syn_2[0],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[0]_syn_4.do[0]
PAD (reg)                               0.000    f    11.941          net: seg_data[0],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               11.941               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[0]_syn_4.osclk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         19.939               
clock uncertainty                       0.000         19.939               
clock pessimism                         0.000         19.939               
--------------------------------------------------------------------  ---------------
Required                                              19.939               
--------------------------------------------------------------------  ---------------
Slack                                                  7.998               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.781ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[6]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.778ns (cell 0.391ns (21%), net 1.387ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825          0.934          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_63.d
LUT4                                    0.282    r     1.216       1  pin: seg_scan_m0/sel1_syn_63.o
net (fo=1)                              0.562          1.778          net: seg_scan_m0/sel1_syn_2[6],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[6]_syn_4.do[0]
PAD (reg)                               0.000    f     1.778          net: seg_data[6],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[6]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.781               

Slack               : 1.781ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[5]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.778ns (cell 0.391ns (21%), net 1.387ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825          0.934          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_62.d
LUT4                                    0.282    r     1.216       1  pin: seg_scan_m0/sel1_syn_62.o
net (fo=1)                              0.562          1.778          net: seg_scan_m0/sel1_syn_2[5],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[5]_syn_4.do[0]
PAD (reg)                               0.000    f     1.778          net: seg_data[5],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[5]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.781               

Slack               : 1.781ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[4]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.778ns (cell 0.391ns (21%), net 1.387ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825          0.934          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_65.d
LUT4                                    0.282    r     1.216       1  pin: seg_scan_m0/sel1_syn_65.o
net (fo=1)                              0.562          1.778          net: seg_scan_m0/sel1_syn_2[4],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[4]_syn_4.do[0]
PAD (reg)                               0.000    f     1.778          net: seg_data[4],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[4]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.781               

Slack               : 1.781ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[3]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.778ns (cell 0.391ns (21%), net 1.387ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825          0.934          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_64.d
LUT4                                    0.282    r     1.216       1  pin: seg_scan_m0/sel1_syn_64.o
net (fo=1)                              0.562          1.778          net: seg_scan_m0/sel1_syn_2[3],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[3]_syn_4.do[0]
PAD (reg)                               0.000    f     1.778          net: seg_data[3],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[3]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.781               

Slack               : 1.781ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[2]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.778ns (cell 0.391ns (21%), net 1.387ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825          0.934          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_68.d
LUT4                                    0.282    r     1.216       1  pin: seg_scan_m0/sel1_syn_68.o
net (fo=1)                              0.562          1.778          net: seg_scan_m0/sel1_syn_31,  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[2]_syn_4.do[0]
PAD (reg)                               0.000    f     1.778          net: seg_data[2],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[2]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.781               

Slack               : 1.781ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[1]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.778ns (cell 0.391ns (21%), net 1.387ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825          0.934          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_67.d
LUT4                                    0.282    r     1.216       1  pin: seg_scan_m0/sel1_syn_67.o
net (fo=1)                              0.562          1.778          net: seg_scan_m0/sel1_syn_2[1],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[1]_syn_4.do[0]
PAD (reg)                               0.000    f     1.778          net: seg_data[1],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[1]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.781               

Slack               : 1.781ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[0]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.778ns (cell 0.391ns (21%), net 1.387ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[2].q
net (fo=8)                              0.825          0.934          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_66.d
LUT4                                    0.282    r     1.216       1  pin: seg_scan_m0/sel1_syn_66.o
net (fo=1)                              0.562          1.778          net: seg_scan_m0/sel1_syn_2[0],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[0]_syn_4.do[0]
PAD (reg)                               0.000    f     1.778          net: seg_data[0],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[0]_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  1.781               


----------------------------------------------------------------------------------------------------
Path Group     :     ext_mem_clk -> sd_card_clk
Type           :     Same Domain
From Clock     :     ext_mem_clk
To Clock       :     sd_card_clk
Min Period     :     15.870ns
Fmax           :     63.012MHz

Statistics:
Max            : SWNS     -1.174ns, STNS     -2.514ns,         3 Viol Endpoints,         5 Total Endpoints,         3 Paths Analyzed
Min            : HWNS      0.689ns, HTNS      0.000ns,         0 Viol Endpoints,         5 Total Endpoints,         3 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.174ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg.d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - ext_mem_clk rising@8.000ns }
Data Path Delay     : 3.058ns (cell 1.096ns (35%), net 1.962ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          8.946          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_6.a
LUT2                                    0.408    f     9.354       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_6.o
net (fo=2)                              0.600          9.954          net: sd_card_bmp_m0/bmp_read_m0/sel1_syn_29,  ../../src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_7.b
LUT5                                    0.424    f    10.378       2  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_7.o
net (fo=1)                              0.562         10.940          net: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_3,  ../../src/bmp_read.v(165)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.d
SEQ (reg)                               0.118    f    11.058          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../src/bmp_read.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                               11.058               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.174               

Slack               : -1.174ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/state_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - ext_mem_clk rising@8.000ns }
Data Path Delay     : 3.058ns (cell 1.096ns (35%), net 1.962ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          8.946          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_6.a
LUT2                                    0.408    f     9.354       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_6.o
net (fo=2)                              0.600          9.954          net: sd_card_bmp_m0/bmp_read_m0/sel1_syn_29,  ../../src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_39.b
LUT5                                    0.424    f    10.378       2  pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_39.o
net (fo=1)                              0.562         10.940          net: sd_card_bmp_m0/bmp_read_m0/mux23_syn_1[3],  ../../src/bmp_read.v(173)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[3].d
SEQ (reg)                               0.118    f    11.058          net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[3],  ../../src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                               11.058               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.174               

Slack               : -0.166ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/state_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - ext_mem_clk rising@8.000ns }
Data Path Delay     : 2.050ns (cell 0.688ns (33%), net 1.362ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          8.946          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_38.b
LUT5                                    0.424    f     9.370       1  pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_38.o
net (fo=1)                              0.562          9.932          net: sd_card_bmp_m0/bmp_read_m0/mux23_syn_1[2],  ../../src/bmp_read.v(173)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[2].d
SEQ (reg)                               0.118    f    10.050          net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[2],  ../../src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                               10.050               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.166               

Slack               : 0.668ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst0_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - ext_mem_clk rising@8.000ns }
Data Path Delay     : 1.032ns (cell 0.232ns (22%), net 0.800ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          8.946          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst0_reg.sr
SEQ (reg)                               0.086    r     9.032               
--------------------------------------------------------------------  ---------------
Arrival                                                9.032               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst0_reg.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          9.700               
clock uncertainty                       0.000          9.700               
clock pessimism                         0.000          9.700               
--------------------------------------------------------------------  ---------------
Required                                               9.700               
--------------------------------------------------------------------  ---------------
Slack                                                  0.668               

Slack               : 0.668ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - ext_mem_clk rising@8.000ns }
Data Path Delay     : 1.032ns (cell 0.232ns (22%), net 0.800ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          8.946          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg.sr
SEQ (reg)                               0.086    r     9.032               
--------------------------------------------------------------------  ---------------
Arrival                                                9.032               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          9.700               
clock uncertainty                       0.000          9.700               
clock pessimism                         0.000          9.700               
--------------------------------------------------------------------  ---------------
Required                                               9.700               
--------------------------------------------------------------------  ---------------
Slack                                                  0.668               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.689ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst0_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.989ns (cell 0.189ns (19%), net 0.800ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          0.928          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst0_reg.sr
SEQ (reg)                               0.061    f     0.989               
--------------------------------------------------------------------  ---------------
Arrival                                                0.989               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.689               

Slack               : 0.689ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.989ns (cell 0.189ns (19%), net 0.800ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          0.928          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg.sr
SEQ (reg)                               0.061    f     0.989               
--------------------------------------------------------------------  ---------------
Arrival                                                0.989               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.689               

Slack               : 1.810ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/state_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.871ns (cell 0.509ns (27%), net 1.362ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          0.909          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_38.b
LUT5                                    0.316    r     1.225       1  pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_38.o
net (fo=1)                              0.562          1.787          net: sd_card_bmp_m0/bmp_read_m0/mux23_syn_1[2],  ../../src/bmp_read.v(173)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[2].d
SEQ (reg)                               0.084    r     1.871          net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[2],  ../../src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                                1.871               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.810               

Slack               : 2.692ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg.d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.753ns (cell 0.791ns (28%), net 1.962ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          0.909          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_6.a
LUT2                                    0.282    r     1.191       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_6.o
net (fo=2)                              0.600          1.791          net: sd_card_bmp_m0/bmp_read_m0/sel1_syn_29,  ../../src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_7.b
LUT5                                    0.316    r     2.107       2  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_7.o
net (fo=1)                              0.562          2.669          net: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_3,  ../../src/bmp_read.v(165)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.d
SEQ (reg)                               0.084    r     2.753          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../src/bmp_read.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                                2.753               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  2.692               

Slack               : 2.692ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/state_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.753ns (cell 0.791ns (28%), net 1.962ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=7)                              0.800          0.909          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_6.a
LUT2                                    0.282    r     1.191       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_6.o
net (fo=2)                              0.600          1.791          net: sd_card_bmp_m0/bmp_read_m0/sel1_syn_29,  ../../src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_39.b
LUT5                                    0.316    r     2.107       2  pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_39.o
net (fo=1)                              0.562          2.669          net: sd_card_bmp_m0/bmp_read_m0/mux23_syn_1[3],  ../../src/bmp_read.v(173)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[3].d
SEQ (reg)                               0.084    r     2.753          net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[3],  ../../src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                                2.753               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  2.692               


----------------------------------------------------------------------------------------------------
Path Group     :     ext_mem_clk -> video_clk
Type           :     Same Domain
From Clock     :     ext_mem_clk
To Clock       :     video_clk
Min Period     :     10.600ns
Fmax           :     94.340MHz

Statistics:
Max            : SWNS      5.880ns, STNS      0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
Min            : HWNS      0.659ns, HTNS      0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.880ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - ext_mem_clk rising@32.000ns }
Data Path Delay     : 2.004ns (cell 0.672ns (33%), net 1.332ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770         32.916          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_4.a
LUT4                                    0.408    f    33.324       1  pin: video_timing_data_m0/read_req_reg_syn_4.o
net (fo=1)                              0.562         33.886          net: video_timing_data_m0/read_req_reg_syn_3,  ../../src/video_timing_data.v(66)
                                                                      pin: video_timing_data_m0/read_req_reg.d
SEQ (reg)                               0.118    f    34.004          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                               34.004               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.880               

Slack               : 6.698ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst0_reg.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - ext_mem_clk rising@32.000ns }
Data Path Delay     : 1.002ns (cell 0.232ns (23%), net 0.770ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770         32.916          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst0_reg.sr
SEQ (reg)                               0.086    r    33.002               
--------------------------------------------------------------------  ---------------
Arrival                                               33.002               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst0_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  6.698               

Slack               : 6.698ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - ext_mem_clk rising@32.000ns }
Data Path Delay     : 1.002ns (cell 0.232ns (23%), net 0.770ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770         32.916          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg.sr
SEQ (reg)                               0.086    r    33.002               
--------------------------------------------------------------------  ---------------
Arrival                                               33.002               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  6.698               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.659ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst0_reg.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst0_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 0.659ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 1.746ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg.d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.807ns (cell 0.475ns (26%), net 1.332ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.879          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_4.a
LUT4                                    0.282    r     1.161       1  pin: video_timing_data_m0/read_req_reg_syn_4.o
net (fo=1)                              0.562          1.723          net: video_timing_data_m0/read_req_reg_syn_3,  ../../src/video_timing_data.v(66)
                                                                      pin: video_timing_data_m0/read_req_reg.d
SEQ (reg)                               0.084    r     1.807          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                                1.807               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.746               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> ext_mem_clk
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     ext_mem_clk
Min Period     :     3.920ns
Fmax           :     255.102MHz

Statistics:
Max            : SWNS      1.020ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.732ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.020ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/write_req_reg.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { ext_mem_clk rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.q
net (fo=2)                              0.600         30.746          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../src/bmp_read.v(14)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.d
SEQ (reg)                               0.118    f    30.864          net: frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                               30.864               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.020               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.732ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/write_req_reg.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.q
net (fo=2)                              0.600          0.709          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../src/bmp_read.v(14)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.d
SEQ (reg)                               0.084    r     0.793          net: frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> ext_mem_clk
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     ext_mem_clk
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : SWNS      7.020ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.732ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.020ns
Begin Point         : video_timing_data_m0/read_req_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: video_timing_data_m0/read_req_reg.q
net (fo=2)                              0.600          0.746          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.d
SEQ (reg)                               0.118    f     0.864          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                0.864               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.020               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.732ns
Begin Point         : video_timing_data_m0/read_req_reg.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: video_timing_data_m0/read_req_reg.q
net (fo=2)                              0.600          0.709          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.d
SEQ (reg)                               0.084    r     0.793          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for U3/sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     ext_mem_clk -> sys_pll_m0/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     ext_mem_clk
To Clock       :     sys_pll_m0/pll_inst.clkc[2]
Min Period     :     18.582ns
Fmax           :     53.816MHz

Statistics:
Max            : SWNS     -5.291ns, STNS   -188.720ns,        48 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      7.364ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_1.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_1.bpad
net (fo=0)                              0.000          4.291          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_2.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_2.bpad
net (fo=0)                              0.000          4.291          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_3.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_3.bpad
net (fo=0)                              0.000          4.291          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_7.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_7.bpad
net (fo=0)                              0.000          4.291          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_18.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_18.bpad
net (fo=0)                              0.000          4.291          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram.dq[23]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_19.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_19.bpad
net (fo=0)                              0.000          4.291          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram.dq[22]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_20.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_20.bpad
net (fo=0)                              0.000          4.291          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram.dq[21]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_21.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_21.bpad
net (fo=0)                              0.000          4.291          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram.dq[20]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_22.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_22.bpad
net (fo=0)                              0.000          4.291          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_23.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_23.bpad
net (fo=0)                              0.000          4.291          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.364ns
Begin Point         : U3/sdram_syn_1.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_1.bpad
net (fo=0)                              0.000          2.364          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_2.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_2.bpad
net (fo=0)                              0.000          2.364          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_3.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_3.bpad
net (fo=0)                              0.000          2.364          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_6.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.we_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_6.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_6.opad
net (fo=1)                              0.000          2.364          net: we_n,  NOFILE(0)
                                                                      pin: U3/sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_7.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_7.bpad
net (fo=0)                              0.000          2.364          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_8.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.cas_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_8.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_8.opad
net (fo=1)                              0.000          2.364          net: cas_n,  NOFILE(0)
                                                                      pin: U3/sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_9.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.ras_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_9.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_9.opad
net (fo=1)                              0.000          2.364          net: ras_n,  NOFILE(0)
                                                                      pin: U3/sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_11.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[9] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_11.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_11.opad
net (fo=1)                              0.000          2.364          net: addr[9],  NOFILE(0)
                                                                      pin: U3/sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_12.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[8] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_12.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_12.opad
net (fo=1)                              0.000          2.364          net: addr[8],  NOFILE(0)
                                                                      pin: U3/sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_13.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_13.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_13.opad
net (fo=1)                              0.000          2.364          net: addr[7],  NOFILE(0)
                                                                      pin: U3/sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               


----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[2] -> ext_mem_clk
Type           :     Same Domain
From Clock     :     sys_pll_m0/pll_inst.clkc[2]
To Clock       :     ext_mem_clk
Min Period     :     12.586ns
Fmax           :     79.453MHz

Statistics:
Max            : SWNS     -2.293ns, STNS    -73.376ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      5.817ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.293ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[0]
net (fo=0)                              0.000          9.000          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[0]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[6]
net (fo=0)                              0.000          9.000          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[6]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[7]
net (fo=0)                              0.000          9.000          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[7]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[1]
net (fo=0)                              0.000          9.000          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[1]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[23]
net (fo=0)                              0.000          9.000          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[22]
net (fo=0)                              0.000          9.000          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[21]
net (fo=0)                              0.000          9.000          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[20]
net (fo=0)                              0.000          9.000          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[19]
net (fo=0)                              0.000          9.000          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[18]
net (fo=0)                              0.000          9.000          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.817ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[0]
net (fo=0)                              0.000          5.000          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[0]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[6]
net (fo=0)                              0.000          5.000          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[6]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[7]
net (fo=0)                              0.000          5.000          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[7]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[1]
net (fo=0)                              0.000          5.000          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[1]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[23]
net (fo=0)                              0.000          5.000          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[22]
net (fo=0)                              0.000          5.000          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[21]
net (fo=0)                              0.000          5.000          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[20]
net (fo=0)                              0.000          5.000          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[19]
net (fo=0)                              0.000          5.000          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[18]
net (fo=0)                              0.000          5.000          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               





Timing details for FRAME_READ_WRITE_M0/READ_BUF
------------------------------

Timing details for frame_read_write_m0/read_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.758ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[7]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=316)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               



Min Paths
----------------------------------------------------------------------------------------------------





Timing details for FRAME_READ_WRITE_M0/WRITE_BUF
------------------------------

Timing details for frame_read_write_m0/write_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.758ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[7]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[8]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=443)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=35)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=730)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               



Min Paths
----------------------------------------------------------------------------------------------------




