INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 07:22:37 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : video_filter
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 oehb0/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            muli13/multiply_unit/q2_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.791ns (17.365%)  route 3.764ns (82.635%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 7.318 - 6.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1601, unset)         1.400     1.400    oehb0/clk
    SLICE_X31Y82         FDCE                                         r  oehb0/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDCE (Prop_fdce_C_Q)         0.223     1.623 r  oehb0/data_reg_reg[0]/Q
                         net (fo=11, routed)          0.390     2.013    oehb0/Q[0]
    SLICE_X29Y82         LUT4 (Prop_lut4_I1_O)        0.043     2.056 r  oehb0/data_reg[3]_i_3/O
                         net (fo=1, routed)           0.272     2.328    tehb2/data_reg_reg[3]_1
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.043     2.371 r  tehb2/data_reg[3]_i_2__2/O
                         net (fo=4, routed)           0.430     2.800    cmpi2/addi14_dataOutArray_0[1]
    SLICE_X30Y81         LUT5 (Prop_lut5_I4_O)        0.043     2.843 r  cmpi2/Memory_reg_0_3_0_0_i_8/O
                         net (fo=1, routed)           0.000     2.843    cmpi2/Memory_reg_0_3_0_0_i_8_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.110 r  cmpi2/Memory_reg_0_3_0_0_i_1/CO[3]
                         net (fo=18, routed)          0.683     3.793    tehb2/dataOutArray[0][0]
    SLICE_X30Y91         LUT5 (Prop_lut5_I0_O)        0.043     3.836 r  tehb2/Memory_reg_0_3_0_0_i_4/O
                         net (fo=7, routed)           0.257     4.093    control_merge5/oehb1/data_reg_reg[0]_4
    SLICE_X30Y90         LUT6 (Prop_lut6_I4_O)        0.043     4.136 f  control_merge5/oehb1/Memory_reg_0_3_0_0_i_1__1/O
                         net (fo=19, routed)          0.437     4.573    control_merge5/oehb1/data_reg_reg[0]_0
    SLICE_X35Y88         LUT3 (Prop_lut3_I0_O)        0.043     4.616 r  control_merge5/oehb1/data_reg[5]_i_3__1/O
                         net (fo=28, routed)          0.656     5.272    mux9/tehb1/q2_reg
    SLICE_X44Y83         LUT5 (Prop_lut5_I0_O)        0.043     5.315 r  mux9/tehb1/q2_reg_i_4/O
                         net (fo=10, routed)          0.640     5.955    muli13/multiply_unit/A[5]
    DSP48_X2Y29          DSP48E1                                      r  muli13/multiply_unit/q2_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=1601, unset)         1.318     7.318    muli13/multiply_unit/clk
    DSP48_X2Y29          DSP48E1                                      r  muli13/multiply_unit/q2_reg/CLK
                         clock pessimism              0.087     7.405    
                         clock uncertainty           -0.035     7.369    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.261     7.108    muli13/multiply_unit/q2_reg
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  1.153    




