`timescale 1ns/10ps

module determineZeroFlag (result, zeroFlag);
	parameter gateDelay = 0.05;
	input logic [63:0] result;
	output logic zeroFlag;
	
	logic [3:0] tempResults;
	
	//calling nor gates to check results in four chunks
	norGate16x1 gateA (result[15:0], tempResults[0]);
	norGate16x1 gateB (result[31:16], tempResults[1]);
	norGate16x1 gateC (result[47:32], tempResults[2]);
	norGate16x1 gateD (result[63:48], tempResults[3]);
	
	and #gateDelay andGate (zeroFlag, tempResults[0], tempResults[1], tempResults[2], tempResults[3]);

endmodule 