# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program VSD.

Welcome to my journey through the **SoC Tapeout Program VSD**!

This repository documents my **week-by-week progress** with tasks inside each week.

<div align="center">

> *"This program guides participants through designing a complete System-on-Chip (SoC), from fundamental RTL design to GDSII layout, using open-source tools. As part of Indiaâ€™s largest collaborative RISC-V tapeout project, it enables over 3,500 contributors to create silicon and contribute to the growth of the national semiconductor ecosystem."*

</div>

<div align="center">

```
ğŸ“ RTL Design â†’ ğŸ”„ Synthesis â†’ ğŸ—ï¸ Physical Design â†’ ğŸ¯ Tapeout Ready
```

</div>

---
## ğŸ“… Week 0 

---

### 1. ğŸ’¡ Chip Modelling

â†’ Begin with chip-level functional modeling.

â†’ Develop a C model to represent the intended functionality.

---

### 2. ğŸ›  GCC Compilation

â†’ Compile the C model specifications using GCC.

---

### 3. ğŸ“„ C Model Specifications

â†’ Define the chip specifications in C.

â†’ Serves as input for:

i) ğŸ§ª Testbench Development (C Language): Validates the functional correctness of the chip.

ii) ğŸ”§ RTL Hardware Design (Verilog).

---

### 4. ğŸ”§ RTL Design

â†’ Describe hardware at the Register Transfer Level (RTL) using Verilog.

â†’Key components:

i) âš™ï¸ Processor â†’ Converted into a Gate-Level Netlist (Synth PI).

ii) ğŸ–§ Peripherals/IPs â†’ Packaged as Macros (Synth RTL).

iii) ğŸ› Analog IPs â†’ Modeled at Functional RTL Level.

---

### 5. ğŸ§© SoC Integration (GPIOs)

â†’ Combine processor, peripherals, macros, and analog IPs into a complete System-on-Chip (SoC).

---

### 6. ğŸ— Physical Implementation

â†’ Conduct floorplanning, placement, and routing for the integrated SoC.

---

### 7. ğŸ§© Macro & Analog IP Integration

â†’ Integrate hard and soft macros along with analog IP blocks into the design.

---

### 8. ğŸ“ GDSII Output 

â†’ Export the design into GDSII format, the standard format for IC layout data.

---

### 9. âœ…Design Verification

â†’ DRC (Design Rule Check):**Confirms the layout meets fabrication rules.

â†’ LVS (Layout vs. Schematic):** Verifies the layout corresponds to the schematic design.

---

### 10. ğŸ­ Tapeout â†’ Chip Fabrication

â†’ Send the finalized design to a semiconductor foundry (tapeout).

â†’ Begin the physical fabrication of the chip.

---
## Flow Chart 

<img width="1024" height="1024" alt="Gemini_Generated_Image_jcgdf2jcgdf2jcgd" src="https://github.com/user-attachments/assets/ed6804d6-fbc2-4b64-9397-1c46e826d02e" />

---

## ğŸ“Œ Key Workflow Overview
The VLSI design flow can be summarized as:

1)ğŸ’¡ High-level C modeling

2)ğŸ›  Compilation and functional specification

3)ğŸ”§ RTL hardware implementation

4)ğŸ§© SoC integration and synthesis

5)ğŸ— Physical design and verification

6)ğŸ“ GDSII generation and ğŸ­ tapeout for manufacturing

---
## ğŸ™ **Acknowledgment**

<div align="center">

### ğŸ† **Program Leadership & Support**

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.

