(pcb "P:\TI99_22-mark2\mainboard\Console.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "8.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  275234 -262788  31234.4 -262788  31234.4 -18788.4  275234 -18788.4
            275234 -262788)
    )
    (keepout "" (polygon signal 0  178467 -20987.6  180267 -20987.6  180267 -19287.6  178467 -19287.6
            178467 -20987.6))
    (keepout "" (polygon signal 0  186967 -20987.6  188767 -20987.6  188767 -19287.6  186967 -19287.6
            186967 -20987.6))
    (keepout "" (polygon signal 0  193783 -20941  195583 -20941  195583 -19241  193783 -19241
            193783 -20941))
    (keepout "" (polygon signal 0  202283 -20941  204083 -20941  204083 -19241  202283 -19241
            202283 -20941))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200)
      (clearance 200 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Custom:STD_DDW_RESISTOR
      (place R15 127194.600000 -53189.700000 front 0.000000 (PN 1KΩ))
      (place R14 127194.600000 -48212.000000 front 0.000000 (PN 1KΩ))
      (place R18 196816.000000 -111659.800000 front 0.000000 (PN 1kΩ))
      (place L13 248454.200000 -36450.400000 front 0.000000 (PN 8.2µh))
      (place R6 119498.400000 -187968.700000 front 0.000000 (PN 22Ω))
      (place R53 119498.400000 -219635.200000 front 0.000000 (PN 330Ω))
      (place R17 184776.400000 -135967.600000 front 0.000000 (PN 2.2kΩ))
      (place R41 116018.600000 -53189.700000 front 0.000000 (PN 62Ω))
      (place R54 119498.400000 -213301.900000 front 0.000000 (PN 4.7kΩ))
      (place R13 127194.600000 -38256.600000 front 0.000000 (PN 1KΩ))
      (place R63 82266.800000 -206968.600000 front 0.000000 (PN 120kΩ))
      (place R16 127194.600000 -58167.400000 front 0.000000 (PN 1KΩ))
      (place R42 116018.600000 -43234.300000 front 0.000000 (PN 62Ω))
      (place R36 188281.600000 -81865.600000 front 0.000000 (PN 100Ω))
      (place R62 135170.200000 -238609.000000 front 0.000000 (PN 1KΩ))
      (place L11 123206.800000 -32716.600000 front 0.000000 (PN 8.2µh))
      (place R60 96770.666000 -206968.600000 front 0.000000 (PN 6.8kΩ))
      (place R81 108134.532000 -206968.600000 front 0.000000 (PN 4.7kΩ))
      (place R80 194143.200000 -245807.200000 front 0.000000 (PN 10k))
      (place L1 143611.600000 -137185.400000 front 0.000000 (PN 0.33µH))
      (place R30 222825.600000 -46864.400000 front 0.000000 (PN 470Ω))
      (place R58 96770.666000 -219635.200000 front 0.000000 (PN 6.8kΩ))
      (place R83 108134.532000 -219635.200000 front 0.000000 (PN 4.7kΩ))
      (place R37 167225.000000 -81865.600000 front 0.000000 (PN 100Ω))
      (place R22 151858.000000 -52655.600000 front 0.000000 (PN 361Ω))
      (place R82 108134.532000 -213301.900000 front 0.000000 (PN 100Ω))
      (place R51 216018.400000 -36882.200000 front 0.000000 (PN 100Ω))
      (place R39 177850.800000 -81915.000000 front 0.000000 (PN 100Ω))
      (place L14 248505.000000 -32107.000000 front 0.000000 (PN 8.2µh))
      (place R79 194244.800000 -239609.600000 front 0.000000 (PN 470))
      (place R40 196892.200000 -75185.400000 front 0.000000 (PN 100Ω))
      (place R7 119498.400000 -200635.300000 front 0.000000 (PN 22Ω))
      (place R45 174768.800000 -111736.000000 front 0.000000 (PN 4.7kΩ))
      (place R11 156074.400000 -81738.600000 front 0.000000 (PN 1kΩ))
      (place R64 82266.800000 -213301.900000 front 0.000000 (PN 2.7kΩ))
      (place R34 145584.200000 -81865.600000 front 0.000000 (PN 1kΩ))
      (place L7 257572.800000 -117197.000000 front 0.000000 (PN 5.8µH))
      (place R28 247412.800000 -120397.400000 front 0.000000 (PN 470kΩ))
      (place R66 135119.400000 -245162.200000 front 0.000000 (PN 220Ω))
      (place R35 199000.400000 -81789.400000 front 0.000000 (PN 1kΩ))
      (place R38 178070.800000 -55779.800000 front 0.000000 (PN 100Ω))
      (place R25 148048.000000 -25757.000000 front 0.000000 (PN 150Ω))
      (place R44 116018.600000 -48212.000000 front 0.000000 (PN 62Ω))
      (place R67 123664.000000 -231573.200000 front 0.000000 (PN 1KΩ))
      (place R57 242544.600000 -228930.200000 front 0.000000 (PN 10kΩ))
      (place R23 141249.400000 -52628.800000 front 0.000000 (PN 5.6kΩ))
      (place R61 205960.000000 -229973.000000 front 0.000000 (PN 1KΩ))
      (place R5 119498.400000 -194302.000000 front 0.000000 (PN 22Ω))
      (place R59 96770.666000 -213301.900000 front 0.000000 (PN 39kΩ))
      (place R47 185157.400000 -111837.600000 front 0.000000 (PN 3.3kΩ))
      (place R33 196816.000000 -68784.600000 front 0.000000 (PN 75Ω))
      (place R24 148098.800000 -32132.400000 front 0.000000 (PN 10Ω))
      (place R12 127194.600000 -43234.300000 front 0.000000 (PN 1KΩ))
      (place R73 233468.200000 -32234.000000 front 0.000000 (PN 5.6kΩ))
      (place R32 257852.200000 -112421.800000 front 0.000000 (PN 470Ω))
      (place R19 194276.000000 -233198.800000 front 0.000000 (PN 470Ω))
      (place R52 134738.400000 -82348.200000 front 0.000000 (PN 330Ω))
      (place R43 116018.600000 -38256.600000 front 0.000000 (PN 62Ω))
      (place R1 166336.000000 -169140.000000 front 0.000000 (PN 150kΩ))
      (place R8 119498.400000 -206968.600000 front 0.000000 (PN 22Ω))
      (place L10 134662.200000 -32818.200000 front 0.000000 (PN 8.2µh))
      (place R10 114723.200000 -69749.800000 front 0.000000 (PN 4.7kΩ))
      (place R77 233468.200000 -35967.800000 front 0.000000 (PN 15Ω))
    )
    (component Custom:STD_DDW_TO92
      (place Q4 249047.000000 -51003.200000 front 0.000000 (PN "2N4946 or TIS92"))
      (place Q1 141363.200000 -45748.800000 front 0.000000 (PN TIS92))
      (place Q2 190195.200000 -42646.600000 front 0.000000 (PN 2N3904))
      (place Q3 241947.000000 -51003.200000 front 0.000000 (PN "2N4946 or TIS92"))
    )
    (component Custom:STD_DDW_CARDEDGE60
      (place J12 105124.400000 -141032.000000 front 90.000000 (PN Conn_02x30_Odd_Even))
      (place J1 55124.400000 -141032.000000 front 90.000000 (PN Conn_02x30_Odd_Even))
      (place J13 29997.400000 -141032.000000 front 90.000000 (PN Conn_02x30_Odd_Even))
      (place J3 80124.400000 -141032.000000 front 90.000000 (PN Conn_02x30_Odd_Even))
    )
    (component Custom:STD_DDW_DIP16
      (place U17 173589.599000 -96362.000000 front 0.000000 (PN 74LS194))
      (place U8 204459.065000 -96362.000000 front 0.000000 (PN 74LS138))
      (place U26 102072.800000 -248422.400000 front 0.000000 (PN TMC0430))
      (place U27 88915.600000 -248320.800000 front 0.000000 (PN TMC0430))
      (place U33 243877.040000 -66618.600000 front 0.000000 (PN SN76489))
      (place U28 75707.600000 -248219.200000 front 0.000000 (PN TMC0430))
      (place U5 156433.310000 -66618.600000 front 0.000000 (PN 74LS138))
      (place U40 164538.732000 -123006.600000 front 0.000000 (PN 74LS156))
      (place U44 219385.800000 -123006.600000 front 0.000000 (PN 74LS379))
    )
    (component Custom:STD_DDW_RESISTOR::1
      (place R48 211311.200000 -110234.600000 front 180.000000 (PN 2.2kΩ))
      (place R9 123960.600000 -81888.200000 front 180.000000 (PN 1kΩ))
      (place R2 156015.400000 -138250.800000 front 180.000000 (PN 1kΩ))
      (place R56 82334.800000 -200811.000000 front 180.000000 (PN 100Ω))
      (place R65 135492.200000 -250772.800000 front 180.000000 (PN 220Ω))
      (place R49 116086.600000 -57707.400000 front 180.000000 (PN 330Ω))
    )
    (component MountingHole:MountingHole_3.2mm_M3_Pad_TopBottom
      (place P2 65474.400000 -29288.400000 front 0.000000 (PN CONN_1))
      (place P8 111194.400000 -184228.400000 front 0.000000 (PN CONN_1))
      (place P11 65474.400000 -184228.400000 front 0.000000 (PN CONN_1))
      (place P1 268674.400000 -52148.400000 front 0.000000 (PN CONN_1))
      (place P3 65474.400000 -256618.400000 front 0.000000 (PN CONN_1))
      (place P7 45154.400000 -29288.400000 front 0.000000 (PN CONN_1))
      (place P9 268674.400000 -184228.400000 front 0.000000 (PN CONN_1))
      (place P5 45154.400000 -256618.400000 front 0.000000 (PN CONN_1))
      (place P12 45154.400000 -184228.400000 front 0.000000 (PN CONN_1))
      (place P4 111194.400000 -256618.400000 front 0.000000 (PN CONN_1))
      (place P10 268674.400000 -256618.400000 front 0.000000 (PN CONN_1))
      (place P6 111194.400000 -29288.400000 front 0.000000 (PN CONN_1))
    )
    (component Custom:STD_DDW_DIP20
      (place U11 258324.000000 -195671.400000 front 0.000000 (PN 74LS244))
      (place U41 165436.800000 -39375.200000 front 0.000000 (PN 74LS244))
      (place U38 229303.085000 -64078.600000 front 0.000000 (PN 74LS574))
      (place U1 167442.800000 -151704.000000 front 0.000000 (PN TIM9904))
      (place U35 219893.800000 -93822.000000 front 0.000000 (PN 74LS574))
      (place U50 59188.000000 -214873.800000 front 0.000000 (PN 74LS245))
      (place U13 258324.000000 -161127.400000 front 0.000000 (PN 74LS245))
      (place U42 214729.130000 -66618.600000 front 0.000000 (PN 74LS244))
      (place U20 41966.800000 -214873.800000 front 0.000000 (PN 74LS244))
      (place U36 258324.000000 -94325.400000 front 0.000000 (PN 74LS574))
      (place U12 258324.000000 -225414.800000 front 0.000000 (PN 74LS373))
    )
    (component Custom:STD_DDW_CAP
      (place C44 134974.200000 -91956.600000 front -90.000000 (PN 0.1µF))
      (place C34 207441.800000 -60020.200000 front -90.000000 (PN 0.1µF))
      (place C30 222173.800000 -59639.200000 front -90.000000 (PN 0.1µF))
      (place C55 255219.200000 -49936.400000 front -90.000000 (PN 0.1µF))
      (place C35 196924.800000 -91956.600000 front -90.000000 (PN 0.1µF))
      (place C1 159180.400000 -163351.200000 front -90.000000 (PN 0.001µF))
      (place C48 150444.200000 -91871.800000 front -90.000000 (PN 0.1µF))
      (place C43 212063.200000 -89717.600000 front -90.000000 (PN 0.1µF))
      (place C13 267081.000000 -59740.800000 front -90.000000 (PN 0.1µF))
      (place C75 268679.800000 -215248.200000 front -90.000000 (PN 0.001µF))
      (place C74 272312.000000 -123224.000000 front -90.000000 (PN 0.1µF))
      (place C46 227252.400000 -191245.200000 front -90.000000 (PN 0.1µF))
      (place C42 204519.400000 -190889.600000 front -90.000000 (PN 0.1µF))
      (place C14 251155.200000 -59817.000000 front -90.000000 (PN 0.1µF))
      (place C38 129767.200000 -118550.400000 front -90.000000 (PN 0.1µF))
      (place C31 128574.800000 -147548.600000 front -90.000000 (PN 0.1µF))
      (place C51 181202.200000 -89184.200000 front -90.000000 (PN 0.1µF))
      (place C57 263752.200000 -130230.600000 front -90.000000 (PN 56pF))
      (place C73 268833.600000 -173913.800000 front -90.000000 (PN 0.001µF))
      (place C50 165860.600000 -92384.600000 front -90.000000 (PN 0.1µF))
      (place C9 159180.400000 -172876.200000 front -90.000000 (PN 0.001µF))
      (place C63 236677.200000 -54610.000000 front -90.000000 (PN 0.01µF))
      (place C8 128574.800000 -156946.600000 front -90.000000 (PN 0.01µF))
    )
    (component Custom:STD_DDW_RESISTOR::2
      (place R20 119480.200000 -244974.400000 front -90.000000 (PN 270Ω))
      (place L12 268425.800000 -205274.200000 front -90.000000 (PN 8.2µh))
      (place R50 268679.800000 -142307.600000 front -90.000000 (PN 2.2kΩ))
      (place R4 268781.400000 -104842.600000 front -90.000000 (PN 47kΩ))
      (place R27 267765.400000 -41114.000000 front -90.000000 (PN 10Ω))
      (place R46 268679.800000 -131944.400000 front -90.000000 (PN 1kΩ))
      (place R71 268806.800000 -94479.400000 front -90.000000 (PN 10kΩ))
    )
    (component Custom:STD_DDW_PCAP
      (place C5 177643.600000 -158147.400000 front 0.000000 (PN 22µF))
      (place C53 260509.200000 -51696.000000 front 0.000000 (PN 100µF))
      (place C21 150425.600000 -109074.600000 front 0.000000 (PN 100µF))
      (place C19 220377.200000 -232950.400000 front 0.000000 (PN 100µF))
      (place C77 185167.000000 -245228.600000 front 0.000000 (PN 10uF))
      (place C59 208606.200000 -33789.000000 front 0.000000 (PN 22µF))
      (place C76 185134.800000 -236433.200000 front 0.000000 (PN 1uF))
      (place C22 65354.200000 -233222.800000 front 0.000000 (PN 100µF))
      (place C60 199182.800000 -61144.800000 front 0.000000 (PN 100µF))
      (place C61 185034.488000 -35414.600000 front 0.000000 (PN 220µF))
      (place C15 207844.200000 -80753.600000 front 0.000000 (PN 100µF))
      (place C16 250679.400000 -178645.200000 front 0.000000 (PN 100µF))
      (place C3 177567.400000 -167342.200000 front 0.000000 (PN 22µF))
      (place C10 109495.400000 -199397.000000 front 0.000000 (PN 100µF))
      (place C17 156485.400000 -28480.400000 front 0.000000 (PN 100µF))
    )
    (component Custom:STD_DDW_DIODE
      (place CR1 113360.400000 -243945.400000 front -90.000000 (PN 1N4148))
    )
    (component Custom:STD_DDW_CAP::1
      (place C4 159132.400000 -145846.800000 front 90.000000 (PN 0.1µF))
      (place C6 159132.400000 -154660.600000 front 90.000000 (PN 1µF))
      (place C41 250494.800000 -215976.200000 front 90.000000 (PN 0.1µF))
      (place C11 159054.800000 -182803.800000 front 90.000000 (PN 0.001µF))
      (place C7 181789.200000 -162830.800000 front 90.000000 (PN 0.1µF))
      (place C56 264669.400000 -122397.800000 front 90.000000 (PN 12pF))
      (place C32 126366.400000 -245228.400000 front 90.000000 (PN 0.1µF))
      (place C12 227228.400000 -84251.800000 front 90.000000 (PN 0.01µF))
      (place C25 127660.400000 -209473.800000 front 90.000000 (PN 0.1µF))
      (place C69 129489.200000 -137591.800000 front 90.000000 (PN 220pF))
      (place C58 251129.800000 -129413.000000 front 90.000000 (PN 0.001µF))
    )
    (component Custom:STD_DDW_CAP::2
      (place C26 165743.600000 -56338.600000 front 0.000000 (PN 0.1µF))
      (place C52 82711.000000 -225858.200000 front 0.000000 (PN 0.01µF))
      (place C33 225128.800000 -136348.600000 front 0.000000 (PN 0.1µF))
      (place C2 171297.600000 -135483.600000 front 0.000000 (PN 22pF))
      (place C20 72830.400000 -225909.000000 front 0.000000 (PN 0.1µF))
      (place C45 232393.200000 -178588.800000 front 0.000000 (PN 0.1µF))
      (place C62 215087.200000 -31521.400000 front 0.000000 (PN 0.1µF))
      (place C65 165515.000000 -108942.000000 front 0.000000 (PN 0.01µF))
      (place C71 134747.000000 -257429.000000 front 0.000000 (PN 0.1µF))
      (place C36 160959.800000 -21767.800000 front 0.000000 (PN 0.1µF))
      (place C39 212301.800000 -136043.800000 front 0.000000 (PN 0.1µF))
      (place C54 269621.000000 -32816.800000 front 0.000000 (PN 0.1µF))
      (place C23 157403.800000 -110337.600000 front 0.000000 (PN 0.1µF))
      (place C72 262517.600000 -178588.800000 front 0.000000 (PN 0.01µF))
      (place C37 199166.200000 -135866.000000 front 0.000000 (PN 0.1µF))
      (place C40 224967.800000 -110337.600000 front 0.000000 (PN 0.1µF))
      (place C28 122148.600000 -253161.800000 front 0.000000 (PN 0.1µF))
      (place C18 190407.000000 -54941.600000 front 0.000000 (PN 0.1µF))
      (place C29 155812.200000 -37822.000000 front 0.000000 (PN 0.1µF))
      (place C67 224540.800000 -31903.800000 front 0.000000 (PN 0.01µF))
      (place C68 120836.400000 -181381.400000 front 0.000000 (PN 0.1µF))
      (place C49 143052.800000 -111328.200000 front 0.000000 (PN 0.1µF))
      (place C64 203869.000000 -177166.400000 front 0.000000 (PN 0.1µF))
      (place C24 219286.800000 -242292.000000 front 0.000000 (PN 0.1µF))
      (place C47 147147.000000 -56389.400000 front 0.000000 (PN 0.1µF))
      (place C66 234873.800000 -46610.400000 front 0.000000 (PN 0.01µF))
      (place C27 115524.000000 -62790.200000 front 0.000000 (PN 0.1µF))
      (place C70 80984.800000 -194616.200000 front 0.000000 (PN 0.022µF))
    )
    (component Custom:STD_DDW_XTAL
      (place Y2 262311.800000 -127946.600000 front -90.000000 (PN 10.7MHz))
      (place Y1 182251.000000 -146968.000000 front -90.000000 (PN "48.000 MHz"))
    )
    (component Custom:STD_DDW_DIP14
      (place U18 158154.866000 -97632.000000 front 0.000000 (PN 74LS00))
      (place U14 142720.133000 -97632.000000 front 0.000000 (PN 74LS00))
      (place U19 171007.265000 -67888.600000 front 0.000000 (PN LM2901))
      (place U7 141859.355000 -67888.600000 front 0.000000 (PN 74LS08))
      (place U6 191962.264000 -124276.600000 front 0.000000 (PN 74LS03))
      (place U16 127285.400000 -97632.000000 front 0.000000 (PN 74LS74))
      (place U9 205674.030000 -124276.600000 front 0.000000 (PN 74LS32))
      (place U10 185581.220000 -67888.600000 front 0.000000 (PN 74LS00))
      (place U15 189024.332000 -97632.000000 front 0.000000 (PN 74LS04))
      (place U4 137115.200000 -124276.600000 front 0.000000 (PN 74LS32))
      (place U24 258451.000000 -67888.600000 front 0.000000 (PN 74LS04))
      (place U22 178250.498000 -124276.600000 front 0.000000 (PN 74LS04))
      (place U3 150826.966000 -124276.600000 front 0.000000 (PN 74LS04))
    )
    (component Custom:STD_DDW_RESISTOR::3
      (place L15 256922.400000 -35949.600000 front 90.000000 (PN 8.2µh))
      (place R26 272365.600000 -63381.600000 front 90.000000 (PN 4.7kΩ))
      (place R76 268784.200000 -224976.400000 front 90.000000 (PN 220Ω))
      (place R74 268885.800000 -193861.400000 front 90.000000 (PN 5.6KΩ))
      (place R3 269190.600000 -115070.600000 front 90.000000 (PN 12kΩ))
      (place R78 202586.000000 -242664.800000 front 90.000000 (PN 10k))
      (place R31 175185.200000 -34527.200000 front 90.000000 (PN 75Ω))
      (place R75 272772.000000 -84666.800000 front 90.000000 (PN 5.6kΩ))
      (place R29 203582.400000 -40851.800000 front 90.000000 (PN 0Ω))
      (place R68 269063.600000 -153272.200000 front 90.000000 (PN 1KΩ))
      (place L16 262154.800000 -36025.800000 front 90.000000 (PN 8.2µh))
      (place R72 272772.000000 -94547.400000 front 90.000000 (PN 10kΩ))
      (place L8 198680.200000 -41258.200000 front 90.000000 (PN "INDUCTOR (BEAD)"))
      (place R69 268809.600000 -164118.000000 front 90.000000 (PN 10KΩ))
      (place R55 250469.400000 -85471.000000 front 90.000000 (PN 330Ω))
      (place R70 269266.800000 -84539.800000 front 90.000000 (PN 9.1kΩ))
    )
    (component Custom:STD_DDW_DIP14::1
      (place U47 152486.000000 -241979.800000 front 90.000000 (PN 74LS06))
      (place U25 199292.400000 -255223.200000 front 90.000000 (PN 74LS74))
      (place U23 176076.800000 -255477.200000 front 90.000000 (PN 74HCT14))
    )
    (component Custom:STD_DDW_DIODE::1
      (place CR4 84204.800000 -219581.200000 front 0.000000 (PN 1N4148))
      (place D3 173654.000000 -246644.000000 front 0.000000 (PN 1N4148))
      (place D2 173784.800000 -240268.400000 front 0.000000 (PN 1N4148))
      (place CR3 145135.600000 -37795.200000 front 0.000000 (PN 1N914B))
    )
    (component Custom:STD_DDW_DIP6
      (place U48 134756.400000 -20067.100000 front 0.000000 (PN TIL119))
      (place U49 120598.600000 -19990.000000 front 0.000000 (PN TIL119))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x18
      (place J11 178634.300000 -231495.600000 front -90.000000 (PN Keyboard))
    )
    (component Custom:STD_DDW_DIP10
      (place SW1 126999.400000 -62158.600000 front 0.000000 (PN "RAM Size"))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x02
      (place SW2 246910.000000 -235667.800000 front 0.000000 (PN "Internal Cart ROM Enable"))
      (place P14 161817.600000 -255229.200000 front 0.000000 (PN POWER_SW))
    )
    (component Custom:ATXConnector
      (place P13 239145.360000 -255363.820000 front 0.000000 (PN CONN_10X2))
    )
    (component Custom:STD_DDW_DIP8
      (place U46 96859.600000 -189962.300000 front 0.000000 (PN RC4558))
      (place U21 181279.200000 -39751.200000 front 0.000000 (PN LM2903))
    )
    (component Custom:STD_DDW_DSUB9_MALE
      (place J18 256693.600000 -33110.700000 front 180.000000 (PN Cassette))
      (place J10 222657.600000 -33313.900000 front 180.000000 (PN Joystick))
    )
    (component Custom:STD_DDW_DIP28
      (place U32 193076.000000 -156570.000000 front 0.000000 (PN 27C64))
      (place U30 215892.900000 -205562.000000 front 0.000000 (PN HM62256BLP))
      (place U37 238694.400000 -98505.600000 front 0.000000 (PN HM62256BLP))
      (place U31 215732.800000 -156570.000000 front 0.000000 (PN 27C64))
      (place U29 193091.400000 -205562.000000 front 0.000000 (PN HM62256BLP))
    )
    (component Custom:STD_DDW_SIP10
      (place RN1 208827.000000 -49300.400000 front 0.000000 (PN 10K))
      (place RN2 203899.400000 -179450.000000 front 0.000000 (PN 10K))
    )
    (component "TerminalBlock_RND:TerminalBlock_RND_205-00005_1x06_P5.00mm_Horizontal"
      (place J19 60085.000000 -242011.200000 front 180.000000 (PN Screw_Terminal_01x06))
    )
    (component Custom:STD_DDW_DIP32
      (place U45 238694.400000 -203276.000000 front 0.000000 (PN "27C010-C"))
    )
    (component Custom:STD_DDW_DIP64_WIDE
      (place U2 143662.400000 -139944.000000 front 0.000000 (PN TMS9900))
    )
    (component "Custom:CUI_RCJ-047"
      (place J14 183616.600000 -19287.600000 front 90.000000 (PN Conn_Coaxial))
      (place J9 198932.800000 -19241.000000 front 90.000000 (PN Conn_Coaxial))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x03
      (place J16 259533.000000 -140403.200000 front 0.000000 (PN "Rom Select 1"))
      (place J5 222932.400000 -180636.800000 front 0.000000 (PN "ROM Select"))
      (place J6 185188.000000 -180484.400000 front 0.000000 (PN "ROM Select"))
      (place J7 268906.400000 -74693.400000 front 0.000000 (PN "Sound Clock Select"))
      (place J17 253133.000000 -140403.200000 front 0.000000 (PN "Rom Select 2"))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x16
      (place J4 113255.200000 -233327.800000 front -90.000000 (PN "UNICORN PORT"))
    )
    (component Custom:STD_DDW_DIP40
      (place U34 238632.400000 -149062.000000 front 0.000000 (PN TMS9918))
      (place U39 170227.900000 -198054.000000 front 0.000000 (PN TMS9901))
    )
    (component Custom:STD_DDW_TACTSW
      (place SW3 151078.800000 -255211.600000 front 0.000000 (PN POWER))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x02::1
      (place J2 209124.800000 -235512.200000 front 90.000000 (PN "Power LED"))
    )
    (component Custom:STD_DDW_LED5
      (place D1 209198.600000 -240181.200000 front 0.000000 (PN LED))
    )
    (component Custom:STD_DDW_PINHEAD_V_2x18
      (place J15 204647.800000 -41478.200000 front 90.000000 (PN "GROM Port"))
    )
    (component Custom:STD_DDW_SIP10::1
      (place R21 101688.000000 -229464.600000 front 180.000000 (PN 1.5kΩ))
    )
    (component Custom:STD_DDW_DIODE::2
      (place CR2 151227.800000 -45186.800000 front 180.000000 (PN 1N914B))
    )
  )
  (library
    (image Custom:STD_DDW_RESISTOR
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 100  -3776 230  -3116 230))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (outline (path signal 100  3184 1480  -3116 1480))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  3844 230  3184 230))
      (pin Round[A]Pad_1600_um 1 -3776 230)
      (pin Oval[A]Pad_1600x1600_um 2 3844 230)
    )
    (image Custom:STD_DDW_TO92
      (outline (path signal 120  -1736 -1872  1864 -1872))
      (outline (path signal 0  -713.574 2470.43  -696 2428  -713.574 2385.57  -738.364 2375.31
            -736.957 2371.1  -1017.9 2257.91  -1283.25 2111.86  -1529.2 1935.08
            -1752.2 1730.11  -1949.03 1499.9  -2116.87 1247.76  -2253.28 977.331
            -2356.32 692.506  -2424.49 397.389  -2456.81 96.229  -2452.82 -206.633
            -2412.57 -506.836  -2336.65 -800.054  -2226.14 -1082.06  -2082.64 -1348.8
            -1908.22 -1596.43  -1705.38 -1821.38  -1705.53 -1821.52  -1705.03 -1821.73
            -1687.45 -1864.16  -1705.03 -1906.58  -1747.45 -1924.16  -1789.38 -1906.79
            -1789.52 -1906.94  -1789.82 -1906.61  -1789.88 -1906.58  -1789.91 -1906.51
            -1990.95 -1685.04  -2165.97 -1441.78  -2312.33 -1180.27  -2428.16 -903.868
            -2511.95 -616.139  -2562.64 -320.773  -2579.58 -21.569  -2562.55 277.63
            -2511.76 572.979  -2427.87 860.682  -2311.95 1137.04  -2165.51 1398.51
            -1990.41 1641.71  -1788.91 1863.54  -1563.59 2061.14  -1317.37 2231.97
            -1053.38 2373.83  -775.043 2484.9  -773.637 2480.7  -756 2488))
      (outline (path signal 0  860.876 2481.01  862.202 2485.17  1142.39 2378.03  1408.56 2239.68
            1657.25 2071.94  1885.23 1876.98  2089.55 1657.34  2267.53 1415.88
            2416.87 1155.72  2535.64 880.254  2622.27 593.061  2675.65 297.874
            2695.09 -1.471  2680.32 -301.082  2631.55 -597.066  2549.41 -885.576
            2434.97 -1162.86  2289.7 -1425.32  2115.51 -1669.53  1914.89 -1892.06
            1914.87 -1892.11  1914.83 -1892.12  1914.65 -1892.33  1914.55 -1892.24
            1872.44 -1909.68  1830.02 -1892.11  1812.44 -1849.68  1830.02 -1807.26
            1830.34 -1807.13  1830.24 -1807.03  2032.45 -1581.22  2205.97 -1332.69
            2348.29 -1065.06  2457.32 -782.235  2531.49 -488.333  2569.7 -187.636
            2571.4 115.474  2536.57 416.582  2465.72 711.299  2359.86 995.331
            2220.57 1264.54  2049.84 1515.01  1850.19 1743.08  1624.51 1945.43
            1376.09 2119.12  1108.55 2261.61  825.798 2370.83  827.123 2374.99
            801.574 2385.57  784 2428  801.574 2470.43  844 2488))
      (outline (path signal 50  -2666 3028  2794 3028))
      (outline (path signal 50  -2656 3028  -2666 -2032))
      (outline (path signal 50  2794 -2032  -2666 -2032))
      (outline (path signal 50  2794 -2032  2794 3028))
      (outline (path signal 100  -1706 -1772  1794 -1772))
      (outline (path signal 0  99.355 2493.36  114 2458  99.355 2422.64  64 2408  -236.573 2389.34
            -532.53 2333.64  -819.324 2241.77  -1092.55 2115.12  -1348.02 1955.65
            -1581.79 1765.81  -1790.29 1548.51  -1970.32 1307.08  -2119.09 1045.25
            -2234.34 767.02  -2314.28 476.673  -2357.7 178.668  -2363.92 -122.42
            -2332.86 -421.965  -2264.98 -715.367  -2161.33 -998.12  -2023.5 -1265.88
            -1853.61 -1514.54  -1654.27 -1740.27  -1654.27 -1740.27  -1639.62 -1775.62
            -1654.27 -1810.98  -1689.62 -1825.62  -1724.98 -1810.98  -1922.85 -1588.31
            -2093.18 -1343.92  -2233.6 -1081.21  -2342.17 -803.813  -2417.39 -515.579
            -2458.2 -220.502  -2464.05 77.327  -2434.85 373.779  -2371.01 664.744
            -2273.41 946.189  -2143.41 1214.21  -1982.81 1465.1  -1793.84 1695.37
            -1579.1 1901.83  -1341.59 2081.62  -1084.6 2232.25  -811.676 2351.62
            -526.617 2438.1  -233.37 2490.46  64 2508))
      (outline (path signal 0  361.37 2490.46  654.617 2438.1  939.676 2351.62  1212.6 2232.25
            1469.59 2081.62  1707.1 1901.83  1921.84 1695.37  2110.81 1465.1
            2271.41 1214.21  2401.41 946.189  2499.01 664.744  2562.85 373.779
            2592.05 77.327  2586.2 -220.502  2545.39 -515.579  2470.17 -803.813
            2361.6 -1081.21  2221.18 -1343.92  2050.85 -1588.31  1852.98 -1810.98
            1817.62 -1825.62  1782.27 -1810.98  1767.62 -1775.62  1782.27 -1740.27
            1782.27 -1740.27  1981.61 -1514.54  2151.5 -1265.88  2289.33 -998.12
            2392.98 -715.367  2460.86 -421.965  2491.92 -122.42  2485.7 178.668
            2442.28 476.673  2362.34 767.02  2247.09 1045.25  2098.32 1307.08
            1918.29 1548.51  1709.79 1765.81  1476.02 1955.65  1220.55 2115.12
            947.324 2241.77  660.53 2333.64  364.573 2389.34  64 2408  28.645 2422.64
            14 2458  28.645 2493.36  64 2508))
      (pin "Rect[A][0,-400]Pad_1100x1800_um" 1 -1206 -22)
      (pin RoundRect[A][0,400]Pad_1100x1800_276.046_um_0.000000_0 2 64 1248)
      (pin "RoundRect[A][0,-400]Pad_1100x1800_276.046_um_0.000000_0" 3 1334 -22)
    )
    (image Custom:STD_DDW_CARDEDGE60
      (outline (path signal 254  42164 -2286  42164 -11430))
      (outline (path signal 254  -39116 -2286  42164 -2286))
      (outline (path signal 254  42164 -11430  -39116 -11430))
      (outline (path signal 254  -39116 -11430  -39116 -2286))
      (pin Round[A]Pad_1524_um (rotate 180) 1 37592 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 2 37592 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 3 35052 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 4 35052 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 5 32512 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 6 32512 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 7 29972 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 8 29972 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 9 27432 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 10 27432 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 11 24892 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 12 24892 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 13 22352 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 14 22352 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 15 19812 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 16 19812 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 17 17272 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 18 17272 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 19 14732 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 20 14732 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 21 12192 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 22 12192 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 23 9652 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 24 9652 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 25 7112 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 26 7112 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 27 4572 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 28 4572 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 29 2032 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 30 2032 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 31 -508 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 32 -508 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 33 -3048 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 34 -3048 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 35 -5588 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 36 -5588 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 37 -8128 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 38 -8128 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 39 -10668 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 40 -10668 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 41 -13208 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 42 -13208 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 43 -15748 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 44 -15748 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 45 -18288 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 46 -18288 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 47 -20828 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 48 -20828 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 49 -23368 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 50 -23368 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 51 -25908 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 52 -25908 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 53 -28448 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 54 -28448 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 55 -30988 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 56 -30988 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 57 -33528 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 58 -33528 -9398)
      (pin Round[A]Pad_1524_um (rotate 180) 59 -36068 -4318)
      (pin Round[A]Pad_1524_um (rotate 180) 60 -36068 -9398)
    )
    (image Custom:STD_DDW_DIP16
      (outline (path signal 120  -5256 10376  -5256 -10184))
      (outline (path signal 120  -5256 -10184  5244 -10184))
      (outline (path signal 120  -2256 10316  -2256 -10124))
      (outline (path signal 120  -2256 -10124  2244 -10124))
      (outline (path signal 120  -1006 10316  -2256 10316))
      (outline (path signal 120  2244 10316  994 10316))
      (outline (path signal 120  2244 -10124  2244 10316))
      (outline (path signal 120  5244 10376  -5256 10376))
      (outline (path signal 120  5244 -10184  5244 10376))
      (outline (path signal 0  1036.43 10358.4  1054 10316  1035.95 10121.2  982.421 9933.08
            895.23 9757.98  777.349 9601.88  632.793 9470.1  466.483 9367.13
            284.083 9296.47  91.804 9260.52  -103.804 9260.52  -296.083 9296.47
            -478.483 9367.13  -644.793 9470.1  -789.349 9601.88  -907.23 9757.98
            -994.421 9933.08  -1047.95 10121.2  -1066 10316  -1048.43 10358.4
            -1006 10376  -963.574 10358.4  -946 10316  -927.938 10132.6
            -874.447 9956.28  -787.581 9793.76  -670.68 9651.32  -528.236 9534.42
            -365.722 9447.55  -189.385 9394.06  -6 9376  177.385 9394.06
            353.722 9447.55  516.236 9534.42  658.68 9651.32  775.581 9793.76
            862.447 9956.28  915.938 10132.6  934 10316  951.574 10358.4
            994 10376))
      (outline (path signal 50  -5366 10586  -5366 -10414))
      (outline (path signal 50  -5366 -10414  5334 -10414))
      (outline (path signal 50  5334 10586  -5366 10586))
      (outline (path signal 50  5334 -10414  5334 10586))
      (outline (path signal 100  -5086 10316  -5086 -10124))
      (outline (path signal 100  -5086 -10124  5074 -10124))
      (outline (path signal 100  -3181 9256  -2181 10256))
      (outline (path signal 100  -3181 -10064  -3181 9256))
      (outline (path signal 100  -2181 10256  3169 10256))
      (outline (path signal 100  3169 10256  3169 -10064))
      (outline (path signal 100  3169 -10064  -3181 -10064))
      (outline (path signal 100  5074 10316  -5086 10316))
      (outline (path signal 100  5074 -10124  5074 10316))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 8986)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 6446)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 3906)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 1366)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 -1174)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -3714)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -6254)
      (pin Oval[A]Pad_2400x1600_um 8 -3816 -8794)
      (pin Oval[A]Pad_2400x1600_um 9 3804 -8794)
      (pin Oval[A]Pad_2400x1600_um 10 3804 -6254)
      (pin Oval[A]Pad_2400x1600_um 11 3804 -3714)
      (pin Oval[A]Pad_2400x1600_um 12 3804 -1174)
      (pin Oval[A]Pad_2400x1600_um 13 3804 1366)
      (pin Oval[A]Pad_2400x1600_um 14 3804 3906)
      (pin Oval[A]Pad_2400x1600_um 15 3804 6446)
      (pin Oval[A]Pad_2400x1600_um 16 3804 8986)
    )
    (image Custom:STD_DDW_RESISTOR::1
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 100  3844 230  3184 230))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  3184 1480  -3116 1480))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  -3776 230  -3116 230))
      (pin Round[A]Pad_1600_um 1 -3776 230)
      (pin Oval[A]Pad_1600x1600_um 2 3844 230)
    )
    (image MountingHole:MountingHole_3.2mm_M3_Pad_TopBottom
      (outline (path signal 150  3200 0  3180.58 -352.026  3122.55 -699.779  3026.61 -1039.04
            2893.94 -1365.68  2726.14 -1675.75  2525.25 -1965.48  2293.7 -2231.35
            2034.32 -2470.13  1750.23 -2678.93  1444.91 -2855.21  1122.04 -2996.84
            785.554 -3102.08  439.531 -3169.67  88.174 -3198.78  -264.254 -3189.07
            -613.474 -3140.64  -955.247 -3054.1  -1285.42 -2930.47  -1600 -2771.28
            -1895.15 -2578.45  -2167.3 -2354.32  -2413.14 -2101.61  -2629.69 -1823.39
            -2814.32 -1523.03  -2964.78 -1204.19  -3079.26 -870.731  -3156.36 -526.703
            -3195.14 -176.281  -3195.14 176.281  -3156.36 526.703  -3079.26 870.731
            -2964.78 1204.19  -2814.32 1523.03  -2629.69 1823.39  -2413.14 2101.61
            -2167.3 2354.32  -1895.15 2578.45  -1600 2771.28  -1285.42 2930.47
            -955.247 3054.1  -613.474 3140.64  -264.254 3189.07  88.174 3198.78
            439.531 3169.67  785.554 3102.08  1122.04 2996.84  1444.91 2855.21
            1750.23 2678.93  2034.32 2470.13  2293.7 2231.35  2525.25 1965.48
            2726.14 1675.75  2893.94 1365.68  3026.61 1039.04  3122.55 699.779
            3180.58 352.026  3200 0))
      (outline (path signal 50  3450 0  3430.45 -366.713  3372.04 -729.27  3275.42 -1083.57
            3141.69 -1425.58  2972.36 -1751.45  2769.36 -2057.47  2534.97 -2340.18
            2271.86 -2596.37  1983.02 -2823.14  1671.7 -3017.93  1341.44 -3178.53
            995.987 -3303.11  639.246 -3390.26  275.262 -3439  -91.841 -3448.78
            -457.903 -3419.48  -818.777 -3351.43  -1170.37 -3245.42  -1508.71 -3102.63
            -1829.95 -2924.68  -2130.46 -2713.6  -2406.83 -2471.78  -2655.93 -2201.94
            -2874.93 -1907.16  -3061.36 -1590.77  -3213.11 -1256.35  -3328.45 -907.704
            -3406.08 -548.769  -3445.11 -183.617  -3445.11 183.617  -3406.08 548.769
            -3328.45 907.704  -3213.11 1256.35  -3061.36 1590.77  -2874.93 1907.16
            -2655.93 2201.94  -2406.83 2471.78  -2130.46 2713.6  -1829.95 2924.68
            -1508.71 3102.63  -1170.37 3245.42  -818.777 3351.43  -457.903 3419.48
            -91.841 3448.78  275.262 3439  639.246 3390.26  995.987 3303.11
            1341.44 3178.53  1671.7 3017.93  1983.02 2823.14  2271.86 2596.37
            2534.97 2340.18  2769.36 2057.47  2972.36 1751.45  3141.69 1425.58
            3275.42 1083.57  3372.04 729.27  3430.45 366.713  3450 0))
      (pin Round[A]Pad_3600_um 1 0 0)
      (pin Round[T]Pad_6400_um 1@1 0 0)
      (pin Round[B]Pad_6400_um 1@2 0 0)
    )
    (image Custom:STD_DDW_DIP20
      (outline (path signal 120  -5256 12886  -5256 -12754))
      (outline (path signal 120  -5256 -12754  5244 -12754))
      (outline (path signal 120  -2256 12826  -2256 -12694))
      (outline (path signal 120  -2256 -12694  2244 -12694))
      (outline (path signal 120  -1006 12826  -2256 12826))
      (outline (path signal 120  2244 12826  994 12826))
      (outline (path signal 120  2244 -12694  2244 12826))
      (outline (path signal 120  5244 12886  -5256 12886))
      (outline (path signal 120  5244 -12754  5244 12886))
      (outline (path signal 0  1036.43 12868.4  1054 12826  1035.95 12631.2  982.421 12443.1
            895.23 12268  777.349 12111.9  632.793 11980.1  466.483 11877.1
            284.083 11806.5  91.804 11770.5  -103.804 11770.5  -296.083 11806.5
            -478.483 11877.1  -644.793 11980.1  -789.349 12111.9  -907.23 12268
            -994.421 12443.1  -1047.95 12631.2  -1066 12826  -1048.43 12868.4
            -1006 12886  -963.574 12868.4  -946 12826  -927.938 12642.6
            -874.447 12466.3  -787.581 12303.8  -670.68 12161.3  -528.236 12044.4
            -365.722 11957.6  -189.385 11904.1  -6 11886  177.385 11904.1
            353.722 11957.6  516.236 12044.4  658.68 12161.3  775.581 12303.8
            862.447 12466.3  915.938 12642.6  934 12826  951.574 12868.4
            994 12886))
      (outline (path signal 50  -5366 13096  -5366 -12954))
      (outline (path signal 50  -5366 -12954  5334 -12954))
      (outline (path signal 50  5334 13096  -5366 13096))
      (outline (path signal 50  5334 -12954  5334 13096))
      (outline (path signal 100  -5086 12826  -5086 -12694))
      (outline (path signal 100  -5086 -12694  5074 -12694))
      (outline (path signal 100  -3181 11766  -2181 12766))
      (outline (path signal 100  -3181 -12634  -3181 11766))
      (outline (path signal 100  -2181 12766  3169 12766))
      (outline (path signal 100  3169 12766  3169 -12634))
      (outline (path signal 100  3169 -12634  -3181 -12634))
      (outline (path signal 100  5074 12826  -5086 12826))
      (outline (path signal 100  5074 -12694  5074 12826))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 11496)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 8956)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 6416)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 3876)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 1336)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -1204)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -3744)
      (pin Oval[A]Pad_2400x1600_um 8 -3816 -6284)
      (pin Oval[A]Pad_2400x1600_um 9 -3816 -8824)
      (pin Oval[A]Pad_2400x1600_um 10 -3816 -11364)
      (pin Oval[A]Pad_2400x1600_um 11 3804 -11364)
      (pin Oval[A]Pad_2400x1600_um 12 3804 -8824)
      (pin Oval[A]Pad_2400x1600_um 13 3804 -6284)
      (pin Oval[A]Pad_2400x1600_um 14 3804 -3744)
      (pin Oval[A]Pad_2400x1600_um 15 3804 -1204)
      (pin Oval[A]Pad_2400x1600_um 16 3804 1336)
      (pin Oval[A]Pad_2400x1600_um 17 3804 3876)
      (pin Oval[A]Pad_2400x1600_um 18 3804 6416)
      (pin Oval[A]Pad_2400x1600_um 19 3804 8956)
      (pin Oval[A]Pad_2400x1600_um 20 3804 11496)
    )
    (image Custom:STD_DDW_CAP
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  2506 -1274  2506 1226))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  2506 1226  -2494 1226))
      (pin Round[A]Pad_1600_um 1 -2494 -24)
      (pin Round[A]Pad_1600_um 2 2506 -24)
    )
    (image Custom:STD_DDW_RESISTOR::2
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  -3776 230  -3116 230))
      (outline (path signal 100  3844 230  3184 230))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  3184 1480  -3116 1480))
      (pin Round[A]Pad_1600_um 1 -3776 230)
      (pin Oval[A]Pad_1600x1600_um 2 3844 230)
    )
    (image Custom:STD_DDW_PCAP
      (outline (path signal 120  -2907.78 1482  -2407.78 1482))
      (outline (path signal 120  -2657.78 1732  -2657.78 1232))
      (outline (path signal 120  -103 2587  -103 -2573))
      (outline (path signal 120  -63 2587  -63 -2573))
      (outline (path signal 120  -23 2586  -23 -2572))
      (outline (path signal 120  17 2585  17 -2571))
      (outline (path signal 120  57 2583  57 -2569))
      (outline (path signal 120  97 2580  97 -2566))
      (outline (path signal 120  137 2576  137 1047))
      (outline (path signal 120  137 -1033  137 -2562))
      (outline (path signal 120  177 2572  177 1047))
      (outline (path signal 120  177 -1033  177 -2558))
      (outline (path signal 120  217 2568  217 1047))
      (outline (path signal 120  217 -1033  217 -2554))
      (outline (path signal 120  257 2563  257 1047))
      (outline (path signal 120  257 -1033  257 -2549))
      (outline (path signal 120  297 2557  297 1047))
      (outline (path signal 120  297 -1033  297 -2543))
      (outline (path signal 120  337 2550  337 1047))
      (outline (path signal 120  337 -1033  337 -2536))
      (outline (path signal 120  377 2543  377 1047))
      (outline (path signal 120  377 -1033  377 -2529))
      (outline (path signal 120  417 2535  417 1047))
      (outline (path signal 120  417 -1033  417 -2521))
      (outline (path signal 120  457 2527  457 1047))
      (outline (path signal 120  457 -1033  457 -2513))
      (outline (path signal 120  497 2518  497 1047))
      (outline (path signal 120  497 -1033  497 -2504))
      (outline (path signal 120  537 2508  537 1047))
      (outline (path signal 120  537 -1033  537 -2494))
      (outline (path signal 120  577 2498  577 1047))
      (outline (path signal 120  577 -1033  577 -2484))
      (outline (path signal 120  618 2487  618 1047))
      (outline (path signal 120  618 -1033  618 -2473))
      (outline (path signal 120  658 2475  658 1047))
      (outline (path signal 120  658 -1033  658 -2461))
      (outline (path signal 120  698 2462  698 1047))
      (outline (path signal 120  698 -1033  698 -2448))
      (outline (path signal 120  738 2449  738 1047))
      (outline (path signal 120  738 -1033  738 -2435))
      (outline (path signal 120  778 2435  778 1047))
      (outline (path signal 120  778 -1033  778 -2421))
      (outline (path signal 120  818 2421  818 1047))
      (outline (path signal 120  818 -1033  818 -2407))
      (outline (path signal 120  858 2405  858 1047))
      (outline (path signal 120  858 -1033  858 -2391))
      (outline (path signal 120  898 2389  898 1047))
      (outline (path signal 120  898 -1033  898 -2375))
      (outline (path signal 120  938 2372  938 1047))
      (outline (path signal 120  938 -1033  938 -2358))
      (outline (path signal 120  978 2355  978 1047))
      (outline (path signal 120  978 -1033  978 -2341))
      (outline (path signal 120  1018 2336  1018 1047))
      (outline (path signal 120  1018 -1033  1018 -2322))
      (outline (path signal 120  1058 2317  1058 1047))
      (outline (path signal 120  1058 -1033  1058 -2303))
      (outline (path signal 120  1098 2297  1098 1047))
      (outline (path signal 120  1098 -1033  1098 -2283))
      (outline (path signal 120  1138 2275  1138 1047))
      (outline (path signal 120  1138 -1033  1138 -2261))
      (outline (path signal 120  1178 2254  1178 1047))
      (outline (path signal 120  1178 -1033  1178 -2240))
      (outline (path signal 120  1218 2231  1218 1047))
      (outline (path signal 120  1218 -1033  1218 -2217))
      (outline (path signal 120  1258 2207  1258 1047))
      (outline (path signal 120  1258 -1033  1258 -2193))
      (outline (path signal 120  1298 2182  1298 1047))
      (outline (path signal 120  1298 -1033  1298 -2168))
      (outline (path signal 120  1338 2156  1338 1047))
      (outline (path signal 120  1338 -1033  1338 -2142))
      (outline (path signal 120  1378 2129  1378 1047))
      (outline (path signal 120  1378 -1033  1378 -2115))
      (outline (path signal 120  1418 2102  1418 1047))
      (outline (path signal 120  1418 -1033  1418 -2088))
      (outline (path signal 120  1458 2072  1458 1047))
      (outline (path signal 120  1458 -1033  1458 -2058))
      (outline (path signal 120  1498 2042  1498 1047))
      (outline (path signal 120  1498 -1033  1498 -2028))
      (outline (path signal 120  1538 2011  1538 1047))
      (outline (path signal 120  1538 -1033  1538 -1997))
      (outline (path signal 120  1578 1978  1578 1047))
      (outline (path signal 120  1578 -1033  1578 -1964))
      (outline (path signal 120  1618 1944  1618 1047))
      (outline (path signal 120  1618 -1033  1618 -1930))
      (outline (path signal 120  1658 1908  1658 1047))
      (outline (path signal 120  1658 -1033  1658 -1894))
      (outline (path signal 120  1698 1871  1698 1047))
      (outline (path signal 120  1698 -1033  1698 -1857))
      (outline (path signal 120  1738 1833  1738 1047))
      (outline (path signal 120  1738 -1033  1738 -1819))
      (outline (path signal 120  1778 1792  1778 1047))
      (outline (path signal 120  1778 -1033  1778 -1778))
      (outline (path signal 120  1818 1750  1818 1047))
      (outline (path signal 120  1818 -1033  1818 -1736))
      (outline (path signal 120  1858 1706  1858 1047))
      (outline (path signal 120  1858 -1033  1858 -1692))
      (outline (path signal 120  1898 1660  1898 1047))
      (outline (path signal 120  1898 -1033  1898 -1646))
      (outline (path signal 120  1938 1612  1938 1047))
      (outline (path signal 120  1938 -1033  1938 -1598))
      (outline (path signal 120  1978 1561  1978 1047))
      (outline (path signal 120  1978 -1033  1978 -1547))
      (outline (path signal 120  2018 1507  2018 1047))
      (outline (path signal 120  2018 -1033  2018 -1493))
      (outline (path signal 120  2058 1450  2058 1047))
      (outline (path signal 120  2058 -1033  2058 -1436))
      (outline (path signal 120  2098 1390  2098 1047))
      (outline (path signal 120  2098 -1033  2098 -1376))
      (outline (path signal 120  2138 1326  2138 1047))
      (outline (path signal 120  2138 -1033  2138 -1312))
      (outline (path signal 120  2178 1258  2178 1047))
      (outline (path signal 120  2178 -1033  2178 -1244))
      (outline (path signal 120  2218 1185  2218 -1171))
      (outline (path signal 120  2258 1105  2258 -1091))
      (outline (path signal 120  2298 1018  2298 -1004))
      (outline (path signal 120  2338 922  2338 -908))
      (outline (path signal 120  2378 812  2378 -798))
      (outline (path signal 120  2418 684  2418 -670))
      (outline (path signal 120  2458 525  2458 -511))
      (outline (path signal 120  2498 291  2498 -277))
      (outline (path signal 120  2517 7  2497.9 -308.806  2440.87 -620.007  2346.74 -922.065
            2216.89 -1210.58  2053.22 -1481.33  1858.1 -1730.38  1634.38 -1954.1
            1385.33 -2149.22  1114.58 -2312.89  826.065 -2442.74  524.007 -2536.87
            212.806 -2593.9  -103 -2613  -418.806 -2593.9  -730.007 -2536.87
            -1032.07 -2442.74  -1320.58 -2312.89  -1591.33 -2149.22  -1840.38 -1954.1
            -2064.1 -1730.38  -2259.22 -1481.33  -2422.89 -1210.58  -2552.74 -922.065
            -2646.87 -620.007  -2703.9 -308.806  -2723 7  -2703.9 322.806
            -2646.87 634.007  -2552.74 936.065  -2422.89 1224.58  -2259.22 1495.33
            -2064.1 1744.38  -1840.38 1968.1  -1591.33 2163.22  -1320.58 2326.89
            -1032.07 2456.74  -730.007 2550.87  -418.806 2607.9  -103 2627
            212.806 2607.9  524.007 2550.87  826.065 2456.74  1114.58 2326.89
            1385.33 2163.22  1634.38 1968.1  1858.1 1744.38  2053.22 1495.33
            2216.89 1224.58  2346.74 936.065  2440.87 634.007  2497.9 322.806
            2517 7))
      (outline (path signal 50  2647 7  2627.7 -318.251  2570.06 -638.937  2474.9 -950.554
            2343.56 -1248.73  2177.87 -1529.28  1980.16 -1788.26  1753.2 -2022.04
            1500.19 -2227.34  1224.68 -2401.27  930.526 -2541.4  621.865 -2645.75
            303.028 -2712.86  -21.508 -2741.79  -347.189 -2732.14  -669.441 -2684.03
            -983.742 -2598.15  -1285.68 -2475.69  -1571.01 -2318.39  -1835.74 -2128.44
            -2076.14 -1908.52  -2288.85 -1661.7  -2470.87 -1391.46  -2619.65 -1101.59
            -2733.1 -796.156  -2809.63 -479.448  -2848.17 -155.912  -2848.17 169.912
            -2809.63 493.448  -2733.1 810.156  -2619.65 1115.59  -2470.87 1405.46
            -2288.85 1675.7  -2076.14 1922.52  -1835.74 2142.44  -1571.01 2332.39
            -1285.68 2489.69  -983.742 2612.15  -669.441 2698.03  -347.189 2746.14
            -21.508 2755.79  303.028 2726.86  621.865 2659.75  930.526 2555.4
            1224.68 2415.27  1500.19 2241.34  1753.2 2036.04  1980.16 1802.26
            2177.87 1543.28  2343.56 1262.73  2474.9 964.554  2570.06 652.937
            2627.7 332.251  2647 7))
      (outline (path signal 100  -2236.61 1094.5  -1736.61 1094.5))
      (outline (path signal 100  -1986.61 1344.5  -1986.61 844.5))
      (outline (path signal 100  2397 7  2378.05 -300.221  2321.49 -602.784  2228.18 -896.104
            2099.53 -1175.73  1937.49 -1437.43  1744.52 -1677.24  1523.55 -1891.51
            1277.91 -2077.01  1011.35 -2230.91  727.887 -2350.89  431.833 -2435.12
            127.671 -2482.34  -179.988 -2491.81  -486.479 -2463.41  -787.157 -2397.56
            -1077.46 -2295.26  -1353 -2158.06  -1609.59 -1988.04  -1843.34 -1787.78
            -2050.7 -1560.31  -2228.54 -1309.08  -2374.16 -1037.9  -2485.36 -750.882
            -2560.43 -452.374  -2598.26 -146.902  -2598.26 160.902  -2560.43 466.374
            -2485.36 764.882  -2374.16 1051.9  -2228.54 1323.08  -2050.7 1574.31
            -1843.34 1801.78  -1609.59 2002.04  -1353 2172.06  -1077.46 2309.26
            -787.157 2411.56  -486.479 2477.41  -179.988 2505.81  127.671 2496.34
            431.833 2449.12  727.887 2364.89  1011.35 2244.91  1277.91 2091.01
            1523.55 1905.51  1744.52 1691.24  1937.49 1451.43  2099.53 1189.73
            2228.18 910.104  2321.49 616.784  2378.05 314.221  2397 7))
      (pin Rect[A]Pad_1600x1600_um 1 -1353 7)
      (pin Round[A]Pad_1600_um 2 1147 7)
    )
    (image Custom:STD_DDW_DIODE
      (outline (path signal 120  -3054 -1394  2386 -1394))
      (outline (path signal 120  2386 -1394  2386 1546))
      (outline (path signal 120  -4074 76  -3054 76))
      (outline (path signal 120  3406 76  2386 76))
      (outline (path signal 120  -3054 1546  -3054 -1394))
      (outline (path signal 120  -2274 1546  -2274 -1394))
      (outline (path signal 120  -2154 1546  -2154 -1394))
      (outline (path signal 120  -2034 1546  -2034 -1394))
      (outline (path signal 120  2386 1546  -3054 1546))
      (outline (path signal 50  -6764 -1524  6096 -1524))
      (outline (path signal 50  6096 -1524  6096 1676))
      (outline (path signal 50  -6764 1676  -6764 -1524))
      (outline (path signal 50  6096 1676  -6764 1676))
      (outline (path signal 100  -2934 -1274  2266 -1274))
      (outline (path signal 100  2266 -1274  2266 1426))
      (outline (path signal 100  -5414 76  -2934 76))
      (outline (path signal 100  4746 76  2266 76))
      (outline (path signal 100  -2934 1426  -2934 -1274))
      (outline (path signal 100  -2254 1426  -2254 -1274))
      (outline (path signal 100  -2154 1426  -2154 -1274))
      (outline (path signal 100  -2054 1426  -2054 -1274))
      (outline (path signal 100  2266 1426  -2934 1426))
      (pin Rect[A]Pad_2200x2200_um 1 -5414 76)
      (pin Oval[A]Pad_2200x2200_um 2 4746 76)
    )
    (image Custom:STD_DDW_CAP::1
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 100  2506 1226  -2494 1226))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  2506 -1274  2506 1226))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (pin Round[A]Pad_1600_um 1 -2494 -24)
      (pin Round[A]Pad_1600_um 2 2506 -24)
    )
    (image Custom:STD_DDW_CAP::2
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  2506 1226  -2494 1226))
      (outline (path signal 100  2506 -1274  2506 1226))
      (pin Round[A]Pad_1600_um 1 -2494 -24)
      (pin Round[A]Pad_1600_um 2 2506 -24)
    )
    (image Custom:STD_DDW_XTAL
      (outline (path signal 120  -3256 -7357  3144 -7357))
      (outline (path signal 120  -3256 -2307  3144 -2307))
      (outline (path signal 0  -5822.15 -4520.41  -5765.89 -4213.37  -5673.02 -3915.35
            -5544.9 -3630.69  -5383.41 -3363.55  -5190.9 -3117.83  -4970.17 -2897.1
            -4724.45 -2704.59  -4457.31 -2543.1  -4172.65 -2414.98  -3874.63 -2322.11
            -3567.59 -2265.85  -3256 -2247  -3213.57 -2264.57  -3196 -2307
            -3213.57 -2349.43  -3256 -2367  -3553.12 -2384.97  -3845.91 -2438.63
            -4130.1 -2527.18  -4401.54 -2649.35  -4656.28 -2803.34  -4890.6 -2986.92
            -5101.08 -3197.4  -5284.65 -3431.72  -5438.65 -3686.46  -5560.81 -3957.9
            -5649.37 -4242.09  -5703.03 -4534.88  -5721 -4832  -5703.03 -5129.12
            -5649.37 -5421.91  -5560.81 -5706.1  -5438.65 -5977.54  -5284.65 -6232.28
            -5101.08 -6466.6  -4890.6 -6677.08  -4656.28 -6860.65  -4401.54 -7014.65
            -4130.1 -7136.81  -3845.91 -7225.37  -3553.12 -7279.03  -3256 -7297
            -3213.57 -7314.57  -3196 -7357  -3213.57 -7399.43  -3256 -7417
            -3567.59 -7398.15  -3874.63 -7341.89  -4172.65 -7249.02  -4457.31 -7120.9
            -4724.45 -6959.41  -4970.17 -6766.9  -5190.9 -6546.17  -5383.41 -6300.45
            -5544.9 -6033.31  -5673.02 -5748.65  -5765.89 -5450.63  -5822.15 -5143.59
            -5841 -4832))
      (outline (path signal 0  3101.57 -2264.57  3144 -2247  3455.59 -2265.85  3762.63 -2322.11
            4060.65 -2414.98  4345.31 -2543.1  4612.45 -2704.59  4858.17 -2897.1
            5078.9 -3117.83  5271.41 -3363.55  5432.9 -3630.69  5561.02 -3915.35
            5653.89 -4213.37  5710.15 -4520.41  5729 -4832  5710.15 -5143.59
            5653.89 -5450.63  5561.02 -5748.65  5432.9 -6033.31  5271.41 -6300.45
            5078.9 -6546.17  4858.17 -6766.9  4612.45 -6959.41  4345.31 -7120.9
            4060.65 -7249.02  3762.63 -7341.89  3455.59 -7398.15  3144 -7417
            3101.57 -7399.43  3084 -7357  3101.57 -7314.57  3144 -7297  3441.12 -7279.03
            3733.91 -7225.37  4018.1 -7136.81  4289.54 -7014.65  4544.28 -6860.65
            4778.6 -6677.08  4989.08 -6466.6  5172.65 -6232.28  5326.65 -5977.54
            5448.81 -5706.1  5537.37 -5421.91  5591.03 -5129.12  5609 -4832
            5591.03 -4534.88  5537.37 -4242.09  5448.81 -3957.9  5326.65 -3686.46
            5172.65 -3431.72  4989.08 -3197.4  4778.6 -2986.92  4544.28 -2803.34
            4289.54 -2649.35  4018.1 -2527.18  3733.91 -2438.63  3441.12 -2384.97
            3144 -2367  3101.57 -2349.43  3084 -2307))
      (outline (path signal 50  -6096 -7632  6004 -7632))
      (outline (path signal 50  6004 -7632  6004 -2032))
      (outline (path signal 50  -6096 -2032  -6096 -7632))
      (outline (path signal 50  6004 -2032  -6096 -2032))
      (outline (path signal 100  -3256 -7157  3144 -7157))
      (outline (path signal 100  -3056 -6832  2944 -6832))
      (outline (path signal 100  -3056 -2832  2944 -2832))
      (outline (path signal 100  -3256 -2507  3144 -2507))
      (outline (path signal 0  -5588.93 -4386.97  -5514.76 -4098.09  -5404.96 -3820.77
            -5261.28 -3559.41  -5085.97 -3318.12  -4881.8 -3100.7  -4651.99 -2910.59
            -4400.16 -2750.77  -4130.3 -2623.78  -3846.64 -2531.61  -3553.67 -2475.73
            -3256 -2457  -3220.64 -2471.64  -3206 -2507  -3220.64 -2542.36
            -3256 -2557  -3541.13 -2574.94  -3821.77 -2628.47  -4093.48 -2716.76
            -4351.99 -2838.4  -4593.21 -2991.49  -4813.35 -3173.6  -5008.92 -3381.86
            -5176.85 -3612.99  -5314.48 -3863.35  -5419.65 -4128.99  -5490.7 -4405.71
            -5526.51 -4689.15  -5526.51 -4974.85  -5490.7 -5258.29  -5419.65 -5535.01
            -5314.48 -5800.65  -5176.85 -6051.01  -5008.92 -6282.14  -4813.35 -6490.4
            -4593.21 -6672.51  -4351.99 -6825.6  -4093.48 -6947.24  -3821.77 -7035.53
            -3541.13 -7089.06  -3256 -7107  -3220.64 -7121.65  -3206 -7157
            -3220.64 -7192.35  -3256 -7207  -3553.67 -7188.27  -3846.64 -7132.39
            -4130.3 -7040.22  -4400.16 -6913.23  -4651.99 -6753.41  -4881.8 -6563.3
            -5085.97 -6345.88  -5261.28 -6104.59  -5404.96 -5843.23  -5514.76 -5565.91
            -5588.93 -5277.03  -5626.31 -4981.13  -5626.31 -4682.87))
      (outline (path signal 0  -5063.12 -4414.91  -4987.64 -4145.5  -4876.16 -3888.87  -4730.79 -3649.8
            -4554.21 -3432.77  -4349.73 -3241.79  -4121.15 -3080.44  -3872.72 -2951.72
            -3609.08 -2858.02  -3335.14 -2801.09  -3056 -2782  -3020.64 -2796.64
            -3006 -2832  -3020.64 -2867.36  -3056 -2882  -3321.53 -2900.16
            -3582.1 -2954.31  -3832.88 -3043.44  -4069.19 -3165.88  -4286.62 -3319.36
            -4481.13 -3501.02  -4649.09 -3707.47  -4787.38 -3934.87  -4893.41 -4178.98
            -4965.21 -4435.26  -5001.45 -4698.93  -5001.45 -4965.07  -4965.21 -5228.74
            -4893.41 -5485.02  -4787.38 -5729.13  -4649.09 -5956.53  -4481.13 -6162.98
            -4286.62 -6344.64  -4069.19 -6498.12  -3832.88 -6620.56  -3582.1 -6709.69
            -3321.53 -6763.84  -3056 -6782  -3020.64 -6796.65  -3006 -6832
            -3020.64 -6867.35  -3056 -6882  -3335.14 -6862.91  -3609.08 -6805.98
            -3872.72 -6712.28  -4121.15 -6583.56  -4349.73 -6422.21  -4554.21 -6231.23
            -4730.79 -6014.19  -4876.16 -5775.13  -4987.64 -5518.5  -5063.12 -5249.09
            -5101.22 -4971.9  -5101.22 -4692.1))
      (outline (path signal 0  2908.64 -2796.64  2944 -2782  3223.14 -2801.09  3497.08 -2858.02
            3760.72 -2951.72  4009.15 -3080.44  4237.73 -3241.79  4442.21 -3432.77
            4618.79 -3649.8  4764.16 -3888.87  4875.64 -4145.5  4951.12 -4414.91
            4989.22 -4692.1  4989.22 -4971.9  4951.12 -5249.09  4875.64 -5518.5
            4764.16 -5775.13  4618.79 -6014.19  4442.21 -6231.23  4237.73 -6422.21
            4009.15 -6583.56  3760.72 -6712.28  3497.08 -6805.98  3223.14 -6862.91
            2944 -6882  2908.64 -6867.35  2894 -6832  2908.64 -6796.65  2944 -6782
            3209.53 -6763.84  3470.1 -6709.69  3720.88 -6620.56  3957.19 -6498.12
            4174.62 -6344.64  4369.13 -6162.98  4537.09 -5956.53  4675.38 -5729.13
            4781.41 -5485.02  4853.21 -5228.74  4889.45 -4965.07  4889.45 -4698.93
            4853.21 -4435.26  4781.41 -4178.98  4675.38 -3934.87  4537.09 -3707.47
            4369.13 -3501.02  4174.62 -3319.36  3957.19 -3165.88  3720.88 -3043.44
            3470.1 -2954.31  3209.53 -2900.16  2944 -2882  2908.64 -2867.36
            2894 -2832))
      (outline (path signal 0  3108.64 -2471.64  3144 -2457  3441.67 -2475.73  3734.64 -2531.61
            4018.3 -2623.78  4288.16 -2750.77  4539.99 -2910.59  4769.8 -3100.7
            4973.97 -3318.12  5149.28 -3559.41  5292.96 -3820.77  5402.76 -4098.09
            5476.93 -4386.97  5514.31 -4682.87  5514.31 -4981.13  5476.93 -5277.03
            5402.76 -5565.91  5292.96 -5843.23  5149.28 -6104.59  4973.97 -6345.88
            4769.8 -6563.3  4539.99 -6753.41  4288.16 -6913.23  4018.3 -7040.22
            3734.64 -7132.39  3441.67 -7188.27  3144 -7207  3108.64 -7192.35
            3094 -7157  3108.64 -7121.65  3144 -7107  3429.13 -7089.06  3709.77 -7035.53
            3981.48 -6947.24  4239.99 -6825.6  4481.21 -6672.51  4701.35 -6490.4
            4896.92 -6282.14  5064.85 -6051.01  5202.48 -5800.65  5307.65 -5535.01
            5378.7 -5258.29  5414.51 -4974.85  5414.51 -4689.15  5378.7 -4405.71
            5307.65 -4128.99  5202.48 -3863.35  5064.85 -3612.99  4896.92 -3381.86
            4701.35 -3173.6  4481.21 -2991.49  4239.99 -2838.4  3981.48 -2716.76
            3709.77 -2628.47  3429.13 -2574.94  3144 -2557  3108.64 -2542.36
            3094 -2507))
      (pin Round[A]Pad_1500_um 1 -2496 -4832)
      (pin Round[A]Pad_1500_um 2 2384 -4832)
    )
    (image Custom:STD_DDW_DIP14
      (outline (path signal 120  -5256 9096  -5256 -8924))
      (outline (path signal 120  -5256 -8924  5244 -8924))
      (outline (path signal 120  -2256 9036  -2256 -8864))
      (outline (path signal 120  -2256 -8864  2244 -8864))
      (outline (path signal 120  -1006 9036  -2256 9036))
      (outline (path signal 120  2244 9036  994 9036))
      (outline (path signal 120  2244 -8864  2244 9036))
      (outline (path signal 120  5244 9096  -5256 9096))
      (outline (path signal 120  5244 -8924  5244 9096))
      (outline (path signal 0  1036.43 9078.43  1054 9036  1035.95 8841.23  982.421 8653.08
            895.23 8477.98  777.349 8321.88  632.793 8190.1  466.483 8087.13
            284.083 8016.47  91.804 7980.52  -103.804 7980.52  -296.083 8016.47
            -478.483 8087.13  -644.793 8190.1  -789.349 8321.88  -907.23 8477.98
            -994.421 8653.08  -1047.95 8841.23  -1066 9036  -1048.43 9078.43
            -1006 9096  -963.574 9078.43  -946 9036  -927.938 8852.61  -874.447 8676.28
            -787.581 8513.76  -670.68 8371.32  -528.236 8254.42  -365.722 8167.55
            -189.385 8114.06  -6 8096  177.385 8114.06  353.722 8167.55
            516.236 8254.42  658.68 8371.32  775.581 8513.76  862.447 8676.28
            915.938 8852.61  934 9036  951.574 9078.43  994 9096))
      (outline (path signal 50  -5366 9306  -5366 -9144))
      (outline (path signal 50  -5366 -9144  5334 -9144))
      (outline (path signal 50  5334 9306  -5366 9306))
      (outline (path signal 50  5334 -9144  5334 9306))
      (outline (path signal 100  -5086 9036  -5086 -8864))
      (outline (path signal 100  -5086 -8864  5074 -8864))
      (outline (path signal 100  -3181 7976  -2181 8976))
      (outline (path signal 100  -3181 -8804  -3181 7976))
      (outline (path signal 100  -2181 8976  3169 8976))
      (outline (path signal 100  3169 8976  3169 -8804))
      (outline (path signal 100  3169 -8804  -3181 -8804))
      (outline (path signal 100  5074 9036  -5086 9036))
      (outline (path signal 100  5074 -8864  5074 9036))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 7706)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 5166)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 2626)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 86)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 -2454)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -4994)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -7534)
      (pin Oval[A]Pad_2400x1600_um 8 3804 -7534)
      (pin Oval[A]Pad_2400x1600_um 9 3804 -4994)
      (pin Oval[A]Pad_2400x1600_um 10 3804 -2454)
      (pin Oval[A]Pad_2400x1600_um 11 3804 86)
      (pin Oval[A]Pad_2400x1600_um 12 3804 2626)
      (pin Oval[A]Pad_2400x1600_um 13 3804 5166)
      (pin Oval[A]Pad_2400x1600_um 14 3804 7706)
    )
    (image Custom:STD_DDW_RESISTOR::3
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 100  3184 1480  -3116 1480))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  3844 230  3184 230))
      (outline (path signal 100  -3776 230  -3116 230))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (pin Round[A]Pad_1600_um 1 -3776 230)
      (pin Oval[A]Pad_1600x1600_um 2 3844 230)
    )
    (image Custom:STD_DDW_DIP14::1
      (outline (path signal 120  5244 9096  -5256 9096))
      (outline (path signal 120  -5256 9096  -5256 -8924))
      (outline (path signal 120  2244 9036  994 9036))
      (outline (path signal 120  -1006 9036  -2256 9036))
      (outline (path signal 120  -2256 9036  -2256 -8864))
      (outline (path signal 120  2244 -8864  2244 9036))
      (outline (path signal 120  -2256 -8864  2244 -8864))
      (outline (path signal 120  5244 -8924  5244 9096))
      (outline (path signal 120  -5256 -8924  5244 -8924))
      (outline (path signal 0  1035.95 8841.23  982.421 8653.08  895.23 8477.98  777.349 8321.88
            632.793 8190.1  466.483 8087.13  284.083 8016.47  91.804 7980.52
            -103.804 7980.52  -296.083 8016.47  -478.483 8087.13  -644.793 8190.1
            -789.349 8321.88  -907.23 8477.98  -994.421 8653.08  -1047.95 8841.23
            -1066 9036  -1048.43 9078.43  -1006 9096  -963.574 9078.43  -946 9036
            -927.938 8852.61  -874.447 8676.28  -787.581 8513.76  -670.68 8371.32
            -528.236 8254.42  -365.722 8167.55  -189.385 8114.06  -6 8096
            177.385 8114.06  353.722 8167.55  516.236 8254.42  658.68 8371.32
            775.581 8513.76  862.447 8676.28  915.938 8852.61  934 9036
            951.574 9078.43  994 9096  1036.43 9078.43  1054 9036))
      (outline (path signal 50  5334 9306  -5366 9306))
      (outline (path signal 50  -5366 9306  -5366 -9144))
      (outline (path signal 50  5334 -9144  5334 9306))
      (outline (path signal 50  -5366 -9144  5334 -9144))
      (outline (path signal 100  5074 9036  -5086 9036))
      (outline (path signal 100  -5086 9036  -5086 -8864))
      (outline (path signal 100  3169 8976  3169 -8804))
      (outline (path signal 100  -2181 8976  3169 8976))
      (outline (path signal 100  -3181 7976  -2181 8976))
      (outline (path signal 100  3169 -8804  -3181 -8804))
      (outline (path signal 100  -3181 -8804  -3181 7976))
      (outline (path signal 100  5074 -8864  5074 9036))
      (outline (path signal 100  -5086 -8864  5074 -8864))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 7706)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 5166)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 2626)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 86)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 -2454)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -4994)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -7534)
      (pin Oval[A]Pad_2400x1600_um 8 3804 -7534)
      (pin Oval[A]Pad_2400x1600_um 9 3804 -4994)
      (pin Oval[A]Pad_2400x1600_um 10 3804 -2454)
      (pin Oval[A]Pad_2400x1600_um 11 3804 86)
      (pin Oval[A]Pad_2400x1600_um 12 3804 2626)
      (pin Oval[A]Pad_2400x1600_um 13 3804 5166)
      (pin Oval[A]Pad_2400x1600_um 14 3804 7706)
    )
    (image Custom:STD_DDW_DIODE::1
      (outline (path signal 120  -4074 76  -3054 76))
      (outline (path signal 120  -3054 1546  -3054 -1394))
      (outline (path signal 120  -3054 -1394  2386 -1394))
      (outline (path signal 120  -2274 1546  -2274 -1394))
      (outline (path signal 120  -2154 1546  -2154 -1394))
      (outline (path signal 120  -2034 1546  -2034 -1394))
      (outline (path signal 120  2386 1546  -3054 1546))
      (outline (path signal 120  2386 -1394  2386 1546))
      (outline (path signal 120  3406 76  2386 76))
      (outline (path signal 50  -6764 1676  -6764 -1524))
      (outline (path signal 50  -6764 -1524  6096 -1524))
      (outline (path signal 50  6096 1676  -6764 1676))
      (outline (path signal 50  6096 -1524  6096 1676))
      (outline (path signal 100  -5414 76  -2934 76))
      (outline (path signal 100  -2934 1426  -2934 -1274))
      (outline (path signal 100  -2934 -1274  2266 -1274))
      (outline (path signal 100  -2254 1426  -2254 -1274))
      (outline (path signal 100  -2154 1426  -2154 -1274))
      (outline (path signal 100  -2054 1426  -2054 -1274))
      (outline (path signal 100  2266 1426  -2934 1426))
      (outline (path signal 100  2266 -1274  2266 1426))
      (outline (path signal 100  4746 76  2266 76))
      (pin Rect[A]Pad_2200x2200_um 1 -5414 76)
      (pin Oval[A]Pad_2200x2200_um 2 4746 76)
    )
    (image Custom:STD_DDW_DIP6
      (outline (path signal 120  -5224 -1988  -5224 -9848))
      (outline (path signal 120  -5224 -9848  5276 -9848))
      (outline (path signal 120  -2224 -2048  -2224 -9788))
      (outline (path signal 120  -2224 -9788  2276 -9788))
      (outline (path signal 120  -974 -2048  -2224 -2048))
      (outline (path signal 120  2276 -2048  1026 -2048))
      (outline (path signal 120  2276 -9788  2276 -2048))
      (outline (path signal 120  5276 -1988  -5224 -1988))
      (outline (path signal 120  5276 -9848  5276 -1988))
      (outline (path signal 0  1068.43 -2005.57  1086 -2048  1067.95 -2242.77  1014.42 -2430.92
            927.23 -2606.02  809.349 -2762.12  664.793 -2893.9  498.483 -2996.87
            316.083 -3067.53  123.804 -3103.48  -71.804 -3103.48  -264.083 -3067.53
            -446.483 -2996.87  -612.793 -2893.9  -757.349 -2762.12  -875.23 -2606.02
            -962.421 -2430.92  -1015.95 -2242.77  -1034 -2048  -1016.43 -2005.57
            -974 -1988  -931.574 -2005.57  -914 -2048  -895.938 -2231.39
            -842.447 -2407.72  -755.581 -2570.24  -638.68 -2712.68  -496.236 -2829.58
            -333.722 -2916.45  -157.385 -2969.94  26 -2988  209.385 -2969.94
            385.722 -2916.45  548.236 -2829.58  690.68 -2712.68  807.581 -2570.24
            894.447 -2407.72  947.938 -2231.39  966 -2048  983.574 -2005.57
            1026 -1988))
      (outline (path signal 50  -5334 -1778  -5334 -10078))
      (outline (path signal 50  -5334 -10078  5366 -10078))
      (outline (path signal 50  5366 -1778  -5334 -1778))
      (outline (path signal 50  5366 -10078  5366 -1778))
      (outline (path signal 100  -5054 -2048  -5054 -9788))
      (outline (path signal 100  -5054 -9788  5106 -9788))
      (outline (path signal 100  -3149 -3108  -2149 -2108))
      (outline (path signal 100  -3149 -9728  -3149 -3108))
      (outline (path signal 100  -2149 -2108  3201 -2108))
      (outline (path signal 100  3201 -2108  3201 -9728))
      (outline (path signal 100  3201 -9728  -3149 -9728))
      (outline (path signal 100  5106 -2048  -5054 -2048))
      (outline (path signal 100  5106 -9788  5106 -2048))
      (pin Rect[A]Pad_2400x1600_um 1 -3784 -3378)
      (pin Oval[A]Pad_2400x1600_um 2 -3784 -5918)
      (pin Oval[A]Pad_2400x1600_um 3 -3784 -8458)
      (pin Oval[A]Pad_2400x1600_um 4 3836 -8458)
      (pin Oval[A]Pad_2400x1600_um 5 3836 -5918)
      (pin Oval[A]Pad_2400x1600_um 6 3836 -3378)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x18
      (outline (path signal 120  -1330 -48342  1330 -48342))
      (outline (path signal 120  -1330 -5102  -1330 -48342))
      (outline (path signal 120  -1330 -5102  1330 -5102))
      (outline (path signal 120  1330 -5102  1330 -48342))
      (outline (path signal 120  -1330 -3832  -1330 -2502))
      (outline (path signal 120  -1330 -2502  0 -2502))
      (outline (path signal 50  -1800 -48782  1800 -48782))
      (outline (path signal 50  1800 -48782  1800 -2032))
      (outline (path signal 50  -1800 -2032  -1800 -48782))
      (outline (path signal 50  1800 -2032  -1800 -2032))
      (outline (path signal 100  -1270 -48282  -1270 -3197))
      (outline (path signal 100  1270 -48282  -1270 -48282))
      (outline (path signal 100  -1270 -3197  -635 -2562))
      (outline (path signal 100  -635 -2562  1270 -2562))
      (outline (path signal 100  1270 -2562  1270 -48282))
      (pin Rect[A]Pad_1700x1700_um 1 0 -3832)
      (pin Oval[A]Pad_1700x1700_um 2 0 -6372)
      (pin Oval[A]Pad_1700x1700_um 3 0 -8912)
      (pin Oval[A]Pad_1700x1700_um 4 0 -11452)
      (pin Oval[A]Pad_1700x1700_um 5 0 -13992)
      (pin Oval[A]Pad_1700x1700_um 6 0 -16532)
      (pin Oval[A]Pad_1700x1700_um 7 0 -19072)
      (pin Oval[A]Pad_1700x1700_um 8 0 -21612)
      (pin Oval[A]Pad_1700x1700_um 9 0 -24152)
      (pin Oval[A]Pad_1700x1700_um 10 0 -26692)
      (pin Oval[A]Pad_1700x1700_um 11 0 -29232)
      (pin Oval[A]Pad_1700x1700_um 12 0 -31772)
      (pin Oval[A]Pad_1700x1700_um 13 0 -34312)
      (pin Oval[A]Pad_1700x1700_um 14 0 -36852)
      (pin Oval[A]Pad_1700x1700_um 15 0 -39392)
      (pin Oval[A]Pad_1700x1700_um 16 0 -41932)
      (pin Oval[A]Pad_1700x1700_um 17 0 -44472)
      (pin Oval[A]Pad_1700x1700_um 18 0 -47012)
    )
    (image Custom:STD_DDW_DIP10
      (outline (path signal 120  -4970 -1734  -4970 -14674))
      (outline (path signal 120  -4970 -14674  5530 -14674))
      (outline (path signal 120  -1970 -1794  -1970 -14614))
      (outline (path signal 120  -1970 -14614  2530 -14614))
      (outline (path signal 120  -720 -1794  -1970 -1794))
      (outline (path signal 120  2530 -1794  1280 -1794))
      (outline (path signal 120  2530 -14614  2530 -1794))
      (outline (path signal 120  5530 -1734  -4970 -1734))
      (outline (path signal 120  5530 -14674  5530 -1734))
      (outline (path signal 0  1322.43 -1751.57  1340 -1794  1321.95 -1988.77  1268.42 -2176.92
            1181.23 -2352.02  1063.35 -2508.12  918.793 -2639.9  752.483 -2742.87
            570.083 -2813.53  377.804 -2849.48  182.196 -2849.48  -10.083 -2813.53
            -192.483 -2742.87  -358.793 -2639.9  -503.349 -2508.12  -621.23 -2352.02
            -708.421 -2176.92  -761.951 -1988.77  -780 -1794  -762.426 -1751.57
            -720 -1734  -677.574 -1751.57  -660 -1794  -641.938 -1977.38
            -588.447 -2153.72  -501.581 -2316.24  -384.68 -2458.68  -242.236 -2575.58
            -79.722 -2662.45  96.615 -2715.94  280 -2734  463.385 -2715.94
            639.722 -2662.45  802.236 -2575.58  944.68 -2458.68  1061.58 -2316.24
            1148.45 -2153.72  1201.94 -1977.38  1220 -1794  1237.57 -1751.57
            1280 -1734))
      (outline (path signal 50  -5080 -1524  -5080 -14874))
      (outline (path signal 50  -5080 -14874  5620 -14874))
      (outline (path signal 50  5620 -1524  -5080 -1524))
      (outline (path signal 50  5620 -14874  5620 -1524))
      (outline (path signal 100  -4800 -1794  -4800 -14614))
      (outline (path signal 100  -4800 -14614  5360 -14614))
      (outline (path signal 100  -2895 -2854  -1895 -1854))
      (outline (path signal 100  -2895 -14554  -2895 -2854))
      (outline (path signal 100  -1895 -1854  3455 -1854))
      (outline (path signal 100  3455 -1854  3455 -14554))
      (outline (path signal 100  3455 -14554  -2895 -14554))
      (outline (path signal 100  5360 -1794  -4800 -1794))
      (outline (path signal 100  5360 -14614  5360 -1794))
      (pin Rect[A]Pad_2400x1600_um 1 -3530 -3124)
      (pin Oval[A]Pad_2400x1600_um 2 -3530 -5664)
      (pin Oval[A]Pad_2400x1600_um 3 -3530 -8204)
      (pin Oval[A]Pad_2400x1600_um 4 -3530 -10744)
      (pin Oval[A]Pad_2400x1600_um 5 -3530 -13284)
      (pin Oval[A]Pad_2400x1600_um 6 4090 -13284)
      (pin Oval[A]Pad_2400x1600_um 7 4090 -10744)
      (pin Oval[A]Pad_2400x1600_um 8 4090 -8204)
      (pin Oval[A]Pad_2400x1600_um 9 4090 -5664)
      (pin Oval[A]Pad_2400x1600_um 10 4090 -3124)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x02
      (outline (path signal 120  -1352 2378  -22 2378))
      (outline (path signal 120  -1352 1048  -1352 2378))
      (outline (path signal 120  -1352 -222  -1352 -2822))
      (outline (path signal 120  -1352 -222  1308 -222))
      (outline (path signal 120  -1352 -2822  1308 -2822))
      (outline (path signal 120  1308 -222  1308 -2822))
      (outline (path signal 50  -1822 2848  -1822 -3302))
      (outline (path signal 50  -1822 -3302  1778 -3302))
      (outline (path signal 50  1778 2848  -1822 2848))
      (outline (path signal 50  1778 -3302  1778 2848))
      (outline (path signal 100  -1292 1683  -657 2318))
      (outline (path signal 100  -1292 -2762  -1292 1683))
      (outline (path signal 100  -657 2318  1248 2318))
      (outline (path signal 100  1248 2318  1248 -2762))
      (outline (path signal 100  1248 -2762  -1292 -2762))
      (pin Rect[A]Pad_1700x1700_um 1 -22 1048)
      (pin Oval[A]Pad_1700x1700_um 2 -22 -1492)
    )
    (image Custom:ATXConnector
      (outline (path signal 381  -21864.3 4775.2  -264.16 4775.2))
      (outline (path signal 381  -21864.3 -4826  -21864.3 4775.2))
      (outline (path signal 381  -1963.42 -6225.54  -1963.42 -4826))
      (outline (path signal 381  -264.16 4775.2  21336 4775.2))
      (outline (path signal 381  1435.1 -4826  1435.1 -6225.54))
      (outline (path signal 381  1435.1 -6225.54  -1963.42 -6225.54))
      (outline (path signal 381  21336 4775.2  21336 -4826))
      (outline (path signal 381  21336 -4826  -21864.3 -4826))
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 1 -19164.3 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 2 -19164.3 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 3 -14963.1 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 4 -14963.1 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 5 -10764.5 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 6 -10764.5 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 7 -6563.36 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 8 -6563.36 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 9 -2364.74 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 10 -2364.74 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 11 1836.42 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 12 1836.42 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 13 6035.04 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 14 6035.04 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 15 10236.2 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 16 10236.2 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 17 14434.8 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 18 14434.8 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 19 18636 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 20 18636 -2776.22)
    )
    (image Custom:STD_DDW_DIP8
      (outline (path signal 120  -5224 -1988  -5224 -12388))
      (outline (path signal 120  -5224 -12388  5276 -12388))
      (outline (path signal 120  -2224 -2048  -2224 -12328))
      (outline (path signal 120  -2224 -12328  2276 -12328))
      (outline (path signal 120  -974 -2048  -2224 -2048))
      (outline (path signal 120  2276 -2048  1026 -2048))
      (outline (path signal 120  2276 -12328  2276 -2048))
      (outline (path signal 120  5276 -1988  -5224 -1988))
      (outline (path signal 120  5276 -12388  5276 -1988))
      (outline (path signal 0  1068.43 -2005.57  1086 -2048  1067.95 -2242.77  1014.42 -2430.92
            927.23 -2606.02  809.349 -2762.12  664.793 -2893.9  498.483 -2996.87
            316.083 -3067.53  123.804 -3103.48  -71.804 -3103.48  -264.083 -3067.53
            -446.483 -2996.87  -612.793 -2893.9  -757.349 -2762.12  -875.23 -2606.02
            -962.421 -2430.92  -1015.95 -2242.77  -1034 -2048  -1016.43 -2005.57
            -974 -1988  -931.574 -2005.57  -914 -2048  -895.938 -2231.39
            -842.447 -2407.72  -755.581 -2570.24  -638.68 -2712.68  -496.236 -2829.58
            -333.722 -2916.45  -157.385 -2969.94  26 -2988  209.385 -2969.94
            385.722 -2916.45  548.236 -2829.58  690.68 -2712.68  807.581 -2570.24
            894.447 -2407.72  947.938 -2231.39  966 -2048  983.574 -2005.57
            1026 -1988))
      (outline (path signal 50  -5334 -1778  -5334 -12578))
      (outline (path signal 50  -5334 -12578  5366 -12578))
      (outline (path signal 50  5366 -1778  -5334 -1778))
      (outline (path signal 50  5366 -12578  5366 -1778))
      (outline (path signal 100  -5054 -2048  -5054 -12328))
      (outline (path signal 100  -5054 -12328  5106 -12328))
      (outline (path signal 100  -3149 -3108  -2149 -2108))
      (outline (path signal 100  -3149 -12268  -3149 -3108))
      (outline (path signal 100  -2149 -2108  3201 -2108))
      (outline (path signal 100  3201 -2108  3201 -12268))
      (outline (path signal 100  3201 -12268  -3149 -12268))
      (outline (path signal 100  5106 -2048  -5054 -2048))
      (outline (path signal 100  5106 -12328  5106 -2048))
      (pin Rect[A]Pad_2400x1600_um 1 -3784 -3378)
      (pin Oval[A]Pad_2400x1600_um 2 -3784 -5918)
      (pin Oval[A]Pad_2400x1600_um 3 -3784 -8458)
      (pin Oval[A]Pad_2400x1600_um 4 -3784 -10998)
      (pin Oval[A]Pad_2400x1600_um 5 3836 -10998)
      (pin Oval[A]Pad_2400x1600_um 6 3836 -8458)
      (pin Oval[A]Pad_2400x1600_um 7 3836 -5918)
      (pin Oval[A]Pad_2400x1600_um 8 3836 -3378)
    )
    (image Custom:STD_DDW_DSUB9_MALE
      (outline (path signal 120  15781 -3876  15781 -14356))
      (outline (path signal 120  -4994 -2981.66  -5244 -3414.68))
      (outline (path signal 120  -5244 -3414.68  -5494 -2981.66))
      (outline (path signal 120  -5494 -2981.66  -4994 -2981.66))
      (outline (path signal 120  -15189 -14356  -15189 -3876))
      (outline (path signal 120  -15189 -3876  15781 -3876))
      (outline (path signal 50  16256 -21336  16256 -3386))
      (outline (path signal 50  16256 -3386  -15644 -3386))
      (outline (path signal 50  -15644 -21336  16256 -21336))
      (outline (path signal 50  -15644 -3386  -15644 -21336))
      (outline (path signal 100  15721 -14816  15721 -14416))
      (outline (path signal 100  15721 -14416  15721 -3936))
      (outline (path signal 100  15721 -14416  -15129 -14416))
      (outline (path signal 100  15721 -3936  -15129 -3936))
      (outline (path signal 100  15296 -19816  15296 -14816))
      (outline (path signal 100  15296 -14816  10296 -14816))
      (outline (path signal 100  14396 -14416  14396 -6936))
      (outline (path signal 100  11196 -14416  11196 -6936))
      (outline (path signal 100  10296 -19816  15296 -19816))
      (outline (path signal 100  10296 -14816  10296 -19816))
      (outline (path signal 100  8446 -20816  8446 -14816))
      (outline (path signal 100  8446 -14816  -7854 -14816))
      (outline (path signal 100  -7854 -20816  8446 -20816))
      (outline (path signal 100  -7854 -14816  -7854 -20816))
      (outline (path signal 100  -9704 -19816  -9704 -14816))
      (outline (path signal 100  -9704 -14816  -14704 -14816))
      (outline (path signal 100  -10604 -14416  -10604 -6936))
      (outline (path signal 100  -13804 -14416  -13804 -6936))
      (outline (path signal 100  -14704 -19816  -9704 -19816))
      (outline (path signal 100  -14704 -14816  -14704 -19816))
      (outline (path signal 100  -15129 -14816  15721 -14816))
      (outline (path signal 100  -15129 -14416  15721 -14416))
      (outline (path signal 100  -15129 -14416  -15129 -14816))
      (outline (path signal 100  -15129 -3936  -15129 -14416))
      (outline (path signal 0  11160.6 -6971.35  11146 -6936  11164.4 -6690.08  11219.3 -6449.65
            11309.4 -6220.09  11432.7 -6006.52  11586.5 -5813.72  11767.2 -5645.98
            11971 -5507.06  12193.2 -5400.06  12428.8 -5327.37  12672.7 -5290.61
            12919.3 -5290.61  13163.2 -5327.37  13398.8 -5400.06  13621 -5507.06
            13824.8 -5645.98  14005.5 -5813.72  14159.3 -6006.52  14282.6 -6220.09
            14372.7 -6449.65  14427.6 -6690.08  14446 -6936  14431.4 -6971.35
            14396 -6986  14360.6 -6971.35  14346 -6936  14328.7 -6704.98
            14277.1 -6479.13  14192.5 -6263.48  14076.7 -6062.85  13932.2 -5881.73
            13762.4 -5724.16  13571 -5593.66  13362.3 -5493.15  13140.9 -5424.86
            12911.8 -5390.33  12680.2 -5390.33  12451.1 -5424.86  12229.7 -5493.15
            12021 -5593.66  11829.6 -5724.16  11659.8 -5881.73  11515.3 -6062.85
            11399.5 -6263.48  11314.9 -6479.13  11263.3 -6704.98  11246 -6936
            11231.4 -6971.35  11196 -6986))
      (outline (path signal 0  -13839.4 -6971.35  -13854 -6936  -13835.6 -6690.08  -13780.7 -6449.65
            -13690.6 -6220.09  -13567.3 -6006.52  -13413.5 -5813.72  -13232.8 -5645.98
            -13029 -5507.06  -12806.8 -5400.06  -12571.2 -5327.37  -12327.3 -5290.61
            -12080.7 -5290.61  -11836.8 -5327.37  -11601.2 -5400.06  -11379 -5507.06
            -11175.2 -5645.98  -10994.5 -5813.72  -10840.7 -6006.52  -10717.4 -6220.09
            -10627.3 -6449.65  -10572.4 -6690.08  -10554 -6936  -10568.6 -6971.35
            -10604 -6986  -10639.4 -6971.35  -10654 -6936  -10671.3 -6704.98
            -10722.9 -6479.13  -10807.5 -6263.48  -10923.3 -6062.85  -11067.8 -5881.73
            -11237.6 -5724.16  -11429 -5593.66  -11637.7 -5493.15  -11859.1 -5424.86
            -12088.2 -5390.33  -12319.8 -5390.33  -12548.9 -5424.86  -12770.3 -5493.15
            -12979 -5593.66  -13170.4 -5724.16  -13340.2 -5881.73  -13484.7 -6062.85
            -13600.5 -6263.48  -13685.1 -6479.13  -13736.7 -6704.98  -13754 -6936
            -13768.6 -6971.35  -13804 -6986))
      (pin Round[A]Pad_4000_um 0 -12204 -6936)
      (pin Round[A]Pad_4000_um 0@1 12796 -6936)
      (pin Rect[A]Pad_1600x1600_um 1 -5244 -6636)
      (pin Round[A]Pad_1600_um 2 -2474 -6636)
      (pin Round[A]Pad_1600_um 3 296 -6636)
      (pin Round[A]Pad_1600_um 4 3066 -6636)
      (pin Round[A]Pad_1600_um 5 5836 -6636)
      (pin Round[A]Pad_1600_um 6 -3859 -9476)
      (pin Round[A]Pad_1600_um 7 -1089 -9476)
      (pin Round[A]Pad_1600_um 8 1681 -9476)
      (pin Round[A]Pad_1600_um 9 4451 -9476)
    )
    (image Custom:STD_DDW_DIP28
      (outline (path signal 120  -9096 17752  -9096 -18048))
      (outline (path signal 120  -9096 -18048  9024 -18048))
      (outline (path signal 120  -6096 17692  -6096 -17988))
      (outline (path signal 120  -6096 -17988  6024 -17988))
      (outline (path signal 120  -1036 17692  -6096 17692))
      (outline (path signal 120  6024 17692  964 17692))
      (outline (path signal 120  6024 -17988  6024 17692))
      (outline (path signal 120  9024 17752  -9096 17752))
      (outline (path signal 120  9024 -18048  9024 17752))
      (outline (path signal 0  1006.43 17734.4  1024 17692  1005.95 17497.2  952.421 17309.1
            865.23 17134  747.349 16977.9  602.793 16846.1  436.483 16743.1
            254.083 16672.5  61.804 16636.5  -133.804 16636.5  -326.083 16672.5
            -508.483 16743.1  -674.793 16846.1  -819.349 16977.9  -937.23 17134
            -1024.42 17309.1  -1077.95 17497.2  -1096 17692  -1078.43 17734.4
            -1036 17752  -993.574 17734.4  -976 17692  -957.938 17508.6
            -904.447 17332.3  -817.581 17169.8  -700.68 17027.3  -558.236 16910.4
            -395.722 16823.6  -219.385 16770.1  -36 16752  147.385 16770.1
            323.722 16823.6  486.236 16910.4  628.68 17027.3  745.581 17169.8
            832.447 17332.3  885.938 17508.6  904 17692  921.574 17734.4
            964 17752))
      (outline (path signal 50  -9206 17962  -9206 -18288))
      (outline (path signal 50  -9206 -18288  9144 -18288))
      (outline (path signal 50  9144 17962  -9206 17962))
      (outline (path signal 50  9144 -18288  9144 17962))
      (outline (path signal 100  -8926 17692  -8926 -17988))
      (outline (path signal 100  -8926 -17988  8854 -17988))
      (outline (path signal 100  -7401 16632  -6401 17632))
      (outline (path signal 100  -7401 -17928  -7401 16632))
      (outline (path signal 100  -6401 17632  7329 17632))
      (outline (path signal 100  7329 17632  7329 -17928))
      (outline (path signal 100  7329 -17928  -7401 -17928))
      (outline (path signal 100  8854 17692  -8926 17692))
      (outline (path signal 100  8854 -17988  8854 17692))
      (pin Rect[A]Pad_2400x1600_um 1 -7656 16362)
      (pin Oval[A]Pad_2400x1600_um 2 -7656 13822)
      (pin Oval[A]Pad_2400x1600_um 3 -7656 11282)
      (pin Oval[A]Pad_2400x1600_um 4 -7656 8742)
      (pin Oval[A]Pad_2400x1600_um 5 -7656 6202)
      (pin Oval[A]Pad_2400x1600_um 6 -7656 3662)
      (pin Oval[A]Pad_2400x1600_um 7 -7656 1122)
      (pin Oval[A]Pad_2400x1600_um 8 -7656 -1418)
      (pin Oval[A]Pad_2400x1600_um 9 -7656 -3958)
      (pin Oval[A]Pad_2400x1600_um 10 -7656 -6498)
      (pin Oval[A]Pad_2400x1600_um 11 -7656 -9038)
      (pin Oval[A]Pad_2400x1600_um 12 -7656 -11578)
      (pin Oval[A]Pad_2400x1600_um 13 -7656 -14118)
      (pin Oval[A]Pad_2400x1600_um 14 -7656 -16658)
      (pin Oval[A]Pad_2400x1600_um 15 7584 -16658)
      (pin Oval[A]Pad_2400x1600_um 16 7584 -14118)
      (pin Oval[A]Pad_2400x1600_um 17 7584 -11578)
      (pin Oval[A]Pad_2400x1600_um 18 7584 -9038)
      (pin Oval[A]Pad_2400x1600_um 19 7584 -6498)
      (pin Oval[A]Pad_2400x1600_um 20 7584 -3958)
      (pin Oval[A]Pad_2400x1600_um 21 7584 -1418)
      (pin Oval[A]Pad_2400x1600_um 22 7584 1122)
      (pin Oval[A]Pad_2400x1600_um 23 7584 3662)
      (pin Oval[A]Pad_2400x1600_um 24 7584 6202)
      (pin Oval[A]Pad_2400x1600_um 25 7584 8742)
      (pin Oval[A]Pad_2400x1600_um 26 7584 11282)
      (pin Oval[A]Pad_2400x1600_um 27 7584 13822)
      (pin Oval[A]Pad_2400x1600_um 28 7584 16362)
    )
    (image Custom:STD_DDW_SIP10
      (outline (path signal 120  -14052 -506  -14052 -3306))
      (outline (path signal 120  -14052 -3306  11688 -3306))
      (outline (path signal 120  -11342 -506  -11342 -3306))
      (outline (path signal 120  11688 -506  -14052 -506))
      (outline (path signal 120  11688 -3306  11688 -506))
      (outline (path signal 50  -14312 -256  -14312 -3556))
      (outline (path signal 50  -14312 -3556  11938 -3556))
      (outline (path signal 50  11938 -256  -14312 -256))
      (outline (path signal 50  11938 -3556  11938 -256))
      (outline (path signal 100  -13902 -656  -13902 -3156))
      (outline (path signal 100  -13902 -3156  11538 -3156))
      (outline (path signal 100  -11342 -656  -11342 -3156))
      (outline (path signal 100  11538 -656  -13902 -656))
      (outline (path signal 100  11538 -3156  11538 -656))
      (pin Rect[A]Pad_1600x1600_um 1 -12612 -1906)
      (pin Oval[A]Pad_1600x1600_um 2 -10072 -1906)
      (pin Oval[A]Pad_1600x1600_um 3 -7532 -1906)
      (pin Oval[A]Pad_1600x1600_um 4 -4992 -1906)
      (pin Oval[A]Pad_1600x1600_um 5 -2452 -1906)
      (pin Oval[A]Pad_1600x1600_um 6 88 -1906)
      (pin Oval[A]Pad_1600x1600_um 7 2628 -1906)
      (pin Oval[A]Pad_1600x1600_um 8 5168 -1906)
      (pin Oval[A]Pad_1600x1600_um 9 7708 -1906)
      (pin Oval[A]Pad_1600x1600_um 10 10248 -1906)
    )
    (image "TerminalBlock_RND:TerminalBlock_RND_205-00005_1x06_P5.00mm_Horizontal"
      (outline (path signal 120  27560 5060  27560 -4060))
      (outline (path signal 120  26275 1069  26181 976))
      (outline (path signal 120  26070 1275  26011 1216))
      (outline (path signal 120  23990 -1216  23931 -1274))
      (outline (path signal 120  23820 -976  23726 -1069))
      (outline (path signal 120  21275 1069  21181 976))
      (outline (path signal 120  21070 1275  21011 1216))
      (outline (path signal 120  18990 -1216  18931 -1274))
      (outline (path signal 120  18820 -976  18726 -1069))
      (outline (path signal 120  16275 1069  16181 976))
      (outline (path signal 120  16070 1275  16011 1216))
      (outline (path signal 120  13990 -1216  13931 -1274))
      (outline (path signal 120  13820 -976  13726 -1069))
      (outline (path signal 120  11275 1069  11181 976))
      (outline (path signal 120  11070 1275  11011 1216))
      (outline (path signal 120  8990 -1216  8931 -1274))
      (outline (path signal 120  8820 -976  8726 -1069))
      (outline (path signal 120  6275 1069  6181 976))
      (outline (path signal 120  6070 1275  6011 1216))
      (outline (path signal 120  3990 -1216  3931 -1274))
      (outline (path signal 120  3820 -976  3726 -1069))
      (outline (path signal 120  -2560 -4060  27560 -4060))
      (outline (path signal 120  -2560 -2500  27560 -2500))
      (outline (path signal 120  -2560 5060  27560 5060))
      (outline (path signal 120  -2560 5060  -2560 -4060))
      (outline (path signal 120  -2800 -4300  -1300 -4300))
      (outline (path signal 120  -2800 -2560  -2800 -4300))
      (outline (path signal 0  1441.57 -831.426  1424 -789  1434.83 -762.858  1431.02 -760.834
            1522.98 -554.269  1585.3 -336.917  1616.76 -113.006  1616.76 113.103
            1585.28 337.012  1522.95 554.36  1430.98 760.919  1434.78 762.943
            1423.95 789.089  1441.53 831.515  1483.95 849.089  1526.38 831.515
            1533.12 815.234  1536.93 817.259  1635.71 595.406  1702.66 361.965
            1736.46 121.478  1736.47 -121.374  1702.68 -361.863  1635.75 -595.308
            1536.98 -817.167  1533.17 -815.143  1526.43 -831.426  1484 -849))
      (outline (path signal 0  -42.426 -1722.43  -60 -1680  -42.426 -1637.57  0 -1620  197.428 -1607.92
            391.913 -1571.88  580.556 -1512.4  760.544 -1430.38  762.568 -1434.18
            788.712 -1423.35  831.138 -1440.93  848.712 -1483.35  831.138 -1525.78
            814.857 -1532.52  816.88 -1536.33  623.56 -1624.43  420.944 -1688.32
            212.053 -1727.03  0 -1740))
      (outline (path signal 0  29.229 -1740.39  -189.453 -1730.37  -406.309 -1692.62  -616.668 -1627.82
            -817.167 -1536.98  -815.142 -1533.17  -831.426 -1526.43  -849 -1484
            -831.426 -1441.57  -789 -1424  -762.857 -1434.83  -760.833 -1431.02
            -574.157 -1515.6  -378.299 -1575.94  -176.393 -1611.08  28.334 -1620.46
            28.342 -1620.88  29.383 -1620.45  71.809 -1638.02  89.383 -1680.45
            71.809 -1722.88  30.425 -1740.02  30.432 -1740.44  29.508 -1740.4
            29.383 -1740.45))
      (outline (path signal 0  -831.515 1441.53  -849.089 1483.95  -831.515 1526.38  -815.234 1533.12
            -817.259 1536.93  -595.406 1635.71  -361.965 1702.66  -121.478 1736.46
            121.374 1736.47  361.863 1702.68  595.308 1635.75  817.167 1536.98
            815.143 1533.17  831.426 1526.43  849 1484  831.426 1441.57
            789 1424  762.858 1434.83  760.833 1431.02  554.269 1522.98
            336.917 1585.3  113.006 1616.76  -113.103 1616.76  -337.012 1585.28
            -554.36 1522.95  -760.919 1430.98  -762.943 1434.78  -789.089 1423.95))
      (outline (path signal 0  -1526.38 -831.515  -1533.12 -815.235  -1536.93 -817.259
            -1635.71 -595.406  -1702.66 -361.965  -1736.46 -121.478  -1736.47 121.374
            -1702.68 361.863  -1635.75 595.308  -1536.98 817.167  -1533.17 815.142
            -1526.43 831.426  -1484 849  -1441.57 831.426  -1424 789  -1434.83 762.857
            -1431.02 760.833  -1522.98 554.269  -1585.3 336.917  -1616.76 113.006
            -1616.76 -113.103  -1585.28 -337.012  -1522.95 -554.36  -1430.98 -760.919
            -1434.78 -762.944  -1423.95 -789.089  -1441.53 -831.515  -1483.95 -849.089))
      (outline (path signal 120  23320 0  23338.8 250.391  23394.6 495.189  23486.4 728.925
            23611.9 946.378  23768.5 1142.69  23952.5 1313.48  24160 1454.92
            24386.2 1563.87  24626.2 1637.88  24874.5 1675.3  25125.5 1675.3
            25373.8 1637.88  25613.8 1563.87  25840 1454.92  26047.5 1313.48
            26231.5 1142.69  26388.1 946.378  26513.6 728.925  26605.4 495.189
            26661.2 250.391  26680 0  26661.2 -250.391  26605.4 -495.189
            26513.6 -728.925  26388.1 -946.378  26231.5 -1142.69  26047.5 -1313.48
            25840 -1454.92  25613.8 -1563.87  25373.8 -1637.88  25125.5 -1675.3
            24874.5 -1675.3  24626.2 -1637.88  24386.2 -1563.87  24160 -1454.92
            23952.5 -1313.48  23768.5 -1142.69  23611.9 -946.378  23486.4 -728.925
            23394.6 -495.189  23338.8 -250.391  23320 0))
      (outline (path signal 120  24100 3000  24118.4 3181.17  24172.9 3354.92  24261.3 3514.14
            24379.9 3652.31  24523.9 3763.78  24687.4 3843.98  24863.7 3889.62
            25045.6 3898.84  25225.6 3871.27  25396.4 3808.02  25550.9 3711.7
            25682.9 3586.24  25786.9 3436.77  25858.7 3269.43  25895.4 3091.05
            25895.4 2908.95  25858.7 2730.57  25786.9 2563.23  25682.9 2413.76
            25550.9 2288.3  25396.4 2191.98  25225.6 2128.73  25045.6 2101.16
            24863.7 2110.38  24687.4 2156.02  24523.9 2236.22  24379.9 2347.69
            24261.3 2485.86  24172.9 2645.08  24118.4 2818.83  24100 3000))
      (outline (path signal 120  18320 0  18338.8 250.391  18394.6 495.189  18486.4 728.925
            18611.9 946.378  18768.5 1142.69  18952.5 1313.48  19160 1454.92
            19386.2 1563.87  19626.2 1637.88  19874.5 1675.3  20125.5 1675.3
            20373.8 1637.88  20613.8 1563.87  20840 1454.92  21047.5 1313.48
            21231.5 1142.69  21388.1 946.378  21513.6 728.925  21605.4 495.189
            21661.2 250.391  21680 0  21661.2 -250.391  21605.4 -495.189
            21513.6 -728.925  21388.1 -946.378  21231.5 -1142.69  21047.5 -1313.48
            20840 -1454.92  20613.8 -1563.87  20373.8 -1637.88  20125.5 -1675.3
            19874.5 -1675.3  19626.2 -1637.88  19386.2 -1563.87  19160 -1454.92
            18952.5 -1313.48  18768.5 -1142.69  18611.9 -946.378  18486.4 -728.925
            18394.6 -495.189  18338.8 -250.391  18320 0))
      (outline (path signal 120  19100 3000  19118.4 3181.17  19172.9 3354.92  19261.3 3514.14
            19379.9 3652.31  19523.9 3763.78  19687.4 3843.98  19863.7 3889.62
            20045.6 3898.84  20225.6 3871.27  20396.4 3808.02  20550.9 3711.7
            20682.9 3586.24  20786.9 3436.77  20858.7 3269.43  20895.4 3091.05
            20895.4 2908.95  20858.7 2730.57  20786.9 2563.23  20682.9 2413.76
            20550.9 2288.3  20396.4 2191.98  20225.6 2128.73  20045.6 2101.16
            19863.7 2110.38  19687.4 2156.02  19523.9 2236.22  19379.9 2347.69
            19261.3 2485.86  19172.9 2645.08  19118.4 2818.83  19100 3000))
      (outline (path signal 120  13320 0  13338.8 250.391  13394.6 495.189  13486.4 728.925
            13611.9 946.378  13768.5 1142.69  13952.5 1313.48  14160 1454.92
            14386.2 1563.87  14626.2 1637.88  14874.5 1675.3  15125.5 1675.3
            15373.8 1637.88  15613.8 1563.87  15840 1454.92  16047.5 1313.48
            16231.5 1142.69  16388.1 946.378  16513.6 728.925  16605.4 495.189
            16661.2 250.391  16680 0  16661.2 -250.391  16605.4 -495.189
            16513.6 -728.925  16388.1 -946.378  16231.5 -1142.69  16047.5 -1313.48
            15840 -1454.92  15613.8 -1563.87  15373.8 -1637.88  15125.5 -1675.3
            14874.5 -1675.3  14626.2 -1637.88  14386.2 -1563.87  14160 -1454.92
            13952.5 -1313.48  13768.5 -1142.69  13611.9 -946.378  13486.4 -728.925
            13394.6 -495.189  13338.8 -250.391  13320 0))
      (outline (path signal 120  14100 3000  14118.4 3181.17  14172.9 3354.92  14261.3 3514.14
            14379.9 3652.31  14523.9 3763.78  14687.4 3843.98  14863.7 3889.62
            15045.6 3898.84  15225.6 3871.27  15396.4 3808.02  15550.9 3711.7
            15682.9 3586.24  15786.9 3436.77  15858.7 3269.43  15895.4 3091.05
            15895.4 2908.95  15858.7 2730.57  15786.9 2563.23  15682.9 2413.76
            15550.9 2288.3  15396.4 2191.98  15225.6 2128.73  15045.6 2101.16
            14863.7 2110.38  14687.4 2156.02  14523.9 2236.22  14379.9 2347.69
            14261.3 2485.86  14172.9 2645.08  14118.4 2818.83  14100 3000))
      (outline (path signal 120  8320 0  8338.76 250.391  8394.64 495.189  8486.37 728.925
            8611.92 946.378  8768.47 1142.69  8952.54 1313.48  9160 1454.92
            9386.23 1563.87  9626.17 1637.88  9874.45 1675.3  10125.5 1675.3
            10373.8 1637.88  10613.8 1563.87  10840 1454.92  11047.5 1313.48
            11231.5 1142.69  11388.1 946.378  11513.6 728.925  11605.4 495.189
            11661.2 250.391  11680 0  11661.2 -250.391  11605.4 -495.189
            11513.6 -728.925  11388.1 -946.378  11231.5 -1142.69  11047.5 -1313.48
            10840 -1454.92  10613.8 -1563.87  10373.8 -1637.88  10125.5 -1675.3
            9874.45 -1675.3  9626.17 -1637.88  9386.23 -1563.87  9160 -1454.92
            8952.54 -1313.48  8768.47 -1142.69  8611.92 -946.378  8486.37 -728.925
            8394.64 -495.189  8338.76 -250.391  8320 0))
      (outline (path signal 120  9100 3000  9118.42 3181.17  9172.94 3354.92  9261.31 3514.14
            9379.93 3652.31  9523.93 3763.78  9687.42 3843.98  9863.72 3889.62
            10045.6 3898.84  10225.6 3871.27  10396.4 3808.02  10550.9 3711.7
            10682.9 3586.24  10786.9 3436.77  10858.7 3269.43  10895.4 3091.05
            10895.4 2908.95  10858.7 2730.57  10786.9 2563.23  10682.9 2413.76
            10550.9 2288.3  10396.4 2191.98  10225.6 2128.73  10045.6 2101.16
            9863.72 2110.38  9687.42 2156.02  9523.93 2236.22  9379.93 2347.69
            9261.31 2485.86  9172.94 2645.08  9118.42 2818.83  9100 3000))
      (outline (path signal 120  3320 0  3338.76 250.391  3394.64 495.189  3486.37 728.925
            3611.92 946.378  3768.47 1142.69  3952.54 1313.48  4160 1454.92
            4386.23 1563.87  4626.16 1637.88  4874.45 1675.3  5125.55 1675.3
            5373.84 1637.88  5613.77 1563.87  5840 1454.92  6047.46 1313.48
            6231.53 1142.69  6388.08 946.378  6513.63 728.925  6605.36 495.189
            6661.24 250.391  6680 0  6661.24 -250.391  6605.36 -495.189
            6513.63 -728.925  6388.08 -946.378  6231.53 -1142.69  6047.46 -1313.48
            5840 -1454.92  5613.77 -1563.87  5373.84 -1637.88  5125.55 -1675.3
            4874.45 -1675.3  4626.16 -1637.88  4386.23 -1563.87  4160 -1454.92
            3952.54 -1313.48  3768.47 -1142.69  3611.92 -946.378  3486.37 -728.925
            3394.64 -495.189  3338.76 -250.391  3320 0))
      (outline (path signal 120  4100 3000  4118.42 3181.17  4172.94 3354.92  4261.31 3514.14
            4379.93 3652.31  4523.93 3763.78  4687.43 3843.98  4863.72 3889.62
            5045.58 3898.84  5225.59 3871.27  5396.35 3808.02  5550.9 3711.7
            5682.88 3586.24  5786.91 3436.77  5858.73 3269.43  5895.38 3091.05
            5895.38 2908.95  5858.73 2730.57  5786.91 2563.23  5682.88 2413.76
            5550.9 2288.3  5396.35 2191.98  5225.59 2128.73  5045.58 2101.16
            4863.72 2110.38  4687.43 2156.02  4523.93 2236.22  4379.93 2347.69
            4261.31 2485.86  4172.94 2645.08  4118.42 2818.83  4100 3000))
      (outline (path signal 120  -900 3000  -881.577 3181.17  -827.062 3354.92  -738.687 3514.14
            -620.07 3652.31  -476.068 3763.78  -312.575 3843.98  -136.285 3889.62
            45.584 3898.84  225.587 3871.27  396.355 3808.02  550.895 3711.7
            682.882 3586.24  786.912 3436.77  858.725 3269.43  895.382 3091.05
            895.382 2908.95  858.725 2730.57  786.912 2563.23  682.882 2413.76
            550.895 2288.3  396.355 2191.98  225.587 2128.73  45.584 2101.16
            -136.285 2110.38  -312.575 2156.02  -476.068 2236.22  -620.07 2347.69
            -738.687 2485.86  -827.062 2645.08  -881.577 2818.83  -900 3000))
      (outline (path signal 50  28000 -4500  28000 5500))
      (outline (path signal 50  28000 5500  -3000 5500))
      (outline (path signal 50  -3000 -4500  28000 -4500))
      (outline (path signal 50  -3000 5500  -3000 -4500))
      (outline (path signal 100  27500 -4000  -1000 -4000))
      (outline (path signal 100  27500 5000  27500 -4000))
      (outline (path signal 100  26138 955  24046 -1138))
      (outline (path signal 100  25955 1138  23863 -955))
      (outline (path signal 100  21138 955  19046 -1138))
      (outline (path signal 100  20955 1138  18863 -955))
      (outline (path signal 100  16138 955  14046 -1138))
      (outline (path signal 100  15955 1138  13863 -955))
      (outline (path signal 100  11138 955  9046 -1138))
      (outline (path signal 100  10955 1138  8863 -955))
      (outline (path signal 100  6138 955  4046 -1138))
      (outline (path signal 100  5955 1138  3863 -955))
      (outline (path signal 100  1138 955  -955 -1138))
      (outline (path signal 100  955 1138  -1138 -955))
      (outline (path signal 100  -1000 -4000  -2500 -2500))
      (outline (path signal 100  -2500 -2500  27500 -2500))
      (outline (path signal 100  -2500 -2500  -2500 5000))
      (outline (path signal 100  -2500 5000  27500 5000))
      (outline (path signal 100  23500 0  23519.4 240.617  23577.2 475.002  23671.8 697.085
            23800.8 901.113  23960.9 1081.8  24147.9 1234.48  24357 1355.18
            24582.7 1440.78  24819.2 1489.06  25060.4 1498.78  25300 1469.69
            25531.9 1402.52  25750 1299.04  25948.7 1161.91  26122.8 994.684
            26267.8 801.699  26380 587.95  26456.4 358.973  26495.1 120.7
            26495.1 -120.7  26456.4 -358.973  26380 -587.95  26267.8 -801.699
            26122.8 -994.684  25948.7 -1161.91  25750 -1299.04  25531.9 -1402.52
            25300 -1469.69  25060.4 -1498.78  24819.2 -1489.06  24582.7 -1440.78
            24357 -1355.18  24147.9 -1234.48  23960.9 -1081.8  23800.8 -901.113
            23671.8 -697.085  23577.2 -475.002  23519.4 -240.617  23500 0))
      (outline (path signal 100  24100 3000  24118.4 3181.17  24172.9 3354.92  24261.3 3514.14
            24379.9 3652.31  24523.9 3763.78  24687.4 3843.98  24863.7 3889.62
            25045.6 3898.84  25225.6 3871.27  25396.4 3808.02  25550.9 3711.7
            25682.9 3586.24  25786.9 3436.77  25858.7 3269.43  25895.4 3091.05
            25895.4 2908.95  25858.7 2730.57  25786.9 2563.23  25682.9 2413.76
            25550.9 2288.3  25396.4 2191.98  25225.6 2128.73  25045.6 2101.16
            24863.7 2110.38  24687.4 2156.02  24523.9 2236.22  24379.9 2347.69
            24261.3 2485.86  24172.9 2645.08  24118.4 2818.83  24100 3000))
      (outline (path signal 100  18500 0  18519.4 240.617  18577.2 475.002  18671.8 697.085
            18800.8 901.113  18960.9 1081.8  19147.9 1234.48  19357 1355.18
            19582.7 1440.78  19819.2 1489.06  20060.4 1498.78  20300 1469.69
            20531.9 1402.52  20750 1299.04  20948.7 1161.91  21122.8 994.684
            21267.8 801.699  21380 587.95  21456.4 358.973  21495.1 120.7
            21495.1 -120.7  21456.4 -358.973  21380 -587.95  21267.8 -801.699
            21122.8 -994.684  20948.7 -1161.91  20750 -1299.04  20531.9 -1402.52
            20300 -1469.69  20060.4 -1498.78  19819.2 -1489.06  19582.7 -1440.78
            19357 -1355.18  19147.9 -1234.48  18960.9 -1081.8  18800.8 -901.113
            18671.8 -697.085  18577.2 -475.002  18519.4 -240.617  18500 0))
      (outline (path signal 100  19100 3000  19118.4 3181.17  19172.9 3354.92  19261.3 3514.14
            19379.9 3652.31  19523.9 3763.78  19687.4 3843.98  19863.7 3889.62
            20045.6 3898.84  20225.6 3871.27  20396.4 3808.02  20550.9 3711.7
            20682.9 3586.24  20786.9 3436.77  20858.7 3269.43  20895.4 3091.05
            20895.4 2908.95  20858.7 2730.57  20786.9 2563.23  20682.9 2413.76
            20550.9 2288.3  20396.4 2191.98  20225.6 2128.73  20045.6 2101.16
            19863.7 2110.38  19687.4 2156.02  19523.9 2236.22  19379.9 2347.69
            19261.3 2485.86  19172.9 2645.08  19118.4 2818.83  19100 3000))
      (outline (path signal 100  13500 0  13519.4 240.617  13577.2 475.002  13671.8 697.085
            13800.8 901.113  13960.9 1081.8  14147.9 1234.48  14357 1355.18
            14582.7 1440.78  14819.2 1489.06  15060.4 1498.78  15300 1469.69
            15531.9 1402.52  15750 1299.04  15948.7 1161.91  16122.8 994.684
            16267.8 801.699  16380 587.95  16456.4 358.973  16495.1 120.7
            16495.1 -120.7  16456.4 -358.973  16380 -587.95  16267.8 -801.699
            16122.8 -994.684  15948.7 -1161.91  15750 -1299.04  15531.9 -1402.52
            15300 -1469.69  15060.4 -1498.78  14819.2 -1489.06  14582.7 -1440.78
            14357 -1355.18  14147.9 -1234.48  13960.9 -1081.8  13800.8 -901.113
            13671.8 -697.085  13577.2 -475.002  13519.4 -240.617  13500 0))
      (outline (path signal 100  14100 3000  14118.4 3181.17  14172.9 3354.92  14261.3 3514.14
            14379.9 3652.31  14523.9 3763.78  14687.4 3843.98  14863.7 3889.62
            15045.6 3898.84  15225.6 3871.27  15396.4 3808.02  15550.9 3711.7
            15682.9 3586.24  15786.9 3436.77  15858.7 3269.43  15895.4 3091.05
            15895.4 2908.95  15858.7 2730.57  15786.9 2563.23  15682.9 2413.76
            15550.9 2288.3  15396.4 2191.98  15225.6 2128.73  15045.6 2101.16
            14863.7 2110.38  14687.4 2156.02  14523.9 2236.22  14379.9 2347.69
            14261.3 2485.86  14172.9 2645.08  14118.4 2818.83  14100 3000))
      (outline (path signal 100  8500 0  8519.42 240.617  8577.19 475.002  8671.82 697.085
            8800.84 901.113  8960.91 1081.8  9147.9 1234.48  9356.96 1355.18
            9582.67 1440.78  9819.19 1489.06  10060.4 1498.78  10300 1469.69
            10531.9 1402.52  10750 1299.04  10948.7 1161.91  11122.8 994.684
            11267.8 801.699  11380 587.95  11456.4 358.973  11495.1 120.7
            11495.1 -120.7  11456.4 -358.973  11380 -587.95  11267.8 -801.699
            11122.8 -994.684  10948.7 -1161.91  10750 -1299.04  10531.9 -1402.52
            10300 -1469.69  10060.4 -1498.78  9819.19 -1489.06  9582.67 -1440.78
            9356.96 -1355.18  9147.9 -1234.48  8960.91 -1081.8  8800.84 -901.113
            8671.82 -697.085  8577.19 -475.002  8519.42 -240.617  8500 0))
      (outline (path signal 100  9100 3000  9118.42 3181.17  9172.94 3354.92  9261.31 3514.14
            9379.93 3652.31  9523.93 3763.78  9687.42 3843.98  9863.72 3889.62
            10045.6 3898.84  10225.6 3871.27  10396.4 3808.02  10550.9 3711.7
            10682.9 3586.24  10786.9 3436.77  10858.7 3269.43  10895.4 3091.05
            10895.4 2908.95  10858.7 2730.57  10786.9 2563.23  10682.9 2413.76
            10550.9 2288.3  10396.4 2191.98  10225.6 2128.73  10045.6 2101.16
            9863.72 2110.38  9687.42 2156.02  9523.93 2236.22  9379.93 2347.69
            9261.31 2485.86  9172.94 2645.08  9118.42 2818.83  9100 3000))
      (outline (path signal 100  3500 0  3519.43 240.617  3577.2 475.002  3671.82 697.085
            3800.84 901.113  3960.91 1081.8  4147.9 1234.48  4356.96 1355.18
            4582.67 1440.78  4819.19 1489.06  5060.4 1498.78  5300.04 1469.69
            5531.91 1402.52  5750 1299.04  5948.67 1161.91  6122.77 994.684
            6267.78 801.699  6379.97 587.95  6456.41 358.973  6495.14 120.7
            6495.14 -120.7  6456.41 -358.973  6379.97 -587.95  6267.78 -801.699
            6122.77 -994.684  5948.67 -1161.91  5750 -1299.04  5531.91 -1402.52
            5300.04 -1469.69  5060.4 -1498.78  4819.19 -1489.06  4582.67 -1440.78
            4356.96 -1355.18  4147.9 -1234.48  3960.91 -1081.8  3800.84 -901.113
            3671.82 -697.085  3577.2 -475.002  3519.43 -240.617  3500 0))
      (outline (path signal 100  4100 3000  4118.42 3181.17  4172.94 3354.92  4261.31 3514.14
            4379.93 3652.31  4523.93 3763.78  4687.43 3843.98  4863.72 3889.62
            5045.58 3898.84  5225.59 3871.27  5396.35 3808.02  5550.9 3711.7
            5682.88 3586.24  5786.91 3436.77  5858.73 3269.43  5895.38 3091.05
            5895.38 2908.95  5858.73 2730.57  5786.91 2563.23  5682.88 2413.76
            5550.9 2288.3  5396.35 2191.98  5225.59 2128.73  5045.58 2101.16
            4863.72 2110.38  4687.43 2156.02  4523.93 2236.22  4379.93 2347.69
            4261.31 2485.86  4172.94 2645.08  4118.42 2818.83  4100 3000))
      (outline (path signal 100  -1500 0  -1480.58 240.617  -1422.81 475.002  -1328.18 697.085
            -1199.16 901.113  -1039.09 1081.8  -852.097 1234.48  -643.039 1355.18
            -417.326 1440.78  -180.805 1489.06  60.399 1498.78  300.039 1469.69
            531.907 1402.52  750 1299.04  948.668 1161.91  1122.77 994.684
            1267.79 801.699  1379.97 587.95  1456.41 358.973  1495.14 120.7
            1495.14 -120.7  1456.41 -358.973  1379.97 -587.95  1267.79 -801.699
            1122.77 -994.684  948.668 -1161.91  750 -1299.04  531.907 -1402.52
            300.039 -1469.69  60.399 -1498.78  -180.805 -1489.06  -417.326 -1440.78
            -643.039 -1355.18  -852.097 -1234.48  -1039.09 -1081.8  -1199.16 -901.113
            -1328.18 -697.085  -1422.81 -475.002  -1480.58 -240.617  -1500 0))
      (outline (path signal 100  -900 3000  -881.577 3181.17  -827.062 3354.92  -738.687 3514.14
            -620.07 3652.31  -476.068 3763.78  -312.575 3843.98  -136.285 3889.62
            45.584 3898.84  225.587 3871.27  396.355 3808.02  550.895 3711.7
            682.882 3586.24  786.912 3436.77  858.725 3269.43  895.382 3091.05
            895.382 2908.95  858.725 2730.57  786.912 2563.23  682.882 2413.76
            550.895 2288.3  396.355 2191.98  225.587 2128.73  45.584 2101.16
            -136.285 2110.38  -312.575 2156.02  -476.068 2236.22  -620.07 2347.69
            -738.687 2485.86  -827.062 2645.08  -881.577 2818.83  -900 3000))
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
      (pin Round[A]Pad_2500_um 2 5000 0)
      (pin Round[A]Pad_2500_um 3 10000 0)
      (pin Round[A]Pad_2500_um 4 15000 0)
      (pin Round[A]Pad_2500_um 5 20000 0)
      (pin Round[A]Pad_2500_um 6 25000 0)
    )
    (image Custom:STD_DDW_DIP32
      (outline (path signal 120  -9096 20516  -9096 -20364))
      (outline (path signal 120  -9096 -20364  9024 -20364))
      (outline (path signal 120  -6096 20456  -6096 -20304))
      (outline (path signal 120  -6096 -20304  6024 -20304))
      (outline (path signal 120  -1036 20456  -6096 20456))
      (outline (path signal 120  6024 20456  964 20456))
      (outline (path signal 120  6024 -20304  6024 20456))
      (outline (path signal 120  9024 20516  -9096 20516))
      (outline (path signal 120  9024 -20364  9024 20516))
      (outline (path signal 0  1006.43 20498.4  1024 20456  1005.95 20261.2  952.421 20073.1
            865.23 19898  747.349 19741.9  602.793 19610.1  436.483 19507.1
            254.083 19436.5  61.804 19400.5  -133.804 19400.5  -326.083 19436.5
            -508.483 19507.1  -674.793 19610.1  -819.349 19741.9  -937.23 19898
            -1024.42 20073.1  -1077.95 20261.2  -1096 20456  -1078.43 20498.4
            -1036 20516  -993.574 20498.4  -976 20456  -957.938 20272.6
            -904.447 20096.3  -817.581 19933.8  -700.68 19791.3  -558.236 19674.4
            -395.722 19587.6  -219.385 19534.1  -36 19516  147.385 19534.1
            323.722 19587.6  486.236 19674.4  628.68 19791.3  745.581 19933.8
            832.447 20096.3  885.938 20272.6  904 20456  921.574 20498.4
            964 20516))
      (outline (path signal 50  -9206 20726  -9206 -20574))
      (outline (path signal 50  -9206 -20574  9144 -20574))
      (outline (path signal 50  9144 20726  -9206 20726))
      (outline (path signal 50  9144 -20574  9144 20726))
      (outline (path signal 100  -8926 20456  -8926 -20304))
      (outline (path signal 100  -8926 -20304  8854 -20304))
      (outline (path signal 100  -7401 19396  -6401 20396))
      (outline (path signal 100  -7401 -20244  -7401 19396))
      (outline (path signal 100  -6401 20396  7329 20396))
      (outline (path signal 100  7329 20396  7329 -20244))
      (outline (path signal 100  7329 -20244  -7401 -20244))
      (outline (path signal 100  8854 20456  -8926 20456))
      (outline (path signal 100  8854 -20304  8854 20456))
      (pin Rect[A]Pad_2400x1600_um 1 -7656 19126)
      (pin Oval[A]Pad_2400x1600_um 2 -7656 16586)
      (pin Oval[A]Pad_2400x1600_um 3 -7656 14046)
      (pin Oval[A]Pad_2400x1600_um 4 -7656 11506)
      (pin Oval[A]Pad_2400x1600_um 5 -7656 8966)
      (pin Oval[A]Pad_2400x1600_um 6 -7656 6426)
      (pin Oval[A]Pad_2400x1600_um 7 -7656 3886)
      (pin Oval[A]Pad_2400x1600_um 8 -7656 1346)
      (pin Oval[A]Pad_2400x1600_um 9 -7656 -1194)
      (pin Oval[A]Pad_2400x1600_um 10 -7656 -3734)
      (pin Oval[A]Pad_2400x1600_um 11 -7656 -6274)
      (pin Oval[A]Pad_2400x1600_um 12 -7656 -8814)
      (pin Oval[A]Pad_2400x1600_um 13 -7656 -11354)
      (pin Oval[A]Pad_2400x1600_um 14 -7656 -13894)
      (pin Oval[A]Pad_2400x1600_um 15 -7656 -16434)
      (pin Oval[A]Pad_2400x1600_um 16 -7656 -18974)
      (pin Oval[A]Pad_2400x1600_um 17 7584 -18974)
      (pin Oval[A]Pad_2400x1600_um 18 7584 -16434)
      (pin Oval[A]Pad_2400x1600_um 19 7584 -13894)
      (pin Oval[A]Pad_2400x1600_um 20 7584 -11354)
      (pin Oval[A]Pad_2400x1600_um 21 7584 -8814)
      (pin Oval[A]Pad_2400x1600_um 22 7584 -6274)
      (pin Oval[A]Pad_2400x1600_um 23 7584 -3734)
      (pin Oval[A]Pad_2400x1600_um 24 7584 -1194)
      (pin Oval[A]Pad_2400x1600_um 25 7584 1346)
      (pin Oval[A]Pad_2400x1600_um 26 7584 3886)
      (pin Oval[A]Pad_2400x1600_um 27 7584 6426)
      (pin Oval[A]Pad_2400x1600_um 28 7584 8966)
      (pin Oval[A]Pad_2400x1600_um 29 7584 11506)
      (pin Oval[A]Pad_2400x1600_um 30 7584 14046)
      (pin Oval[A]Pad_2400x1600_um 31 7584 16586)
      (pin Oval[A]Pad_2400x1600_um 32 7584 19126)
    )
    (image Custom:STD_DDW_DIP64_WIDE
      (outline (path signal 120  -12870 -2166  -12870 -83686))
      (outline (path signal 120  -12870 -83686  12870 -83686))
      (outline (path signal 120  -9870 -2226  -9870 -83626))
      (outline (path signal 120  -9870 -83626  9870 -83626))
      (outline (path signal 120  -1000 -2226  -9870 -2226))
      (outline (path signal 120  9870 -2226  1000 -2226))
      (outline (path signal 120  9870 -83626  9870 -2226))
      (outline (path signal 120  12870 -2166  -12870 -2166))
      (outline (path signal 120  12870 -83686  12870 -2166))
      (outline (path signal 0  1042.43 -2183.57  1060 -2226  1041.95 -2420.77  988.421 -2608.92
            901.23 -2784.02  783.349 -2940.12  638.793 -3071.9  472.483 -3174.87
            290.083 -3245.53  97.804 -3281.48  -97.804 -3281.48  -290.083 -3245.53
            -472.483 -3174.87  -638.793 -3071.9  -783.349 -2940.12  -901.23 -2784.02
            -988.421 -2608.92  -1041.95 -2420.77  -1060 -2226  -1042.43 -2183.57
            -1000 -2166  -957.574 -2183.57  -940 -2226  -921.938 -2409.39
            -868.447 -2585.72  -781.581 -2748.24  -664.68 -2890.68  -522.236 -3007.58
            -359.722 -3094.45  -183.385 -3147.94  0 -3166  183.385 -3147.94
            359.722 -3094.45  522.236 -3007.58  664.68 -2890.68  781.581 -2748.24
            868.447 -2585.72  921.938 -2409.39  940 -2226  957.574 -2183.57
            1000 -2166))
      (outline (path signal 50  -12980 -1956  -12980 -83906))
      (outline (path signal 50  -12980 -83906  12970 -83906))
      (outline (path signal 50  12970 -1956  -12980 -1956))
      (outline (path signal 50  12970 -83906  12970 -1956))
      (outline (path signal 100  -12700 -2226  -12700 -83626))
      (outline (path signal 100  -12700 -83626  12700 -83626))
      (outline (path signal 100  -11175 -3286  -10175 -2286))
      (outline (path signal 100  -11175 -83566  -11175 -3286))
      (outline (path signal 100  -10175 -2286  11175 -2286))
      (outline (path signal 100  11175 -2286  11175 -83566))
      (outline (path signal 100  11175 -83566  -11175 -83566))
      (outline (path signal 100  12700 -2226  -12700 -2226))
      (outline (path signal 100  12700 -83626  12700 -2226))
      (pin Rect[A]Pad_2400x1600_um 1 -11430 -3556)
      (pin Oval[A]Pad_2400x1600_um 2 -11430 -6096)
      (pin Oval[A]Pad_2400x1600_um 3 -11430 -8636)
      (pin Oval[A]Pad_2400x1600_um 4 -11430 -11176)
      (pin Oval[A]Pad_2400x1600_um 5 -11430 -13716)
      (pin Oval[A]Pad_2400x1600_um 6 -11430 -16256)
      (pin Oval[A]Pad_2400x1600_um 7 -11430 -18796)
      (pin Oval[A]Pad_2400x1600_um 8 -11430 -21336)
      (pin Oval[A]Pad_2400x1600_um 9 -11430 -23876)
      (pin Oval[A]Pad_2400x1600_um 10 -11430 -26416)
      (pin Oval[A]Pad_2400x1600_um 11 -11430 -28956)
      (pin Oval[A]Pad_2400x1600_um 12 -11430 -31496)
      (pin Oval[A]Pad_2400x1600_um 13 -11430 -34036)
      (pin Oval[A]Pad_2400x1600_um 14 -11430 -36576)
      (pin Oval[A]Pad_2400x1600_um 15 -11430 -39116)
      (pin Oval[A]Pad_2400x1600_um 16 -11430 -41656)
      (pin Oval[A]Pad_2400x1600_um 17 -11430 -44196)
      (pin Oval[A]Pad_2400x1600_um 18 -11430 -46736)
      (pin Oval[A]Pad_2400x1600_um 19 -11430 -49276)
      (pin Oval[A]Pad_2400x1600_um 20 -11430 -51816)
      (pin Oval[A]Pad_2400x1600_um 21 -11430 -54356)
      (pin Oval[A]Pad_2400x1600_um 22 -11430 -56896)
      (pin Oval[A]Pad_2400x1600_um 23 -11430 -59436)
      (pin Oval[A]Pad_2400x1600_um 24 -11430 -61976)
      (pin Oval[A]Pad_2400x1600_um 25 -11430 -64516)
      (pin Oval[A]Pad_2400x1600_um 26 -11430 -67056)
      (pin Oval[A]Pad_2400x1600_um 27 -11430 -69596)
      (pin Oval[A]Pad_2400x1600_um 28 -11430 -72136)
      (pin Oval[A]Pad_2400x1600_um 29 -11430 -74676)
      (pin Oval[A]Pad_2400x1600_um 30 -11430 -77216)
      (pin Oval[A]Pad_2400x1600_um 31 -11430 -79756)
      (pin Oval[A]Pad_2400x1600_um 32 -11430 -82296)
      (pin Oval[A]Pad_2400x1600_um 33 11430 -82296)
      (pin Oval[A]Pad_2400x1600_um 34 11430 -79756)
      (pin Oval[A]Pad_2400x1600_um 35 11430 -77216)
      (pin Oval[A]Pad_2400x1600_um 36 11430 -74676)
      (pin Oval[A]Pad_2400x1600_um 37 11430 -72136)
      (pin Oval[A]Pad_2400x1600_um 38 11430 -69596)
      (pin Oval[A]Pad_2400x1600_um 39 11430 -67056)
      (pin Oval[A]Pad_2400x1600_um 40 11430 -64516)
      (pin Oval[A]Pad_2400x1600_um 41 11430 -61976)
      (pin Oval[A]Pad_2400x1600_um 42 11430 -59436)
      (pin Oval[A]Pad_2400x1600_um 43 11430 -56896)
      (pin Oval[A]Pad_2400x1600_um 44 11430 -54356)
      (pin Oval[A]Pad_2400x1600_um 45 11430 -51816)
      (pin Oval[A]Pad_2400x1600_um 46 11430 -49276)
      (pin Oval[A]Pad_2400x1600_um 47 11430 -46736)
      (pin Oval[A]Pad_2400x1600_um 48 11430 -44196)
      (pin Oval[A]Pad_2400x1600_um 49 11430 -41656)
      (pin Oval[A]Pad_2400x1600_um 50 11430 -39116)
      (pin Oval[A]Pad_2400x1600_um 51 11430 -36576)
      (pin Oval[A]Pad_2400x1600_um 52 11430 -34036)
      (pin Oval[A]Pad_2400x1600_um 53 11430 -31496)
      (pin Oval[A]Pad_2400x1600_um 54 11430 -28956)
      (pin Oval[A]Pad_2400x1600_um 55 11430 -26416)
      (pin Oval[A]Pad_2400x1600_um 56 11430 -23876)
      (pin Oval[A]Pad_2400x1600_um 57 11430 -21336)
      (pin Oval[A]Pad_2400x1600_um 58 11430 -18796)
      (pin Oval[A]Pad_2400x1600_um 59 11430 -16256)
      (pin Oval[A]Pad_2400x1600_um 60 11430 -13716)
      (pin Oval[A]Pad_2400x1600_um 61 11430 -11176)
      (pin Oval[A]Pad_2400x1600_um 62 11430 -8636)
      (pin Oval[A]Pad_2400x1600_um 63 11430 -6096)
      (pin Oval[A]Pad_2400x1600_um 64 11430 -3556)
    )
    (image "Custom:CUI_RCJ-047"
      (outline (path signal 127  -10000 5000  -2000 5000))
      (outline (path signal 127  250 4150  8890 4150))
      (outline (path signal 127  9500 3540  9500 -3760))
      (outline (path signal 127  -9600 2000  -10000 2000))
      (outline (path signal 127  -10000 2000  -10000 5000))
      (outline (path signal 127  -9600 1000  -9600 2000))
      (outline (path signal 127  -9600 -2000  -9600 -1000))
      (outline (path signal 127  -10000 -2000  -9600 -2000))
      (outline (path signal 127  0 -3000  0 3000))
      (outline (path signal 127  9110 -4150  250 -4150))
      (outline (path signal 127  -10000 -5000  -10000 -2000))
      (outline (path signal 127  -10000 -5000  -2000 -5000))
      (outline (path signal 0  9544.9 3495.1  9500 3476.5  9455.1 3495.1  9436.5 3540  9422.8 3661.61
            9382.38 3777.12  9317.27 3880.74  9230.74 3967.27  9127.12 4032.38
            9011.61 4072.8  8890 4086.5  8845.1 4105.1  8826.5 4150  8845.1 4194.9
            8890 4213.5  9039.87 4196.61  9182.22 4146.8  9309.92 4066.56
            9416.56 3959.92  9496.8 3832.22  9546.61 3689.87  9563.5 3540))
      (outline (path signal 0  9548.05 -3877.37  9502.74 -3986.75  9430.67 -4080.67  9336.75 -4152.74
            9227.37 -4198.05  9110 -4213.5  9065.1 -4194.9  9046.5 -4150
            9065.1 -4105.1  9110 -4086.5  9210.89 -4070.52  9301.91 -4024.14
            9374.14 -3951.91  9420.52 -3860.89  9436.5 -3760  9455.1 -3715.1
            9500 -3696.5  9544.9 -3715.1  9563.5 -3760))
      (outline (path signal 200  -3990 -5613  -4044.06 -5597.12  -4080.96 -5554.54  -4088.98 -5498.77
            -4065.57 -5447.51  -4018.17 -5417.05  -3961.83 -5417.05  -3914.43 -5447.51
            -3891.02 -5498.77  -3899.04 -5554.54  -3935.94 -5597.12  -3990 -5613))
      (outline (path signal 10  0 5150  -1700 5150))
      (outline (path signal 10  -1700 5150  -1700 3350))
      (outline (path signal 10  0 3350  0 5150))
      (outline (path signal 10  -1700 3350  0 3350))
      (outline (path signal 10  0 -3350  -1700 -3350))
      (outline (path signal 10  -1700 -3350  -1700 -5150))
      (outline (path signal 10  0 -5150  0 -3350))
      (outline (path signal 10  -1700 -5150  0 -5150))
      (outline (path signal 50  250 5400  -1950 5400))
      (outline (path signal 50  -1950 5400  -1950 5250))
      (outline (path signal 50  -1950 5250  -10450 5250))
      (outline (path signal 50  -10450 5250  -10450 -5250))
      (outline (path signal 50  9750 4400  250 4400))
      (outline (path signal 50  250 4400  250 5400))
      (outline (path signal 50  9750 -4400  9750 4400))
      (outline (path signal 50  250 -4400  9750 -4400))
      (outline (path signal 50  -1950 -5250  -1950 -5400))
      (outline (path signal 50  -10450 -5250  -1950 -5250))
      (outline (path signal 50  250 -5400  250 -4400))
      (outline (path signal 50  -1950 -5400  250 -5400))
      (outline (path signal 127  0 5000  0 4150))
      (outline (path signal 127  -10000 5000  0 5000))
      (outline (path signal 127  0 4150  8910 4150))
      (outline (path signal 127  0 4150  0 -4150))
      (outline (path signal 127  9500 3560  9500 -3760))
      (outline (path signal 127  -9600 2000  -10000 2000))
      (outline (path signal 127  -10000 2000  -10000 5000))
      (outline (path signal 127  -9600 -2000  -9600 2000))
      (outline (path signal 127  -10000 -2000  -9600 -2000))
      (outline (path signal 127  9110 -4150  0 -4150))
      (outline (path signal 127  0 -4150  0 -5000))
      (outline (path signal 127  0 -5000  -10000 -5000))
      (outline (path signal 127  -10000 -5000  -10000 -2000))
      (outline (path signal 0  9544.9 3515.1  9500 3496.5  9455.1 3515.1  9436.5 3560  9423.3 3677.16
            9384.36 3788.44  9321.63 3888.27  9238.27 3971.63  9138.44 4034.36
            9027.16 4073.3  8910 4086.5  8865.1 4105.1  8846.5 4150  8865.1 4194.9
            8910 4213.5  9055.42 4197.11  9193.54 4148.78  9317.45 4070.93
            9420.93 3967.45  9498.78 3843.54  9547.11 3705.42  9563.5 3560))
      (outline (path signal 0  9548.05 -3877.37  9502.74 -3986.75  9430.67 -4080.67  9336.75 -4152.74
            9227.37 -4198.05  9110 -4213.5  9065.1 -4194.9  9046.5 -4150
            9065.1 -4105.1  9110 -4086.5  9210.89 -4070.52  9301.91 -4024.14
            9374.14 -3951.91  9420.52 -3860.89  9436.5 -3760  9455.1 -3715.1
            9500 -3696.5  9544.9 -3715.1  9563.5 -3760))
      (outline (path signal 200  -3990 -3200  -4044.06 -3184.12  -4080.96 -3141.54  -4088.98 -3085.77
            -4065.57 -3034.51  -4018.17 -3004.05  -3961.83 -3004.05  -3914.43 -3034.51
            -3891.02 -3085.77  -3899.04 -3141.54  -3935.94 -3184.12  -3990 -3200))
      (pin Oval[A]Pad_2400x4800_um 1 -4000 0)
      (pin Oval[A]Pad_3400x1700_um 2 -8500 0)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x03
      (outline (path signal 120  -1352 3862  -22 3862))
      (outline (path signal 120  -1352 2532  -1352 3862))
      (outline (path signal 120  -1352 1262  -1352 -3878))
      (outline (path signal 120  -1352 1262  1308 1262))
      (outline (path signal 120  -1352 -3878  1308 -3878))
      (outline (path signal 120  1308 1262  1308 -3878))
      (outline (path signal 50  -1822 4332  -1822 -4318))
      (outline (path signal 50  -1822 -4318  1778 -4318))
      (outline (path signal 50  1778 4332  -1822 4332))
      (outline (path signal 50  1778 -4318  1778 4332))
      (outline (path signal 100  -1292 3167  -657 3802))
      (outline (path signal 100  -1292 -3818  -1292 3167))
      (outline (path signal 100  -657 3802  1248 3802))
      (outline (path signal 100  1248 3802  1248 -3818))
      (outline (path signal 100  1248 -3818  -1292 -3818))
      (pin Rect[A]Pad_1700x1700_um 1 -22 2532)
      (pin Oval[A]Pad_1700x1700_um 2 -22 -8)
      (pin Oval[A]Pad_1700x1700_um 3 -22 -2548)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x16
      (outline (path signal 120  -1054 -43516  1606 -43516))
      (outline (path signal 120  -1054 -5356  -1054 -43516))
      (outline (path signal 120  -1054 -5356  1606 -5356))
      (outline (path signal 120  1606 -5356  1606 -43516))
      (outline (path signal 120  -1054 -4086  -1054 -2756))
      (outline (path signal 120  -1054 -2756  276 -2756))
      (outline (path signal 50  -1524 -43986  2076 -43986))
      (outline (path signal 50  2076 -43986  2076 -2286))
      (outline (path signal 50  -1524 -2286  -1524 -43986))
      (outline (path signal 50  2076 -2286  -1524 -2286))
      (outline (path signal 100  -994 -43456  -994 -3451))
      (outline (path signal 100  1546 -43456  -994 -43456))
      (outline (path signal 100  -994 -3451  -359 -2816))
      (outline (path signal 100  -359 -2816  1546 -2816))
      (outline (path signal 100  1546 -2816  1546 -43456))
      (pin Rect[A]Pad_1700x1700_um 1 276 -4086)
      (pin Oval[A]Pad_1700x1700_um 2 276 -6626)
      (pin Oval[A]Pad_1700x1700_um 3 276 -9166)
      (pin Oval[A]Pad_1700x1700_um 4 276 -11706)
      (pin Oval[A]Pad_1700x1700_um 5 276 -14246)
      (pin Oval[A]Pad_1700x1700_um 6 276 -16786)
      (pin Oval[A]Pad_1700x1700_um 7 276 -19326)
      (pin Oval[A]Pad_1700x1700_um 8 276 -21866)
      (pin Oval[A]Pad_1700x1700_um 9 276 -24406)
      (pin Oval[A]Pad_1700x1700_um 10 276 -26946)
      (pin Oval[A]Pad_1700x1700_um 11 276 -29486)
      (pin Oval[A]Pad_1700x1700_um 12 276 -32026)
      (pin Oval[A]Pad_1700x1700_um 13 276 -34566)
      (pin Oval[A]Pad_1700x1700_um 14 276 -37106)
      (pin Oval[A]Pad_1700x1700_um 15 276 -39646)
      (pin Oval[A]Pad_1700x1700_um 16 276 -42186)
    )
    (image Custom:STD_DDW_DIP40
      (outline (path signal 120  -9034 25444  -9034 -25596))
      (outline (path signal 120  -9034 -25596  9086 -25596))
      (outline (path signal 120  -6034 25384  -6034 -25536))
      (outline (path signal 120  -6034 -25536  6086 -25536))
      (outline (path signal 120  -974 25384  -6034 25384))
      (outline (path signal 120  6086 25384  1026 25384))
      (outline (path signal 120  6086 -25536  6086 25384))
      (outline (path signal 120  9086 25444  -9034 25444))
      (outline (path signal 120  9086 -25596  9086 25444))
      (outline (path signal 0  1068.43 25426.4  1086 25384  1067.95 25189.2  1014.42 25001.1
            927.23 24826  809.349 24669.9  664.793 24538.1  498.483 24435.1
            316.083 24364.5  123.804 24328.5  -71.804 24328.5  -264.083 24364.5
            -446.483 24435.1  -612.793 24538.1  -757.349 24669.9  -875.23 24826
            -962.421 25001.1  -1015.95 25189.2  -1034 25384  -1016.43 25426.4
            -974 25444  -931.574 25426.4  -914 25384  -895.938 25200.6  -842.447 25024.3
            -755.581 24861.8  -638.68 24719.3  -496.236 24602.4  -333.722 24515.6
            -157.385 24462.1  26 24444  209.385 24462.1  385.722 24515.6
            548.236 24602.4  690.68 24719.3  807.581 24861.8  894.447 25024.3
            947.938 25200.6  966 25384  983.574 25426.4  1026 25444))
      (outline (path signal 50  -9144 25654  -9144 -25796))
      (outline (path signal 50  -9144 -25796  9206 -25796))
      (outline (path signal 50  9206 25654  -9144 25654))
      (outline (path signal 50  9206 -25796  9206 25654))
      (outline (path signal 100  -8864 25384  -8864 -25536))
      (outline (path signal 100  -8864 -25536  8916 -25536))
      (outline (path signal 100  -7339 24324  -6339 25324))
      (outline (path signal 100  -7339 -25476  -7339 24324))
      (outline (path signal 100  -6339 25324  7391 25324))
      (outline (path signal 100  7391 25324  7391 -25476))
      (outline (path signal 100  7391 -25476  -7339 -25476))
      (outline (path signal 100  8916 25384  -8864 25384))
      (outline (path signal 100  8916 -25536  8916 25384))
      (pin Rect[A]Pad_2400x1600_um 1 -7594 24054)
      (pin Oval[A]Pad_2400x1600_um 2 -7594 21514)
      (pin Oval[A]Pad_2400x1600_um 3 -7594 18974)
      (pin Oval[A]Pad_2400x1600_um 4 -7594 16434)
      (pin Oval[A]Pad_2400x1600_um 5 -7594 13894)
      (pin Oval[A]Pad_2400x1600_um 6 -7594 11354)
      (pin Oval[A]Pad_2400x1600_um 7 -7594 8814)
      (pin Oval[A]Pad_2400x1600_um 8 -7594 6274)
      (pin Oval[A]Pad_2400x1600_um 9 -7594 3734)
      (pin Oval[A]Pad_2400x1600_um 10 -7594 1194)
      (pin Oval[A]Pad_2400x1600_um 11 -7594 -1346)
      (pin Oval[A]Pad_2400x1600_um 12 -7594 -3886)
      (pin Oval[A]Pad_2400x1600_um 13 -7594 -6426)
      (pin Oval[A]Pad_2400x1600_um 14 -7594 -8966)
      (pin Oval[A]Pad_2400x1600_um 15 -7594 -11506)
      (pin Oval[A]Pad_2400x1600_um 16 -7594 -14046)
      (pin Oval[A]Pad_2400x1600_um 17 -7594 -16586)
      (pin Oval[A]Pad_2400x1600_um 18 -7594 -19126)
      (pin Oval[A]Pad_2400x1600_um 19 -7594 -21666)
      (pin Oval[A]Pad_2400x1600_um 20 -7594 -24206)
      (pin Oval[A]Pad_2400x1600_um 21 7646 -24206)
      (pin Oval[A]Pad_2400x1600_um 22 7646 -21666)
      (pin Oval[A]Pad_2400x1600_um 23 7646 -19126)
      (pin Oval[A]Pad_2400x1600_um 24 7646 -16586)
      (pin Oval[A]Pad_2400x1600_um 25 7646 -14046)
      (pin Oval[A]Pad_2400x1600_um 26 7646 -11506)
      (pin Oval[A]Pad_2400x1600_um 27 7646 -8966)
      (pin Oval[A]Pad_2400x1600_um 28 7646 -6426)
      (pin Oval[A]Pad_2400x1600_um 29 7646 -3886)
      (pin Oval[A]Pad_2400x1600_um 30 7646 -1346)
      (pin Oval[A]Pad_2400x1600_um 31 7646 1194)
      (pin Oval[A]Pad_2400x1600_um 32 7646 3734)
      (pin Oval[A]Pad_2400x1600_um 33 7646 6274)
      (pin Oval[A]Pad_2400x1600_um 34 7646 8814)
      (pin Oval[A]Pad_2400x1600_um 35 7646 11354)
      (pin Oval[A]Pad_2400x1600_um 36 7646 13894)
      (pin Oval[A]Pad_2400x1600_um 37 7646 16434)
      (pin Oval[A]Pad_2400x1600_um 38 7646 18974)
      (pin Oval[A]Pad_2400x1600_um 39 7646 21514)
      (pin Oval[A]Pad_2400x1600_um 40 7646 24054)
    )
    (image Custom:STD_DDW_TACTSW
      (outline (path signal 120  -3152 -1102  -3152 1098))
      (outline (path signal 120  -2682 -3072  2518 -3072))
      (outline (path signal 120  -2082 3168  2318 3168))
      (outline (path signal 120  3088 1098  3088 -1102))
      (outline (path signal 120  1382.21 48  1362.93 -184.772  1305.59 -411.195  1211.76 -625.091
            1084.01 -820.628  925.821 -992.471  741.502 -1135.93  536.083 -1247.1
            315.169 -1322.94  84.785 -1361.38  -148.785 -1361.38  -379.169 -1322.94
            -600.083 -1247.1  -805.502 -1135.93  -989.821 -992.471  -1148.01 -820.628
            -1275.76 -625.091  -1369.59 -411.195  -1426.93 -184.772  -1446.21 48
            -1426.93 280.772  -1369.59 507.195  -1275.76 721.091  -1148.01 916.628
            -989.821 1088.47  -805.502 1231.93  -600.083 1343.1  -379.169 1418.94
            -148.785 1457.38  84.785 1457.38  315.169 1418.94  536.083 1343.1
            741.502 1231.93  925.821 1088.47  1084.01 916.628  1211.76 721.091
            1305.59 507.195  1362.93 280.772  1382.21 48))
      (outline (path signal 50  -4382 3398  -4382 -3302))
      (outline (path signal 50  -4382 3398  4318 3398))
      (outline (path signal 50  -4382 -3302  4318 -3302))
      (outline (path signal 50  4318 -3302  4318 3398))
      (outline (path signal 100  -3032 3048  -3032 -2952))
      (outline (path signal 100  -3032 3048  2968 3048))
      (outline (path signal 100  -3032 -2952  2968 -2952))
      (outline (path signal 100  2968 3048  2968 -2952))
      (pin Rect[A]Pad_1700x1700_um 1 -3282 2298)
      (pin Round[A]Pad_1700_um 1@1 3218 2298)
      (pin Round[A]Pad_1700_um 2 -3282 -2202)
      (pin Round[A]Pad_1700_um 2@1 3218 -2202)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x02::1
      (outline (path signal 120  -1352 2378  -22 2378))
      (outline (path signal 120  -1352 1048  -1352 2378))
      (outline (path signal 120  1308 -222  1308 -2822))
      (outline (path signal 120  -1352 -222  1308 -222))
      (outline (path signal 120  -1352 -222  -1352 -2822))
      (outline (path signal 120  -1352 -2822  1308 -2822))
      (outline (path signal 50  1778 2848  -1822 2848))
      (outline (path signal 50  -1822 2848  -1822 -3302))
      (outline (path signal 50  1778 -3302  1778 2848))
      (outline (path signal 50  -1822 -3302  1778 -3302))
      (outline (path signal 100  1248 2318  1248 -2762))
      (outline (path signal 100  -657 2318  1248 2318))
      (outline (path signal 100  -1292 1683  -657 2318))
      (outline (path signal 100  1248 -2762  -1292 -2762))
      (outline (path signal 100  -1292 -2762  -1292 1683))
      (pin Rect[A]Pad_1700x1700_um 1 -22 1048)
      (pin Oval[A]Pad_1700x1700_um 2 -22 -1492)
    )
    (image Custom:STD_DDW_LED5
      (outline (path signal 120  -2488 -3333  -2488 -6423))
      (outline (path signal 0  239.626 -1832.61  567.764 -1868.56  890.095 -1939.77  1202.84 -2045.39
            1502.35 -2184.19  1785.09 -2354.55  2047.77 -2554.46  2287.31 -2781.6
            2500.9 -3033.29  2686.03 -3306.59  2840.55 -3598.29  2962.63 -3904.99
            3050.86 -4223.08  3104.19 -4548.85  3122 -4878.47  3122 -4878.47
            3104.43 -4920.89  3062 -4938.46  3019.57 -4920.89  3002 -4878.46
            3002 -4878.45  3002 -4878.45  2983.37 -4548.09  2927.61 -4221.94
            2835.42 -3904.15  2708 -3598.78  2546.96 -3309.72  2354.35 -3040.67
            2132.64 -2795.05  1884.64 -2575.99  1613.53 -2386.3  1322.76 -2228.38
            1016.04 -2104.25  697.273 -2015.49  370.536 -1963.25  39.992 -1948.17
            -290.144 -1970.47  -615.662 -2029.84  -932.41 -2125.53  -1236.35 -2256.34
            -1523.6 -2420.57  -1790.5 -2616.14  -2033.65 -2840.57  -2249.95 -3090.97
            -2436.63 -3364.17  -2440 -3362.14  -2445.57 -3375.6  -2488 -3393.17
            -2530.43 -3375.6  -2548 -3333.17  -2536 -3304.2  -2539.37 -3302.17
            -2353.77 -3029.18  -2139.76 -2777.86  -1899.84 -2551.13  -1636.82 -2351.66
            -1353.79 -2181.78  -1054.05 -2043.48  -741.127 -1938.39  -418.676 -1867.73
            -90.477 -1832.33))
      (outline (path signal 0  3104.43 -4835.11  3122 -4877.53  3122 -4877.53  3104.19 -5207.15
            3050.86 -5532.92  2962.63 -5851.01  2840.55 -6157.71  2686.03 -6449.41
            2500.9 -6722.71  2287.31 -6974.4  2047.77 -7201.54  1785.09 -7401.45
            1502.35 -7571.81  1202.84 -7710.61  890.095 -7816.23  567.764 -7887.44
            239.626 -7923.39  -90.477 -7923.67  -418.676 -7888.27  -741.127 -7817.61
            -1054.05 -7712.52  -1353.79 -7574.22  -1636.82 -7404.35  -1899.84 -7204.87
            -2139.76 -6978.15  -2353.77 -6726.82  -2539.37 -6453.83  -2536 -6451.8
            -2548 -6422.83  -2530.43 -6380.4  -2488 -6362.83  -2445.57 -6380.4
            -2440 -6393.86  -2436.63 -6391.83  -2249.95 -6665.03  -2033.65 -6915.43
            -1790.5 -7139.85  -1523.6 -7335.43  -1236.35 -7499.66  -932.41 -7630.47
            -615.662 -7726.16  -290.144 -7785.53  39.992 -7807.82  370.536 -7792.75
            697.273 -7740.51  1016.04 -7651.75  1322.76 -7527.62  1613.53 -7369.7
            1884.64 -7180.01  2132.64 -6960.95  2354.35 -6715.33  2546.96 -6446.28
            2708 -6157.22  2835.42 -5851.85  2927.61 -5534.06  2983.37 -5207.91
            3002 -4877.55  3002 -4877.55  3002 -4877.54  3019.57 -4835.11
            3062 -4817.54))
      (outline (path signal 120  2572 -4878  2553.05 -5185.22  2496.49 -5487.78  2403.18 -5781.1
            2274.53 -6060.73  2112.49 -6322.44  1919.52 -6562.24  1698.55 -6776.51
            1452.91 -6962.01  1186.35 -7115.91  902.887 -7235.89  606.833 -7320.12
            302.671 -7367.34  -4.988 -7376.81  -311.479 -7348.41  -612.157 -7282.56
            -902.465 -7180.26  -1178 -7043.06  -1434.59 -6873.04  -1668.34 -6672.78
            -1875.7 -6445.31  -2053.54 -6194.08  -2199.16 -5922.9  -2310.36 -5635.88
            -2385.43 -5337.37  -2423.26 -5031.9  -2423.26 -4724.1  -2385.43 -4418.63
            -2310.36 -4120.12  -2199.16 -3833.1  -2053.54 -3561.92  -1875.7 -3310.69
            -1668.34 -3083.22  -1434.59 -2882.96  -1178 -2712.94  -902.465 -2575.74
            -612.157 -2473.44  -311.479 -2407.59  -4.988 -2379.19  302.671 -2388.66
            606.833 -2435.88  902.887 -2520.11  1186.35 -2640.09  1452.91 -2793.99
            1698.55 -2979.49  1919.52 -3193.76  2112.49 -3433.57  2274.53 -3695.27
            2403.18 -3974.9  2496.49 -4268.22  2553.05 -4570.78  2572 -4878))
      (outline (path signal 50  -3148 -1628  -3148 -8128))
      (outline (path signal 50  -3148 -8128  3302 -8128))
      (outline (path signal 50  3302 -1628  -3148 -1628))
      (outline (path signal 50  3302 -8128  3302 -1628))
      (outline (path signal 100  -2428 -3408.31  -2428 -6347.69))
      (outline (path signal 0  353.313 -1941.44  684.042 -1992.19  1006.9 -2080.06  1317.72 -2203.93
            1612.53 -2362.19  1887.51 -2552.83  2139.14 -2773.37  2364.17 -3021
            2559.71 -3292.51  2723.25 -3584.42  2852.69 -3892.97  2946.34 -4214.19
            3003.03 -4543.96  3022 -4878.02  3003.02 -5212.08  2946.34 -5541.84
            2852.68 -5863.06  2723.24 -6171.61  2559.7 -6463.52  2364.15 -6735.03
            2139.11 -6982.65  1887.48 -7203.19  1612.5 -7393.82  1317.69 -7552.09
            1006.87 -7675.95  684.01 -7763.82  353.28 -7814.56  18.932 -7827.52
            -314.733 -7802.54  -643.423 -7739.94  -962.909 -7640.51  -1269.08 -7505.55
            -1558 -7336.78  -1825.95 -7136.38  -2069.48 -6906.93  -2285.47 -6651.37
            -2471.12 -6373.01  -2468.22 -6371.3  -2478.02 -6347.67  -2463.37 -6312.31
            -2428.02 -6297.67  -2392.66 -6312.31  -2387.81 -6324.03  -2384.91 -6322.33
            -2201.22 -6597  -1986.98 -6848.56  -1745.05 -7073.64  -1478.7 -7269.19
            -1191.51 -7432.61  -887.331 -7561.69  -570.257 -7654.69  -244.549 -7710.37
            85.414 -7727.97  415.197 -7707.26  740.367 -7648.52  1056.55 -7552.54
            1359.5 -7420.6  1645.14 -7254.49  1909.64 -7056.43  2149.44 -6829.09
            2361.3 -6575.52  2542.4 -6299.14  2690.29 -6003.64  2802.98 -5693.02
            2878.96 -5371.44  2917.21 -5043.23  2917.21 -4712.8  2878.96 -4384.59
            2802.99 -4063.01  2690.3 -3752.39  2542.42 -3456.89  2361.32 -3180.5
            2149.46 -2926.93  1909.67 -2699.59  1645.17 -2501.53  1359.53 -2335.41
            1056.58 -2203.47  740.398 -2107.49  415.229 -2048.74  85.446 -2028.03
            -244.517 -2045.63  -570.226 -2101.3  -887.302 -2194.3  -1191.48 -2323.37
            -1478.68 -2486.79  -1745.03 -2682.34  -1986.96 -2907.42  -2201.2 -3158.98
            -2384.9 -3433.65  -2387.79 -3431.94  -2392.64 -3443.66  -2428 -3458.31
            -2463.36 -3443.66  -2478 -3408.31  -2468.21 -3384.67  -2471.1 -3382.97
            -2285.45 -3104.6  -2069.46 -2849.05  -1825.92 -2619.6  -1557.97 -2419.2
            -1269.05 -2250.44  -962.879 -2115.48  -643.391 -2016.06  -314.701 -1953.45
            18.965 -1928.48))
      (outline (path signal 100  2572 -4878  2553.05 -5185.22  2496.49 -5487.78  2403.18 -5781.1
            2274.53 -6060.73  2112.49 -6322.44  1919.52 -6562.24  1698.55 -6776.51
            1452.91 -6962.01  1186.35 -7115.91  902.887 -7235.89  606.833 -7320.12
            302.671 -7367.34  -4.988 -7376.81  -311.479 -7348.41  -612.157 -7282.56
            -902.465 -7180.26  -1178 -7043.06  -1434.59 -6873.04  -1668.34 -6672.78
            -1875.7 -6445.31  -2053.54 -6194.08  -2199.16 -5922.9  -2310.36 -5635.88
            -2385.43 -5337.37  -2423.26 -5031.9  -2423.26 -4724.1  -2385.43 -4418.63
            -2310.36 -4120.12  -2199.16 -3833.1  -2053.54 -3561.92  -1875.7 -3310.69
            -1668.34 -3083.22  -1434.59 -2882.96  -1178 -2712.94  -902.465 -2575.74
            -612.157 -2473.44  -311.479 -2407.59  -4.988 -2379.19  302.671 -2388.66
            606.833 -2435.88  902.887 -2520.11  1186.35 -2640.09  1452.91 -2793.99
            1698.55 -2979.49  1919.52 -3193.76  2112.49 -3433.57  2274.53 -3695.27
            2403.18 -3974.9  2496.49 -4268.22  2553.05 -4570.78  2572 -4878))
      (pin Rect[A]Pad_1800x1800_um 1 -1198 -4878)
      (pin Round[A]Pad_1800_um 2 1342 -4878)
    )
    (image Custom:STD_DDW_PINHEAD_V_2x18
      (outline (path signal 120  2600 -2226  2600 -48066))
      (outline (path signal 120  0 -2226  2600 -2226))
      (outline (path signal 120  -2600 -2226  -1270 -2226))
      (outline (path signal 120  -2600 -3556  -2600 -2226))
      (outline (path signal 120  0 -4826  0 -2226))
      (outline (path signal 120  -2600 -4826  0 -4826))
      (outline (path signal 120  -2600 -4826  -2600 -48066))
      (outline (path signal 120  -2600 -48066  2600 -48066))
      (outline (path signal 50  3080 -1756  -3070 -1756))
      (outline (path signal 50  -3070 -1756  -3070 -48506))
      (outline (path signal 50  3080 -48506  3080 -1756))
      (outline (path signal 50  -3070 -48506  3080 -48506))
      (outline (path signal 100  2540 -2286  2540 -48006))
      (outline (path signal 100  -1270 -2286  2540 -2286))
      (outline (path signal 100  -2540 -3556  -1270 -2286))
      (outline (path signal 100  2540 -48006  -2540 -48006))
      (outline (path signal 100  -2540 -48006  -2540 -3556))
      (pin Rect[A]Pad_1700x1700_um 1 -1270 -3556)
      (pin Oval[A]Pad_1700x1700_um 2 1270 -3556)
      (pin Oval[A]Pad_1700x1700_um 3 -1270 -6096)
      (pin Oval[A]Pad_1700x1700_um 4 1270 -6096)
      (pin Oval[A]Pad_1700x1700_um 5 -1270 -8636)
      (pin Oval[A]Pad_1700x1700_um 6 1270 -8636)
      (pin Oval[A]Pad_1700x1700_um 7 -1270 -11176)
      (pin Oval[A]Pad_1700x1700_um 8 1270 -11176)
      (pin Oval[A]Pad_1700x1700_um 9 -1270 -13716)
      (pin Oval[A]Pad_1700x1700_um 10 1270 -13716)
      (pin Oval[A]Pad_1700x1700_um 11 -1270 -16256)
      (pin Oval[A]Pad_1700x1700_um 12 1270 -16256)
      (pin Oval[A]Pad_1700x1700_um 13 -1270 -18796)
      (pin Oval[A]Pad_1700x1700_um 14 1270 -18796)
      (pin Oval[A]Pad_1700x1700_um 15 -1270 -21336)
      (pin Oval[A]Pad_1700x1700_um 16 1270 -21336)
      (pin Oval[A]Pad_1700x1700_um 17 -1270 -23876)
      (pin Oval[A]Pad_1700x1700_um 18 1270 -23876)
      (pin Oval[A]Pad_1700x1700_um 19 -1270 -26416)
      (pin Oval[A]Pad_1700x1700_um 20 1270 -26416)
      (pin Oval[A]Pad_1700x1700_um 21 -1270 -28956)
      (pin Oval[A]Pad_1700x1700_um 22 1270 -28956)
      (pin Oval[A]Pad_1700x1700_um 23 -1270 -31496)
      (pin Oval[A]Pad_1700x1700_um 24 1270 -31496)
      (pin Oval[A]Pad_1700x1700_um 25 -1270 -34036)
      (pin Oval[A]Pad_1700x1700_um 26 1270 -34036)
      (pin Oval[A]Pad_1700x1700_um 27 -1270 -36576)
      (pin Oval[A]Pad_1700x1700_um 28 1270 -36576)
      (pin Oval[A]Pad_1700x1700_um 29 -1270 -39116)
      (pin Oval[A]Pad_1700x1700_um 30 1270 -39116)
      (pin Oval[A]Pad_1700x1700_um 31 -1270 -41656)
      (pin Oval[A]Pad_1700x1700_um 32 1270 -41656)
      (pin Oval[A]Pad_1700x1700_um 33 -1270 -44196)
      (pin Oval[A]Pad_1700x1700_um 34 1270 -44196)
      (pin Oval[A]Pad_1700x1700_um 35 -1270 -46736)
      (pin Oval[A]Pad_1700x1700_um 36 1270 -46736)
    )
    (image Custom:STD_DDW_SIP10::1
      (outline (path signal 120  11688 -3306  11688 -506))
      (outline (path signal 120  11688 -506  -14052 -506))
      (outline (path signal 120  -11342 -506  -11342 -3306))
      (outline (path signal 120  -14052 -3306  11688 -3306))
      (outline (path signal 120  -14052 -506  -14052 -3306))
      (outline (path signal 50  11938 -3556  11938 -256))
      (outline (path signal 50  11938 -256  -14312 -256))
      (outline (path signal 50  -14312 -3556  11938 -3556))
      (outline (path signal 50  -14312 -256  -14312 -3556))
      (outline (path signal 100  11538 -3156  11538 -656))
      (outline (path signal 100  11538 -656  -13902 -656))
      (outline (path signal 100  -11342 -656  -11342 -3156))
      (outline (path signal 100  -13902 -3156  11538 -3156))
      (outline (path signal 100  -13902 -656  -13902 -3156))
      (pin Rect[A]Pad_1600x1600_um 1 -12612 -1906)
      (pin Oval[A]Pad_1600x1600_um 2 -10072 -1906)
      (pin Oval[A]Pad_1600x1600_um 3 -7532 -1906)
      (pin Oval[A]Pad_1600x1600_um 4 -4992 -1906)
      (pin Oval[A]Pad_1600x1600_um 5 -2452 -1906)
      (pin Oval[A]Pad_1600x1600_um 6 88 -1906)
      (pin Oval[A]Pad_1600x1600_um 7 2628 -1906)
      (pin Oval[A]Pad_1600x1600_um 8 5168 -1906)
      (pin Oval[A]Pad_1600x1600_um 9 7708 -1906)
      (pin Oval[A]Pad_1600x1600_um 10 10248 -1906)
    )
    (image Custom:STD_DDW_DIODE::2
      (outline (path signal 120  3406 76  2386 76))
      (outline (path signal 120  2386 -1394  2386 1546))
      (outline (path signal 120  2386 1546  -3054 1546))
      (outline (path signal 120  -2034 1546  -2034 -1394))
      (outline (path signal 120  -2154 1546  -2154 -1394))
      (outline (path signal 120  -2274 1546  -2274 -1394))
      (outline (path signal 120  -3054 -1394  2386 -1394))
      (outline (path signal 120  -3054 1546  -3054 -1394))
      (outline (path signal 120  -4074 76  -3054 76))
      (outline (path signal 50  6096 -1524  6096 1676))
      (outline (path signal 50  6096 1676  -6764 1676))
      (outline (path signal 50  -6764 -1524  6096 -1524))
      (outline (path signal 50  -6764 1676  -6764 -1524))
      (outline (path signal 100  4746 76  2266 76))
      (outline (path signal 100  2266 -1274  2266 1426))
      (outline (path signal 100  2266 1426  -2934 1426))
      (outline (path signal 100  -2054 1426  -2054 -1274))
      (outline (path signal 100  -2154 1426  -2154 -1274))
      (outline (path signal 100  -2254 1426  -2254 -1274))
      (outline (path signal 100  -2934 -1274  2266 -1274))
      (outline (path signal 100  -2934 1426  -2934 -1274))
      (outline (path signal 100  -5414 76  -2934 76))
      (pin Rect[A]Pad_2200x2200_um 1 -5414 76)
      (pin Oval[A]Pad_2200x2200_um 2 4746 76)
    )
    (padstack Round[B]Pad_6400_um
      (shape (circle B.Cu 6400))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Round[A]Pad_3600_um
      (shape (circle F.Cu 3600))
      (shape (circle B.Cu 3600))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Round[T]Pad_6400_um
      (shape (circle F.Cu 6400))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3400x1700_um
      (shape (path F.Cu 1700  -850 0  850 0))
      (shape (path B.Cu 1700  -850 0  850 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x4800_um
      (shape (path F.Cu 2400  0 -1200  0 1200))
      (shape (path B.Cu 2400  0 -1200  0 1200))
      (attach off)
    )
    (padstack RoundRect[A][0,400]Pad_1100x1800_276.046_um_0.000000_0
      (shape (polygon F.Cu 0  -551.046 1025  -530.033 1130.64  -470.194 1220.19  -380.638 1280.03
            -275 1301.05  275 1301.05  380.638 1280.03  470.194 1220.19
            530.033 1130.64  551.046 1025  551.046 -225  530.033 -330.638
            470.194 -420.194  380.638 -480.033  275 -501.046  -275 -501.046
            -380.638 -480.033  -470.194 -420.194  -530.033 -330.638  -551.046 -225
            -551.046 1025))
      (shape (polygon B.Cu 0  -551.046 1025  -530.033 1130.64  -470.194 1220.19  -380.638 1280.03
            -275 1301.05  275 1301.05  380.638 1280.03  470.194 1220.19
            530.033 1130.64  551.046 1025  551.046 -225  530.033 -330.638
            470.194 -420.194  380.638 -480.033  275 -501.046  -275 -501.046
            -380.638 -480.033  -470.194 -420.194  -530.033 -330.638  -551.046 -225
            -551.046 1025))
      (attach off)
    )
    (padstack "RoundRect[A][0,-400]Pad_1100x1800_276.046_um_0.000000_0"
      (shape (polygon F.Cu 0  -551.046 225  -530.033 330.638  -470.194 420.194  -380.638 480.033
            -275 501.046  275 501.046  380.638 480.033  470.194 420.194
            530.033 330.638  551.046 225  551.046 -1025  530.033 -1130.64
            470.194 -1220.19  380.638 -1280.03  275 -1301.05  -275 -1301.05
            -380.638 -1280.03  -470.194 -1220.19  -530.033 -1130.64  -551.046 -1025
            -551.046 225))
      (shape (polygon B.Cu 0  -551.046 225  -530.033 330.638  -470.194 420.194  -380.638 480.033
            -275 501.046  275 501.046  380.638 480.033  470.194 420.194
            530.033 330.638  551.046 225  551.046 -1025  530.033 -1130.64
            470.194 -1220.19  380.638 -1280.03  275 -1301.05  -275 -1301.05
            -380.638 -1280.03  -470.194 -1220.19  -530.033 -1130.64  -551.046 -1025
            -551.046 225))
      (attach off)
    )
    (padstack Rect[A]Pad_2125.98x2125.98_um
      (shape (rect F.Cu -1062.99 -1062.99 1062.99 1062.99))
      (shape (rect B.Cu -1062.99 -1062.99 1062.99 1062.99))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x2500_um
      (shape (rect F.Cu -1250 -1250 1250 1250))
      (shape (rect B.Cu -1250 -1250 1250 1250))
      (attach off)
    )
    (padstack "Rect[A][0,-400]Pad_1100x1800_um"
      (shape (rect F.Cu -550 -1300 550 500))
      (shape (rect B.Cu -550 -1300 550 500))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "~{RESET}"
      (pins J11-18 U1-4 U2-6 J4-16 U34-34 U22-3 U39-1)
    )
    (net "Net-(U1-TANK_2)"
      (pins C2-2 U1-2 L1-2)
    )
    (net "Net-(C54-Pad2)"
      (pins R27-1 C54-2)
    )
    (net "Net-(U1-TANK_1)"
      (pins C2-1 U1-1 L1-1)
    )
    (net "Net-(U1-FFD)"
      (pins C5-1 U1-5 R4-2 R3-2 C3-1 R1-1)
    )
    (net "Net-(U33-AOUT)"
      (pins C53-1 C54-1 U33-7)
    )
    (net "Net-(C61-Pad1)"
      (pins C61-1 R33-2)
    )
    (net JOY1
      (pins U40-5 J10-7 C66-1)
    )
    (net JOY2
      (pins U40-4 C67-1 J10-2)
    )
    (net "Net-(C68-Pad2)"
      (pins R58-2 C68-2)
    )
    (net "Net-(U34-XTAL2)"
      (pins Y2-1 C56-1 U34-40 R28-2)
    )
    (net "Net-(C69-Pad2)"
      (pins U46-7 R60-2 R59-1 C69-2)
    )
    (net "Net-(C73-Pad2)"
      (pins R74-2 C73-2)
    )
    (net CAS1
      (pins CR4-1 R64-2 U39-30)
    )
    (net "Net-(U34-XTAL1)"
      (pins Y2-2 U34-39 L7-1 R28-1 C57-1)
    )
    (net IR_A2_O
      (pins U45-29 J16-2)
    )
    (net IR_A2
      (pins J16-3 U44-7)
    )
    (net IR_A1_O
      (pins U45-3 J17-2)
    )
    (net IR_A1
      (pins U44-10 J17-3)
    )
    (net SOUNDCLK
      (pins U33-14 J7-2)
    )
    (net "Net-(Q2-C)"
      (pins C62-1 C59-1 Q2-3 L8-2)
    )
    (net "Net-(R23-Pad1)"
      (pins U15-8 R23-1)
    )
    (net "Net-(U46B--)"
      (pins U46-6 R58-1 R59-2 C69-1)
    )
    (net "Net-(U46A-+)"
      (pins U46-3 R63-2 R60-1 C70-1)
    )
    (net "Net-(D2-A)"
      (pins C76-1 R79-1 D2-2 U23-3)
    )
    (net "Net-(D3-A)"
      (pins C77-1 R80-1 D3-2 U23-1)
    )
    (net "~{CMRESET}"
      (pins C5-2 R4-1 J15-1)
    )
    (net +5V
      (pins R15-2 R14-2 U17-16 R48-2 U11-20 R9-1 C44-1 U41-20 C34-1 R18-1 U8-16 C30-1
        U38-20 C6-1 U18-1 U18-13 U18-14 C41-1 U26-9 R26-1 U14-14 C52-1 C33-1 U47-14
        C55-2 U48-1 R17-1 C21-1 U19-3 J11-17 C11-1 U7-14 C35-1 R54-1 R13-2 P13-7 P13-11
        P13-18 P13-20 C1-1 U6-14 U25-14 U46-8 C45-1 U16-1 U16-10 U16-13 U16-14 U32-27
        U32-28 R50-2 C48-1 C19-1 C43-1 R16-2 U27-9 C13-1 U1-20 R2-2 RN1-1 U9-14 U35-20
        C65-1 R81-1 U45-31 U45-32 U2-2 U2-33 U2-59 U10-14 R83-1 C36-1 C39-1 R3-1 U15-14
        RN2-1 C23-1 U50-20 R45-2 J5-1 J4-14 U30-28 C46-1 R11-2 C42-1 C37-1 C14-1 R34-1
        C38-1 U34-33 U4-14 U24-14 C51-1 U33-16 C40-1 C22-1 J6-1 U22-14 U28-9 C12-2
        C18-1 C60-1 U13-20 U5-16 R46-2 R67-2 R68-2 R57-1 U40-16 C15-1 U42-20 U44-16
        U21-8 J15-19 R47-2 C16-1 L8-1 C49-1 C50-1 U37-28 C10-1 C64-2 U20-20 C17-1
        C58-1 R12-2 C9-1 R32-1 U49-1 R19-1 U36-20 U31-27 U31-28 C47-1 U29-28 U39-40
        C63-1 C27-1 U12-20 U23-14 R70-2 CR3-2 U3-14 R10-1)
    )
    (net -5V
      (pins R20-2 C26-1 U26-14 P13-16 U46-4 U27-14 U2-1 C31-1 C28-1 U28-14 J15-29
        C24-1 C8-1)
    )
    (net VSS
      (pins R20-1 CR1-1 U26-16 C20-1 U27-16 U28-16 J15-33)
    )
    (net +12V
      (pins C4-1 P13-19 C7-1 U1-13 J19-3 U2-27 R22-2 C32-1 C25-1 C29-1)
    )
    (net "Net-(CR2-A)"
      (pins Q1-3 R22-1 R21-1 CR2-2)
    )
    (net SNDOUT
      (pins C53-2 J9-2)
    )
    (net "Net-(CR2-K)"
      (pins R25-1 R24-2 CR2-1)
    )
    (net "Net-(CR3-K)"
      (pins R24-1 CR3-1)
    )
    (net "Net-(D1-A)"
      (pins J2-2 D1-2 R19-2)
    )
    (net 5VSB
      (pins P13-17 U25-1 R80-2 R78-1 D3-1 D2-1 U23-9 U23-11 U23-13)
    )
    (net "Net-(J18-Pad1)"
      (pins J18-1 L11-2)
    )
    (net "unconnected-(U25B-Q-Pad9)"
      (pins U25-9)
    )
    (net "Net-(J18-Pad3)"
      (pins L13-2 J18-3)
    )
    (net /Video/COMVID
      (pins J14-2 C61-2)
    )
    (net "Net-(J18-Pad4)"
      (pins L15-2 J18-4)
    )
    (net "Net-(J18-Pad5)"
      (pins L12-2 J18-5)
    )
    (net "Net-(J18-Pad6)"
      (pins J18-6 L10-2)
    )
    (net "unconnected-(U25B-D-Pad12)"
      (pins U25-12)
    )
    (net "Net-(C68-Pad1)"
      (pins L14-1 R72-2 C68-1)
    )
    (net "Net-(J5-Pin_2)"
      (pins J5-2 U31-2)
    )
    (net "Net-(C71-Pad1)"
      (pins U47-12 C71-1 R72-1 R71-2)
    )
    (net "Net-(C72-Pad1)"
      (pins C72-1 C73-1 R69-1)
    )
    (net "Net-(J18-Pad8)"
      (pins J18-8 L14-2)
    )
    (net "Net-(C74-Pad1)"
      (pins L15-1 C74-1 R75-2 R73-2 R77-1)
    )
    (net "Net-(C75-Pad1)"
      (pins L12-1 C75-1 R76-2 R74-1)
    )
    (net "Net-(J18-Pad9)"
      (pins J18-9 L16-2)
    )
    (net "Net-(J6-Pin_2)"
      (pins U32-2 J6-2)
    )
    (net "Net-(L7-Pad2)"
      (pins L7-2 R32-2)
    )
    (net "~{IROMG}"
      (pins SW2-2 U45-24 R57-2 U44-1)
    )
    (net "Net-(U7-Pad1)"
      (pins U7-1 U7-6)
    )
    (net "Net-(RN1-R1)"
      (pins RN1-2 RN1-3 U21-5 J10-5)
    )
    (net "Net-(RN1-R4)"
      (pins U19-9 RN1-5 J10-4)
    )
    (net "Net-(L16-Pad1)"
      (pins L16-1 R77-2)
    )
    (net J_RIGHT
      (pins U19-13 R36-1)
    )
    (net "Net-(RN1-R3)"
      (pins U19-11 RN1-4 J10-9)
    )
    (net J_DOWN
      (pins U19-1 R37-1)
    )
    (net J_UP
      (pins U19-2 R38-1)
    )
    (net "Net-(U7-Pad12)"
      (pins U7-8 U7-12)
    )
    (net J_FIRE
      (pins U19-14 R39-1)
    )
    (net J_LEFT
      (pins R40-1 U21-7)
    )
    (net "Net-(RN1-R5)"
      (pins U19-7 RN1-6 J10-8)
    )
    (net "Net-(J11-Pin_3)"
      (pins J11-3 RN2-7 R38-2 U39-33)
    )
    (net "Net-(J11-Pin_9)"
      (pins J11-9 U40-7)
    )
    (net "Net-(J11-Pin_15)"
      (pins J11-15 U40-12)
    )
    (net "Net-(J11-Pin_14)"
      (pins J11-14 U40-11)
    )
    (net "Net-(J11-Pin_6)"
      (pins J11-6 U21-1)
    )
    (net "Net-(R56-Pad1)"
      (pins R56-1 U4-6)
    )
    (net "Net-(J11-Pin_13)"
      (pins J11-13 U40-10)
    )
    (net "Net-(J11-Pin_7)"
      (pins J11-7 RN2-6 U39-34)
    )
    (net CAS2_REM
      (pins U47-1 R61-2 U39-23)
    )
    (net CAS1_REM
      (pins U47-3 R62-2 U39-19)
    )
    (net "Net-(R63-Pad1)"
      (pins U46-1 R63-1 R64-1)
    )
    (net "Net-(R65-Pad1)"
      (pins U47-2 R65-1)
    )
    (net "Net-(J11-Pin_10)"
      (pins J11-10 RN2-8 U39-32)
    )
    (net "Net-(J11-Pin_11)"
      (pins J11-11 RN2-9 U39-31)
    )
    (net "unconnected-(J10-Pad1)"
      (pins J10-1)
    )
    (net "Net-(R66-Pad1)"
      (pins U47-4 R66-1)
    )
    (net "Net-(J11-Pin_4)"
      (pins J11-4 R40-2 RN2-3 U39-8)
    )
    (net "Net-(J11-Pin_2)"
      (pins J11-2 R37-2 RN2-5 U39-6)
    )
    (net "Net-(J11-Pin_1)"
      (pins J11-1 R36-2 RN2-4 U39-7)
    )
    (net "Net-(J11-Pin_8)"
      (pins J11-8 U40-6)
    )
    (net "Net-(J11-Pin_5)"
      (pins J11-5 R39-2 RN2-2 U39-9)
    )
    (net "Net-(J11-Pin_12)"
      (pins J11-12 U40-9)
    )
    (net "unconnected-(J10-Pad6)"
      (pins J10-6)
    )
    (net "Net-(Q4-E)"
      (pins Q4-1 J18-2)
    )
    (net "Net-(Q3-E)"
      (pins J18-7 Q3-1)
    )
    (net "unconnected-(U25B-~{S}-Pad10)"
      (pins U25-10)
    )
    (net "Net-(Q3-C)"
      (pins U48-5 Q3-3 L10-1)
    )
    (net "Net-(Q4-C)"
      (pins Q4-3 L11-1 U49-5)
    )
    (net "unconnected-(U25B-~{Q}-Pad8)"
      (pins U25-8)
    )
    (net +3V3
      (pins P13-1 P13-2 P13-3)
    )
    (net PWR_ON
      (pins P13-8 U25-5)
    )
    (net PG
      (pins P13-15)
    )
    (net -12V
      (pins P13-4 J19-4)
    )
    (net SBE
      (pins U6-8)
    )
    (net IO_A5
      (pins J12-40 U8-1 U6-5 J1-40 J13-40 J3-40 U20-5)
    )
    (net IO_A10
      (pins J12-33 J1-33 J13-33 U42-12 J3-33)
    )
    (net IO_A4
      (pins J12-39 U8-2 J1-39 J13-39 J3-39 U20-3)
    )
    (net IO_A11
      (pins J12-34 J1-34 J13-34 U42-14 J3-34)
    )
    (net IO_A3
      (pins J12-42 U8-3 J1-42 J13-42 U42-18 J3-42)
    )
    (net IO_A12
      (pins J12-31 J1-31 J13-31 U42-16 J3-31)
    )
    (net "READY_~{HOLD}"
      (pins R26-2 U6-3 U16-12 U33-4 U42-17)
    )
    (net IO_A8
      (pins J12-35 J1-35 J13-35 J3-35 U20-12)
    )
    (net IO_A13
      (pins J12-32 J1-32 J13-32 J3-32 U20-18)
    )
    (net IO_A14
      (pins J12-29 R48-1 U26-11 J1-29 U27-11 U45-11 J13-29 J4-11 U28-11 U44-4 J15-23
        J3-29 U20-7)
    )
    (net IO_A7
      (pins J12-38 J1-38 J13-38 J3-38 U20-16)
    )
    (net IO_A9
      (pins J12-36 J1-36 J13-36 J3-36 U20-9)
    )
    (net "IO_A15-CRUOUT"
      (pins J12-30 J1-30 J13-30 J3-30 R43-1)
    )
    (net IO_A2
      (pins J12-41 U41-18 J1-41 J13-41 J3-41)
    )
    (net IO_A6
      (pins J12-37 J1-37 J13-37 J3-37 U20-14)
    )
    (net IO_A1
      (pins J12-44 U41-16 J1-44 J13-44 J3-44)
    )
    (net IO_A0
      (pins J12-43 U41-14 J1-43 J13-43 J3-43)
    )
    (net "~{MEMEN}"
      (pins U15-3 U4-3 U4-12 U5-4 U42-11)
    )
    (net D7
      (pins U11-18 U26-1 U27-1 U45-13 U50-11 J4-8 U33-10 U28-1 U13-18 J15-3 R21-10
        U12-18)
    )
    (net D4
      (pins U11-5 U26-4 U27-4 U45-17 U50-14 J4-5 U33-13 U28-4 U13-15 J15-9 R21-7 U12-4)
    )
    (net D6
      (pins U11-3 U26-2 U27-2 U45-14 U50-12 J4-7 U33-11 U28-2 U13-17 J15-5 R21-9 U12-3)
    )
    (net D0
      (pins U11-9 U26-8 U27-8 U45-21 U50-18 J4-1 U33-3 U28-8 U13-11 J15-17 R21-3 U12-8)
    )
    (net D5
      (pins U11-16 U26-3 U27-3 U45-15 U50-13 J4-6 U33-12 U28-3 U13-16 J15-7 R21-8
        U12-17)
    )
    (net D2
      (pins U11-7 U26-6 U27-6 U45-19 U50-16 J4-3 U33-1 U28-6 U13-13 J15-13 R21-5 U12-7)
    )
    (net D1
      (pins U11-12 U26-7 U27-7 U45-20 U50-17 J4-2 U33-2 U28-7 U13-12 J15-15 R21-4
        U12-13)
    )
    (net D3
      (pins U11-14 U26-5 U27-5 U45-18 U50-15 J4-4 U33-15 U28-5 U13-14 J15-11 R21-6
        U12-14)
    )
    (net CRUIN
      (pins U2-31 R51-1 J15-6 U39-4)
    )
    (net A13
      (pins U32-9 U45-10 U2-11 U30-26 U44-5 J15-10 U20-2 U31-9 U29-26 U39-25)
    )
    (net A12
      (pins U32-8 U45-9 U2-12 U30-2 U42-4 U44-12 J15-12 U31-8 U29-2 U39-35)
    )
    (net A11
      (pins U32-7 U45-8 U2-13 U30-23 U42-6 U44-13 J15-14 U31-7 U29-23 U39-36)
    )
    (net A10
      (pins U32-6 U45-7 U2-14 U30-21 U42-8 J15-16 U31-6 U29-21 U39-39)
    )
    (net A9
      (pins U32-5 U45-6 U2-15 U30-24 J15-18 U20-11 U31-5 U29-24)
    )
    (net A8
      (pins U32-4 U45-5 U2-16 U30-25 J15-20 U20-8 U31-4 U29-25)
    )
    (net "~{GS}"
      (pins U26-10 R50-1 U27-10 J4-13 U22-12 U28-10 J15-21)
    )
    (net A7
      (pins U32-3 U45-27 U2-17 U30-3 J15-22 U20-4 U31-3 U29-3)
    )
    (net A3
      (pins U32-23 U9-2 U45-4 U2-21 U30-7 U42-2 J15-24 U31-23 U29-7)
    )
    (net DBIN
      (pins U26-12 U6-4 U27-12 U10-4 U50-1 J4-10 U22-11 U28-12 J15-25 R47-1 U3-10)
    )
    (net A6
      (pins U32-25 U45-26 U2-18 U30-4 J15-26 U20-6 U31-25 U29-4)
    )
    (net GRMCLK
      (pins U26-13 U27-13 J4-12 U34-37 U28-13 R46-1 J15-27 J7-3)
    )
    (net A5
      (pins U32-24 U9-12 U45-23 U2-19 U30-5 J15-28 U20-15 U31-24 U29-5)
    )
    (net A4
      (pins U32-21 U9-1 U45-25 U2-20 U30-6 J15-30 U20-17 U31-21 U29-6)
    )
    (net GREADY
      (pins U26-15 U27-15 R45-1 J4-9 U22-1 U28-15 J15-31)
    )
    (net "~{mWE}"
      (pins U41-11 U14-3 U9-5 U33-5 U44-9 J15-32)
    )
    (net "~{ROMG}"
      (pins SW2-1 U5-12 J15-34)
    )
    (net "Net-(R67-Pad1)"
      (pins U47-6 U47-9 R67-1)
    )
    (net "Net-(R68-Pad1)"
      (pins U47-8 R68-1 R69-2)
    )
    (net "Net-(R70-Pad1)"
      (pins R75-1 R70-1 R71-1)
    )
    (net "Net-(P14-Pin_2)"
      (pins P14-2 R78-2 R79-2 SW3-2 SW3-2@1)
    )
    (net "Net-(Q1-B)"
      (pins Q1-2 R23-2)
    )
    (net "Net-(Q2-B)"
      (pins R30-1 Q2-2 R29-1)
    )
    (net "Net-(Q2-E)"
      (pins Q2-1 R31-1 R33-1)
    )
    (net "Net-(Q3-B)"
      (pins U48-4 Q3-2)
    )
    (net "Net-(Q4-B)"
      (pins Q4-2 U49-4)
    )
    (net "Net-(U1-OSCIN)"
      (pins U1-17 R2-1)
    )
    (net "Net-(U1-Ø1)"
      (pins U1-12 R5-2)
    )
    (net "Net-(U1-Ø2)"
      (pins R6-2 U1-11)
    )
    (net "Net-(U1-Ø3)"
      (pins U1-8 R7-2)
    )
    (net "Net-(U22-Pad2)"
      (pins U6-1 U22-2)
    )
    (net "Net-(U1-Ø4)"
      (pins U1-9 R8-2)
    )
    (net "Net-(U22-Pad4)"
      (pins U22-4 U22-5)
    )
    (net "Net-(U22-Pad10)"
      (pins U22-9 U22-10)
    )
    (net "Net-(U2-~{HOLD})"
      (pins R9-2 U2-64)
    )
    (net /CPU/Ø1
      (pins U2-8 R5-1)
    )
    (net "Net-(U2-~{MEMEN})"
      (pins U2-63 U4-2 R10-2)
    )
    (net /CPU/Ø2
      (pins R6-1 U2-9)
    )
    (net "Net-(U5-E3)"
      (pins R11-1 U5-6)
    )
    (net /CPU/Ø3
      (pins U2-28 R7-1)
    )
    (net "Net-(U8-E3)"
      (pins U8-6 R17-2 U6-6)
    )
    (net /CPU/Ø4
      (pins U2-25 R8-1)
    )
    (net "unconnected-(R21-R1-Pad2)"
      (pins R21-2)
    )
    (net "Net-(U19A--)"
      (pins U19-4 U19-6 U19-8 U19-10 R34-2 R35-2 U21-2 U21-6)
    )
    (net "Net-(U41-O3a)"
      (pins U41-12 R41-2)
    )
    (net "Net-(U41-O0b)"
      (pins U41-9 R42-2)
    )
    (net "Net-(R12-Pad1)"
      (pins SW1-10 U7-4 R12-1)
    )
    (net "Net-(R13-Pad1)"
      (pins SW1-9 U7-5 R13-1)
    )
    (net "Net-(R14-Pad1)"
      (pins R14-1 SW1-8 U7-9)
    )
    (net "Net-(R15-Pad1)"
      (pins R15-1 SW1-7 U7-10)
    )
    (net "Net-(R16-Pad1)"
      (pins SW1-6 U7-13 R16-1)
    )
    (net "Net-(U41-O1b)"
      (pins U41-7 R43-2)
    )
    (net "~{ROM}"
      (pins U14-13 U32-20 U5-15 U31-20)
    )
    (net GBE
      (pins R18-2 U6-2 U6-11 U22-13)
    )
    (net "Net-(U24-Pad1)"
      (pins U24-1 U24-4)
    )
    (net "Net-(U24-Pad3)"
      (pins U24-3 U24-6)
    )
    (net "unconnected-(U24-Pad12)"
      (pins U24-12)
    )
    (net COMP_VID
      (pins U34-36 R29-2)
    )
    (net CPUCLK
      (pins U34-38 J7-1)
    )
    (net "Net-(U41-O2b)"
      (pins U41-5 R44-2)
    )
    (net "Net-(U48-K)"
      (pins U48-2 R65-2)
    )
    (net "Net-(U49-K)"
      (pins R66-2 U49-2)
    )
    (net "unconnected-(RN1-R7-Pad8)"
      (pins RN1-8)
    )
    (net "unconnected-(RN1-R9-Pad10)"
      (pins RN1-10)
    )
    (net "unconnected-(RN1-R8-Pad9)"
      (pins RN1-9)
    )
    (net "Net-(RN1-R6)"
      (pins U19-5 RN1-7 J10-3 U39-29)
    )
    (net "Net-(RN2-R9)"
      (pins RN2-10 U21-3 U39-20)
    )
    (net "Net-(U1-XTAL1)"
      (pins U1-18 Y1-2)
    )
    (net "Net-(U1-XTAL2)"
      (pins U1-19 Y1-1)
    )
    (net "~{LOAD}"
      (pins U2-4 R82-2)
    )
    (net EXTINT
      (pins J12-17 J1-17 J13-17 U42-15 J3-17 U39-17)
    )
    (net SNDIN
      (pins R53-2 U33-9 R49-2 R55-2 R52-2)
    )
    (net "unconnected-(U1-OSCOUT-Pad16)"
      (pins U1-16)
    )
    (net "~{RAM0}"
      (pins SW1-1 U5-14)
    )
    (net "~{RAM1}"
      (pins SW1-2 U5-10)
    )
    (net "~{RAM2}"
      (pins SW1-3 U5-9)
    )
    (net "~{RAM3}"
      (pins SW1-4 U5-7)
    )
    (net "~{RAM4}"
      (pins SW1-5 U9-8)
    )
    (net "~{Ø4}"
      (pins U16-3 U1-6)
    )
    (net "~{Ø3}"
      (pins U41-8 U1-7 U39-10)
    )
    (net "~{Ø1}"
      (pins U17-11 U1-14)
    )
    (net "~{Ø2}"
      (pins U16-11 U1-15)
    )
    (net "Net-(U2-DBIN)"
      (pins U2-29 U3-1)
    )
    (net "unconnected-(U2-WAIT-Pad3)"
      (pins U2-3)
    )
    (net "Net-(U16A-D)"
      (pins U17-13 U18-5 U14-4 U16-2 U10-5 U3-9)
    )
    (net "Net-(U17-S1)"
      (pins U17-10 U15-1 U4-11)
    )
    (net HOLDA
      (pins U2-5 U4-4)
    )
    (net IAQ
      (pins U2-7 U4-5)
    )
    (net A14
      (pins U32-10 U2-10 U30-1 U34-13 U20-13 U31-10 U29-1 U39-24)
    )
    (net A2
      (pins U41-2 U2-22 U30-8 U5-1 U29-8)
    )
    (net A1
      (pins U41-4 U2-23 U30-9 U5-2 U29-9)
    )
    (net A0
      (pins U41-6 U2-24 U30-10 U5-3 U29-10)
    )
    (net "Net-(U5-O4)"
      (pins U8-4 U9-9 U5-11)
    )
    (net CRUOUT
      (pins U2-30 U4-9 U39-2)
    )
    (net "~{INTREQ}"
      (pins U2-32 U39-11)
    )
    (net CD0
      (pins U2-41 U34-24 U13-9 U31-19 U29-11)
    )
    (net CD1
      (pins U2-42 U34-23 U13-8 U31-18 U29-12)
    )
    (net CD2
      (pins U2-43 U34-22 U13-7 U31-17 U29-18)
    )
    (net CD3
      (pins U2-44 U34-21 U13-6 U31-16 U29-16)
    )
    (net CD4
      (pins U2-45 U34-20 U13-5 U31-15 U29-17)
    )
    (net CD5
      (pins U2-46 U34-19 U13-4 U31-13 U29-15)
    )
    (net CD6
      (pins U2-47 U34-18 U13-3 U31-12 U29-13)
    )
    (net CD7
      (pins U2-48 U34-17 U13-2 U31-11 U29-19)
    )
    (net CD8
      (pins U11-11 U32-19 U2-49 U30-15 U12-9)
    )
    (net CD9
      (pins U11-8 U32-18 U2-50 U30-13 U12-12)
    )
    (net CD10
      (pins U11-13 U32-17 U2-51 U30-12 U12-6)
    )
    (net CD11
      (pins U11-6 U32-16 U2-52 U30-11 U12-15)
    )
    (net CD12
      (pins U11-15 U32-15 U2-53 U30-19 U12-5)
    )
    (net CD13
      (pins U11-4 U32-13 U2-54 U30-18 U12-16)
    )
    (net CD14
      (pins U11-17 U32-12 U2-55 U30-17 U12-2)
    )
    (net CD15
      (pins U11-2 U32-11 U2-56 U30-16 U12-19)
    )
    (net CRUCLK
      (pins U2-60 U39-3 U3-13)
    )
    (net "~{WE}"
      (pins U2-61 U30-27 U29-27 U3-5)
    )
    (net READY
      (pins U2-62 U3-4)
    )
    (net "~{DBIN}"
      (pins U10-9 U15-9 U13-1 U3-2 U3-11)
    )
    (net "Net-(U10-Pad11)"
      (pins U10-11 U3-3)
    )
    (net "Net-(U14-Pad2)"
      (pins U14-2 U3-6)
    )
    (net A15
      (pins U17-2 U8-5 U14-10 U10-10 U12-11 U3-8)
    )
    (net "Net-(U8-O7)"
      (pins U8-7 U6-13)
    )
    (net "Net-(U14-Pad9)"
      (pins U14-9 U4-8)
    )
    (net "Net-(U15-Pad4)"
      (pins U15-4 U4-10)
    )
    (net "Net-(U8-O5)"
      (pins U8-10 U6-10)
    )
    (net "Net-(U14-Pad11)"
      (pins U14-11 U4-13)
    )
    (net "Net-(U8-O6)"
      (pins U8-9 U6-12)
    )
    (net "~{MBE}"
      (pins U41-17 U5-13)
    )
    (net "Net-(U8-O4)"
      (pins U8-11 U6-9)
    )
    (net "unconnected-(U8-O0-Pad15)"
      (pins U8-15)
    )
    (net "Net-(U34-~{CSW})"
      (pins U9-6 U34-14)
    )
    (net "Net-(U17-Mr)"
      (pins U17-1 U10-2 U15-2)
    )
    (net "Net-(U11-OEa)"
      (pins U11-1 U11-19 U10-8)
    )
    (net "Net-(U16B-Q)"
      (pins U17-9 U16-9 U10-13)
    )
    (net "Net-(U7-Pad11)"
      (pins U7-2 U7-11)
    )
    (net "~{RAM}"
      (pins U14-12 U7-3 U30-20 U29-20)
    )
    (net "Net-(U16A-Q)"
      (pins U14-1 U16-5)
    )
    (net "~{CSW}"
      (pins U8-12 U9-4)
    )
    (net "~{CSR}"
      (pins U8-13 U14-5 U34-15)
    )
    (net "~{SOUND_SEL}"
      (pins U8-14 U33-6)
    )
    (net "unconnected-(U16B-~{Q}-Pad8)"
      (pins U16-8)
    )
    (net "Net-(U9-Pad13)"
      (pins U9-3 U9-13)
    )
    (net "unconnected-(U16A-~{Q}-Pad6)"
      (pins U16-6)
    )
    (net RAMBLK
      (pins U9-10 U9-11 U39-5)
    )
    (net "Net-(U10-Pad1)"
      (pins U18-6 U10-1)
    )
    (net "Net-(U16A-~{S})"
      (pins U17-14 U16-4)
    )
    (net "Net-(U10-Pad12)"
      (pins U10-3 U10-12)
    )
    (net "/8Bit16BitSwitch/~{LSBEN}"
      (pins U10-6 U12-1)
    )
    (net "Net-(U17-Q0)"
      (pins U17-15 U18-2)
    )
    (net "unconnected-(U17-P3-Pad6)"
      (pins U17-6)
    )
    (net "/8Bit16BitSwitch/~{MSBEN}"
      (pins U14-6 U13-19)
    )
    (net "unconnected-(U17-Dsl-Pad7)"
      (pins U17-7)
    )
    (net "Net-(U14-Pad8)"
      (pins U18-12 U14-8)
    )
    (net "unconnected-(U15-Pad6)"
      (pins U15-6)
    )
    (net "unconnected-(U15-Pad10)"
      (pins U15-10)
    )
    (net "unconnected-(U15-Pad12)"
      (pins U15-12)
    )
    (net "unconnected-(U17-Q3-Pad12)"
      (pins U17-12)
    )
    (net "unconnected-(U23-Pad12)"
      (pins U23-12)
    )
    (net "Net-(U23-Pad2)"
      (pins U23-2 U23-5)
    )
    (net "Net-(U25A-C)"
      (pins U25-3 U23-4)
    )
    (net "unconnected-(U23-Pad10)"
      (pins U23-10)
    )
    (net "Net-(U25A-~{S})"
      (pins U25-4 U23-6)
    )
    (net "unconnected-(U23-Pad8)"
      (pins U23-8)
    )
    (net "Net-(U18-Pad3)"
      (pins U18-3 U18-4)
    )
    (net "unconnected-(U18-Pad8)"
      (pins U18-8)
    )
    (net "Net-(U25A-D)"
      (pins U25-2 U25-6)
    )
    (net "unconnected-(U31-NC-Pad26)"
      (pins U31-26)
    )
    (net "unconnected-(U31-VPP-Pad1)"
      (pins U31-1)
    )
    (net VCOL
      (pins U24-2 U36-11)
    )
    (net "unconnected-(U32-NC-Pad26)"
      (pins U32-26)
    )
    (net VCAS
      (pins U34-2 U24-5 U37-20)
    )
    (net VROW
      (pins U35-11 U24-8)
    )
    (net VRAS
      (pins U34-1 U24-9)
    )
    (net VRD
      (pins U38-11 U24-10 U37-22)
    )
    (net VRW
      (pins U38-1 U34-11 U24-11 U37-27)
    )
    (net "unconnected-(U32-VPP-Pad1)"
      (pins U32-1)
    )
    (net "unconnected-(U34-EXTVDP-Pad35)"
      (pins U34-35)
    )
    (net "Net-(U35-Q6)"
      (pins U35-13 U37-4)
    )
    (net "Net-(U35-Q1)"
      (pins U35-18 U37-9)
    )
    (net "unconnected-(U35-Q7-Pad12)"
      (pins U35-12)
    )
    (net "Net-(U35-Q4)"
      (pins U35-15 U37-6)
    )
    (net "Net-(U35-Q3)"
      (pins U35-16 U37-7)
    )
    (net "Net-(U35-Q0)"
      (pins U35-19 U37-10)
    )
    (net "Net-(U35-Q5)"
      (pins U35-14 U37-5)
    )
    (net VAD7
      (pins U38-9 U35-8 U35-9 U34-3 U36-8 U36-9)
    )
    (net VAD6
      (pins U38-8 U35-7 U34-4 U36-7)
    )
    (net VAD5
      (pins U38-7 U35-6 U34-5 U36-6)
    )
    (net VAD4
      (pins U38-6 U35-5 U34-6 U36-5)
    )
    (net VAD3
      (pins U38-5 U35-4 U34-7 U36-4)
    )
    (net VAD2
      (pins U38-4 U35-3 U34-8 U36-3)
    )
    (net VAD1
      (pins U38-3 U35-2 U34-9 U36-2)
    )
    (net VAD0
      (pins U38-2 U34-10)
    )
    (net VDPINT
      (pins U34-16 U39-18)
    )
    (net VD7
      (pins U38-12 U34-25 U37-19)
    )
    (net VD6
      (pins U38-13 U34-26 U37-18)
    )
    (net VD5
      (pins U38-14 U34-27 U37-17)
    )
    (net VD4
      (pins U38-15 U34-28 U37-16)
    )
    (net VD3
      (pins U38-16 U34-29 U37-15)
    )
    (net VD2
      (pins U38-17 U34-30 U37-13)
    )
    (net VD1
      (pins U38-18 U34-31 U37-12)
    )
    (net VD0
      (pins U38-19 U34-32 U37-11)
    )
    (net CAS3
      (pins U47-13 U39-27)
    )
    (net CAS2
      (pins U47-5 U39-28)
    )
    (net "Net-(U35-Q2)"
      (pins U35-17 U37-8)
    )
    (net "Net-(U36-Q5)"
      (pins U37-2 U36-14)
    )
    (net "Net-(U36-Q4)"
      (pins U37-23 U36-15)
    )
    (net "Net-(U36-Q0)"
      (pins U37-3 U36-19)
    )
    (net GND
      (pins J12-3 J12-5 J12-7 J12-20 J12-27 J12-47 J12-49 J12-53 U17-3 U17-4 U17-5
        U17-8 P2-1 P2-1@1 P2-1@2 U11-10 C44-2 U41-1 U41-10 U41-19 C34-2 U8-8 C30-2
        CR1-2 U38-10 L13-1 C4-2 C6-2 C26-2 P8-1 P8-1@1 P8-1@2 U18-7 U18-9 U18-10 C41-2
        P11-1 P11-1@1 P11-1@2 U14-7 C52-2 C33-2 U47-7 C55-1 CR4-2 C21-2 U19-12 J11-16
        C11-2 U7-7 P1-1 P1-1@1 P1-1@2 C35-2 C20-2 P13-5 P13-6 P13-9 P13-10 P13-12
        P13-13 P13-14 C1-2 P3-1 P3-1@1 P3-1@2 U6-7 U25-7 U46-2 U46-5 J18-0 J18-0@1
        C45-2 J1-3 J1-5 J1-7 J1-20 J1-27 J1-47 J1-49 J1-53 P7-1 P7-1@1 P7-1@2 U16-7
        C7-2 U32-14 U32-22 C48-2 C19-2 C43-2 C13-2 U1-3 U1-10 C75-2 C74-2 C62-2 U9-7
        R62-1 C77-2 U35-1 U35-10 C65-2 P9-1 P9-1@1 P9-1@2 J19-6 P14-1 C59-2 U45-1
        U45-16 U45-22 C76-2 U2-26 U2-34 U2-35 U2-36 U2-37 U2-38 U2-39 U2-40 U10-7
        R27-2 R30-2 P5-1 P5-1@1 P5-1@2 Q1-1 J14-1 C71-2 C36-2 J13-3 J13-5 J13-7 J13-20
        J13-27 J13-47 J13-49 J13-53 C39-2 R76-1 C56-2 U15-5 U15-7 U15-11 U15-13 J16-1
        C23-2 U50-10 J5-3 J4-15 J9-1 U30-14 U30-22 C46-2 C72-2 R31-2 C42-2 C37-2 C14-2
        C32-2 C38-2 U34-12 U4-1 U4-7 C31-2 U24-7 U24-13 C51-2 U33-8 C40-2 C22-2 C28-2
        P12-1 P12-1@1 P12-1@2 J6-3 U22-7 R35-1 C57-2 R25-2 P4-1 P4-1@1 P4-1@2 C12-1
        C18-2 C60-2 U13-10 U5-5 U5-8 U40-2 U40-8 U40-14 C15-2 U42-1 U42-10 U42-19
        U44-8 C25-2 U21-4 SW3-1 SW3-1@1 C29-2 R61-1 J2-1 C67-2 D1-1 J15-2 J15-35 J15-36
        C16-2 J3-3 J3-5 J3-7 J3-20 J3-27 J3-47 J3-49 J3-53 C3-2 C49-2 C50-2 U37-1
        U37-14 C10-2 C64-1 U20-1 U20-10 U20-19 C17-2 C58-2 C9-2 R73-1 C24-2 J10-0
        J10-0@1 U36-1 U36-10 U31-14 U31-22 C47-2 C66-2 U29-14 U29-22 U39-16 C63-2
        P10-1 P10-1@1 P10-1@2 C27-2 U12-10 C70-2 U23-7 J17-1 R1-2 C8-2 U3-7 P6-1 P6-1@1
        P6-1@2)
    )
    (net IO_SNDIN
      (pins J12-10 R53-1 J1-10 J13-10 J3-10 R49-1 R55-1 R52-1)
    )
    (net "~{CRUCLK}"
      (pins U41-15 J15-4 U3-12)
    )
    (net "A15-CRUOUT"
      (pins U41-13 U18-11 U45-12 J15-8)
    )
    (net "Net-(U36-Q3)"
      (pins U37-21 U36-16)
    )
    (net "Net-(U36-Q2)"
      (pins U37-24 U36-17)
    )
    (net "Net-(U36-Q1)"
      (pins U37-25 U36-18)
    )
    (net "Net-(U36-Q6)"
      (pins U37-26 U36-13)
    )
    (net "unconnected-(U47-Pad10)"
      (pins U47-10)
    )
    (net "unconnected-(U47-Pad11)"
      (pins U47-11)
    )
    (net "unconnected-(U36-Q7-Pad12)"
      (pins U36-12)
    )
    (net "unconnected-(U39-IC0-Pad15)"
      (pins U39-15)
    )
    (net "unconnected-(U39-P1-Pad37)"
      (pins U39-37)
    )
    (net "Net-(U39-P3)"
      (pins U40-3 U39-22)
    )
    (net "unconnected-(U39-IC2-Pad13)"
      (pins U39-13)
    )
    (net "unconnected-(U39-IC3-Pad12)"
      (pins U39-12)
    )
    (net "Net-(U39-P4)"
      (pins U40-1 U40-15 U39-21)
    )
    (net "unconnected-(U39-IC1-Pad14)"
      (pins U39-14)
    )
    (net "Net-(U39-P2)"
      (pins U40-13 U39-26)
    )
    (net "unconnected-(U39-P0-Pad38)"
      (pins U39-38)
    )
    (net "unconnected-(U44-~{Q0}-Pad3)"
      (pins U44-3)
    )
    (net "Net-(U44-Q0)"
      (pins U45-28 U44-2)
    )
    (net "unconnected-(U44-~{Q2}-Pad11)"
      (pins U44-11)
    )
    (net "Net-(U44-Q3)"
      (pins U45-2 U44-15)
    )
    (net "unconnected-(U44-~{Q3}-Pad14)"
      (pins U44-14)
    )
    (net "unconnected-(U44-~{Q1}-Pad6)"
      (pins U44-6)
    )
    (net "unconnected-(U25B-C-Pad11)"
      (pins U25-11)
    )
    (net "unconnected-(U25B-~{R}-Pad13)"
      (pins U25-13)
    )
    (net +8V
      (pins J12-1 J12-2 J1-1 J1-2 J19-1 J13-1 J13-2 J3-1 J3-2)
    )
    (net IO_CRUIN
      (pins J12-55 J1-55 J13-55 U42-13 J3-55)
    )
    (net IO_D6
      (pins J12-22 J1-22 J13-22 U50-8 J3-22)
    )
    (net +15V
      (pins J12-59 J12-60 J1-59 J1-60 J19-2 J13-59 J13-60 J3-59 J3-60)
    )
    (net IO_D7
      (pins J12-19 J1-19 J13-19 U50-9 J3-19)
    )
    (net IO_D2
      (pins J12-26 J1-26 J13-26 U50-4 J3-26)
    )
    (net "~{IO_RESET}"
      (pins J12-6 J1-6 J13-6 U22-6 J3-6)
    )
    (net "unconnected-(J1-Pin_8-Pad8)"
      (pins J1-8)
    )
    (net "IO_READY_~{HOLD}"
      (pins J12-4 J1-4 J13-4 U42-3 J3-4)
    )
    (net RDBENA
      (pins J12-11 J1-11 J13-11 U50-19 J3-11)
    )
    (net "unconnected-(J1-Pin_18-Pad18)"
      (pins J1-18)
    )
    (net IO_HIGH
      (pins J12-12 J12-13 J12-15 J12-16 J12-45 J12-46 J12-48 J1-12 J1-13 J1-15 J1-16
        J1-45 J1-46 J1-48 R81-2 J13-12 J13-13 J13-15 J13-16 J13-45 J13-46 J13-48 J3-12
        J3-13 J3-15 J3-16 J3-45 J3-46 J3-48)
    )
    (net IO_D4
      (pins J12-24 J1-24 J13-24 U50-6 J3-24)
    )
    (net -15V
      (pins J12-57 J12-58 J1-57 J1-58 J19-5 J13-57 J13-58 J3-57 J3-58)
    )
    (net IO_D3
      (pins J12-23 J1-23 J13-23 U50-5 J3-23)
    )
    (net IO_D5
      (pins J12-21 J1-21 J13-21 U50-7 J3-21)
    )
    (net "~{IO_WE}"
      (pins J12-54 J1-54 R42-1 J13-54 J3-54)
    )
    (net IO_Ø3
      (pins J12-50 R41-1 J1-50 J13-50 J3-50)
    )
    (net IO_D0
      (pins J12-28 J1-28 J13-28 U50-2 J3-28)
    )
    (net IO_DBIN
      (pins J12-52 J1-52 J13-52 U22-8 J3-52)
    )
    (net IO_D1
      (pins J12-25 J1-25 J13-25 U50-3 J3-25)
    )
    (net "IO_~{MEMEN}"
      (pins J12-56 J1-56 J13-56 U42-9 J3-56)
    )
    (net "unconnected-(J1-Pin_9-Pad9)"
      (pins J1-9)
    )
    (net "~{IO_CRUCLK}"
      (pins J12-51 J1-51 J13-51 R44-1 J3-51)
    )
    (net "unconnected-(J3-Pin_18-Pad18)"
      (pins J3-18)
    )
    (net "unconnected-(J3-Pin_9-Pad9)"
      (pins J3-9)
    )
    (net "unconnected-(J3-Pin_8-Pad8)"
      (pins J3-8)
    )
    (net "unconnected-(J12-Pin_18-Pad18)"
      (pins J12-18)
    )
    (net "unconnected-(J12-Pin_8-Pad8)"
      (pins J12-8)
    )
    (net "unconnected-(J12-Pin_9-Pad9)"
      (pins J12-9)
    )
    (net "unconnected-(J13-Pin_18-Pad18)"
      (pins J13-18)
    )
    (net "unconnected-(J13-Pin_8-Pad8)"
      (pins J13-8)
    )
    (net "unconnected-(J13-Pin_9-Pad9)"
      (pins J13-9)
    )
    (net "Net-(U42-O1b)"
      (pins R51-2 U42-7)
    )
    (net "~{IO_EXT_INT}"
      (pins R54-2 U42-5)
    )
    (net "HOLD{slash}IAQ"
      (pins R56-2)
    )
    (net "~{IO_LOAD}"
      (pins R83-2 R82-1)
    )
    (net "~{IO_MBE}"
      (pins U41-3)
    )
    (net "unconnected-(J1-Pin_14-Pad14)"
      (pins J1-14)
    )
    (net "unconnected-(J3-Pin_14-Pad14)"
      (pins J3-14)
    )
    (net "unconnected-(J12-Pin_14-Pad14)"
      (pins J12-14)
    )
    (net "unconnected-(J13-Pin_14-Pad14)"
      (pins J13-14)
    )
    (class kicad_default "" +15V +3V3 +8V -12V -15V "/8Bit16BitSwitch/~{LSBEN}"
      "/8Bit16BitSwitch/~{MSBEN}" /CPU/Ø1 /CPU/Ø2 /CPU/Ø3 /CPU/Ø4 5VSB
      A0 A1 A10 A11 A12 A13 A14 A15 "A15-CRUOUT" A2 A3 A4 A5 A6 A7 A8 A9 CAS1
      CAS1_REM CAS2 CAS2_REM CAS3 CD0 CD1 CD10 CD11 CD12 CD13 CD14 CD15 CD2
      CD3 CD4 CD5 CD6 CD7 CD8 CD9 CPUCLK CRUCLK CRUIN CRUOUT D0 D1 D2 D3 D4
      D5 D6 D7 DBIN EXTINT GBE GND GREADY GRMCLK HOLDA "HOLD{slash}IAQ" IAQ
      IO_A0 IO_A1 IO_A10 IO_A11 IO_A12 IO_A13 IO_A14 "IO_A15-CRUOUT" IO_A2
      IO_A3 IO_A4 IO_A5 IO_A6 IO_A7 IO_A8 IO_A9 IO_CRUIN IO_D0 IO_D1 IO_D2
      IO_D3 IO_D4 IO_D5 IO_D6 IO_D7 IO_DBIN IO_HIGH "IO_READY_~{HOLD}" IO_SNDIN
      "IO_~{MEMEN}" IO_Ø3 IR_A1 IR_A1_O IR_A2 IR_A2_O JOY1 JOY2 J_DOWN J_FIRE
      J_LEFT J_RIGHT J_UP "Net-(C54-Pad2)" "Net-(C61-Pad1)" "Net-(C68-Pad1)"
      "Net-(C68-Pad2)" "Net-(C69-Pad2)" "Net-(C71-Pad1)" "Net-(C72-Pad1)"
      "Net-(C73-Pad2)" "Net-(C74-Pad1)" "Net-(C75-Pad1)" "Net-(CR2-A)" "Net-(CR2-K)"
      "Net-(CR3-K)" "Net-(D1-A)" "Net-(D2-A)" "Net-(D3-A)" "Net-(J11-Pin_1)"
      "Net-(J11-Pin_10)" "Net-(J11-Pin_11)" "Net-(J11-Pin_12)" "Net-(J11-Pin_13)"
      "Net-(J11-Pin_14)" "Net-(J11-Pin_15)" "Net-(J11-Pin_2)" "Net-(J11-Pin_3)"
      "Net-(J11-Pin_4)" "Net-(J11-Pin_5)" "Net-(J11-Pin_6)" "Net-(J11-Pin_7)"
      "Net-(J11-Pin_8)" "Net-(J11-Pin_9)" "Net-(J18-Pad1)" "Net-(J18-Pad3)"
      "Net-(J18-Pad4)" "Net-(J18-Pad5)" "Net-(J18-Pad6)" "Net-(J18-Pad8)"
      "Net-(J18-Pad9)" "Net-(J5-Pin_2)" "Net-(J6-Pin_2)" "Net-(L16-Pad1)"
      "Net-(L7-Pad2)" "Net-(P14-Pin_2)" "Net-(Q1-B)" "Net-(Q2-B)" "Net-(Q2-C)"
      "Net-(Q2-E)" "Net-(Q3-B)" "Net-(Q3-C)" "Net-(Q3-E)" "Net-(Q4-B)" "Net-(Q4-C)"
      "Net-(Q4-E)" "Net-(R12-Pad1)" "Net-(R13-Pad1)" "Net-(R14-Pad1)" "Net-(R15-Pad1)"
      "Net-(R16-Pad1)" "Net-(R23-Pad1)" "Net-(R56-Pad1)" "Net-(R63-Pad1)"
      "Net-(R65-Pad1)" "Net-(R66-Pad1)" "Net-(R67-Pad1)" "Net-(R68-Pad1)"
      "Net-(R70-Pad1)" "Net-(RN1-R1)" "Net-(RN1-R3)" "Net-(RN1-R4)" "Net-(RN1-R5)"
      "Net-(RN1-R6)" "Net-(RN2-R9)" "Net-(U1-FFD)" "Net-(U1-OSCIN)" "Net-(U1-TANK_1)"
      "Net-(U1-TANK_2)" "Net-(U1-XTAL1)" "Net-(U1-XTAL2)" "Net-(U1-Ø1)" "Net-(U1-Ø2)"
      "Net-(U1-Ø3)" "Net-(U1-Ø4)" "Net-(U10-Pad1)" "Net-(U10-Pad11)" "Net-(U10-Pad12)"
      "Net-(U11-OEa)" "Net-(U14-Pad11)" "Net-(U14-Pad2)" "Net-(U14-Pad8)"
      "Net-(U14-Pad9)" "Net-(U15-Pad4)" "Net-(U16A-D)" "Net-(U16A-Q)" "Net-(U16A-~{S})"
      "Net-(U16B-Q)" "Net-(U17-Mr)" "Net-(U17-Q0)" "Net-(U17-S1)" "Net-(U18-Pad3)"
      "Net-(U19A--)" "Net-(U2-DBIN)" "Net-(U2-~{HOLD})" "Net-(U2-~{MEMEN})"
      "Net-(U22-Pad10)" "Net-(U22-Pad2)" "Net-(U22-Pad4)" "Net-(U23-Pad2)"
      "Net-(U24-Pad1)" "Net-(U24-Pad3)" "Net-(U25A-C)" "Net-(U25A-D)" "Net-(U25A-~{S})"
      "Net-(U33-AOUT)" "Net-(U34-XTAL1)" "Net-(U34-XTAL2)" "Net-(U34-~{CSW})"
      "Net-(U35-Q0)" "Net-(U35-Q1)" "Net-(U35-Q2)" "Net-(U35-Q3)" "Net-(U35-Q4)"
      "Net-(U35-Q5)" "Net-(U35-Q6)" "Net-(U36-Q0)" "Net-(U36-Q1)" "Net-(U36-Q2)"
      "Net-(U36-Q3)" "Net-(U36-Q4)" "Net-(U36-Q5)" "Net-(U36-Q6)" "Net-(U39-P2)"
      "Net-(U39-P3)" "Net-(U39-P4)" "Net-(U41-O0b)" "Net-(U41-O1b)" "Net-(U41-O2b)"
      "Net-(U41-O3a)" "Net-(U42-O1b)" "Net-(U44-Q0)" "Net-(U44-Q3)" "Net-(U46A-+)"
      "Net-(U46B--)" "Net-(U48-K)" "Net-(U49-K)" "Net-(U5-E3)" "Net-(U5-O4)"
      "Net-(U7-Pad1)" "Net-(U7-Pad11)" "Net-(U7-Pad12)" "Net-(U8-E3)" "Net-(U8-O4)"
      "Net-(U8-O5)" "Net-(U8-O6)" "Net-(U8-O7)" "Net-(U9-Pad13)" PG PWR_ON
      RAMBLK RDBENA READY "READY_~{HOLD}" SBE SNDIN SNDOUT SOUNDCLK VAD0 VAD1
      VAD2 VAD3 VAD4 VAD5 VAD6 VAD7 VCAS VCOL VD0 VD1 VD2 VD3 VD4 VD5 VD6
      VD7 VDPINT VRAS VRD VROW VRW "unconnected-(J1-Pin_14-Pad14)" "unconnected-(J1-Pin_18-Pad18)"
      "unconnected-(J1-Pin_8-Pad8)" "unconnected-(J1-Pin_9-Pad9)" "unconnected-(J10-Pad1)"
      "unconnected-(J10-Pad6)" "unconnected-(J12-Pin_14-Pad14)" "unconnected-(J12-Pin_18-Pad18)"
      "unconnected-(J12-Pin_8-Pad8)" "unconnected-(J12-Pin_9-Pad9)" "unconnected-(J13-Pin_14-Pad14)"
      "unconnected-(J13-Pin_18-Pad18)" "unconnected-(J13-Pin_8-Pad8)" "unconnected-(J13-Pin_9-Pad9)"
      "unconnected-(J3-Pin_14-Pad14)" "unconnected-(J3-Pin_18-Pad18)" "unconnected-(J3-Pin_8-Pad8)"
      "unconnected-(J3-Pin_9-Pad9)" "unconnected-(R21-R1-Pad2)" "unconnected-(RN1-R7-Pad8)"
      "unconnected-(RN1-R8-Pad9)" "unconnected-(RN1-R9-Pad10)" "unconnected-(U1-OSCOUT-Pad16)"
      "unconnected-(U15-Pad10)" "unconnected-(U15-Pad12)" "unconnected-(U15-Pad6)"
      "unconnected-(U16A-~{Q}-Pad6)" "unconnected-(U16B-~{Q}-Pad8)" "unconnected-(U17-Dsl-Pad7)"
      "unconnected-(U17-P3-Pad6)" "unconnected-(U17-Q3-Pad12)" "unconnected-(U18-Pad8)"
      "unconnected-(U2-WAIT-Pad3)" "unconnected-(U23-Pad10)" "unconnected-(U23-Pad12)"
      "unconnected-(U23-Pad8)" "unconnected-(U24-Pad12)" "unconnected-(U25B-C-Pad11)"
      "unconnected-(U25B-D-Pad12)" "unconnected-(U25B-Q-Pad9)" "unconnected-(U25B-~{Q}-Pad8)"
      "unconnected-(U25B-~{R}-Pad13)" "unconnected-(U25B-~{S}-Pad10)" "unconnected-(U31-NC-Pad26)"
      "unconnected-(U31-VPP-Pad1)" "unconnected-(U32-NC-Pad26)" "unconnected-(U32-VPP-Pad1)"
      "unconnected-(U34-EXTVDP-Pad35)" "unconnected-(U35-Q7-Pad12)" "unconnected-(U36-Q7-Pad12)"
      "unconnected-(U39-IC0-Pad15)" "unconnected-(U39-IC1-Pad14)" "unconnected-(U39-IC2-Pad13)"
      "unconnected-(U39-IC3-Pad12)" "unconnected-(U39-P0-Pad38)" "unconnected-(U39-P1-Pad37)"
      "unconnected-(U44-~{Q0}-Pad3)" "unconnected-(U44-~{Q1}-Pad6)" "unconnected-(U44-~{Q2}-Pad11)"
      "unconnected-(U44-~{Q3}-Pad14)" "unconnected-(U47-Pad10)" "unconnected-(U47-Pad11)"
      "unconnected-(U8-O0-Pad15)" "~{CMRESET}" "~{CRUCLK}" "~{CSR}" "~{CSW}"
      "~{DBIN}" "~{GS}" "~{INTREQ}" "~{IO_CRUCLK}" "~{IO_EXT_INT}" "~{IO_LOAD}"
      "~{IO_MBE}" "~{IO_RESET}" "~{IO_WE}" "~{IROMG}" "~{LOAD}" "~{MBE}" "~{MEMEN}"
      "~{RAM0}" "~{RAM1}" "~{RAM2}" "~{RAM3}" "~{RAM4}" "~{RAM}" "~{RESET}"
      "~{ROMG}" "~{ROM}" "~{SOUND_SEL}" "~{WE}" "~{mWE}" "~{Ø1}" "~{Ø2}"
      "~{Ø3}" "~{Ø4}"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200)
      )
    )
    (class POWER +12V +5V -5V /Video/COMVID COMP_VID VSS
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200)
      )
    )
  )
  (wiring
  )
)
