verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/shifter_12.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/seven_seg_18.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/decoder_19.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/counter_17.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/compare_11.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/boolean_10.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/adder_9.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/shifterTester_5.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/reset_conditioner_8.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/multi_seven_seg_6.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/errorTester_7.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/compareTester_4.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/booleanTester_2.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/alu_1.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/adderTester_3.v"
verilog work "E:/Documents/mojo/alu16copy/work/planAhead/alu16/alu16.srcs/sources_1/imports/verilog/mojo_top_0.v"
