
F4_MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a768  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ed8  0800a8f8  0800a8f8  0001a8f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7d0  0800b7d0  000200ac  2**0
                  CONTENTS
  4 .ARM          00000008  0800b7d0  0800b7d0  0001b7d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b7d8  0800b7d8  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7d8  0800b7d8  0001b7d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b7dc  0800b7dc  0001b7dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  0800b7e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f00  200000ac  0800b88c  000200ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fac  0800b88c  00020fac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017dac  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003096  00000000  00000000  00037e88  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ed8  00000000  00000000  0003af20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000dc8  00000000  00000000  0003bdf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025bb7  00000000  00000000  0003cbc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ee26  00000000  00000000  00062777  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cd21d  00000000  00000000  0007159d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013e7ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000471c  00000000  00000000  0013e838  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000ac 	.word	0x200000ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a8e0 	.word	0x0800a8e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b0 	.word	0x200000b0
 80001cc:	0800a8e0 	.word	0x0800a8e0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2f>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b50:	bf24      	itt	cs
 8000b52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b5a:	d90d      	bls.n	8000b78 <__aeabi_d2f+0x30>
 8000b5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b70:	bf08      	it	eq
 8000b72:	f020 0001 	biceq.w	r0, r0, #1
 8000b76:	4770      	bx	lr
 8000b78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b7c:	d121      	bne.n	8000bc2 <__aeabi_d2f+0x7a>
 8000b7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b82:	bfbc      	itt	lt
 8000b84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	4770      	bxlt	lr
 8000b8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b92:	f1c2 0218 	rsb	r2, r2, #24
 8000b96:	f1c2 0c20 	rsb	ip, r2, #32
 8000b9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	f040 0001 	orrne.w	r0, r0, #1
 8000ba8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bb4:	ea40 000c 	orr.w	r0, r0, ip
 8000bb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc0:	e7cc      	b.n	8000b5c <__aeabi_d2f+0x14>
 8000bc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bc6:	d107      	bne.n	8000bd8 <__aeabi_d2f+0x90>
 8000bc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bcc:	bf1e      	ittt	ne
 8000bce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bd6:	4770      	bxne	lr
 8000bd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000be0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_ldivmod>:
 8000be8:	b97b      	cbnz	r3, 8000c0a <__aeabi_ldivmod+0x22>
 8000bea:	b972      	cbnz	r2, 8000c0a <__aeabi_ldivmod+0x22>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bfbe      	ittt	lt
 8000bf0:	2000      	movlt	r0, #0
 8000bf2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bf6:	e006      	blt.n	8000c06 <__aeabi_ldivmod+0x1e>
 8000bf8:	bf08      	it	eq
 8000bfa:	2800      	cmpeq	r0, #0
 8000bfc:	bf1c      	itt	ne
 8000bfe:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c02:	f04f 30ff 	movne.w	r0, #4294967295
 8000c06:	f000 b9bd 	b.w	8000f84 <__aeabi_idiv0>
 8000c0a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c0e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c12:	2900      	cmp	r1, #0
 8000c14:	db09      	blt.n	8000c2a <__aeabi_ldivmod+0x42>
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	db1a      	blt.n	8000c50 <__aeabi_ldivmod+0x68>
 8000c1a:	f000 f84d 	bl	8000cb8 <__udivmoddi4>
 8000c1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c26:	b004      	add	sp, #16
 8000c28:	4770      	bx	lr
 8000c2a:	4240      	negs	r0, r0
 8000c2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	db1b      	blt.n	8000c6c <__aeabi_ldivmod+0x84>
 8000c34:	f000 f840 	bl	8000cb8 <__udivmoddi4>
 8000c38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c40:	b004      	add	sp, #16
 8000c42:	4240      	negs	r0, r0
 8000c44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c48:	4252      	negs	r2, r2
 8000c4a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c4e:	4770      	bx	lr
 8000c50:	4252      	negs	r2, r2
 8000c52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c56:	f000 f82f 	bl	8000cb8 <__udivmoddi4>
 8000c5a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c62:	b004      	add	sp, #16
 8000c64:	4240      	negs	r0, r0
 8000c66:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c6a:	4770      	bx	lr
 8000c6c:	4252      	negs	r2, r2
 8000c6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c72:	f000 f821 	bl	8000cb8 <__udivmoddi4>
 8000c76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c7e:	b004      	add	sp, #16
 8000c80:	4252      	negs	r2, r2
 8000c82:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c86:	4770      	bx	lr

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 8000f92:	4b29      	ldr	r3, [pc, #164]	; (8001038 <set_int_enable+0xb0>)
 8000f94:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d01c      	beq.n	8000fd6 <set_int_enable+0x4e>
        if (enable)
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d002      	beq.n	8000fa8 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	73fb      	strb	r3, [r7, #15]
 8000fa6:	e001      	b.n	8000fac <set_int_enable+0x24>
        else
            tmp = 0x00;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8000fac:	4b22      	ldr	r3, [pc, #136]	; (8001038 <set_int_enable+0xb0>)
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	7818      	ldrb	r0, [r3, #0]
 8000fb2:	4b21      	ldr	r3, [pc, #132]	; (8001038 <set_int_enable+0xb0>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	7bd9      	ldrb	r1, [r3, #15]
 8000fb8:	f107 030f 	add.w	r3, r7, #15
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	f003 faf3 	bl	80045a8 <MPU_Write_Len>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d002      	beq.n	8000fce <set_int_enable+0x46>
            return -1;
 8000fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fcc:	e030      	b.n	8001030 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8000fce:	7bfa      	ldrb	r2, [r7, #15]
 8000fd0:	4b19      	ldr	r3, [pc, #100]	; (8001038 <set_int_enable+0xb0>)
 8000fd2:	745a      	strb	r2, [r3, #17]
 8000fd4:	e02b      	b.n	800102e <set_int_enable+0xa6>
    } else {
        if (!st.chip_cfg.sensors)
 8000fd6:	4b18      	ldr	r3, [pc, #96]	; (8001038 <set_int_enable+0xb0>)
 8000fd8:	7a9b      	ldrb	r3, [r3, #10]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d102      	bne.n	8000fe4 <set_int_enable+0x5c>
            return -1;
 8000fde:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe2:	e025      	b.n	8001030 <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d005      	beq.n	8000ff6 <set_int_enable+0x6e>
 8000fea:	4b13      	ldr	r3, [pc, #76]	; (8001038 <set_int_enable+0xb0>)
 8000fec:	7c5b      	ldrb	r3, [r3, #17]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <set_int_enable+0x6e>
            return 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	e01c      	b.n	8001030 <set_int_enable+0xa8>
        if (enable)
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d002      	beq.n	8001002 <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	73fb      	strb	r3, [r7, #15]
 8001000:	e001      	b.n	8001006 <set_int_enable+0x7e>
        else
            tmp = 0x00;
 8001002:	2300      	movs	r3, #0
 8001004:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001006:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <set_int_enable+0xb0>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	7818      	ldrb	r0, [r3, #0]
 800100c:	4b0a      	ldr	r3, [pc, #40]	; (8001038 <set_int_enable+0xb0>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	7bd9      	ldrb	r1, [r3, #15]
 8001012:	f107 030f 	add.w	r3, r7, #15
 8001016:	2201      	movs	r2, #1
 8001018:	f003 fac6 	bl	80045a8 <MPU_Write_Len>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d002      	beq.n	8001028 <set_int_enable+0xa0>
            return -1;
 8001022:	f04f 33ff 	mov.w	r3, #4294967295
 8001026:	e003      	b.n	8001030 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8001028:	7bfa      	ldrb	r2, [r7, #15]
 800102a:	4b03      	ldr	r3, [pc, #12]	; (8001038 <set_int_enable+0xb0>)
 800102c:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 800102e:	2300      	movs	r3, #0
}
 8001030:	4618      	mov	r0, r3
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	20000000 	.word	0x20000000

0800103c <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 8001042:	2380      	movs	r3, #128	; 0x80
 8001044:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8001046:	4b82      	ldr	r3, [pc, #520]	; (8001250 <mpu_init+0x214>)
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	7818      	ldrb	r0, [r3, #0]
 800104c:	4b80      	ldr	r3, [pc, #512]	; (8001250 <mpu_init+0x214>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	7c99      	ldrb	r1, [r3, #18]
 8001052:	463b      	mov	r3, r7
 8001054:	2201      	movs	r2, #1
 8001056:	f003 faa7 	bl	80045a8 <MPU_Write_Len>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d002      	beq.n	8001066 <mpu_init+0x2a>
        return -1;
 8001060:	f04f 33ff 	mov.w	r3, #4294967295
 8001064:	e0ef      	b.n	8001246 <mpu_init+0x20a>
    delay_ms(100);
 8001066:	2064      	movs	r0, #100	; 0x64
 8001068:	f004 fb62 	bl	8005730 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 800106c:	2300      	movs	r3, #0
 800106e:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8001070:	4b77      	ldr	r3, [pc, #476]	; (8001250 <mpu_init+0x214>)
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	7818      	ldrb	r0, [r3, #0]
 8001076:	4b76      	ldr	r3, [pc, #472]	; (8001250 <mpu_init+0x214>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	7c99      	ldrb	r1, [r3, #18]
 800107c:	463b      	mov	r3, r7
 800107e:	2201      	movs	r2, #1
 8001080:	f003 fa92 	bl	80045a8 <MPU_Write_Len>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d002      	beq.n	8001090 <mpu_init+0x54>
        return -1;
 800108a:	f04f 33ff 	mov.w	r3, #4294967295
 800108e:	e0da      	b.n	8001246 <mpu_init+0x20a>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 8001090:	4b6f      	ldr	r3, [pc, #444]	; (8001250 <mpu_init+0x214>)
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	7818      	ldrb	r0, [r3, #0]
 8001096:	4b6e      	ldr	r3, [pc, #440]	; (8001250 <mpu_init+0x214>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	7d99      	ldrb	r1, [r3, #22]
 800109c:	463b      	mov	r3, r7
 800109e:	2206      	movs	r2, #6
 80010a0:	f003 faa8 	bl	80045f4 <MPU_Read_Len>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d002      	beq.n	80010b0 <mpu_init+0x74>
        return -1;
 80010aa:	f04f 33ff 	mov.w	r3, #4294967295
 80010ae:	e0ca      	b.n	8001246 <mpu_init+0x20a>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80010b0:	797b      	ldrb	r3, [r7, #5]
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	b25b      	sxtb	r3, r3
 80010b6:	f003 0304 	and.w	r3, r3, #4
 80010ba:	b25a      	sxtb	r2, r3
 80010bc:	78fb      	ldrb	r3, [r7, #3]
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	b25b      	sxtb	r3, r3
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	b25b      	sxtb	r3, r3
 80010c8:	4313      	orrs	r3, r2
 80010ca:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80010cc:	787b      	ldrb	r3, [r7, #1]
 80010ce:	b25b      	sxtb	r3, r3
 80010d0:	f003 0301 	and.w	r3, r3, #1
 80010d4:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80010d6:	4313      	orrs	r3, r2
 80010d8:	b25b      	sxtb	r3, r3
 80010da:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d015      	beq.n	800110e <mpu_init+0xd2>
        /* Congrats, these parts are better. */
        if (rev == 1)
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d103      	bne.n	80010f0 <mpu_init+0xb4>
            st.chip_cfg.accel_half = 1;
 80010e8:	4b59      	ldr	r3, [pc, #356]	; (8001250 <mpu_init+0x214>)
 80010ea:	2201      	movs	r2, #1
 80010ec:	74da      	strb	r2, [r3, #19]
 80010ee:	e038      	b.n	8001162 <mpu_init+0x126>
        else if (rev == 2)
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	d103      	bne.n	80010fe <mpu_init+0xc2>
            st.chip_cfg.accel_half = 0;
 80010f6:	4b56      	ldr	r3, [pc, #344]	; (8001250 <mpu_init+0x214>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	74da      	strb	r2, [r3, #19]
 80010fc:	e031      	b.n	8001162 <mpu_init+0x126>
        else {
            log_e("Unsupported software product rev %d.\n", rev);
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	4619      	mov	r1, r3
 8001102:	4854      	ldr	r0, [pc, #336]	; (8001254 <mpu_init+0x218>)
 8001104:	f007 feec 	bl	8008ee0 <iprintf>
            return -1;
 8001108:	f04f 33ff 	mov.w	r3, #4294967295
 800110c:	e09b      	b.n	8001246 <mpu_init+0x20a>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 800110e:	4b50      	ldr	r3, [pc, #320]	; (8001250 <mpu_init+0x214>)
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	7818      	ldrb	r0, [r3, #0]
 8001114:	4b4e      	ldr	r3, [pc, #312]	; (8001250 <mpu_init+0x214>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	78d9      	ldrb	r1, [r3, #3]
 800111a:	463b      	mov	r3, r7
 800111c:	2201      	movs	r2, #1
 800111e:	f003 fa69 	bl	80045f4 <MPU_Read_Len>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d002      	beq.n	800112e <mpu_init+0xf2>
            return -1;
 8001128:	f04f 33ff 	mov.w	r3, #4294967295
 800112c:	e08b      	b.n	8001246 <mpu_init+0x20a>
        rev = data[0] & 0x0F;
 800112e:	783b      	ldrb	r3, [r7, #0]
 8001130:	f003 030f 	and.w	r3, r3, #15
 8001134:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d105      	bne.n	8001148 <mpu_init+0x10c>
            log_e("Product ID read as 0 indicates device is either "
 800113c:	4846      	ldr	r0, [pc, #280]	; (8001258 <mpu_init+0x21c>)
 800113e:	f007 ff43 	bl	8008fc8 <puts>
                "incompatible or an MPU3050.\n");
            return -1;
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
 8001146:	e07e      	b.n	8001246 <mpu_init+0x20a>
        } else if (rev == 4) {
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	2b04      	cmp	r3, #4
 800114c:	d106      	bne.n	800115c <mpu_init+0x120>
            log_i("Half sensitivity part found.\n");
 800114e:	4843      	ldr	r0, [pc, #268]	; (800125c <mpu_init+0x220>)
 8001150:	f007 ff3a 	bl	8008fc8 <puts>
            st.chip_cfg.accel_half = 1;
 8001154:	4b3e      	ldr	r3, [pc, #248]	; (8001250 <mpu_init+0x214>)
 8001156:	2201      	movs	r2, #1
 8001158:	74da      	strb	r2, [r3, #19]
 800115a:	e002      	b.n	8001162 <mpu_init+0x126>
        } else
            st.chip_cfg.accel_half = 0;
 800115c:	4b3c      	ldr	r3, [pc, #240]	; (8001250 <mpu_init+0x214>)
 800115e:	2200      	movs	r2, #0
 8001160:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8001162:	4b3b      	ldr	r3, [pc, #236]	; (8001250 <mpu_init+0x214>)
 8001164:	22ff      	movs	r2, #255	; 0xff
 8001166:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8001168:	4b39      	ldr	r3, [pc, #228]	; (8001250 <mpu_init+0x214>)
 800116a:	22ff      	movs	r2, #255	; 0xff
 800116c:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800116e:	4b38      	ldr	r3, [pc, #224]	; (8001250 <mpu_init+0x214>)
 8001170:	22ff      	movs	r2, #255	; 0xff
 8001172:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8001174:	4b36      	ldr	r3, [pc, #216]	; (8001250 <mpu_init+0x214>)
 8001176:	22ff      	movs	r2, #255	; 0xff
 8001178:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800117a:	4b35      	ldr	r3, [pc, #212]	; (8001250 <mpu_init+0x214>)
 800117c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001180:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8001182:	4b33      	ldr	r3, [pc, #204]	; (8001250 <mpu_init+0x214>)
 8001184:	22ff      	movs	r2, #255	; 0xff
 8001186:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8001188:	4b31      	ldr	r3, [pc, #196]	; (8001250 <mpu_init+0x214>)
 800118a:	22ff      	movs	r2, #255	; 0xff
 800118c:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800118e:	4b30      	ldr	r3, [pc, #192]	; (8001250 <mpu_init+0x214>)
 8001190:	2201      	movs	r2, #1
 8001192:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8001194:	4b2e      	ldr	r3, [pc, #184]	; (8001250 <mpu_init+0x214>)
 8001196:	2201      	movs	r2, #1
 8001198:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    st.chip_cfg.latched_int = 0;
 800119c:	4b2c      	ldr	r3, [pc, #176]	; (8001250 <mpu_init+0x214>)
 800119e:	2200      	movs	r2, #0
 80011a0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    st.chip_cfg.int_motion_only = 0;
 80011a4:	4b2a      	ldr	r3, [pc, #168]	; (8001250 <mpu_init+0x214>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 80011aa:	4b29      	ldr	r3, [pc, #164]	; (8001250 <mpu_init+0x214>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80011b0:	220c      	movs	r2, #12
 80011b2:	2100      	movs	r1, #0
 80011b4:	482a      	ldr	r0, [pc, #168]	; (8001260 <mpu_init+0x224>)
 80011b6:	f007 fe8a 	bl	8008ece <memset>
    st.chip_cfg.dmp_on = 0;
 80011ba:	4b25      	ldr	r3, [pc, #148]	; (8001250 <mpu_init+0x214>)
 80011bc:	2200      	movs	r2, #0
 80011be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    st.chip_cfg.dmp_loaded = 0;
 80011c2:	4b23      	ldr	r3, [pc, #140]	; (8001250 <mpu_init+0x214>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 80011ca:	4b21      	ldr	r3, [pc, #132]	; (8001250 <mpu_init+0x214>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	84da      	strh	r2, [r3, #38]	; 0x26

    if (mpu_set_gyro_fsr(2000))
 80011d0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80011d4:	f000 f9fa 	bl	80015cc <mpu_set_gyro_fsr>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d002      	beq.n	80011e4 <mpu_init+0x1a8>
        return -1;
 80011de:	f04f 33ff 	mov.w	r3, #4294967295
 80011e2:	e030      	b.n	8001246 <mpu_init+0x20a>
    if (mpu_set_accel_fsr(2))
 80011e4:	2002      	movs	r0, #2
 80011e6:	f000 fa7d 	bl	80016e4 <mpu_set_accel_fsr>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d002      	beq.n	80011f6 <mpu_init+0x1ba>
        return -1;
 80011f0:	f04f 33ff 	mov.w	r3, #4294967295
 80011f4:	e027      	b.n	8001246 <mpu_init+0x20a>
    if (mpu_set_lpf(42))
 80011f6:	202a      	movs	r0, #42	; 0x2a
 80011f8:	f000 fb1a 	bl	8001830 <mpu_set_lpf>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d002      	beq.n	8001208 <mpu_init+0x1cc>
        return -1;
 8001202:	f04f 33ff 	mov.w	r3, #4294967295
 8001206:	e01e      	b.n	8001246 <mpu_init+0x20a>
    if (mpu_set_sample_rate(50))
 8001208:	2032      	movs	r0, #50	; 0x32
 800120a:	f000 fb79 	bl	8001900 <mpu_set_sample_rate>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d002      	beq.n	800121a <mpu_init+0x1de>
        return -1;
 8001214:	f04f 33ff 	mov.w	r3, #4294967295
 8001218:	e015      	b.n	8001246 <mpu_init+0x20a>
    if (mpu_configure_fifo(0))
 800121a:	2000      	movs	r0, #0
 800121c:	f000 fc5e 	bl	8001adc <mpu_configure_fifo>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d002      	beq.n	800122c <mpu_init+0x1f0>
        return -1;
 8001226:	f04f 33ff 	mov.w	r3, #4294967295
 800122a:	e00c      	b.n	8001246 <mpu_init+0x20a>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 800122c:	2000      	movs	r0, #0
 800122e:	f000 fdab 	bl	8001d88 <mpu_set_bypass>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d002      	beq.n	800123e <mpu_init+0x202>
        return -1;
 8001238:	f04f 33ff 	mov.w	r3, #4294967295
 800123c:	e003      	b.n	8001246 <mpu_init+0x20a>
#endif

    mpu_set_sensors(0);
 800123e:	2000      	movs	r0, #0
 8001240:	f000 fc9e 	bl	8001b80 <mpu_set_sensors>
    return 0;
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000000 	.word	0x20000000
 8001254:	0800a908 	.word	0x0800a908
 8001258:	0800a930 	.word	0x0800a930
 800125c:	0800a97c 	.word	0x0800a97c
 8001260:	20000016 	.word	0x20000016

08001264 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	2b28      	cmp	r3, #40	; 0x28
 8001272:	d902      	bls.n	800127a <mpu_lp_accel_mode+0x16>
        return -1;
 8001274:	f04f 33ff 	mov.w	r3, #4294967295
 8001278:	e06a      	b.n	8001350 <mpu_lp_accel_mode+0xec>

    if (!rate) {
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d11c      	bne.n	80012ba <mpu_lp_accel_mode+0x56>
        mpu_set_int_latched(0);
 8001280:	2000      	movs	r0, #0
 8001282:	f000 fe47 	bl	8001f14 <mpu_set_int_latched>
        tmp[0] = 0;
 8001286:	2300      	movs	r3, #0
 8001288:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 800128a:	2307      	movs	r3, #7
 800128c:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800128e:	4b32      	ldr	r3, [pc, #200]	; (8001358 <mpu_lp_accel_mode+0xf4>)
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	7818      	ldrb	r0, [r3, #0]
 8001294:	4b30      	ldr	r3, [pc, #192]	; (8001358 <mpu_lp_accel_mode+0xf4>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	7c99      	ldrb	r1, [r3, #18]
 800129a:	f107 030c 	add.w	r3, r7, #12
 800129e:	2202      	movs	r2, #2
 80012a0:	f003 f982 	bl	80045a8 <MPU_Write_Len>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d002      	beq.n	80012b0 <mpu_lp_accel_mode+0x4c>
            return -1;
 80012aa:	f04f 33ff 	mov.w	r3, #4294967295
 80012ae:	e04f      	b.n	8001350 <mpu_lp_accel_mode+0xec>
        st.chip_cfg.lp_accel_mode = 0;
 80012b0:	4b29      	ldr	r3, [pc, #164]	; (8001358 <mpu_lp_accel_mode+0xf4>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	751a      	strb	r2, [r3, #20]
        return 0;
 80012b6:	2300      	movs	r3, #0
 80012b8:	e04a      	b.n	8001350 <mpu_lp_accel_mode+0xec>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 80012ba:	2001      	movs	r0, #1
 80012bc:	f000 fe2a 	bl	8001f14 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 80012c0:	2320      	movs	r3, #32
 80012c2:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d105      	bne.n	80012d6 <mpu_lp_accel_mode+0x72>
        tmp[1] = INV_LPA_1_25HZ;
 80012ca:	2300      	movs	r3, #0
 80012cc:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80012ce:	2005      	movs	r0, #5
 80012d0:	f000 faae 	bl	8001830 <mpu_set_lpf>
 80012d4:	e016      	b.n	8001304 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 5) {
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	2b05      	cmp	r3, #5
 80012da:	d805      	bhi.n	80012e8 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_5HZ;
 80012dc:	2301      	movs	r3, #1
 80012de:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80012e0:	2005      	movs	r0, #5
 80012e2:	f000 faa5 	bl	8001830 <mpu_set_lpf>
 80012e6:	e00d      	b.n	8001304 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 20) {
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	2b14      	cmp	r3, #20
 80012ec:	d805      	bhi.n	80012fa <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_20HZ;
 80012ee:	2302      	movs	r3, #2
 80012f0:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 80012f2:	200a      	movs	r0, #10
 80012f4:	f000 fa9c 	bl	8001830 <mpu_set_lpf>
 80012f8:	e004      	b.n	8001304 <mpu_lp_accel_mode+0xa0>
    } else {
        tmp[1] = INV_LPA_40HZ;
 80012fa:	2303      	movs	r3, #3
 80012fc:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 80012fe:	2014      	movs	r0, #20
 8001300:	f000 fa96 	bl	8001830 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 8001304:	7b7b      	ldrb	r3, [r7, #13]
 8001306:	019b      	lsls	r3, r3, #6
 8001308:	b25b      	sxtb	r3, r3
 800130a:	f043 0307 	orr.w	r3, r3, #7
 800130e:	b25b      	sxtb	r3, r3
 8001310:	b2db      	uxtb	r3, r3
 8001312:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001314:	4b10      	ldr	r3, [pc, #64]	; (8001358 <mpu_lp_accel_mode+0xf4>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	7818      	ldrb	r0, [r3, #0]
 800131a:	4b0f      	ldr	r3, [pc, #60]	; (8001358 <mpu_lp_accel_mode+0xf4>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	7c99      	ldrb	r1, [r3, #18]
 8001320:	f107 030c 	add.w	r3, r7, #12
 8001324:	2202      	movs	r2, #2
 8001326:	f003 f93f 	bl	80045a8 <MPU_Write_Len>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d002      	beq.n	8001336 <mpu_lp_accel_mode+0xd2>
        return -1;
 8001330:	f04f 33ff 	mov.w	r3, #4294967295
 8001334:	e00c      	b.n	8001350 <mpu_lp_accel_mode+0xec>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8001336:	4b08      	ldr	r3, [pc, #32]	; (8001358 <mpu_lp_accel_mode+0xf4>)
 8001338:	2208      	movs	r2, #8
 800133a:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 800133c:	4b06      	ldr	r3, [pc, #24]	; (8001358 <mpu_lp_accel_mode+0xf4>)
 800133e:	2200      	movs	r2, #0
 8001340:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8001342:	4b05      	ldr	r3, [pc, #20]	; (8001358 <mpu_lp_accel_mode+0xf4>)
 8001344:	2201      	movs	r2, #1
 8001346:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8001348:	2000      	movs	r0, #0
 800134a:	f000 fbc7 	bl	8001adc <mpu_configure_fifo>

    return 0;
 800134e:	2300      	movs	r3, #0
}
 8001350:	4618      	mov	r0, r3
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000000 	.word	0x20000000

0800135c <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001362:	4b7e      	ldr	r3, [pc, #504]	; (800155c <mpu_reset_fifo+0x200>)
 8001364:	7a9b      	ldrb	r3, [r3, #10]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d102      	bne.n	8001370 <mpu_reset_fifo+0x14>
        return -1;
 800136a:	f04f 33ff 	mov.w	r3, #4294967295
 800136e:	e0f1      	b.n	8001554 <mpu_reset_fifo+0x1f8>

    data = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001374:	4b79      	ldr	r3, [pc, #484]	; (800155c <mpu_reset_fifo+0x200>)
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	7818      	ldrb	r0, [r3, #0]
 800137a:	4b78      	ldr	r3, [pc, #480]	; (800155c <mpu_reset_fifo+0x200>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	7bd9      	ldrb	r1, [r3, #15]
 8001380:	1dfb      	adds	r3, r7, #7
 8001382:	2201      	movs	r2, #1
 8001384:	f003 f910 	bl	80045a8 <MPU_Write_Len>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d002      	beq.n	8001394 <mpu_reset_fifo+0x38>
        return -1;
 800138e:	f04f 33ff 	mov.w	r3, #4294967295
 8001392:	e0df      	b.n	8001554 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001394:	4b71      	ldr	r3, [pc, #452]	; (800155c <mpu_reset_fifo+0x200>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	7818      	ldrb	r0, [r3, #0]
 800139a:	4b70      	ldr	r3, [pc, #448]	; (800155c <mpu_reset_fifo+0x200>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	7959      	ldrb	r1, [r3, #5]
 80013a0:	1dfb      	adds	r3, r7, #7
 80013a2:	2201      	movs	r2, #1
 80013a4:	f003 f900 	bl	80045a8 <MPU_Write_Len>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d002      	beq.n	80013b4 <mpu_reset_fifo+0x58>
        return -1;
 80013ae:	f04f 33ff 	mov.w	r3, #4294967295
 80013b2:	e0cf      	b.n	8001554 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80013b4:	4b69      	ldr	r3, [pc, #420]	; (800155c <mpu_reset_fifo+0x200>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	7818      	ldrb	r0, [r3, #0]
 80013ba:	4b68      	ldr	r3, [pc, #416]	; (800155c <mpu_reset_fifo+0x200>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	7919      	ldrb	r1, [r3, #4]
 80013c0:	1dfb      	adds	r3, r7, #7
 80013c2:	2201      	movs	r2, #1
 80013c4:	f003 f8f0 	bl	80045a8 <MPU_Write_Len>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d002      	beq.n	80013d4 <mpu_reset_fifo+0x78>
        return -1;
 80013ce:	f04f 33ff 	mov.w	r3, #4294967295
 80013d2:	e0bf      	b.n	8001554 <mpu_reset_fifo+0x1f8>

    if (st.chip_cfg.dmp_on) {
 80013d4:	4b61      	ldr	r3, [pc, #388]	; (800155c <mpu_reset_fifo+0x200>)
 80013d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d05c      	beq.n	8001498 <mpu_reset_fifo+0x13c>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 80013de:	230c      	movs	r3, #12
 80013e0:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80013e2:	4b5e      	ldr	r3, [pc, #376]	; (800155c <mpu_reset_fifo+0x200>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	7818      	ldrb	r0, [r3, #0]
 80013e8:	4b5c      	ldr	r3, [pc, #368]	; (800155c <mpu_reset_fifo+0x200>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	7919      	ldrb	r1, [r3, #4]
 80013ee:	1dfb      	adds	r3, r7, #7
 80013f0:	2201      	movs	r2, #1
 80013f2:	f003 f8d9 	bl	80045a8 <MPU_Write_Len>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d002      	beq.n	8001402 <mpu_reset_fifo+0xa6>
            return -1;
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001400:	e0a8      	b.n	8001554 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 8001402:	2032      	movs	r0, #50	; 0x32
 8001404:	f004 f994 	bl	8005730 <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8001408:	23c0      	movs	r3, #192	; 0xc0
 800140a:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800140c:	4b53      	ldr	r3, [pc, #332]	; (800155c <mpu_reset_fifo+0x200>)
 800140e:	7a9b      	ldrb	r3, [r3, #10]
 8001410:	f003 0301 	and.w	r3, r3, #1
 8001414:	2b00      	cmp	r3, #0
 8001416:	d004      	beq.n	8001422 <mpu_reset_fifo+0xc6>
            data |= BIT_AUX_IF_EN;
 8001418:	79fb      	ldrb	r3, [r7, #7]
 800141a:	f043 0320 	orr.w	r3, r3, #32
 800141e:	b2db      	uxtb	r3, r3
 8001420:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001422:	4b4e      	ldr	r3, [pc, #312]	; (800155c <mpu_reset_fifo+0x200>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	7818      	ldrb	r0, [r3, #0]
 8001428:	4b4c      	ldr	r3, [pc, #304]	; (800155c <mpu_reset_fifo+0x200>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	7919      	ldrb	r1, [r3, #4]
 800142e:	1dfb      	adds	r3, r7, #7
 8001430:	2201      	movs	r2, #1
 8001432:	f003 f8b9 	bl	80045a8 <MPU_Write_Len>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d002      	beq.n	8001442 <mpu_reset_fifo+0xe6>
            return -1;
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
 8001440:	e088      	b.n	8001554 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.int_enable)
 8001442:	4b46      	ldr	r3, [pc, #280]	; (800155c <mpu_reset_fifo+0x200>)
 8001444:	7c5b      	ldrb	r3, [r3, #17]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d002      	beq.n	8001450 <mpu_reset_fifo+0xf4>
            data = BIT_DMP_INT_EN;
 800144a:	2302      	movs	r3, #2
 800144c:	71fb      	strb	r3, [r7, #7]
 800144e:	e001      	b.n	8001454 <mpu_reset_fifo+0xf8>
        else
            data = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001454:	4b41      	ldr	r3, [pc, #260]	; (800155c <mpu_reset_fifo+0x200>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	7818      	ldrb	r0, [r3, #0]
 800145a:	4b40      	ldr	r3, [pc, #256]	; (800155c <mpu_reset_fifo+0x200>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	7bd9      	ldrb	r1, [r3, #15]
 8001460:	1dfb      	adds	r3, r7, #7
 8001462:	2201      	movs	r2, #1
 8001464:	f003 f8a0 	bl	80045a8 <MPU_Write_Len>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d002      	beq.n	8001474 <mpu_reset_fifo+0x118>
            return -1;
 800146e:	f04f 33ff 	mov.w	r3, #4294967295
 8001472:	e06f      	b.n	8001554 <mpu_reset_fifo+0x1f8>
        data = 0;
 8001474:	2300      	movs	r3, #0
 8001476:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001478:	4b38      	ldr	r3, [pc, #224]	; (800155c <mpu_reset_fifo+0x200>)
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	7818      	ldrb	r0, [r3, #0]
 800147e:	4b37      	ldr	r3, [pc, #220]	; (800155c <mpu_reset_fifo+0x200>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	7959      	ldrb	r1, [r3, #5]
 8001484:	1dfb      	adds	r3, r7, #7
 8001486:	2201      	movs	r2, #1
 8001488:	f003 f88e 	bl	80045a8 <MPU_Write_Len>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d05f      	beq.n	8001552 <mpu_reset_fifo+0x1f6>
            return -1;
 8001492:	f04f 33ff 	mov.w	r3, #4294967295
 8001496:	e05d      	b.n	8001554 <mpu_reset_fifo+0x1f8>
    } else {
        data = BIT_FIFO_RST;
 8001498:	2304      	movs	r3, #4
 800149a:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800149c:	4b2f      	ldr	r3, [pc, #188]	; (800155c <mpu_reset_fifo+0x200>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	7818      	ldrb	r0, [r3, #0]
 80014a2:	4b2e      	ldr	r3, [pc, #184]	; (800155c <mpu_reset_fifo+0x200>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	7919      	ldrb	r1, [r3, #4]
 80014a8:	1dfb      	adds	r3, r7, #7
 80014aa:	2201      	movs	r2, #1
 80014ac:	f003 f87c 	bl	80045a8 <MPU_Write_Len>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d002      	beq.n	80014bc <mpu_reset_fifo+0x160>
            return -1;
 80014b6:	f04f 33ff 	mov.w	r3, #4294967295
 80014ba:	e04b      	b.n	8001554 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 80014bc:	4b27      	ldr	r3, [pc, #156]	; (800155c <mpu_reset_fifo+0x200>)
 80014be:	7c9b      	ldrb	r3, [r3, #18]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d105      	bne.n	80014d0 <mpu_reset_fifo+0x174>
 80014c4:	4b25      	ldr	r3, [pc, #148]	; (800155c <mpu_reset_fifo+0x200>)
 80014c6:	7a9b      	ldrb	r3, [r3, #10]
 80014c8:	f003 0301 	and.w	r3, r3, #1
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d102      	bne.n	80014d6 <mpu_reset_fifo+0x17a>
            data = BIT_FIFO_EN;
 80014d0:	2340      	movs	r3, #64	; 0x40
 80014d2:	71fb      	strb	r3, [r7, #7]
 80014d4:	e001      	b.n	80014da <mpu_reset_fifo+0x17e>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 80014d6:	2360      	movs	r3, #96	; 0x60
 80014d8:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80014da:	4b20      	ldr	r3, [pc, #128]	; (800155c <mpu_reset_fifo+0x200>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	7818      	ldrb	r0, [r3, #0]
 80014e0:	4b1e      	ldr	r3, [pc, #120]	; (800155c <mpu_reset_fifo+0x200>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	7919      	ldrb	r1, [r3, #4]
 80014e6:	1dfb      	adds	r3, r7, #7
 80014e8:	2201      	movs	r2, #1
 80014ea:	f003 f85d 	bl	80045a8 <MPU_Write_Len>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d002      	beq.n	80014fa <mpu_reset_fifo+0x19e>
            return -1;
 80014f4:	f04f 33ff 	mov.w	r3, #4294967295
 80014f8:	e02c      	b.n	8001554 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 80014fa:	2032      	movs	r0, #50	; 0x32
 80014fc:	f004 f918 	bl	8005730 <HAL_Delay>
        if (st.chip_cfg.int_enable)
 8001500:	4b16      	ldr	r3, [pc, #88]	; (800155c <mpu_reset_fifo+0x200>)
 8001502:	7c5b      	ldrb	r3, [r3, #17]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d002      	beq.n	800150e <mpu_reset_fifo+0x1b2>
            data = BIT_DATA_RDY_EN;
 8001508:	2301      	movs	r3, #1
 800150a:	71fb      	strb	r3, [r7, #7]
 800150c:	e001      	b.n	8001512 <mpu_reset_fifo+0x1b6>
        else
            data = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001512:	4b12      	ldr	r3, [pc, #72]	; (800155c <mpu_reset_fifo+0x200>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	7818      	ldrb	r0, [r3, #0]
 8001518:	4b10      	ldr	r3, [pc, #64]	; (800155c <mpu_reset_fifo+0x200>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	7bd9      	ldrb	r1, [r3, #15]
 800151e:	1dfb      	adds	r3, r7, #7
 8001520:	2201      	movs	r2, #1
 8001522:	f003 f841 	bl	80045a8 <MPU_Write_Len>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d002      	beq.n	8001532 <mpu_reset_fifo+0x1d6>
            return -1;
 800152c:	f04f 33ff 	mov.w	r3, #4294967295
 8001530:	e010      	b.n	8001554 <mpu_reset_fifo+0x1f8>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001532:	4b0a      	ldr	r3, [pc, #40]	; (800155c <mpu_reset_fifo+0x200>)
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	7818      	ldrb	r0, [r3, #0]
 8001538:	4b08      	ldr	r3, [pc, #32]	; (800155c <mpu_reset_fifo+0x200>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	7959      	ldrb	r1, [r3, #5]
 800153e:	4b08      	ldr	r3, [pc, #32]	; (8001560 <mpu_reset_fifo+0x204>)
 8001540:	2201      	movs	r2, #1
 8001542:	f003 f831 	bl	80045a8 <MPU_Write_Len>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d002      	beq.n	8001552 <mpu_reset_fifo+0x1f6>
            return -1;
 800154c:	f04f 33ff 	mov.w	r3, #4294967295
 8001550:	e000      	b.n	8001554 <mpu_reset_fifo+0x1f8>
    }
    return 0;
 8001552:	2300      	movs	r3, #0
}
 8001554:	4618      	mov	r0, r3
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000000 	.word	0x20000000
 8001560:	20000010 	.word	0x20000010

08001564 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 800156c:	4b16      	ldr	r3, [pc, #88]	; (80015c8 <mpu_get_gyro_fsr+0x64>)
 800156e:	7a1b      	ldrb	r3, [r3, #8]
 8001570:	2b03      	cmp	r3, #3
 8001572:	d81e      	bhi.n	80015b2 <mpu_get_gyro_fsr+0x4e>
 8001574:	a201      	add	r2, pc, #4	; (adr r2, 800157c <mpu_get_gyro_fsr+0x18>)
 8001576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800157a:	bf00      	nop
 800157c:	0800158d 	.word	0x0800158d
 8001580:	08001595 	.word	0x08001595
 8001584:	0800159f 	.word	0x0800159f
 8001588:	080015a9 	.word	0x080015a9
    case INV_FSR_250DPS:
        fsr[0] = 250;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	22fa      	movs	r2, #250	; 0xfa
 8001590:	801a      	strh	r2, [r3, #0]
        break;
 8001592:	e012      	b.n	80015ba <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800159a:	801a      	strh	r2, [r3, #0]
        break;
 800159c:	e00d      	b.n	80015ba <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015a4:	801a      	strh	r2, [r3, #0]
        break;
 80015a6:	e008      	b.n	80015ba <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80015ae:	801a      	strh	r2, [r3, #0]
        break;
 80015b0:	e003      	b.n	80015ba <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2200      	movs	r2, #0
 80015b6:	801a      	strh	r2, [r3, #0]
        break;
 80015b8:	bf00      	nop
    }
    return 0;
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	4618      	mov	r0, r3
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	20000000 	.word	0x20000000

080015cc <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80015d6:	4b25      	ldr	r3, [pc, #148]	; (800166c <mpu_set_gyro_fsr+0xa0>)
 80015d8:	7a9b      	ldrb	r3, [r3, #10]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d102      	bne.n	80015e4 <mpu_set_gyro_fsr+0x18>
        return -1;
 80015de:	f04f 33ff 	mov.w	r3, #4294967295
 80015e2:	e03f      	b.n	8001664 <mpu_set_gyro_fsr+0x98>

    switch (fsr) {
 80015e4:	88fb      	ldrh	r3, [r7, #6]
 80015e6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80015ea:	d00f      	beq.n	800160c <mpu_set_gyro_fsr+0x40>
 80015ec:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80015f0:	dc02      	bgt.n	80015f8 <mpu_set_gyro_fsr+0x2c>
 80015f2:	2bfa      	cmp	r3, #250	; 0xfa
 80015f4:	d007      	beq.n	8001606 <mpu_set_gyro_fsr+0x3a>
 80015f6:	e012      	b.n	800161e <mpu_set_gyro_fsr+0x52>
 80015f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80015fc:	d009      	beq.n	8001612 <mpu_set_gyro_fsr+0x46>
 80015fe:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001602:	d009      	beq.n	8001618 <mpu_set_gyro_fsr+0x4c>
 8001604:	e00b      	b.n	800161e <mpu_set_gyro_fsr+0x52>
    case 250:
        data = INV_FSR_250DPS << 3;
 8001606:	2300      	movs	r3, #0
 8001608:	73fb      	strb	r3, [r7, #15]
        break;
 800160a:	e00b      	b.n	8001624 <mpu_set_gyro_fsr+0x58>
    case 500:
        data = INV_FSR_500DPS << 3;
 800160c:	2308      	movs	r3, #8
 800160e:	73fb      	strb	r3, [r7, #15]
        break;
 8001610:	e008      	b.n	8001624 <mpu_set_gyro_fsr+0x58>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8001612:	2310      	movs	r3, #16
 8001614:	73fb      	strb	r3, [r7, #15]
        break;
 8001616:	e005      	b.n	8001624 <mpu_set_gyro_fsr+0x58>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8001618:	2318      	movs	r3, #24
 800161a:	73fb      	strb	r3, [r7, #15]
        break;
 800161c:	e002      	b.n	8001624 <mpu_set_gyro_fsr+0x58>
    default:
        return -1;
 800161e:	f04f 33ff 	mov.w	r3, #4294967295
 8001622:	e01f      	b.n	8001664 <mpu_set_gyro_fsr+0x98>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8001624:	4b11      	ldr	r3, [pc, #68]	; (800166c <mpu_set_gyro_fsr+0xa0>)
 8001626:	7a1a      	ldrb	r2, [r3, #8]
 8001628:	7bfb      	ldrb	r3, [r7, #15]
 800162a:	08db      	lsrs	r3, r3, #3
 800162c:	b2db      	uxtb	r3, r3
 800162e:	429a      	cmp	r2, r3
 8001630:	d101      	bne.n	8001636 <mpu_set_gyro_fsr+0x6a>
        return 0;
 8001632:	2300      	movs	r3, #0
 8001634:	e016      	b.n	8001664 <mpu_set_gyro_fsr+0x98>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8001636:	4b0d      	ldr	r3, [pc, #52]	; (800166c <mpu_set_gyro_fsr+0xa0>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	7818      	ldrb	r0, [r3, #0]
 800163c:	4b0b      	ldr	r3, [pc, #44]	; (800166c <mpu_set_gyro_fsr+0xa0>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	7999      	ldrb	r1, [r3, #6]
 8001642:	f107 030f 	add.w	r3, r7, #15
 8001646:	2201      	movs	r2, #1
 8001648:	f002 ffae 	bl	80045a8 <MPU_Write_Len>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d002      	beq.n	8001658 <mpu_set_gyro_fsr+0x8c>
        return -1;
 8001652:	f04f 33ff 	mov.w	r3, #4294967295
 8001656:	e005      	b.n	8001664 <mpu_set_gyro_fsr+0x98>
    st.chip_cfg.gyro_fsr = data >> 3;
 8001658:	7bfb      	ldrb	r3, [r7, #15]
 800165a:	08db      	lsrs	r3, r3, #3
 800165c:	b2da      	uxtb	r2, r3
 800165e:	4b03      	ldr	r3, [pc, #12]	; (800166c <mpu_set_gyro_fsr+0xa0>)
 8001660:	721a      	strb	r2, [r3, #8]
    return 0;
 8001662:	2300      	movs	r3, #0
}
 8001664:	4618      	mov	r0, r3
 8001666:	3710      	adds	r7, #16
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20000000 	.word	0x20000000

08001670 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8001678:	4b19      	ldr	r3, [pc, #100]	; (80016e0 <mpu_get_accel_fsr+0x70>)
 800167a:	7a5b      	ldrb	r3, [r3, #9]
 800167c:	2b03      	cmp	r3, #3
 800167e:	d81b      	bhi.n	80016b8 <mpu_get_accel_fsr+0x48>
 8001680:	a201      	add	r2, pc, #4	; (adr r2, 8001688 <mpu_get_accel_fsr+0x18>)
 8001682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001686:	bf00      	nop
 8001688:	08001699 	.word	0x08001699
 800168c:	080016a1 	.word	0x080016a1
 8001690:	080016a9 	.word	0x080016a9
 8001694:	080016b1 	.word	0x080016b1
    case INV_FSR_2G:
        fsr[0] = 2;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2202      	movs	r2, #2
 800169c:	701a      	strb	r2, [r3, #0]
        break;
 800169e:	e00e      	b.n	80016be <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2204      	movs	r2, #4
 80016a4:	701a      	strb	r2, [r3, #0]
        break;
 80016a6:	e00a      	b.n	80016be <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2208      	movs	r2, #8
 80016ac:	701a      	strb	r2, [r3, #0]
        break;
 80016ae:	e006      	b.n	80016be <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2210      	movs	r2, #16
 80016b4:	701a      	strb	r2, [r3, #0]
        break;
 80016b6:	e002      	b.n	80016be <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 80016b8:	f04f 33ff 	mov.w	r3, #4294967295
 80016bc:	e00a      	b.n	80016d4 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 80016be:	4b08      	ldr	r3, [pc, #32]	; (80016e0 <mpu_get_accel_fsr+0x70>)
 80016c0:	7cdb      	ldrb	r3, [r3, #19]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d005      	beq.n	80016d2 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	b2da      	uxtb	r2, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	701a      	strb	r2, [r3, #0]
    return 0;
 80016d2:	2300      	movs	r3, #0
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	20000000 	.word	0x20000000

080016e4 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80016ee:	4b30      	ldr	r3, [pc, #192]	; (80017b0 <mpu_set_accel_fsr+0xcc>)
 80016f0:	7a9b      	ldrb	r3, [r3, #10]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d102      	bne.n	80016fc <mpu_set_accel_fsr+0x18>
        return -1;
 80016f6:	f04f 33ff 	mov.w	r3, #4294967295
 80016fa:	e054      	b.n	80017a6 <mpu_set_accel_fsr+0xc2>

    switch (fsr) {
 80016fc:	79fb      	ldrb	r3, [r7, #7]
 80016fe:	3b02      	subs	r3, #2
 8001700:	2b0e      	cmp	r3, #14
 8001702:	d82d      	bhi.n	8001760 <mpu_set_accel_fsr+0x7c>
 8001704:	a201      	add	r2, pc, #4	; (adr r2, 800170c <mpu_set_accel_fsr+0x28>)
 8001706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800170a:	bf00      	nop
 800170c:	08001749 	.word	0x08001749
 8001710:	08001761 	.word	0x08001761
 8001714:	0800174f 	.word	0x0800174f
 8001718:	08001761 	.word	0x08001761
 800171c:	08001761 	.word	0x08001761
 8001720:	08001761 	.word	0x08001761
 8001724:	08001755 	.word	0x08001755
 8001728:	08001761 	.word	0x08001761
 800172c:	08001761 	.word	0x08001761
 8001730:	08001761 	.word	0x08001761
 8001734:	08001761 	.word	0x08001761
 8001738:	08001761 	.word	0x08001761
 800173c:	08001761 	.word	0x08001761
 8001740:	08001761 	.word	0x08001761
 8001744:	0800175b 	.word	0x0800175b
    case 2:
        data = INV_FSR_2G << 3;
 8001748:	2300      	movs	r3, #0
 800174a:	73fb      	strb	r3, [r7, #15]
        break;
 800174c:	e00b      	b.n	8001766 <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 800174e:	2308      	movs	r3, #8
 8001750:	73fb      	strb	r3, [r7, #15]
        break;
 8001752:	e008      	b.n	8001766 <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8001754:	2310      	movs	r3, #16
 8001756:	73fb      	strb	r3, [r7, #15]
        break;
 8001758:	e005      	b.n	8001766 <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 800175a:	2318      	movs	r3, #24
 800175c:	73fb      	strb	r3, [r7, #15]
        break;
 800175e:	e002      	b.n	8001766 <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8001760:	f04f 33ff 	mov.w	r3, #4294967295
 8001764:	e01f      	b.n	80017a6 <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8001766:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <mpu_set_accel_fsr+0xcc>)
 8001768:	7a5a      	ldrb	r2, [r3, #9]
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	08db      	lsrs	r3, r3, #3
 800176e:	b2db      	uxtb	r3, r3
 8001770:	429a      	cmp	r2, r3
 8001772:	d101      	bne.n	8001778 <mpu_set_accel_fsr+0x94>
        return 0;
 8001774:	2300      	movs	r3, #0
 8001776:	e016      	b.n	80017a6 <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8001778:	4b0d      	ldr	r3, [pc, #52]	; (80017b0 <mpu_set_accel_fsr+0xcc>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	7818      	ldrb	r0, [r3, #0]
 800177e:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <mpu_set_accel_fsr+0xcc>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	79d9      	ldrb	r1, [r3, #7]
 8001784:	f107 030f 	add.w	r3, r7, #15
 8001788:	2201      	movs	r2, #1
 800178a:	f002 ff0d 	bl	80045a8 <MPU_Write_Len>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d002      	beq.n	800179a <mpu_set_accel_fsr+0xb6>
        return -1;
 8001794:	f04f 33ff 	mov.w	r3, #4294967295
 8001798:	e005      	b.n	80017a6 <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 800179a:	7bfb      	ldrb	r3, [r7, #15]
 800179c:	08db      	lsrs	r3, r3, #3
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	4b03      	ldr	r3, [pc, #12]	; (80017b0 <mpu_set_accel_fsr+0xcc>)
 80017a2:	725a      	strb	r2, [r3, #9]
    return 0;
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3710      	adds	r7, #16
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	20000000 	.word	0x20000000

080017b4 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 80017bc:	4b1b      	ldr	r3, [pc, #108]	; (800182c <mpu_get_lpf+0x78>)
 80017be:	7adb      	ldrb	r3, [r3, #11]
 80017c0:	3b01      	subs	r3, #1
 80017c2:	2b05      	cmp	r3, #5
 80017c4:	d826      	bhi.n	8001814 <mpu_get_lpf+0x60>
 80017c6:	a201      	add	r2, pc, #4	; (adr r2, 80017cc <mpu_get_lpf+0x18>)
 80017c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017cc:	080017e5 	.word	0x080017e5
 80017d0:	080017ed 	.word	0x080017ed
 80017d4:	080017f5 	.word	0x080017f5
 80017d8:	080017fd 	.word	0x080017fd
 80017dc:	08001805 	.word	0x08001805
 80017e0:	0800180d 	.word	0x0800180d
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	22bc      	movs	r2, #188	; 0xbc
 80017e8:	801a      	strh	r2, [r3, #0]
        break;
 80017ea:	e017      	b.n	800181c <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2262      	movs	r2, #98	; 0x62
 80017f0:	801a      	strh	r2, [r3, #0]
        break;
 80017f2:	e013      	b.n	800181c <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	222a      	movs	r2, #42	; 0x2a
 80017f8:	801a      	strh	r2, [r3, #0]
        break;
 80017fa:	e00f      	b.n	800181c <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2214      	movs	r2, #20
 8001800:	801a      	strh	r2, [r3, #0]
        break;
 8001802:	e00b      	b.n	800181c <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	220a      	movs	r2, #10
 8001808:	801a      	strh	r2, [r3, #0]
        break;
 800180a:	e007      	b.n	800181c <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2205      	movs	r2, #5
 8001810:	801a      	strh	r2, [r3, #0]
        break;
 8001812:	e003      	b.n	800181c <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2200      	movs	r2, #0
 8001818:	801a      	strh	r2, [r3, #0]
        break;
 800181a:	bf00      	nop
    }
    return 0;
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	20000000 	.word	0x20000000

08001830 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800183a:	4b23      	ldr	r3, [pc, #140]	; (80018c8 <mpu_set_lpf+0x98>)
 800183c:	7a9b      	ldrb	r3, [r3, #10]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d102      	bne.n	8001848 <mpu_set_lpf+0x18>
        return -1;
 8001842:	f04f 33ff 	mov.w	r3, #4294967295
 8001846:	e03b      	b.n	80018c0 <mpu_set_lpf+0x90>

    if (lpf >= 188)
 8001848:	88fb      	ldrh	r3, [r7, #6]
 800184a:	2bbb      	cmp	r3, #187	; 0xbb
 800184c:	d902      	bls.n	8001854 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 800184e:	2301      	movs	r3, #1
 8001850:	73fb      	strb	r3, [r7, #15]
 8001852:	e019      	b.n	8001888 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8001854:	88fb      	ldrh	r3, [r7, #6]
 8001856:	2b61      	cmp	r3, #97	; 0x61
 8001858:	d902      	bls.n	8001860 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 800185a:	2302      	movs	r3, #2
 800185c:	73fb      	strb	r3, [r7, #15]
 800185e:	e013      	b.n	8001888 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8001860:	88fb      	ldrh	r3, [r7, #6]
 8001862:	2b29      	cmp	r3, #41	; 0x29
 8001864:	d902      	bls.n	800186c <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8001866:	2303      	movs	r3, #3
 8001868:	73fb      	strb	r3, [r7, #15]
 800186a:	e00d      	b.n	8001888 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 800186c:	88fb      	ldrh	r3, [r7, #6]
 800186e:	2b13      	cmp	r3, #19
 8001870:	d902      	bls.n	8001878 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8001872:	2304      	movs	r3, #4
 8001874:	73fb      	strb	r3, [r7, #15]
 8001876:	e007      	b.n	8001888 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8001878:	88fb      	ldrh	r3, [r7, #6]
 800187a:	2b09      	cmp	r3, #9
 800187c:	d902      	bls.n	8001884 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 800187e:	2305      	movs	r3, #5
 8001880:	73fb      	strb	r3, [r7, #15]
 8001882:	e001      	b.n	8001888 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8001884:	2306      	movs	r3, #6
 8001886:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8001888:	4b0f      	ldr	r3, [pc, #60]	; (80018c8 <mpu_set_lpf+0x98>)
 800188a:	7ada      	ldrb	r2, [r3, #11]
 800188c:	7bfb      	ldrb	r3, [r7, #15]
 800188e:	429a      	cmp	r2, r3
 8001890:	d101      	bne.n	8001896 <mpu_set_lpf+0x66>
        return 0;
 8001892:	2300      	movs	r3, #0
 8001894:	e014      	b.n	80018c0 <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8001896:	4b0c      	ldr	r3, [pc, #48]	; (80018c8 <mpu_set_lpf+0x98>)
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	7818      	ldrb	r0, [r3, #0]
 800189c:	4b0a      	ldr	r3, [pc, #40]	; (80018c8 <mpu_set_lpf+0x98>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	7899      	ldrb	r1, [r3, #2]
 80018a2:	f107 030f 	add.w	r3, r7, #15
 80018a6:	2201      	movs	r2, #1
 80018a8:	f002 fe7e 	bl	80045a8 <MPU_Write_Len>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d002      	beq.n	80018b8 <mpu_set_lpf+0x88>
        return -1;
 80018b2:	f04f 33ff 	mov.w	r3, #4294967295
 80018b6:	e003      	b.n	80018c0 <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 80018b8:	7bfa      	ldrb	r2, [r7, #15]
 80018ba:	4b03      	ldr	r3, [pc, #12]	; (80018c8 <mpu_set_lpf+0x98>)
 80018bc:	72da      	strb	r2, [r3, #11]
    return 0;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20000000 	.word	0x20000000

080018cc <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 80018d4:	4b09      	ldr	r3, [pc, #36]	; (80018fc <mpu_get_sample_rate+0x30>)
 80018d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d002      	beq.n	80018e4 <mpu_get_sample_rate+0x18>
        return -1;
 80018de:	f04f 33ff 	mov.w	r3, #4294967295
 80018e2:	e004      	b.n	80018ee <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 80018e4:	4b05      	ldr	r3, [pc, #20]	; (80018fc <mpu_get_sample_rate+0x30>)
 80018e6:	89da      	ldrh	r2, [r3, #14]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	801a      	strh	r2, [r3, #0]
    return 0;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	20000000 	.word	0x20000000

08001900 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800190a:	4b2f      	ldr	r3, [pc, #188]	; (80019c8 <mpu_set_sample_rate+0xc8>)
 800190c:	7a9b      	ldrb	r3, [r3, #10]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d102      	bne.n	8001918 <mpu_set_sample_rate+0x18>
        return -1;
 8001912:	f04f 33ff 	mov.w	r3, #4294967295
 8001916:	e053      	b.n	80019c0 <mpu_set_sample_rate+0xc0>

    if (st.chip_cfg.dmp_on)
 8001918:	4b2b      	ldr	r3, [pc, #172]	; (80019c8 <mpu_set_sample_rate+0xc8>)
 800191a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800191e:	2b00      	cmp	r3, #0
 8001920:	d002      	beq.n	8001928 <mpu_set_sample_rate+0x28>
        return -1;
 8001922:	f04f 33ff 	mov.w	r3, #4294967295
 8001926:	e04b      	b.n	80019c0 <mpu_set_sample_rate+0xc0>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8001928:	4b27      	ldr	r3, [pc, #156]	; (80019c8 <mpu_set_sample_rate+0xc8>)
 800192a:	7d1b      	ldrb	r3, [r3, #20]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d00f      	beq.n	8001950 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8001930:	88fb      	ldrh	r3, [r7, #6]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d009      	beq.n	800194a <mpu_set_sample_rate+0x4a>
 8001936:	88fb      	ldrh	r3, [r7, #6]
 8001938:	2b28      	cmp	r3, #40	; 0x28
 800193a:	d806      	bhi.n	800194a <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	b2db      	uxtb	r3, r3
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff fc8f 	bl	8001264 <mpu_lp_accel_mode>
                return 0;
 8001946:	2300      	movs	r3, #0
 8001948:	e03a      	b.n	80019c0 <mpu_set_sample_rate+0xc0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 800194a:	2000      	movs	r0, #0
 800194c:	f7ff fc8a 	bl	8001264 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8001950:	88fb      	ldrh	r3, [r7, #6]
 8001952:	2b03      	cmp	r3, #3
 8001954:	d802      	bhi.n	800195c <mpu_set_sample_rate+0x5c>
            rate = 4;
 8001956:	2304      	movs	r3, #4
 8001958:	80fb      	strh	r3, [r7, #6]
 800195a:	e006      	b.n	800196a <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 800195c:	88fb      	ldrh	r3, [r7, #6]
 800195e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001962:	d902      	bls.n	800196a <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8001964:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001968:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 800196a:	88fb      	ldrh	r3, [r7, #6]
 800196c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001970:	fb92 f3f3 	sdiv	r3, r2, r3
 8001974:	b2db      	uxtb	r3, r3
 8001976:	3b01      	subs	r3, #1
 8001978:	b2db      	uxtb	r3, r3
 800197a:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 800197c:	4b12      	ldr	r3, [pc, #72]	; (80019c8 <mpu_set_sample_rate+0xc8>)
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	7818      	ldrb	r0, [r3, #0]
 8001982:	4b11      	ldr	r3, [pc, #68]	; (80019c8 <mpu_set_sample_rate+0xc8>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	7859      	ldrb	r1, [r3, #1]
 8001988:	f107 030f 	add.w	r3, r7, #15
 800198c:	2201      	movs	r2, #1
 800198e:	f002 fe0b 	bl	80045a8 <MPU_Write_Len>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d002      	beq.n	800199e <mpu_set_sample_rate+0x9e>
            return -1;
 8001998:	f04f 33ff 	mov.w	r3, #4294967295
 800199c:	e010      	b.n	80019c0 <mpu_set_sample_rate+0xc0>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 800199e:	7bfb      	ldrb	r3, [r7, #15]
 80019a0:	3301      	adds	r3, #1
 80019a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80019a6:	fb92 f3f3 	sdiv	r3, r2, r3
 80019aa:	b29a      	uxth	r2, r3
 80019ac:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <mpu_set_sample_rate+0xc8>)
 80019ae:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 80019b0:	4b05      	ldr	r3, [pc, #20]	; (80019c8 <mpu_set_sample_rate+0xc8>)
 80019b2:	89db      	ldrh	r3, [r3, #14]
 80019b4:	085b      	lsrs	r3, r3, #1
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff ff39 	bl	8001830 <mpu_set_lpf>
        return 0;
 80019be:	2300      	movs	r3, #0
    }
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3710      	adds	r7, #16
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	20000000 	.word	0x20000000

080019cc <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 80019d4:	4b14      	ldr	r3, [pc, #80]	; (8001a28 <mpu_get_gyro_sens+0x5c>)
 80019d6:	7a1b      	ldrb	r3, [r3, #8]
 80019d8:	2b03      	cmp	r3, #3
 80019da:	d81b      	bhi.n	8001a14 <mpu_get_gyro_sens+0x48>
 80019dc:	a201      	add	r2, pc, #4	; (adr r2, 80019e4 <mpu_get_gyro_sens+0x18>)
 80019de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019e2:	bf00      	nop
 80019e4:	080019f5 	.word	0x080019f5
 80019e8:	080019fd 	.word	0x080019fd
 80019ec:	08001a05 	.word	0x08001a05
 80019f0:	08001a0d 	.word	0x08001a0d
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	4a0d      	ldr	r2, [pc, #52]	; (8001a2c <mpu_get_gyro_sens+0x60>)
 80019f8:	601a      	str	r2, [r3, #0]
        break;
 80019fa:	e00e      	b.n	8001a1a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	4a0c      	ldr	r2, [pc, #48]	; (8001a30 <mpu_get_gyro_sens+0x64>)
 8001a00:	601a      	str	r2, [r3, #0]
        break;
 8001a02:	e00a      	b.n	8001a1a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4a0b      	ldr	r2, [pc, #44]	; (8001a34 <mpu_get_gyro_sens+0x68>)
 8001a08:	601a      	str	r2, [r3, #0]
        break;
 8001a0a:	e006      	b.n	8001a1a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4a0a      	ldr	r2, [pc, #40]	; (8001a38 <mpu_get_gyro_sens+0x6c>)
 8001a10:	601a      	str	r2, [r3, #0]
        break;
 8001a12:	e002      	b.n	8001a1a <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8001a14:	f04f 33ff 	mov.w	r3, #4294967295
 8001a18:	e000      	b.n	8001a1c <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8001a1a:	2300      	movs	r3, #0
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	20000000 	.word	0x20000000
 8001a2c:	43030000 	.word	0x43030000
 8001a30:	42830000 	.word	0x42830000
 8001a34:	42033333 	.word	0x42033333
 8001a38:	41833333 	.word	0x41833333

08001a3c <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8001a44:	4b1b      	ldr	r3, [pc, #108]	; (8001ab4 <mpu_get_accel_sens+0x78>)
 8001a46:	7a5b      	ldrb	r3, [r3, #9]
 8001a48:	2b03      	cmp	r3, #3
 8001a4a:	d81f      	bhi.n	8001a8c <mpu_get_accel_sens+0x50>
 8001a4c:	a201      	add	r2, pc, #4	; (adr r2, 8001a54 <mpu_get_accel_sens+0x18>)
 8001a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a52:	bf00      	nop
 8001a54:	08001a65 	.word	0x08001a65
 8001a58:	08001a6f 	.word	0x08001a6f
 8001a5c:	08001a79 	.word	0x08001a79
 8001a60:	08001a83 	.word	0x08001a83
    case INV_FSR_2G:
        sens[0] = 16384;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a6a:	801a      	strh	r2, [r3, #0]
        break;
 8001a6c:	e011      	b.n	8001a92 <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f641 729c 	movw	r2, #8092	; 0x1f9c
 8001a74:	801a      	strh	r2, [r3, #0]
        break;
 8001a76:	e00c      	b.n	8001a92 <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a7e:	801a      	strh	r2, [r3, #0]
        break;
 8001a80:	e007      	b.n	8001a92 <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a88:	801a      	strh	r2, [r3, #0]
        break;
 8001a8a:	e002      	b.n	8001a92 <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8001a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a90:	e00a      	b.n	8001aa8 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8001a92:	4b08      	ldr	r3, [pc, #32]	; (8001ab4 <mpu_get_accel_sens+0x78>)
 8001a94:	7cdb      	ldrb	r3, [r3, #19]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d005      	beq.n	8001aa6 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	881b      	ldrh	r3, [r3, #0]
 8001a9e:	085b      	lsrs	r3, r3, #1
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	801a      	strh	r2, [r3, #0]
    return 0;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	20000000 	.word	0x20000000

08001ab8 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8001ac0:	4b05      	ldr	r3, [pc, #20]	; (8001ad8 <mpu_get_fifo_config+0x20>)
 8001ac2:	7c1a      	ldrb	r2, [r3, #16]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	701a      	strb	r2, [r3, #0]
    return 0;
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	20000000 	.word	0x20000000

08001adc <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	f023 0301 	bic.w	r3, r3, #1
 8001af0:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8001af2:	4b22      	ldr	r3, [pc, #136]	; (8001b7c <mpu_configure_fifo+0xa0>)
 8001af4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <mpu_configure_fifo+0x24>
        return 0;
 8001afc:	2300      	movs	r3, #0
 8001afe:	e038      	b.n	8001b72 <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8001b00:	4b1e      	ldr	r3, [pc, #120]	; (8001b7c <mpu_configure_fifo+0xa0>)
 8001b02:	7a9b      	ldrb	r3, [r3, #10]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d102      	bne.n	8001b0e <mpu_configure_fifo+0x32>
            return -1;
 8001b08:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0c:	e031      	b.n	8001b72 <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8001b0e:	4b1b      	ldr	r3, [pc, #108]	; (8001b7c <mpu_configure_fifo+0xa0>)
 8001b10:	7c1b      	ldrb	r3, [r3, #16]
 8001b12:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8001b14:	4b19      	ldr	r3, [pc, #100]	; (8001b7c <mpu_configure_fifo+0xa0>)
 8001b16:	7a9a      	ldrb	r2, [r3, #10]
 8001b18:	79fb      	ldrb	r3, [r7, #7]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	b2da      	uxtb	r2, r3
 8001b1e:	4b17      	ldr	r3, [pc, #92]	; (8001b7c <mpu_configure_fifo+0xa0>)
 8001b20:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8001b22:	4b16      	ldr	r3, [pc, #88]	; (8001b7c <mpu_configure_fifo+0xa0>)
 8001b24:	7c1b      	ldrb	r3, [r3, #16]
 8001b26:	79fa      	ldrb	r2, [r7, #7]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d003      	beq.n	8001b34 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8001b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b30:	60fb      	str	r3, [r7, #12]
 8001b32:	e001      	b.n	8001b38 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8001b34:	2300      	movs	r3, #0
 8001b36:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8001b38:	79fb      	ldrb	r3, [r7, #7]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d103      	bne.n	8001b46 <mpu_configure_fifo+0x6a>
 8001b3e:	4b0f      	ldr	r3, [pc, #60]	; (8001b7c <mpu_configure_fifo+0xa0>)
 8001b40:	7d1b      	ldrb	r3, [r3, #20]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d003      	beq.n	8001b4e <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8001b46:	2001      	movs	r0, #1
 8001b48:	f7ff fa1e 	bl	8000f88 <set_int_enable>
 8001b4c:	e002      	b.n	8001b54 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8001b4e:	2000      	movs	r0, #0
 8001b50:	f7ff fa1a 	bl	8000f88 <set_int_enable>
        if (sensors) {
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d00a      	beq.n	8001b70 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8001b5a:	f7ff fbff 	bl	800135c <mpu_reset_fifo>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d005      	beq.n	8001b70 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8001b64:	4a05      	ldr	r2, [pc, #20]	; (8001b7c <mpu_configure_fifo+0xa0>)
 8001b66:	7afb      	ldrb	r3, [r7, #11]
 8001b68:	7413      	strb	r3, [r2, #16]
                return -1;
 8001b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6e:	e000      	b.n	8001b72 <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8001b70:	68fb      	ldr	r3, [r7, #12]
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000000 	.word	0x20000000

08001b80 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	4603      	mov	r3, r0
 8001b88:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8001b8a:	79fb      	ldrb	r3, [r7, #7]
 8001b8c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d002      	beq.n	8001b9a <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8001b94:	2301      	movs	r3, #1
 8001b96:	73fb      	strb	r3, [r7, #15]
 8001b98:	e007      	b.n	8001baa <mpu_set_sensors+0x2a>
    else if (sensors)
 8001b9a:	79fb      	ldrb	r3, [r7, #7]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <mpu_set_sensors+0x26>
        data = 0;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	73fb      	strb	r3, [r7, #15]
 8001ba4:	e001      	b.n	8001baa <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8001ba6:	2340      	movs	r3, #64	; 0x40
 8001ba8:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8001baa:	4b37      	ldr	r3, [pc, #220]	; (8001c88 <mpu_set_sensors+0x108>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	7818      	ldrb	r0, [r3, #0]
 8001bb0:	4b35      	ldr	r3, [pc, #212]	; (8001c88 <mpu_set_sensors+0x108>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	7c99      	ldrb	r1, [r3, #18]
 8001bb6:	f107 030f 	add.w	r3, r7, #15
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f002 fcf4 	bl	80045a8 <MPU_Write_Len>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d005      	beq.n	8001bd2 <mpu_set_sensors+0x52>
        st.chip_cfg.sensors = 0;
 8001bc6:	4b30      	ldr	r3, [pc, #192]	; (8001c88 <mpu_set_sensors+0x108>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	729a      	strb	r2, [r3, #10]
        return -1;
 8001bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd0:	e056      	b.n	8001c80 <mpu_set_sensors+0x100>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8001bd2:	7bfb      	ldrb	r3, [r7, #15]
 8001bd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001bd8:	b2da      	uxtb	r2, r3
 8001bda:	4b2b      	ldr	r3, [pc, #172]	; (8001c88 <mpu_set_sensors+0x108>)
 8001bdc:	731a      	strb	r2, [r3, #12]

    data = 0;
 8001bde:	2300      	movs	r3, #0
 8001be0:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8001be2:	79fb      	ldrb	r3, [r7, #7]
 8001be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d104      	bne.n	8001bf6 <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 8001bec:	7bfb      	ldrb	r3, [r7, #15]
 8001bee:	f043 0304 	orr.w	r3, r3, #4
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8001bf6:	79fb      	ldrb	r3, [r7, #7]
 8001bf8:	f003 0320 	and.w	r3, r3, #32
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d104      	bne.n	8001c0a <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	f043 0302 	orr.w	r3, r3, #2
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8001c0a:	79fb      	ldrb	r3, [r7, #7]
 8001c0c:	f003 0310 	and.w	r3, r3, #16
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d104      	bne.n	8001c1e <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 8001c14:	7bfb      	ldrb	r3, [r7, #15]
 8001c16:	f043 0301 	orr.w	r3, r3, #1
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	f003 0308 	and.w	r3, r3, #8
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d104      	bne.n	8001c32 <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 8001c28:	7bfb      	ldrb	r3, [r7, #15]
 8001c2a:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8001c32:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <mpu_set_sensors+0x108>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	7818      	ldrb	r0, [r3, #0]
 8001c38:	4b13      	ldr	r3, [pc, #76]	; (8001c88 <mpu_set_sensors+0x108>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	7cd9      	ldrb	r1, [r3, #19]
 8001c3e:	f107 030f 	add.w	r3, r7, #15
 8001c42:	2201      	movs	r2, #1
 8001c44:	f002 fcb0 	bl	80045a8 <MPU_Write_Len>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d005      	beq.n	8001c5a <mpu_set_sensors+0xda>
        st.chip_cfg.sensors = 0;
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <mpu_set_sensors+0x108>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	729a      	strb	r2, [r3, #10]
        return -1;
 8001c54:	f04f 33ff 	mov.w	r3, #4294967295
 8001c58:	e012      	b.n	8001c80 <mpu_set_sensors+0x100>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d005      	beq.n	8001c6c <mpu_set_sensors+0xec>
 8001c60:	79fb      	ldrb	r3, [r7, #7]
 8001c62:	2b08      	cmp	r3, #8
 8001c64:	d002      	beq.n	8001c6c <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8001c66:	2000      	movs	r0, #0
 8001c68:	f000 f954 	bl	8001f14 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8001c6c:	4a06      	ldr	r2, [pc, #24]	; (8001c88 <mpu_set_sensors+0x108>)
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8001c72:	4b05      	ldr	r3, [pc, #20]	; (8001c88 <mpu_set_sensors+0x108>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8001c78:	2032      	movs	r0, #50	; 0x32
 8001c7a:	f003 fd59 	bl	8005730 <HAL_Delay>
    return 0;
 8001c7e:	2300      	movs	r3, #0
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3710      	adds	r7, #16
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20000000 	.word	0x20000000

08001c8c <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
 8001c98:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 8001c9a:	4b3a      	ldr	r3, [pc, #232]	; (8001d84 <mpu_read_fifo_stream+0xf8>)
 8001c9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d102      	bne.n	8001caa <mpu_read_fifo_stream+0x1e>
        return -1;
 8001ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca8:	e068      	b.n	8001d7c <mpu_read_fifo_stream+0xf0>
    if (!st.chip_cfg.sensors)
 8001caa:	4b36      	ldr	r3, [pc, #216]	; (8001d84 <mpu_read_fifo_stream+0xf8>)
 8001cac:	7a9b      	ldrb	r3, [r3, #10]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d102      	bne.n	8001cb8 <mpu_read_fifo_stream+0x2c>
        return -1;
 8001cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb6:	e061      	b.n	8001d7c <mpu_read_fifo_stream+0xf0>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8001cb8:	4b32      	ldr	r3, [pc, #200]	; (8001d84 <mpu_read_fifo_stream+0xf8>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	7818      	ldrb	r0, [r3, #0]
 8001cbe:	4b31      	ldr	r3, [pc, #196]	; (8001d84 <mpu_read_fifo_stream+0xf8>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	7a99      	ldrb	r1, [r3, #10]
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	2202      	movs	r2, #2
 8001cca:	f002 fc93 	bl	80045f4 <MPU_Read_Len>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d002      	beq.n	8001cda <mpu_read_fifo_stream+0x4e>
        return -1;
 8001cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd8:	e050      	b.n	8001d7c <mpu_read_fifo_stream+0xf0>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8001cda:	7d3b      	ldrb	r3, [r7, #20]
 8001cdc:	021b      	lsls	r3, r3, #8
 8001cde:	b21a      	sxth	r2, r3
 8001ce0:	7d7b      	ldrb	r3, [r7, #21]
 8001ce2:	b21b      	sxth	r3, r3
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	b21b      	sxth	r3, r3
 8001ce8:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8001cea:	8afa      	ldrh	r2, [r7, #22]
 8001cec:	89fb      	ldrh	r3, [r7, #14]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d205      	bcs.n	8001cfe <mpu_read_fifo_stream+0x72>
        more[0] = 0;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	701a      	strb	r2, [r3, #0]
        return -1;
 8001cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8001cfc:	e03e      	b.n	8001d7c <mpu_read_fifo_stream+0xf0>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8001cfe:	4b21      	ldr	r3, [pc, #132]	; (8001d84 <mpu_read_fifo_stream+0xf8>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	885b      	ldrh	r3, [r3, #2]
 8001d04:	085b      	lsrs	r3, r3, #1
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	8afa      	ldrh	r2, [r7, #22]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d91a      	bls.n	8001d44 <mpu_read_fifo_stream+0xb8>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8001d0e:	4b1d      	ldr	r3, [pc, #116]	; (8001d84 <mpu_read_fifo_stream+0xf8>)
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	7818      	ldrb	r0, [r3, #0]
 8001d14:	4b1b      	ldr	r3, [pc, #108]	; (8001d84 <mpu_read_fifo_stream+0xf8>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	7c59      	ldrb	r1, [r3, #17]
 8001d1a:	f107 0314 	add.w	r3, r7, #20
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f002 fc68 	bl	80045f4 <MPU_Read_Len>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d002      	beq.n	8001d30 <mpu_read_fifo_stream+0xa4>
            return -1;
 8001d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d2e:	e025      	b.n	8001d7c <mpu_read_fifo_stream+0xf0>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8001d30:	7d3b      	ldrb	r3, [r7, #20]
 8001d32:	f003 0310 	and.w	r3, r3, #16
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d004      	beq.n	8001d44 <mpu_read_fifo_stream+0xb8>
            mpu_reset_fifo();
 8001d3a:	f7ff fb0f 	bl	800135c <mpu_reset_fifo>
            return -2;
 8001d3e:	f06f 0301 	mvn.w	r3, #1
 8001d42:	e01b      	b.n	8001d7c <mpu_read_fifo_stream+0xf0>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8001d44:	4b0f      	ldr	r3, [pc, #60]	; (8001d84 <mpu_read_fifo_stream+0xf8>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	7818      	ldrb	r0, [r3, #0]
 8001d4a:	4b0e      	ldr	r3, [pc, #56]	; (8001d84 <mpu_read_fifo_stream+0xf8>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	7ad9      	ldrb	r1, [r3, #11]
 8001d50:	89fb      	ldrh	r3, [r7, #14]
 8001d52:	b2da      	uxtb	r2, r3
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	f002 fc4d 	bl	80045f4 <MPU_Read_Len>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d002      	beq.n	8001d66 <mpu_read_fifo_stream+0xda>
        return -1;
 8001d60:	f04f 33ff 	mov.w	r3, #4294967295
 8001d64:	e00a      	b.n	8001d7c <mpu_read_fifo_stream+0xf0>
    more[0] = fifo_count / length - 1;
 8001d66:	8afa      	ldrh	r2, [r7, #22]
 8001d68:	89fb      	ldrh	r3, [r7, #14]
 8001d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	3b01      	subs	r3, #1
 8001d74:	b2da      	uxtb	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	701a      	strb	r2, [r3, #0]
    return 0;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3718      	adds	r7, #24
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20000000 	.word	0x20000000

08001d88 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 8001d92:	4b5f      	ldr	r3, [pc, #380]	; (8001f10 <mpu_set_bypass+0x188>)
 8001d94:	7c9b      	ldrb	r3, [r3, #18]
 8001d96:	79fa      	ldrb	r2, [r7, #7]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d101      	bne.n	8001da0 <mpu_set_bypass+0x18>
        return 0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	e0b2      	b.n	8001f06 <mpu_set_bypass+0x17e>

    if (bypass_on) {
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d050      	beq.n	8001e48 <mpu_set_bypass+0xc0>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8001da6:	4b5a      	ldr	r3, [pc, #360]	; (8001f10 <mpu_set_bypass+0x188>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	7818      	ldrb	r0, [r3, #0]
 8001dac:	4b58      	ldr	r3, [pc, #352]	; (8001f10 <mpu_set_bypass+0x188>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	7919      	ldrb	r1, [r3, #4]
 8001db2:	f107 030f 	add.w	r3, r7, #15
 8001db6:	2201      	movs	r2, #1
 8001db8:	f002 fc1c 	bl	80045f4 <MPU_Read_Len>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d002      	beq.n	8001dc8 <mpu_set_bypass+0x40>
            return -1;
 8001dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc6:	e09e      	b.n	8001f06 <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 8001dc8:	7bfb      	ldrb	r3, [r7, #15]
 8001dca:	f023 0320 	bic.w	r3, r3, #32
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8001dd2:	4b4f      	ldr	r3, [pc, #316]	; (8001f10 <mpu_set_bypass+0x188>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	7818      	ldrb	r0, [r3, #0]
 8001dd8:	4b4d      	ldr	r3, [pc, #308]	; (8001f10 <mpu_set_bypass+0x188>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	7919      	ldrb	r1, [r3, #4]
 8001dde:	f107 030f 	add.w	r3, r7, #15
 8001de2:	2201      	movs	r2, #1
 8001de4:	f002 fbe0 	bl	80045a8 <MPU_Write_Len>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d002      	beq.n	8001df4 <mpu_set_bypass+0x6c>
            return -1;
 8001dee:	f04f 33ff 	mov.w	r3, #4294967295
 8001df2:	e088      	b.n	8001f06 <mpu_set_bypass+0x17e>
        delay_ms(3);
 8001df4:	2003      	movs	r0, #3
 8001df6:	f003 fc9b 	bl	8005730 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 8001dfe:	4b44      	ldr	r3, [pc, #272]	; (8001f10 <mpu_set_bypass+0x188>)
 8001e00:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d004      	beq.n	8001e12 <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 8001e08:	7bfb      	ldrb	r3, [r7, #15]
 8001e0a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8001e12:	4b3f      	ldr	r3, [pc, #252]	; (8001f10 <mpu_set_bypass+0x188>)
 8001e14:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d004      	beq.n	8001e26 <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8001e1c:	7bfb      	ldrb	r3, [r7, #15]
 8001e1e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8001e26:	4b3a      	ldr	r3, [pc, #232]	; (8001f10 <mpu_set_bypass+0x188>)
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	7818      	ldrb	r0, [r3, #0]
 8001e2c:	4b38      	ldr	r3, [pc, #224]	; (8001f10 <mpu_set_bypass+0x188>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	7d19      	ldrb	r1, [r3, #20]
 8001e32:	f107 030f 	add.w	r3, r7, #15
 8001e36:	2201      	movs	r2, #1
 8001e38:	f002 fbb6 	bl	80045a8 <MPU_Write_Len>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d05d      	beq.n	8001efe <mpu_set_bypass+0x176>
            return -1;
 8001e42:	f04f 33ff 	mov.w	r3, #4294967295
 8001e46:	e05e      	b.n	8001f06 <mpu_set_bypass+0x17e>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8001e48:	4b31      	ldr	r3, [pc, #196]	; (8001f10 <mpu_set_bypass+0x188>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	7818      	ldrb	r0, [r3, #0]
 8001e4e:	4b30      	ldr	r3, [pc, #192]	; (8001f10 <mpu_set_bypass+0x188>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	7919      	ldrb	r1, [r3, #4]
 8001e54:	f107 030f 	add.w	r3, r7, #15
 8001e58:	2201      	movs	r2, #1
 8001e5a:	f002 fbcb 	bl	80045f4 <MPU_Read_Len>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d002      	beq.n	8001e6a <mpu_set_bypass+0xe2>
            return -1;
 8001e64:	f04f 33ff 	mov.w	r3, #4294967295
 8001e68:	e04d      	b.n	8001f06 <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8001e6a:	4b29      	ldr	r3, [pc, #164]	; (8001f10 <mpu_set_bypass+0x188>)
 8001e6c:	7a9b      	ldrb	r3, [r3, #10]
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d005      	beq.n	8001e82 <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 8001e76:	7bfb      	ldrb	r3, [r7, #15]
 8001e78:	f043 0320 	orr.w	r3, r3, #32
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	73fb      	strb	r3, [r7, #15]
 8001e80:	e004      	b.n	8001e8c <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
 8001e84:	f023 0320 	bic.w	r3, r3, #32
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8001e8c:	4b20      	ldr	r3, [pc, #128]	; (8001f10 <mpu_set_bypass+0x188>)
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	7818      	ldrb	r0, [r3, #0]
 8001e92:	4b1f      	ldr	r3, [pc, #124]	; (8001f10 <mpu_set_bypass+0x188>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	7919      	ldrb	r1, [r3, #4]
 8001e98:	f107 030f 	add.w	r3, r7, #15
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	f002 fb83 	bl	80045a8 <MPU_Write_Len>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d002      	beq.n	8001eae <mpu_set_bypass+0x126>
            return -1;
 8001ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8001eac:	e02b      	b.n	8001f06 <mpu_set_bypass+0x17e>
        delay_ms(3);
 8001eae:	2003      	movs	r0, #3
 8001eb0:	f003 fc3e 	bl	8005730 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 8001eb4:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <mpu_set_bypass+0x188>)
 8001eb6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d002      	beq.n	8001ec4 <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 8001ebe:	2380      	movs	r3, #128	; 0x80
 8001ec0:	73fb      	strb	r3, [r7, #15]
 8001ec2:	e001      	b.n	8001ec8 <mpu_set_bypass+0x140>
        else
            tmp = 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8001ec8:	4b11      	ldr	r3, [pc, #68]	; (8001f10 <mpu_set_bypass+0x188>)
 8001eca:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d004      	beq.n	8001edc <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8001ed2:	7bfb      	ldrb	r3, [r7, #15]
 8001ed4:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8001edc:	4b0c      	ldr	r3, [pc, #48]	; (8001f10 <mpu_set_bypass+0x188>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	7818      	ldrb	r0, [r3, #0]
 8001ee2:	4b0b      	ldr	r3, [pc, #44]	; (8001f10 <mpu_set_bypass+0x188>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	7d19      	ldrb	r1, [r3, #20]
 8001ee8:	f107 030f 	add.w	r3, r7, #15
 8001eec:	2201      	movs	r2, #1
 8001eee:	f002 fb5b 	bl	80045a8 <MPU_Write_Len>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d002      	beq.n	8001efe <mpu_set_bypass+0x176>
            return -1;
 8001ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8001efc:	e003      	b.n	8001f06 <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 8001efe:	4a04      	ldr	r2, [pc, #16]	; (8001f10 <mpu_set_bypass+0x188>)
 8001f00:	79fb      	ldrb	r3, [r7, #7]
 8001f02:	7493      	strb	r3, [r2, #18]
    return 0;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3710      	adds	r7, #16
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000000 	.word	0x20000000

08001f14 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 8001f1e:	4b1e      	ldr	r3, [pc, #120]	; (8001f98 <mpu_set_int_latched+0x84>)
 8001f20:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001f24:	79fa      	ldrb	r2, [r7, #7]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d101      	bne.n	8001f2e <mpu_set_int_latched+0x1a>
        return 0;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	e030      	b.n	8001f90 <mpu_set_int_latched+0x7c>

    if (enable)
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d002      	beq.n	8001f3a <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8001f34:	2330      	movs	r3, #48	; 0x30
 8001f36:	73fb      	strb	r3, [r7, #15]
 8001f38:	e001      	b.n	8001f3e <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 8001f3e:	4b16      	ldr	r3, [pc, #88]	; (8001f98 <mpu_set_int_latched+0x84>)
 8001f40:	7c9b      	ldrb	r3, [r3, #18]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d004      	beq.n	8001f50 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 8001f46:	7bfb      	ldrb	r3, [r7, #15]
 8001f48:	f043 0302 	orr.w	r3, r3, #2
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 8001f50:	4b11      	ldr	r3, [pc, #68]	; (8001f98 <mpu_set_int_latched+0x84>)
 8001f52:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d004      	beq.n	8001f64 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 8001f5a:	7bfb      	ldrb	r3, [r7, #15]
 8001f5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8001f64:	4b0c      	ldr	r3, [pc, #48]	; (8001f98 <mpu_set_int_latched+0x84>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	7818      	ldrb	r0, [r3, #0]
 8001f6a:	4b0b      	ldr	r3, [pc, #44]	; (8001f98 <mpu_set_int_latched+0x84>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	7d19      	ldrb	r1, [r3, #20]
 8001f70:	f107 030f 	add.w	r3, r7, #15
 8001f74:	2201      	movs	r2, #1
 8001f76:	f002 fb17 	bl	80045a8 <MPU_Write_Len>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d002      	beq.n	8001f86 <mpu_set_int_latched+0x72>
        return -1;
 8001f80:	f04f 33ff 	mov.w	r3, #4294967295
 8001f84:	e004      	b.n	8001f90 <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 8001f86:	4a04      	ldr	r2, [pc, #16]	; (8001f98 <mpu_set_int_latched+0x84>)
 8001f88:	79fb      	ldrb	r3, [r7, #7]
 8001f8a:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
    return 0;
 8001f8e:	2300      	movs	r3, #0
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3710      	adds	r7, #16
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20000000 	.word	0x20000000

08001f9c <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 8001fa4:	4b42      	ldr	r3, [pc, #264]	; (80020b0 <get_accel_prod_shift+0x114>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	7818      	ldrb	r0, [r3, #0]
 8001faa:	f107 0310 	add.w	r3, r7, #16
 8001fae:	2204      	movs	r2, #4
 8001fb0:	210d      	movs	r1, #13
 8001fb2:	f002 fb1f 	bl	80045f4 <MPU_Read_Len>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <get_accel_prod_shift+0x24>
        return 0x07;
 8001fbc:	2307      	movs	r3, #7
 8001fbe:	e073      	b.n	80020a8 <get_accel_prod_shift+0x10c>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8001fc0:	7c3b      	ldrb	r3, [r7, #16]
 8001fc2:	10db      	asrs	r3, r3, #3
 8001fc4:	b25b      	sxtb	r3, r3
 8001fc6:	f003 031c 	and.w	r3, r3, #28
 8001fca:	b25a      	sxtb	r2, r3
 8001fcc:	7cfb      	ldrb	r3, [r7, #19]
 8001fce:	111b      	asrs	r3, r3, #4
 8001fd0:	b25b      	sxtb	r3, r3
 8001fd2:	f003 0303 	and.w	r3, r3, #3
 8001fd6:	b25b      	sxtb	r3, r3
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	b25b      	sxtb	r3, r3
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 8001fe0:	7c7b      	ldrb	r3, [r7, #17]
 8001fe2:	10db      	asrs	r3, r3, #3
 8001fe4:	b25b      	sxtb	r3, r3
 8001fe6:	f003 031c 	and.w	r3, r3, #28
 8001fea:	b25a      	sxtb	r2, r3
 8001fec:	7cfb      	ldrb	r3, [r7, #19]
 8001fee:	109b      	asrs	r3, r3, #2
 8001ff0:	b25b      	sxtb	r3, r3
 8001ff2:	f003 0303 	and.w	r3, r3, #3
 8001ff6:	b25b      	sxtb	r3, r3
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	b25b      	sxtb	r3, r3
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 8002000:	7cbb      	ldrb	r3, [r7, #18]
 8002002:	10db      	asrs	r3, r3, #3
 8002004:	b25b      	sxtb	r3, r3
 8002006:	f003 031c 	and.w	r3, r3, #28
 800200a:	b25a      	sxtb	r2, r3
 800200c:	7cfb      	ldrb	r3, [r7, #19]
 800200e:	b25b      	sxtb	r3, r3
 8002010:	f003 0303 	and.w	r3, r3, #3
 8002014:	b25b      	sxtb	r3, r3
 8002016:	4313      	orrs	r3, r2
 8002018:	b25b      	sxtb	r3, r3
 800201a:	b2db      	uxtb	r3, r3
 800201c:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 800201e:	2300      	movs	r3, #0
 8002020:	75fb      	strb	r3, [r7, #23]
 8002022:	e03d      	b.n	80020a0 <get_accel_prod_shift+0x104>
        if (!shift_code[ii]) {
 8002024:	7dfb      	ldrb	r3, [r7, #23]
 8002026:	f107 0218 	add.w	r2, r7, #24
 800202a:	4413      	add	r3, r2
 800202c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d107      	bne.n	8002044 <get_accel_prod_shift+0xa8>
            st_shift[ii] = 0.f;
 8002034:	7dfb      	ldrb	r3, [r7, #23]
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	4413      	add	r3, r2
 800203c:	f04f 0200 	mov.w	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
            continue;
 8002042:	e02a      	b.n	800209a <get_accel_prod_shift+0xfe>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 8002044:	7dfb      	ldrb	r3, [r7, #23]
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	4413      	add	r3, r2
 800204c:	4a19      	ldr	r2, [pc, #100]	; (80020b4 <get_accel_prod_shift+0x118>)
 800204e:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 8002050:	e00f      	b.n	8002072 <get_accel_prod_shift+0xd6>
            st_shift[ii] *= 1.034f;
 8002052:	7dfb      	ldrb	r3, [r7, #23]
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	4413      	add	r3, r2
 800205a:	edd3 7a00 	vldr	s15, [r3]
 800205e:	7dfb      	ldrb	r3, [r7, #23]
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	4413      	add	r3, r2
 8002066:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80020b8 <get_accel_prod_shift+0x11c>
 800206a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800206e:	edc3 7a00 	vstr	s15, [r3]
        while (--shift_code[ii])
 8002072:	7dfb      	ldrb	r3, [r7, #23]
 8002074:	f107 0218 	add.w	r2, r7, #24
 8002078:	441a      	add	r2, r3
 800207a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800207e:	3a01      	subs	r2, #1
 8002080:	b2d1      	uxtb	r1, r2
 8002082:	f107 0218 	add.w	r2, r7, #24
 8002086:	441a      	add	r2, r3
 8002088:	f802 1c0c 	strb.w	r1, [r2, #-12]
 800208c:	f107 0218 	add.w	r2, r7, #24
 8002090:	4413      	add	r3, r2
 8002092:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d1db      	bne.n	8002052 <get_accel_prod_shift+0xb6>
    for (ii = 0; ii < 3; ii++) {
 800209a:	7dfb      	ldrb	r3, [r7, #23]
 800209c:	3301      	adds	r3, #1
 800209e:	75fb      	strb	r3, [r7, #23]
 80020a0:	7dfb      	ldrb	r3, [r7, #23]
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d9be      	bls.n	8002024 <get_accel_prod_shift+0x88>
    }
    return 0;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3718      	adds	r7, #24
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	20000000 	.word	0x20000000
 80020b4:	3eae147b 	.word	0x3eae147b
 80020b8:	3f845a1d 	.word	0x3f845a1d

080020bc <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b08a      	sub	sp, #40	; 0x28
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 80020c6:	2300      	movs	r3, #0
 80020c8:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 80020ca:	f107 030c 	add.w	r3, r7, #12
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7ff ff64 	bl	8001f9c <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 80020d4:	2300      	movs	r3, #0
 80020d6:	627b      	str	r3, [r7, #36]	; 0x24
 80020d8:	e065      	b.n	80021a6 <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80020da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	4413      	add	r3, r2
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	6839      	ldr	r1, [r7, #0]
 80020ea:	440b      	add	r3, r1
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	bfb8      	it	lt
 80020f4:	425b      	neglt	r3, r3
 80020f6:	ee07 3a90 	vmov	s15, r3
 80020fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020fe:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80021b8 <accel_self_test+0xfc>
 8002102:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002106:	edc7 7a07 	vstr	s15, [r7, #28]
        if (st_shift[jj]) {
 800210a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002112:	4413      	add	r3, r2
 8002114:	3b1c      	subs	r3, #28
 8002116:	edd3 7a00 	vldr	s15, [r3]
 800211a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800211e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002122:	d024      	beq.n	800216e <accel_self_test+0xb2>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 8002124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800212c:	4413      	add	r3, r2
 800212e:	3b1c      	subs	r3, #28
 8002130:	ed93 7a00 	vldr	s14, [r3]
 8002134:	edd7 6a07 	vldr	s13, [r7, #28]
 8002138:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800213c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002140:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002144:	edc7 7a06 	vstr	s15, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8002148:	edd7 7a06 	vldr	s15, [r7, #24]
 800214c:	eef0 7ae7 	vabs.f32	s15, s15
 8002150:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80021bc <accel_self_test+0x100>
 8002154:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800215c:	dd20      	ble.n	80021a0 <accel_self_test+0xe4>
                result |= 1 << jj;
 800215e:	2201      	movs	r2, #1
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	6a3a      	ldr	r2, [r7, #32]
 8002168:	4313      	orrs	r3, r2
 800216a:	623b      	str	r3, [r7, #32]
 800216c:	e018      	b.n	80021a0 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 800216e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80021c0 <accel_self_test+0x104>
 8002172:	edd7 7a07 	vldr	s15, [r7, #28]
 8002176:	eef4 7ac7 	vcmpe.f32	s15, s14
 800217a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800217e:	d408      	bmi.n	8002192 <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 8002180:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80021c4 <accel_self_test+0x108>
        } else if ((st_shift_cust < test.min_g) ||
 8002184:	edd7 7a07 	vldr	s15, [r7, #28]
 8002188:	eef4 7ac7 	vcmpe.f32	s15, s14
 800218c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002190:	dd06      	ble.n	80021a0 <accel_self_test+0xe4>
            result |= 1 << jj;
 8002192:	2201      	movs	r2, #1
 8002194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	6a3a      	ldr	r2, [r7, #32]
 800219c:	4313      	orrs	r3, r2
 800219e:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 80021a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a2:	3301      	adds	r3, #1
 80021a4:	627b      	str	r3, [r7, #36]	; 0x24
 80021a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	dd96      	ble.n	80020da <accel_self_test+0x1e>
    }

    return result;
 80021ac:	6a3b      	ldr	r3, [r7, #32]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3728      	adds	r7, #40	; 0x28
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	47800000 	.word	0x47800000
 80021bc:	3e0f5c29 	.word	0x3e0f5c29
 80021c0:	3e99999a 	.word	0x3e99999a
 80021c4:	3f733333 	.word	0x3f733333

080021c8 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b088      	sub	sp, #32
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 80021d6:	4b55      	ldr	r3, [pc, #340]	; (800232c <gyro_self_test+0x164>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	7818      	ldrb	r0, [r3, #0]
 80021dc:	f107 0308 	add.w	r3, r7, #8
 80021e0:	2203      	movs	r2, #3
 80021e2:	210d      	movs	r1, #13
 80021e4:	f002 fa06 	bl	80045f4 <MPU_Read_Len>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <gyro_self_test+0x2a>
        return 0x07;
 80021ee:	2307      	movs	r3, #7
 80021f0:	e097      	b.n	8002322 <gyro_self_test+0x15a>

    tmp[0] &= 0x1F;
 80021f2:	7a3b      	ldrb	r3, [r7, #8]
 80021f4:	f003 031f 	and.w	r3, r3, #31
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 80021fc:	7a7b      	ldrb	r3, [r7, #9]
 80021fe:	f003 031f 	and.w	r3, r3, #31
 8002202:	b2db      	uxtb	r3, r3
 8002204:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 8002206:	7abb      	ldrb	r3, [r7, #10]
 8002208:	f003 031f 	and.w	r3, r3, #31
 800220c:	b2db      	uxtb	r3, r3
 800220e:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 8002210:	2300      	movs	r3, #0
 8002212:	61fb      	str	r3, [r7, #28]
 8002214:	e080      	b.n	8002318 <gyro_self_test+0x150>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	4413      	add	r3, r2
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	6839      	ldr	r1, [r7, #0]
 8002226:	440b      	add	r3, r1
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b00      	cmp	r3, #0
 800222e:	bfb8      	it	lt
 8002230:	425b      	neglt	r3, r3
 8002232:	ee07 3a90 	vmov	s15, r3
 8002236:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800223a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8002330 <gyro_self_test+0x168>
 800223e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002242:	edc7 7a04 	vstr	s15, [r7, #16]
        if (tmp[jj]) {
 8002246:	f107 0208 	add.w	r2, r7, #8
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	4413      	add	r3, r2
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d045      	beq.n	80022e0 <gyro_self_test+0x118>
            st_shift = 3275.f / test.gyro_sens;
 8002254:	eddf 7a37 	vldr	s15, [pc, #220]	; 8002334 <gyro_self_test+0x16c>
 8002258:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800225c:	eddf 6a36 	vldr	s13, [pc, #216]	; 8002338 <gyro_self_test+0x170>
 8002260:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002264:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 8002268:	e007      	b.n	800227a <gyro_self_test+0xb2>
                st_shift *= 1.046f;
 800226a:	edd7 7a05 	vldr	s15, [r7, #20]
 800226e:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800233c <gyro_self_test+0x174>
 8002272:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002276:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 800227a:	f107 0208 	add.w	r2, r7, #8
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	4413      	add	r3, r2
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	3b01      	subs	r3, #1
 8002286:	b2d9      	uxtb	r1, r3
 8002288:	f107 0208 	add.w	r2, r7, #8
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	4413      	add	r3, r2
 8002290:	460a      	mov	r2, r1
 8002292:	701a      	strb	r2, [r3, #0]
 8002294:	f107 0208 	add.w	r2, r7, #8
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	4413      	add	r3, r2
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d1e3      	bne.n	800226a <gyro_self_test+0xa2>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 80022a2:	edd7 6a04 	vldr	s13, [r7, #16]
 80022a6:	ed97 7a05 	vldr	s14, [r7, #20]
 80022aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80022b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80022b6:	edc7 7a03 	vstr	s15, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 80022ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80022be:	eef0 7ae7 	vabs.f32	s15, s15
 80022c2:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002340 <gyro_self_test+0x178>
 80022c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ce:	dd20      	ble.n	8002312 <gyro_self_test+0x14a>
                result |= 1 << jj;
 80022d0:	2201      	movs	r2, #1
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	69ba      	ldr	r2, [r7, #24]
 80022da:	4313      	orrs	r3, r2
 80022dc:	61bb      	str	r3, [r7, #24]
 80022de:	e018      	b.n	8002312 <gyro_self_test+0x14a>
        } else if ((st_shift_cust < test.min_dps) ||
 80022e0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80022e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80022e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022f0:	d408      	bmi.n	8002304 <gyro_self_test+0x13c>
            (st_shift_cust > test.max_dps))
 80022f2:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002344 <gyro_self_test+0x17c>
        } else if ((st_shift_cust < test.min_dps) ||
 80022f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80022fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002302:	dd06      	ble.n	8002312 <gyro_self_test+0x14a>
            result |= 1 << jj;
 8002304:	2201      	movs	r2, #1
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	4313      	orrs	r3, r2
 8002310:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	3301      	adds	r3, #1
 8002316:	61fb      	str	r3, [r7, #28]
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	2b02      	cmp	r3, #2
 800231c:	f77f af7b 	ble.w	8002216 <gyro_self_test+0x4e>
    }
    return result;
 8002320:	69bb      	ldr	r3, [r7, #24]
}
 8002322:	4618      	mov	r0, r3
 8002324:	3720      	adds	r7, #32
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000000 	.word	0x20000000
 8002330:	47800000 	.word	0x47800000
 8002334:	00000083 	.word	0x00000083
 8002338:	454cb000 	.word	0x454cb000
 800233c:	3f85e354 	.word	0x3f85e354
 8002340:	3e0f5c29 	.word	0x3e0f5c29
 8002344:	42d20000 	.word	0x42d20000

08002348 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8002348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800234c:	b095      	sub	sp, #84	; 0x54
 800234e:	af00      	add	r7, sp, #0
 8002350:	6278      	str	r0, [r7, #36]	; 0x24
 8002352:	6239      	str	r1, [r7, #32]
 8002354:	4613      	mov	r3, r2
 8002356:	77fb      	strb	r3, [r7, #31]
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8002358:	2301      	movs	r3, #1
 800235a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[1] = 0;
 800235e:	2300      	movs	r3, #0
 8002360:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 8002364:	4ba3      	ldr	r3, [pc, #652]	; (80025f4 <get_st_biases+0x2ac>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	7818      	ldrb	r0, [r3, #0]
 800236a:	4ba2      	ldr	r3, [pc, #648]	; (80025f4 <get_st_biases+0x2ac>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	7c99      	ldrb	r1, [r3, #18]
 8002370:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002374:	2202      	movs	r2, #2
 8002376:	f002 f917 	bl	80045a8 <MPU_Write_Len>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d002      	beq.n	8002386 <get_st_biases+0x3e>
        return -1;
 8002380:	f04f 33ff 	mov.w	r3, #4294967295
 8002384:	e2f2      	b.n	800296c <get_st_biases+0x624>
    delay_ms(200);
 8002386:	20c8      	movs	r0, #200	; 0xc8
 8002388:	f003 f9d2 	bl	8005730 <HAL_Delay>
    data[0] = 0;
 800238c:	2300      	movs	r3, #0
 800238e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8002392:	4b98      	ldr	r3, [pc, #608]	; (80025f4 <get_st_biases+0x2ac>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	7818      	ldrb	r0, [r3, #0]
 8002398:	4b96      	ldr	r3, [pc, #600]	; (80025f4 <get_st_biases+0x2ac>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	7bd9      	ldrb	r1, [r3, #15]
 800239e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80023a2:	2201      	movs	r2, #1
 80023a4:	f002 f900 	bl	80045a8 <MPU_Write_Len>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d002      	beq.n	80023b4 <get_st_biases+0x6c>
        return -1;
 80023ae:	f04f 33ff 	mov.w	r3, #4294967295
 80023b2:	e2db      	b.n	800296c <get_st_biases+0x624>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 80023b4:	4b8f      	ldr	r3, [pc, #572]	; (80025f4 <get_st_biases+0x2ac>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	7818      	ldrb	r0, [r3, #0]
 80023ba:	4b8e      	ldr	r3, [pc, #568]	; (80025f4 <get_st_biases+0x2ac>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	7959      	ldrb	r1, [r3, #5]
 80023c0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80023c4:	2201      	movs	r2, #1
 80023c6:	f002 f8ef 	bl	80045a8 <MPU_Write_Len>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d002      	beq.n	80023d6 <get_st_biases+0x8e>
        return -1;
 80023d0:	f04f 33ff 	mov.w	r3, #4294967295
 80023d4:	e2ca      	b.n	800296c <get_st_biases+0x624>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80023d6:	4b87      	ldr	r3, [pc, #540]	; (80025f4 <get_st_biases+0x2ac>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	7818      	ldrb	r0, [r3, #0]
 80023dc:	4b85      	ldr	r3, [pc, #532]	; (80025f4 <get_st_biases+0x2ac>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	7c99      	ldrb	r1, [r3, #18]
 80023e2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80023e6:	2201      	movs	r2, #1
 80023e8:	f002 f8de 	bl	80045a8 <MPU_Write_Len>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d002      	beq.n	80023f8 <get_st_biases+0xb0>
        return -1;
 80023f2:	f04f 33ff 	mov.w	r3, #4294967295
 80023f6:	e2b9      	b.n	800296c <get_st_biases+0x624>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 80023f8:	4b7e      	ldr	r3, [pc, #504]	; (80025f4 <get_st_biases+0x2ac>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	7818      	ldrb	r0, [r3, #0]
 80023fe:	4b7d      	ldr	r3, [pc, #500]	; (80025f4 <get_st_biases+0x2ac>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	7dd9      	ldrb	r1, [r3, #23]
 8002404:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002408:	2201      	movs	r2, #1
 800240a:	f002 f8cd 	bl	80045a8 <MPU_Write_Len>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d002      	beq.n	800241a <get_st_biases+0xd2>
        return -1;
 8002414:	f04f 33ff 	mov.w	r3, #4294967295
 8002418:	e2a8      	b.n	800296c <get_st_biases+0x624>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800241a:	4b76      	ldr	r3, [pc, #472]	; (80025f4 <get_st_biases+0x2ac>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	7818      	ldrb	r0, [r3, #0]
 8002420:	4b74      	ldr	r3, [pc, #464]	; (80025f4 <get_st_biases+0x2ac>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	7919      	ldrb	r1, [r3, #4]
 8002426:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800242a:	2201      	movs	r2, #1
 800242c:	f002 f8bc 	bl	80045a8 <MPU_Write_Len>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d002      	beq.n	800243c <get_st_biases+0xf4>
        return -1;
 8002436:	f04f 33ff 	mov.w	r3, #4294967295
 800243a:	e297      	b.n	800296c <get_st_biases+0x624>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 800243c:	230c      	movs	r3, #12
 800243e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002442:	4b6c      	ldr	r3, [pc, #432]	; (80025f4 <get_st_biases+0x2ac>)
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	7818      	ldrb	r0, [r3, #0]
 8002448:	4b6a      	ldr	r3, [pc, #424]	; (80025f4 <get_st_biases+0x2ac>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	7919      	ldrb	r1, [r3, #4]
 800244e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002452:	2201      	movs	r2, #1
 8002454:	f002 f8a8 	bl	80045a8 <MPU_Write_Len>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d002      	beq.n	8002464 <get_st_biases+0x11c>
        return -1;
 800245e:	f04f 33ff 	mov.w	r3, #4294967295
 8002462:	e283      	b.n	800296c <get_st_biases+0x624>
    delay_ms(15);
 8002464:	200f      	movs	r0, #15
 8002466:	f003 f963 	bl	8005730 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 800246a:	4b62      	ldr	r3, [pc, #392]	; (80025f4 <get_st_biases+0x2ac>)
 800246c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800246e:	7a5b      	ldrb	r3, [r3, #9]
 8002470:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8002474:	4b5f      	ldr	r3, [pc, #380]	; (80025f4 <get_st_biases+0x2ac>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	7818      	ldrb	r0, [r3, #0]
 800247a:	4b5e      	ldr	r3, [pc, #376]	; (80025f4 <get_st_biases+0x2ac>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	7899      	ldrb	r1, [r3, #2]
 8002480:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002484:	2201      	movs	r2, #1
 8002486:	f002 f88f 	bl	80045a8 <MPU_Write_Len>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d002      	beq.n	8002496 <get_st_biases+0x14e>
        return -1;
 8002490:	f04f 33ff 	mov.w	r3, #4294967295
 8002494:	e26a      	b.n	800296c <get_st_biases+0x624>
    data[0] = st.test->reg_rate_div;
 8002496:	4b57      	ldr	r3, [pc, #348]	; (80025f4 <get_st_biases+0x2ac>)
 8002498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800249a:	7a1b      	ldrb	r3, [r3, #8]
 800249c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 80024a0:	4b54      	ldr	r3, [pc, #336]	; (80025f4 <get_st_biases+0x2ac>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	7818      	ldrb	r0, [r3, #0]
 80024a6:	4b53      	ldr	r3, [pc, #332]	; (80025f4 <get_st_biases+0x2ac>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	7859      	ldrb	r1, [r3, #1]
 80024ac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80024b0:	2201      	movs	r2, #1
 80024b2:	f002 f879 	bl	80045a8 <MPU_Write_Len>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d002      	beq.n	80024c2 <get_st_biases+0x17a>
        return -1;
 80024bc:	f04f 33ff 	mov.w	r3, #4294967295
 80024c0:	e254      	b.n	800296c <get_st_biases+0x624>
    if (hw_test)
 80024c2:	7ffb      	ldrb	r3, [r7, #31]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d008      	beq.n	80024da <get_st_biases+0x192>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 80024c8:	4b4a      	ldr	r3, [pc, #296]	; (80025f4 <get_st_biases+0x2ac>)
 80024ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024cc:	7a9b      	ldrb	r3, [r3, #10]
 80024ce:	f063 031f 	orn	r3, r3, #31
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 80024d8:	e004      	b.n	80024e4 <get_st_biases+0x19c>
    else
        data[0] = st.test->reg_gyro_fsr;
 80024da:	4b46      	ldr	r3, [pc, #280]	; (80025f4 <get_st_biases+0x2ac>)
 80024dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024de:	7a9b      	ldrb	r3, [r3, #10]
 80024e0:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 80024e4:	4b43      	ldr	r3, [pc, #268]	; (80025f4 <get_st_biases+0x2ac>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	7818      	ldrb	r0, [r3, #0]
 80024ea:	4b42      	ldr	r3, [pc, #264]	; (80025f4 <get_st_biases+0x2ac>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	7999      	ldrb	r1, [r3, #6]
 80024f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80024f4:	2201      	movs	r2, #1
 80024f6:	f002 f857 	bl	80045a8 <MPU_Write_Len>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d002      	beq.n	8002506 <get_st_biases+0x1be>
        return -1;
 8002500:	f04f 33ff 	mov.w	r3, #4294967295
 8002504:	e232      	b.n	800296c <get_st_biases+0x624>

    if (hw_test)
 8002506:	7ffb      	ldrb	r3, [r7, #31]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d008      	beq.n	800251e <get_st_biases+0x1d6>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 800250c:	4b39      	ldr	r3, [pc, #228]	; (80025f4 <get_st_biases+0x2ac>)
 800250e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002510:	7adb      	ldrb	r3, [r3, #11]
 8002512:	f063 031f 	orn	r3, r3, #31
 8002516:	b2db      	uxtb	r3, r3
 8002518:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 800251c:	e002      	b.n	8002524 <get_st_biases+0x1dc>
    else
        data[0] = test.reg_accel_fsr;
 800251e:	2318      	movs	r3, #24
 8002520:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8002524:	4b33      	ldr	r3, [pc, #204]	; (80025f4 <get_st_biases+0x2ac>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	7818      	ldrb	r0, [r3, #0]
 800252a:	4b32      	ldr	r3, [pc, #200]	; (80025f4 <get_st_biases+0x2ac>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	79d9      	ldrb	r1, [r3, #7]
 8002530:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002534:	2201      	movs	r2, #1
 8002536:	f002 f837 	bl	80045a8 <MPU_Write_Len>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d002      	beq.n	8002546 <get_st_biases+0x1fe>
        return -1;
 8002540:	f04f 33ff 	mov.w	r3, #4294967295
 8002544:	e212      	b.n	800296c <get_st_biases+0x624>
    if (hw_test)
 8002546:	7ffb      	ldrb	r3, [r7, #31]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d002      	beq.n	8002552 <get_st_biases+0x20a>
        delay_ms(200);
 800254c:	20c8      	movs	r0, #200	; 0xc8
 800254e:	f003 f8ef 	bl	8005730 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8002552:	2340      	movs	r3, #64	; 0x40
 8002554:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002558:	4b26      	ldr	r3, [pc, #152]	; (80025f4 <get_st_biases+0x2ac>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	7818      	ldrb	r0, [r3, #0]
 800255e:	4b25      	ldr	r3, [pc, #148]	; (80025f4 <get_st_biases+0x2ac>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	7919      	ldrb	r1, [r3, #4]
 8002564:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002568:	2201      	movs	r2, #1
 800256a:	f002 f81d 	bl	80045a8 <MPU_Write_Len>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d002      	beq.n	800257a <get_st_biases+0x232>
        return -1;
 8002574:	f04f 33ff 	mov.w	r3, #4294967295
 8002578:	e1f8      	b.n	800296c <get_st_biases+0x624>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 800257a:	2378      	movs	r3, #120	; 0x78
 800257c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002580:	4b1c      	ldr	r3, [pc, #112]	; (80025f4 <get_st_biases+0x2ac>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	7818      	ldrb	r0, [r3, #0]
 8002586:	4b1b      	ldr	r3, [pc, #108]	; (80025f4 <get_st_biases+0x2ac>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	7959      	ldrb	r1, [r3, #5]
 800258c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002590:	2201      	movs	r2, #1
 8002592:	f002 f809 	bl	80045a8 <MPU_Write_Len>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d002      	beq.n	80025a2 <get_st_biases+0x25a>
        return -1;
 800259c:	f04f 33ff 	mov.w	r3, #4294967295
 80025a0:	e1e4      	b.n	800296c <get_st_biases+0x624>
    delay_ms(test.wait_ms);
 80025a2:	2332      	movs	r3, #50	; 0x32
 80025a4:	4618      	mov	r0, r3
 80025a6:	f003 f8c3 	bl	8005730 <HAL_Delay>
    data[0] = 0;
 80025aa:	2300      	movs	r3, #0
 80025ac:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 80025b0:	4b10      	ldr	r3, [pc, #64]	; (80025f4 <get_st_biases+0x2ac>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	7818      	ldrb	r0, [r3, #0]
 80025b6:	4b0f      	ldr	r3, [pc, #60]	; (80025f4 <get_st_biases+0x2ac>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	7959      	ldrb	r1, [r3, #5]
 80025bc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80025c0:	2201      	movs	r2, #1
 80025c2:	f001 fff1 	bl	80045a8 <MPU_Write_Len>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d002      	beq.n	80025d2 <get_st_biases+0x28a>
        return -1;
 80025cc:	f04f 33ff 	mov.w	r3, #4294967295
 80025d0:	e1cc      	b.n	800296c <get_st_biases+0x624>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 80025d2:	4b08      	ldr	r3, [pc, #32]	; (80025f4 <get_st_biases+0x2ac>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	7818      	ldrb	r0, [r3, #0]
 80025d8:	4b06      	ldr	r3, [pc, #24]	; (80025f4 <get_st_biases+0x2ac>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	7a99      	ldrb	r1, [r3, #10]
 80025de:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80025e2:	2202      	movs	r2, #2
 80025e4:	f002 f806 	bl	80045f4 <MPU_Read_Len>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d004      	beq.n	80025f8 <get_st_biases+0x2b0>
        return -1;
 80025ee:	f04f 33ff 	mov.w	r3, #4294967295
 80025f2:	e1bb      	b.n	800296c <get_st_biases+0x624>
 80025f4:	20000000 	.word	0x20000000

    fifo_count = (data[0] << 8) | data[1];
 80025f8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80025fc:	021b      	lsls	r3, r3, #8
 80025fe:	b21a      	sxth	r2, r3
 8002600:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8002604:	b21b      	sxth	r3, r3
 8002606:	4313      	orrs	r3, r2
 8002608:	b21b      	sxth	r3, r3
 800260a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 800260e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002612:	4a1a      	ldr	r2, [pc, #104]	; (800267c <get_st_biases+0x334>)
 8002614:	fba2 2303 	umull	r2, r3, r2, r3
 8002618:	08db      	lsrs	r3, r3, #3
 800261a:	b29b      	uxth	r3, r3
 800261c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    gyro[0] = gyro[1] = gyro[2] = 0;
 8002620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002622:	f103 0108 	add.w	r1, r3, #8
 8002626:	2300      	movs	r3, #0
 8002628:	600b      	str	r3, [r1, #0]
 800262a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800262c:	1d1a      	adds	r2, r3, #4
 800262e:	680b      	ldr	r3, [r1, #0]
 8002630:	6013      	str	r3, [r2, #0]
 8002632:	6812      	ldr	r2, [r2, #0]
 8002634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002636:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8002638:	6a3b      	ldr	r3, [r7, #32]
 800263a:	f103 0108 	add.w	r1, r3, #8
 800263e:	2300      	movs	r3, #0
 8002640:	600b      	str	r3, [r1, #0]
 8002642:	6a3b      	ldr	r3, [r7, #32]
 8002644:	1d1a      	adds	r2, r3, #4
 8002646:	680b      	ldr	r3, [r1, #0]
 8002648:	6013      	str	r3, [r2, #0]
 800264a:	6812      	ldr	r2, [r2, #0]
 800264c:	6a3b      	ldr	r3, [r7, #32]
 800264e:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8002650:	2300      	movs	r3, #0
 8002652:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8002656:	e08e      	b.n	8002776 <get_st_biases+0x42e>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8002658:	4b09      	ldr	r3, [pc, #36]	; (8002680 <get_st_biases+0x338>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	7818      	ldrb	r0, [r3, #0]
 800265e:	4b08      	ldr	r3, [pc, #32]	; (8002680 <get_st_biases+0x338>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	7ad9      	ldrb	r1, [r3, #11]
 8002664:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002668:	220c      	movs	r2, #12
 800266a:	f001 ffc3 	bl	80045f4 <MPU_Read_Len>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d007      	beq.n	8002684 <get_st_biases+0x33c>
            return -1;
 8002674:	f04f 33ff 	mov.w	r3, #4294967295
 8002678:	e178      	b.n	800296c <get_st_biases+0x624>
 800267a:	bf00      	nop
 800267c:	aaaaaaab 	.word	0xaaaaaaab
 8002680:	20000000 	.word	0x20000000
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8002684:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002688:	021b      	lsls	r3, r3, #8
 800268a:	b21a      	sxth	r2, r3
 800268c:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8002690:	b21b      	sxth	r3, r3
 8002692:	4313      	orrs	r3, r2
 8002694:	b21b      	sxth	r3, r3
 8002696:	86bb      	strh	r3, [r7, #52]	; 0x34
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8002698:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800269c:	021b      	lsls	r3, r3, #8
 800269e:	b21a      	sxth	r2, r3
 80026a0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80026a4:	b21b      	sxth	r3, r3
 80026a6:	4313      	orrs	r3, r2
 80026a8:	b21b      	sxth	r3, r3
 80026aa:	86fb      	strh	r3, [r7, #54]	; 0x36
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 80026ac:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80026b0:	021b      	lsls	r3, r3, #8
 80026b2:	b21a      	sxth	r2, r3
 80026b4:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 80026b8:	b21b      	sxth	r3, r3
 80026ba:	4313      	orrs	r3, r2
 80026bc:	b21b      	sxth	r3, r3
 80026be:	873b      	strh	r3, [r7, #56]	; 0x38
        accel[0] += (long)accel_cur[0];
 80026c0:	6a3b      	ldr	r3, [r7, #32]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80026c8:	441a      	add	r2, r3
 80026ca:	6a3b      	ldr	r3, [r7, #32]
 80026cc:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 80026ce:	6a3b      	ldr	r3, [r7, #32]
 80026d0:	3304      	adds	r3, #4
 80026d2:	6819      	ldr	r1, [r3, #0]
 80026d4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80026d8:	4618      	mov	r0, r3
 80026da:	6a3b      	ldr	r3, [r7, #32]
 80026dc:	1d1a      	adds	r2, r3, #4
 80026de:	180b      	adds	r3, r1, r0
 80026e0:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 80026e2:	6a3b      	ldr	r3, [r7, #32]
 80026e4:	3308      	adds	r3, #8
 80026e6:	6819      	ldr	r1, [r3, #0]
 80026e8:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 80026ec:	4618      	mov	r0, r3
 80026ee:	6a3b      	ldr	r3, [r7, #32]
 80026f0:	f103 0208 	add.w	r2, r3, #8
 80026f4:	180b      	adds	r3, r1, r0
 80026f6:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 80026f8:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80026fc:	021b      	lsls	r3, r3, #8
 80026fe:	b21a      	sxth	r2, r3
 8002700:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002704:	b21b      	sxth	r3, r3
 8002706:	4313      	orrs	r3, r2
 8002708:	b21b      	sxth	r3, r3
 800270a:	85bb      	strh	r3, [r7, #44]	; 0x2c
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 800270c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8002710:	021b      	lsls	r3, r3, #8
 8002712:	b21a      	sxth	r2, r3
 8002714:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8002718:	b21b      	sxth	r3, r3
 800271a:	4313      	orrs	r3, r2
 800271c:	b21b      	sxth	r3, r3
 800271e:	85fb      	strh	r3, [r7, #46]	; 0x2e
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8002720:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002724:	021b      	lsls	r3, r3, #8
 8002726:	b21a      	sxth	r2, r3
 8002728:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800272c:	b21b      	sxth	r3, r3
 800272e:	4313      	orrs	r3, r2
 8002730:	b21b      	sxth	r3, r3
 8002732:	863b      	strh	r3, [r7, #48]	; 0x30
        gyro[0] += (long)gyro_cur[0];
 8002734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800273c:	441a      	add	r2, r3
 800273e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002740:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8002742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002744:	3304      	adds	r3, #4
 8002746:	6819      	ldr	r1, [r3, #0]
 8002748:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800274c:	4618      	mov	r0, r3
 800274e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002750:	1d1a      	adds	r2, r3, #4
 8002752:	180b      	adds	r3, r1, r0
 8002754:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8002756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002758:	3308      	adds	r3, #8
 800275a:	6819      	ldr	r1, [r3, #0]
 800275c:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8002760:	4618      	mov	r0, r3
 8002762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002764:	f103 0208 	add.w	r2, r3, #8
 8002768:	180b      	adds	r3, r1, r0
 800276a:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 800276c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002770:	3301      	adds	r3, #1
 8002772:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8002776:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800277a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800277e:	429a      	cmp	r2, r3
 8002780:	f4ff af6a 	bcc.w	8002658 <get_st_biases+0x310>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8002784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800278c:	141e      	asrs	r6, r3, #16
 800278e:	041d      	lsls	r5, r3, #16
 8002790:	2383      	movs	r3, #131	; 0x83
 8002792:	f04f 0400 	mov.w	r4, #0
 8002796:	461a      	mov	r2, r3
 8002798:	4623      	mov	r3, r4
 800279a:	4628      	mov	r0, r5
 800279c:	4631      	mov	r1, r6
 800279e:	f7fe fa23 	bl	8000be8 <__aeabi_ldivmod>
 80027a2:	4603      	mov	r3, r0
 80027a4:	460c      	mov	r4, r1
 80027a6:	4618      	mov	r0, r3
 80027a8:	4621      	mov	r1, r4
 80027aa:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80027ae:	f04f 0400 	mov.w	r4, #0
 80027b2:	461a      	mov	r2, r3
 80027b4:	4623      	mov	r3, r4
 80027b6:	f7fe fa17 	bl	8000be8 <__aeabi_ldivmod>
 80027ba:	4603      	mov	r3, r0
 80027bc:	460c      	mov	r4, r1
 80027be:	461a      	mov	r2, r3
 80027c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c2:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 80027c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c6:	3304      	adds	r3, #4
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80027ce:	ea4f 4923 	mov.w	r9, r3, asr #16
 80027d2:	ea4f 4803 	mov.w	r8, r3, lsl #16
 80027d6:	2383      	movs	r3, #131	; 0x83
 80027d8:	f04f 0400 	mov.w	r4, #0
 80027dc:	461a      	mov	r2, r3
 80027de:	4623      	mov	r3, r4
 80027e0:	4640      	mov	r0, r8
 80027e2:	4649      	mov	r1, r9
 80027e4:	f7fe fa00 	bl	8000be8 <__aeabi_ldivmod>
 80027e8:	4603      	mov	r3, r0
 80027ea:	460c      	mov	r4, r1
 80027ec:	4618      	mov	r0, r3
 80027ee:	4621      	mov	r1, r4
 80027f0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80027f4:	f04f 0400 	mov.w	r4, #0
 80027f8:	461a      	mov	r2, r3
 80027fa:	4623      	mov	r3, r4
 80027fc:	f7fe f9f4 	bl	8000be8 <__aeabi_ldivmod>
 8002800:	4603      	mov	r3, r0
 8002802:	460c      	mov	r4, r1
 8002804:	4619      	mov	r1, r3
 8002806:	4622      	mov	r2, r4
 8002808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280a:	3304      	adds	r3, #4
 800280c:	460a      	mov	r2, r1
 800280e:	601a      	str	r2, [r3, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8002810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002812:	3308      	adds	r3, #8
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800281a:	141a      	asrs	r2, r3, #16
 800281c:	617a      	str	r2, [r7, #20]
 800281e:	041b      	lsls	r3, r3, #16
 8002820:	613b      	str	r3, [r7, #16]
 8002822:	2383      	movs	r3, #131	; 0x83
 8002824:	f04f 0400 	mov.w	r4, #0
 8002828:	461a      	mov	r2, r3
 800282a:	4623      	mov	r3, r4
 800282c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002830:	f7fe f9da 	bl	8000be8 <__aeabi_ldivmod>
 8002834:	4603      	mov	r3, r0
 8002836:	460c      	mov	r4, r1
 8002838:	4618      	mov	r0, r3
 800283a:	4621      	mov	r1, r4
 800283c:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8002840:	f04f 0400 	mov.w	r4, #0
 8002844:	461a      	mov	r2, r3
 8002846:	4623      	mov	r3, r4
 8002848:	f7fe f9ce 	bl	8000be8 <__aeabi_ldivmod>
 800284c:	4603      	mov	r3, r0
 800284e:	460c      	mov	r4, r1
 8002850:	4619      	mov	r1, r3
 8002852:	4622      	mov	r2, r4
 8002854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002856:	3308      	adds	r3, #8
 8002858:	460a      	mov	r2, r1
 800285a:	601a      	str	r2, [r3, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 800285c:	6a3b      	ldr	r3, [r7, #32]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8002864:	141a      	asrs	r2, r3, #16
 8002866:	60fa      	str	r2, [r7, #12]
 8002868:	041b      	lsls	r3, r3, #16
 800286a:	60bb      	str	r3, [r7, #8]
 800286c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002870:	f04f 0400 	mov.w	r4, #0
 8002874:	461a      	mov	r2, r3
 8002876:	4623      	mov	r3, r4
 8002878:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800287c:	f7fe f9b4 	bl	8000be8 <__aeabi_ldivmod>
 8002880:	4603      	mov	r3, r0
 8002882:	460c      	mov	r4, r1
 8002884:	4618      	mov	r0, r3
 8002886:	4621      	mov	r1, r4
 8002888:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800288c:	f04f 0400 	mov.w	r4, #0
 8002890:	461a      	mov	r2, r3
 8002892:	4623      	mov	r3, r4
 8002894:	f7fe f9a8 	bl	8000be8 <__aeabi_ldivmod>
 8002898:	4603      	mov	r3, r0
 800289a:	460c      	mov	r4, r1
 800289c:	461a      	mov	r2, r3
 800289e:	6a3b      	ldr	r3, [r7, #32]
 80028a0:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 80028a2:	6a3b      	ldr	r3, [r7, #32]
 80028a4:	3304      	adds	r3, #4
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80028ac:	141a      	asrs	r2, r3, #16
 80028ae:	607a      	str	r2, [r7, #4]
 80028b0:	041b      	lsls	r3, r3, #16
 80028b2:	603b      	str	r3, [r7, #0]
 80028b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80028b8:	f04f 0400 	mov.w	r4, #0
 80028bc:	461a      	mov	r2, r3
 80028be:	4623      	mov	r3, r4
 80028c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80028c4:	f7fe f990 	bl	8000be8 <__aeabi_ldivmod>
 80028c8:	4603      	mov	r3, r0
 80028ca:	460c      	mov	r4, r1
 80028cc:	4618      	mov	r0, r3
 80028ce:	4621      	mov	r1, r4
 80028d0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80028d4:	f04f 0400 	mov.w	r4, #0
 80028d8:	461a      	mov	r2, r3
 80028da:	4623      	mov	r3, r4
 80028dc:	f7fe f984 	bl	8000be8 <__aeabi_ldivmod>
 80028e0:	4603      	mov	r3, r0
 80028e2:	460c      	mov	r4, r1
 80028e4:	4619      	mov	r1, r3
 80028e6:	4622      	mov	r2, r4
 80028e8:	6a3b      	ldr	r3, [r7, #32]
 80028ea:	3304      	adds	r3, #4
 80028ec:	460a      	mov	r2, r1
 80028ee:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 80028f0:	6a3b      	ldr	r3, [r7, #32]
 80028f2:	3308      	adds	r3, #8
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80028fa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80028fe:	ea4f 4a03 	mov.w	sl, r3, lsl #16
 8002902:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002906:	f04f 0400 	mov.w	r4, #0
 800290a:	461a      	mov	r2, r3
 800290c:	4623      	mov	r3, r4
 800290e:	4650      	mov	r0, sl
 8002910:	4659      	mov	r1, fp
 8002912:	f7fe f969 	bl	8000be8 <__aeabi_ldivmod>
 8002916:	4603      	mov	r3, r0
 8002918:	460c      	mov	r4, r1
 800291a:	4618      	mov	r0, r3
 800291c:	4621      	mov	r1, r4
 800291e:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8002922:	f04f 0400 	mov.w	r4, #0
 8002926:	461a      	mov	r2, r3
 8002928:	4623      	mov	r3, r4
 800292a:	f7fe f95d 	bl	8000be8 <__aeabi_ldivmod>
 800292e:	4603      	mov	r3, r0
 8002930:	460c      	mov	r4, r1
 8002932:	4619      	mov	r1, r3
 8002934:	4622      	mov	r2, r4
 8002936:	6a3b      	ldr	r3, [r7, #32]
 8002938:	3308      	adds	r3, #8
 800293a:	460a      	mov	r2, r1
 800293c:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 800293e:	6a3b      	ldr	r3, [r7, #32]
 8002940:	3308      	adds	r3, #8
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	dd08      	ble.n	800295a <get_st_biases+0x612>
        accel[2] -= 65536L;
 8002948:	6a3b      	ldr	r3, [r7, #32]
 800294a:	3308      	adds	r3, #8
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	6a3b      	ldr	r3, [r7, #32]
 8002950:	3308      	adds	r3, #8
 8002952:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8002956:	601a      	str	r2, [r3, #0]
 8002958:	e007      	b.n	800296a <get_st_biases+0x622>
    else
        accel[2] += 65536L;
 800295a:	6a3b      	ldr	r3, [r7, #32]
 800295c:	3308      	adds	r3, #8
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	6a3b      	ldr	r3, [r7, #32]
 8002962:	3308      	adds	r3, #8
 8002964:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8002968:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 800296a:	2300      	movs	r3, #0
}
 800296c:	4618      	mov	r0, r3
 800296e:	3754      	adds	r7, #84	; 0x54
 8002970:	46bd      	mov	sp, r7
 8002972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002976:	bf00      	nop

08002978 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b08e      	sub	sp, #56	; 0x38
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8002982:	2302      	movs	r3, #2
 8002984:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8002988:	4b64      	ldr	r3, [pc, #400]	; (8002b1c <mpu_run_self_test+0x1a4>)
 800298a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800298e:	2b00      	cmp	r3, #0
 8002990:	d006      	beq.n	80029a0 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8002992:	2000      	movs	r0, #0
 8002994:	f000 f9e6 	bl	8002d64 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8002998:	2301      	movs	r3, #1
 800299a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800299e:	e002      	b.n	80029a6 <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 80029a0:	2300      	movs	r3, #0
 80029a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 80029a6:	f107 030c 	add.w	r3, r7, #12
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7fe fdda 	bl	8001564 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 80029b0:	f107 030f 	add.w	r3, r7, #15
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7fe fe5b 	bl	8001670 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 80029ba:	f107 0308 	add.w	r3, r7, #8
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fe fef8 	bl	80017b4 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 80029c4:	f107 030a 	add.w	r3, r7, #10
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7fe ff7f 	bl	80018cc <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 80029ce:	4b53      	ldr	r3, [pc, #332]	; (8002b1c <mpu_run_self_test+0x1a4>)
 80029d0:	7a9b      	ldrb	r3, [r3, #10]
 80029d2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 80029d6:	f107 030e 	add.w	r3, r7, #14
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff f86c 	bl	8001ab8 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 80029e0:	2300      	movs	r3, #0
 80029e2:	637b      	str	r3, [r7, #52]	; 0x34
 80029e4:	e00a      	b.n	80029fc <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 80029e6:	2200      	movs	r2, #0
 80029e8:	6839      	ldr	r1, [r7, #0]
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f7ff fcac 	bl	8002348 <get_st_biases>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d008      	beq.n	8002a08 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 80029f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029f8:	3301      	adds	r3, #1
 80029fa:	637b      	str	r3, [r7, #52]	; 0x34
 80029fc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002a00:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a02:	429a      	cmp	r2, r3
 8002a04:	dbef      	blt.n	80029e6 <mpu_run_self_test+0x6e>
 8002a06:	e000      	b.n	8002a0a <mpu_run_self_test+0x92>
            break;
 8002a08:	bf00      	nop
    if (ii == tries) {
 8002a0a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002a0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d102      	bne.n	8002a1a <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8002a14:	2300      	movs	r3, #0
 8002a16:	633b      	str	r3, [r7, #48]	; 0x30
        goto restore;
 8002a18:	e045      	b.n	8002aa6 <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	637b      	str	r3, [r7, #52]	; 0x34
 8002a1e:	e00d      	b.n	8002a3c <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8002a20:	f107 0110 	add.w	r1, r7, #16
 8002a24:	f107 031c 	add.w	r3, r7, #28
 8002a28:	2201      	movs	r2, #1
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff fc8c 	bl	8002348 <get_st_biases>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d008      	beq.n	8002a48 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8002a36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a38:	3301      	adds	r3, #1
 8002a3a:	637b      	str	r3, [r7, #52]	; 0x34
 8002a3c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002a40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a42:	429a      	cmp	r2, r3
 8002a44:	dbec      	blt.n	8002a20 <mpu_run_self_test+0xa8>
 8002a46:	e000      	b.n	8002a4a <mpu_run_self_test+0xd2>
            break;
 8002a48:	bf00      	nop
    if (ii == tries) {
 8002a4a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002a4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d102      	bne.n	8002a5a <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8002a54:	2300      	movs	r3, #0
 8002a56:	633b      	str	r3, [r7, #48]	; 0x30
        goto restore;
 8002a58:	e025      	b.n	8002aa6 <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 8002a5a:	f107 0310 	add.w	r3, r7, #16
 8002a5e:	4619      	mov	r1, r3
 8002a60:	6838      	ldr	r0, [r7, #0]
 8002a62:	f7ff fb2b 	bl	80020bc <accel_self_test>
 8002a66:	4603      	mov	r3, r0
 8002a68:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8002a6c:	f107 031c 	add.w	r3, r7, #28
 8002a70:	4619      	mov	r1, r3
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f7ff fba8 	bl	80021c8 <gyro_self_test>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    result = 0;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	633b      	str	r3, [r7, #48]	; 0x30
    if (!gyro_result)
 8002a82:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d103      	bne.n	8002a92 <mpu_run_self_test+0x11a>
        result |= 0x01;
 8002a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a8c:	f043 0301 	orr.w	r3, r3, #1
 8002a90:	633b      	str	r3, [r7, #48]	; 0x30
    if (!accel_result)
 8002a92:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d104      	bne.n	8002aa4 <mpu_run_self_test+0x12c>
        result |= 0x02;
 8002a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a9c:	f043 0302 	orr.w	r3, r3, #2
 8002aa0:	633b      	str	r3, [r7, #48]	; 0x30
 8002aa2:	e000      	b.n	8002aa6 <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8002aa4:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8002aa6:	4b1d      	ldr	r3, [pc, #116]	; (8002b1c <mpu_run_self_test+0x1a4>)
 8002aa8:	22ff      	movs	r2, #255	; 0xff
 8002aaa:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8002aac:	4b1b      	ldr	r3, [pc, #108]	; (8002b1c <mpu_run_self_test+0x1a4>)
 8002aae:	22ff      	movs	r2, #255	; 0xff
 8002ab0:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8002ab2:	4b1a      	ldr	r3, [pc, #104]	; (8002b1c <mpu_run_self_test+0x1a4>)
 8002ab4:	22ff      	movs	r2, #255	; 0xff
 8002ab6:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8002ab8:	4b18      	ldr	r3, [pc, #96]	; (8002b1c <mpu_run_self_test+0x1a4>)
 8002aba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002abe:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8002ac0:	4b16      	ldr	r3, [pc, #88]	; (8002b1c <mpu_run_self_test+0x1a4>)
 8002ac2:	22ff      	movs	r2, #255	; 0xff
 8002ac4:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8002ac6:	4b15      	ldr	r3, [pc, #84]	; (8002b1c <mpu_run_self_test+0x1a4>)
 8002ac8:	22ff      	movs	r2, #255	; 0xff
 8002aca:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8002acc:	4b13      	ldr	r3, [pc, #76]	; (8002b1c <mpu_run_self_test+0x1a4>)
 8002ace:	2201      	movs	r2, #1
 8002ad0:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8002ad2:	89bb      	ldrh	r3, [r7, #12]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7fe fd79 	bl	80015cc <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 8002ada:	7bfb      	ldrb	r3, [r7, #15]
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe fe01 	bl	80016e4 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8002ae2:	893b      	ldrh	r3, [r7, #8]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7fe fea3 	bl	8001830 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 8002aea:	897b      	ldrh	r3, [r7, #10]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fe ff07 	bl	8001900 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8002af2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7ff f842 	bl	8001b80 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 8002afc:	7bbb      	ldrb	r3, [r7, #14]
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7fe ffec 	bl	8001adc <mpu_configure_fifo>

    if (dmp_was_on)
 8002b04:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d002      	beq.n	8002b12 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 8002b0c:	2001      	movs	r0, #1
 8002b0e:	f000 f929 	bl	8002d64 <mpu_set_dmp_state>

    return result;
 8002b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3738      	adds	r7, #56	; 0x38
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	20000000 	.word	0x20000000

08002b20 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	603a      	str	r2, [r7, #0]
 8002b2a:	80fb      	strh	r3, [r7, #6]
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d102      	bne.n	8002b3c <mpu_write_mem+0x1c>
        return -1;
 8002b36:	f04f 33ff 	mov.w	r3, #4294967295
 8002b3a:	e03d      	b.n	8002bb8 <mpu_write_mem+0x98>
    if (!st.chip_cfg.sensors)
 8002b3c:	4b20      	ldr	r3, [pc, #128]	; (8002bc0 <mpu_write_mem+0xa0>)
 8002b3e:	7a9b      	ldrb	r3, [r3, #10]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d102      	bne.n	8002b4a <mpu_write_mem+0x2a>
        return -1;
 8002b44:	f04f 33ff 	mov.w	r3, #4294967295
 8002b48:	e036      	b.n	8002bb8 <mpu_write_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8002b4a:	88fb      	ldrh	r3, [r7, #6]
 8002b4c:	0a1b      	lsrs	r3, r3, #8
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8002b54:	88fb      	ldrh	r3, [r7, #6]
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8002b5a:	7b7b      	ldrb	r3, [r7, #13]
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	88bb      	ldrh	r3, [r7, #4]
 8002b60:	4413      	add	r3, r2
 8002b62:	4a17      	ldr	r2, [pc, #92]	; (8002bc0 <mpu_write_mem+0xa0>)
 8002b64:	6852      	ldr	r2, [r2, #4]
 8002b66:	8952      	ldrh	r2, [r2, #10]
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	dd02      	ble.n	8002b72 <mpu_write_mem+0x52>
        return -1;
 8002b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b70:	e022      	b.n	8002bb8 <mpu_write_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8002b72:	4b13      	ldr	r3, [pc, #76]	; (8002bc0 <mpu_write_mem+0xa0>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	7818      	ldrb	r0, [r3, #0]
 8002b78:	4b11      	ldr	r3, [pc, #68]	; (8002bc0 <mpu_write_mem+0xa0>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	7e19      	ldrb	r1, [r3, #24]
 8002b7e:	f107 030c 	add.w	r3, r7, #12
 8002b82:	2202      	movs	r2, #2
 8002b84:	f001 fd10 	bl	80045a8 <MPU_Write_Len>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d002      	beq.n	8002b94 <mpu_write_mem+0x74>
        return -1;
 8002b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b92:	e011      	b.n	8002bb8 <mpu_write_mem+0x98>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8002b94:	4b0a      	ldr	r3, [pc, #40]	; (8002bc0 <mpu_write_mem+0xa0>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	7818      	ldrb	r0, [r3, #0]
 8002b9a:	4b09      	ldr	r3, [pc, #36]	; (8002bc0 <mpu_write_mem+0xa0>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	7d59      	ldrb	r1, [r3, #21]
 8002ba0:	88bb      	ldrh	r3, [r7, #4]
 8002ba2:	b2da      	uxtb	r2, r3
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	f001 fcff 	bl	80045a8 <MPU_Write_Len>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d002      	beq.n	8002bb6 <mpu_write_mem+0x96>
        return -1;
 8002bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8002bb4:	e000      	b.n	8002bb8 <mpu_write_mem+0x98>
    return 0;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3710      	adds	r7, #16
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	20000000 	.word	0x20000000

08002bc4 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	4603      	mov	r3, r0
 8002bcc:	603a      	str	r2, [r7, #0]
 8002bce:	80fb      	strh	r3, [r7, #6]
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d102      	bne.n	8002be0 <mpu_read_mem+0x1c>
        return -1;
 8002bda:	f04f 33ff 	mov.w	r3, #4294967295
 8002bde:	e03d      	b.n	8002c5c <mpu_read_mem+0x98>
    if (!st.chip_cfg.sensors)
 8002be0:	4b20      	ldr	r3, [pc, #128]	; (8002c64 <mpu_read_mem+0xa0>)
 8002be2:	7a9b      	ldrb	r3, [r3, #10]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d102      	bne.n	8002bee <mpu_read_mem+0x2a>
        return -1;
 8002be8:	f04f 33ff 	mov.w	r3, #4294967295
 8002bec:	e036      	b.n	8002c5c <mpu_read_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8002bee:	88fb      	ldrh	r3, [r7, #6]
 8002bf0:	0a1b      	lsrs	r3, r3, #8
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8002bf8:	88fb      	ldrh	r3, [r7, #6]
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8002bfe:	7b7b      	ldrb	r3, [r7, #13]
 8002c00:	461a      	mov	r2, r3
 8002c02:	88bb      	ldrh	r3, [r7, #4]
 8002c04:	4413      	add	r3, r2
 8002c06:	4a17      	ldr	r2, [pc, #92]	; (8002c64 <mpu_read_mem+0xa0>)
 8002c08:	6852      	ldr	r2, [r2, #4]
 8002c0a:	8952      	ldrh	r2, [r2, #10]
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	dd02      	ble.n	8002c16 <mpu_read_mem+0x52>
        return -1;
 8002c10:	f04f 33ff 	mov.w	r3, #4294967295
 8002c14:	e022      	b.n	8002c5c <mpu_read_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8002c16:	4b13      	ldr	r3, [pc, #76]	; (8002c64 <mpu_read_mem+0xa0>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	7818      	ldrb	r0, [r3, #0]
 8002c1c:	4b11      	ldr	r3, [pc, #68]	; (8002c64 <mpu_read_mem+0xa0>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	7e19      	ldrb	r1, [r3, #24]
 8002c22:	f107 030c 	add.w	r3, r7, #12
 8002c26:	2202      	movs	r2, #2
 8002c28:	f001 fcbe 	bl	80045a8 <MPU_Write_Len>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d002      	beq.n	8002c38 <mpu_read_mem+0x74>
        return -1;
 8002c32:	f04f 33ff 	mov.w	r3, #4294967295
 8002c36:	e011      	b.n	8002c5c <mpu_read_mem+0x98>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8002c38:	4b0a      	ldr	r3, [pc, #40]	; (8002c64 <mpu_read_mem+0xa0>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	7818      	ldrb	r0, [r3, #0]
 8002c3e:	4b09      	ldr	r3, [pc, #36]	; (8002c64 <mpu_read_mem+0xa0>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	7d59      	ldrb	r1, [r3, #21]
 8002c44:	88bb      	ldrh	r3, [r7, #4]
 8002c46:	b2da      	uxtb	r2, r3
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	f001 fcd3 	bl	80045f4 <MPU_Read_Len>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d002      	beq.n	8002c5a <mpu_read_mem+0x96>
        return -1;
 8002c54:	f04f 33ff 	mov.w	r3, #4294967295
 8002c58:	e000      	b.n	8002c5c <mpu_read_mem+0x98>
    return 0;
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3710      	adds	r7, #16
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	20000000 	.word	0x20000000

08002c68 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08a      	sub	sp, #40	; 0x28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60b9      	str	r1, [r7, #8]
 8002c70:	4611      	mov	r1, r2
 8002c72:	461a      	mov	r2, r3
 8002c74:	4603      	mov	r3, r0
 8002c76:	81fb      	strh	r3, [r7, #14]
 8002c78:	460b      	mov	r3, r1
 8002c7a:	81bb      	strh	r3, [r7, #12]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8002c80:	4b37      	ldr	r3, [pc, #220]	; (8002d60 <mpu_load_firmware+0xf8>)
 8002c82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d002      	beq.n	8002c90 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 8002c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c8e:	e062      	b.n	8002d56 <mpu_load_firmware+0xee>

    if (!firmware)
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d102      	bne.n	8002c9c <mpu_load_firmware+0x34>
        return -1;
 8002c96:	f04f 33ff 	mov.w	r3, #4294967295
 8002c9a:	e05c      	b.n	8002d56 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002ca0:	e034      	b.n	8002d0c <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8002ca2:	89fa      	ldrh	r2, [r7, #14]
 8002ca4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	2b10      	cmp	r3, #16
 8002caa:	bfa8      	it	ge
 8002cac:	2310      	movge	r3, #16
 8002cae:	84bb      	strh	r3, [r7, #36]	; 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8002cb0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002cb2:	68ba      	ldr	r2, [r7, #8]
 8002cb4:	441a      	add	r2, r3
 8002cb6:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8002cb8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff ff30 	bl	8002b20 <mpu_write_mem>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d002      	beq.n	8002ccc <mpu_load_firmware+0x64>
            return -1;
 8002cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cca:	e044      	b.n	8002d56 <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 8002ccc:	f107 0214 	add.w	r2, r7, #20
 8002cd0:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8002cd2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7ff ff75 	bl	8002bc4 <mpu_read_mem>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d002      	beq.n	8002ce6 <mpu_load_firmware+0x7e>
            return -1;
 8002ce0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce4:	e037      	b.n	8002d56 <mpu_load_firmware+0xee>
        if (memcmp(firmware+ii, cur, this_write))
 8002ce6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002ce8:	68ba      	ldr	r2, [r7, #8]
 8002cea:	4413      	add	r3, r2
 8002cec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002cee:	f107 0114 	add.w	r1, r7, #20
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f006 f8dc 	bl	8008eb0 <memcmp>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d002      	beq.n	8002d04 <mpu_load_firmware+0x9c>
            return -2;
 8002cfe:	f06f 0301 	mvn.w	r3, #1
 8002d02:	e028      	b.n	8002d56 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8002d04:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002d06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002d08:	4413      	add	r3, r2
 8002d0a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002d0c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002d0e:	89fb      	ldrh	r3, [r7, #14]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d3c6      	bcc.n	8002ca2 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8002d14:	89bb      	ldrh	r3, [r7, #12]
 8002d16:	0a1b      	lsrs	r3, r3, #8
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 8002d1e:	89bb      	ldrh	r3, [r7, #12]
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8002d24:	4b0e      	ldr	r3, [pc, #56]	; (8002d60 <mpu_load_firmware+0xf8>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	7818      	ldrb	r0, [r3, #0]
 8002d2a:	4b0d      	ldr	r3, [pc, #52]	; (8002d60 <mpu_load_firmware+0xf8>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	7e99      	ldrb	r1, [r3, #26]
 8002d30:	f107 0310 	add.w	r3, r7, #16
 8002d34:	2202      	movs	r2, #2
 8002d36:	f001 fc37 	bl	80045a8 <MPU_Write_Len>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d002      	beq.n	8002d46 <mpu_load_firmware+0xde>
        return -1;
 8002d40:	f04f 33ff 	mov.w	r3, #4294967295
 8002d44:	e007      	b.n	8002d56 <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 8002d46:	4b06      	ldr	r3, [pc, #24]	; (8002d60 <mpu_load_firmware+0xf8>)
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8002d4e:	4a04      	ldr	r2, [pc, #16]	; (8002d60 <mpu_load_firmware+0xf8>)
 8002d50:	88fb      	ldrh	r3, [r7, #6]
 8002d52:	84d3      	strh	r3, [r2, #38]	; 0x26
    return 0;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3728      	adds	r7, #40	; 0x28
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	20000000 	.word	0x20000000

08002d64 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8002d6e:	4b26      	ldr	r3, [pc, #152]	; (8002e08 <mpu_set_dmp_state+0xa4>)
 8002d70:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d74:	79fa      	ldrb	r2, [r7, #7]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d101      	bne.n	8002d7e <mpu_set_dmp_state+0x1a>
        return 0;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	e040      	b.n	8002e00 <mpu_set_dmp_state+0x9c>

    if (enable) {
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d027      	beq.n	8002dd4 <mpu_set_dmp_state+0x70>
        if (!st.chip_cfg.dmp_loaded)
 8002d84:	4b20      	ldr	r3, [pc, #128]	; (8002e08 <mpu_set_dmp_state+0xa4>)
 8002d86:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d102      	bne.n	8002d94 <mpu_set_dmp_state+0x30>
            return -1;
 8002d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d92:	e035      	b.n	8002e00 <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8002d94:	2000      	movs	r0, #0
 8002d96:	f7fe f8f7 	bl	8000f88 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	f7fe fff4 	bl	8001d88 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8002da0:	4b19      	ldr	r3, [pc, #100]	; (8002e08 <mpu_set_dmp_state+0xa4>)
 8002da2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fe fdab 	bl	8001900 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 8002daa:	2300      	movs	r3, #0
 8002dac:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8002dae:	4b16      	ldr	r3, [pc, #88]	; (8002e08 <mpu_set_dmp_state+0xa4>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	7818      	ldrb	r0, [r3, #0]
 8002db4:	f107 030f 	add.w	r3, r7, #15
 8002db8:	2201      	movs	r2, #1
 8002dba:	2123      	movs	r1, #35	; 0x23
 8002dbc:	f001 fbf4 	bl	80045a8 <MPU_Write_Len>
        st.chip_cfg.dmp_on = 1;
 8002dc0:	4b11      	ldr	r3, [pc, #68]	; (8002e08 <mpu_set_dmp_state+0xa4>)
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 8002dc8:	2001      	movs	r0, #1
 8002dca:	f7fe f8dd 	bl	8000f88 <set_int_enable>
        mpu_reset_fifo();
 8002dce:	f7fe fac5 	bl	800135c <mpu_reset_fifo>
 8002dd2:	e014      	b.n	8002dfe <mpu_set_dmp_state+0x9a>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8002dd4:	2000      	movs	r0, #0
 8002dd6:	f7fe f8d7 	bl	8000f88 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 8002dda:	4b0b      	ldr	r3, [pc, #44]	; (8002e08 <mpu_set_dmp_state+0xa4>)
 8002ddc:	7c1b      	ldrb	r3, [r3, #16]
 8002dde:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8002de0:	4b09      	ldr	r3, [pc, #36]	; (8002e08 <mpu_set_dmp_state+0xa4>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	7818      	ldrb	r0, [r3, #0]
 8002de6:	f107 030f 	add.w	r3, r7, #15
 8002dea:	2201      	movs	r2, #1
 8002dec:	2123      	movs	r1, #35	; 0x23
 8002dee:	f001 fbdb 	bl	80045a8 <MPU_Write_Len>
        st.chip_cfg.dmp_on = 0;
 8002df2:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <mpu_set_dmp_state+0xa4>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        mpu_reset_fifo();
 8002dfa:	f7fe faaf 	bl	800135c <mpu_reset_fifo>
    }
    return 0;
 8002dfe:	2300      	movs	r3, #0
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	20000000 	.word	0x20000000

08002e0c <run_self_test>:
                                           0, 0, 1};
//MPU6050
//:0,
//    ,
uint8_t run_self_test(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b08a      	sub	sp, #40	; 0x28
 8002e10:	af00      	add	r7, sp, #0
	int result;
	//char test_packet[4] = {0};
	long gyro[3], accel[3]; 
	result = mpu_run_self_test(gyro, accel);
 8002e12:	f107 020c 	add.w	r2, r7, #12
 8002e16:	f107 0318 	add.w	r3, r7, #24
 8002e1a:	4611      	mov	r1, r2
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7ff fdab 	bl	8002978 <mpu_run_self_test>
 8002e22:	6278      	str	r0, [r7, #36]	; 0x24
	if (result == 0x3) 
 8002e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e26:	2b03      	cmp	r3, #3
 8002e28:	d14d      	bne.n	8002ec6 <run_self_test+0xba>
		/* Test passed. We can trust the gyro data here, so let's push it down
		* to the DMP.
		*/
		float sens;
		unsigned short accel_sens;
		mpu_get_gyro_sens(&sens);
 8002e2a:	f107 0308 	add.w	r3, r7, #8
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7fe fdcc 	bl	80019cc <mpu_get_gyro_sens>
		gyro[0] = (long)(gyro[0] * sens);
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	ee07 3a90 	vmov	s15, r3
 8002e3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e3e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e4a:	ee17 3a90 	vmov	r3, s15
 8002e4e:	61bb      	str	r3, [r7, #24]
		gyro[1] = (long)(gyro[1] * sens);
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	ee07 3a90 	vmov	s15, r3
 8002e56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e5a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e66:	ee17 3a90 	vmov	r3, s15
 8002e6a:	61fb      	str	r3, [r7, #28]
		gyro[2] = (long)(gyro[2] * sens);
 8002e6c:	6a3b      	ldr	r3, [r7, #32]
 8002e6e:	ee07 3a90 	vmov	s15, r3
 8002e72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e76:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e82:	ee17 3a90 	vmov	r3, s15
 8002e86:	623b      	str	r3, [r7, #32]
		dmp_set_gyro_bias(gyro);
 8002e88:	f107 0318 	add.w	r3, r7, #24
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f000 fb3b 	bl	8003508 <dmp_set_gyro_bias>
		mpu_get_accel_sens(&accel_sens);
 8002e92:	1dbb      	adds	r3, r7, #6
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7fe fdd1 	bl	8001a3c <mpu_get_accel_sens>
		accel[0] *= accel_sens;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	88fa      	ldrh	r2, [r7, #6]
 8002e9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ea2:	60fb      	str	r3, [r7, #12]
		accel[1] *= accel_sens;
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	88fa      	ldrh	r2, [r7, #6]
 8002ea8:	fb02 f303 	mul.w	r3, r2, r3
 8002eac:	613b      	str	r3, [r7, #16]
		accel[2] *= accel_sens;
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	88fa      	ldrh	r2, [r7, #6]
 8002eb2:	fb02 f303 	mul.w	r3, r2, r3
 8002eb6:	617b      	str	r3, [r7, #20]
		dmp_set_accel_bias(accel);
 8002eb8:	f107 030c 	add.w	r3, r7, #12
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f000 fc07 	bl	80036d0 <dmp_set_accel_bias>
		return 0;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	e000      	b.n	8002ec8 <run_self_test+0xbc>
	}else return 1;
 8002ec6:	2301      	movs	r3, #1
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3728      	adds	r7, #40	; 0x28
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <inv_orientation_matrix_to_scalar>:
//
unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f000 f821 	bl	8002f20 <inv_row_2_scale>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	3303      	adds	r3, #3
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f000 f81a 	bl	8002f20 <inv_row_2_scale>
 8002eec:	4603      	mov	r3, r0
 8002eee:	00db      	lsls	r3, r3, #3
 8002ef0:	b21a      	sxth	r2, r3
 8002ef2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	b21b      	sxth	r3, r3
 8002efa:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	3306      	adds	r3, #6
 8002f00:	4618      	mov	r0, r3
 8002f02:	f000 f80d 	bl	8002f20 <inv_row_2_scale>
 8002f06:	4603      	mov	r3, r0
 8002f08:	019b      	lsls	r3, r3, #6
 8002f0a:	b21a      	sxth	r2, r3
 8002f0c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	b21b      	sxth	r3, r3
 8002f14:	81fb      	strh	r3, [r7, #14]


    return scalar;
 8002f16:	89fb      	ldrh	r3, [r7, #14]
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3710      	adds	r7, #16
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <inv_row_2_scale>:
//
unsigned short inv_row_2_scale(const signed char *row)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f993 3000 	ldrsb.w	r3, [r3]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	dd02      	ble.n	8002f38 <inv_row_2_scale+0x18>
        b = 0;
 8002f32:	2300      	movs	r3, #0
 8002f34:	81fb      	strh	r3, [r7, #14]
 8002f36:	e02d      	b.n	8002f94 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f993 3000 	ldrsb.w	r3, [r3]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	da02      	bge.n	8002f48 <inv_row_2_scale+0x28>
        b = 4;
 8002f42:	2304      	movs	r3, #4
 8002f44:	81fb      	strh	r3, [r7, #14]
 8002f46:	e025      	b.n	8002f94 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	f993 3000 	ldrsb.w	r3, [r3]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	dd02      	ble.n	8002f5a <inv_row_2_scale+0x3a>
        b = 1;
 8002f54:	2301      	movs	r3, #1
 8002f56:	81fb      	strh	r3, [r7, #14]
 8002f58:	e01c      	b.n	8002f94 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	f993 3000 	ldrsb.w	r3, [r3]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	da02      	bge.n	8002f6c <inv_row_2_scale+0x4c>
        b = 5;
 8002f66:	2305      	movs	r3, #5
 8002f68:	81fb      	strh	r3, [r7, #14]
 8002f6a:	e013      	b.n	8002f94 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	3302      	adds	r3, #2
 8002f70:	f993 3000 	ldrsb.w	r3, [r3]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	dd02      	ble.n	8002f7e <inv_row_2_scale+0x5e>
        b = 2;
 8002f78:	2302      	movs	r3, #2
 8002f7a:	81fb      	strh	r3, [r7, #14]
 8002f7c:	e00a      	b.n	8002f94 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	3302      	adds	r3, #2
 8002f82:	f993 3000 	ldrsb.w	r3, [r3]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	da02      	bge.n	8002f90 <inv_row_2_scale+0x70>
        b = 6;
 8002f8a:	2306      	movs	r3, #6
 8002f8c:	81fb      	strh	r3, [r7, #14]
 8002f8e:	e001      	b.n	8002f94 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 8002f90:	2307      	movs	r3, #7
 8002f92:	81fb      	strh	r3, [r7, #14]
    return b;
 8002f94:	89fb      	ldrh	r3, [r7, #14]
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3714      	adds	r7, #20
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <mget_ms>:
//,.
void mget_ms(unsigned long *time)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b083      	sub	sp, #12
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]

}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
	...

08002fb8 <mpu_dmp_init>:
//mpu6050,dmp
//:0,
//    ,
uint8_t mpu_dmp_init(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
	uint8_t res=0;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	71fb      	strb	r3, [r7, #7]
	//MPU_IIC_Init(); 	//IIC
	if(mpu_init()==0)	//MPU6050
 8002fc2:	f7fe f83b 	bl	800103c <mpu_init>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d15c      	bne.n	8003086 <mpu_dmp_init+0xce>
	{	 
		res=mpu_set_sensors(INV_XYZ_GYRO|INV_XYZ_ACCEL);//
 8002fcc:	2078      	movs	r0, #120	; 0x78
 8002fce:	f7fe fdd7 	bl	8001b80 <mpu_set_sensors>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	71fb      	strb	r3, [r7, #7]
		if(res)return 1; 
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <mpu_dmp_init+0x28>
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e055      	b.n	800308c <mpu_dmp_init+0xd4>
		res=mpu_configure_fifo(INV_XYZ_GYRO|INV_XYZ_ACCEL);//FIFO
 8002fe0:	2078      	movs	r0, #120	; 0x78
 8002fe2:	f7fe fd7b 	bl	8001adc <mpu_configure_fifo>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	71fb      	strb	r3, [r7, #7]
		if(res)return 2; 
 8002fea:	79fb      	ldrb	r3, [r7, #7]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d001      	beq.n	8002ff4 <mpu_dmp_init+0x3c>
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	e04b      	b.n	800308c <mpu_dmp_init+0xd4>
		res=mpu_set_sample_rate(DEFAULT_MPU_HZ);	//
 8002ff4:	2064      	movs	r0, #100	; 0x64
 8002ff6:	f7fe fc83 	bl	8001900 <mpu_set_sample_rate>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	71fb      	strb	r3, [r7, #7]
		if(res)return 3; 
 8002ffe:	79fb      	ldrb	r3, [r7, #7]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <mpu_dmp_init+0x50>
 8003004:	2303      	movs	r3, #3
 8003006:	e041      	b.n	800308c <mpu_dmp_init+0xd4>
		res=dmp_load_motion_driver_firmware();		//dmp
 8003008:	f000 f97c 	bl	8003304 <dmp_load_motion_driver_firmware>
 800300c:	4603      	mov	r3, r0
 800300e:	71fb      	strb	r3, [r7, #7]
		if(res)return 4; 
 8003010:	79fb      	ldrb	r3, [r7, #7]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <mpu_dmp_init+0x62>
 8003016:	2304      	movs	r3, #4
 8003018:	e038      	b.n	800308c <mpu_dmp_init+0xd4>
		res=dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));//
 800301a:	481e      	ldr	r0, [pc, #120]	; (8003094 <mpu_dmp_init+0xdc>)
 800301c:	f7ff ff58 	bl	8002ed0 <inv_orientation_matrix_to_scalar>
 8003020:	4603      	mov	r3, r0
 8003022:	4618      	mov	r0, r3
 8003024:	f000 f97e 	bl	8003324 <dmp_set_orientation>
 8003028:	4603      	mov	r3, r0
 800302a:	71fb      	strb	r3, [r7, #7]
		if(res)return 5; 
 800302c:	79fb      	ldrb	r3, [r7, #7]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d001      	beq.n	8003036 <mpu_dmp_init+0x7e>
 8003032:	2305      	movs	r3, #5
 8003034:	e02a      	b.n	800308c <mpu_dmp_init+0xd4>
		res=dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT|DMP_FEATURE_TAP|	//dmp
 8003036:	f240 1073 	movw	r0, #371	; 0x173
 800303a:	f000 feab 	bl	8003d94 <dmp_enable_feature>
 800303e:	4603      	mov	r3, r0
 8003040:	71fb      	strb	r3, [r7, #7]
		    DMP_FEATURE_ANDROID_ORIENT|DMP_FEATURE_SEND_RAW_ACCEL|DMP_FEATURE_SEND_CAL_GYRO|
		    DMP_FEATURE_GYRO_CAL);
		if(res)return 6; 
 8003042:	79fb      	ldrb	r3, [r7, #7]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <mpu_dmp_init+0x94>
 8003048:	2306      	movs	r3, #6
 800304a:	e01f      	b.n	800308c <mpu_dmp_init+0xd4>
		res=dmp_set_fifo_rate(DEFAULT_MPU_HZ);	//DMP(200Hz)
 800304c:	2064      	movs	r0, #100	; 0x64
 800304e:	f000 fc17 	bl	8003880 <dmp_set_fifo_rate>
 8003052:	4603      	mov	r3, r0
 8003054:	71fb      	strb	r3, [r7, #7]
		if(res)return 7;   
 8003056:	79fb      	ldrb	r3, [r7, #7]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <mpu_dmp_init+0xa8>
 800305c:	2307      	movs	r3, #7
 800305e:	e015      	b.n	800308c <mpu_dmp_init+0xd4>
		res=run_self_test();		//
 8003060:	f7ff fed4 	bl	8002e0c <run_self_test>
 8003064:	4603      	mov	r3, r0
 8003066:	71fb      	strb	r3, [r7, #7]
		if(res)return 8;    
 8003068:	79fb      	ldrb	r3, [r7, #7]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <mpu_dmp_init+0xba>
 800306e:	2308      	movs	r3, #8
 8003070:	e00c      	b.n	800308c <mpu_dmp_init+0xd4>
		res=mpu_set_dmp_state(1);	//DMP
 8003072:	2001      	movs	r0, #1
 8003074:	f7ff fe76 	bl	8002d64 <mpu_set_dmp_state>
 8003078:	4603      	mov	r3, r0
 800307a:	71fb      	strb	r3, [r7, #7]
		if(res)return 9;     
 800307c:	79fb      	ldrb	r3, [r7, #7]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d003      	beq.n	800308a <mpu_dmp_init+0xd2>
 8003082:	2309      	movs	r3, #9
 8003084:	e002      	b.n	800308c <mpu_dmp_init+0xd4>
	}else return 10;
 8003086:	230a      	movs	r3, #10
 8003088:	e000      	b.n	800308c <mpu_dmp_init+0xd4>
	return 0;
 800308a:	2300      	movs	r3, #0
}
 800308c:	4618      	mov	r0, r3
 800308e:	3708      	adds	r7, #8
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	2000002c 	.word	0x2000002c

08003098 <mpu_dmp_get_data>:
//roll:  :0.1   :-180.0<---> +180.0
//yaw:   :0.1   :-180.0<---> +180.0
//:0,
//    ,
uint8_t mpu_dmp_get_data(float *pitch,float *roll,float *yaw)
{
 8003098:	b5b0      	push	{r4, r5, r7, lr}
 800309a:	b094      	sub	sp, #80	; 0x50
 800309c:	af02      	add	r7, sp, #8
 800309e:	60f8      	str	r0, [r7, #12]
 80030a0:	60b9      	str	r1, [r7, #8]
 80030a2:	607a      	str	r2, [r7, #4]
	float q0=1.0f,q1=0.0f,q2=0.0f,q3=0.0f;
 80030a4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80030a8:	647b      	str	r3, [r7, #68]	; 0x44
 80030aa:	f04f 0300 	mov.w	r3, #0
 80030ae:	643b      	str	r3, [r7, #64]	; 0x40
 80030b0:	f04f 0300 	mov.w	r3, #0
 80030b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030b6:	f04f 0300 	mov.w	r3, #0
 80030ba:	63bb      	str	r3, [r7, #56]	; 0x38
	unsigned long sensor_timestamp;
	short gyro[3], accel[3], sensors;
	unsigned char more;
	long quat[4]; 
	if(dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors,&more))return 1;	 
 80030bc:	f107 0434 	add.w	r4, r7, #52	; 0x34
 80030c0:	f107 0210 	add.w	r2, r7, #16
 80030c4:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80030c8:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80030cc:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80030d0:	9301      	str	r3, [sp, #4]
 80030d2:	f107 0322 	add.w	r3, r7, #34	; 0x22
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	4623      	mov	r3, r4
 80030da:	f001 f845 	bl	8004168 <dmp_read_fifo>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d001      	beq.n	80030e8 <mpu_dmp_get_data+0x50>
 80030e4:	2301      	movs	r3, #1
 80030e6:	e100      	b.n	80032ea <mpu_dmp_get_data+0x252>
	if (sensors & INV_XYZ_ACCEL)
	send_packet(PACKET_TYPE_ACCEL, accel); */
	/* Unlike gyro and accel, quaternions are written to the FIFO in the body frame, q30.
	 * The orientation is set by the scalar passed to dmp_set_orientation during initialization. 
	**/
	if(sensors&INV_WXYZ_QUAT) 
 80030e8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f000 80f8 	beq.w	80032e8 <mpu_dmp_get_data+0x250>
	{
		q0 = quat[0] / q30;	//q30
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	ee07 3a90 	vmov	s15, r3
 80030fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003102:	eddf 6a7f 	vldr	s13, [pc, #508]	; 8003300 <mpu_dmp_get_data+0x268>
 8003106:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800310a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		q1 = quat[1] / q30;
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	ee07 3a90 	vmov	s15, r3
 8003114:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003118:	eddf 6a79 	vldr	s13, [pc, #484]	; 8003300 <mpu_dmp_get_data+0x268>
 800311c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003120:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		q2 = quat[2] / q30;
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	ee07 3a90 	vmov	s15, r3
 800312a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800312e:	eddf 6a74 	vldr	s13, [pc, #464]	; 8003300 <mpu_dmp_get_data+0x268>
 8003132:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003136:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		q3 = quat[3] / q30; 
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	ee07 3a90 	vmov	s15, r3
 8003140:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003144:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8003300 <mpu_dmp_get_data+0x268>
 8003148:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800314c:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		////
		*pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3;	// pitch
 8003150:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003154:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8003158:	ee27 7a87 	vmul.f32	s14, s15, s14
 800315c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003160:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003164:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003168:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800316c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003170:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003174:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003178:	ee17 0a90 	vmov	r0, s15
 800317c:	f7fd f9dc 	bl	8000538 <__aeabi_f2d>
 8003180:	4603      	mov	r3, r0
 8003182:	460c      	mov	r4, r1
 8003184:	ec44 3b10 	vmov	d0, r3, r4
 8003188:	f006 fdfa 	bl	8009d80 <asin>
 800318c:	ec51 0b10 	vmov	r0, r1, d0
 8003190:	a359      	add	r3, pc, #356	; (adr r3, 80032f8 <mpu_dmp_get_data+0x260>)
 8003192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003196:	f7fd fa27 	bl	80005e8 <__aeabi_dmul>
 800319a:	4603      	mov	r3, r0
 800319c:	460c      	mov	r4, r1
 800319e:	4618      	mov	r0, r3
 80031a0:	4621      	mov	r1, r4
 80031a2:	f7fd fcd1 	bl	8000b48 <__aeabi_d2f>
 80031a6:	4602      	mov	r2, r0
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	601a      	str	r2, [r3, #0]
		*roll  = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3;	// roll
 80031ac:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80031b0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80031b4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80031b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031bc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80031c0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80031c4:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80031c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031d0:	ee17 0a90 	vmov	r0, s15
 80031d4:	f7fd f9b0 	bl	8000538 <__aeabi_f2d>
 80031d8:	4604      	mov	r4, r0
 80031da:	460d      	mov	r5, r1
 80031dc:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80031e0:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 80031e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031e8:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80031ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031f0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80031f4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80031f8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80031fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003200:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003204:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003208:	ee77 7a87 	vadd.f32	s15, s15, s14
 800320c:	ee17 0a90 	vmov	r0, s15
 8003210:	f7fd f992 	bl	8000538 <__aeabi_f2d>
 8003214:	4602      	mov	r2, r0
 8003216:	460b      	mov	r3, r1
 8003218:	ec43 2b11 	vmov	d1, r2, r3
 800321c:	ec45 4b10 	vmov	d0, r4, r5
 8003220:	f006 fe06 	bl	8009e30 <atan2>
 8003224:	ec51 0b10 	vmov	r0, r1, d0
 8003228:	a333      	add	r3, pc, #204	; (adr r3, 80032f8 <mpu_dmp_get_data+0x260>)
 800322a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800322e:	f7fd f9db 	bl	80005e8 <__aeabi_dmul>
 8003232:	4603      	mov	r3, r0
 8003234:	460c      	mov	r4, r1
 8003236:	4618      	mov	r0, r3
 8003238:	4621      	mov	r1, r4
 800323a:	f7fd fc85 	bl	8000b48 <__aeabi_d2f>
 800323e:	4602      	mov	r2, r0
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	601a      	str	r2, [r3, #0]
		*yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 8003244:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003248:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800324c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003250:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8003254:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003258:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800325c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003260:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003264:	ee17 0a90 	vmov	r0, s15
 8003268:	f7fd f966 	bl	8000538 <__aeabi_f2d>
 800326c:	4604      	mov	r4, r0
 800326e:	460d      	mov	r5, r1
 8003270:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003274:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003278:	ee27 7a27 	vmul.f32	s14, s14, s15
 800327c:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8003280:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003284:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003288:	ee37 7a27 	vadd.f32	s14, s14, s15
 800328c:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8003290:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003294:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003298:	ee37 7a67 	vsub.f32	s14, s14, s15
 800329c:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 80032a0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80032a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032ac:	ee17 0a90 	vmov	r0, s15
 80032b0:	f7fd f942 	bl	8000538 <__aeabi_f2d>
 80032b4:	4602      	mov	r2, r0
 80032b6:	460b      	mov	r3, r1
 80032b8:	ec43 2b11 	vmov	d1, r2, r3
 80032bc:	ec45 4b10 	vmov	d0, r4, r5
 80032c0:	f006 fdb6 	bl	8009e30 <atan2>
 80032c4:	ec51 0b10 	vmov	r0, r1, d0
 80032c8:	a30b      	add	r3, pc, #44	; (adr r3, 80032f8 <mpu_dmp_get_data+0x260>)
 80032ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ce:	f7fd f98b 	bl	80005e8 <__aeabi_dmul>
 80032d2:	4603      	mov	r3, r0
 80032d4:	460c      	mov	r4, r1
 80032d6:	4618      	mov	r0, r3
 80032d8:	4621      	mov	r1, r4
 80032da:	f7fd fc35 	bl	8000b48 <__aeabi_d2f>
 80032de:	4602      	mov	r2, r0
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	601a      	str	r2, [r3, #0]
	}else return 2;
	return 0;
 80032e4:	2300      	movs	r3, #0
 80032e6:	e000      	b.n	80032ea <mpu_dmp_get_data+0x252>
	}else return 2;
 80032e8:	2302      	movs	r3, #2
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3748      	adds	r7, #72	; 0x48
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bdb0      	pop	{r4, r5, r7, pc}
 80032f2:	bf00      	nop
 80032f4:	f3af 8000 	nop.w
 80032f8:	66666666 	.word	0x66666666
 80032fc:	404ca666 	.word	0x404ca666
 8003300:	4e800000 	.word	0x4e800000

08003304 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8003308:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800330c:	23c8      	movs	r3, #200	; 0xc8
 800330e:	4904      	ldr	r1, [pc, #16]	; (8003320 <dmp_load_motion_driver_firmware+0x1c>)
 8003310:	f640 30f6 	movw	r0, #3062	; 0xbf6
 8003314:	f7ff fca8 	bl	8002c68 <mpu_load_firmware>
 8003318:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800331a:	4618      	mov	r0, r3
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	0800aadc 	.word	0x0800aadc

08003324 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b088      	sub	sp, #32
 8003328:	af00      	add	r7, sp, #0
 800332a:	4603      	mov	r3, r0
 800332c:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 800332e:	4a71      	ldr	r2, [pc, #452]	; (80034f4 <dmp_set_orientation+0x1d0>)
 8003330:	f107 0314 	add.w	r3, r7, #20
 8003334:	6812      	ldr	r2, [r2, #0]
 8003336:	4611      	mov	r1, r2
 8003338:	8019      	strh	r1, [r3, #0]
 800333a:	3302      	adds	r3, #2
 800333c:	0c12      	lsrs	r2, r2, #16
 800333e:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8003340:	4a6d      	ldr	r2, [pc, #436]	; (80034f8 <dmp_set_orientation+0x1d4>)
 8003342:	f107 0310 	add.w	r3, r7, #16
 8003346:	6812      	ldr	r2, [r2, #0]
 8003348:	4611      	mov	r1, r2
 800334a:	8019      	strh	r1, [r3, #0]
 800334c:	3302      	adds	r3, #2
 800334e:	0c12      	lsrs	r2, r2, #16
 8003350:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8003352:	4a6a      	ldr	r2, [pc, #424]	; (80034fc <dmp_set_orientation+0x1d8>)
 8003354:	f107 030c 	add.w	r3, r7, #12
 8003358:	6812      	ldr	r2, [r2, #0]
 800335a:	4611      	mov	r1, r2
 800335c:	8019      	strh	r1, [r3, #0]
 800335e:	3302      	adds	r3, #2
 8003360:	0c12      	lsrs	r2, r2, #16
 8003362:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8003364:	4a66      	ldr	r2, [pc, #408]	; (8003500 <dmp_set_orientation+0x1dc>)
 8003366:	f107 0308 	add.w	r3, r7, #8
 800336a:	6812      	ldr	r2, [r2, #0]
 800336c:	4611      	mov	r1, r2
 800336e:	8019      	strh	r1, [r3, #0]
 8003370:	3302      	adds	r3, #2
 8003372:	0c12      	lsrs	r2, r2, #16
 8003374:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 8003376:	88fb      	ldrh	r3, [r7, #6]
 8003378:	f003 0303 	and.w	r3, r3, #3
 800337c:	f107 0220 	add.w	r2, r7, #32
 8003380:	4413      	add	r3, r2
 8003382:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003386:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8003388:	88fb      	ldrh	r3, [r7, #6]
 800338a:	08db      	lsrs	r3, r3, #3
 800338c:	b29b      	uxth	r3, r3
 800338e:	f003 0303 	and.w	r3, r3, #3
 8003392:	f107 0220 	add.w	r2, r7, #32
 8003396:	4413      	add	r3, r2
 8003398:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800339c:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800339e:	88fb      	ldrh	r3, [r7, #6]
 80033a0:	099b      	lsrs	r3, r3, #6
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	f003 0303 	and.w	r3, r3, #3
 80033a8:	f107 0220 	add.w	r2, r7, #32
 80033ac:	4413      	add	r3, r2
 80033ae:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80033b2:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 80033b4:	88fb      	ldrh	r3, [r7, #6]
 80033b6:	f003 0303 	and.w	r3, r3, #3
 80033ba:	f107 0220 	add.w	r2, r7, #32
 80033be:	4413      	add	r3, r2
 80033c0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80033c4:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 80033c6:	88fb      	ldrh	r3, [r7, #6]
 80033c8:	08db      	lsrs	r3, r3, #3
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	f003 0303 	and.w	r3, r3, #3
 80033d0:	f107 0220 	add.w	r2, r7, #32
 80033d4:	4413      	add	r3, r2
 80033d6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80033da:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 80033dc:	88fb      	ldrh	r3, [r7, #6]
 80033de:	099b      	lsrs	r3, r3, #6
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	f003 0303 	and.w	r3, r3, #3
 80033e6:	f107 0220 	add.w	r2, r7, #32
 80033ea:	4413      	add	r3, r2
 80033ec:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80033f0:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 80033f2:	f107 031c 	add.w	r3, r7, #28
 80033f6:	461a      	mov	r2, r3
 80033f8:	2103      	movs	r1, #3
 80033fa:	f240 4026 	movw	r0, #1062	; 0x426
 80033fe:	f7ff fb8f 	bl	8002b20 <mpu_write_mem>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d002      	beq.n	800340e <dmp_set_orientation+0xea>
        return -1;
 8003408:	f04f 33ff 	mov.w	r3, #4294967295
 800340c:	e06e      	b.n	80034ec <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 800340e:	f107 0318 	add.w	r3, r7, #24
 8003412:	461a      	mov	r2, r3
 8003414:	2103      	movs	r1, #3
 8003416:	f240 402a 	movw	r0, #1066	; 0x42a
 800341a:	f7ff fb81 	bl	8002b20 <mpu_write_mem>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d002      	beq.n	800342a <dmp_set_orientation+0x106>
        return -1;
 8003424:	f04f 33ff 	mov.w	r3, #4294967295
 8003428:	e060      	b.n	80034ec <dmp_set_orientation+0x1c8>

    memcpy(gyro_regs, gyro_sign, 3);
 800342a:	f107 031c 	add.w	r3, r7, #28
 800342e:	f107 020c 	add.w	r2, r7, #12
 8003432:	6812      	ldr	r2, [r2, #0]
 8003434:	4611      	mov	r1, r2
 8003436:	8019      	strh	r1, [r3, #0]
 8003438:	3302      	adds	r3, #2
 800343a:	0c12      	lsrs	r2, r2, #16
 800343c:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 800343e:	f107 0318 	add.w	r3, r7, #24
 8003442:	f107 0208 	add.w	r2, r7, #8
 8003446:	6812      	ldr	r2, [r2, #0]
 8003448:	4611      	mov	r1, r2
 800344a:	8019      	strh	r1, [r3, #0]
 800344c:	3302      	adds	r3, #2
 800344e:	0c12      	lsrs	r2, r2, #16
 8003450:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 8003452:	88fb      	ldrh	r3, [r7, #6]
 8003454:	f003 0304 	and.w	r3, r3, #4
 8003458:	2b00      	cmp	r3, #0
 800345a:	d009      	beq.n	8003470 <dmp_set_orientation+0x14c>
        gyro_regs[0] |= 1;
 800345c:	7f3b      	ldrb	r3, [r7, #28]
 800345e:	f043 0301 	orr.w	r3, r3, #1
 8003462:	b2db      	uxtb	r3, r3
 8003464:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 8003466:	7e3b      	ldrb	r3, [r7, #24]
 8003468:	f043 0301 	orr.w	r3, r3, #1
 800346c:	b2db      	uxtb	r3, r3
 800346e:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8003470:	88fb      	ldrh	r3, [r7, #6]
 8003472:	f003 0320 	and.w	r3, r3, #32
 8003476:	2b00      	cmp	r3, #0
 8003478:	d009      	beq.n	800348e <dmp_set_orientation+0x16a>
        gyro_regs[1] |= 1;
 800347a:	7f7b      	ldrb	r3, [r7, #29]
 800347c:	f043 0301 	orr.w	r3, r3, #1
 8003480:	b2db      	uxtb	r3, r3
 8003482:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 8003484:	7e7b      	ldrb	r3, [r7, #25]
 8003486:	f043 0301 	orr.w	r3, r3, #1
 800348a:	b2db      	uxtb	r3, r3
 800348c:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 800348e:	88fb      	ldrh	r3, [r7, #6]
 8003490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003494:	2b00      	cmp	r3, #0
 8003496:	d009      	beq.n	80034ac <dmp_set_orientation+0x188>
        gyro_regs[2] |= 1;
 8003498:	7fbb      	ldrb	r3, [r7, #30]
 800349a:	f043 0301 	orr.w	r3, r3, #1
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 80034a2:	7ebb      	ldrb	r3, [r7, #26]
 80034a4:	f043 0301 	orr.w	r3, r3, #1
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 80034ac:	f107 031c 	add.w	r3, r7, #28
 80034b0:	461a      	mov	r2, r3
 80034b2:	2103      	movs	r1, #3
 80034b4:	f44f 6088 	mov.w	r0, #1088	; 0x440
 80034b8:	f7ff fb32 	bl	8002b20 <mpu_write_mem>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d002      	beq.n	80034c8 <dmp_set_orientation+0x1a4>
        return -1;
 80034c2:	f04f 33ff 	mov.w	r3, #4294967295
 80034c6:	e011      	b.n	80034ec <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 80034c8:	f107 0318 	add.w	r3, r7, #24
 80034cc:	461a      	mov	r2, r3
 80034ce:	2103      	movs	r1, #3
 80034d0:	f240 4031 	movw	r0, #1073	; 0x431
 80034d4:	f7ff fb24 	bl	8002b20 <mpu_write_mem>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d002      	beq.n	80034e4 <dmp_set_orientation+0x1c0>
        return -1;
 80034de:	f04f 33ff 	mov.w	r3, #4294967295
 80034e2:	e003      	b.n	80034ec <dmp_set_orientation+0x1c8>
    dmp.orient = orient;
 80034e4:	4a07      	ldr	r2, [pc, #28]	; (8003504 <dmp_set_orientation+0x1e0>)
 80034e6:	88fb      	ldrh	r3, [r7, #6]
 80034e8:	8113      	strh	r3, [r2, #8]
    return 0;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3720      	adds	r7, #32
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	0800a99c 	.word	0x0800a99c
 80034f8:	0800a9a0 	.word	0x0800a9a0
 80034fc:	0800a9a4 	.word	0x0800a9a4
 8003500:	0800a9a8 	.word	0x0800a9a8
 8003504:	200000c8 	.word	0x200000c8

08003508 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 8003508:	b590      	push	{r4, r7, lr}
 800350a:	b087      	sub	sp, #28
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 8003510:	4b6d      	ldr	r3, [pc, #436]	; (80036c8 <dmp_set_gyro_bias+0x1c0>)
 8003512:	891b      	ldrh	r3, [r3, #8]
 8003514:	f003 0303 	and.w	r3, r3, #3
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	4413      	add	r3, r2
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	60fb      	str	r3, [r7, #12]
    if (dmp.orient & 4)
 8003522:	4b69      	ldr	r3, [pc, #420]	; (80036c8 <dmp_set_gyro_bias+0x1c0>)
 8003524:	891b      	ldrh	r3, [r3, #8]
 8003526:	f003 0304 	and.w	r3, r3, #4
 800352a:	2b00      	cmp	r3, #0
 800352c:	d002      	beq.n	8003534 <dmp_set_gyro_bias+0x2c>
        gyro_bias_body[0] *= -1;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	425b      	negs	r3, r3
 8003532:	60fb      	str	r3, [r7, #12]
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003534:	4b64      	ldr	r3, [pc, #400]	; (80036c8 <dmp_set_gyro_bias+0x1c0>)
 8003536:	891b      	ldrh	r3, [r3, #8]
 8003538:	08db      	lsrs	r3, r3, #3
 800353a:	b29b      	uxth	r3, r3
 800353c:	f003 0303 	and.w	r3, r3, #3
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	4413      	add	r3, r2
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	613b      	str	r3, [r7, #16]
    if (dmp.orient & 0x20)
 800354a:	4b5f      	ldr	r3, [pc, #380]	; (80036c8 <dmp_set_gyro_bias+0x1c0>)
 800354c:	891b      	ldrh	r3, [r3, #8]
 800354e:	f003 0320 	and.w	r3, r3, #32
 8003552:	2b00      	cmp	r3, #0
 8003554:	d002      	beq.n	800355c <dmp_set_gyro_bias+0x54>
        gyro_bias_body[1] *= -1;
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	425b      	negs	r3, r3
 800355a:	613b      	str	r3, [r7, #16]
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 800355c:	4b5a      	ldr	r3, [pc, #360]	; (80036c8 <dmp_set_gyro_bias+0x1c0>)
 800355e:	891b      	ldrh	r3, [r3, #8]
 8003560:	099b      	lsrs	r3, r3, #6
 8003562:	b29b      	uxth	r3, r3
 8003564:	f003 0303 	and.w	r3, r3, #3
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	4413      	add	r3, r2
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	617b      	str	r3, [r7, #20]
    if (dmp.orient & 0x100)
 8003572:	4b55      	ldr	r3, [pc, #340]	; (80036c8 <dmp_set_gyro_bias+0x1c0>)
 8003574:	891b      	ldrh	r3, [r3, #8]
 8003576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800357a:	2b00      	cmp	r3, #0
 800357c:	d002      	beq.n	8003584 <dmp_set_gyro_bias+0x7c>
        gyro_bias_body[2] *= -1;
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	425b      	negs	r3, r3
 8003582:	617b      	str	r3, [r7, #20]
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800358a:	4a50      	ldr	r2, [pc, #320]	; (80036cc <dmp_set_gyro_bias+0x1c4>)
 800358c:	fb02 f104 	mul.w	r1, r2, r4
 8003590:	2200      	movs	r2, #0
 8003592:	fb02 f203 	mul.w	r2, r2, r3
 8003596:	440a      	add	r2, r1
 8003598:	494c      	ldr	r1, [pc, #304]	; (80036cc <dmp_set_gyro_bias+0x1c4>)
 800359a:	fba3 3401 	umull	r3, r4, r3, r1
 800359e:	4422      	add	r2, r4
 80035a0:	4614      	mov	r4, r2
 80035a2:	f04f 0100 	mov.w	r1, #0
 80035a6:	f04f 0200 	mov.w	r2, #0
 80035aa:	0f99      	lsrs	r1, r3, #30
 80035ac:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 80035b0:	17a2      	asrs	r2, r4, #30
 80035b2:	460b      	mov	r3, r1
 80035b4:	60fb      	str	r3, [r7, #12]
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80035bc:	4a43      	ldr	r2, [pc, #268]	; (80036cc <dmp_set_gyro_bias+0x1c4>)
 80035be:	fb02 f104 	mul.w	r1, r2, r4
 80035c2:	2200      	movs	r2, #0
 80035c4:	fb02 f203 	mul.w	r2, r2, r3
 80035c8:	440a      	add	r2, r1
 80035ca:	4940      	ldr	r1, [pc, #256]	; (80036cc <dmp_set_gyro_bias+0x1c4>)
 80035cc:	fba3 3401 	umull	r3, r4, r3, r1
 80035d0:	4422      	add	r2, r4
 80035d2:	4614      	mov	r4, r2
 80035d4:	f04f 0100 	mov.w	r1, #0
 80035d8:	f04f 0200 	mov.w	r2, #0
 80035dc:	0f99      	lsrs	r1, r3, #30
 80035de:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 80035e2:	17a2      	asrs	r2, r4, #30
 80035e4:	460b      	mov	r3, r1
 80035e6:	613b      	str	r3, [r7, #16]
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80035ee:	4a37      	ldr	r2, [pc, #220]	; (80036cc <dmp_set_gyro_bias+0x1c4>)
 80035f0:	fb02 f104 	mul.w	r1, r2, r4
 80035f4:	2200      	movs	r2, #0
 80035f6:	fb02 f203 	mul.w	r2, r2, r3
 80035fa:	440a      	add	r2, r1
 80035fc:	4933      	ldr	r1, [pc, #204]	; (80036cc <dmp_set_gyro_bias+0x1c4>)
 80035fe:	fba3 3401 	umull	r3, r4, r3, r1
 8003602:	4422      	add	r2, r4
 8003604:	4614      	mov	r4, r2
 8003606:	f04f 0100 	mov.w	r1, #0
 800360a:	f04f 0200 	mov.w	r2, #0
 800360e:	0f99      	lsrs	r1, r3, #30
 8003610:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 8003614:	17a2      	asrs	r2, r4, #30
 8003616:	460b      	mov	r3, r1
 8003618:	617b      	str	r3, [r7, #20]
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	161b      	asrs	r3, r3, #24
 800361e:	b2db      	uxtb	r3, r3
 8003620:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	141b      	asrs	r3, r3, #16
 8003626:	b2db      	uxtb	r3, r3
 8003628:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	121b      	asrs	r3, r3, #8
 800362e:	b2db      	uxtb	r3, r3
 8003630:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	b2db      	uxtb	r3, r3
 8003636:	72fb      	strb	r3, [r7, #11]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 8003638:	f107 0308 	add.w	r3, r7, #8
 800363c:	461a      	mov	r2, r3
 800363e:	2104      	movs	r1, #4
 8003640:	f44f 7074 	mov.w	r0, #976	; 0x3d0
 8003644:	f7ff fa6c 	bl	8002b20 <mpu_write_mem>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d002      	beq.n	8003654 <dmp_set_gyro_bias+0x14c>
        return -1;
 800364e:	f04f 33ff 	mov.w	r3, #4294967295
 8003652:	e034      	b.n	80036be <dmp_set_gyro_bias+0x1b6>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	161b      	asrs	r3, r3, #24
 8003658:	b2db      	uxtb	r3, r3
 800365a:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	141b      	asrs	r3, r3, #16
 8003660:	b2db      	uxtb	r3, r3
 8003662:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	121b      	asrs	r3, r3, #8
 8003668:	b2db      	uxtb	r3, r3
 800366a:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	b2db      	uxtb	r3, r3
 8003670:	72fb      	strb	r3, [r7, #11]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8003672:	f107 0308 	add.w	r3, r7, #8
 8003676:	461a      	mov	r2, r3
 8003678:	2104      	movs	r1, #4
 800367a:	f44f 7075 	mov.w	r0, #980	; 0x3d4
 800367e:	f7ff fa4f 	bl	8002b20 <mpu_write_mem>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d002      	beq.n	800368e <dmp_set_gyro_bias+0x186>
        return -1;
 8003688:	f04f 33ff 	mov.w	r3, #4294967295
 800368c:	e017      	b.n	80036be <dmp_set_gyro_bias+0x1b6>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	161b      	asrs	r3, r3, #24
 8003692:	b2db      	uxtb	r3, r3
 8003694:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	141b      	asrs	r3, r3, #16
 800369a:	b2db      	uxtb	r3, r3
 800369c:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	121b      	asrs	r3, r3, #8
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 80036ac:	f107 0308 	add.w	r3, r7, #8
 80036b0:	461a      	mov	r2, r3
 80036b2:	2104      	movs	r1, #4
 80036b4:	f44f 7076 	mov.w	r0, #984	; 0x3d8
 80036b8:	f7ff fa32 	bl	8002b20 <mpu_write_mem>
 80036bc:	4603      	mov	r3, r0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	371c      	adds	r7, #28
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd90      	pop	{r4, r7, pc}
 80036c6:	bf00      	nop
 80036c8:	200000c8 	.word	0x200000c8
 80036cc:	02cae309 	.word	0x02cae309

080036d0 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 80036d0:	b590      	push	{r4, r7, lr}
 80036d2:	b08d      	sub	sp, #52	; 0x34
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 80036d8:	f107 030e 	add.w	r3, r7, #14
 80036dc:	4618      	mov	r0, r3
 80036de:	f7fe f9ad 	bl	8001a3c <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 80036e2:	89fb      	ldrh	r3, [r7, #14]
 80036e4:	b299      	uxth	r1, r3
 80036e6:	f04f 0200 	mov.w	r2, #0
 80036ea:	f04f 0300 	mov.w	r3, #0
 80036ee:	f04f 0400 	mov.w	r4, #0
 80036f2:	03d4      	lsls	r4, r2, #15
 80036f4:	ea44 4451 	orr.w	r4, r4, r1, lsr #17
 80036f8:	03cb      	lsls	r3, r1, #15
 80036fa:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 80036fe:	4b5f      	ldr	r3, [pc, #380]	; (800387c <dmp_set_accel_bias+0x1ac>)
 8003700:	891b      	ldrh	r3, [r3, #8]
 8003702:	f003 0303 	and.w	r3, r3, #3
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	4413      	add	r3, r2
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	61fb      	str	r3, [r7, #28]
    if (dmp.orient & 4)
 8003710:	4b5a      	ldr	r3, [pc, #360]	; (800387c <dmp_set_accel_bias+0x1ac>)
 8003712:	891b      	ldrh	r3, [r3, #8]
 8003714:	f003 0304 	and.w	r3, r3, #4
 8003718:	2b00      	cmp	r3, #0
 800371a:	d002      	beq.n	8003722 <dmp_set_accel_bias+0x52>
        accel_bias_body[0] *= -1;
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	425b      	negs	r3, r3
 8003720:	61fb      	str	r3, [r7, #28]
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003722:	4b56      	ldr	r3, [pc, #344]	; (800387c <dmp_set_accel_bias+0x1ac>)
 8003724:	891b      	ldrh	r3, [r3, #8]
 8003726:	08db      	lsrs	r3, r3, #3
 8003728:	b29b      	uxth	r3, r3
 800372a:	f003 0303 	and.w	r3, r3, #3
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	4413      	add	r3, r2
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	623b      	str	r3, [r7, #32]
    if (dmp.orient & 0x20)
 8003738:	4b50      	ldr	r3, [pc, #320]	; (800387c <dmp_set_accel_bias+0x1ac>)
 800373a:	891b      	ldrh	r3, [r3, #8]
 800373c:	f003 0320 	and.w	r3, r3, #32
 8003740:	2b00      	cmp	r3, #0
 8003742:	d002      	beq.n	800374a <dmp_set_accel_bias+0x7a>
        accel_bias_body[1] *= -1;
 8003744:	6a3b      	ldr	r3, [r7, #32]
 8003746:	425b      	negs	r3, r3
 8003748:	623b      	str	r3, [r7, #32]
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 800374a:	4b4c      	ldr	r3, [pc, #304]	; (800387c <dmp_set_accel_bias+0x1ac>)
 800374c:	891b      	ldrh	r3, [r3, #8]
 800374e:	099b      	lsrs	r3, r3, #6
 8003750:	b29b      	uxth	r3, r3
 8003752:	f003 0303 	and.w	r3, r3, #3
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	4413      	add	r3, r2
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	627b      	str	r3, [r7, #36]	; 0x24
    if (dmp.orient & 0x100)
 8003760:	4b46      	ldr	r3, [pc, #280]	; (800387c <dmp_set_accel_bias+0x1ac>)
 8003762:	891b      	ldrh	r3, [r3, #8]
 8003764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003768:	2b00      	cmp	r3, #0
 800376a:	d002      	beq.n	8003772 <dmp_set_accel_bias+0xa2>
        accel_bias_body[2] *= -1;
 800376c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376e:	425b      	negs	r3, r3
 8003770:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8003778:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800377a:	fb04 f102 	mul.w	r1, r4, r2
 800377e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003780:	fb03 f202 	mul.w	r2, r3, r2
 8003784:	440a      	add	r2, r1
 8003786:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003788:	fba1 3403 	umull	r3, r4, r1, r3
 800378c:	4422      	add	r2, r4
 800378e:	4614      	mov	r4, r2
 8003790:	f04f 0100 	mov.w	r1, #0
 8003794:	f04f 0200 	mov.w	r2, #0
 8003798:	0f99      	lsrs	r1, r3, #30
 800379a:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 800379e:	17a2      	asrs	r2, r4, #30
 80037a0:	460b      	mov	r3, r1
 80037a2:	61fb      	str	r3, [r7, #28]
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 80037a4:	6a3b      	ldr	r3, [r7, #32]
 80037a6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80037aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037ac:	fb04 f102 	mul.w	r1, r4, r2
 80037b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80037b2:	fb03 f202 	mul.w	r2, r3, r2
 80037b6:	440a      	add	r2, r1
 80037b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80037ba:	fba1 3403 	umull	r3, r4, r1, r3
 80037be:	4422      	add	r2, r4
 80037c0:	4614      	mov	r4, r2
 80037c2:	f04f 0100 	mov.w	r1, #0
 80037c6:	f04f 0200 	mov.w	r2, #0
 80037ca:	0f99      	lsrs	r1, r3, #30
 80037cc:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 80037d0:	17a2      	asrs	r2, r4, #30
 80037d2:	460b      	mov	r3, r1
 80037d4:	623b      	str	r3, [r7, #32]
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 80037d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d8:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80037dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037de:	fb04 f102 	mul.w	r1, r4, r2
 80037e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80037e4:	fb03 f202 	mul.w	r2, r3, r2
 80037e8:	440a      	add	r2, r1
 80037ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80037ec:	fba1 3403 	umull	r3, r4, r1, r3
 80037f0:	4422      	add	r2, r4
 80037f2:	4614      	mov	r4, r2
 80037f4:	f04f 0100 	mov.w	r1, #0
 80037f8:	f04f 0200 	mov.w	r2, #0
 80037fc:	0f99      	lsrs	r1, r3, #30
 80037fe:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 8003802:	17a2      	asrs	r2, r4, #30
 8003804:	460b      	mov	r3, r1
 8003806:	627b      	str	r3, [r7, #36]	; 0x24
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	161b      	asrs	r3, r3, #24
 800380c:	b2db      	uxtb	r3, r3
 800380e:	743b      	strb	r3, [r7, #16]
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	141b      	asrs	r3, r3, #16
 8003814:	b2db      	uxtb	r3, r3
 8003816:	747b      	strb	r3, [r7, #17]
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	121b      	asrs	r3, r3, #8
 800381c:	b2db      	uxtb	r3, r3
 800381e:	74bb      	strb	r3, [r7, #18]
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	b2db      	uxtb	r3, r3
 8003824:	74fb      	strb	r3, [r7, #19]
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8003826:	6a3b      	ldr	r3, [r7, #32]
 8003828:	161b      	asrs	r3, r3, #24
 800382a:	b2db      	uxtb	r3, r3
 800382c:	753b      	strb	r3, [r7, #20]
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 800382e:	6a3b      	ldr	r3, [r7, #32]
 8003830:	141b      	asrs	r3, r3, #16
 8003832:	b2db      	uxtb	r3, r3
 8003834:	757b      	strb	r3, [r7, #21]
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 8003836:	6a3b      	ldr	r3, [r7, #32]
 8003838:	121b      	asrs	r3, r3, #8
 800383a:	b2db      	uxtb	r3, r3
 800383c:	75bb      	strb	r3, [r7, #22]
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 800383e:	6a3b      	ldr	r3, [r7, #32]
 8003840:	b2db      	uxtb	r3, r3
 8003842:	75fb      	strb	r3, [r7, #23]
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8003844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003846:	161b      	asrs	r3, r3, #24
 8003848:	b2db      	uxtb	r3, r3
 800384a:	763b      	strb	r3, [r7, #24]
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 800384c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384e:	141b      	asrs	r3, r3, #16
 8003850:	b2db      	uxtb	r3, r3
 8003852:	767b      	strb	r3, [r7, #25]
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8003854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003856:	121b      	asrs	r3, r3, #8
 8003858:	b2db      	uxtb	r3, r3
 800385a:	76bb      	strb	r3, [r7, #26]
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 800385c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385e:	b2db      	uxtb	r3, r3
 8003860:	76fb      	strb	r3, [r7, #27]
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8003862:	f107 0310 	add.w	r3, r7, #16
 8003866:	461a      	mov	r2, r3
 8003868:	210c      	movs	r1, #12
 800386a:	f44f 7025 	mov.w	r0, #660	; 0x294
 800386e:	f7ff f957 	bl	8002b20 <mpu_write_mem>
 8003872:	4603      	mov	r3, r0
}
 8003874:	4618      	mov	r0, r3
 8003876:	3734      	adds	r7, #52	; 0x34
 8003878:	46bd      	mov	sp, r7
 800387a:	bd90      	pop	{r4, r7, pc}
 800387c:	200000c8 	.word	0x200000c8

08003880 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b088      	sub	sp, #32
 8003884:	af00      	add	r7, sp, #0
 8003886:	4603      	mov	r3, r0
 8003888:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 800388a:	4a1f      	ldr	r2, [pc, #124]	; (8003908 <dmp_set_fifo_rate+0x88>)
 800388c:	f107 0310 	add.w	r3, r7, #16
 8003890:	ca07      	ldmia	r2, {r0, r1, r2}
 8003892:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8003896:	88fb      	ldrh	r3, [r7, #6]
 8003898:	2bc8      	cmp	r3, #200	; 0xc8
 800389a:	d902      	bls.n	80038a2 <dmp_set_fifo_rate+0x22>
        return -1;
 800389c:	f04f 33ff 	mov.w	r3, #4294967295
 80038a0:	e02e      	b.n	8003900 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 80038a2:	88fb      	ldrh	r3, [r7, #6]
 80038a4:	22c8      	movs	r2, #200	; 0xc8
 80038a6:	fb92 f3f3 	sdiv	r3, r2, r3
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	3b01      	subs	r3, #1
 80038ae:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 80038b0:	8bfb      	ldrh	r3, [r7, #30]
 80038b2:	0a1b      	lsrs	r3, r3, #8
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 80038ba:	8bfb      	ldrh	r3, [r7, #30]
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 80038c0:	f107 0308 	add.w	r3, r7, #8
 80038c4:	461a      	mov	r2, r3
 80038c6:	2102      	movs	r1, #2
 80038c8:	f240 2016 	movw	r0, #534	; 0x216
 80038cc:	f7ff f928 	bl	8002b20 <mpu_write_mem>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d002      	beq.n	80038dc <dmp_set_fifo_rate+0x5c>
        return -1;
 80038d6:	f04f 33ff 	mov.w	r3, #4294967295
 80038da:	e011      	b.n	8003900 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 80038dc:	f107 0310 	add.w	r3, r7, #16
 80038e0:	461a      	mov	r2, r3
 80038e2:	210c      	movs	r1, #12
 80038e4:	f640 20c1 	movw	r0, #2753	; 0xac1
 80038e8:	f7ff f91a 	bl	8002b20 <mpu_write_mem>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d002      	beq.n	80038f8 <dmp_set_fifo_rate+0x78>
        return -1;
 80038f2:	f04f 33ff 	mov.w	r3, #4294967295
 80038f6:	e003      	b.n	8003900 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 80038f8:	4a04      	ldr	r2, [pc, #16]	; (800390c <dmp_set_fifo_rate+0x8c>)
 80038fa:	88fb      	ldrh	r3, [r7, #6]
 80038fc:	8193      	strh	r3, [r2, #12]
    return 0;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3720      	adds	r7, #32
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	0800a9ac 	.word	0x0800a9ac
 800390c:	200000c8 	.word	0x200000c8

08003910 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b086      	sub	sp, #24
 8003914:	af00      	add	r7, sp, #0
 8003916:	4603      	mov	r3, r0
 8003918:	460a      	mov	r2, r1
 800391a:	71fb      	strb	r3, [r7, #7]
 800391c:	4613      	mov	r3, r2
 800391e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8003920:	79fb      	ldrb	r3, [r7, #7]
 8003922:	f003 0307 	and.w	r3, r3, #7
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <dmp_set_tap_thresh+0x22>
 800392a:	88bb      	ldrh	r3, [r7, #4]
 800392c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8003930:	d902      	bls.n	8003938 <dmp_set_tap_thresh+0x28>
        return -1;
 8003932:	f04f 33ff 	mov.w	r3, #4294967295
 8003936:	e10b      	b.n	8003b50 <dmp_set_tap_thresh+0x240>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8003938:	88bb      	ldrh	r3, [r7, #4]
 800393a:	ee07 3a90 	vmov	s15, r3
 800393e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003942:	eddf 6a85 	vldr	s13, [pc, #532]	; 8003b58 <dmp_set_tap_thresh+0x248>
 8003946:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800394a:	edc7 7a04 	vstr	s15, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 800394e:	f107 030b 	add.w	r3, r7, #11
 8003952:	4618      	mov	r0, r3
 8003954:	f7fd fe8c 	bl	8001670 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8003958:	7afb      	ldrb	r3, [r7, #11]
 800395a:	3b02      	subs	r3, #2
 800395c:	2b0e      	cmp	r3, #14
 800395e:	d87d      	bhi.n	8003a5c <dmp_set_tap_thresh+0x14c>
 8003960:	a201      	add	r2, pc, #4	; (adr r2, 8003968 <dmp_set_tap_thresh+0x58>)
 8003962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003966:	bf00      	nop
 8003968:	080039a5 	.word	0x080039a5
 800396c:	08003a5d 	.word	0x08003a5d
 8003970:	080039d3 	.word	0x080039d3
 8003974:	08003a5d 	.word	0x08003a5d
 8003978:	08003a5d 	.word	0x08003a5d
 800397c:	08003a5d 	.word	0x08003a5d
 8003980:	08003a01 	.word	0x08003a01
 8003984:	08003a5d 	.word	0x08003a5d
 8003988:	08003a5d 	.word	0x08003a5d
 800398c:	08003a5d 	.word	0x08003a5d
 8003990:	08003a5d 	.word	0x08003a5d
 8003994:	08003a5d 	.word	0x08003a5d
 8003998:	08003a5d 	.word	0x08003a5d
 800399c:	08003a5d 	.word	0x08003a5d
 80039a0:	08003a2f 	.word	0x08003a2f
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 80039a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80039a8:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8003b5c <dmp_set_tap_thresh+0x24c>
 80039ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039b4:	ee17 3a90 	vmov	r3, s15
 80039b8:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 80039ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80039be:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8003b60 <dmp_set_tap_thresh+0x250>
 80039c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039ca:	ee17 3a90 	vmov	r3, s15
 80039ce:	82bb      	strh	r3, [r7, #20]
        break;
 80039d0:	e047      	b.n	8003a62 <dmp_set_tap_thresh+0x152>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 80039d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80039d6:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8003b64 <dmp_set_tap_thresh+0x254>
 80039da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039e2:	ee17 3a90 	vmov	r3, s15
 80039e6:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 80039e8:	edd7 7a04 	vldr	s15, [r7, #16]
 80039ec:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8003b68 <dmp_set_tap_thresh+0x258>
 80039f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039f8:	ee17 3a90 	vmov	r3, s15
 80039fc:	82bb      	strh	r3, [r7, #20]
        break;
 80039fe:	e030      	b.n	8003a62 <dmp_set_tap_thresh+0x152>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8003a00:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a04:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8003b6c <dmp_set_tap_thresh+0x25c>
 8003a08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a10:	ee17 3a90 	vmov	r3, s15
 8003a14:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8003a16:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a1a:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8003b70 <dmp_set_tap_thresh+0x260>
 8003a1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a26:	ee17 3a90 	vmov	r3, s15
 8003a2a:	82bb      	strh	r3, [r7, #20]
        break;
 8003a2c:	e019      	b.n	8003a62 <dmp_set_tap_thresh+0x152>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8003a2e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a32:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8003b74 <dmp_set_tap_thresh+0x264>
 8003a36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a3e:	ee17 3a90 	vmov	r3, s15
 8003a42:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8003a44:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a48:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8003b78 <dmp_set_tap_thresh+0x268>
 8003a4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a54:	ee17 3a90 	vmov	r3, s15
 8003a58:	82bb      	strh	r3, [r7, #20]
        break;
 8003a5a:	e002      	b.n	8003a62 <dmp_set_tap_thresh+0x152>
    default:
        return -1;
 8003a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a60:	e076      	b.n	8003b50 <dmp_set_tap_thresh+0x240>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8003a62:	8afb      	ldrh	r3, [r7, #22]
 8003a64:	0a1b      	lsrs	r3, r3, #8
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8003a6c:	8afb      	ldrh	r3, [r7, #22]
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8003a72:	8abb      	ldrh	r3, [r7, #20]
 8003a74:	0a1b      	lsrs	r3, r3, #8
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8003a7c:	8abb      	ldrh	r3, [r7, #20]
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8003a82:	79fb      	ldrb	r3, [r7, #7]
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d01c      	beq.n	8003ac6 <dmp_set_tap_thresh+0x1b6>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8003a8c:	f107 030c 	add.w	r3, r7, #12
 8003a90:	461a      	mov	r2, r3
 8003a92:	2102      	movs	r1, #2
 8003a94:	f44f 70ea 	mov.w	r0, #468	; 0x1d4
 8003a98:	f7ff f842 	bl	8002b20 <mpu_write_mem>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d002      	beq.n	8003aa8 <dmp_set_tap_thresh+0x198>
            return -1;
 8003aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8003aa6:	e053      	b.n	8003b50 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8003aa8:	f107 030c 	add.w	r3, r7, #12
 8003aac:	3302      	adds	r3, #2
 8003aae:	461a      	mov	r2, r3
 8003ab0:	2102      	movs	r1, #2
 8003ab2:	f44f 7092 	mov.w	r0, #292	; 0x124
 8003ab6:	f7ff f833 	bl	8002b20 <mpu_write_mem>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d002      	beq.n	8003ac6 <dmp_set_tap_thresh+0x1b6>
            return -1;
 8003ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ac4:	e044      	b.n	8003b50 <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Y) {
 8003ac6:	79fb      	ldrb	r3, [r7, #7]
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d01c      	beq.n	8003b0a <dmp_set_tap_thresh+0x1fa>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8003ad0:	f107 030c 	add.w	r3, r7, #12
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	2102      	movs	r1, #2
 8003ad8:	f44f 70ec 	mov.w	r0, #472	; 0x1d8
 8003adc:	f7ff f820 	bl	8002b20 <mpu_write_mem>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d002      	beq.n	8003aec <dmp_set_tap_thresh+0x1dc>
            return -1;
 8003ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8003aea:	e031      	b.n	8003b50 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8003aec:	f107 030c 	add.w	r3, r7, #12
 8003af0:	3302      	adds	r3, #2
 8003af2:	461a      	mov	r2, r3
 8003af4:	2102      	movs	r1, #2
 8003af6:	f44f 7094 	mov.w	r0, #296	; 0x128
 8003afa:	f7ff f811 	bl	8002b20 <mpu_write_mem>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d002      	beq.n	8003b0a <dmp_set_tap_thresh+0x1fa>
            return -1;
 8003b04:	f04f 33ff 	mov.w	r3, #4294967295
 8003b08:	e022      	b.n	8003b50 <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Z) {
 8003b0a:	79fb      	ldrb	r3, [r7, #7]
 8003b0c:	f003 0304 	and.w	r3, r3, #4
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d01c      	beq.n	8003b4e <dmp_set_tap_thresh+0x23e>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8003b14:	f107 030c 	add.w	r3, r7, #12
 8003b18:	461a      	mov	r2, r3
 8003b1a:	2102      	movs	r1, #2
 8003b1c:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
 8003b20:	f7fe fffe 	bl	8002b20 <mpu_write_mem>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d002      	beq.n	8003b30 <dmp_set_tap_thresh+0x220>
            return -1;
 8003b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003b2e:	e00f      	b.n	8003b50 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8003b30:	f107 030c 	add.w	r3, r7, #12
 8003b34:	3302      	adds	r3, #2
 8003b36:	461a      	mov	r2, r3
 8003b38:	2102      	movs	r1, #2
 8003b3a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003b3e:	f7fe ffef 	bl	8002b20 <mpu_write_mem>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d002      	beq.n	8003b4e <dmp_set_tap_thresh+0x23e>
            return -1;
 8003b48:	f04f 33ff 	mov.w	r3, #4294967295
 8003b4c:	e000      	b.n	8003b50 <dmp_set_tap_thresh+0x240>
    }
    return 0;
 8003b4e:	2300      	movs	r3, #0
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3718      	adds	r7, #24
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	43480000 	.word	0x43480000
 8003b5c:	46800000 	.word	0x46800000
 8003b60:	46400000 	.word	0x46400000
 8003b64:	46000000 	.word	0x46000000
 8003b68:	45c00000 	.word	0x45c00000
 8003b6c:	45800000 	.word	0x45800000
 8003b70:	45400000 	.word	0x45400000
 8003b74:	45000000 	.word	0x45000000
 8003b78:	44c00000 	.word	0x44c00000

08003b7c <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	4603      	mov	r3, r0
 8003b84:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8003b86:	2300      	movs	r3, #0
 8003b88:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8003b8a:	79fb      	ldrb	r3, [r7, #7]
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d004      	beq.n	8003b9e <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8003b94:	7bfb      	ldrb	r3, [r7, #15]
 8003b96:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8003b9e:	79fb      	ldrb	r3, [r7, #7]
 8003ba0:	f003 0302 	and.w	r3, r3, #2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d004      	beq.n	8003bb2 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
 8003baa:	f043 030c 	orr.w	r3, r3, #12
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8003bb2:	79fb      	ldrb	r3, [r7, #7]
 8003bb4:	f003 0304 	and.w	r3, r3, #4
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d004      	beq.n	8003bc6 <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8003bbc:	7bfb      	ldrb	r3, [r7, #15]
 8003bbe:	f043 0303 	orr.w	r3, r3, #3
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8003bc6:	f107 030f 	add.w	r3, r7, #15
 8003bca:	461a      	mov	r2, r3
 8003bcc:	2101      	movs	r1, #1
 8003bce:	f44f 70a4 	mov.w	r0, #328	; 0x148
 8003bd2:	f7fe ffa5 	bl	8002b20 <mpu_write_mem>
 8003bd6:	4603      	mov	r3, r0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3710      	adds	r7, #16
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	4603      	mov	r3, r0
 8003be8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8003bea:	79fb      	ldrb	r3, [r7, #7]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d102      	bne.n	8003bf6 <dmp_set_tap_count+0x16>
        min_taps = 1;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	71fb      	strb	r3, [r7, #7]
 8003bf4:	e004      	b.n	8003c00 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8003bf6:	79fb      	ldrb	r3, [r7, #7]
 8003bf8:	2b04      	cmp	r3, #4
 8003bfa:	d901      	bls.n	8003c00 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8003bfc:	2304      	movs	r3, #4
 8003bfe:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8003c00:	79fb      	ldrb	r3, [r7, #7]
 8003c02:	3b01      	subs	r3, #1
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8003c08:	f107 030f 	add.w	r3, r7, #15
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	2101      	movs	r1, #1
 8003c10:	f240 104f 	movw	r0, #335	; 0x14f
 8003c14:	f7fe ff84 	bl	8002b20 <mpu_write_mem>
 8003c18:	4603      	mov	r3, r0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
	...

08003c24 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8003c2e:	88fb      	ldrh	r3, [r7, #6]
 8003c30:	4a0c      	ldr	r2, [pc, #48]	; (8003c64 <dmp_set_tap_time+0x40>)
 8003c32:	fba2 2303 	umull	r2, r3, r2, r3
 8003c36:	089b      	lsrs	r3, r3, #2
 8003c38:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8003c3a:	89fb      	ldrh	r3, [r7, #14]
 8003c3c:	0a1b      	lsrs	r3, r3, #8
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8003c44:	89fb      	ldrh	r3, [r7, #14]
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8003c4a:	f107 030c 	add.w	r3, r7, #12
 8003c4e:	461a      	mov	r2, r3
 8003c50:	2102      	movs	r1, #2
 8003c52:	f44f 70ef 	mov.w	r0, #478	; 0x1de
 8003c56:	f7fe ff63 	bl	8002b20 <mpu_write_mem>
 8003c5a:	4603      	mov	r3, r0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3710      	adds	r7, #16
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	cccccccd 	.word	0xcccccccd

08003c68 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	4603      	mov	r3, r0
 8003c70:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8003c72:	88fb      	ldrh	r3, [r7, #6]
 8003c74:	4a0c      	ldr	r2, [pc, #48]	; (8003ca8 <dmp_set_tap_time_multi+0x40>)
 8003c76:	fba2 2303 	umull	r2, r3, r2, r3
 8003c7a:	089b      	lsrs	r3, r3, #2
 8003c7c:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8003c7e:	89fb      	ldrh	r3, [r7, #14]
 8003c80:	0a1b      	lsrs	r3, r3, #8
 8003c82:	b29b      	uxth	r3, r3
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8003c88:	89fb      	ldrh	r3, [r7, #14]
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8003c8e:	f107 030c 	add.w	r3, r7, #12
 8003c92:	461a      	mov	r2, r3
 8003c94:	2102      	movs	r1, #2
 8003c96:	f44f 70ed 	mov.w	r0, #474	; 0x1da
 8003c9a:	f7fe ff41 	bl	8002b20 <mpu_write_mem>
 8003c9e:	4603      	mov	r3, r0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3710      	adds	r7, #16
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	cccccccd 	.word	0xcccccccd

08003cac <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a13      	ldr	r2, [pc, #76]	; (8003d08 <dmp_set_shake_reject_thresh+0x5c>)
 8003cbc:	fb82 1203 	smull	r1, r2, r2, r3
 8003cc0:	1192      	asrs	r2, r2, #6
 8003cc2:	17db      	asrs	r3, r3, #31
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	887a      	ldrh	r2, [r7, #2]
 8003cc8:	fb02 f303 	mul.w	r3, r2, r3
 8003ccc:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	161b      	asrs	r3, r3, #24
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	141b      	asrs	r3, r3, #16
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	121b      	asrs	r3, r3, #8
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8003cec:	f107 0308 	add.w	r3, r7, #8
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	2104      	movs	r1, #4
 8003cf4:	f44f 70ae 	mov.w	r0, #348	; 0x15c
 8003cf8:	f7fe ff12 	bl	8002b20 <mpu_write_mem>
 8003cfc:	4603      	mov	r3, r0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	10624dd3 	.word	0x10624dd3

08003d0c <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	4603      	mov	r3, r0
 8003d14:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8003d16:	88fb      	ldrh	r3, [r7, #6]
 8003d18:	4a0c      	ldr	r2, [pc, #48]	; (8003d4c <dmp_set_shake_reject_time+0x40>)
 8003d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1e:	089b      	lsrs	r3, r3, #2
 8003d20:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8003d22:	88fb      	ldrh	r3, [r7, #6]
 8003d24:	0a1b      	lsrs	r3, r3, #8
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8003d2c:	88fb      	ldrh	r3, [r7, #6]
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8003d32:	f107 030c 	add.w	r3, r7, #12
 8003d36:	461a      	mov	r2, r3
 8003d38:	2102      	movs	r1, #2
 8003d3a:	f44f 70ad 	mov.w	r0, #346	; 0x15a
 8003d3e:	f7fe feef 	bl	8002b20 <mpu_write_mem>
 8003d42:	4603      	mov	r3, r0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3710      	adds	r7, #16
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	cccccccd 	.word	0xcccccccd

08003d50 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	4603      	mov	r3, r0
 8003d58:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8003d5a:	88fb      	ldrh	r3, [r7, #6]
 8003d5c:	4a0c      	ldr	r2, [pc, #48]	; (8003d90 <dmp_set_shake_reject_timeout+0x40>)
 8003d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d62:	089b      	lsrs	r3, r3, #2
 8003d64:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8003d66:	88fb      	ldrh	r3, [r7, #6]
 8003d68:	0a1b      	lsrs	r3, r3, #8
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8003d70:	88fb      	ldrh	r3, [r7, #6]
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8003d76:	f107 030c 	add.w	r3, r7, #12
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	2102      	movs	r1, #2
 8003d7e:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8003d82:	f7fe fecd 	bl	8002b20 <mpu_write_mem>
 8003d86:	4603      	mov	r3, r0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	cccccccd 	.word	0xcccccccd

08003d94 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 8003d9e:	2302      	movs	r3, #2
 8003da0:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 8003da2:	23ca      	movs	r3, #202	; 0xca
 8003da4:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 8003da6:	23e3      	movs	r3, #227	; 0xe3
 8003da8:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 8003daa:	2309      	movs	r3, #9
 8003dac:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 8003dae:	f107 030c 	add.w	r3, r7, #12
 8003db2:	461a      	mov	r2, r3
 8003db4:	2104      	movs	r1, #4
 8003db6:	2068      	movs	r0, #104	; 0x68
 8003db8:	f7fe feb2 	bl	8002b20 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8003dbc:	23a3      	movs	r3, #163	; 0xa3
 8003dbe:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8003dc0:	88fb      	ldrh	r3, [r7, #6]
 8003dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d006      	beq.n	8003dd8 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 8003dca:	23c0      	movs	r3, #192	; 0xc0
 8003dcc:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 8003dce:	23c8      	movs	r3, #200	; 0xc8
 8003dd0:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 8003dd2:	23c2      	movs	r3, #194	; 0xc2
 8003dd4:	73fb      	strb	r3, [r7, #15]
 8003dd6:	e005      	b.n	8003de4 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 8003dd8:	23a3      	movs	r3, #163	; 0xa3
 8003dda:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 8003ddc:	23a3      	movs	r3, #163	; 0xa3
 8003dde:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 8003de0:	23a3      	movs	r3, #163	; 0xa3
 8003de2:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8003de4:	88fb      	ldrh	r3, [r7, #6]
 8003de6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d006      	beq.n	8003dfc <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 8003dee:	23c4      	movs	r3, #196	; 0xc4
 8003df0:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 8003df2:	23cc      	movs	r3, #204	; 0xcc
 8003df4:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 8003df6:	23c6      	movs	r3, #198	; 0xc6
 8003df8:	74bb      	strb	r3, [r7, #18]
 8003dfa:	e005      	b.n	8003e08 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8003dfc:	23a3      	movs	r3, #163	; 0xa3
 8003dfe:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8003e00:	23a3      	movs	r3, #163	; 0xa3
 8003e02:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8003e04:	23a3      	movs	r3, #163	; 0xa3
 8003e06:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8003e08:	23a3      	movs	r3, #163	; 0xa3
 8003e0a:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8003e0c:	23a3      	movs	r3, #163	; 0xa3
 8003e0e:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8003e10:	23a3      	movs	r3, #163	; 0xa3
 8003e12:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8003e14:	f107 030c 	add.w	r3, r7, #12
 8003e18:	461a      	mov	r2, r3
 8003e1a:	210a      	movs	r1, #10
 8003e1c:	f640 20a7 	movw	r0, #2727	; 0xaa7
 8003e20:	f7fe fe7e 	bl	8002b20 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8003e24:	88fb      	ldrh	r3, [r7, #6]
 8003e26:	f003 0303 	and.w	r3, r3, #3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d002      	beq.n	8003e34 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 8003e2e:	2320      	movs	r3, #32
 8003e30:	733b      	strb	r3, [r7, #12]
 8003e32:	e001      	b.n	8003e38 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8003e34:	23d8      	movs	r3, #216	; 0xd8
 8003e36:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8003e38:	f107 030c 	add.w	r3, r7, #12
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	2101      	movs	r1, #1
 8003e40:	f640 20b6 	movw	r0, #2742	; 0xab6
 8003e44:	f7fe fe6c 	bl	8002b20 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8003e48:	88fb      	ldrh	r3, [r7, #6]
 8003e4a:	f003 0320 	and.w	r3, r3, #32
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d003      	beq.n	8003e5a <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8003e52:	2001      	movs	r0, #1
 8003e54:	f000 f8c6 	bl	8003fe4 <dmp_enable_gyro_cal>
 8003e58:	e002      	b.n	8003e60 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 8003e5a:	2000      	movs	r0, #0
 8003e5c:	f000 f8c2 	bl	8003fe4 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8003e60:	88fb      	ldrh	r3, [r7, #6]
 8003e62:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d01d      	beq.n	8003ea6 <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8003e6a:	88fb      	ldrh	r3, [r7, #6]
 8003e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d008      	beq.n	8003e86 <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8003e74:	23b2      	movs	r3, #178	; 0xb2
 8003e76:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8003e78:	238b      	movs	r3, #139	; 0x8b
 8003e7a:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8003e7c:	23b6      	movs	r3, #182	; 0xb6
 8003e7e:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8003e80:	239b      	movs	r3, #155	; 0x9b
 8003e82:	73fb      	strb	r3, [r7, #15]
 8003e84:	e007      	b.n	8003e96 <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 8003e86:	23b0      	movs	r3, #176	; 0xb0
 8003e88:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 8003e8a:	2380      	movs	r3, #128	; 0x80
 8003e8c:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8003e8e:	23b4      	movs	r3, #180	; 0xb4
 8003e90:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 8003e92:	2390      	movs	r3, #144	; 0x90
 8003e94:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 8003e96:	f107 030c 	add.w	r3, r7, #12
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	2104      	movs	r1, #4
 8003e9e:	f640 20a2 	movw	r0, #2722	; 0xaa2
 8003ea2:	f7fe fe3d 	bl	8002b20 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 8003ea6:	88fb      	ldrh	r3, [r7, #6]
 8003ea8:	f003 0301 	and.w	r3, r3, #1
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d025      	beq.n	8003efc <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 8003eb0:	23f8      	movs	r3, #248	; 0xf8
 8003eb2:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8003eb4:	f107 030c 	add.w	r3, r7, #12
 8003eb8:	461a      	mov	r2, r3
 8003eba:	2101      	movs	r1, #1
 8003ebc:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 8003ec0:	f7fe fe2e 	bl	8002b20 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 8003ec4:	21fa      	movs	r1, #250	; 0xfa
 8003ec6:	2007      	movs	r0, #7
 8003ec8:	f7ff fd22 	bl	8003910 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8003ecc:	2007      	movs	r0, #7
 8003ece:	f7ff fe55 	bl	8003b7c <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 8003ed2:	2001      	movs	r0, #1
 8003ed4:	f7ff fe84 	bl	8003be0 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 8003ed8:	2064      	movs	r0, #100	; 0x64
 8003eda:	f7ff fea3 	bl	8003c24 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 8003ede:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003ee2:	f7ff fec1 	bl	8003c68 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 8003ee6:	21c8      	movs	r1, #200	; 0xc8
 8003ee8:	483c      	ldr	r0, [pc, #240]	; (8003fdc <dmp_enable_feature+0x248>)
 8003eea:	f7ff fedf 	bl	8003cac <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 8003eee:	2028      	movs	r0, #40	; 0x28
 8003ef0:	f7ff ff0c 	bl	8003d0c <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 8003ef4:	200a      	movs	r0, #10
 8003ef6:	f7ff ff2b 	bl	8003d50 <dmp_set_shake_reject_timeout>
 8003efa:	e009      	b.n	8003f10 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 8003efc:	23d8      	movs	r3, #216	; 0xd8
 8003efe:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8003f00:	f107 030c 	add.w	r3, r7, #12
 8003f04:	461a      	mov	r2, r3
 8003f06:	2101      	movs	r1, #1
 8003f08:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 8003f0c:	f7fe fe08 	bl	8002b20 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8003f10:	88fb      	ldrh	r3, [r7, #6]
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d002      	beq.n	8003f20 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 8003f1a:	23d9      	movs	r3, #217	; 0xd9
 8003f1c:	733b      	strb	r3, [r7, #12]
 8003f1e:	e001      	b.n	8003f24 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 8003f20:	23d8      	movs	r3, #216	; 0xd8
 8003f22:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8003f24:	f107 030c 	add.w	r3, r7, #12
 8003f28:	461a      	mov	r2, r3
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	f240 703d 	movw	r0, #1853	; 0x73d
 8003f30:	f7fe fdf6 	bl	8002b20 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 8003f34:	88fb      	ldrh	r3, [r7, #6]
 8003f36:	f003 0304 	and.w	r3, r3, #4
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d003      	beq.n	8003f46 <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 8003f3e:	2001      	movs	r0, #1
 8003f40:	f000 f880 	bl	8004044 <dmp_enable_lp_quat>
 8003f44:	e002      	b.n	8003f4c <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 8003f46:	2000      	movs	r0, #0
 8003f48:	f000 f87c 	bl	8004044 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8003f4c:	88fb      	ldrh	r3, [r7, #6]
 8003f4e:	f003 0310 	and.w	r3, r3, #16
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d003      	beq.n	8003f5e <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 8003f56:	2001      	movs	r0, #1
 8003f58:	f000 f89b 	bl	8004092 <dmp_enable_6x_lp_quat>
 8003f5c:	e002      	b.n	8003f64 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 8003f5e:	2000      	movs	r0, #0
 8003f60:	f000 f897 	bl	8004092 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8003f64:	88fb      	ldrh	r3, [r7, #6]
 8003f66:	f043 0308 	orr.w	r3, r3, #8
 8003f6a:	b29a      	uxth	r2, r3
 8003f6c:	4b1c      	ldr	r3, [pc, #112]	; (8003fe0 <dmp_enable_feature+0x24c>)
 8003f6e:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8003f70:	f7fd f9f4 	bl	800135c <mpu_reset_fifo>

    dmp.packet_length = 0;
 8003f74:	4b1a      	ldr	r3, [pc, #104]	; (8003fe0 <dmp_enable_feature+0x24c>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8003f7a:	88fb      	ldrh	r3, [r7, #6]
 8003f7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d005      	beq.n	8003f90 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8003f84:	4b16      	ldr	r3, [pc, #88]	; (8003fe0 <dmp_enable_feature+0x24c>)
 8003f86:	7b9b      	ldrb	r3, [r3, #14]
 8003f88:	3306      	adds	r3, #6
 8003f8a:	b2da      	uxtb	r2, r3
 8003f8c:	4b14      	ldr	r3, [pc, #80]	; (8003fe0 <dmp_enable_feature+0x24c>)
 8003f8e:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8003f90:	88fb      	ldrh	r3, [r7, #6]
 8003f92:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d005      	beq.n	8003fa6 <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 8003f9a:	4b11      	ldr	r3, [pc, #68]	; (8003fe0 <dmp_enable_feature+0x24c>)
 8003f9c:	7b9b      	ldrb	r3, [r3, #14]
 8003f9e:	3306      	adds	r3, #6
 8003fa0:	b2da      	uxtb	r2, r3
 8003fa2:	4b0f      	ldr	r3, [pc, #60]	; (8003fe0 <dmp_enable_feature+0x24c>)
 8003fa4:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 8003fa6:	88fb      	ldrh	r3, [r7, #6]
 8003fa8:	f003 0314 	and.w	r3, r3, #20
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d005      	beq.n	8003fbc <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 8003fb0:	4b0b      	ldr	r3, [pc, #44]	; (8003fe0 <dmp_enable_feature+0x24c>)
 8003fb2:	7b9b      	ldrb	r3, [r3, #14]
 8003fb4:	3310      	adds	r3, #16
 8003fb6:	b2da      	uxtb	r2, r3
 8003fb8:	4b09      	ldr	r3, [pc, #36]	; (8003fe0 <dmp_enable_feature+0x24c>)
 8003fba:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8003fbc:	88fb      	ldrh	r3, [r7, #6]
 8003fbe:	f003 0303 	and.w	r3, r3, #3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d005      	beq.n	8003fd2 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 8003fc6:	4b06      	ldr	r3, [pc, #24]	; (8003fe0 <dmp_enable_feature+0x24c>)
 8003fc8:	7b9b      	ldrb	r3, [r3, #14]
 8003fca:	3304      	adds	r3, #4
 8003fcc:	b2da      	uxtb	r2, r3
 8003fce:	4b04      	ldr	r3, [pc, #16]	; (8003fe0 <dmp_enable_feature+0x24c>)
 8003fd0:	739a      	strb	r2, [r3, #14]

    return 0;
 8003fd2:	2300      	movs	r3, #0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3718      	adds	r7, #24
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	02cae309 	.word	0x02cae309
 8003fe0:	200000c8 	.word	0x200000c8

08003fe4 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b088      	sub	sp, #32
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	4603      	mov	r3, r0
 8003fec:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 8003fee:	79fb      	ldrb	r3, [r7, #7]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d00f      	beq.n	8004014 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 8003ff4:	4a11      	ldr	r2, [pc, #68]	; (800403c <dmp_enable_gyro_cal+0x58>)
 8003ff6:	f107 0314 	add.w	r3, r7, #20
 8003ffa:	ca07      	ldmia	r2, {r0, r1, r2}
 8003ffc:	c303      	stmia	r3!, {r0, r1}
 8003ffe:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004000:	f107 0314 	add.w	r3, r7, #20
 8004004:	461a      	mov	r2, r3
 8004006:	2109      	movs	r1, #9
 8004008:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 800400c:	f7fe fd88 	bl	8002b20 <mpu_write_mem>
 8004010:	4603      	mov	r3, r0
 8004012:	e00e      	b.n	8004032 <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 8004014:	4a0a      	ldr	r2, [pc, #40]	; (8004040 <dmp_enable_gyro_cal+0x5c>)
 8004016:	f107 0308 	add.w	r3, r7, #8
 800401a:	ca07      	ldmia	r2, {r0, r1, r2}
 800401c:	c303      	stmia	r3!, {r0, r1}
 800401e:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004020:	f107 0308 	add.w	r3, r7, #8
 8004024:	461a      	mov	r2, r3
 8004026:	2109      	movs	r1, #9
 8004028:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 800402c:	f7fe fd78 	bl	8002b20 <mpu_write_mem>
 8004030:	4603      	mov	r3, r0
    }
}
 8004032:	4618      	mov	r0, r3
 8004034:	3720      	adds	r7, #32
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	0800a9b8 	.word	0x0800a9b8
 8004040:	0800a9c4 	.word	0x0800a9c4

08004044 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	4603      	mov	r3, r0
 800404c:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d008      	beq.n	8004066 <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 8004054:	23c0      	movs	r3, #192	; 0xc0
 8004056:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8004058:	23c2      	movs	r3, #194	; 0xc2
 800405a:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 800405c:	23c4      	movs	r3, #196	; 0xc4
 800405e:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8004060:	23c6      	movs	r3, #198	; 0xc6
 8004062:	73fb      	strb	r3, [r7, #15]
 8004064:	e006      	b.n	8004074 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 8004066:	f107 030c 	add.w	r3, r7, #12
 800406a:	2204      	movs	r2, #4
 800406c:	218b      	movs	r1, #139	; 0x8b
 800406e:	4618      	mov	r0, r3
 8004070:	f004 ff2d 	bl	8008ece <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8004074:	f107 030c 	add.w	r3, r7, #12
 8004078:	461a      	mov	r2, r3
 800407a:	2104      	movs	r1, #4
 800407c:	f640 2098 	movw	r0, #2712	; 0xa98
 8004080:	f7fe fd4e 	bl	8002b20 <mpu_write_mem>

    return mpu_reset_fifo();
 8004084:	f7fd f96a 	bl	800135c <mpu_reset_fifo>
 8004088:	4603      	mov	r3, r0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b084      	sub	sp, #16
 8004096:	af00      	add	r7, sp, #0
 8004098:	4603      	mov	r3, r0
 800409a:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800409c:	79fb      	ldrb	r3, [r7, #7]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d008      	beq.n	80040b4 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 80040a2:	2320      	movs	r3, #32
 80040a4:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 80040a6:	2328      	movs	r3, #40	; 0x28
 80040a8:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 80040aa:	2330      	movs	r3, #48	; 0x30
 80040ac:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 80040ae:	2338      	movs	r3, #56	; 0x38
 80040b0:	73fb      	strb	r3, [r7, #15]
 80040b2:	e006      	b.n	80040c2 <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 80040b4:	f107 030c 	add.w	r3, r7, #12
 80040b8:	2204      	movs	r2, #4
 80040ba:	21a3      	movs	r1, #163	; 0xa3
 80040bc:	4618      	mov	r0, r3
 80040be:	f004 ff06 	bl	8008ece <memset>

    mpu_write_mem(CFG_8, 4, regs);
 80040c2:	f107 030c 	add.w	r3, r7, #12
 80040c6:	461a      	mov	r2, r3
 80040c8:	2104      	movs	r1, #4
 80040ca:	f640 209e 	movw	r0, #2718	; 0xa9e
 80040ce:	f7fe fd27 	bl	8002b20 <mpu_write_mem>

    return mpu_reset_fifo();
 80040d2:	f7fd f943 	bl	800135c <mpu_reset_fifo>
 80040d6:	4603      	mov	r3, r0
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3710      	adds	r7, #16
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}

080040e0 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	3303      	adds	r3, #3
 80040ec:	781b      	ldrb	r3, [r3, #0]
 80040ee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80040f2:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	3303      	adds	r3, #3
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040fe:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3301      	adds	r3, #1
 8004104:	781b      	ldrb	r3, [r3, #0]
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	2b00      	cmp	r3, #0
 800410c:	d012      	beq.n	8004134 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 800410e:	7bbb      	ldrb	r3, [r7, #14]
 8004110:	08db      	lsrs	r3, r3, #3
 8004112:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 8004114:	7bbb      	ldrb	r3, [r7, #14]
 8004116:	f003 0307 	and.w	r3, r3, #7
 800411a:	b2db      	uxtb	r3, r3
 800411c:	3301      	adds	r3, #1
 800411e:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 8004120:	4b10      	ldr	r3, [pc, #64]	; (8004164 <decode_gesture+0x84>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d005      	beq.n	8004134 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 8004128:	4b0e      	ldr	r3, [pc, #56]	; (8004164 <decode_gesture+0x84>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	7b39      	ldrb	r1, [r7, #12]
 800412e:	7b7a      	ldrb	r2, [r7, #13]
 8004130:	4610      	mov	r0, r2
 8004132:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	3301      	adds	r3, #1
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	f003 0308 	and.w	r3, r3, #8
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00a      	beq.n	8004158 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 8004142:	4b08      	ldr	r3, [pc, #32]	; (8004164 <decode_gesture+0x84>)
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d006      	beq.n	8004158 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 800414a:	4b06      	ldr	r3, [pc, #24]	; (8004164 <decode_gesture+0x84>)
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	7bfa      	ldrb	r2, [r7, #15]
 8004150:	0992      	lsrs	r2, r2, #6
 8004152:	b2d2      	uxtb	r2, r2
 8004154:	4610      	mov	r0, r2
 8004156:	4798      	blx	r3
    }

    return 0;
 8004158:	2300      	movs	r3, #0
}
 800415a:	4618      	mov	r0, r3
 800415c:	3710      	adds	r7, #16
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	200000c8 	.word	0x200000c8

08004168 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b092      	sub	sp, #72	; 0x48
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]
 8004174:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 8004176:	2300      	movs	r3, #0
 8004178:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 800417c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800417e:	2200      	movs	r2, #0
 8004180:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 8004182:	4bb4      	ldr	r3, [pc, #720]	; (8004454 <dmp_read_fifo+0x2ec>)
 8004184:	7b9b      	ldrb	r3, [r3, #14]
 8004186:	b29b      	uxth	r3, r3
 8004188:	f107 0120 	add.w	r1, r7, #32
 800418c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800418e:	4618      	mov	r0, r3
 8004190:	f7fd fd7c 	bl	8001c8c <mpu_read_fifo_stream>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d002      	beq.n	80041a0 <dmp_read_fifo+0x38>
        return -1;
 800419a:	f04f 33ff 	mov.w	r3, #4294967295
 800419e:	e154      	b.n	800444a <dmp_read_fifo+0x2e2>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 80041a0:	4bac      	ldr	r3, [pc, #688]	; (8004454 <dmp_read_fifo+0x2ec>)
 80041a2:	895b      	ldrh	r3, [r3, #10]
 80041a4:	f003 0314 	and.w	r3, r3, #20
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 808a 	beq.w	80042c2 <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80041ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80041b2:	061a      	lsls	r2, r3, #24
 80041b4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80041b8:	041b      	lsls	r3, r3, #16
 80041ba:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 80041bc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80041c0:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80041c2:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 80041c4:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80041c8:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80041ce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80041d2:	061a      	lsls	r2, r3, #24
 80041d4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80041d8:	041b      	lsls	r3, r3, #16
 80041da:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80041dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80041e0:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80041e2:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80041e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80041e8:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80041ee:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80041f0:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80041f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80041f6:	061a      	lsls	r2, r3, #24
 80041f8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80041fc:	041b      	lsls	r3, r3, #16
 80041fe:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004200:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8004204:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004206:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004208:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800420c:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004212:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004214:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004216:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800421a:	061a      	lsls	r2, r3, #24
 800421c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004220:	041b      	lsls	r3, r3, #16
 8004222:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004224:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004228:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800422a:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800422c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004230:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004236:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004238:	601a      	str	r2, [r3, #0]
        ii += 16;
 800423a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800423e:	3310      	adds	r3, #16
 8004240:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	141b      	asrs	r3, r3, #16
 800424a:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	3304      	adds	r3, #4
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	141b      	asrs	r3, r3, #16
 8004254:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	3308      	adds	r3, #8
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	141b      	asrs	r3, r3, #16
 800425e:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	330c      	adds	r3, #12
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	141b      	asrs	r3, r3, #16
 8004268:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	fb02 f203 	mul.w	r2, r2, r3
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	6979      	ldr	r1, [r7, #20]
 8004276:	fb01 f303 	mul.w	r3, r1, r3
 800427a:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	69b9      	ldr	r1, [r7, #24]
 8004280:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004284:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	69f9      	ldr	r1, [r7, #28]
 800428a:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800428e:	4413      	add	r3, r2
 8004290:	643b      	str	r3, [r7, #64]	; 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 8004292:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004294:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8004298:	db03      	blt.n	80042a2 <dmp_read_fifo+0x13a>
 800429a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800429c:	f1b3 5f88 	cmp.w	r3, #285212672	; 0x11000000
 80042a0:	dd07      	ble.n	80042b2 <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 80042a2:	f7fd f85b 	bl	800135c <mpu_reset_fifo>
            sensors[0] = 0;
 80042a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042a8:	2200      	movs	r2, #0
 80042aa:	801a      	strh	r2, [r3, #0]
            return -1;
 80042ac:	f04f 33ff 	mov.w	r3, #4294967295
 80042b0:	e0cb      	b.n	800444a <dmp_read_fifo+0x2e2>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 80042b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042bc:	b21a      	sxth	r2, r3
 80042be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042c0:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 80042c2:	4b64      	ldr	r3, [pc, #400]	; (8004454 <dmp_read_fifo+0x2ec>)
 80042c4:	895b      	ldrh	r3, [r3, #10]
 80042c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d052      	beq.n	8004374 <dmp_read_fifo+0x20c>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 80042ce:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80042d2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80042d6:	4413      	add	r3, r2
 80042d8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80042dc:	021b      	lsls	r3, r3, #8
 80042de:	b21a      	sxth	r2, r3
 80042e0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80042e4:	3301      	adds	r3, #1
 80042e6:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80042ea:	440b      	add	r3, r1
 80042ec:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80042f0:	b21b      	sxth	r3, r3
 80042f2:	4313      	orrs	r3, r2
 80042f4:	b21a      	sxth	r2, r3
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80042fa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80042fe:	3302      	adds	r3, #2
 8004300:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004304:	4413      	add	r3, r2
 8004306:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800430a:	021b      	lsls	r3, r3, #8
 800430c:	b219      	sxth	r1, r3
 800430e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004312:	3303      	adds	r3, #3
 8004314:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004318:	4413      	add	r3, r2
 800431a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800431e:	b21a      	sxth	r2, r3
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	3302      	adds	r3, #2
 8004324:	430a      	orrs	r2, r1
 8004326:	b212      	sxth	r2, r2
 8004328:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800432a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800432e:	3304      	adds	r3, #4
 8004330:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004334:	4413      	add	r3, r2
 8004336:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800433a:	021b      	lsls	r3, r3, #8
 800433c:	b219      	sxth	r1, r3
 800433e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004342:	3305      	adds	r3, #5
 8004344:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004348:	4413      	add	r3, r2
 800434a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800434e:	b21a      	sxth	r2, r3
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	3304      	adds	r3, #4
 8004354:	430a      	orrs	r2, r1
 8004356:	b212      	sxth	r2, r2
 8004358:	801a      	strh	r2, [r3, #0]
        ii += 6;
 800435a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800435e:	3306      	adds	r3, #6
 8004360:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 8004364:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004366:	f9b3 3000 	ldrsh.w	r3, [r3]
 800436a:	f043 0308 	orr.w	r3, r3, #8
 800436e:	b21a      	sxth	r2, r3
 8004370:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004372:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004374:	4b37      	ldr	r3, [pc, #220]	; (8004454 <dmp_read_fifo+0x2ec>)
 8004376:	895b      	ldrh	r3, [r3, #10]
 8004378:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800437c:	2b00      	cmp	r3, #0
 800437e:	d052      	beq.n	8004426 <dmp_read_fifo+0x2be>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004380:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004384:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004388:	4413      	add	r3, r2
 800438a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800438e:	021b      	lsls	r3, r3, #8
 8004390:	b21a      	sxth	r2, r3
 8004392:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004396:	3301      	adds	r3, #1
 8004398:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800439c:	440b      	add	r3, r1
 800439e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80043a2:	b21b      	sxth	r3, r3
 80043a4:	4313      	orrs	r3, r2
 80043a6:	b21a      	sxth	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80043ac:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80043b0:	3302      	adds	r3, #2
 80043b2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80043b6:	4413      	add	r3, r2
 80043b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80043bc:	021b      	lsls	r3, r3, #8
 80043be:	b219      	sxth	r1, r3
 80043c0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80043c4:	3303      	adds	r3, #3
 80043c6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80043ca:	4413      	add	r3, r2
 80043cc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80043d0:	b21a      	sxth	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	3302      	adds	r3, #2
 80043d6:	430a      	orrs	r2, r1
 80043d8:	b212      	sxth	r2, r2
 80043da:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 80043dc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80043e0:	3304      	adds	r3, #4
 80043e2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80043e6:	4413      	add	r3, r2
 80043e8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80043ec:	021b      	lsls	r3, r3, #8
 80043ee:	b219      	sxth	r1, r3
 80043f0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80043f4:	3305      	adds	r3, #5
 80043f6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80043fa:	4413      	add	r3, r2
 80043fc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004400:	b21a      	sxth	r2, r3
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	3304      	adds	r3, #4
 8004406:	430a      	orrs	r2, r1
 8004408:	b212      	sxth	r2, r2
 800440a:	801a      	strh	r2, [r3, #0]
        ii += 6;
 800440c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004410:	3306      	adds	r3, #6
 8004412:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_GYRO;
 8004416:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004418:	f9b3 3000 	ldrsh.w	r3, [r3]
 800441c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8004420:	b21a      	sxth	r2, r3
 8004422:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004424:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004426:	4b0b      	ldr	r3, [pc, #44]	; (8004454 <dmp_read_fifo+0x2ec>)
 8004428:	895b      	ldrh	r3, [r3, #10]
 800442a:	f003 0303 	and.w	r3, r3, #3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d007      	beq.n	8004442 <dmp_read_fifo+0x2da>
        decode_gesture(fifo_data + ii);
 8004432:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004436:	f107 0220 	add.w	r2, r7, #32
 800443a:	4413      	add	r3, r2
 800443c:	4618      	mov	r0, r3
 800443e:	f7ff fe4f 	bl	80040e0 <decode_gesture>

    get_ms(timestamp);
 8004442:	6838      	ldr	r0, [r7, #0]
 8004444:	f7fe fdad 	bl	8002fa2 <mget_ms>
    return 0;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3748      	adds	r7, #72	; 0x48
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	200000c8 	.word	0x200000c8

08004458 <MPU_Get_Temperature>:
}

//
//:(100)
short MPU_Get_Temperature(void)
{
 8004458:	b590      	push	{r4, r7, lr}
 800445a:	b085      	sub	sp, #20
 800445c:	af00      	add	r7, sp, #0
    uint8_t buf[2];
    short raw;
	float temp;
	MPU_Read_Len(MPU_READ,MPU_TEMP_OUTH_REG,2,buf);
 800445e:	1d3b      	adds	r3, r7, #4
 8004460:	2202      	movs	r2, #2
 8004462:	2141      	movs	r1, #65	; 0x41
 8004464:	20d1      	movs	r0, #209	; 0xd1
 8004466:	f000 f8c5 	bl	80045f4 <MPU_Read_Len>
    raw=((uint16_t)buf[0]<<8)|buf[1];
 800446a:	793b      	ldrb	r3, [r7, #4]
 800446c:	021b      	lsls	r3, r3, #8
 800446e:	b21a      	sxth	r2, r3
 8004470:	797b      	ldrb	r3, [r7, #5]
 8004472:	b21b      	sxth	r3, r3
 8004474:	4313      	orrs	r3, r2
 8004476:	81fb      	strh	r3, [r7, #14]
    temp=36.53+((double)raw)/340;  
 8004478:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800447c:	4618      	mov	r0, r3
 800447e:	f7fc f849 	bl	8000514 <__aeabi_i2d>
 8004482:	f04f 0200 	mov.w	r2, #0
 8004486:	4b14      	ldr	r3, [pc, #80]	; (80044d8 <MPU_Get_Temperature+0x80>)
 8004488:	f7fc f9d8 	bl	800083c <__aeabi_ddiv>
 800448c:	4603      	mov	r3, r0
 800448e:	460c      	mov	r4, r1
 8004490:	4618      	mov	r0, r3
 8004492:	4621      	mov	r1, r4
 8004494:	a30e      	add	r3, pc, #56	; (adr r3, 80044d0 <MPU_Get_Temperature+0x78>)
 8004496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800449a:	f7fb feef 	bl	800027c <__adddf3>
 800449e:	4603      	mov	r3, r0
 80044a0:	460c      	mov	r4, r1
 80044a2:	4618      	mov	r0, r3
 80044a4:	4621      	mov	r1, r4
 80044a6:	f7fc fb4f 	bl	8000b48 <__aeabi_d2f>
 80044aa:	4603      	mov	r3, r0
 80044ac:	60bb      	str	r3, [r7, #8]
    return temp*100;;
 80044ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80044b2:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80044dc <MPU_Get_Temperature+0x84>
 80044b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80044ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80044be:	ee17 3a90 	vmov	r3, s15
 80044c2:	b21b      	sxth	r3, r3
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3714      	adds	r7, #20
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd90      	pop	{r4, r7, pc}
 80044cc:	f3af 8000 	nop.w
 80044d0:	0a3d70a4 	.word	0x0a3d70a4
 80044d4:	404243d7 	.word	0x404243d7
 80044d8:	40754000 	.word	0x40754000
 80044dc:	42c80000 	.word	0x42c80000

080044e0 <MPU_Get_Gyroscope>:
//()
//gx,gy,gz:x,y,z()
//:0,
//    ,
uint8_t MPU_Get_Gyroscope(short *gx,short *gy,short *gz)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b086      	sub	sp, #24
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
    uint8_t buf[6],res;
	res=MPU_Read_Len(MPU_READ,MPU_GYRO_XOUTH_REG,6,buf);
 80044ec:	f107 0310 	add.w	r3, r7, #16
 80044f0:	2206      	movs	r2, #6
 80044f2:	2143      	movs	r1, #67	; 0x43
 80044f4:	20d1      	movs	r0, #209	; 0xd1
 80044f6:	f000 f87d 	bl	80045f4 <MPU_Read_Len>
 80044fa:	4603      	mov	r3, r0
 80044fc:	75fb      	strb	r3, [r7, #23]
	if(res==0)
 80044fe:	7dfb      	ldrb	r3, [r7, #23]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d11a      	bne.n	800453a <MPU_Get_Gyroscope+0x5a>
	{
		*gx=((uint16_t)buf[0]<<8)|buf[1];
 8004504:	7c3b      	ldrb	r3, [r7, #16]
 8004506:	021b      	lsls	r3, r3, #8
 8004508:	b21a      	sxth	r2, r3
 800450a:	7c7b      	ldrb	r3, [r7, #17]
 800450c:	b21b      	sxth	r3, r3
 800450e:	4313      	orrs	r3, r2
 8004510:	b21a      	sxth	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	801a      	strh	r2, [r3, #0]
		*gy=((uint16_t)buf[2]<<8)|buf[3];
 8004516:	7cbb      	ldrb	r3, [r7, #18]
 8004518:	021b      	lsls	r3, r3, #8
 800451a:	b21a      	sxth	r2, r3
 800451c:	7cfb      	ldrb	r3, [r7, #19]
 800451e:	b21b      	sxth	r3, r3
 8004520:	4313      	orrs	r3, r2
 8004522:	b21a      	sxth	r2, r3
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	801a      	strh	r2, [r3, #0]
		*gz=((uint16_t)buf[4]<<8)|buf[5];
 8004528:	7d3b      	ldrb	r3, [r7, #20]
 800452a:	021b      	lsls	r3, r3, #8
 800452c:	b21a      	sxth	r2, r3
 800452e:	7d7b      	ldrb	r3, [r7, #21]
 8004530:	b21b      	sxth	r3, r3
 8004532:	4313      	orrs	r3, r2
 8004534:	b21a      	sxth	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	801a      	strh	r2, [r3, #0]
	} 	
    return res;;
 800453a:	7dfb      	ldrb	r3, [r7, #23]
}
 800453c:	4618      	mov	r0, r3
 800453e:	3718      	adds	r7, #24
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <MPU_Get_Accelerometer>:
//()
//gx,gy,gz:x,y,z()
//:0,
//    ,
uint8_t MPU_Get_Accelerometer(short *ax,short *ay,short *az)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b086      	sub	sp, #24
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
    uint8_t buf[6],res;
	res=MPU_Read_Len(MPU_READ,MPU_ACCEL_XOUTH_REG,6,buf);
 8004550:	f107 0310 	add.w	r3, r7, #16
 8004554:	2206      	movs	r2, #6
 8004556:	213b      	movs	r1, #59	; 0x3b
 8004558:	20d1      	movs	r0, #209	; 0xd1
 800455a:	f000 f84b 	bl	80045f4 <MPU_Read_Len>
 800455e:	4603      	mov	r3, r0
 8004560:	75fb      	strb	r3, [r7, #23]
	if(res==0)
 8004562:	7dfb      	ldrb	r3, [r7, #23]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d11a      	bne.n	800459e <MPU_Get_Accelerometer+0x5a>
	{
		*ax=((uint16_t)buf[0]<<8)|buf[1];
 8004568:	7c3b      	ldrb	r3, [r7, #16]
 800456a:	021b      	lsls	r3, r3, #8
 800456c:	b21a      	sxth	r2, r3
 800456e:	7c7b      	ldrb	r3, [r7, #17]
 8004570:	b21b      	sxth	r3, r3
 8004572:	4313      	orrs	r3, r2
 8004574:	b21a      	sxth	r2, r3
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	801a      	strh	r2, [r3, #0]
		*ay=((uint16_t)buf[2]<<8)|buf[3];
 800457a:	7cbb      	ldrb	r3, [r7, #18]
 800457c:	021b      	lsls	r3, r3, #8
 800457e:	b21a      	sxth	r2, r3
 8004580:	7cfb      	ldrb	r3, [r7, #19]
 8004582:	b21b      	sxth	r3, r3
 8004584:	4313      	orrs	r3, r2
 8004586:	b21a      	sxth	r2, r3
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	801a      	strh	r2, [r3, #0]
		*az=((uint16_t)buf[4]<<8)|buf[5];
 800458c:	7d3b      	ldrb	r3, [r7, #20]
 800458e:	021b      	lsls	r3, r3, #8
 8004590:	b21a      	sxth	r2, r3
 8004592:	7d7b      	ldrb	r3, [r7, #21]
 8004594:	b21b      	sxth	r3, r3
 8004596:	4313      	orrs	r3, r2
 8004598:	b21a      	sxth	r2, r3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	801a      	strh	r2, [r3, #0]
	} 	
    return res;
 800459e:	7dfb      	ldrb	r3, [r7, #23]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <MPU_Write_Len>:
 * 			@arg *buf	
 * 	    	0
 * 			
 */
uint8_t MPU_Write_Len(uint8_t addr,uint8_t reg,uint8_t len,uint8_t *buf)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af04      	add	r7, sp, #16
 80045ae:	603b      	str	r3, [r7, #0]
 80045b0:	4603      	mov	r3, r0
 80045b2:	71fb      	strb	r3, [r7, #7]
 80045b4:	460b      	mov	r3, r1
 80045b6:	71bb      	strb	r3, [r7, #6]
 80045b8:	4613      	mov	r3, r2
 80045ba:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c_mpu, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, len, 0xffff);
 80045bc:	79fb      	ldrb	r3, [r7, #7]
 80045be:	b299      	uxth	r1, r3
 80045c0:	79bb      	ldrb	r3, [r7, #6]
 80045c2:	b298      	uxth	r0, r3
 80045c4:	797b      	ldrb	r3, [r7, #5]
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80045cc:	9202      	str	r2, [sp, #8]
 80045ce:	9301      	str	r3, [sp, #4]
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	2301      	movs	r3, #1
 80045d6:	4602      	mov	r2, r0
 80045d8:	4805      	ldr	r0, [pc, #20]	; (80045f0 <MPU_Write_Len+0x48>)
 80045da:	f002 f8ed 	bl	80067b8 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 80045de:	2001      	movs	r0, #1
 80045e0:	f001 f8a6 	bl	8005730 <HAL_Delay>

	return 0;
 80045e4:	2300      	movs	r3, #0
} 
 80045e6:	4618      	mov	r0, r3
 80045e8:	3708      	adds	r7, #8
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	20000cec 	.word	0x20000cec

080045f4 <MPU_Read_Len>:
 * 			@arg *buf	
 * 	    	0
 * 			
 */
uint8_t MPU_Read_Len(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *buf)
{ 
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b086      	sub	sp, #24
 80045f8:	af04      	add	r7, sp, #16
 80045fa:	603b      	str	r3, [r7, #0]
 80045fc:	4603      	mov	r3, r0
 80045fe:	71fb      	strb	r3, [r7, #7]
 8004600:	460b      	mov	r3, r1
 8004602:	71bb      	strb	r3, [r7, #6]
 8004604:	4613      	mov	r3, r2
 8004606:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Read(&hi2c_mpu, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, len, 0xffff);
 8004608:	79fb      	ldrb	r3, [r7, #7]
 800460a:	b299      	uxth	r1, r3
 800460c:	79bb      	ldrb	r3, [r7, #6]
 800460e:	b298      	uxth	r0, r3
 8004610:	797b      	ldrb	r3, [r7, #5]
 8004612:	b29b      	uxth	r3, r3
 8004614:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004618:	9202      	str	r2, [sp, #8]
 800461a:	9301      	str	r3, [sp, #4]
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	9300      	str	r3, [sp, #0]
 8004620:	2301      	movs	r3, #1
 8004622:	4602      	mov	r2, r0
 8004624:	4805      	ldr	r0, [pc, #20]	; (800463c <MPU_Read_Len+0x48>)
 8004626:	f002 f9c1 	bl	80069ac <HAL_I2C_Mem_Read>
	HAL_Delay(1);
 800462a:	2001      	movs	r0, #1
 800462c:	f001 f880 	bl	8005730 <HAL_Delay>

	return 0;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	20000cec 	.word	0x20000cec

08004640 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
    //huart1
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1 , 0xffff);
 8004648:	1d39      	adds	r1, r7, #4
 800464a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800464e:	2201      	movs	r2, #1
 8004650:	4803      	ldr	r0, [pc, #12]	; (8004660 <__io_putchar+0x20>)
 8004652:	f003 fbdc 	bl	8007e0e <HAL_UART_Transmit>
    return ch;
 8004656:	687b      	ldr	r3, [r7, #4]
}
 8004658:	4618      	mov	r0, r3
 800465a:	3708      	adds	r7, #8
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	20000e24 	.word	0x20000e24

08004664 <UART2_DMA_IDLE_Start>:
	HAL_UART_Receive_DMA(&huart1, RxDMABuff1, UART_RX_BUF_SIZE);
}
#endif

#if UART2_BUFF_EN == 1
void UART2_DMA_IDLE_Start(void){
 8004664:	b580      	push	{r7, lr}
 8004666:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 8004668:	4b07      	ldr	r3, [pc, #28]	; (8004688 <UART2_DMA_IDLE_Start+0x24>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68da      	ldr	r2, [r3, #12]
 800466e:	4b06      	ldr	r3, [pc, #24]	; (8004688 <UART2_DMA_IDLE_Start+0x24>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f042 0210 	orr.w	r2, r2, #16
 8004676:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&huart2, RxDMABuff2, UART_RX_BUF_SIZE);
 8004678:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800467c:	4903      	ldr	r1, [pc, #12]	; (800468c <UART2_DMA_IDLE_Start+0x28>)
 800467e:	4802      	ldr	r0, [pc, #8]	; (8004688 <UART2_DMA_IDLE_Start+0x24>)
 8004680:	f003 fc5e 	bl	8007f40 <HAL_UART_Receive_DMA>
}
 8004684:	bf00      	nop
 8004686:	bd80      	pop	{r7, pc}
 8004688:	20000f64 	.word	0x20000f64
 800468c:	200000d8 	.word	0x200000d8

08004690 <UART3_DMA_IDLE_Start>:
#endif

#if UART3_BUFF_EN == 1
void UART3_DMA_IDLE_Start(void){
 8004690:	b580      	push	{r7, lr}
 8004692:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 8004694:	4b07      	ldr	r3, [pc, #28]	; (80046b4 <UART3_DMA_IDLE_Start+0x24>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68da      	ldr	r2, [r3, #12]
 800469a:	4b06      	ldr	r3, [pc, #24]	; (80046b4 <UART3_DMA_IDLE_Start+0x24>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f042 0210 	orr.w	r2, r2, #16
 80046a2:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&huart3, RxDMABuff3, UART_RX_BUF_SIZE);
 80046a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046a8:	4903      	ldr	r1, [pc, #12]	; (80046b8 <UART3_DMA_IDLE_Start+0x28>)
 80046aa:	4802      	ldr	r0, [pc, #8]	; (80046b4 <UART3_DMA_IDLE_Start+0x24>)
 80046ac:	f003 fc48 	bl	8007f40 <HAL_UART_Receive_DMA>
}
 80046b0:	bf00      	nop
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	20000e24 	.word	0x20000e24
 80046b8:	200004d8 	.word	0x200004d8

080046bc <UART2_rxFunction>:
	HAL_UART_Receive_DMA(&huart1, RxDMABuff1, UART_RX_BUF_SIZE);	//DMA
}
#endif

#if UART2_BUFF_EN == 1
static void UART2_rxFunction(void){
 80046bc:	b580      	push	{r7, lr}
 80046be:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 2 */
	UsartType.RX_Size = rxLenth;
 80046c0:	4b0a      	ldr	r3, [pc, #40]	; (80046ec <UART2_rxFunction+0x30>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	4b0a      	ldr	r3, [pc, #40]	; (80046f0 <UART2_rxFunction+0x34>)
 80046c8:	805a      	strh	r2, [r3, #2]
	UsartType.RX_flag =1;
 80046ca:	4a09      	ldr	r2, [pc, #36]	; (80046f0 <UART2_rxFunction+0x34>)
 80046cc:	7813      	ldrb	r3, [r2, #0]
 80046ce:	f043 0301 	orr.w	r3, r3, #1
 80046d2:	7013      	strb	r3, [r2, #0]
	strcpy(UsartType.RX_pData, RxDMABuff2);
 80046d4:	4907      	ldr	r1, [pc, #28]	; (80046f4 <UART2_rxFunction+0x38>)
 80046d6:	4808      	ldr	r0, [pc, #32]	; (80046f8 <UART2_rxFunction+0x3c>)
 80046d8:	f004 fc7e 	bl	8008fd8 <strcpy>

	/* USER CODE END 2 */
	HAL_UART_Receive_DMA(&huart2, RxDMABuff2, UART_RX_BUF_SIZE);	//DMA
 80046dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046e0:	4904      	ldr	r1, [pc, #16]	; (80046f4 <UART2_rxFunction+0x38>)
 80046e2:	4806      	ldr	r0, [pc, #24]	; (80046fc <UART2_rxFunction+0x40>)
 80046e4:	f003 fc2c 	bl	8007f40 <HAL_UART_Receive_DMA>
}
 80046e8:	bf00      	nop
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	200008d8 	.word	0x200008d8
 80046f0:	200008e8 	.word	0x200008e8
 80046f4:	200000d8 	.word	0x200000d8
 80046f8:	200008ec 	.word	0x200008ec
 80046fc:	20000f64 	.word	0x20000f64

08004700 <UART3_rxFunction>:
#endif

#if UART3_BUFF_EN == 1
static void UART3_rxFunction(void){
 8004700:	b580      	push	{r7, lr}
 8004702:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 3 */

	/* USER CODE END 3 */
	HAL_UART_Receive_DMA(&huart3, RxDMABuff3, UART_RX_BUF_SIZE);	//DMA
 8004704:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004708:	4902      	ldr	r1, [pc, #8]	; (8004714 <UART3_rxFunction+0x14>)
 800470a:	4803      	ldr	r0, [pc, #12]	; (8004718 <UART3_rxFunction+0x18>)
 800470c:	f003 fc18 	bl	8007f40 <HAL_UART_Receive_DMA>
}
 8004710:	bf00      	nop
 8004712:	bd80      	pop	{r7, pc}
 8004714:	200004d8 	.word	0x200004d8
 8004718:	20000e24 	.word	0x20000e24

0800471c <UART_UserFunction>:

/*
 * Function		:	UART_UserFunction
 * Description	:	IDLE
 */
static void UART_UserFunction(UART_HandleTypeDef *uart){
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
		UART1_rxFunction();
	}
#endif

#if UART2_BUFF_EN == 1
	if(uart == (&huart2)){
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a07      	ldr	r2, [pc, #28]	; (8004744 <UART_UserFunction+0x28>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d101      	bne.n	8004730 <UART_UserFunction+0x14>
		UART2_rxFunction();
 800472c:	f7ff ffc6 	bl	80046bc <UART2_rxFunction>
	}
#endif

#if UART3_BUFF_EN == 1
	if(uart == (&huart3)){
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a05      	ldr	r2, [pc, #20]	; (8004748 <UART_UserFunction+0x2c>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d101      	bne.n	800473c <UART_UserFunction+0x20>
		UART3_rxFunction();
 8004738:	f7ff ffe2 	bl	8004700 <UART3_rxFunction>
#if UART7_BUFF_EN == 1
	if(uart == (&huart7)){
		UART7_rxFunction();
	}
#endif
}
 800473c:	bf00      	nop
 800473e:	3708      	adds	r7, #8
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	20000f64 	.word	0x20000f64
 8004748:	20000e24 	.word	0x20000e24

0800474c <UART_IDLE_Callback>:

	/*
	 * Function		: UART_IDLE_Callback
	 * Description	: UARTstm32f1xx_it.cUSARTx_IRQHandler
	 */
void UART_IDLE_Callback(UART_HandleTypeDef *uart){
 800474c:	b580      	push	{r7, lr}
 800474e:	b086      	sub	sp, #24
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
	uint32_t tmp_flag = 0;
 8004754:	2300      	movs	r3, #0
 8004756:	617b      	str	r3, [r7, #20]
	uint32_t temp;
	tmp_flag = __HAL_UART_GET_FLAG(uart, UART_FLAG_IDLE);	//IDLE
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0310 	and.w	r3, r3, #16
 8004762:	2b10      	cmp	r3, #16
 8004764:	bf0c      	ite	eq
 8004766:	2301      	moveq	r3, #1
 8004768:	2300      	movne	r3, #0
 800476a:	b2db      	uxtb	r3, r3
 800476c:	617b      	str	r3, [r7, #20]
	if(tmp_flag != RESET){
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d025      	beq.n	80047c0 <UART_IDLE_Callback+0x74>
		__HAL_UART_CLEAR_IDLEFLAG(uart);			//IDLE
 8004774:	2300      	movs	r3, #0
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	60fb      	str	r3, [r7, #12]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	60fb      	str	r3, [r7, #12]
 8004788:	68fb      	ldr	r3, [r7, #12]
		temp = uart->Instance->SR;					//SRSR
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	613b      	str	r3, [r7, #16]
		temp = uart->Instance->DR;					//DR
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	613b      	str	r3, [r7, #16]
		HAL_UART_DMAStop(uart);						//DMA
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f003 fc50 	bl	8008040 <HAL_UART_DMAStop>
		/*  F4NDTR   CNDTR */
		temp = uart->hdmarx->Instance->NDTR;		//DMA
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	613b      	str	r3, [r7, #16]
		rxLenth = UART_RX_BUF_SIZE - temp;			//
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80047b0:	4a05      	ldr	r2, [pc, #20]	; (80047c8 <UART_IDLE_Callback+0x7c>)
 80047b2:	6013      	str	r3, [r2, #0]
		UART_UserFunction(uart);					//
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f7ff ffb1 	bl	800471c <UART_UserFunction>
		rxLenth = 0;
 80047ba:	4b03      	ldr	r3, [pc, #12]	; (80047c8 <UART_IDLE_Callback+0x7c>)
 80047bc:	2200      	movs	r2, #0
 80047be:	601a      	str	r2, [r3, #0]
	}
}
 80047c0:	bf00      	nop
 80047c2:	3718      	adds	r7, #24
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	200008d8 	.word	0x200008d8

080047cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b082      	sub	sp, #8
 80047d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80047d2:	2300      	movs	r3, #0
 80047d4:	607b      	str	r3, [r7, #4]
 80047d6:	4b18      	ldr	r3, [pc, #96]	; (8004838 <MX_DMA_Init+0x6c>)
 80047d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047da:	4a17      	ldr	r2, [pc, #92]	; (8004838 <MX_DMA_Init+0x6c>)
 80047dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80047e0:	6313      	str	r3, [r2, #48]	; 0x30
 80047e2:	4b15      	ldr	r3, [pc, #84]	; (8004838 <MX_DMA_Init+0x6c>)
 80047e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047ea:	607b      	str	r3, [r7, #4]
 80047ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80047ee:	2200      	movs	r2, #0
 80047f0:	2100      	movs	r1, #0
 80047f2:	200c      	movs	r0, #12
 80047f4:	f001 f899 	bl	800592a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80047f8:	200c      	movs	r0, #12
 80047fa:	f001 f8b2 	bl	8005962 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80047fe:	2200      	movs	r2, #0
 8004800:	2100      	movs	r1, #0
 8004802:	200e      	movs	r0, #14
 8004804:	f001 f891 	bl	800592a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8004808:	200e      	movs	r0, #14
 800480a:	f001 f8aa 	bl	8005962 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800480e:	2200      	movs	r2, #0
 8004810:	2100      	movs	r1, #0
 8004812:	2010      	movs	r0, #16
 8004814:	f001 f889 	bl	800592a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8004818:	2010      	movs	r0, #16
 800481a:	f001 f8a2 	bl	8005962 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800481e:	2200      	movs	r2, #0
 8004820:	2100      	movs	r1, #0
 8004822:	2011      	movs	r0, #17
 8004824:	f001 f881 	bl	800592a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8004828:	2011      	movs	r0, #17
 800482a:	f001 f89a 	bl	8005962 <HAL_NVIC_EnableIRQ>

}
 800482e:	bf00      	nop
 8004830:	3708      	adds	r7, #8
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	40023800 	.word	0x40023800

0800483c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b08a      	sub	sp, #40	; 0x28
 8004840:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004842:	f107 0314 	add.w	r3, r7, #20
 8004846:	2200      	movs	r2, #0
 8004848:	601a      	str	r2, [r3, #0]
 800484a:	605a      	str	r2, [r3, #4]
 800484c:	609a      	str	r2, [r3, #8]
 800484e:	60da      	str	r2, [r3, #12]
 8004850:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004852:	2300      	movs	r3, #0
 8004854:	613b      	str	r3, [r7, #16]
 8004856:	4b52      	ldr	r3, [pc, #328]	; (80049a0 <MX_GPIO_Init+0x164>)
 8004858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800485a:	4a51      	ldr	r2, [pc, #324]	; (80049a0 <MX_GPIO_Init+0x164>)
 800485c:	f043 0304 	orr.w	r3, r3, #4
 8004860:	6313      	str	r3, [r2, #48]	; 0x30
 8004862:	4b4f      	ldr	r3, [pc, #316]	; (80049a0 <MX_GPIO_Init+0x164>)
 8004864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004866:	f003 0304 	and.w	r3, r3, #4
 800486a:	613b      	str	r3, [r7, #16]
 800486c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800486e:	2300      	movs	r3, #0
 8004870:	60fb      	str	r3, [r7, #12]
 8004872:	4b4b      	ldr	r3, [pc, #300]	; (80049a0 <MX_GPIO_Init+0x164>)
 8004874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004876:	4a4a      	ldr	r2, [pc, #296]	; (80049a0 <MX_GPIO_Init+0x164>)
 8004878:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800487c:	6313      	str	r3, [r2, #48]	; 0x30
 800487e:	4b48      	ldr	r3, [pc, #288]	; (80049a0 <MX_GPIO_Init+0x164>)
 8004880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004886:	60fb      	str	r3, [r7, #12]
 8004888:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800488a:	2300      	movs	r3, #0
 800488c:	60bb      	str	r3, [r7, #8]
 800488e:	4b44      	ldr	r3, [pc, #272]	; (80049a0 <MX_GPIO_Init+0x164>)
 8004890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004892:	4a43      	ldr	r2, [pc, #268]	; (80049a0 <MX_GPIO_Init+0x164>)
 8004894:	f043 0301 	orr.w	r3, r3, #1
 8004898:	6313      	str	r3, [r2, #48]	; 0x30
 800489a:	4b41      	ldr	r3, [pc, #260]	; (80049a0 <MX_GPIO_Init+0x164>)
 800489c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	60bb      	str	r3, [r7, #8]
 80048a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80048a6:	2300      	movs	r3, #0
 80048a8:	607b      	str	r3, [r7, #4]
 80048aa:	4b3d      	ldr	r3, [pc, #244]	; (80049a0 <MX_GPIO_Init+0x164>)
 80048ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ae:	4a3c      	ldr	r2, [pc, #240]	; (80049a0 <MX_GPIO_Init+0x164>)
 80048b0:	f043 0302 	orr.w	r3, r3, #2
 80048b4:	6313      	str	r3, [r2, #48]	; 0x30
 80048b6:	4b3a      	ldr	r3, [pc, #232]	; (80049a0 <MX_GPIO_Init+0x164>)
 80048b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	607b      	str	r3, [r7, #4]
 80048c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80048c2:	2300      	movs	r3, #0
 80048c4:	603b      	str	r3, [r7, #0]
 80048c6:	4b36      	ldr	r3, [pc, #216]	; (80049a0 <MX_GPIO_Init+0x164>)
 80048c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ca:	4a35      	ldr	r2, [pc, #212]	; (80049a0 <MX_GPIO_Init+0x164>)
 80048cc:	f043 0308 	orr.w	r3, r3, #8
 80048d0:	6313      	str	r3, [r2, #48]	; 0x30
 80048d2:	4b33      	ldr	r3, [pc, #204]	; (80049a0 <MX_GPIO_Init+0x164>)
 80048d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d6:	f003 0308 	and.w	r3, r3, #8
 80048da:	603b      	str	r3, [r7, #0]
 80048dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ESP_RST_Pin|ESP_EN_Pin, GPIO_PIN_RESET);
 80048de:	2200      	movs	r2, #0
 80048e0:	2130      	movs	r1, #48	; 0x30
 80048e2:	4830      	ldr	r0, [pc, #192]	; (80049a4 <MX_GPIO_Init+0x168>)
 80048e4:	f001 fdf2 	bl	80064cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 80048e8:	2200      	movs	r2, #0
 80048ea:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80048ee:	482e      	ldr	r0, [pc, #184]	; (80049a8 <MX_GPIO_Init+0x16c>)
 80048f0:	f001 fdec 	bl	80064cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80048f4:	2301      	movs	r3, #1
 80048f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80048f8:	4b2c      	ldr	r3, [pc, #176]	; (80049ac <MX_GPIO_Init+0x170>)
 80048fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048fc:	2300      	movs	r3, #0
 80048fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004900:	f107 0314 	add.w	r3, r7, #20
 8004904:	4619      	mov	r1, r3
 8004906:	4827      	ldr	r0, [pc, #156]	; (80049a4 <MX_GPIO_Init+0x168>)
 8004908:	f001 fc46 	bl	8006198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ESP_RST_Pin|ESP_EN_Pin;
 800490c:	2330      	movs	r3, #48	; 0x30
 800490e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004910:	2301      	movs	r3, #1
 8004912:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004914:	2300      	movs	r3, #0
 8004916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004918:	2300      	movs	r3, #0
 800491a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800491c:	f107 0314 	add.w	r3, r7, #20
 8004920:	4619      	mov	r1, r3
 8004922:	4820      	ldr	r0, [pc, #128]	; (80049a4 <MX_GPIO_Init+0x168>)
 8004924:	f001 fc38 	bl	8006198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8004928:	2304      	movs	r3, #4
 800492a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800492c:	2300      	movs	r3, #0
 800492e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004930:	2300      	movs	r3, #0
 8004932:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8004934:	f107 0314 	add.w	r3, r7, #20
 8004938:	4619      	mov	r1, r3
 800493a:	481d      	ldr	r0, [pc, #116]	; (80049b0 <MX_GPIO_Init+0x174>)
 800493c:	f001 fc2c 	bl	8006198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8004940:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8004944:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004946:	2301      	movs	r3, #1
 8004948:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800494a:	2300      	movs	r3, #0
 800494c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800494e:	2300      	movs	r3, #0
 8004950:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004952:	f107 0314 	add.w	r3, r7, #20
 8004956:	4619      	mov	r1, r3
 8004958:	4813      	ldr	r0, [pc, #76]	; (80049a8 <MX_GPIO_Init+0x16c>)
 800495a:	f001 fc1d 	bl	8006198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MPU_INT_Pin;
 800495e:	2320      	movs	r3, #32
 8004960:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004962:	4b12      	ldr	r3, [pc, #72]	; (80049ac <MX_GPIO_Init+0x170>)
 8004964:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004966:	2300      	movs	r3, #0
 8004968:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 800496a:	f107 0314 	add.w	r3, r7, #20
 800496e:	4619      	mov	r1, r3
 8004970:	480f      	ldr	r0, [pc, #60]	; (80049b0 <MX_GPIO_Init+0x174>)
 8004972:	f001 fc11 	bl	8006198 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8004976:	2200      	movs	r2, #0
 8004978:	2100      	movs	r1, #0
 800497a:	2006      	movs	r0, #6
 800497c:	f000 ffd5 	bl	800592a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004980:	2006      	movs	r0, #6
 8004982:	f000 ffee 	bl	8005962 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004986:	2200      	movs	r2, #0
 8004988:	2100      	movs	r1, #0
 800498a:	2017      	movs	r0, #23
 800498c:	f000 ffcd 	bl	800592a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004990:	2017      	movs	r0, #23
 8004992:	f000 ffe6 	bl	8005962 <HAL_NVIC_EnableIRQ>

}
 8004996:	bf00      	nop
 8004998:	3728      	adds	r7, #40	; 0x28
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	40023800 	.word	0x40023800
 80049a4:	40020000 	.word	0x40020000
 80049a8:	40020c00 	.word	0x40020c00
 80049ac:	10110000 	.word	0x10110000
 80049b0:	40020400 	.word	0x40020400

080049b4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80049b8:	4b12      	ldr	r3, [pc, #72]	; (8004a04 <MX_I2C1_Init+0x50>)
 80049ba:	4a13      	ldr	r2, [pc, #76]	; (8004a08 <MX_I2C1_Init+0x54>)
 80049bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80049be:	4b11      	ldr	r3, [pc, #68]	; (8004a04 <MX_I2C1_Init+0x50>)
 80049c0:	4a12      	ldr	r2, [pc, #72]	; (8004a0c <MX_I2C1_Init+0x58>)
 80049c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80049c4:	4b0f      	ldr	r3, [pc, #60]	; (8004a04 <MX_I2C1_Init+0x50>)
 80049c6:	2200      	movs	r2, #0
 80049c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80049ca:	4b0e      	ldr	r3, [pc, #56]	; (8004a04 <MX_I2C1_Init+0x50>)
 80049cc:	2200      	movs	r2, #0
 80049ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80049d0:	4b0c      	ldr	r3, [pc, #48]	; (8004a04 <MX_I2C1_Init+0x50>)
 80049d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80049d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80049d8:	4b0a      	ldr	r3, [pc, #40]	; (8004a04 <MX_I2C1_Init+0x50>)
 80049da:	2200      	movs	r2, #0
 80049dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80049de:	4b09      	ldr	r3, [pc, #36]	; (8004a04 <MX_I2C1_Init+0x50>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80049e4:	4b07      	ldr	r3, [pc, #28]	; (8004a04 <MX_I2C1_Init+0x50>)
 80049e6:	2200      	movs	r2, #0
 80049e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80049ea:	4b06      	ldr	r3, [pc, #24]	; (8004a04 <MX_I2C1_Init+0x50>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80049f0:	4804      	ldr	r0, [pc, #16]	; (8004a04 <MX_I2C1_Init+0x50>)
 80049f2:	f001 fda9 	bl	8006548 <HAL_I2C_Init>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d001      	beq.n	8004a00 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80049fc:	f000 fa8e 	bl	8004f1c <Error_Handler>
  }

}
 8004a00:	bf00      	nop
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	20000cec 	.word	0x20000cec
 8004a08:	40005400 	.word	0x40005400
 8004a0c:	000186a0 	.word	0x000186a0

08004a10 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b08a      	sub	sp, #40	; 0x28
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a18:	f107 0314 	add.w	r3, r7, #20
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	601a      	str	r2, [r3, #0]
 8004a20:	605a      	str	r2, [r3, #4]
 8004a22:	609a      	str	r2, [r3, #8]
 8004a24:	60da      	str	r2, [r3, #12]
 8004a26:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a19      	ldr	r2, [pc, #100]	; (8004a94 <HAL_I2C_MspInit+0x84>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d12b      	bne.n	8004a8a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a32:	2300      	movs	r3, #0
 8004a34:	613b      	str	r3, [r7, #16]
 8004a36:	4b18      	ldr	r3, [pc, #96]	; (8004a98 <HAL_I2C_MspInit+0x88>)
 8004a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3a:	4a17      	ldr	r2, [pc, #92]	; (8004a98 <HAL_I2C_MspInit+0x88>)
 8004a3c:	f043 0302 	orr.w	r3, r3, #2
 8004a40:	6313      	str	r3, [r2, #48]	; 0x30
 8004a42:	4b15      	ldr	r3, [pc, #84]	; (8004a98 <HAL_I2C_MspInit+0x88>)
 8004a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	613b      	str	r3, [r7, #16]
 8004a4c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MPU_SCL_Pin|MPU_SDA_Pin;
 8004a4e:	23c0      	movs	r3, #192	; 0xc0
 8004a50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a52:	2312      	movs	r3, #18
 8004a54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a56:	2301      	movs	r3, #1
 8004a58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004a5e:	2304      	movs	r3, #4
 8004a60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a62:	f107 0314 	add.w	r3, r7, #20
 8004a66:	4619      	mov	r1, r3
 8004a68:	480c      	ldr	r0, [pc, #48]	; (8004a9c <HAL_I2C_MspInit+0x8c>)
 8004a6a:	f001 fb95 	bl	8006198 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004a6e:	2300      	movs	r3, #0
 8004a70:	60fb      	str	r3, [r7, #12]
 8004a72:	4b09      	ldr	r3, [pc, #36]	; (8004a98 <HAL_I2C_MspInit+0x88>)
 8004a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a76:	4a08      	ldr	r2, [pc, #32]	; (8004a98 <HAL_I2C_MspInit+0x88>)
 8004a78:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8004a7e:	4b06      	ldr	r3, [pc, #24]	; (8004a98 <HAL_I2C_MspInit+0x88>)
 8004a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a86:	60fb      	str	r3, [r7, #12]
 8004a88:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004a8a:	bf00      	nop
 8004a8c:	3728      	adds	r7, #40	; 0x28
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	40005400 	.word	0x40005400
 8004a98:	40023800 	.word	0x40023800
 8004a9c:	40020400 	.word	0x40020400

08004aa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004aa4:	f000 fdd2 	bl	800564c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004aa8:	f000 f9ce 	bl	8004e48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004aac:	f7ff fec6 	bl	800483c <MX_GPIO_Init>
  MX_DMA_Init();
 8004ab0:	f7ff fe8c 	bl	80047cc <MX_DMA_Init>
  MX_I2C1_Init();
 8004ab4:	f7ff ff7e 	bl	80049b4 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8004ab8:	f000 fbba 	bl	8005230 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8004abc:	f000 fbe2 	bl	8005284 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8004ac0:	f000 fb8c 	bl	80051dc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  UART2_DMA_IDLE_Start();
 8004ac4:	f7ff fdce 	bl	8004664 <UART2_DMA_IDLE_Start>
  UART3_DMA_IDLE_Start();
 8004ac8:	f7ff fde2 	bl	8004690 <UART3_DMA_IDLE_Start>

  printf("MPU6050 TEST\r\n");
 8004acc:	48b3      	ldr	r0, [pc, #716]	; (8004d9c <main+0x2fc>)
 8004ace:	f004 fa7b 	bl	8008fc8 <puts>

  while(mpu_dmp_init())//MPU DMP
 8004ad2:	e006      	b.n	8004ae2 <main+0x42>
	{
	    printf("MPU6050 ERROR!!!\r\n");
 8004ad4:	48b2      	ldr	r0, [pc, #712]	; (8004da0 <main+0x300>)
 8004ad6:	f004 fa77 	bl	8008fc8 <puts>
		HAL_Delay(500);
 8004ada:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004ade:	f000 fe27 	bl	8005730 <HAL_Delay>
  while(mpu_dmp_init())//MPU DMP
 8004ae2:	f7fe fa69 	bl	8002fb8 <mpu_dmp_init>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1f3      	bne.n	8004ad4 <main+0x34>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(mpu_dmp_get_data(&pitch,&roll,&yaw)==0){
 8004aec:	4aad      	ldr	r2, [pc, #692]	; (8004da4 <main+0x304>)
 8004aee:	49ae      	ldr	r1, [pc, #696]	; (8004da8 <main+0x308>)
 8004af0:	48ae      	ldr	r0, [pc, #696]	; (8004dac <main+0x30c>)
 8004af2:	f7fe fad1 	bl	8003098 <mpu_dmp_get_data>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d1f7      	bne.n	8004aec <main+0x4c>
		  temp=MPU_Get_Temperature();	//
 8004afc:	f7ff fcac 	bl	8004458 <MPU_Get_Temperature>
 8004b00:	4603      	mov	r3, r0
 8004b02:	461a      	mov	r2, r3
 8004b04:	4baa      	ldr	r3, [pc, #680]	; (8004db0 <main+0x310>)
 8004b06:	801a      	strh	r2, [r3, #0]
		  MPU_Get_Accelerometer(&aacx,&aacy,&aacz);	//
 8004b08:	4aaa      	ldr	r2, [pc, #680]	; (8004db4 <main+0x314>)
 8004b0a:	49ab      	ldr	r1, [pc, #684]	; (8004db8 <main+0x318>)
 8004b0c:	48ab      	ldr	r0, [pc, #684]	; (8004dbc <main+0x31c>)
 8004b0e:	f7ff fd19 	bl	8004544 <MPU_Get_Accelerometer>
		  MPU_Get_Gyroscope(&gyrox,&gyroy,&gyroz);	//
 8004b12:	4aab      	ldr	r2, [pc, #684]	; (8004dc0 <main+0x320>)
 8004b14:	49ab      	ldr	r1, [pc, #684]	; (8004dc4 <main+0x324>)
 8004b16:	48ac      	ldr	r0, [pc, #688]	; (8004dc8 <main+0x328>)
 8004b18:	f7ff fce2 	bl	80044e0 <MPU_Get_Gyroscope>

		  //
		  if(temp<0){
 8004b1c:	4ba4      	ldr	r3, [pc, #656]	; (8004db0 <main+0x310>)
 8004b1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	da28      	bge.n	8004b78 <main+0xd8>
			  temp=-temp;		//
 8004b26:	4ba2      	ldr	r3, [pc, #648]	; (8004db0 <main+0x310>)
 8004b28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	425b      	negs	r3, r3
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	b21a      	sxth	r2, r3
 8004b34:	4b9e      	ldr	r3, [pc, #632]	; (8004db0 <main+0x310>)
 8004b36:	801a      	strh	r2, [r3, #0]
			  printf(" Temp:  -%d.%dC",temp/100,temp%10);
 8004b38:	4b9d      	ldr	r3, [pc, #628]	; (8004db0 <main+0x310>)
 8004b3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b3e:	4aa3      	ldr	r2, [pc, #652]	; (8004dcc <main+0x32c>)
 8004b40:	fb82 1203 	smull	r1, r2, r2, r3
 8004b44:	1152      	asrs	r2, r2, #5
 8004b46:	17db      	asrs	r3, r3, #31
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	b21b      	sxth	r3, r3
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	4b98      	ldr	r3, [pc, #608]	; (8004db0 <main+0x310>)
 8004b50:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004b54:	4b9e      	ldr	r3, [pc, #632]	; (8004dd0 <main+0x330>)
 8004b56:	fb83 1302 	smull	r1, r3, r3, r2
 8004b5a:	1099      	asrs	r1, r3, #2
 8004b5c:	17d3      	asrs	r3, r2, #31
 8004b5e:	1ac9      	subs	r1, r1, r3
 8004b60:	460b      	mov	r3, r1
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	440b      	add	r3, r1
 8004b66:	005b      	lsls	r3, r3, #1
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	b21b      	sxth	r3, r3
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	4601      	mov	r1, r0
 8004b70:	4898      	ldr	r0, [pc, #608]	; (8004dd4 <main+0x334>)
 8004b72:	f004 f9b5 	bl	8008ee0 <iprintf>
 8004b76:	e01e      	b.n	8004bb6 <main+0x116>
		  }
		  else
			  printf(" Temp:  %d.%dC",temp/100,temp%10);
 8004b78:	4b8d      	ldr	r3, [pc, #564]	; (8004db0 <main+0x310>)
 8004b7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b7e:	4a93      	ldr	r2, [pc, #588]	; (8004dcc <main+0x32c>)
 8004b80:	fb82 1203 	smull	r1, r2, r2, r3
 8004b84:	1152      	asrs	r2, r2, #5
 8004b86:	17db      	asrs	r3, r3, #31
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	b21b      	sxth	r3, r3
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	4b88      	ldr	r3, [pc, #544]	; (8004db0 <main+0x310>)
 8004b90:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004b94:	4b8e      	ldr	r3, [pc, #568]	; (8004dd0 <main+0x330>)
 8004b96:	fb83 1302 	smull	r1, r3, r3, r2
 8004b9a:	1099      	asrs	r1, r3, #2
 8004b9c:	17d3      	asrs	r3, r2, #31
 8004b9e:	1ac9      	subs	r1, r1, r3
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	440b      	add	r3, r1
 8004ba6:	005b      	lsls	r3, r3, #1
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	b21b      	sxth	r3, r3
 8004bac:	461a      	mov	r2, r3
 8004bae:	4601      	mov	r1, r0
 8004bb0:	4889      	ldr	r0, [pc, #548]	; (8004dd8 <main+0x338>)
 8004bb2:	f004 f995 	bl	8008ee0 <iprintf>

		  //pitch
		  pitch_s=pitch*10;
 8004bb6:	4b7d      	ldr	r3, [pc, #500]	; (8004dac <main+0x30c>)
 8004bb8:	edd3 7a00 	vldr	s15, [r3]
 8004bbc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004bc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004bc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004bc8:	ee17 3a90 	vmov	r3, s15
 8004bcc:	b21a      	sxth	r2, r3
 8004bce:	4b83      	ldr	r3, [pc, #524]	; (8004ddc <main+0x33c>)
 8004bd0:	801a      	strh	r2, [r3, #0]
		  if(pitch_s<0){
 8004bd2:	4b82      	ldr	r3, [pc, #520]	; (8004ddc <main+0x33c>)
 8004bd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	da28      	bge.n	8004c2e <main+0x18e>
			  pitch_s=-pitch_s;		//
 8004bdc:	4b7f      	ldr	r3, [pc, #508]	; (8004ddc <main+0x33c>)
 8004bde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	425b      	negs	r3, r3
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	b21a      	sxth	r2, r3
 8004bea:	4b7c      	ldr	r3, [pc, #496]	; (8004ddc <main+0x33c>)
 8004bec:	801a      	strh	r2, [r3, #0]
			  printf(" Pitch: -%d.%d",pitch_s/10,pitch_s%10);
 8004bee:	4b7b      	ldr	r3, [pc, #492]	; (8004ddc <main+0x33c>)
 8004bf0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004bf4:	4a76      	ldr	r2, [pc, #472]	; (8004dd0 <main+0x330>)
 8004bf6:	fb82 1203 	smull	r1, r2, r2, r3
 8004bfa:	1092      	asrs	r2, r2, #2
 8004bfc:	17db      	asrs	r3, r3, #31
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	b21b      	sxth	r3, r3
 8004c02:	4618      	mov	r0, r3
 8004c04:	4b75      	ldr	r3, [pc, #468]	; (8004ddc <main+0x33c>)
 8004c06:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004c0a:	4b71      	ldr	r3, [pc, #452]	; (8004dd0 <main+0x330>)
 8004c0c:	fb83 1302 	smull	r1, r3, r3, r2
 8004c10:	1099      	asrs	r1, r3, #2
 8004c12:	17d3      	asrs	r3, r2, #31
 8004c14:	1ac9      	subs	r1, r1, r3
 8004c16:	460b      	mov	r3, r1
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	440b      	add	r3, r1
 8004c1c:	005b      	lsls	r3, r3, #1
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	b21b      	sxth	r3, r3
 8004c22:	461a      	mov	r2, r3
 8004c24:	4601      	mov	r1, r0
 8004c26:	486e      	ldr	r0, [pc, #440]	; (8004de0 <main+0x340>)
 8004c28:	f004 f95a 	bl	8008ee0 <iprintf>
 8004c2c:	e01e      	b.n	8004c6c <main+0x1cc>
		  }
		  else
			  printf(" Pitch:  %d.%d",pitch_s/10,pitch_s%10);
 8004c2e:	4b6b      	ldr	r3, [pc, #428]	; (8004ddc <main+0x33c>)
 8004c30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c34:	4a66      	ldr	r2, [pc, #408]	; (8004dd0 <main+0x330>)
 8004c36:	fb82 1203 	smull	r1, r2, r2, r3
 8004c3a:	1092      	asrs	r2, r2, #2
 8004c3c:	17db      	asrs	r3, r3, #31
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	b21b      	sxth	r3, r3
 8004c42:	4618      	mov	r0, r3
 8004c44:	4b65      	ldr	r3, [pc, #404]	; (8004ddc <main+0x33c>)
 8004c46:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004c4a:	4b61      	ldr	r3, [pc, #388]	; (8004dd0 <main+0x330>)
 8004c4c:	fb83 1302 	smull	r1, r3, r3, r2
 8004c50:	1099      	asrs	r1, r3, #2
 8004c52:	17d3      	asrs	r3, r2, #31
 8004c54:	1ac9      	subs	r1, r1, r3
 8004c56:	460b      	mov	r3, r1
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	440b      	add	r3, r1
 8004c5c:	005b      	lsls	r3, r3, #1
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	b21b      	sxth	r3, r3
 8004c62:	461a      	mov	r2, r3
 8004c64:	4601      	mov	r1, r0
 8004c66:	485f      	ldr	r0, [pc, #380]	; (8004de4 <main+0x344>)
 8004c68:	f004 f93a 	bl	8008ee0 <iprintf>

		  //roll
		  roll_s=roll*10;
 8004c6c:	4b4e      	ldr	r3, [pc, #312]	; (8004da8 <main+0x308>)
 8004c6e:	edd3 7a00 	vldr	s15, [r3]
 8004c72:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004c76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c7e:	ee17 3a90 	vmov	r3, s15
 8004c82:	b21a      	sxth	r2, r3
 8004c84:	4b58      	ldr	r3, [pc, #352]	; (8004de8 <main+0x348>)
 8004c86:	801a      	strh	r2, [r3, #0]
		  if(roll_s<0){
 8004c88:	4b57      	ldr	r3, [pc, #348]	; (8004de8 <main+0x348>)
 8004c8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	da28      	bge.n	8004ce4 <main+0x244>
			  roll_s=-roll_s;		//
 8004c92:	4b55      	ldr	r3, [pc, #340]	; (8004de8 <main+0x348>)
 8004c94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	425b      	negs	r3, r3
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	b21a      	sxth	r2, r3
 8004ca0:	4b51      	ldr	r3, [pc, #324]	; (8004de8 <main+0x348>)
 8004ca2:	801a      	strh	r2, [r3, #0]
			  printf(" roll: -%d.%d",roll_s/10,roll_s%10);
 8004ca4:	4b50      	ldr	r3, [pc, #320]	; (8004de8 <main+0x348>)
 8004ca6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004caa:	4a49      	ldr	r2, [pc, #292]	; (8004dd0 <main+0x330>)
 8004cac:	fb82 1203 	smull	r1, r2, r2, r3
 8004cb0:	1092      	asrs	r2, r2, #2
 8004cb2:	17db      	asrs	r3, r3, #31
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	b21b      	sxth	r3, r3
 8004cb8:	4618      	mov	r0, r3
 8004cba:	4b4b      	ldr	r3, [pc, #300]	; (8004de8 <main+0x348>)
 8004cbc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004cc0:	4b43      	ldr	r3, [pc, #268]	; (8004dd0 <main+0x330>)
 8004cc2:	fb83 1302 	smull	r1, r3, r3, r2
 8004cc6:	1099      	asrs	r1, r3, #2
 8004cc8:	17d3      	asrs	r3, r2, #31
 8004cca:	1ac9      	subs	r1, r1, r3
 8004ccc:	460b      	mov	r3, r1
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	440b      	add	r3, r1
 8004cd2:	005b      	lsls	r3, r3, #1
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	b21b      	sxth	r3, r3
 8004cd8:	461a      	mov	r2, r3
 8004cda:	4601      	mov	r1, r0
 8004cdc:	4843      	ldr	r0, [pc, #268]	; (8004dec <main+0x34c>)
 8004cde:	f004 f8ff 	bl	8008ee0 <iprintf>
 8004ce2:	e01e      	b.n	8004d22 <main+0x282>
		  }
		  else
			  printf(" roll:  %d.%d",roll_s/10,roll_s%10);
 8004ce4:	4b40      	ldr	r3, [pc, #256]	; (8004de8 <main+0x348>)
 8004ce6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004cea:	4a39      	ldr	r2, [pc, #228]	; (8004dd0 <main+0x330>)
 8004cec:	fb82 1203 	smull	r1, r2, r2, r3
 8004cf0:	1092      	asrs	r2, r2, #2
 8004cf2:	17db      	asrs	r3, r3, #31
 8004cf4:	1ad3      	subs	r3, r2, r3
 8004cf6:	b21b      	sxth	r3, r3
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	4b3b      	ldr	r3, [pc, #236]	; (8004de8 <main+0x348>)
 8004cfc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004d00:	4b33      	ldr	r3, [pc, #204]	; (8004dd0 <main+0x330>)
 8004d02:	fb83 1302 	smull	r1, r3, r3, r2
 8004d06:	1099      	asrs	r1, r3, #2
 8004d08:	17d3      	asrs	r3, r2, #31
 8004d0a:	1ac9      	subs	r1, r1, r3
 8004d0c:	460b      	mov	r3, r1
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	440b      	add	r3, r1
 8004d12:	005b      	lsls	r3, r3, #1
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	b21b      	sxth	r3, r3
 8004d18:	461a      	mov	r2, r3
 8004d1a:	4601      	mov	r1, r0
 8004d1c:	4834      	ldr	r0, [pc, #208]	; (8004df0 <main+0x350>)
 8004d1e:	f004 f8df 	bl	8008ee0 <iprintf>
		  //yaw
		  yaw_s=yaw*10;
 8004d22:	4b20      	ldr	r3, [pc, #128]	; (8004da4 <main+0x304>)
 8004d24:	edd3 7a00 	vldr	s15, [r3]
 8004d28:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004d2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d34:	ee17 3a90 	vmov	r3, s15
 8004d38:	b21a      	sxth	r2, r3
 8004d3a:	4b2e      	ldr	r3, [pc, #184]	; (8004df4 <main+0x354>)
 8004d3c:	801a      	strh	r2, [r3, #0]
		  if(yaw_s<0){
 8004d3e:	4b2d      	ldr	r3, [pc, #180]	; (8004df4 <main+0x354>)
 8004d40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	da59      	bge.n	8004dfc <main+0x35c>
			  yaw_s=-yaw_s;		//
 8004d48:	4b2a      	ldr	r3, [pc, #168]	; (8004df4 <main+0x354>)
 8004d4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	425b      	negs	r3, r3
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	b21a      	sxth	r2, r3
 8004d56:	4b27      	ldr	r3, [pc, #156]	; (8004df4 <main+0x354>)
 8004d58:	801a      	strh	r2, [r3, #0]
		  	  printf(" yaw: -%d.%d\r\n",yaw_s/10,yaw_s%10);
 8004d5a:	4b26      	ldr	r3, [pc, #152]	; (8004df4 <main+0x354>)
 8004d5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d60:	4a1b      	ldr	r2, [pc, #108]	; (8004dd0 <main+0x330>)
 8004d62:	fb82 1203 	smull	r1, r2, r2, r3
 8004d66:	1092      	asrs	r2, r2, #2
 8004d68:	17db      	asrs	r3, r3, #31
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	b21b      	sxth	r3, r3
 8004d6e:	4618      	mov	r0, r3
 8004d70:	4b20      	ldr	r3, [pc, #128]	; (8004df4 <main+0x354>)
 8004d72:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004d76:	4b16      	ldr	r3, [pc, #88]	; (8004dd0 <main+0x330>)
 8004d78:	fb83 1302 	smull	r1, r3, r3, r2
 8004d7c:	1099      	asrs	r1, r3, #2
 8004d7e:	17d3      	asrs	r3, r2, #31
 8004d80:	1ac9      	subs	r1, r1, r3
 8004d82:	460b      	mov	r3, r1
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	440b      	add	r3, r1
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	b21b      	sxth	r3, r3
 8004d8e:	461a      	mov	r2, r3
 8004d90:	4601      	mov	r1, r0
 8004d92:	4819      	ldr	r0, [pc, #100]	; (8004df8 <main+0x358>)
 8004d94:	f004 f8a4 	bl	8008ee0 <iprintf>
 8004d98:	e6a8      	b.n	8004aec <main+0x4c>
 8004d9a:	bf00      	nop
 8004d9c:	0800a9e8 	.word	0x0800a9e8
 8004da0:	0800a9f8 	.word	0x0800a9f8
 8004da4:	20000d50 	.word	0x20000d50
 8004da8:	20000d58 	.word	0x20000d58
 8004dac:	20000d54 	.word	0x20000d54
 8004db0:	20000d46 	.word	0x20000d46
 8004db4:	20000d5e 	.word	0x20000d5e
 8004db8:	20000d4a 	.word	0x20000d4a
 8004dbc:	20000d44 	.word	0x20000d44
 8004dc0:	20000d40 	.word	0x20000d40
 8004dc4:	20000d60 	.word	0x20000d60
 8004dc8:	20000d5c 	.word	0x20000d5c
 8004dcc:	51eb851f 	.word	0x51eb851f
 8004dd0:	66666667 	.word	0x66666667
 8004dd4:	0800aa0c 	.word	0x0800aa0c
 8004dd8:	0800aa1c 	.word	0x0800aa1c
 8004ddc:	20000d48 	.word	0x20000d48
 8004de0:	0800aa2c 	.word	0x0800aa2c
 8004de4:	0800aa3c 	.word	0x0800aa3c
 8004de8:	20000d42 	.word	0x20000d42
 8004dec:	0800aa4c 	.word	0x0800aa4c
 8004df0:	0800aa5c 	.word	0x0800aa5c
 8004df4:	20000d4c 	.word	0x20000d4c
 8004df8:	0800aa6c 	.word	0x0800aa6c
		  }
		  else
		  	  printf(" yaw:  %d.%d\r\n",yaw_s/10,yaw_s%10);
 8004dfc:	4b0f      	ldr	r3, [pc, #60]	; (8004e3c <main+0x39c>)
 8004dfe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004e02:	4a0f      	ldr	r2, [pc, #60]	; (8004e40 <main+0x3a0>)
 8004e04:	fb82 1203 	smull	r1, r2, r2, r3
 8004e08:	1092      	asrs	r2, r2, #2
 8004e0a:	17db      	asrs	r3, r3, #31
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	b21b      	sxth	r3, r3
 8004e10:	4618      	mov	r0, r3
 8004e12:	4b0a      	ldr	r3, [pc, #40]	; (8004e3c <main+0x39c>)
 8004e14:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004e18:	4b09      	ldr	r3, [pc, #36]	; (8004e40 <main+0x3a0>)
 8004e1a:	fb83 1302 	smull	r1, r3, r3, r2
 8004e1e:	1099      	asrs	r1, r3, #2
 8004e20:	17d3      	asrs	r3, r2, #31
 8004e22:	1ac9      	subs	r1, r1, r3
 8004e24:	460b      	mov	r3, r1
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	440b      	add	r3, r1
 8004e2a:	005b      	lsls	r3, r3, #1
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	b21b      	sxth	r3, r3
 8004e30:	461a      	mov	r2, r3
 8004e32:	4601      	mov	r1, r0
 8004e34:	4803      	ldr	r0, [pc, #12]	; (8004e44 <main+0x3a4>)
 8004e36:	f004 f853 	bl	8008ee0 <iprintf>
	  if(mpu_dmp_get_data(&pitch,&roll,&yaw)==0){
 8004e3a:	e657      	b.n	8004aec <main+0x4c>
 8004e3c:	20000d4c 	.word	0x20000d4c
 8004e40:	66666667 	.word	0x66666667
 8004e44:	0800aa7c 	.word	0x0800aa7c

08004e48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b094      	sub	sp, #80	; 0x50
 8004e4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004e4e:	f107 0320 	add.w	r3, r7, #32
 8004e52:	2230      	movs	r2, #48	; 0x30
 8004e54:	2100      	movs	r1, #0
 8004e56:	4618      	mov	r0, r3
 8004e58:	f004 f839 	bl	8008ece <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004e5c:	f107 030c 	add.w	r3, r7, #12
 8004e60:	2200      	movs	r2, #0
 8004e62:	601a      	str	r2, [r3, #0]
 8004e64:	605a      	str	r2, [r3, #4]
 8004e66:	609a      	str	r2, [r3, #8]
 8004e68:	60da      	str	r2, [r3, #12]
 8004e6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	60bb      	str	r3, [r7, #8]
 8004e70:	4b28      	ldr	r3, [pc, #160]	; (8004f14 <SystemClock_Config+0xcc>)
 8004e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e74:	4a27      	ldr	r2, [pc, #156]	; (8004f14 <SystemClock_Config+0xcc>)
 8004e76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e7a:	6413      	str	r3, [r2, #64]	; 0x40
 8004e7c:	4b25      	ldr	r3, [pc, #148]	; (8004f14 <SystemClock_Config+0xcc>)
 8004e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e84:	60bb      	str	r3, [r7, #8]
 8004e86:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e88:	2300      	movs	r3, #0
 8004e8a:	607b      	str	r3, [r7, #4]
 8004e8c:	4b22      	ldr	r3, [pc, #136]	; (8004f18 <SystemClock_Config+0xd0>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a21      	ldr	r2, [pc, #132]	; (8004f18 <SystemClock_Config+0xd0>)
 8004e92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e96:	6013      	str	r3, [r2, #0]
 8004e98:	4b1f      	ldr	r3, [pc, #124]	; (8004f18 <SystemClock_Config+0xd0>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ea0:	607b      	str	r3, [r7, #4]
 8004ea2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004ea8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004eac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004eae:	2302      	movs	r3, #2
 8004eb0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004eb2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004eb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004eb8:	2308      	movs	r3, #8
 8004eba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8004ebc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8004ec0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004ec2:	2302      	movs	r3, #2
 8004ec4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004ec6:	2307      	movs	r3, #7
 8004ec8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004eca:	f107 0320 	add.w	r3, r7, #32
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f002 faee 	bl	80074b0 <HAL_RCC_OscConfig>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d001      	beq.n	8004ede <SystemClock_Config+0x96>
  {
    Error_Handler();
 8004eda:	f000 f81f 	bl	8004f1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004ede:	230f      	movs	r3, #15
 8004ee0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004ee2:	2302      	movs	r3, #2
 8004ee4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004eea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004eee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004ef0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ef4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004ef6:	f107 030c 	add.w	r3, r7, #12
 8004efa:	2105      	movs	r1, #5
 8004efc:	4618      	mov	r0, r3
 8004efe:	f002 fd47 	bl	8007990 <HAL_RCC_ClockConfig>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d001      	beq.n	8004f0c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8004f08:	f000 f808 	bl	8004f1c <Error_Handler>
  }
}
 8004f0c:	bf00      	nop
 8004f0e:	3750      	adds	r7, #80	; 0x50
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	40023800 	.word	0x40023800
 8004f18:	40007000 	.word	0x40007000

08004f1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004f20:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004f22:	e7fe      	b.n	8004f22 <Error_Handler+0x6>

08004f24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	607b      	str	r3, [r7, #4]
 8004f2e:	4b10      	ldr	r3, [pc, #64]	; (8004f70 <HAL_MspInit+0x4c>)
 8004f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f32:	4a0f      	ldr	r2, [pc, #60]	; (8004f70 <HAL_MspInit+0x4c>)
 8004f34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f38:	6453      	str	r3, [r2, #68]	; 0x44
 8004f3a:	4b0d      	ldr	r3, [pc, #52]	; (8004f70 <HAL_MspInit+0x4c>)
 8004f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f42:	607b      	str	r3, [r7, #4]
 8004f44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f46:	2300      	movs	r3, #0
 8004f48:	603b      	str	r3, [r7, #0]
 8004f4a:	4b09      	ldr	r3, [pc, #36]	; (8004f70 <HAL_MspInit+0x4c>)
 8004f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4e:	4a08      	ldr	r2, [pc, #32]	; (8004f70 <HAL_MspInit+0x4c>)
 8004f50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f54:	6413      	str	r3, [r2, #64]	; 0x40
 8004f56:	4b06      	ldr	r3, [pc, #24]	; (8004f70 <HAL_MspInit+0x4c>)
 8004f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f5e:	603b      	str	r3, [r7, #0]
 8004f60:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004f62:	2007      	movs	r0, #7
 8004f64:	f000 fcd6 	bl	8005914 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f68:	bf00      	nop
 8004f6a:	3708      	adds	r7, #8
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	40023800 	.word	0x40023800

08004f74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f74:	b480      	push	{r7}
 8004f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004f78:	e7fe      	b.n	8004f78 <NMI_Handler+0x4>

08004f7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f7e:	e7fe      	b.n	8004f7e <HardFault_Handler+0x4>

08004f80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f80:	b480      	push	{r7}
 8004f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f84:	e7fe      	b.n	8004f84 <MemManage_Handler+0x4>

08004f86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f86:	b480      	push	{r7}
 8004f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f8a:	e7fe      	b.n	8004f8a <BusFault_Handler+0x4>

08004f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f90:	e7fe      	b.n	8004f90 <UsageFault_Handler+0x4>

08004f92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004f92:	b480      	push	{r7}
 8004f94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f96:	bf00      	nop
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004fa4:	bf00      	nop
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr

08004fae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004fae:	b480      	push	{r7}
 8004fb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004fb2:	bf00      	nop
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004fc0:	f000 fb96 	bl	80056f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004fc4:	bf00      	nop
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004fcc:	2001      	movs	r0, #1
 8004fce:	f001 fa97 	bl	8006500 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004fd2:	bf00      	nop
 8004fd4:	bd80      	pop	{r7, pc}
	...

08004fd8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004fdc:	4802      	ldr	r0, [pc, #8]	; (8004fe8 <DMA1_Stream1_IRQHandler+0x10>)
 8004fde:	f000 fe73 	bl	8005cc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004fe2:	bf00      	nop
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	20000dc4 	.word	0x20000dc4

08004fec <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004ff0:	4802      	ldr	r0, [pc, #8]	; (8004ffc <DMA1_Stream3_IRQHandler+0x10>)
 8004ff2:	f000 fe69 	bl	8005cc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004ff6:	bf00      	nop
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	20000e64 	.word	0x20000e64

08005000 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005004:	4802      	ldr	r0, [pc, #8]	; (8005010 <DMA1_Stream5_IRQHandler+0x10>)
 8005006:	f000 fe5f 	bl	8005cc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800500a:	bf00      	nop
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	20000d64 	.word	0x20000d64

08005014 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005018:	4802      	ldr	r0, [pc, #8]	; (8005024 <DMA1_Stream6_IRQHandler+0x10>)
 800501a:	f000 fe55 	bl	8005cc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800501e:	bf00      	nop
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	20000ec4 	.word	0x20000ec4

08005028 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800502c:	2020      	movs	r0, #32
 800502e:	f001 fa67 	bl	8006500 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005032:	bf00      	nop
 8005034:	bd80      	pop	{r7, pc}
	...

08005038 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	UART_IDLE_Callback(&huart2);
 800503c:	4803      	ldr	r0, [pc, #12]	; (800504c <USART2_IRQHandler+0x14>)
 800503e:	f7ff fb85 	bl	800474c <UART_IDLE_Callback>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005042:	4802      	ldr	r0, [pc, #8]	; (800504c <USART2_IRQHandler+0x14>)
 8005044:	f003 f858 	bl	80080f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005048:	bf00      	nop
 800504a:	bd80      	pop	{r7, pc}
 800504c:	20000f64 	.word	0x20000f64

08005050 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	UART_IDLE_Callback(&huart3);
 8005054:	4803      	ldr	r0, [pc, #12]	; (8005064 <USART3_IRQHandler+0x14>)
 8005056:	f7ff fb79 	bl	800474c <UART_IDLE_Callback>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800505a:	4802      	ldr	r0, [pc, #8]	; (8005064 <USART3_IRQHandler+0x14>)
 800505c:	f003 f84c 	bl	80080f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005060:	bf00      	nop
 8005062:	bd80      	pop	{r7, pc}
 8005064:	20000e24 	.word	0x20000e24

08005068 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b086      	sub	sp, #24
 800506c:	af00      	add	r7, sp, #0
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	60b9      	str	r1, [r7, #8]
 8005072:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005074:	2300      	movs	r3, #0
 8005076:	617b      	str	r3, [r7, #20]
 8005078:	e00a      	b.n	8005090 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800507a:	f3af 8000 	nop.w
 800507e:	4601      	mov	r1, r0
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	1c5a      	adds	r2, r3, #1
 8005084:	60ba      	str	r2, [r7, #8]
 8005086:	b2ca      	uxtb	r2, r1
 8005088:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	3301      	adds	r3, #1
 800508e:	617b      	str	r3, [r7, #20]
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	429a      	cmp	r2, r3
 8005096:	dbf0      	blt.n	800507a <_read+0x12>
	}

return len;
 8005098:	687b      	ldr	r3, [r7, #4]
}
 800509a:	4618      	mov	r0, r3
 800509c:	3718      	adds	r7, #24
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80050a2:	b580      	push	{r7, lr}
 80050a4:	b086      	sub	sp, #24
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	60f8      	str	r0, [r7, #12]
 80050aa:	60b9      	str	r1, [r7, #8]
 80050ac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050ae:	2300      	movs	r3, #0
 80050b0:	617b      	str	r3, [r7, #20]
 80050b2:	e009      	b.n	80050c8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	1c5a      	adds	r2, r3, #1
 80050b8:	60ba      	str	r2, [r7, #8]
 80050ba:	781b      	ldrb	r3, [r3, #0]
 80050bc:	4618      	mov	r0, r3
 80050be:	f7ff fabf 	bl	8004640 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	3301      	adds	r3, #1
 80050c6:	617b      	str	r3, [r7, #20]
 80050c8:	697a      	ldr	r2, [r7, #20]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	dbf1      	blt.n	80050b4 <_write+0x12>
	}
	return len;
 80050d0:	687b      	ldr	r3, [r7, #4]
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3718      	adds	r7, #24
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}

080050da <_close>:

int _close(int file)
{
 80050da:	b480      	push	{r7}
 80050dc:	b083      	sub	sp, #12
 80050de:	af00      	add	r7, sp, #0
 80050e0:	6078      	str	r0, [r7, #4]
	return -1;
 80050e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr

080050f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80050f2:	b480      	push	{r7}
 80050f4:	b083      	sub	sp, #12
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
 80050fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005102:	605a      	str	r2, [r3, #4]
	return 0;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	370c      	adds	r7, #12
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr

08005112 <_isatty>:

int _isatty(int file)
{
 8005112:	b480      	push	{r7}
 8005114:	b083      	sub	sp, #12
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
	return 1;
 800511a:	2301      	movs	r3, #1
}
 800511c:	4618      	mov	r0, r3
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
	return 0;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3714      	adds	r7, #20
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
	...

08005144 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b086      	sub	sp, #24
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800514c:	4a14      	ldr	r2, [pc, #80]	; (80051a0 <_sbrk+0x5c>)
 800514e:	4b15      	ldr	r3, [pc, #84]	; (80051a4 <_sbrk+0x60>)
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005158:	4b13      	ldr	r3, [pc, #76]	; (80051a8 <_sbrk+0x64>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d102      	bne.n	8005166 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005160:	4b11      	ldr	r3, [pc, #68]	; (80051a8 <_sbrk+0x64>)
 8005162:	4a12      	ldr	r2, [pc, #72]	; (80051ac <_sbrk+0x68>)
 8005164:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005166:	4b10      	ldr	r3, [pc, #64]	; (80051a8 <_sbrk+0x64>)
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4413      	add	r3, r2
 800516e:	693a      	ldr	r2, [r7, #16]
 8005170:	429a      	cmp	r2, r3
 8005172:	d207      	bcs.n	8005184 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005174:	f003 fe72 	bl	8008e5c <__errno>
 8005178:	4602      	mov	r2, r0
 800517a:	230c      	movs	r3, #12
 800517c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800517e:	f04f 33ff 	mov.w	r3, #4294967295
 8005182:	e009      	b.n	8005198 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005184:	4b08      	ldr	r3, [pc, #32]	; (80051a8 <_sbrk+0x64>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800518a:	4b07      	ldr	r3, [pc, #28]	; (80051a8 <_sbrk+0x64>)
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4413      	add	r3, r2
 8005192:	4a05      	ldr	r2, [pc, #20]	; (80051a8 <_sbrk+0x64>)
 8005194:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005196:	68fb      	ldr	r3, [r7, #12]
}
 8005198:	4618      	mov	r0, r3
 800519a:	3718      	adds	r7, #24
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	20020000 	.word	0x20020000
 80051a4:	00000400 	.word	0x00000400
 80051a8:	200008dc 	.word	0x200008dc
 80051ac:	20000fb0 	.word	0x20000fb0

080051b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80051b0:	b480      	push	{r7}
 80051b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80051b4:	4b08      	ldr	r3, [pc, #32]	; (80051d8 <SystemInit+0x28>)
 80051b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ba:	4a07      	ldr	r2, [pc, #28]	; (80051d8 <SystemInit+0x28>)
 80051bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80051c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80051c4:	4b04      	ldr	r3, [pc, #16]	; (80051d8 <SystemInit+0x28>)
 80051c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80051ca:	609a      	str	r2, [r3, #8]
#endif
}
 80051cc:	bf00      	nop
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	e000ed00 	.word	0xe000ed00

080051dc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80051e0:	4b11      	ldr	r3, [pc, #68]	; (8005228 <MX_USART1_UART_Init+0x4c>)
 80051e2:	4a12      	ldr	r2, [pc, #72]	; (800522c <MX_USART1_UART_Init+0x50>)
 80051e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80051e6:	4b10      	ldr	r3, [pc, #64]	; (8005228 <MX_USART1_UART_Init+0x4c>)
 80051e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80051ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80051ee:	4b0e      	ldr	r3, [pc, #56]	; (8005228 <MX_USART1_UART_Init+0x4c>)
 80051f0:	2200      	movs	r2, #0
 80051f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80051f4:	4b0c      	ldr	r3, [pc, #48]	; (8005228 <MX_USART1_UART_Init+0x4c>)
 80051f6:	2200      	movs	r2, #0
 80051f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80051fa:	4b0b      	ldr	r3, [pc, #44]	; (8005228 <MX_USART1_UART_Init+0x4c>)
 80051fc:	2200      	movs	r2, #0
 80051fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005200:	4b09      	ldr	r3, [pc, #36]	; (8005228 <MX_USART1_UART_Init+0x4c>)
 8005202:	220c      	movs	r2, #12
 8005204:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005206:	4b08      	ldr	r3, [pc, #32]	; (8005228 <MX_USART1_UART_Init+0x4c>)
 8005208:	2200      	movs	r2, #0
 800520a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800520c:	4b06      	ldr	r3, [pc, #24]	; (8005228 <MX_USART1_UART_Init+0x4c>)
 800520e:	2200      	movs	r2, #0
 8005210:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005212:	4805      	ldr	r0, [pc, #20]	; (8005228 <MX_USART1_UART_Init+0x4c>)
 8005214:	f002 fdae 	bl	8007d74 <HAL_UART_Init>
 8005218:	4603      	mov	r3, r0
 800521a:	2b00      	cmp	r3, #0
 800521c:	d001      	beq.n	8005222 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800521e:	f7ff fe7d 	bl	8004f1c <Error_Handler>
  }

}
 8005222:	bf00      	nop
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	20000f24 	.word	0x20000f24
 800522c:	40011000 	.word	0x40011000

08005230 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8005234:	4b11      	ldr	r3, [pc, #68]	; (800527c <MX_USART2_UART_Init+0x4c>)
 8005236:	4a12      	ldr	r2, [pc, #72]	; (8005280 <MX_USART2_UART_Init+0x50>)
 8005238:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800523a:	4b10      	ldr	r3, [pc, #64]	; (800527c <MX_USART2_UART_Init+0x4c>)
 800523c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005240:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005242:	4b0e      	ldr	r3, [pc, #56]	; (800527c <MX_USART2_UART_Init+0x4c>)
 8005244:	2200      	movs	r2, #0
 8005246:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005248:	4b0c      	ldr	r3, [pc, #48]	; (800527c <MX_USART2_UART_Init+0x4c>)
 800524a:	2200      	movs	r2, #0
 800524c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800524e:	4b0b      	ldr	r3, [pc, #44]	; (800527c <MX_USART2_UART_Init+0x4c>)
 8005250:	2200      	movs	r2, #0
 8005252:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005254:	4b09      	ldr	r3, [pc, #36]	; (800527c <MX_USART2_UART_Init+0x4c>)
 8005256:	220c      	movs	r2, #12
 8005258:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800525a:	4b08      	ldr	r3, [pc, #32]	; (800527c <MX_USART2_UART_Init+0x4c>)
 800525c:	2200      	movs	r2, #0
 800525e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005260:	4b06      	ldr	r3, [pc, #24]	; (800527c <MX_USART2_UART_Init+0x4c>)
 8005262:	2200      	movs	r2, #0
 8005264:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005266:	4805      	ldr	r0, [pc, #20]	; (800527c <MX_USART2_UART_Init+0x4c>)
 8005268:	f002 fd84 	bl	8007d74 <HAL_UART_Init>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d001      	beq.n	8005276 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005272:	f7ff fe53 	bl	8004f1c <Error_Handler>
  }

}
 8005276:	bf00      	nop
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop
 800527c:	20000f64 	.word	0x20000f64
 8005280:	40004400 	.word	0x40004400

08005284 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8005288:	4b11      	ldr	r3, [pc, #68]	; (80052d0 <MX_USART3_UART_Init+0x4c>)
 800528a:	4a12      	ldr	r2, [pc, #72]	; (80052d4 <MX_USART3_UART_Init+0x50>)
 800528c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800528e:	4b10      	ldr	r3, [pc, #64]	; (80052d0 <MX_USART3_UART_Init+0x4c>)
 8005290:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005294:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005296:	4b0e      	ldr	r3, [pc, #56]	; (80052d0 <MX_USART3_UART_Init+0x4c>)
 8005298:	2200      	movs	r2, #0
 800529a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800529c:	4b0c      	ldr	r3, [pc, #48]	; (80052d0 <MX_USART3_UART_Init+0x4c>)
 800529e:	2200      	movs	r2, #0
 80052a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80052a2:	4b0b      	ldr	r3, [pc, #44]	; (80052d0 <MX_USART3_UART_Init+0x4c>)
 80052a4:	2200      	movs	r2, #0
 80052a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80052a8:	4b09      	ldr	r3, [pc, #36]	; (80052d0 <MX_USART3_UART_Init+0x4c>)
 80052aa:	220c      	movs	r2, #12
 80052ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052ae:	4b08      	ldr	r3, [pc, #32]	; (80052d0 <MX_USART3_UART_Init+0x4c>)
 80052b0:	2200      	movs	r2, #0
 80052b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80052b4:	4b06      	ldr	r3, [pc, #24]	; (80052d0 <MX_USART3_UART_Init+0x4c>)
 80052b6:	2200      	movs	r2, #0
 80052b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80052ba:	4805      	ldr	r0, [pc, #20]	; (80052d0 <MX_USART3_UART_Init+0x4c>)
 80052bc:	f002 fd5a 	bl	8007d74 <HAL_UART_Init>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d001      	beq.n	80052ca <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80052c6:	f7ff fe29 	bl	8004f1c <Error_Handler>
  }

}
 80052ca:	bf00      	nop
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	20000e24 	.word	0x20000e24
 80052d4:	40004800 	.word	0x40004800

080052d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b08e      	sub	sp, #56	; 0x38
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80052e4:	2200      	movs	r2, #0
 80052e6:	601a      	str	r2, [r3, #0]
 80052e8:	605a      	str	r2, [r3, #4]
 80052ea:	609a      	str	r2, [r3, #8]
 80052ec:	60da      	str	r2, [r3, #12]
 80052ee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a63      	ldr	r2, [pc, #396]	; (8005484 <HAL_UART_MspInit+0x1ac>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d12d      	bne.n	8005356 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80052fa:	2300      	movs	r3, #0
 80052fc:	623b      	str	r3, [r7, #32]
 80052fe:	4b62      	ldr	r3, [pc, #392]	; (8005488 <HAL_UART_MspInit+0x1b0>)
 8005300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005302:	4a61      	ldr	r2, [pc, #388]	; (8005488 <HAL_UART_MspInit+0x1b0>)
 8005304:	f043 0310 	orr.w	r3, r3, #16
 8005308:	6453      	str	r3, [r2, #68]	; 0x44
 800530a:	4b5f      	ldr	r3, [pc, #380]	; (8005488 <HAL_UART_MspInit+0x1b0>)
 800530c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800530e:	f003 0310 	and.w	r3, r3, #16
 8005312:	623b      	str	r3, [r7, #32]
 8005314:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005316:	2300      	movs	r3, #0
 8005318:	61fb      	str	r3, [r7, #28]
 800531a:	4b5b      	ldr	r3, [pc, #364]	; (8005488 <HAL_UART_MspInit+0x1b0>)
 800531c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800531e:	4a5a      	ldr	r2, [pc, #360]	; (8005488 <HAL_UART_MspInit+0x1b0>)
 8005320:	f043 0301 	orr.w	r3, r3, #1
 8005324:	6313      	str	r3, [r2, #48]	; 0x30
 8005326:	4b58      	ldr	r3, [pc, #352]	; (8005488 <HAL_UART_MspInit+0x1b0>)
 8005328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	61fb      	str	r3, [r7, #28]
 8005330:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005332:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005336:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005338:	2302      	movs	r3, #2
 800533a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800533c:	2300      	movs	r3, #0
 800533e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005340:	2303      	movs	r3, #3
 8005342:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005344:	2307      	movs	r3, #7
 8005346:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005348:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800534c:	4619      	mov	r1, r3
 800534e:	484f      	ldr	r0, [pc, #316]	; (800548c <HAL_UART_MspInit+0x1b4>)
 8005350:	f000 ff22 	bl	8006198 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005354:	e13d      	b.n	80055d2 <HAL_UART_MspInit+0x2fa>
  else if(uartHandle->Instance==USART2)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a4d      	ldr	r2, [pc, #308]	; (8005490 <HAL_UART_MspInit+0x1b8>)
 800535c:	4293      	cmp	r3, r2
 800535e:	f040 80a1 	bne.w	80054a4 <HAL_UART_MspInit+0x1cc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005362:	2300      	movs	r3, #0
 8005364:	61bb      	str	r3, [r7, #24]
 8005366:	4b48      	ldr	r3, [pc, #288]	; (8005488 <HAL_UART_MspInit+0x1b0>)
 8005368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536a:	4a47      	ldr	r2, [pc, #284]	; (8005488 <HAL_UART_MspInit+0x1b0>)
 800536c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005370:	6413      	str	r3, [r2, #64]	; 0x40
 8005372:	4b45      	ldr	r3, [pc, #276]	; (8005488 <HAL_UART_MspInit+0x1b0>)
 8005374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800537a:	61bb      	str	r3, [r7, #24]
 800537c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800537e:	2300      	movs	r3, #0
 8005380:	617b      	str	r3, [r7, #20]
 8005382:	4b41      	ldr	r3, [pc, #260]	; (8005488 <HAL_UART_MspInit+0x1b0>)
 8005384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005386:	4a40      	ldr	r2, [pc, #256]	; (8005488 <HAL_UART_MspInit+0x1b0>)
 8005388:	f043 0301 	orr.w	r3, r3, #1
 800538c:	6313      	str	r3, [r2, #48]	; 0x30
 800538e:	4b3e      	ldr	r3, [pc, #248]	; (8005488 <HAL_UART_MspInit+0x1b0>)
 8005390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005392:	f003 0301 	and.w	r3, r3, #1
 8005396:	617b      	str	r3, [r7, #20]
 8005398:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ESP_RXD_Pin|ESP_TXD_Pin;
 800539a:	230c      	movs	r3, #12
 800539c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800539e:	2302      	movs	r3, #2
 80053a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053a2:	2300      	movs	r3, #0
 80053a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053a6:	2303      	movs	r3, #3
 80053a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80053aa:	2307      	movs	r3, #7
 80053ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053b2:	4619      	mov	r1, r3
 80053b4:	4835      	ldr	r0, [pc, #212]	; (800548c <HAL_UART_MspInit+0x1b4>)
 80053b6:	f000 feef 	bl	8006198 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80053ba:	4b36      	ldr	r3, [pc, #216]	; (8005494 <HAL_UART_MspInit+0x1bc>)
 80053bc:	4a36      	ldr	r2, [pc, #216]	; (8005498 <HAL_UART_MspInit+0x1c0>)
 80053be:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80053c0:	4b34      	ldr	r3, [pc, #208]	; (8005494 <HAL_UART_MspInit+0x1bc>)
 80053c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80053c6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80053c8:	4b32      	ldr	r3, [pc, #200]	; (8005494 <HAL_UART_MspInit+0x1bc>)
 80053ca:	2200      	movs	r2, #0
 80053cc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80053ce:	4b31      	ldr	r3, [pc, #196]	; (8005494 <HAL_UART_MspInit+0x1bc>)
 80053d0:	2200      	movs	r2, #0
 80053d2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80053d4:	4b2f      	ldr	r3, [pc, #188]	; (8005494 <HAL_UART_MspInit+0x1bc>)
 80053d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80053da:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80053dc:	4b2d      	ldr	r3, [pc, #180]	; (8005494 <HAL_UART_MspInit+0x1bc>)
 80053de:	2200      	movs	r2, #0
 80053e0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053e2:	4b2c      	ldr	r3, [pc, #176]	; (8005494 <HAL_UART_MspInit+0x1bc>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80053e8:	4b2a      	ldr	r3, [pc, #168]	; (8005494 <HAL_UART_MspInit+0x1bc>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80053ee:	4b29      	ldr	r3, [pc, #164]	; (8005494 <HAL_UART_MspInit+0x1bc>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80053f4:	4b27      	ldr	r3, [pc, #156]	; (8005494 <HAL_UART_MspInit+0x1bc>)
 80053f6:	2200      	movs	r2, #0
 80053f8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80053fa:	4826      	ldr	r0, [pc, #152]	; (8005494 <HAL_UART_MspInit+0x1bc>)
 80053fc:	f000 facc 	bl	8005998 <HAL_DMA_Init>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d001      	beq.n	800540a <HAL_UART_MspInit+0x132>
      Error_Handler();
 8005406:	f7ff fd89 	bl	8004f1c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a21      	ldr	r2, [pc, #132]	; (8005494 <HAL_UART_MspInit+0x1bc>)
 800540e:	635a      	str	r2, [r3, #52]	; 0x34
 8005410:	4a20      	ldr	r2, [pc, #128]	; (8005494 <HAL_UART_MspInit+0x1bc>)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8005416:	4b21      	ldr	r3, [pc, #132]	; (800549c <HAL_UART_MspInit+0x1c4>)
 8005418:	4a21      	ldr	r2, [pc, #132]	; (80054a0 <HAL_UART_MspInit+0x1c8>)
 800541a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800541c:	4b1f      	ldr	r3, [pc, #124]	; (800549c <HAL_UART_MspInit+0x1c4>)
 800541e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005422:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005424:	4b1d      	ldr	r3, [pc, #116]	; (800549c <HAL_UART_MspInit+0x1c4>)
 8005426:	2240      	movs	r2, #64	; 0x40
 8005428:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800542a:	4b1c      	ldr	r3, [pc, #112]	; (800549c <HAL_UART_MspInit+0x1c4>)
 800542c:	2200      	movs	r2, #0
 800542e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005430:	4b1a      	ldr	r3, [pc, #104]	; (800549c <HAL_UART_MspInit+0x1c4>)
 8005432:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005436:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005438:	4b18      	ldr	r3, [pc, #96]	; (800549c <HAL_UART_MspInit+0x1c4>)
 800543a:	2200      	movs	r2, #0
 800543c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800543e:	4b17      	ldr	r3, [pc, #92]	; (800549c <HAL_UART_MspInit+0x1c4>)
 8005440:	2200      	movs	r2, #0
 8005442:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005444:	4b15      	ldr	r3, [pc, #84]	; (800549c <HAL_UART_MspInit+0x1c4>)
 8005446:	2200      	movs	r2, #0
 8005448:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800544a:	4b14      	ldr	r3, [pc, #80]	; (800549c <HAL_UART_MspInit+0x1c4>)
 800544c:	2200      	movs	r2, #0
 800544e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005450:	4b12      	ldr	r3, [pc, #72]	; (800549c <HAL_UART_MspInit+0x1c4>)
 8005452:	2200      	movs	r2, #0
 8005454:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005456:	4811      	ldr	r0, [pc, #68]	; (800549c <HAL_UART_MspInit+0x1c4>)
 8005458:	f000 fa9e 	bl	8005998 <HAL_DMA_Init>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d001      	beq.n	8005466 <HAL_UART_MspInit+0x18e>
      Error_Handler();
 8005462:	f7ff fd5b 	bl	8004f1c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a0c      	ldr	r2, [pc, #48]	; (800549c <HAL_UART_MspInit+0x1c4>)
 800546a:	631a      	str	r2, [r3, #48]	; 0x30
 800546c:	4a0b      	ldr	r2, [pc, #44]	; (800549c <HAL_UART_MspInit+0x1c4>)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005472:	2200      	movs	r2, #0
 8005474:	2100      	movs	r1, #0
 8005476:	2026      	movs	r0, #38	; 0x26
 8005478:	f000 fa57 	bl	800592a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800547c:	2026      	movs	r0, #38	; 0x26
 800547e:	f000 fa70 	bl	8005962 <HAL_NVIC_EnableIRQ>
}
 8005482:	e0a6      	b.n	80055d2 <HAL_UART_MspInit+0x2fa>
 8005484:	40011000 	.word	0x40011000
 8005488:	40023800 	.word	0x40023800
 800548c:	40020000 	.word	0x40020000
 8005490:	40004400 	.word	0x40004400
 8005494:	20000d64 	.word	0x20000d64
 8005498:	40026088 	.word	0x40026088
 800549c:	20000ec4 	.word	0x20000ec4
 80054a0:	400260a0 	.word	0x400260a0
  else if(uartHandle->Instance==USART3)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a4c      	ldr	r2, [pc, #304]	; (80055dc <HAL_UART_MspInit+0x304>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	f040 8091 	bne.w	80055d2 <HAL_UART_MspInit+0x2fa>
    __HAL_RCC_USART3_CLK_ENABLE();
 80054b0:	2300      	movs	r3, #0
 80054b2:	613b      	str	r3, [r7, #16]
 80054b4:	4b4a      	ldr	r3, [pc, #296]	; (80055e0 <HAL_UART_MspInit+0x308>)
 80054b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b8:	4a49      	ldr	r2, [pc, #292]	; (80055e0 <HAL_UART_MspInit+0x308>)
 80054ba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054be:	6413      	str	r3, [r2, #64]	; 0x40
 80054c0:	4b47      	ldr	r3, [pc, #284]	; (80055e0 <HAL_UART_MspInit+0x308>)
 80054c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054c8:	613b      	str	r3, [r7, #16]
 80054ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054cc:	2300      	movs	r3, #0
 80054ce:	60fb      	str	r3, [r7, #12]
 80054d0:	4b43      	ldr	r3, [pc, #268]	; (80055e0 <HAL_UART_MspInit+0x308>)
 80054d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d4:	4a42      	ldr	r2, [pc, #264]	; (80055e0 <HAL_UART_MspInit+0x308>)
 80054d6:	f043 0302 	orr.w	r3, r3, #2
 80054da:	6313      	str	r3, [r2, #48]	; 0x30
 80054dc:	4b40      	ldr	r3, [pc, #256]	; (80055e0 <HAL_UART_MspInit+0x308>)
 80054de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e0:	f003 0302 	and.w	r3, r3, #2
 80054e4:	60fb      	str	r3, [r7, #12]
 80054e6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80054e8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80054ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054ee:	2302      	movs	r3, #2
 80054f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054f2:	2300      	movs	r3, #0
 80054f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054f6:	2303      	movs	r3, #3
 80054f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80054fa:	2307      	movs	r3, #7
 80054fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005502:	4619      	mov	r1, r3
 8005504:	4837      	ldr	r0, [pc, #220]	; (80055e4 <HAL_UART_MspInit+0x30c>)
 8005506:	f000 fe47 	bl	8006198 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800550a:	4b37      	ldr	r3, [pc, #220]	; (80055e8 <HAL_UART_MspInit+0x310>)
 800550c:	4a37      	ldr	r2, [pc, #220]	; (80055ec <HAL_UART_MspInit+0x314>)
 800550e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8005510:	4b35      	ldr	r3, [pc, #212]	; (80055e8 <HAL_UART_MspInit+0x310>)
 8005512:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005516:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005518:	4b33      	ldr	r3, [pc, #204]	; (80055e8 <HAL_UART_MspInit+0x310>)
 800551a:	2200      	movs	r2, #0
 800551c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800551e:	4b32      	ldr	r3, [pc, #200]	; (80055e8 <HAL_UART_MspInit+0x310>)
 8005520:	2200      	movs	r2, #0
 8005522:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005524:	4b30      	ldr	r3, [pc, #192]	; (80055e8 <HAL_UART_MspInit+0x310>)
 8005526:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800552a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800552c:	4b2e      	ldr	r3, [pc, #184]	; (80055e8 <HAL_UART_MspInit+0x310>)
 800552e:	2200      	movs	r2, #0
 8005530:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005532:	4b2d      	ldr	r3, [pc, #180]	; (80055e8 <HAL_UART_MspInit+0x310>)
 8005534:	2200      	movs	r2, #0
 8005536:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8005538:	4b2b      	ldr	r3, [pc, #172]	; (80055e8 <HAL_UART_MspInit+0x310>)
 800553a:	2200      	movs	r2, #0
 800553c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800553e:	4b2a      	ldr	r3, [pc, #168]	; (80055e8 <HAL_UART_MspInit+0x310>)
 8005540:	2200      	movs	r2, #0
 8005542:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005544:	4b28      	ldr	r3, [pc, #160]	; (80055e8 <HAL_UART_MspInit+0x310>)
 8005546:	2200      	movs	r2, #0
 8005548:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800554a:	4827      	ldr	r0, [pc, #156]	; (80055e8 <HAL_UART_MspInit+0x310>)
 800554c:	f000 fa24 	bl	8005998 <HAL_DMA_Init>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d001      	beq.n	800555a <HAL_UART_MspInit+0x282>
      Error_Handler();
 8005556:	f7ff fce1 	bl	8004f1c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a22      	ldr	r2, [pc, #136]	; (80055e8 <HAL_UART_MspInit+0x310>)
 800555e:	635a      	str	r2, [r3, #52]	; 0x34
 8005560:	4a21      	ldr	r2, [pc, #132]	; (80055e8 <HAL_UART_MspInit+0x310>)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8005566:	4b22      	ldr	r3, [pc, #136]	; (80055f0 <HAL_UART_MspInit+0x318>)
 8005568:	4a22      	ldr	r2, [pc, #136]	; (80055f4 <HAL_UART_MspInit+0x31c>)
 800556a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800556c:	4b20      	ldr	r3, [pc, #128]	; (80055f0 <HAL_UART_MspInit+0x318>)
 800556e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005572:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005574:	4b1e      	ldr	r3, [pc, #120]	; (80055f0 <HAL_UART_MspInit+0x318>)
 8005576:	2240      	movs	r2, #64	; 0x40
 8005578:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800557a:	4b1d      	ldr	r3, [pc, #116]	; (80055f0 <HAL_UART_MspInit+0x318>)
 800557c:	2200      	movs	r2, #0
 800557e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005580:	4b1b      	ldr	r3, [pc, #108]	; (80055f0 <HAL_UART_MspInit+0x318>)
 8005582:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005586:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005588:	4b19      	ldr	r3, [pc, #100]	; (80055f0 <HAL_UART_MspInit+0x318>)
 800558a:	2200      	movs	r2, #0
 800558c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800558e:	4b18      	ldr	r3, [pc, #96]	; (80055f0 <HAL_UART_MspInit+0x318>)
 8005590:	2200      	movs	r2, #0
 8005592:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005594:	4b16      	ldr	r3, [pc, #88]	; (80055f0 <HAL_UART_MspInit+0x318>)
 8005596:	2200      	movs	r2, #0
 8005598:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800559a:	4b15      	ldr	r3, [pc, #84]	; (80055f0 <HAL_UART_MspInit+0x318>)
 800559c:	2200      	movs	r2, #0
 800559e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80055a0:	4b13      	ldr	r3, [pc, #76]	; (80055f0 <HAL_UART_MspInit+0x318>)
 80055a2:	2200      	movs	r2, #0
 80055a4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80055a6:	4812      	ldr	r0, [pc, #72]	; (80055f0 <HAL_UART_MspInit+0x318>)
 80055a8:	f000 f9f6 	bl	8005998 <HAL_DMA_Init>
 80055ac:	4603      	mov	r3, r0
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d001      	beq.n	80055b6 <HAL_UART_MspInit+0x2de>
      Error_Handler();
 80055b2:	f7ff fcb3 	bl	8004f1c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a0d      	ldr	r2, [pc, #52]	; (80055f0 <HAL_UART_MspInit+0x318>)
 80055ba:	631a      	str	r2, [r3, #48]	; 0x30
 80055bc:	4a0c      	ldr	r2, [pc, #48]	; (80055f0 <HAL_UART_MspInit+0x318>)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80055c2:	2200      	movs	r2, #0
 80055c4:	2100      	movs	r1, #0
 80055c6:	2027      	movs	r0, #39	; 0x27
 80055c8:	f000 f9af 	bl	800592a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80055cc:	2027      	movs	r0, #39	; 0x27
 80055ce:	f000 f9c8 	bl	8005962 <HAL_NVIC_EnableIRQ>
}
 80055d2:	bf00      	nop
 80055d4:	3738      	adds	r7, #56	; 0x38
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	40004800 	.word	0x40004800
 80055e0:	40023800 	.word	0x40023800
 80055e4:	40020400 	.word	0x40020400
 80055e8:	20000dc4 	.word	0x20000dc4
 80055ec:	40026028 	.word	0x40026028
 80055f0:	20000e64 	.word	0x20000e64
 80055f4:	40026058 	.word	0x40026058

080055f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80055f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005630 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80055fc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80055fe:	e003      	b.n	8005608 <LoopCopyDataInit>

08005600 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005600:	4b0c      	ldr	r3, [pc, #48]	; (8005634 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005602:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005604:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005606:	3104      	adds	r1, #4

08005608 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005608:	480b      	ldr	r0, [pc, #44]	; (8005638 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800560a:	4b0c      	ldr	r3, [pc, #48]	; (800563c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800560c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800560e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005610:	d3f6      	bcc.n	8005600 <CopyDataInit>
  ldr  r2, =_sbss
 8005612:	4a0b      	ldr	r2, [pc, #44]	; (8005640 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005614:	e002      	b.n	800561c <LoopFillZerobss>

08005616 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005616:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005618:	f842 3b04 	str.w	r3, [r2], #4

0800561c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800561c:	4b09      	ldr	r3, [pc, #36]	; (8005644 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800561e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005620:	d3f9      	bcc.n	8005616 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005622:	f7ff fdc5 	bl	80051b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005626:	f003 fc1f 	bl	8008e68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800562a:	f7ff fa39 	bl	8004aa0 <main>
  bx  lr    
 800562e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005630:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005634:	0800b7e0 	.word	0x0800b7e0
  ldr  r0, =_sdata
 8005638:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800563c:	200000ac 	.word	0x200000ac
  ldr  r2, =_sbss
 8005640:	200000ac 	.word	0x200000ac
  ldr  r3, = _ebss
 8005644:	20000fac 	.word	0x20000fac

08005648 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005648:	e7fe      	b.n	8005648 <ADC_IRQHandler>
	...

0800564c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005650:	4b0e      	ldr	r3, [pc, #56]	; (800568c <HAL_Init+0x40>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a0d      	ldr	r2, [pc, #52]	; (800568c <HAL_Init+0x40>)
 8005656:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800565a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800565c:	4b0b      	ldr	r3, [pc, #44]	; (800568c <HAL_Init+0x40>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a0a      	ldr	r2, [pc, #40]	; (800568c <HAL_Init+0x40>)
 8005662:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005666:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005668:	4b08      	ldr	r3, [pc, #32]	; (800568c <HAL_Init+0x40>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a07      	ldr	r2, [pc, #28]	; (800568c <HAL_Init+0x40>)
 800566e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005672:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005674:	2003      	movs	r0, #3
 8005676:	f000 f94d 	bl	8005914 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800567a:	2000      	movs	r0, #0
 800567c:	f000 f808 	bl	8005690 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005680:	f7ff fc50 	bl	8004f24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005684:	2300      	movs	r3, #0
}
 8005686:	4618      	mov	r0, r3
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	40023c00 	.word	0x40023c00

08005690 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005698:	4b12      	ldr	r3, [pc, #72]	; (80056e4 <HAL_InitTick+0x54>)
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	4b12      	ldr	r3, [pc, #72]	; (80056e8 <HAL_InitTick+0x58>)
 800569e:	781b      	ldrb	r3, [r3, #0]
 80056a0:	4619      	mov	r1, r3
 80056a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80056a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80056aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ae:	4618      	mov	r0, r3
 80056b0:	f000 f965 	bl	800597e <HAL_SYSTICK_Config>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d001      	beq.n	80056be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e00e      	b.n	80056dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b0f      	cmp	r3, #15
 80056c2:	d80a      	bhi.n	80056da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80056c4:	2200      	movs	r2, #0
 80056c6:	6879      	ldr	r1, [r7, #4]
 80056c8:	f04f 30ff 	mov.w	r0, #4294967295
 80056cc:	f000 f92d 	bl	800592a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80056d0:	4a06      	ldr	r2, [pc, #24]	; (80056ec <HAL_InitTick+0x5c>)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80056d6:	2300      	movs	r3, #0
 80056d8:	e000      	b.n	80056dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3708      	adds	r7, #8
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	20000038 	.word	0x20000038
 80056e8:	20000040 	.word	0x20000040
 80056ec:	2000003c 	.word	0x2000003c

080056f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80056f0:	b480      	push	{r7}
 80056f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80056f4:	4b06      	ldr	r3, [pc, #24]	; (8005710 <HAL_IncTick+0x20>)
 80056f6:	781b      	ldrb	r3, [r3, #0]
 80056f8:	461a      	mov	r2, r3
 80056fa:	4b06      	ldr	r3, [pc, #24]	; (8005714 <HAL_IncTick+0x24>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4413      	add	r3, r2
 8005700:	4a04      	ldr	r2, [pc, #16]	; (8005714 <HAL_IncTick+0x24>)
 8005702:	6013      	str	r3, [r2, #0]
}
 8005704:	bf00      	nop
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	20000040 	.word	0x20000040
 8005714:	20000fa4 	.word	0x20000fa4

08005718 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005718:	b480      	push	{r7}
 800571a:	af00      	add	r7, sp, #0
  return uwTick;
 800571c:	4b03      	ldr	r3, [pc, #12]	; (800572c <HAL_GetTick+0x14>)
 800571e:	681b      	ldr	r3, [r3, #0]
}
 8005720:	4618      	mov	r0, r3
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	20000fa4 	.word	0x20000fa4

08005730 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005738:	f7ff ffee 	bl	8005718 <HAL_GetTick>
 800573c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005748:	d005      	beq.n	8005756 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800574a:	4b09      	ldr	r3, [pc, #36]	; (8005770 <HAL_Delay+0x40>)
 800574c:	781b      	ldrb	r3, [r3, #0]
 800574e:	461a      	mov	r2, r3
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4413      	add	r3, r2
 8005754:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005756:	bf00      	nop
 8005758:	f7ff ffde 	bl	8005718 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	429a      	cmp	r2, r3
 8005766:	d8f7      	bhi.n	8005758 <HAL_Delay+0x28>
  {
  }
}
 8005768:	bf00      	nop
 800576a:	3710      	adds	r7, #16
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	20000040 	.word	0x20000040

08005774 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005774:	b480      	push	{r7}
 8005776:	b085      	sub	sp, #20
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f003 0307 	and.w	r3, r3, #7
 8005782:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005784:	4b0c      	ldr	r3, [pc, #48]	; (80057b8 <__NVIC_SetPriorityGrouping+0x44>)
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800578a:	68ba      	ldr	r2, [r7, #8]
 800578c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005790:	4013      	ands	r3, r2
 8005792:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800579c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80057a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057a6:	4a04      	ldr	r2, [pc, #16]	; (80057b8 <__NVIC_SetPriorityGrouping+0x44>)
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	60d3      	str	r3, [r2, #12]
}
 80057ac:	bf00      	nop
 80057ae:	3714      	adds	r7, #20
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr
 80057b8:	e000ed00 	.word	0xe000ed00

080057bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80057bc:	b480      	push	{r7}
 80057be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057c0:	4b04      	ldr	r3, [pc, #16]	; (80057d4 <__NVIC_GetPriorityGrouping+0x18>)
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	0a1b      	lsrs	r3, r3, #8
 80057c6:	f003 0307 	and.w	r3, r3, #7
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr
 80057d4:	e000ed00 	.word	0xe000ed00

080057d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057d8:	b480      	push	{r7}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	4603      	mov	r3, r0
 80057e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	db0b      	blt.n	8005802 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057ea:	79fb      	ldrb	r3, [r7, #7]
 80057ec:	f003 021f 	and.w	r2, r3, #31
 80057f0:	4907      	ldr	r1, [pc, #28]	; (8005810 <__NVIC_EnableIRQ+0x38>)
 80057f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057f6:	095b      	lsrs	r3, r3, #5
 80057f8:	2001      	movs	r0, #1
 80057fa:	fa00 f202 	lsl.w	r2, r0, r2
 80057fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005802:	bf00      	nop
 8005804:	370c      	adds	r7, #12
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	e000e100 	.word	0xe000e100

08005814 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	4603      	mov	r3, r0
 800581c:	6039      	str	r1, [r7, #0]
 800581e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005824:	2b00      	cmp	r3, #0
 8005826:	db0a      	blt.n	800583e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	b2da      	uxtb	r2, r3
 800582c:	490c      	ldr	r1, [pc, #48]	; (8005860 <__NVIC_SetPriority+0x4c>)
 800582e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005832:	0112      	lsls	r2, r2, #4
 8005834:	b2d2      	uxtb	r2, r2
 8005836:	440b      	add	r3, r1
 8005838:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800583c:	e00a      	b.n	8005854 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	b2da      	uxtb	r2, r3
 8005842:	4908      	ldr	r1, [pc, #32]	; (8005864 <__NVIC_SetPriority+0x50>)
 8005844:	79fb      	ldrb	r3, [r7, #7]
 8005846:	f003 030f 	and.w	r3, r3, #15
 800584a:	3b04      	subs	r3, #4
 800584c:	0112      	lsls	r2, r2, #4
 800584e:	b2d2      	uxtb	r2, r2
 8005850:	440b      	add	r3, r1
 8005852:	761a      	strb	r2, [r3, #24]
}
 8005854:	bf00      	nop
 8005856:	370c      	adds	r7, #12
 8005858:	46bd      	mov	sp, r7
 800585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585e:	4770      	bx	lr
 8005860:	e000e100 	.word	0xe000e100
 8005864:	e000ed00 	.word	0xe000ed00

08005868 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005868:	b480      	push	{r7}
 800586a:	b089      	sub	sp, #36	; 0x24
 800586c:	af00      	add	r7, sp, #0
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f003 0307 	and.w	r3, r3, #7
 800587a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	f1c3 0307 	rsb	r3, r3, #7
 8005882:	2b04      	cmp	r3, #4
 8005884:	bf28      	it	cs
 8005886:	2304      	movcs	r3, #4
 8005888:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	3304      	adds	r3, #4
 800588e:	2b06      	cmp	r3, #6
 8005890:	d902      	bls.n	8005898 <NVIC_EncodePriority+0x30>
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	3b03      	subs	r3, #3
 8005896:	e000      	b.n	800589a <NVIC_EncodePriority+0x32>
 8005898:	2300      	movs	r3, #0
 800589a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800589c:	f04f 32ff 	mov.w	r2, #4294967295
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	fa02 f303 	lsl.w	r3, r2, r3
 80058a6:	43da      	mvns	r2, r3
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	401a      	ands	r2, r3
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058b0:	f04f 31ff 	mov.w	r1, #4294967295
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	fa01 f303 	lsl.w	r3, r1, r3
 80058ba:	43d9      	mvns	r1, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058c0:	4313      	orrs	r3, r2
         );
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3724      	adds	r7, #36	; 0x24
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr
	...

080058d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b082      	sub	sp, #8
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	3b01      	subs	r3, #1
 80058dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80058e0:	d301      	bcc.n	80058e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80058e2:	2301      	movs	r3, #1
 80058e4:	e00f      	b.n	8005906 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80058e6:	4a0a      	ldr	r2, [pc, #40]	; (8005910 <SysTick_Config+0x40>)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	3b01      	subs	r3, #1
 80058ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80058ee:	210f      	movs	r1, #15
 80058f0:	f04f 30ff 	mov.w	r0, #4294967295
 80058f4:	f7ff ff8e 	bl	8005814 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058f8:	4b05      	ldr	r3, [pc, #20]	; (8005910 <SysTick_Config+0x40>)
 80058fa:	2200      	movs	r2, #0
 80058fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80058fe:	4b04      	ldr	r3, [pc, #16]	; (8005910 <SysTick_Config+0x40>)
 8005900:	2207      	movs	r2, #7
 8005902:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3708      	adds	r7, #8
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	e000e010 	.word	0xe000e010

08005914 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b082      	sub	sp, #8
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f7ff ff29 	bl	8005774 <__NVIC_SetPriorityGrouping>
}
 8005922:	bf00      	nop
 8005924:	3708      	adds	r7, #8
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}

0800592a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800592a:	b580      	push	{r7, lr}
 800592c:	b086      	sub	sp, #24
 800592e:	af00      	add	r7, sp, #0
 8005930:	4603      	mov	r3, r0
 8005932:	60b9      	str	r1, [r7, #8]
 8005934:	607a      	str	r2, [r7, #4]
 8005936:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005938:	2300      	movs	r3, #0
 800593a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800593c:	f7ff ff3e 	bl	80057bc <__NVIC_GetPriorityGrouping>
 8005940:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	68b9      	ldr	r1, [r7, #8]
 8005946:	6978      	ldr	r0, [r7, #20]
 8005948:	f7ff ff8e 	bl	8005868 <NVIC_EncodePriority>
 800594c:	4602      	mov	r2, r0
 800594e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005952:	4611      	mov	r1, r2
 8005954:	4618      	mov	r0, r3
 8005956:	f7ff ff5d 	bl	8005814 <__NVIC_SetPriority>
}
 800595a:	bf00      	nop
 800595c:	3718      	adds	r7, #24
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}

08005962 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005962:	b580      	push	{r7, lr}
 8005964:	b082      	sub	sp, #8
 8005966:	af00      	add	r7, sp, #0
 8005968:	4603      	mov	r3, r0
 800596a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800596c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005970:	4618      	mov	r0, r3
 8005972:	f7ff ff31 	bl	80057d8 <__NVIC_EnableIRQ>
}
 8005976:	bf00      	nop
 8005978:	3708      	adds	r7, #8
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800597e:	b580      	push	{r7, lr}
 8005980:	b082      	sub	sp, #8
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f7ff ffa2 	bl	80058d0 <SysTick_Config>
 800598c:	4603      	mov	r3, r0
}
 800598e:	4618      	mov	r0, r3
 8005990:	3708      	adds	r7, #8
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
	...

08005998 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b086      	sub	sp, #24
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80059a0:	2300      	movs	r3, #0
 80059a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80059a4:	f7ff feb8 	bl	8005718 <HAL_GetTick>
 80059a8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d101      	bne.n	80059b4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e099      	b.n	8005ae8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2202      	movs	r2, #2
 80059c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f022 0201 	bic.w	r2, r2, #1
 80059d2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80059d4:	e00f      	b.n	80059f6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80059d6:	f7ff fe9f 	bl	8005718 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	2b05      	cmp	r3, #5
 80059e2:	d908      	bls.n	80059f6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2220      	movs	r2, #32
 80059e8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2203      	movs	r2, #3
 80059ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	e078      	b.n	8005ae8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0301 	and.w	r3, r3, #1
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1e8      	bne.n	80059d6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005a0c:	697a      	ldr	r2, [r7, #20]
 8005a0e:	4b38      	ldr	r3, [pc, #224]	; (8005af0 <HAL_DMA_Init+0x158>)
 8005a10:	4013      	ands	r3, r2
 8005a12:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a22:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	699b      	ldr	r3, [r3, #24]
 8005a34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a1b      	ldr	r3, [r3, #32]
 8005a40:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a42:	697a      	ldr	r2, [r7, #20]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4c:	2b04      	cmp	r3, #4
 8005a4e:	d107      	bne.n	8005a60 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	697a      	ldr	r2, [r7, #20]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	697a      	ldr	r2, [r7, #20]
 8005a66:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	f023 0307 	bic.w	r3, r3, #7
 8005a76:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7c:	697a      	ldr	r2, [r7, #20]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a86:	2b04      	cmp	r3, #4
 8005a88:	d117      	bne.n	8005aba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8e:	697a      	ldr	r2, [r7, #20]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d00e      	beq.n	8005aba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f000 fb01 	bl	80060a4 <DMA_CheckFifoParam>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d008      	beq.n	8005aba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2240      	movs	r2, #64	; 0x40
 8005aac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e016      	b.n	8005ae8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f000 fab8 	bl	8006038 <DMA_CalcBaseAndBitshift>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ad0:	223f      	movs	r2, #63	; 0x3f
 8005ad2:	409a      	lsls	r2, r3
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005ae6:	2300      	movs	r3, #0
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3718      	adds	r7, #24
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	f010803f 	.word	0xf010803f

08005af4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b086      	sub	sp, #24
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	60f8      	str	r0, [r7, #12]
 8005afc:	60b9      	str	r1, [r7, #8]
 8005afe:	607a      	str	r2, [r7, #4]
 8005b00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b02:	2300      	movs	r3, #0
 8005b04:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b0a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d101      	bne.n	8005b1a <HAL_DMA_Start_IT+0x26>
 8005b16:	2302      	movs	r3, #2
 8005b18:	e040      	b.n	8005b9c <HAL_DMA_Start_IT+0xa8>
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d12f      	bne.n	8005b8e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2202      	movs	r2, #2
 8005b32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	68b9      	ldr	r1, [r7, #8]
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	f000 fa4a 	bl	8005fdc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b4c:	223f      	movs	r2, #63	; 0x3f
 8005b4e:	409a      	lsls	r2, r3
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f042 0216 	orr.w	r2, r2, #22
 8005b62:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d007      	beq.n	8005b7c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f042 0208 	orr.w	r2, r2, #8
 8005b7a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f042 0201 	orr.w	r2, r2, #1
 8005b8a:	601a      	str	r2, [r3, #0]
 8005b8c:	e005      	b.n	8005b9a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005b96:	2302      	movs	r3, #2
 8005b98:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3718      	adds	r7, #24
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bb0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005bb2:	f7ff fdb1 	bl	8005718 <HAL_GetTick>
 8005bb6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005bbe:	b2db      	uxtb	r3, r3
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d008      	beq.n	8005bd6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2280      	movs	r2, #128	; 0x80
 8005bc8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e052      	b.n	8005c7c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f022 0216 	bic.w	r2, r2, #22
 8005be4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	695a      	ldr	r2, [r3, #20]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bf4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d103      	bne.n	8005c06 <HAL_DMA_Abort+0x62>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d007      	beq.n	8005c16 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f022 0208 	bic.w	r2, r2, #8
 8005c14:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f022 0201 	bic.w	r2, r2, #1
 8005c24:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c26:	e013      	b.n	8005c50 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c28:	f7ff fd76 	bl	8005718 <HAL_GetTick>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	2b05      	cmp	r3, #5
 8005c34:	d90c      	bls.n	8005c50 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2220      	movs	r2, #32
 8005c3a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2203      	movs	r2, #3
 8005c48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	e015      	b.n	8005c7c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d1e4      	bne.n	8005c28 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c62:	223f      	movs	r2, #63	; 0x3f
 8005c64:	409a      	lsls	r2, r3
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3710      	adds	r7, #16
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d004      	beq.n	8005ca2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2280      	movs	r2, #128	; 0x80
 8005c9c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e00c      	b.n	8005cbc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2205      	movs	r2, #5
 8005ca6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f022 0201 	bic.w	r2, r2, #1
 8005cb8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b086      	sub	sp, #24
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005cd4:	4b92      	ldr	r3, [pc, #584]	; (8005f20 <HAL_DMA_IRQHandler+0x258>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a92      	ldr	r2, [pc, #584]	; (8005f24 <HAL_DMA_IRQHandler+0x25c>)
 8005cda:	fba2 2303 	umull	r2, r3, r2, r3
 8005cde:	0a9b      	lsrs	r3, r3, #10
 8005ce0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ce6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cf2:	2208      	movs	r2, #8
 8005cf4:	409a      	lsls	r2, r3
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d01a      	beq.n	8005d34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0304 	and.w	r3, r3, #4
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d013      	beq.n	8005d34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f022 0204 	bic.w	r2, r2, #4
 8005d1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d20:	2208      	movs	r2, #8
 8005d22:	409a      	lsls	r2, r3
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d2c:	f043 0201 	orr.w	r2, r3, #1
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d38:	2201      	movs	r2, #1
 8005d3a:	409a      	lsls	r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	4013      	ands	r3, r2
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d012      	beq.n	8005d6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	695b      	ldr	r3, [r3, #20]
 8005d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d00b      	beq.n	8005d6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d56:	2201      	movs	r2, #1
 8005d58:	409a      	lsls	r2, r3
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d62:	f043 0202 	orr.w	r2, r3, #2
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d6e:	2204      	movs	r2, #4
 8005d70:	409a      	lsls	r2, r3
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	4013      	ands	r3, r2
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d012      	beq.n	8005da0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0302 	and.w	r3, r3, #2
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d00b      	beq.n	8005da0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d8c:	2204      	movs	r2, #4
 8005d8e:	409a      	lsls	r2, r3
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d98:	f043 0204 	orr.w	r2, r3, #4
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005da4:	2210      	movs	r2, #16
 8005da6:	409a      	lsls	r2, r3
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	4013      	ands	r3, r2
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d043      	beq.n	8005e38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 0308 	and.w	r3, r3, #8
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d03c      	beq.n	8005e38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dc2:	2210      	movs	r2, #16
 8005dc4:	409a      	lsls	r2, r3
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d018      	beq.n	8005e0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d108      	bne.n	8005df8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d024      	beq.n	8005e38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	4798      	blx	r3
 8005df6:	e01f      	b.n	8005e38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d01b      	beq.n	8005e38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	4798      	blx	r3
 8005e08:	e016      	b.n	8005e38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d107      	bne.n	8005e28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f022 0208 	bic.w	r2, r2, #8
 8005e26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d003      	beq.n	8005e38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e3c:	2220      	movs	r2, #32
 8005e3e:	409a      	lsls	r2, r3
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	4013      	ands	r3, r2
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	f000 808e 	beq.w	8005f66 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 0310 	and.w	r3, r3, #16
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	f000 8086 	beq.w	8005f66 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e5e:	2220      	movs	r2, #32
 8005e60:	409a      	lsls	r2, r3
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	2b05      	cmp	r3, #5
 8005e70:	d136      	bne.n	8005ee0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f022 0216 	bic.w	r2, r2, #22
 8005e80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	695a      	ldr	r2, [r3, #20]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d103      	bne.n	8005ea2 <HAL_DMA_IRQHandler+0x1da>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d007      	beq.n	8005eb2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f022 0208 	bic.w	r2, r2, #8
 8005eb0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005eb6:	223f      	movs	r2, #63	; 0x3f
 8005eb8:	409a      	lsls	r2, r3
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d07d      	beq.n	8005fd2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	4798      	blx	r3
        }
        return;
 8005ede:	e078      	b.n	8005fd2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d01c      	beq.n	8005f28 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d108      	bne.n	8005f0e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d030      	beq.n	8005f66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	4798      	blx	r3
 8005f0c:	e02b      	b.n	8005f66 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d027      	beq.n	8005f66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	4798      	blx	r3
 8005f1e:	e022      	b.n	8005f66 <HAL_DMA_IRQHandler+0x29e>
 8005f20:	20000038 	.word	0x20000038
 8005f24:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d10f      	bne.n	8005f56 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f022 0210 	bic.w	r2, r2, #16
 8005f44:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2201      	movs	r2, #1
 8005f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d003      	beq.n	8005f66 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d032      	beq.n	8005fd4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f72:	f003 0301 	and.w	r3, r3, #1
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d022      	beq.n	8005fc0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2205      	movs	r2, #5
 8005f7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f022 0201 	bic.w	r2, r2, #1
 8005f90:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	3301      	adds	r3, #1
 8005f96:	60bb      	str	r3, [r7, #8]
 8005f98:	697a      	ldr	r2, [r7, #20]
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d307      	bcc.n	8005fae <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0301 	and.w	r3, r3, #1
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d1f2      	bne.n	8005f92 <HAL_DMA_IRQHandler+0x2ca>
 8005fac:	e000      	b.n	8005fb0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005fae:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d005      	beq.n	8005fd4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	4798      	blx	r3
 8005fd0:	e000      	b.n	8005fd4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005fd2:	bf00      	nop
    }
  }
}
 8005fd4:	3718      	adds	r7, #24
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop

08005fdc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b085      	sub	sp, #20
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	607a      	str	r2, [r7, #4]
 8005fe8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005ff8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	683a      	ldr	r2, [r7, #0]
 8006000:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	2b40      	cmp	r3, #64	; 0x40
 8006008:	d108      	bne.n	800601c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	68ba      	ldr	r2, [r7, #8]
 8006018:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800601a:	e007      	b.n	800602c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	68ba      	ldr	r2, [r7, #8]
 8006022:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	60da      	str	r2, [r3, #12]
}
 800602c:	bf00      	nop
 800602e:	3714      	adds	r7, #20
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006038:	b480      	push	{r7}
 800603a:	b085      	sub	sp, #20
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	b2db      	uxtb	r3, r3
 8006046:	3b10      	subs	r3, #16
 8006048:	4a14      	ldr	r2, [pc, #80]	; (800609c <DMA_CalcBaseAndBitshift+0x64>)
 800604a:	fba2 2303 	umull	r2, r3, r2, r3
 800604e:	091b      	lsrs	r3, r3, #4
 8006050:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006052:	4a13      	ldr	r2, [pc, #76]	; (80060a0 <DMA_CalcBaseAndBitshift+0x68>)
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	4413      	add	r3, r2
 8006058:	781b      	ldrb	r3, [r3, #0]
 800605a:	461a      	mov	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2b03      	cmp	r3, #3
 8006064:	d909      	bls.n	800607a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800606e:	f023 0303 	bic.w	r3, r3, #3
 8006072:	1d1a      	adds	r2, r3, #4
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	659a      	str	r2, [r3, #88]	; 0x58
 8006078:	e007      	b.n	800608a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006082:	f023 0303 	bic.w	r3, r3, #3
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800608e:	4618      	mov	r0, r3
 8006090:	3714      	adds	r7, #20
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	aaaaaaab 	.word	0xaaaaaaab
 80060a0:	0800b6ec 	.word	0x0800b6ec

080060a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060ac:	2300      	movs	r3, #0
 80060ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d11f      	bne.n	80060fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	2b03      	cmp	r3, #3
 80060c2:	d855      	bhi.n	8006170 <DMA_CheckFifoParam+0xcc>
 80060c4:	a201      	add	r2, pc, #4	; (adr r2, 80060cc <DMA_CheckFifoParam+0x28>)
 80060c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ca:	bf00      	nop
 80060cc:	080060dd 	.word	0x080060dd
 80060d0:	080060ef 	.word	0x080060ef
 80060d4:	080060dd 	.word	0x080060dd
 80060d8:	08006171 	.word	0x08006171
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d045      	beq.n	8006174 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060ec:	e042      	b.n	8006174 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80060f6:	d13f      	bne.n	8006178 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060fc:	e03c      	b.n	8006178 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	699b      	ldr	r3, [r3, #24]
 8006102:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006106:	d121      	bne.n	800614c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	2b03      	cmp	r3, #3
 800610c:	d836      	bhi.n	800617c <DMA_CheckFifoParam+0xd8>
 800610e:	a201      	add	r2, pc, #4	; (adr r2, 8006114 <DMA_CheckFifoParam+0x70>)
 8006110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006114:	08006125 	.word	0x08006125
 8006118:	0800612b 	.word	0x0800612b
 800611c:	08006125 	.word	0x08006125
 8006120:	0800613d 	.word	0x0800613d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	73fb      	strb	r3, [r7, #15]
      break;
 8006128:	e02f      	b.n	800618a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800612e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006132:	2b00      	cmp	r3, #0
 8006134:	d024      	beq.n	8006180 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800613a:	e021      	b.n	8006180 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006140:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006144:	d11e      	bne.n	8006184 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800614a:	e01b      	b.n	8006184 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	2b02      	cmp	r3, #2
 8006150:	d902      	bls.n	8006158 <DMA_CheckFifoParam+0xb4>
 8006152:	2b03      	cmp	r3, #3
 8006154:	d003      	beq.n	800615e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006156:	e018      	b.n	800618a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	73fb      	strb	r3, [r7, #15]
      break;
 800615c:	e015      	b.n	800618a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006162:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006166:	2b00      	cmp	r3, #0
 8006168:	d00e      	beq.n	8006188 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	73fb      	strb	r3, [r7, #15]
      break;
 800616e:	e00b      	b.n	8006188 <DMA_CheckFifoParam+0xe4>
      break;
 8006170:	bf00      	nop
 8006172:	e00a      	b.n	800618a <DMA_CheckFifoParam+0xe6>
      break;
 8006174:	bf00      	nop
 8006176:	e008      	b.n	800618a <DMA_CheckFifoParam+0xe6>
      break;
 8006178:	bf00      	nop
 800617a:	e006      	b.n	800618a <DMA_CheckFifoParam+0xe6>
      break;
 800617c:	bf00      	nop
 800617e:	e004      	b.n	800618a <DMA_CheckFifoParam+0xe6>
      break;
 8006180:	bf00      	nop
 8006182:	e002      	b.n	800618a <DMA_CheckFifoParam+0xe6>
      break;   
 8006184:	bf00      	nop
 8006186:	e000      	b.n	800618a <DMA_CheckFifoParam+0xe6>
      break;
 8006188:	bf00      	nop
    }
  } 
  
  return status; 
 800618a:	7bfb      	ldrb	r3, [r7, #15]
}
 800618c:	4618      	mov	r0, r3
 800618e:	3714      	adds	r7, #20
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr

08006198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006198:	b480      	push	{r7}
 800619a:	b089      	sub	sp, #36	; 0x24
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80061a2:	2300      	movs	r3, #0
 80061a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80061a6:	2300      	movs	r3, #0
 80061a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80061aa:	2300      	movs	r3, #0
 80061ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80061ae:	2300      	movs	r3, #0
 80061b0:	61fb      	str	r3, [r7, #28]
 80061b2:	e16b      	b.n	800648c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80061b4:	2201      	movs	r2, #1
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	fa02 f303 	lsl.w	r3, r2, r3
 80061bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	4013      	ands	r3, r2
 80061c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	429a      	cmp	r2, r3
 80061ce:	f040 815a 	bne.w	8006486 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d00b      	beq.n	80061f2 <HAL_GPIO_Init+0x5a>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	2b02      	cmp	r3, #2
 80061e0:	d007      	beq.n	80061f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80061e6:	2b11      	cmp	r3, #17
 80061e8:	d003      	beq.n	80061f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	2b12      	cmp	r3, #18
 80061f0:	d130      	bne.n	8006254 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80061f8:	69fb      	ldr	r3, [r7, #28]
 80061fa:	005b      	lsls	r3, r3, #1
 80061fc:	2203      	movs	r2, #3
 80061fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006202:	43db      	mvns	r3, r3
 8006204:	69ba      	ldr	r2, [r7, #24]
 8006206:	4013      	ands	r3, r2
 8006208:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	68da      	ldr	r2, [r3, #12]
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	005b      	lsls	r3, r3, #1
 8006212:	fa02 f303 	lsl.w	r3, r2, r3
 8006216:	69ba      	ldr	r2, [r7, #24]
 8006218:	4313      	orrs	r3, r2
 800621a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	69ba      	ldr	r2, [r7, #24]
 8006220:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006228:	2201      	movs	r2, #1
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	fa02 f303 	lsl.w	r3, r2, r3
 8006230:	43db      	mvns	r3, r3
 8006232:	69ba      	ldr	r2, [r7, #24]
 8006234:	4013      	ands	r3, r2
 8006236:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	091b      	lsrs	r3, r3, #4
 800623e:	f003 0201 	and.w	r2, r3, #1
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	fa02 f303 	lsl.w	r3, r2, r3
 8006248:	69ba      	ldr	r2, [r7, #24]
 800624a:	4313      	orrs	r3, r2
 800624c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	69ba      	ldr	r2, [r7, #24]
 8006252:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	68db      	ldr	r3, [r3, #12]
 8006258:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	005b      	lsls	r3, r3, #1
 800625e:	2203      	movs	r2, #3
 8006260:	fa02 f303 	lsl.w	r3, r2, r3
 8006264:	43db      	mvns	r3, r3
 8006266:	69ba      	ldr	r2, [r7, #24]
 8006268:	4013      	ands	r3, r2
 800626a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	689a      	ldr	r2, [r3, #8]
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	005b      	lsls	r3, r3, #1
 8006274:	fa02 f303 	lsl.w	r3, r2, r3
 8006278:	69ba      	ldr	r2, [r7, #24]
 800627a:	4313      	orrs	r3, r2
 800627c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	69ba      	ldr	r2, [r7, #24]
 8006282:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	2b02      	cmp	r3, #2
 800628a:	d003      	beq.n	8006294 <HAL_GPIO_Init+0xfc>
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	2b12      	cmp	r3, #18
 8006292:	d123      	bne.n	80062dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	08da      	lsrs	r2, r3, #3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	3208      	adds	r2, #8
 800629c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	f003 0307 	and.w	r3, r3, #7
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	220f      	movs	r2, #15
 80062ac:	fa02 f303 	lsl.w	r3, r2, r3
 80062b0:	43db      	mvns	r3, r3
 80062b2:	69ba      	ldr	r2, [r7, #24]
 80062b4:	4013      	ands	r3, r2
 80062b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	691a      	ldr	r2, [r3, #16]
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	f003 0307 	and.w	r3, r3, #7
 80062c2:	009b      	lsls	r3, r3, #2
 80062c4:	fa02 f303 	lsl.w	r3, r2, r3
 80062c8:	69ba      	ldr	r2, [r7, #24]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	08da      	lsrs	r2, r3, #3
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	3208      	adds	r2, #8
 80062d6:	69b9      	ldr	r1, [r7, #24]
 80062d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	005b      	lsls	r3, r3, #1
 80062e6:	2203      	movs	r2, #3
 80062e8:	fa02 f303 	lsl.w	r3, r2, r3
 80062ec:	43db      	mvns	r3, r3
 80062ee:	69ba      	ldr	r2, [r7, #24]
 80062f0:	4013      	ands	r3, r2
 80062f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	f003 0203 	and.w	r2, r3, #3
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	005b      	lsls	r3, r3, #1
 8006300:	fa02 f303 	lsl.w	r3, r2, r3
 8006304:	69ba      	ldr	r2, [r7, #24]
 8006306:	4313      	orrs	r3, r2
 8006308:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	69ba      	ldr	r2, [r7, #24]
 800630e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006318:	2b00      	cmp	r3, #0
 800631a:	f000 80b4 	beq.w	8006486 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800631e:	2300      	movs	r3, #0
 8006320:	60fb      	str	r3, [r7, #12]
 8006322:	4b5f      	ldr	r3, [pc, #380]	; (80064a0 <HAL_GPIO_Init+0x308>)
 8006324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006326:	4a5e      	ldr	r2, [pc, #376]	; (80064a0 <HAL_GPIO_Init+0x308>)
 8006328:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800632c:	6453      	str	r3, [r2, #68]	; 0x44
 800632e:	4b5c      	ldr	r3, [pc, #368]	; (80064a0 <HAL_GPIO_Init+0x308>)
 8006330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006332:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006336:	60fb      	str	r3, [r7, #12]
 8006338:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800633a:	4a5a      	ldr	r2, [pc, #360]	; (80064a4 <HAL_GPIO_Init+0x30c>)
 800633c:	69fb      	ldr	r3, [r7, #28]
 800633e:	089b      	lsrs	r3, r3, #2
 8006340:	3302      	adds	r3, #2
 8006342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006346:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	f003 0303 	and.w	r3, r3, #3
 800634e:	009b      	lsls	r3, r3, #2
 8006350:	220f      	movs	r2, #15
 8006352:	fa02 f303 	lsl.w	r3, r2, r3
 8006356:	43db      	mvns	r3, r3
 8006358:	69ba      	ldr	r2, [r7, #24]
 800635a:	4013      	ands	r3, r2
 800635c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a51      	ldr	r2, [pc, #324]	; (80064a8 <HAL_GPIO_Init+0x310>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d02b      	beq.n	80063be <HAL_GPIO_Init+0x226>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a50      	ldr	r2, [pc, #320]	; (80064ac <HAL_GPIO_Init+0x314>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d025      	beq.n	80063ba <HAL_GPIO_Init+0x222>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a4f      	ldr	r2, [pc, #316]	; (80064b0 <HAL_GPIO_Init+0x318>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d01f      	beq.n	80063b6 <HAL_GPIO_Init+0x21e>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a4e      	ldr	r2, [pc, #312]	; (80064b4 <HAL_GPIO_Init+0x31c>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d019      	beq.n	80063b2 <HAL_GPIO_Init+0x21a>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a4d      	ldr	r2, [pc, #308]	; (80064b8 <HAL_GPIO_Init+0x320>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d013      	beq.n	80063ae <HAL_GPIO_Init+0x216>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a4c      	ldr	r2, [pc, #304]	; (80064bc <HAL_GPIO_Init+0x324>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d00d      	beq.n	80063aa <HAL_GPIO_Init+0x212>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a4b      	ldr	r2, [pc, #300]	; (80064c0 <HAL_GPIO_Init+0x328>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d007      	beq.n	80063a6 <HAL_GPIO_Init+0x20e>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a4a      	ldr	r2, [pc, #296]	; (80064c4 <HAL_GPIO_Init+0x32c>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d101      	bne.n	80063a2 <HAL_GPIO_Init+0x20a>
 800639e:	2307      	movs	r3, #7
 80063a0:	e00e      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063a2:	2308      	movs	r3, #8
 80063a4:	e00c      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063a6:	2306      	movs	r3, #6
 80063a8:	e00a      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063aa:	2305      	movs	r3, #5
 80063ac:	e008      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063ae:	2304      	movs	r3, #4
 80063b0:	e006      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063b2:	2303      	movs	r3, #3
 80063b4:	e004      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063b6:	2302      	movs	r3, #2
 80063b8:	e002      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063ba:	2301      	movs	r3, #1
 80063bc:	e000      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063be:	2300      	movs	r3, #0
 80063c0:	69fa      	ldr	r2, [r7, #28]
 80063c2:	f002 0203 	and.w	r2, r2, #3
 80063c6:	0092      	lsls	r2, r2, #2
 80063c8:	4093      	lsls	r3, r2
 80063ca:	69ba      	ldr	r2, [r7, #24]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80063d0:	4934      	ldr	r1, [pc, #208]	; (80064a4 <HAL_GPIO_Init+0x30c>)
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	089b      	lsrs	r3, r3, #2
 80063d6:	3302      	adds	r3, #2
 80063d8:	69ba      	ldr	r2, [r7, #24]
 80063da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80063de:	4b3a      	ldr	r3, [pc, #232]	; (80064c8 <HAL_GPIO_Init+0x330>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	43db      	mvns	r3, r3
 80063e8:	69ba      	ldr	r2, [r7, #24]
 80063ea:	4013      	ands	r3, r2
 80063ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d003      	beq.n	8006402 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80063fa:	69ba      	ldr	r2, [r7, #24]
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	4313      	orrs	r3, r2
 8006400:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006402:	4a31      	ldr	r2, [pc, #196]	; (80064c8 <HAL_GPIO_Init+0x330>)
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006408:	4b2f      	ldr	r3, [pc, #188]	; (80064c8 <HAL_GPIO_Init+0x330>)
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	43db      	mvns	r3, r3
 8006412:	69ba      	ldr	r2, [r7, #24]
 8006414:	4013      	ands	r3, r2
 8006416:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006420:	2b00      	cmp	r3, #0
 8006422:	d003      	beq.n	800642c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006424:	69ba      	ldr	r2, [r7, #24]
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	4313      	orrs	r3, r2
 800642a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800642c:	4a26      	ldr	r2, [pc, #152]	; (80064c8 <HAL_GPIO_Init+0x330>)
 800642e:	69bb      	ldr	r3, [r7, #24]
 8006430:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006432:	4b25      	ldr	r3, [pc, #148]	; (80064c8 <HAL_GPIO_Init+0x330>)
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	43db      	mvns	r3, r3
 800643c:	69ba      	ldr	r2, [r7, #24]
 800643e:	4013      	ands	r3, r2
 8006440:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800644a:	2b00      	cmp	r3, #0
 800644c:	d003      	beq.n	8006456 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800644e:	69ba      	ldr	r2, [r7, #24]
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	4313      	orrs	r3, r2
 8006454:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006456:	4a1c      	ldr	r2, [pc, #112]	; (80064c8 <HAL_GPIO_Init+0x330>)
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800645c:	4b1a      	ldr	r3, [pc, #104]	; (80064c8 <HAL_GPIO_Init+0x330>)
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	43db      	mvns	r3, r3
 8006466:	69ba      	ldr	r2, [r7, #24]
 8006468:	4013      	ands	r3, r2
 800646a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006474:	2b00      	cmp	r3, #0
 8006476:	d003      	beq.n	8006480 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006478:	69ba      	ldr	r2, [r7, #24]
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	4313      	orrs	r3, r2
 800647e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006480:	4a11      	ldr	r2, [pc, #68]	; (80064c8 <HAL_GPIO_Init+0x330>)
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	3301      	adds	r3, #1
 800648a:	61fb      	str	r3, [r7, #28]
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	2b0f      	cmp	r3, #15
 8006490:	f67f ae90 	bls.w	80061b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006494:	bf00      	nop
 8006496:	3724      	adds	r7, #36	; 0x24
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr
 80064a0:	40023800 	.word	0x40023800
 80064a4:	40013800 	.word	0x40013800
 80064a8:	40020000 	.word	0x40020000
 80064ac:	40020400 	.word	0x40020400
 80064b0:	40020800 	.word	0x40020800
 80064b4:	40020c00 	.word	0x40020c00
 80064b8:	40021000 	.word	0x40021000
 80064bc:	40021400 	.word	0x40021400
 80064c0:	40021800 	.word	0x40021800
 80064c4:	40021c00 	.word	0x40021c00
 80064c8:	40013c00 	.word	0x40013c00

080064cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	460b      	mov	r3, r1
 80064d6:	807b      	strh	r3, [r7, #2]
 80064d8:	4613      	mov	r3, r2
 80064da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80064dc:	787b      	ldrb	r3, [r7, #1]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d003      	beq.n	80064ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80064e2:	887a      	ldrh	r2, [r7, #2]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80064e8:	e003      	b.n	80064f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80064ea:	887b      	ldrh	r3, [r7, #2]
 80064ec:	041a      	lsls	r2, r3, #16
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	619a      	str	r2, [r3, #24]
}
 80064f2:	bf00      	nop
 80064f4:	370c      	adds	r7, #12
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
	...

08006500 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b082      	sub	sp, #8
 8006504:	af00      	add	r7, sp, #0
 8006506:	4603      	mov	r3, r0
 8006508:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800650a:	4b08      	ldr	r3, [pc, #32]	; (800652c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800650c:	695a      	ldr	r2, [r3, #20]
 800650e:	88fb      	ldrh	r3, [r7, #6]
 8006510:	4013      	ands	r3, r2
 8006512:	2b00      	cmp	r3, #0
 8006514:	d006      	beq.n	8006524 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006516:	4a05      	ldr	r2, [pc, #20]	; (800652c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006518:	88fb      	ldrh	r3, [r7, #6]
 800651a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800651c:	88fb      	ldrh	r3, [r7, #6]
 800651e:	4618      	mov	r0, r3
 8006520:	f000 f806 	bl	8006530 <HAL_GPIO_EXTI_Callback>
  }
}
 8006524:	bf00      	nop
 8006526:	3708      	adds	r7, #8
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}
 800652c:	40013c00 	.word	0x40013c00

08006530 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	4603      	mov	r3, r0
 8006538:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800653a:	bf00      	nop
 800653c:	370c      	adds	r7, #12
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr
	...

08006548 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d101      	bne.n	800655a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e11f      	b.n	800679a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	d106      	bne.n	8006574 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f7fe fa4e 	bl	8004a10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2224      	movs	r2, #36	; 0x24
 8006578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f022 0201 	bic.w	r2, r2, #1
 800658a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800659a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80065aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80065ac:	f001 fbba 	bl	8007d24 <HAL_RCC_GetPCLK1Freq>
 80065b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	4a7b      	ldr	r2, [pc, #492]	; (80067a4 <HAL_I2C_Init+0x25c>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d807      	bhi.n	80065cc <HAL_I2C_Init+0x84>
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	4a7a      	ldr	r2, [pc, #488]	; (80067a8 <HAL_I2C_Init+0x260>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	bf94      	ite	ls
 80065c4:	2301      	movls	r3, #1
 80065c6:	2300      	movhi	r3, #0
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	e006      	b.n	80065da <HAL_I2C_Init+0x92>
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	4a77      	ldr	r2, [pc, #476]	; (80067ac <HAL_I2C_Init+0x264>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	bf94      	ite	ls
 80065d4:	2301      	movls	r3, #1
 80065d6:	2300      	movhi	r3, #0
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d001      	beq.n	80065e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e0db      	b.n	800679a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	4a72      	ldr	r2, [pc, #456]	; (80067b0 <HAL_I2C_Init+0x268>)
 80065e6:	fba2 2303 	umull	r2, r3, r2, r3
 80065ea:	0c9b      	lsrs	r3, r3, #18
 80065ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	68ba      	ldr	r2, [r7, #8]
 80065fe:	430a      	orrs	r2, r1
 8006600:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	6a1b      	ldr	r3, [r3, #32]
 8006608:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	4a64      	ldr	r2, [pc, #400]	; (80067a4 <HAL_I2C_Init+0x25c>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d802      	bhi.n	800661c <HAL_I2C_Init+0xd4>
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	3301      	adds	r3, #1
 800661a:	e009      	b.n	8006630 <HAL_I2C_Init+0xe8>
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006622:	fb02 f303 	mul.w	r3, r2, r3
 8006626:	4a63      	ldr	r2, [pc, #396]	; (80067b4 <HAL_I2C_Init+0x26c>)
 8006628:	fba2 2303 	umull	r2, r3, r2, r3
 800662c:	099b      	lsrs	r3, r3, #6
 800662e:	3301      	adds	r3, #1
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	6812      	ldr	r2, [r2, #0]
 8006634:	430b      	orrs	r3, r1
 8006636:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	69db      	ldr	r3, [r3, #28]
 800663e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006642:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	4956      	ldr	r1, [pc, #344]	; (80067a4 <HAL_I2C_Init+0x25c>)
 800664c:	428b      	cmp	r3, r1
 800664e:	d80d      	bhi.n	800666c <HAL_I2C_Init+0x124>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	1e59      	subs	r1, r3, #1
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	005b      	lsls	r3, r3, #1
 800665a:	fbb1 f3f3 	udiv	r3, r1, r3
 800665e:	3301      	adds	r3, #1
 8006660:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006664:	2b04      	cmp	r3, #4
 8006666:	bf38      	it	cc
 8006668:	2304      	movcc	r3, #4
 800666a:	e04f      	b.n	800670c <HAL_I2C_Init+0x1c4>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d111      	bne.n	8006698 <HAL_I2C_Init+0x150>
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	1e58      	subs	r0, r3, #1
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6859      	ldr	r1, [r3, #4]
 800667c:	460b      	mov	r3, r1
 800667e:	005b      	lsls	r3, r3, #1
 8006680:	440b      	add	r3, r1
 8006682:	fbb0 f3f3 	udiv	r3, r0, r3
 8006686:	3301      	adds	r3, #1
 8006688:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800668c:	2b00      	cmp	r3, #0
 800668e:	bf0c      	ite	eq
 8006690:	2301      	moveq	r3, #1
 8006692:	2300      	movne	r3, #0
 8006694:	b2db      	uxtb	r3, r3
 8006696:	e012      	b.n	80066be <HAL_I2C_Init+0x176>
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	1e58      	subs	r0, r3, #1
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6859      	ldr	r1, [r3, #4]
 80066a0:	460b      	mov	r3, r1
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	440b      	add	r3, r1
 80066a6:	0099      	lsls	r1, r3, #2
 80066a8:	440b      	add	r3, r1
 80066aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80066ae:	3301      	adds	r3, #1
 80066b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	bf0c      	ite	eq
 80066b8:	2301      	moveq	r3, #1
 80066ba:	2300      	movne	r3, #0
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d001      	beq.n	80066c6 <HAL_I2C_Init+0x17e>
 80066c2:	2301      	movs	r3, #1
 80066c4:	e022      	b.n	800670c <HAL_I2C_Init+0x1c4>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d10e      	bne.n	80066ec <HAL_I2C_Init+0x1a4>
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	1e58      	subs	r0, r3, #1
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6859      	ldr	r1, [r3, #4]
 80066d6:	460b      	mov	r3, r1
 80066d8:	005b      	lsls	r3, r3, #1
 80066da:	440b      	add	r3, r1
 80066dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80066e0:	3301      	adds	r3, #1
 80066e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066ea:	e00f      	b.n	800670c <HAL_I2C_Init+0x1c4>
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	1e58      	subs	r0, r3, #1
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6859      	ldr	r1, [r3, #4]
 80066f4:	460b      	mov	r3, r1
 80066f6:	009b      	lsls	r3, r3, #2
 80066f8:	440b      	add	r3, r1
 80066fa:	0099      	lsls	r1, r3, #2
 80066fc:	440b      	add	r3, r1
 80066fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8006702:	3301      	adds	r3, #1
 8006704:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006708:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800670c:	6879      	ldr	r1, [r7, #4]
 800670e:	6809      	ldr	r1, [r1, #0]
 8006710:	4313      	orrs	r3, r2
 8006712:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	69da      	ldr	r2, [r3, #28]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6a1b      	ldr	r3, [r3, #32]
 8006726:	431a      	orrs	r2, r3
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	430a      	orrs	r2, r1
 800672e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800673a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	6911      	ldr	r1, [r2, #16]
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	68d2      	ldr	r2, [r2, #12]
 8006746:	4311      	orrs	r1, r2
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	6812      	ldr	r2, [r2, #0]
 800674c:	430b      	orrs	r3, r1
 800674e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	695a      	ldr	r2, [r3, #20]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	699b      	ldr	r3, [r3, #24]
 8006762:	431a      	orrs	r2, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	430a      	orrs	r2, r1
 800676a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f042 0201 	orr.w	r2, r2, #1
 800677a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2220      	movs	r2, #32
 8006786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2200      	movs	r2, #0
 800678e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006798:	2300      	movs	r3, #0
}
 800679a:	4618      	mov	r0, r3
 800679c:	3710      	adds	r7, #16
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop
 80067a4:	000186a0 	.word	0x000186a0
 80067a8:	001e847f 	.word	0x001e847f
 80067ac:	003d08ff 	.word	0x003d08ff
 80067b0:	431bde83 	.word	0x431bde83
 80067b4:	10624dd3 	.word	0x10624dd3

080067b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b088      	sub	sp, #32
 80067bc:	af02      	add	r7, sp, #8
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	4608      	mov	r0, r1
 80067c2:	4611      	mov	r1, r2
 80067c4:	461a      	mov	r2, r3
 80067c6:	4603      	mov	r3, r0
 80067c8:	817b      	strh	r3, [r7, #10]
 80067ca:	460b      	mov	r3, r1
 80067cc:	813b      	strh	r3, [r7, #8]
 80067ce:	4613      	mov	r3, r2
 80067d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80067d2:	f7fe ffa1 	bl	8005718 <HAL_GetTick>
 80067d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	2b20      	cmp	r3, #32
 80067e2:	f040 80d9 	bne.w	8006998 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	9300      	str	r3, [sp, #0]
 80067ea:	2319      	movs	r3, #25
 80067ec:	2201      	movs	r2, #1
 80067ee:	496d      	ldr	r1, [pc, #436]	; (80069a4 <HAL_I2C_Mem_Write+0x1ec>)
 80067f0:	68f8      	ldr	r0, [r7, #12]
 80067f2:	f000 fc7f 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 80067f6:	4603      	mov	r3, r0
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d001      	beq.n	8006800 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80067fc:	2302      	movs	r3, #2
 80067fe:	e0cc      	b.n	800699a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006806:	2b01      	cmp	r3, #1
 8006808:	d101      	bne.n	800680e <HAL_I2C_Mem_Write+0x56>
 800680a:	2302      	movs	r3, #2
 800680c:	e0c5      	b.n	800699a <HAL_I2C_Mem_Write+0x1e2>
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2201      	movs	r2, #1
 8006812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f003 0301 	and.w	r3, r3, #1
 8006820:	2b01      	cmp	r3, #1
 8006822:	d007      	beq.n	8006834 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f042 0201 	orr.w	r2, r2, #1
 8006832:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006842:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2221      	movs	r2, #33	; 0x21
 8006848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2240      	movs	r2, #64	; 0x40
 8006850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2200      	movs	r2, #0
 8006858:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	6a3a      	ldr	r2, [r7, #32]
 800685e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006864:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800686a:	b29a      	uxth	r2, r3
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	4a4d      	ldr	r2, [pc, #308]	; (80069a8 <HAL_I2C_Mem_Write+0x1f0>)
 8006874:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006876:	88f8      	ldrh	r0, [r7, #6]
 8006878:	893a      	ldrh	r2, [r7, #8]
 800687a:	8979      	ldrh	r1, [r7, #10]
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	9301      	str	r3, [sp, #4]
 8006880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006882:	9300      	str	r3, [sp, #0]
 8006884:	4603      	mov	r3, r0
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	f000 fab6 	bl	8006df8 <I2C_RequestMemoryWrite>
 800688c:	4603      	mov	r3, r0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d052      	beq.n	8006938 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e081      	b.n	800699a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006896:	697a      	ldr	r2, [r7, #20]
 8006898:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800689a:	68f8      	ldr	r0, [r7, #12]
 800689c:	f000 fd00 	bl	80072a0 <I2C_WaitOnTXEFlagUntilTimeout>
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d00d      	beq.n	80068c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068aa:	2b04      	cmp	r3, #4
 80068ac:	d107      	bne.n	80068be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e06b      	b.n	800699a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c6:	781a      	ldrb	r2, [r3, #0]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d2:	1c5a      	adds	r2, r3, #1
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068dc:	3b01      	subs	r3, #1
 80068de:	b29a      	uxth	r2, r3
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	3b01      	subs	r3, #1
 80068ec:	b29a      	uxth	r2, r3
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	695b      	ldr	r3, [r3, #20]
 80068f8:	f003 0304 	and.w	r3, r3, #4
 80068fc:	2b04      	cmp	r3, #4
 80068fe:	d11b      	bne.n	8006938 <HAL_I2C_Mem_Write+0x180>
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006904:	2b00      	cmp	r3, #0
 8006906:	d017      	beq.n	8006938 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690c:	781a      	ldrb	r2, [r3, #0]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006918:	1c5a      	adds	r2, r3, #1
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006922:	3b01      	subs	r3, #1
 8006924:	b29a      	uxth	r2, r3
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800692e:	b29b      	uxth	r3, r3
 8006930:	3b01      	subs	r3, #1
 8006932:	b29a      	uxth	r2, r3
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800693c:	2b00      	cmp	r3, #0
 800693e:	d1aa      	bne.n	8006896 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006944:	68f8      	ldr	r0, [r7, #12]
 8006946:	f000 fcec 	bl	8007322 <I2C_WaitOnBTFFlagUntilTimeout>
 800694a:	4603      	mov	r3, r0
 800694c:	2b00      	cmp	r3, #0
 800694e:	d00d      	beq.n	800696c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006954:	2b04      	cmp	r3, #4
 8006956:	d107      	bne.n	8006968 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006966:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	e016      	b.n	800699a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	681a      	ldr	r2, [r3, #0]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800697a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2220      	movs	r2, #32
 8006980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2200      	movs	r2, #0
 8006988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2200      	movs	r2, #0
 8006990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006994:	2300      	movs	r3, #0
 8006996:	e000      	b.n	800699a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006998:	2302      	movs	r3, #2
  }
}
 800699a:	4618      	mov	r0, r3
 800699c:	3718      	adds	r7, #24
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop
 80069a4:	00100002 	.word	0x00100002
 80069a8:	ffff0000 	.word	0xffff0000

080069ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b08c      	sub	sp, #48	; 0x30
 80069b0:	af02      	add	r7, sp, #8
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	4608      	mov	r0, r1
 80069b6:	4611      	mov	r1, r2
 80069b8:	461a      	mov	r2, r3
 80069ba:	4603      	mov	r3, r0
 80069bc:	817b      	strh	r3, [r7, #10]
 80069be:	460b      	mov	r3, r1
 80069c0:	813b      	strh	r3, [r7, #8]
 80069c2:	4613      	mov	r3, r2
 80069c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80069c6:	f7fe fea7 	bl	8005718 <HAL_GetTick>
 80069ca:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	2b20      	cmp	r3, #32
 80069d6:	f040 8208 	bne.w	8006dea <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80069da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069dc:	9300      	str	r3, [sp, #0]
 80069de:	2319      	movs	r3, #25
 80069e0:	2201      	movs	r2, #1
 80069e2:	497b      	ldr	r1, [pc, #492]	; (8006bd0 <HAL_I2C_Mem_Read+0x224>)
 80069e4:	68f8      	ldr	r0, [r7, #12]
 80069e6:	f000 fb85 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 80069ea:	4603      	mov	r3, r0
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d001      	beq.n	80069f4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80069f0:	2302      	movs	r3, #2
 80069f2:	e1fb      	b.n	8006dec <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d101      	bne.n	8006a02 <HAL_I2C_Mem_Read+0x56>
 80069fe:	2302      	movs	r3, #2
 8006a00:	e1f4      	b.n	8006dec <HAL_I2C_Mem_Read+0x440>
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2201      	movs	r2, #1
 8006a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0301 	and.w	r3, r3, #1
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d007      	beq.n	8006a28 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f042 0201 	orr.w	r2, r2, #1
 8006a26:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a36:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2222      	movs	r2, #34	; 0x22
 8006a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2240      	movs	r2, #64	; 0x40
 8006a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a52:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006a58:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a5e:	b29a      	uxth	r2, r3
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	4a5b      	ldr	r2, [pc, #364]	; (8006bd4 <HAL_I2C_Mem_Read+0x228>)
 8006a68:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a6a:	88f8      	ldrh	r0, [r7, #6]
 8006a6c:	893a      	ldrh	r2, [r7, #8]
 8006a6e:	8979      	ldrh	r1, [r7, #10]
 8006a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a72:	9301      	str	r3, [sp, #4]
 8006a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	4603      	mov	r3, r0
 8006a7a:	68f8      	ldr	r0, [r7, #12]
 8006a7c:	f000 fa52 	bl	8006f24 <I2C_RequestMemoryRead>
 8006a80:	4603      	mov	r3, r0
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d001      	beq.n	8006a8a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e1b0      	b.n	8006dec <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d113      	bne.n	8006aba <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a92:	2300      	movs	r3, #0
 8006a94:	623b      	str	r3, [r7, #32]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	695b      	ldr	r3, [r3, #20]
 8006a9c:	623b      	str	r3, [r7, #32]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	699b      	ldr	r3, [r3, #24]
 8006aa4:	623b      	str	r3, [r7, #32]
 8006aa6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ab6:	601a      	str	r2, [r3, #0]
 8006ab8:	e184      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d11b      	bne.n	8006afa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ad0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	61fb      	str	r3, [r7, #28]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	695b      	ldr	r3, [r3, #20]
 8006adc:	61fb      	str	r3, [r7, #28]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	699b      	ldr	r3, [r3, #24]
 8006ae4:	61fb      	str	r3, [r7, #28]
 8006ae6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006af6:	601a      	str	r2, [r3, #0]
 8006af8:	e164      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006afe:	2b02      	cmp	r3, #2
 8006b00:	d11b      	bne.n	8006b3a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b10:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b20:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b22:	2300      	movs	r3, #0
 8006b24:	61bb      	str	r3, [r7, #24]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	695b      	ldr	r3, [r3, #20]
 8006b2c:	61bb      	str	r3, [r7, #24]
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	699b      	ldr	r3, [r3, #24]
 8006b34:	61bb      	str	r3, [r7, #24]
 8006b36:	69bb      	ldr	r3, [r7, #24]
 8006b38:	e144      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	617b      	str	r3, [r7, #20]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	695b      	ldr	r3, [r3, #20]
 8006b44:	617b      	str	r3, [r7, #20]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	699b      	ldr	r3, [r3, #24]
 8006b4c:	617b      	str	r3, [r7, #20]
 8006b4e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006b50:	e138      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b56:	2b03      	cmp	r3, #3
 8006b58:	f200 80f1 	bhi.w	8006d3e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d123      	bne.n	8006bac <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b66:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006b68:	68f8      	ldr	r0, [r7, #12]
 8006b6a:	f000 fc1b 	bl	80073a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d001      	beq.n	8006b78 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006b74:	2301      	movs	r3, #1
 8006b76:	e139      	b.n	8006dec <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	691a      	ldr	r2, [r3, #16]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b82:	b2d2      	uxtb	r2, r2
 8006b84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b8a:	1c5a      	adds	r2, r3, #1
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b94:	3b01      	subs	r3, #1
 8006b96:	b29a      	uxth	r2, r3
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	3b01      	subs	r3, #1
 8006ba4:	b29a      	uxth	r2, r3
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006baa:	e10b      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bb0:	2b02      	cmp	r3, #2
 8006bb2:	d14e      	bne.n	8006c52 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb6:	9300      	str	r3, [sp, #0]
 8006bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bba:	2200      	movs	r2, #0
 8006bbc:	4906      	ldr	r1, [pc, #24]	; (8006bd8 <HAL_I2C_Mem_Read+0x22c>)
 8006bbe:	68f8      	ldr	r0, [r7, #12]
 8006bc0:	f000 fa98 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d008      	beq.n	8006bdc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e10e      	b.n	8006dec <HAL_I2C_Mem_Read+0x440>
 8006bce:	bf00      	nop
 8006bd0:	00100002 	.word	0x00100002
 8006bd4:	ffff0000 	.word	0xffff0000
 8006bd8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	691a      	ldr	r2, [r3, #16]
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf6:	b2d2      	uxtb	r2, r2
 8006bf8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bfe:	1c5a      	adds	r2, r3, #1
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	b29a      	uxth	r2, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	3b01      	subs	r3, #1
 8006c18:	b29a      	uxth	r2, r3
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	691a      	ldr	r2, [r3, #16]
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c28:	b2d2      	uxtb	r2, r2
 8006c2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c30:	1c5a      	adds	r2, r3, #1
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c3a:	3b01      	subs	r3, #1
 8006c3c:	b29a      	uxth	r2, r3
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	3b01      	subs	r3, #1
 8006c4a:	b29a      	uxth	r2, r3
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006c50:	e0b8      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c54:	9300      	str	r3, [sp, #0]
 8006c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c58:	2200      	movs	r2, #0
 8006c5a:	4966      	ldr	r1, [pc, #408]	; (8006df4 <HAL_I2C_Mem_Read+0x448>)
 8006c5c:	68f8      	ldr	r0, [r7, #12]
 8006c5e:	f000 fa49 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d001      	beq.n	8006c6c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e0bf      	b.n	8006dec <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	691a      	ldr	r2, [r3, #16]
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c86:	b2d2      	uxtb	r2, r2
 8006c88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8e:	1c5a      	adds	r2, r3, #1
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	b29a      	uxth	r2, r3
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	3b01      	subs	r3, #1
 8006ca8:	b29a      	uxth	r2, r3
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb0:	9300      	str	r3, [sp, #0]
 8006cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	494f      	ldr	r1, [pc, #316]	; (8006df4 <HAL_I2C_Mem_Read+0x448>)
 8006cb8:	68f8      	ldr	r0, [r7, #12]
 8006cba:	f000 fa1b 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d001      	beq.n	8006cc8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e091      	b.n	8006dec <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cd6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	691a      	ldr	r2, [r3, #16]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce2:	b2d2      	uxtb	r2, r2
 8006ce4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cea:	1c5a      	adds	r2, r3, #1
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cf4:	3b01      	subs	r3, #1
 8006cf6:	b29a      	uxth	r2, r3
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	3b01      	subs	r3, #1
 8006d04:	b29a      	uxth	r2, r3
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	691a      	ldr	r2, [r3, #16]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d14:	b2d2      	uxtb	r2, r2
 8006d16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d1c:	1c5a      	adds	r2, r3, #1
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d26:	3b01      	subs	r3, #1
 8006d28:	b29a      	uxth	r2, r3
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	3b01      	subs	r3, #1
 8006d36:	b29a      	uxth	r2, r3
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d3c:	e042      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d42:	68f8      	ldr	r0, [r7, #12]
 8006d44:	f000 fb2e 	bl	80073a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d001      	beq.n	8006d52 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e04c      	b.n	8006dec <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	691a      	ldr	r2, [r3, #16]
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d5c:	b2d2      	uxtb	r2, r2
 8006d5e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d64:	1c5a      	adds	r2, r3, #1
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	b29a      	uxth	r2, r3
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	3b01      	subs	r3, #1
 8006d7e:	b29a      	uxth	r2, r3
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	695b      	ldr	r3, [r3, #20]
 8006d8a:	f003 0304 	and.w	r3, r3, #4
 8006d8e:	2b04      	cmp	r3, #4
 8006d90:	d118      	bne.n	8006dc4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	691a      	ldr	r2, [r3, #16]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9c:	b2d2      	uxtb	r2, r2
 8006d9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da4:	1c5a      	adds	r2, r3, #1
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dae:	3b01      	subs	r3, #1
 8006db0:	b29a      	uxth	r2, r3
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	b29a      	uxth	r2, r3
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	f47f aec2 	bne.w	8006b52 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2220      	movs	r2, #32
 8006dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006de6:	2300      	movs	r3, #0
 8006de8:	e000      	b.n	8006dec <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006dea:	2302      	movs	r3, #2
  }
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3728      	adds	r7, #40	; 0x28
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	00010004 	.word	0x00010004

08006df8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b088      	sub	sp, #32
 8006dfc:	af02      	add	r7, sp, #8
 8006dfe:	60f8      	str	r0, [r7, #12]
 8006e00:	4608      	mov	r0, r1
 8006e02:	4611      	mov	r1, r2
 8006e04:	461a      	mov	r2, r3
 8006e06:	4603      	mov	r3, r0
 8006e08:	817b      	strh	r3, [r7, #10]
 8006e0a:	460b      	mov	r3, r1
 8006e0c:	813b      	strh	r3, [r7, #8]
 8006e0e:	4613      	mov	r3, r2
 8006e10:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e24:	9300      	str	r3, [sp, #0]
 8006e26:	6a3b      	ldr	r3, [r7, #32]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e2e:	68f8      	ldr	r0, [r7, #12]
 8006e30:	f000 f960 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d00d      	beq.n	8006e56 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e48:	d103      	bne.n	8006e52 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e50:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e52:	2303      	movs	r3, #3
 8006e54:	e05f      	b.n	8006f16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e56:	897b      	ldrh	r3, [r7, #10]
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e68:	6a3a      	ldr	r2, [r7, #32]
 8006e6a:	492d      	ldr	r1, [pc, #180]	; (8006f20 <I2C_RequestMemoryWrite+0x128>)
 8006e6c:	68f8      	ldr	r0, [r7, #12]
 8006e6e:	f000 f998 	bl	80071a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e72:	4603      	mov	r3, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d001      	beq.n	8006e7c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	e04c      	b.n	8006f16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	617b      	str	r3, [r7, #20]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	695b      	ldr	r3, [r3, #20]
 8006e86:	617b      	str	r3, [r7, #20]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	699b      	ldr	r3, [r3, #24]
 8006e8e:	617b      	str	r3, [r7, #20]
 8006e90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e94:	6a39      	ldr	r1, [r7, #32]
 8006e96:	68f8      	ldr	r0, [r7, #12]
 8006e98:	f000 fa02 	bl	80072a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d00d      	beq.n	8006ebe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ea6:	2b04      	cmp	r3, #4
 8006ea8:	d107      	bne.n	8006eba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006eb8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e02b      	b.n	8006f16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ebe:	88fb      	ldrh	r3, [r7, #6]
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d105      	bne.n	8006ed0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ec4:	893b      	ldrh	r3, [r7, #8]
 8006ec6:	b2da      	uxtb	r2, r3
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	611a      	str	r2, [r3, #16]
 8006ece:	e021      	b.n	8006f14 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006ed0:	893b      	ldrh	r3, [r7, #8]
 8006ed2:	0a1b      	lsrs	r3, r3, #8
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	b2da      	uxtb	r2, r3
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ede:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ee0:	6a39      	ldr	r1, [r7, #32]
 8006ee2:	68f8      	ldr	r0, [r7, #12]
 8006ee4:	f000 f9dc 	bl	80072a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00d      	beq.n	8006f0a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef2:	2b04      	cmp	r3, #4
 8006ef4:	d107      	bne.n	8006f06 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f04:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e005      	b.n	8006f16 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f0a:	893b      	ldrh	r3, [r7, #8]
 8006f0c:	b2da      	uxtb	r2, r3
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006f14:	2300      	movs	r3, #0
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3718      	adds	r7, #24
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	00010002 	.word	0x00010002

08006f24 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b088      	sub	sp, #32
 8006f28:	af02      	add	r7, sp, #8
 8006f2a:	60f8      	str	r0, [r7, #12]
 8006f2c:	4608      	mov	r0, r1
 8006f2e:	4611      	mov	r1, r2
 8006f30:	461a      	mov	r2, r3
 8006f32:	4603      	mov	r3, r0
 8006f34:	817b      	strh	r3, [r7, #10]
 8006f36:	460b      	mov	r3, r1
 8006f38:	813b      	strh	r3, [r7, #8]
 8006f3a:	4613      	mov	r3, r2
 8006f3c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f4c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f60:	9300      	str	r3, [sp, #0]
 8006f62:	6a3b      	ldr	r3, [r7, #32]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006f6a:	68f8      	ldr	r0, [r7, #12]
 8006f6c:	f000 f8c2 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 8006f70:	4603      	mov	r3, r0
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00d      	beq.n	8006f92 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f84:	d103      	bne.n	8006f8e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f8c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e0aa      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006f92:	897b      	ldrh	r3, [r7, #10]
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	461a      	mov	r2, r3
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006fa0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa4:	6a3a      	ldr	r2, [r7, #32]
 8006fa6:	4952      	ldr	r1, [pc, #328]	; (80070f0 <I2C_RequestMemoryRead+0x1cc>)
 8006fa8:	68f8      	ldr	r0, [r7, #12]
 8006faa:	f000 f8fa 	bl	80071a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d001      	beq.n	8006fb8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e097      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fb8:	2300      	movs	r3, #0
 8006fba:	617b      	str	r3, [r7, #20]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	695b      	ldr	r3, [r3, #20]
 8006fc2:	617b      	str	r3, [r7, #20]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	699b      	ldr	r3, [r3, #24]
 8006fca:	617b      	str	r3, [r7, #20]
 8006fcc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fd0:	6a39      	ldr	r1, [r7, #32]
 8006fd2:	68f8      	ldr	r0, [r7, #12]
 8006fd4:	f000 f964 	bl	80072a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00d      	beq.n	8006ffa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe2:	2b04      	cmp	r3, #4
 8006fe4:	d107      	bne.n	8006ff6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ff4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e076      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ffa:	88fb      	ldrh	r3, [r7, #6]
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d105      	bne.n	800700c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007000:	893b      	ldrh	r3, [r7, #8]
 8007002:	b2da      	uxtb	r2, r3
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	611a      	str	r2, [r3, #16]
 800700a:	e021      	b.n	8007050 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800700c:	893b      	ldrh	r3, [r7, #8]
 800700e:	0a1b      	lsrs	r3, r3, #8
 8007010:	b29b      	uxth	r3, r3
 8007012:	b2da      	uxtb	r2, r3
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800701a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800701c:	6a39      	ldr	r1, [r7, #32]
 800701e:	68f8      	ldr	r0, [r7, #12]
 8007020:	f000 f93e 	bl	80072a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007024:	4603      	mov	r3, r0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00d      	beq.n	8007046 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800702e:	2b04      	cmp	r3, #4
 8007030:	d107      	bne.n	8007042 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007040:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e050      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007046:	893b      	ldrh	r3, [r7, #8]
 8007048:	b2da      	uxtb	r2, r3
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007052:	6a39      	ldr	r1, [r7, #32]
 8007054:	68f8      	ldr	r0, [r7, #12]
 8007056:	f000 f923 	bl	80072a0 <I2C_WaitOnTXEFlagUntilTimeout>
 800705a:	4603      	mov	r3, r0
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00d      	beq.n	800707c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007064:	2b04      	cmp	r3, #4
 8007066:	d107      	bne.n	8007078 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	681a      	ldr	r2, [r3, #0]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007076:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	e035      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800708a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800708c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708e:	9300      	str	r3, [sp, #0]
 8007090:	6a3b      	ldr	r3, [r7, #32]
 8007092:	2200      	movs	r2, #0
 8007094:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007098:	68f8      	ldr	r0, [r7, #12]
 800709a:	f000 f82b 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 800709e:	4603      	mov	r3, r0
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d00d      	beq.n	80070c0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070b2:	d103      	bne.n	80070bc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80070ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80070bc:	2303      	movs	r3, #3
 80070be:	e013      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80070c0:	897b      	ldrh	r3, [r7, #10]
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	f043 0301 	orr.w	r3, r3, #1
 80070c8:	b2da      	uxtb	r2, r3
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80070d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d2:	6a3a      	ldr	r2, [r7, #32]
 80070d4:	4906      	ldr	r1, [pc, #24]	; (80070f0 <I2C_RequestMemoryRead+0x1cc>)
 80070d6:	68f8      	ldr	r0, [r7, #12]
 80070d8:	f000 f863 	bl	80071a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070dc:	4603      	mov	r3, r0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d001      	beq.n	80070e6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	e000      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3718      	adds	r7, #24
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}
 80070f0:	00010002 	.word	0x00010002

080070f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	60f8      	str	r0, [r7, #12]
 80070fc:	60b9      	str	r1, [r7, #8]
 80070fe:	603b      	str	r3, [r7, #0]
 8007100:	4613      	mov	r3, r2
 8007102:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007104:	e025      	b.n	8007152 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800710c:	d021      	beq.n	8007152 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800710e:	f7fe fb03 	bl	8005718 <HAL_GetTick>
 8007112:	4602      	mov	r2, r0
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	683a      	ldr	r2, [r7, #0]
 800711a:	429a      	cmp	r2, r3
 800711c:	d302      	bcc.n	8007124 <I2C_WaitOnFlagUntilTimeout+0x30>
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d116      	bne.n	8007152 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2200      	movs	r2, #0
 8007128:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2220      	movs	r2, #32
 800712e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2200      	movs	r2, #0
 8007136:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800713e:	f043 0220 	orr.w	r2, r3, #32
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e023      	b.n	800719a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	0c1b      	lsrs	r3, r3, #16
 8007156:	b2db      	uxtb	r3, r3
 8007158:	2b01      	cmp	r3, #1
 800715a:	d10d      	bne.n	8007178 <I2C_WaitOnFlagUntilTimeout+0x84>
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	695b      	ldr	r3, [r3, #20]
 8007162:	43da      	mvns	r2, r3
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	4013      	ands	r3, r2
 8007168:	b29b      	uxth	r3, r3
 800716a:	2b00      	cmp	r3, #0
 800716c:	bf0c      	ite	eq
 800716e:	2301      	moveq	r3, #1
 8007170:	2300      	movne	r3, #0
 8007172:	b2db      	uxtb	r3, r3
 8007174:	461a      	mov	r2, r3
 8007176:	e00c      	b.n	8007192 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	699b      	ldr	r3, [r3, #24]
 800717e:	43da      	mvns	r2, r3
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	4013      	ands	r3, r2
 8007184:	b29b      	uxth	r3, r3
 8007186:	2b00      	cmp	r3, #0
 8007188:	bf0c      	ite	eq
 800718a:	2301      	moveq	r3, #1
 800718c:	2300      	movne	r3, #0
 800718e:	b2db      	uxtb	r3, r3
 8007190:	461a      	mov	r2, r3
 8007192:	79fb      	ldrb	r3, [r7, #7]
 8007194:	429a      	cmp	r2, r3
 8007196:	d0b6      	beq.n	8007106 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007198:	2300      	movs	r3, #0
}
 800719a:	4618      	mov	r0, r3
 800719c:	3710      	adds	r7, #16
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}

080071a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80071a2:	b580      	push	{r7, lr}
 80071a4:	b084      	sub	sp, #16
 80071a6:	af00      	add	r7, sp, #0
 80071a8:	60f8      	str	r0, [r7, #12]
 80071aa:	60b9      	str	r1, [r7, #8]
 80071ac:	607a      	str	r2, [r7, #4]
 80071ae:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80071b0:	e051      	b.n	8007256 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	695b      	ldr	r3, [r3, #20]
 80071b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071c0:	d123      	bne.n	800720a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	681a      	ldr	r2, [r3, #0]
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071d0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80071da:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2200      	movs	r2, #0
 80071e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2220      	movs	r2, #32
 80071e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071f6:	f043 0204 	orr.w	r2, r3, #4
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2200      	movs	r2, #0
 8007202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007206:	2301      	movs	r3, #1
 8007208:	e046      	b.n	8007298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007210:	d021      	beq.n	8007256 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007212:	f7fe fa81 	bl	8005718 <HAL_GetTick>
 8007216:	4602      	mov	r2, r0
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	1ad3      	subs	r3, r2, r3
 800721c:	687a      	ldr	r2, [r7, #4]
 800721e:	429a      	cmp	r2, r3
 8007220:	d302      	bcc.n	8007228 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d116      	bne.n	8007256 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2200      	movs	r2, #0
 800722c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2220      	movs	r2, #32
 8007232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2200      	movs	r2, #0
 800723a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007242:	f043 0220 	orr.w	r2, r3, #32
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2200      	movs	r2, #0
 800724e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	e020      	b.n	8007298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	0c1b      	lsrs	r3, r3, #16
 800725a:	b2db      	uxtb	r3, r3
 800725c:	2b01      	cmp	r3, #1
 800725e:	d10c      	bne.n	800727a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	695b      	ldr	r3, [r3, #20]
 8007266:	43da      	mvns	r2, r3
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	4013      	ands	r3, r2
 800726c:	b29b      	uxth	r3, r3
 800726e:	2b00      	cmp	r3, #0
 8007270:	bf14      	ite	ne
 8007272:	2301      	movne	r3, #1
 8007274:	2300      	moveq	r3, #0
 8007276:	b2db      	uxtb	r3, r3
 8007278:	e00b      	b.n	8007292 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	699b      	ldr	r3, [r3, #24]
 8007280:	43da      	mvns	r2, r3
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	4013      	ands	r3, r2
 8007286:	b29b      	uxth	r3, r3
 8007288:	2b00      	cmp	r3, #0
 800728a:	bf14      	ite	ne
 800728c:	2301      	movne	r3, #1
 800728e:	2300      	moveq	r3, #0
 8007290:	b2db      	uxtb	r3, r3
 8007292:	2b00      	cmp	r3, #0
 8007294:	d18d      	bne.n	80071b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007296:	2300      	movs	r3, #0
}
 8007298:	4618      	mov	r0, r3
 800729a:	3710      	adds	r7, #16
 800729c:	46bd      	mov	sp, r7
 800729e:	bd80      	pop	{r7, pc}

080072a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	60f8      	str	r0, [r7, #12]
 80072a8:	60b9      	str	r1, [r7, #8]
 80072aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072ac:	e02d      	b.n	800730a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80072ae:	68f8      	ldr	r0, [r7, #12]
 80072b0:	f000 f8ce 	bl	8007450 <I2C_IsAcknowledgeFailed>
 80072b4:	4603      	mov	r3, r0
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d001      	beq.n	80072be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e02d      	b.n	800731a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072c4:	d021      	beq.n	800730a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072c6:	f7fe fa27 	bl	8005718 <HAL_GetTick>
 80072ca:	4602      	mov	r2, r0
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	1ad3      	subs	r3, r2, r3
 80072d0:	68ba      	ldr	r2, [r7, #8]
 80072d2:	429a      	cmp	r2, r3
 80072d4:	d302      	bcc.n	80072dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d116      	bne.n	800730a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2200      	movs	r2, #0
 80072e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2220      	movs	r2, #32
 80072e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f6:	f043 0220 	orr.w	r2, r3, #32
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2200      	movs	r2, #0
 8007302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e007      	b.n	800731a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	695b      	ldr	r3, [r3, #20]
 8007310:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007314:	2b80      	cmp	r3, #128	; 0x80
 8007316:	d1ca      	bne.n	80072ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3710      	adds	r7, #16
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007322:	b580      	push	{r7, lr}
 8007324:	b084      	sub	sp, #16
 8007326:	af00      	add	r7, sp, #0
 8007328:	60f8      	str	r0, [r7, #12]
 800732a:	60b9      	str	r1, [r7, #8]
 800732c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800732e:	e02d      	b.n	800738c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007330:	68f8      	ldr	r0, [r7, #12]
 8007332:	f000 f88d 	bl	8007450 <I2C_IsAcknowledgeFailed>
 8007336:	4603      	mov	r3, r0
 8007338:	2b00      	cmp	r3, #0
 800733a:	d001      	beq.n	8007340 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	e02d      	b.n	800739c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007346:	d021      	beq.n	800738c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007348:	f7fe f9e6 	bl	8005718 <HAL_GetTick>
 800734c:	4602      	mov	r2, r0
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	1ad3      	subs	r3, r2, r3
 8007352:	68ba      	ldr	r2, [r7, #8]
 8007354:	429a      	cmp	r2, r3
 8007356:	d302      	bcc.n	800735e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d116      	bne.n	800738c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2200      	movs	r2, #0
 8007362:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2220      	movs	r2, #32
 8007368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2200      	movs	r2, #0
 8007370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007378:	f043 0220 	orr.w	r2, r3, #32
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2200      	movs	r2, #0
 8007384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	e007      	b.n	800739c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	695b      	ldr	r3, [r3, #20]
 8007392:	f003 0304 	and.w	r3, r3, #4
 8007396:	2b04      	cmp	r3, #4
 8007398:	d1ca      	bne.n	8007330 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800739a:	2300      	movs	r3, #0
}
 800739c:	4618      	mov	r0, r3
 800739e:	3710      	adds	r7, #16
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	60f8      	str	r0, [r7, #12]
 80073ac:	60b9      	str	r1, [r7, #8]
 80073ae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80073b0:	e042      	b.n	8007438 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	695b      	ldr	r3, [r3, #20]
 80073b8:	f003 0310 	and.w	r3, r3, #16
 80073bc:	2b10      	cmp	r3, #16
 80073be:	d119      	bne.n	80073f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f06f 0210 	mvn.w	r2, #16
 80073c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2200      	movs	r2, #0
 80073ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2220      	movs	r2, #32
 80073d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2200      	movs	r2, #0
 80073dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2200      	movs	r2, #0
 80073ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e029      	b.n	8007448 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073f4:	f7fe f990 	bl	8005718 <HAL_GetTick>
 80073f8:	4602      	mov	r2, r0
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	68ba      	ldr	r2, [r7, #8]
 8007400:	429a      	cmp	r2, r3
 8007402:	d302      	bcc.n	800740a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d116      	bne.n	8007438 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2200      	movs	r2, #0
 800740e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2220      	movs	r2, #32
 8007414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007424:	f043 0220 	orr.w	r2, r3, #32
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	e007      	b.n	8007448 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	695b      	ldr	r3, [r3, #20]
 800743e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007442:	2b40      	cmp	r3, #64	; 0x40
 8007444:	d1b5      	bne.n	80073b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007446:	2300      	movs	r3, #0
}
 8007448:	4618      	mov	r0, r3
 800744a:	3710      	adds	r7, #16
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	695b      	ldr	r3, [r3, #20]
 800745e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007462:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007466:	d11b      	bne.n	80074a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007470:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2220      	movs	r2, #32
 800747c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800748c:	f043 0204 	orr.w	r2, r3, #4
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800749c:	2301      	movs	r3, #1
 800749e:	e000      	b.n	80074a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80074a0:	2300      	movs	r3, #0
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	370c      	adds	r7, #12
 80074a6:	46bd      	mov	sp, r7
 80074a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ac:	4770      	bx	lr
	...

080074b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b086      	sub	sp, #24
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d101      	bne.n	80074c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	e25b      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 0301 	and.w	r3, r3, #1
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d075      	beq.n	80075ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80074ce:	4ba3      	ldr	r3, [pc, #652]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	f003 030c 	and.w	r3, r3, #12
 80074d6:	2b04      	cmp	r3, #4
 80074d8:	d00c      	beq.n	80074f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074da:	4ba0      	ldr	r3, [pc, #640]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80074e2:	2b08      	cmp	r3, #8
 80074e4:	d112      	bne.n	800750c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074e6:	4b9d      	ldr	r3, [pc, #628]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80074f2:	d10b      	bne.n	800750c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074f4:	4b99      	ldr	r3, [pc, #612]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d05b      	beq.n	80075b8 <HAL_RCC_OscConfig+0x108>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d157      	bne.n	80075b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007508:	2301      	movs	r3, #1
 800750a:	e236      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007514:	d106      	bne.n	8007524 <HAL_RCC_OscConfig+0x74>
 8007516:	4b91      	ldr	r3, [pc, #580]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a90      	ldr	r2, [pc, #576]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 800751c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007520:	6013      	str	r3, [r2, #0]
 8007522:	e01d      	b.n	8007560 <HAL_RCC_OscConfig+0xb0>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800752c:	d10c      	bne.n	8007548 <HAL_RCC_OscConfig+0x98>
 800752e:	4b8b      	ldr	r3, [pc, #556]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a8a      	ldr	r2, [pc, #552]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 8007534:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007538:	6013      	str	r3, [r2, #0]
 800753a:	4b88      	ldr	r3, [pc, #544]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a87      	ldr	r2, [pc, #540]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 8007540:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007544:	6013      	str	r3, [r2, #0]
 8007546:	e00b      	b.n	8007560 <HAL_RCC_OscConfig+0xb0>
 8007548:	4b84      	ldr	r3, [pc, #528]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a83      	ldr	r2, [pc, #524]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 800754e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007552:	6013      	str	r3, [r2, #0]
 8007554:	4b81      	ldr	r3, [pc, #516]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a80      	ldr	r2, [pc, #512]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 800755a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800755e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d013      	beq.n	8007590 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007568:	f7fe f8d6 	bl	8005718 <HAL_GetTick>
 800756c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800756e:	e008      	b.n	8007582 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007570:	f7fe f8d2 	bl	8005718 <HAL_GetTick>
 8007574:	4602      	mov	r2, r0
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	1ad3      	subs	r3, r2, r3
 800757a:	2b64      	cmp	r3, #100	; 0x64
 800757c:	d901      	bls.n	8007582 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800757e:	2303      	movs	r3, #3
 8007580:	e1fb      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007582:	4b76      	ldr	r3, [pc, #472]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800758a:	2b00      	cmp	r3, #0
 800758c:	d0f0      	beq.n	8007570 <HAL_RCC_OscConfig+0xc0>
 800758e:	e014      	b.n	80075ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007590:	f7fe f8c2 	bl	8005718 <HAL_GetTick>
 8007594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007596:	e008      	b.n	80075aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007598:	f7fe f8be 	bl	8005718 <HAL_GetTick>
 800759c:	4602      	mov	r2, r0
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	1ad3      	subs	r3, r2, r3
 80075a2:	2b64      	cmp	r3, #100	; 0x64
 80075a4:	d901      	bls.n	80075aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80075a6:	2303      	movs	r3, #3
 80075a8:	e1e7      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075aa:	4b6c      	ldr	r3, [pc, #432]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d1f0      	bne.n	8007598 <HAL_RCC_OscConfig+0xe8>
 80075b6:	e000      	b.n	80075ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f003 0302 	and.w	r3, r3, #2
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d063      	beq.n	800768e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80075c6:	4b65      	ldr	r3, [pc, #404]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	f003 030c 	and.w	r3, r3, #12
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d00b      	beq.n	80075ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075d2:	4b62      	ldr	r3, [pc, #392]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80075da:	2b08      	cmp	r3, #8
 80075dc:	d11c      	bne.n	8007618 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075de:	4b5f      	ldr	r3, [pc, #380]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d116      	bne.n	8007618 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80075ea:	4b5c      	ldr	r3, [pc, #368]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f003 0302 	and.w	r3, r3, #2
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d005      	beq.n	8007602 <HAL_RCC_OscConfig+0x152>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	68db      	ldr	r3, [r3, #12]
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d001      	beq.n	8007602 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e1bb      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007602:	4b56      	ldr	r3, [pc, #344]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	691b      	ldr	r3, [r3, #16]
 800760e:	00db      	lsls	r3, r3, #3
 8007610:	4952      	ldr	r1, [pc, #328]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 8007612:	4313      	orrs	r3, r2
 8007614:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007616:	e03a      	b.n	800768e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d020      	beq.n	8007662 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007620:	4b4f      	ldr	r3, [pc, #316]	; (8007760 <HAL_RCC_OscConfig+0x2b0>)
 8007622:	2201      	movs	r2, #1
 8007624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007626:	f7fe f877 	bl	8005718 <HAL_GetTick>
 800762a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800762c:	e008      	b.n	8007640 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800762e:	f7fe f873 	bl	8005718 <HAL_GetTick>
 8007632:	4602      	mov	r2, r0
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	1ad3      	subs	r3, r2, r3
 8007638:	2b02      	cmp	r3, #2
 800763a:	d901      	bls.n	8007640 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800763c:	2303      	movs	r3, #3
 800763e:	e19c      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007640:	4b46      	ldr	r3, [pc, #280]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f003 0302 	and.w	r3, r3, #2
 8007648:	2b00      	cmp	r3, #0
 800764a:	d0f0      	beq.n	800762e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800764c:	4b43      	ldr	r3, [pc, #268]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	691b      	ldr	r3, [r3, #16]
 8007658:	00db      	lsls	r3, r3, #3
 800765a:	4940      	ldr	r1, [pc, #256]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 800765c:	4313      	orrs	r3, r2
 800765e:	600b      	str	r3, [r1, #0]
 8007660:	e015      	b.n	800768e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007662:	4b3f      	ldr	r3, [pc, #252]	; (8007760 <HAL_RCC_OscConfig+0x2b0>)
 8007664:	2200      	movs	r2, #0
 8007666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007668:	f7fe f856 	bl	8005718 <HAL_GetTick>
 800766c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800766e:	e008      	b.n	8007682 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007670:	f7fe f852 	bl	8005718 <HAL_GetTick>
 8007674:	4602      	mov	r2, r0
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	1ad3      	subs	r3, r2, r3
 800767a:	2b02      	cmp	r3, #2
 800767c:	d901      	bls.n	8007682 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800767e:	2303      	movs	r3, #3
 8007680:	e17b      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007682:	4b36      	ldr	r3, [pc, #216]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 0302 	and.w	r3, r3, #2
 800768a:	2b00      	cmp	r3, #0
 800768c:	d1f0      	bne.n	8007670 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f003 0308 	and.w	r3, r3, #8
 8007696:	2b00      	cmp	r3, #0
 8007698:	d030      	beq.n	80076fc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	695b      	ldr	r3, [r3, #20]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d016      	beq.n	80076d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076a2:	4b30      	ldr	r3, [pc, #192]	; (8007764 <HAL_RCC_OscConfig+0x2b4>)
 80076a4:	2201      	movs	r2, #1
 80076a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076a8:	f7fe f836 	bl	8005718 <HAL_GetTick>
 80076ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076ae:	e008      	b.n	80076c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80076b0:	f7fe f832 	bl	8005718 <HAL_GetTick>
 80076b4:	4602      	mov	r2, r0
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	2b02      	cmp	r3, #2
 80076bc:	d901      	bls.n	80076c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80076be:	2303      	movs	r3, #3
 80076c0:	e15b      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076c2:	4b26      	ldr	r3, [pc, #152]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 80076c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076c6:	f003 0302 	and.w	r3, r3, #2
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d0f0      	beq.n	80076b0 <HAL_RCC_OscConfig+0x200>
 80076ce:	e015      	b.n	80076fc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076d0:	4b24      	ldr	r3, [pc, #144]	; (8007764 <HAL_RCC_OscConfig+0x2b4>)
 80076d2:	2200      	movs	r2, #0
 80076d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076d6:	f7fe f81f 	bl	8005718 <HAL_GetTick>
 80076da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076dc:	e008      	b.n	80076f0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80076de:	f7fe f81b 	bl	8005718 <HAL_GetTick>
 80076e2:	4602      	mov	r2, r0
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	d901      	bls.n	80076f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80076ec:	2303      	movs	r3, #3
 80076ee:	e144      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076f0:	4b1a      	ldr	r3, [pc, #104]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 80076f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076f4:	f003 0302 	and.w	r3, r3, #2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1f0      	bne.n	80076de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f003 0304 	and.w	r3, r3, #4
 8007704:	2b00      	cmp	r3, #0
 8007706:	f000 80a0 	beq.w	800784a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800770a:	2300      	movs	r3, #0
 800770c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800770e:	4b13      	ldr	r3, [pc, #76]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 8007710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007716:	2b00      	cmp	r3, #0
 8007718:	d10f      	bne.n	800773a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800771a:	2300      	movs	r3, #0
 800771c:	60bb      	str	r3, [r7, #8]
 800771e:	4b0f      	ldr	r3, [pc, #60]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 8007720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007722:	4a0e      	ldr	r2, [pc, #56]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 8007724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007728:	6413      	str	r3, [r2, #64]	; 0x40
 800772a:	4b0c      	ldr	r3, [pc, #48]	; (800775c <HAL_RCC_OscConfig+0x2ac>)
 800772c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800772e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007732:	60bb      	str	r3, [r7, #8]
 8007734:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007736:	2301      	movs	r3, #1
 8007738:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800773a:	4b0b      	ldr	r3, [pc, #44]	; (8007768 <HAL_RCC_OscConfig+0x2b8>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007742:	2b00      	cmp	r3, #0
 8007744:	d121      	bne.n	800778a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007746:	4b08      	ldr	r3, [pc, #32]	; (8007768 <HAL_RCC_OscConfig+0x2b8>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a07      	ldr	r2, [pc, #28]	; (8007768 <HAL_RCC_OscConfig+0x2b8>)
 800774c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007750:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007752:	f7fd ffe1 	bl	8005718 <HAL_GetTick>
 8007756:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007758:	e011      	b.n	800777e <HAL_RCC_OscConfig+0x2ce>
 800775a:	bf00      	nop
 800775c:	40023800 	.word	0x40023800
 8007760:	42470000 	.word	0x42470000
 8007764:	42470e80 	.word	0x42470e80
 8007768:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800776c:	f7fd ffd4 	bl	8005718 <HAL_GetTick>
 8007770:	4602      	mov	r2, r0
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	1ad3      	subs	r3, r2, r3
 8007776:	2b02      	cmp	r3, #2
 8007778:	d901      	bls.n	800777e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800777a:	2303      	movs	r3, #3
 800777c:	e0fd      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800777e:	4b81      	ldr	r3, [pc, #516]	; (8007984 <HAL_RCC_OscConfig+0x4d4>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007786:	2b00      	cmp	r3, #0
 8007788:	d0f0      	beq.n	800776c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	2b01      	cmp	r3, #1
 8007790:	d106      	bne.n	80077a0 <HAL_RCC_OscConfig+0x2f0>
 8007792:	4b7d      	ldr	r3, [pc, #500]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 8007794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007796:	4a7c      	ldr	r2, [pc, #496]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 8007798:	f043 0301 	orr.w	r3, r3, #1
 800779c:	6713      	str	r3, [r2, #112]	; 0x70
 800779e:	e01c      	b.n	80077da <HAL_RCC_OscConfig+0x32a>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	2b05      	cmp	r3, #5
 80077a6:	d10c      	bne.n	80077c2 <HAL_RCC_OscConfig+0x312>
 80077a8:	4b77      	ldr	r3, [pc, #476]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 80077aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ac:	4a76      	ldr	r2, [pc, #472]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 80077ae:	f043 0304 	orr.w	r3, r3, #4
 80077b2:	6713      	str	r3, [r2, #112]	; 0x70
 80077b4:	4b74      	ldr	r3, [pc, #464]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 80077b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077b8:	4a73      	ldr	r2, [pc, #460]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 80077ba:	f043 0301 	orr.w	r3, r3, #1
 80077be:	6713      	str	r3, [r2, #112]	; 0x70
 80077c0:	e00b      	b.n	80077da <HAL_RCC_OscConfig+0x32a>
 80077c2:	4b71      	ldr	r3, [pc, #452]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 80077c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077c6:	4a70      	ldr	r2, [pc, #448]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 80077c8:	f023 0301 	bic.w	r3, r3, #1
 80077cc:	6713      	str	r3, [r2, #112]	; 0x70
 80077ce:	4b6e      	ldr	r3, [pc, #440]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 80077d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077d2:	4a6d      	ldr	r2, [pc, #436]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 80077d4:	f023 0304 	bic.w	r3, r3, #4
 80077d8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d015      	beq.n	800780e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077e2:	f7fd ff99 	bl	8005718 <HAL_GetTick>
 80077e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077e8:	e00a      	b.n	8007800 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80077ea:	f7fd ff95 	bl	8005718 <HAL_GetTick>
 80077ee:	4602      	mov	r2, r0
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d901      	bls.n	8007800 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80077fc:	2303      	movs	r3, #3
 80077fe:	e0bc      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007800:	4b61      	ldr	r3, [pc, #388]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 8007802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007804:	f003 0302 	and.w	r3, r3, #2
 8007808:	2b00      	cmp	r3, #0
 800780a:	d0ee      	beq.n	80077ea <HAL_RCC_OscConfig+0x33a>
 800780c:	e014      	b.n	8007838 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800780e:	f7fd ff83 	bl	8005718 <HAL_GetTick>
 8007812:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007814:	e00a      	b.n	800782c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007816:	f7fd ff7f 	bl	8005718 <HAL_GetTick>
 800781a:	4602      	mov	r2, r0
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	1ad3      	subs	r3, r2, r3
 8007820:	f241 3288 	movw	r2, #5000	; 0x1388
 8007824:	4293      	cmp	r3, r2
 8007826:	d901      	bls.n	800782c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007828:	2303      	movs	r3, #3
 800782a:	e0a6      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800782c:	4b56      	ldr	r3, [pc, #344]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 800782e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007830:	f003 0302 	and.w	r3, r3, #2
 8007834:	2b00      	cmp	r3, #0
 8007836:	d1ee      	bne.n	8007816 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007838:	7dfb      	ldrb	r3, [r7, #23]
 800783a:	2b01      	cmp	r3, #1
 800783c:	d105      	bne.n	800784a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800783e:	4b52      	ldr	r3, [pc, #328]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 8007840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007842:	4a51      	ldr	r2, [pc, #324]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 8007844:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007848:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	699b      	ldr	r3, [r3, #24]
 800784e:	2b00      	cmp	r3, #0
 8007850:	f000 8092 	beq.w	8007978 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007854:	4b4c      	ldr	r3, [pc, #304]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 8007856:	689b      	ldr	r3, [r3, #8]
 8007858:	f003 030c 	and.w	r3, r3, #12
 800785c:	2b08      	cmp	r3, #8
 800785e:	d05c      	beq.n	800791a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	699b      	ldr	r3, [r3, #24]
 8007864:	2b02      	cmp	r3, #2
 8007866:	d141      	bne.n	80078ec <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007868:	4b48      	ldr	r3, [pc, #288]	; (800798c <HAL_RCC_OscConfig+0x4dc>)
 800786a:	2200      	movs	r2, #0
 800786c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800786e:	f7fd ff53 	bl	8005718 <HAL_GetTick>
 8007872:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007874:	e008      	b.n	8007888 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007876:	f7fd ff4f 	bl	8005718 <HAL_GetTick>
 800787a:	4602      	mov	r2, r0
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	1ad3      	subs	r3, r2, r3
 8007880:	2b02      	cmp	r3, #2
 8007882:	d901      	bls.n	8007888 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007884:	2303      	movs	r3, #3
 8007886:	e078      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007888:	4b3f      	ldr	r3, [pc, #252]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1f0      	bne.n	8007876 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	69da      	ldr	r2, [r3, #28]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6a1b      	ldr	r3, [r3, #32]
 800789c:	431a      	orrs	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a2:	019b      	lsls	r3, r3, #6
 80078a4:	431a      	orrs	r2, r3
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078aa:	085b      	lsrs	r3, r3, #1
 80078ac:	3b01      	subs	r3, #1
 80078ae:	041b      	lsls	r3, r3, #16
 80078b0:	431a      	orrs	r2, r3
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078b6:	061b      	lsls	r3, r3, #24
 80078b8:	4933      	ldr	r1, [pc, #204]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 80078ba:	4313      	orrs	r3, r2
 80078bc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078be:	4b33      	ldr	r3, [pc, #204]	; (800798c <HAL_RCC_OscConfig+0x4dc>)
 80078c0:	2201      	movs	r2, #1
 80078c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078c4:	f7fd ff28 	bl	8005718 <HAL_GetTick>
 80078c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078ca:	e008      	b.n	80078de <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078cc:	f7fd ff24 	bl	8005718 <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	d901      	bls.n	80078de <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	e04d      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078de:	4b2a      	ldr	r3, [pc, #168]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d0f0      	beq.n	80078cc <HAL_RCC_OscConfig+0x41c>
 80078ea:	e045      	b.n	8007978 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078ec:	4b27      	ldr	r3, [pc, #156]	; (800798c <HAL_RCC_OscConfig+0x4dc>)
 80078ee:	2200      	movs	r2, #0
 80078f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078f2:	f7fd ff11 	bl	8005718 <HAL_GetTick>
 80078f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078f8:	e008      	b.n	800790c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078fa:	f7fd ff0d 	bl	8005718 <HAL_GetTick>
 80078fe:	4602      	mov	r2, r0
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	1ad3      	subs	r3, r2, r3
 8007904:	2b02      	cmp	r3, #2
 8007906:	d901      	bls.n	800790c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007908:	2303      	movs	r3, #3
 800790a:	e036      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800790c:	4b1e      	ldr	r3, [pc, #120]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007914:	2b00      	cmp	r3, #0
 8007916:	d1f0      	bne.n	80078fa <HAL_RCC_OscConfig+0x44a>
 8007918:	e02e      	b.n	8007978 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	699b      	ldr	r3, [r3, #24]
 800791e:	2b01      	cmp	r3, #1
 8007920:	d101      	bne.n	8007926 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	e029      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007926:	4b18      	ldr	r3, [pc, #96]	; (8007988 <HAL_RCC_OscConfig+0x4d8>)
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	69db      	ldr	r3, [r3, #28]
 8007936:	429a      	cmp	r2, r3
 8007938:	d11c      	bne.n	8007974 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007944:	429a      	cmp	r2, r3
 8007946:	d115      	bne.n	8007974 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800794e:	4013      	ands	r3, r2
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007954:	4293      	cmp	r3, r2
 8007956:	d10d      	bne.n	8007974 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007962:	429a      	cmp	r2, r3
 8007964:	d106      	bne.n	8007974 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007970:	429a      	cmp	r2, r3
 8007972:	d001      	beq.n	8007978 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8007974:	2301      	movs	r3, #1
 8007976:	e000      	b.n	800797a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	3718      	adds	r7, #24
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop
 8007984:	40007000 	.word	0x40007000
 8007988:	40023800 	.word	0x40023800
 800798c:	42470060 	.word	0x42470060

08007990 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d101      	bne.n	80079a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80079a0:	2301      	movs	r3, #1
 80079a2:	e0cc      	b.n	8007b3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80079a4:	4b68      	ldr	r3, [pc, #416]	; (8007b48 <HAL_RCC_ClockConfig+0x1b8>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f003 030f 	and.w	r3, r3, #15
 80079ac:	683a      	ldr	r2, [r7, #0]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d90c      	bls.n	80079cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079b2:	4b65      	ldr	r3, [pc, #404]	; (8007b48 <HAL_RCC_ClockConfig+0x1b8>)
 80079b4:	683a      	ldr	r2, [r7, #0]
 80079b6:	b2d2      	uxtb	r2, r2
 80079b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80079ba:	4b63      	ldr	r3, [pc, #396]	; (8007b48 <HAL_RCC_ClockConfig+0x1b8>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f003 030f 	and.w	r3, r3, #15
 80079c2:	683a      	ldr	r2, [r7, #0]
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d001      	beq.n	80079cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80079c8:	2301      	movs	r3, #1
 80079ca:	e0b8      	b.n	8007b3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f003 0302 	and.w	r3, r3, #2
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d020      	beq.n	8007a1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f003 0304 	and.w	r3, r3, #4
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d005      	beq.n	80079f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80079e4:	4b59      	ldr	r3, [pc, #356]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	4a58      	ldr	r2, [pc, #352]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 80079ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80079ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f003 0308 	and.w	r3, r3, #8
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d005      	beq.n	8007a08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80079fc:	4b53      	ldr	r3, [pc, #332]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	4a52      	ldr	r2, [pc, #328]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007a02:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007a06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a08:	4b50      	ldr	r3, [pc, #320]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007a0a:	689b      	ldr	r3, [r3, #8]
 8007a0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	494d      	ldr	r1, [pc, #308]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007a16:	4313      	orrs	r3, r2
 8007a18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f003 0301 	and.w	r3, r3, #1
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d044      	beq.n	8007ab0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	d107      	bne.n	8007a3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a2e:	4b47      	ldr	r3, [pc, #284]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d119      	bne.n	8007a6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e07f      	b.n	8007b3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	2b02      	cmp	r3, #2
 8007a44:	d003      	beq.n	8007a4e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a4a:	2b03      	cmp	r3, #3
 8007a4c:	d107      	bne.n	8007a5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a4e:	4b3f      	ldr	r3, [pc, #252]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d109      	bne.n	8007a6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e06f      	b.n	8007b3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a5e:	4b3b      	ldr	r3, [pc, #236]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f003 0302 	and.w	r3, r3, #2
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d101      	bne.n	8007a6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	e067      	b.n	8007b3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a6e:	4b37      	ldr	r3, [pc, #220]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	f023 0203 	bic.w	r2, r3, #3
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	4934      	ldr	r1, [pc, #208]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007a80:	f7fd fe4a 	bl	8005718 <HAL_GetTick>
 8007a84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a86:	e00a      	b.n	8007a9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a88:	f7fd fe46 	bl	8005718 <HAL_GetTick>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	1ad3      	subs	r3, r2, r3
 8007a92:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d901      	bls.n	8007a9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	e04f      	b.n	8007b3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a9e:	4b2b      	ldr	r3, [pc, #172]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007aa0:	689b      	ldr	r3, [r3, #8]
 8007aa2:	f003 020c 	and.w	r2, r3, #12
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	009b      	lsls	r3, r3, #2
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d1eb      	bne.n	8007a88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007ab0:	4b25      	ldr	r3, [pc, #148]	; (8007b48 <HAL_RCC_ClockConfig+0x1b8>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f003 030f 	and.w	r3, r3, #15
 8007ab8:	683a      	ldr	r2, [r7, #0]
 8007aba:	429a      	cmp	r2, r3
 8007abc:	d20c      	bcs.n	8007ad8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007abe:	4b22      	ldr	r3, [pc, #136]	; (8007b48 <HAL_RCC_ClockConfig+0x1b8>)
 8007ac0:	683a      	ldr	r2, [r7, #0]
 8007ac2:	b2d2      	uxtb	r2, r2
 8007ac4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ac6:	4b20      	ldr	r3, [pc, #128]	; (8007b48 <HAL_RCC_ClockConfig+0x1b8>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f003 030f 	and.w	r3, r3, #15
 8007ace:	683a      	ldr	r2, [r7, #0]
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d001      	beq.n	8007ad8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	e032      	b.n	8007b3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f003 0304 	and.w	r3, r3, #4
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d008      	beq.n	8007af6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ae4:	4b19      	ldr	r3, [pc, #100]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	68db      	ldr	r3, [r3, #12]
 8007af0:	4916      	ldr	r1, [pc, #88]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007af2:	4313      	orrs	r3, r2
 8007af4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f003 0308 	and.w	r3, r3, #8
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d009      	beq.n	8007b16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b02:	4b12      	ldr	r3, [pc, #72]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	691b      	ldr	r3, [r3, #16]
 8007b0e:	00db      	lsls	r3, r3, #3
 8007b10:	490e      	ldr	r1, [pc, #56]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007b12:	4313      	orrs	r3, r2
 8007b14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007b16:	f000 f821 	bl	8007b5c <HAL_RCC_GetSysClockFreq>
 8007b1a:	4601      	mov	r1, r0
 8007b1c:	4b0b      	ldr	r3, [pc, #44]	; (8007b4c <HAL_RCC_ClockConfig+0x1bc>)
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	091b      	lsrs	r3, r3, #4
 8007b22:	f003 030f 	and.w	r3, r3, #15
 8007b26:	4a0a      	ldr	r2, [pc, #40]	; (8007b50 <HAL_RCC_ClockConfig+0x1c0>)
 8007b28:	5cd3      	ldrb	r3, [r2, r3]
 8007b2a:	fa21 f303 	lsr.w	r3, r1, r3
 8007b2e:	4a09      	ldr	r2, [pc, #36]	; (8007b54 <HAL_RCC_ClockConfig+0x1c4>)
 8007b30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007b32:	4b09      	ldr	r3, [pc, #36]	; (8007b58 <HAL_RCC_ClockConfig+0x1c8>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4618      	mov	r0, r3
 8007b38:	f7fd fdaa 	bl	8005690 <HAL_InitTick>

  return HAL_OK;
 8007b3c:	2300      	movs	r3, #0
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3710      	adds	r7, #16
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop
 8007b48:	40023c00 	.word	0x40023c00
 8007b4c:	40023800 	.word	0x40023800
 8007b50:	0800b6d4 	.word	0x0800b6d4
 8007b54:	20000038 	.word	0x20000038
 8007b58:	2000003c 	.word	0x2000003c

08007b5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007b62:	2300      	movs	r3, #0
 8007b64:	607b      	str	r3, [r7, #4]
 8007b66:	2300      	movs	r3, #0
 8007b68:	60fb      	str	r3, [r7, #12]
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007b72:	4b63      	ldr	r3, [pc, #396]	; (8007d00 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	f003 030c 	and.w	r3, r3, #12
 8007b7a:	2b04      	cmp	r3, #4
 8007b7c:	d007      	beq.n	8007b8e <HAL_RCC_GetSysClockFreq+0x32>
 8007b7e:	2b08      	cmp	r3, #8
 8007b80:	d008      	beq.n	8007b94 <HAL_RCC_GetSysClockFreq+0x38>
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	f040 80b4 	bne.w	8007cf0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007b88:	4b5e      	ldr	r3, [pc, #376]	; (8007d04 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007b8a:	60bb      	str	r3, [r7, #8]
       break;
 8007b8c:	e0b3      	b.n	8007cf6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007b8e:	4b5e      	ldr	r3, [pc, #376]	; (8007d08 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8007b90:	60bb      	str	r3, [r7, #8]
      break;
 8007b92:	e0b0      	b.n	8007cf6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007b94:	4b5a      	ldr	r3, [pc, #360]	; (8007d00 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b9c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007b9e:	4b58      	ldr	r3, [pc, #352]	; (8007d00 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d04a      	beq.n	8007c40 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007baa:	4b55      	ldr	r3, [pc, #340]	; (8007d00 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	099b      	lsrs	r3, r3, #6
 8007bb0:	f04f 0400 	mov.w	r4, #0
 8007bb4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007bb8:	f04f 0200 	mov.w	r2, #0
 8007bbc:	ea03 0501 	and.w	r5, r3, r1
 8007bc0:	ea04 0602 	and.w	r6, r4, r2
 8007bc4:	4629      	mov	r1, r5
 8007bc6:	4632      	mov	r2, r6
 8007bc8:	f04f 0300 	mov.w	r3, #0
 8007bcc:	f04f 0400 	mov.w	r4, #0
 8007bd0:	0154      	lsls	r4, r2, #5
 8007bd2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007bd6:	014b      	lsls	r3, r1, #5
 8007bd8:	4619      	mov	r1, r3
 8007bda:	4622      	mov	r2, r4
 8007bdc:	1b49      	subs	r1, r1, r5
 8007bde:	eb62 0206 	sbc.w	r2, r2, r6
 8007be2:	f04f 0300 	mov.w	r3, #0
 8007be6:	f04f 0400 	mov.w	r4, #0
 8007bea:	0194      	lsls	r4, r2, #6
 8007bec:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007bf0:	018b      	lsls	r3, r1, #6
 8007bf2:	1a5b      	subs	r3, r3, r1
 8007bf4:	eb64 0402 	sbc.w	r4, r4, r2
 8007bf8:	f04f 0100 	mov.w	r1, #0
 8007bfc:	f04f 0200 	mov.w	r2, #0
 8007c00:	00e2      	lsls	r2, r4, #3
 8007c02:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007c06:	00d9      	lsls	r1, r3, #3
 8007c08:	460b      	mov	r3, r1
 8007c0a:	4614      	mov	r4, r2
 8007c0c:	195b      	adds	r3, r3, r5
 8007c0e:	eb44 0406 	adc.w	r4, r4, r6
 8007c12:	f04f 0100 	mov.w	r1, #0
 8007c16:	f04f 0200 	mov.w	r2, #0
 8007c1a:	0262      	lsls	r2, r4, #9
 8007c1c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007c20:	0259      	lsls	r1, r3, #9
 8007c22:	460b      	mov	r3, r1
 8007c24:	4614      	mov	r4, r2
 8007c26:	4618      	mov	r0, r3
 8007c28:	4621      	mov	r1, r4
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f04f 0400 	mov.w	r4, #0
 8007c30:	461a      	mov	r2, r3
 8007c32:	4623      	mov	r3, r4
 8007c34:	f7f9 f828 	bl	8000c88 <__aeabi_uldivmod>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	460c      	mov	r4, r1
 8007c3c:	60fb      	str	r3, [r7, #12]
 8007c3e:	e049      	b.n	8007cd4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c40:	4b2f      	ldr	r3, [pc, #188]	; (8007d00 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	099b      	lsrs	r3, r3, #6
 8007c46:	f04f 0400 	mov.w	r4, #0
 8007c4a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007c4e:	f04f 0200 	mov.w	r2, #0
 8007c52:	ea03 0501 	and.w	r5, r3, r1
 8007c56:	ea04 0602 	and.w	r6, r4, r2
 8007c5a:	4629      	mov	r1, r5
 8007c5c:	4632      	mov	r2, r6
 8007c5e:	f04f 0300 	mov.w	r3, #0
 8007c62:	f04f 0400 	mov.w	r4, #0
 8007c66:	0154      	lsls	r4, r2, #5
 8007c68:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007c6c:	014b      	lsls	r3, r1, #5
 8007c6e:	4619      	mov	r1, r3
 8007c70:	4622      	mov	r2, r4
 8007c72:	1b49      	subs	r1, r1, r5
 8007c74:	eb62 0206 	sbc.w	r2, r2, r6
 8007c78:	f04f 0300 	mov.w	r3, #0
 8007c7c:	f04f 0400 	mov.w	r4, #0
 8007c80:	0194      	lsls	r4, r2, #6
 8007c82:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007c86:	018b      	lsls	r3, r1, #6
 8007c88:	1a5b      	subs	r3, r3, r1
 8007c8a:	eb64 0402 	sbc.w	r4, r4, r2
 8007c8e:	f04f 0100 	mov.w	r1, #0
 8007c92:	f04f 0200 	mov.w	r2, #0
 8007c96:	00e2      	lsls	r2, r4, #3
 8007c98:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007c9c:	00d9      	lsls	r1, r3, #3
 8007c9e:	460b      	mov	r3, r1
 8007ca0:	4614      	mov	r4, r2
 8007ca2:	195b      	adds	r3, r3, r5
 8007ca4:	eb44 0406 	adc.w	r4, r4, r6
 8007ca8:	f04f 0100 	mov.w	r1, #0
 8007cac:	f04f 0200 	mov.w	r2, #0
 8007cb0:	02a2      	lsls	r2, r4, #10
 8007cb2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007cb6:	0299      	lsls	r1, r3, #10
 8007cb8:	460b      	mov	r3, r1
 8007cba:	4614      	mov	r4, r2
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	4621      	mov	r1, r4
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f04f 0400 	mov.w	r4, #0
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	4623      	mov	r3, r4
 8007cca:	f7f8 ffdd 	bl	8000c88 <__aeabi_uldivmod>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	460c      	mov	r4, r1
 8007cd2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007cd4:	4b0a      	ldr	r3, [pc, #40]	; (8007d00 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007cd6:	685b      	ldr	r3, [r3, #4]
 8007cd8:	0c1b      	lsrs	r3, r3, #16
 8007cda:	f003 0303 	and.w	r3, r3, #3
 8007cde:	3301      	adds	r3, #1
 8007ce0:	005b      	lsls	r3, r3, #1
 8007ce2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cec:	60bb      	str	r3, [r7, #8]
      break;
 8007cee:	e002      	b.n	8007cf6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007cf0:	4b04      	ldr	r3, [pc, #16]	; (8007d04 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007cf2:	60bb      	str	r3, [r7, #8]
      break;
 8007cf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007cf6:	68bb      	ldr	r3, [r7, #8]
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	3714      	adds	r7, #20
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d00:	40023800 	.word	0x40023800
 8007d04:	00f42400 	.word	0x00f42400
 8007d08:	007a1200 	.word	0x007a1200

08007d0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d10:	4b03      	ldr	r3, [pc, #12]	; (8007d20 <HAL_RCC_GetHCLKFreq+0x14>)
 8007d12:	681b      	ldr	r3, [r3, #0]
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr
 8007d1e:	bf00      	nop
 8007d20:	20000038 	.word	0x20000038

08007d24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007d28:	f7ff fff0 	bl	8007d0c <HAL_RCC_GetHCLKFreq>
 8007d2c:	4601      	mov	r1, r0
 8007d2e:	4b05      	ldr	r3, [pc, #20]	; (8007d44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d30:	689b      	ldr	r3, [r3, #8]
 8007d32:	0a9b      	lsrs	r3, r3, #10
 8007d34:	f003 0307 	and.w	r3, r3, #7
 8007d38:	4a03      	ldr	r2, [pc, #12]	; (8007d48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d3a:	5cd3      	ldrb	r3, [r2, r3]
 8007d3c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	bd80      	pop	{r7, pc}
 8007d44:	40023800 	.word	0x40023800
 8007d48:	0800b6e4 	.word	0x0800b6e4

08007d4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007d50:	f7ff ffdc 	bl	8007d0c <HAL_RCC_GetHCLKFreq>
 8007d54:	4601      	mov	r1, r0
 8007d56:	4b05      	ldr	r3, [pc, #20]	; (8007d6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d58:	689b      	ldr	r3, [r3, #8]
 8007d5a:	0b5b      	lsrs	r3, r3, #13
 8007d5c:	f003 0307 	and.w	r3, r3, #7
 8007d60:	4a03      	ldr	r2, [pc, #12]	; (8007d70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d62:	5cd3      	ldrb	r3, [r2, r3]
 8007d64:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	bd80      	pop	{r7, pc}
 8007d6c:	40023800 	.word	0x40023800
 8007d70:	0800b6e4 	.word	0x0800b6e4

08007d74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b082      	sub	sp, #8
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d101      	bne.n	8007d86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	e03f      	b.n	8007e06 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007d8c:	b2db      	uxtb	r3, r3
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d106      	bne.n	8007da0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f7fd fa9c 	bl	80052d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2224      	movs	r2, #36	; 0x24
 8007da4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	68da      	ldr	r2, [r3, #12]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007db6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 fcd3 	bl	8008764 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	691a      	ldr	r2, [r3, #16]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007dcc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	695a      	ldr	r2, [r3, #20]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007ddc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	68da      	ldr	r2, [r3, #12]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007dec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2200      	movs	r2, #0
 8007df2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2220      	movs	r2, #32
 8007df8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2220      	movs	r2, #32
 8007e00:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007e04:	2300      	movs	r3, #0
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3708      	adds	r7, #8
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}

08007e0e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e0e:	b580      	push	{r7, lr}
 8007e10:	b088      	sub	sp, #32
 8007e12:	af02      	add	r7, sp, #8
 8007e14:	60f8      	str	r0, [r7, #12]
 8007e16:	60b9      	str	r1, [r7, #8]
 8007e18:	603b      	str	r3, [r7, #0]
 8007e1a:	4613      	mov	r3, r2
 8007e1c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	2b20      	cmp	r3, #32
 8007e2c:	f040 8083 	bne.w	8007f36 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d002      	beq.n	8007e3c <HAL_UART_Transmit+0x2e>
 8007e36:	88fb      	ldrh	r3, [r7, #6]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d101      	bne.n	8007e40 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	e07b      	b.n	8007f38 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d101      	bne.n	8007e4e <HAL_UART_Transmit+0x40>
 8007e4a:	2302      	movs	r3, #2
 8007e4c:	e074      	b.n	8007f38 <HAL_UART_Transmit+0x12a>
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2201      	movs	r2, #1
 8007e52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2221      	movs	r2, #33	; 0x21
 8007e60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007e64:	f7fd fc58 	bl	8005718 <HAL_GetTick>
 8007e68:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	88fa      	ldrh	r2, [r7, #6]
 8007e6e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	88fa      	ldrh	r2, [r7, #6]
 8007e74:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8007e7e:	e042      	b.n	8007f06 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	3b01      	subs	r3, #1
 8007e88:	b29a      	uxth	r2, r3
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e96:	d122      	bne.n	8007ede <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	9300      	str	r3, [sp, #0]
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	2180      	movs	r1, #128	; 0x80
 8007ea2:	68f8      	ldr	r0, [r7, #12]
 8007ea4:	f000 fadc 	bl	8008460 <UART_WaitOnFlagUntilTimeout>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d001      	beq.n	8007eb2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8007eae:	2303      	movs	r3, #3
 8007eb0:	e042      	b.n	8007f38 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	881b      	ldrh	r3, [r3, #0]
 8007eba:	461a      	mov	r2, r3
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ec4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	691b      	ldr	r3, [r3, #16]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d103      	bne.n	8007ed6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	3302      	adds	r3, #2
 8007ed2:	60bb      	str	r3, [r7, #8]
 8007ed4:	e017      	b.n	8007f06 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	3301      	adds	r3, #1
 8007eda:	60bb      	str	r3, [r7, #8]
 8007edc:	e013      	b.n	8007f06 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	9300      	str	r3, [sp, #0]
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	2180      	movs	r1, #128	; 0x80
 8007ee8:	68f8      	ldr	r0, [r7, #12]
 8007eea:	f000 fab9 	bl	8008460 <UART_WaitOnFlagUntilTimeout>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d001      	beq.n	8007ef8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8007ef4:	2303      	movs	r3, #3
 8007ef6:	e01f      	b.n	8007f38 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	1c5a      	adds	r2, r3, #1
 8007efc:	60ba      	str	r2, [r7, #8]
 8007efe:	781a      	ldrb	r2, [r3, #0]
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d1b7      	bne.n	8007e80 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	9300      	str	r3, [sp, #0]
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	2200      	movs	r2, #0
 8007f18:	2140      	movs	r1, #64	; 0x40
 8007f1a:	68f8      	ldr	r0, [r7, #12]
 8007f1c:	f000 faa0 	bl	8008460 <UART_WaitOnFlagUntilTimeout>
 8007f20:	4603      	mov	r3, r0
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d001      	beq.n	8007f2a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8007f26:	2303      	movs	r3, #3
 8007f28:	e006      	b.n	8007f38 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2220      	movs	r2, #32
 8007f2e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8007f32:	2300      	movs	r3, #0
 8007f34:	e000      	b.n	8007f38 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007f36:	2302      	movs	r3, #2
  }
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3718      	adds	r7, #24
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}

08007f40 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b086      	sub	sp, #24
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	60f8      	str	r0, [r7, #12]
 8007f48:	60b9      	str	r1, [r7, #8]
 8007f4a:	4613      	mov	r3, r2
 8007f4c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	2b20      	cmp	r3, #32
 8007f58:	d166      	bne.n	8008028 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d002      	beq.n	8007f66 <HAL_UART_Receive_DMA+0x26>
 8007f60:	88fb      	ldrh	r3, [r7, #6]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d101      	bne.n	8007f6a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	e05f      	b.n	800802a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d101      	bne.n	8007f78 <HAL_UART_Receive_DMA+0x38>
 8007f74:	2302      	movs	r3, #2
 8007f76:	e058      	b.n	800802a <HAL_UART_Receive_DMA+0xea>
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007f80:	68ba      	ldr	r2, [r7, #8]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	88fa      	ldrh	r2, [r7, #6]
 8007f8a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2222      	movs	r2, #34	; 0x22
 8007f96:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f9e:	4a25      	ldr	r2, [pc, #148]	; (8008034 <HAL_UART_Receive_DMA+0xf4>)
 8007fa0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fa6:	4a24      	ldr	r2, [pc, #144]	; (8008038 <HAL_UART_Receive_DMA+0xf8>)
 8007fa8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fae:	4a23      	ldr	r2, [pc, #140]	; (800803c <HAL_UART_Receive_DMA+0xfc>)
 8007fb0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8007fba:	f107 0308 	add.w	r3, r7, #8
 8007fbe:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	3304      	adds	r3, #4
 8007fca:	4619      	mov	r1, r3
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	681a      	ldr	r2, [r3, #0]
 8007fd0:	88fb      	ldrh	r3, [r7, #6]
 8007fd2:	f7fd fd8f 	bl	8005af4 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	613b      	str	r3, [r7, #16]
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	613b      	str	r3, [r7, #16]
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	613b      	str	r3, [r7, #16]
 8007fea:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	68da      	ldr	r2, [r3, #12]
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008002:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	695a      	ldr	r2, [r3, #20]
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f042 0201 	orr.w	r2, r2, #1
 8008012:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	695a      	ldr	r2, [r3, #20]
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008022:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008024:	2300      	movs	r3, #0
 8008026:	e000      	b.n	800802a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008028:	2302      	movs	r3, #2
  }
}
 800802a:	4618      	mov	r0, r3
 800802c:	3718      	adds	r7, #24
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}
 8008032:	bf00      	nop
 8008034:	08008349 	.word	0x08008349
 8008038:	080083b1 	.word	0x080083b1
 800803c:	080083cd 	.word	0x080083cd

08008040 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008048:	2300      	movs	r3, #0
 800804a:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	695b      	ldr	r3, [r3, #20]
 8008052:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008056:	2b80      	cmp	r3, #128	; 0x80
 8008058:	bf0c      	ite	eq
 800805a:	2301      	moveq	r3, #1
 800805c:	2300      	movne	r3, #0
 800805e:	b2db      	uxtb	r3, r3
 8008060:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008068:	b2db      	uxtb	r3, r3
 800806a:	2b21      	cmp	r3, #33	; 0x21
 800806c:	d116      	bne.n	800809c <HAL_UART_DMAStop+0x5c>
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d013      	beq.n	800809c <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	695a      	ldr	r2, [r3, #20]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008082:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008088:	2b00      	cmp	r3, #0
 800808a:	d004      	beq.n	8008096 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008090:	4618      	mov	r0, r3
 8008092:	f7fd fd87 	bl	8005ba4 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f000 fa2c 	bl	80084f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	695b      	ldr	r3, [r3, #20]
 80080a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080a6:	2b40      	cmp	r3, #64	; 0x40
 80080a8:	bf0c      	ite	eq
 80080aa:	2301      	moveq	r3, #1
 80080ac:	2300      	movne	r3, #0
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	2b22      	cmp	r3, #34	; 0x22
 80080bc:	d116      	bne.n	80080ec <HAL_UART_DMAStop+0xac>
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d013      	beq.n	80080ec <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	695a      	ldr	r2, [r3, #20]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080d2:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d004      	beq.n	80080e6 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080e0:	4618      	mov	r0, r3
 80080e2:	f7fd fd5f 	bl	8005ba4 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 fa1a 	bl	8008520 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80080ec:	2300      	movs	r3, #0
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3710      	adds	r7, #16
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}
	...

080080f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b088      	sub	sp, #32
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	68db      	ldr	r3, [r3, #12]
 800810e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	695b      	ldr	r3, [r3, #20]
 8008116:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8008118:	2300      	movs	r3, #0
 800811a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800811c:	2300      	movs	r3, #0
 800811e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	f003 030f 	and.w	r3, r3, #15
 8008126:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d10d      	bne.n	800814a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800812e:	69fb      	ldr	r3, [r7, #28]
 8008130:	f003 0320 	and.w	r3, r3, #32
 8008134:	2b00      	cmp	r3, #0
 8008136:	d008      	beq.n	800814a <HAL_UART_IRQHandler+0x52>
 8008138:	69bb      	ldr	r3, [r7, #24]
 800813a:	f003 0320 	and.w	r3, r3, #32
 800813e:	2b00      	cmp	r3, #0
 8008140:	d003      	beq.n	800814a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 fa8c 	bl	8008660 <UART_Receive_IT>
      return;
 8008148:	e0d1      	b.n	80082ee <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	2b00      	cmp	r3, #0
 800814e:	f000 80b0 	beq.w	80082b2 <HAL_UART_IRQHandler+0x1ba>
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	f003 0301 	and.w	r3, r3, #1
 8008158:	2b00      	cmp	r3, #0
 800815a:	d105      	bne.n	8008168 <HAL_UART_IRQHandler+0x70>
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008162:	2b00      	cmp	r3, #0
 8008164:	f000 80a5 	beq.w	80082b2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008168:	69fb      	ldr	r3, [r7, #28]
 800816a:	f003 0301 	and.w	r3, r3, #1
 800816e:	2b00      	cmp	r3, #0
 8008170:	d00a      	beq.n	8008188 <HAL_UART_IRQHandler+0x90>
 8008172:	69bb      	ldr	r3, [r7, #24]
 8008174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008178:	2b00      	cmp	r3, #0
 800817a:	d005      	beq.n	8008188 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008180:	f043 0201 	orr.w	r2, r3, #1
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008188:	69fb      	ldr	r3, [r7, #28]
 800818a:	f003 0304 	and.w	r3, r3, #4
 800818e:	2b00      	cmp	r3, #0
 8008190:	d00a      	beq.n	80081a8 <HAL_UART_IRQHandler+0xb0>
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	f003 0301 	and.w	r3, r3, #1
 8008198:	2b00      	cmp	r3, #0
 800819a:	d005      	beq.n	80081a8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081a0:	f043 0202 	orr.w	r2, r3, #2
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80081a8:	69fb      	ldr	r3, [r7, #28]
 80081aa:	f003 0302 	and.w	r3, r3, #2
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00a      	beq.n	80081c8 <HAL_UART_IRQHandler+0xd0>
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	f003 0301 	and.w	r3, r3, #1
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d005      	beq.n	80081c8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081c0:	f043 0204 	orr.w	r2, r3, #4
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80081c8:	69fb      	ldr	r3, [r7, #28]
 80081ca:	f003 0308 	and.w	r3, r3, #8
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d00f      	beq.n	80081f2 <HAL_UART_IRQHandler+0xfa>
 80081d2:	69bb      	ldr	r3, [r7, #24]
 80081d4:	f003 0320 	and.w	r3, r3, #32
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d104      	bne.n	80081e6 <HAL_UART_IRQHandler+0xee>
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	f003 0301 	and.w	r3, r3, #1
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d005      	beq.n	80081f2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081ea:	f043 0208 	orr.w	r2, r3, #8
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d078      	beq.n	80082ec <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081fa:	69fb      	ldr	r3, [r7, #28]
 80081fc:	f003 0320 	and.w	r3, r3, #32
 8008200:	2b00      	cmp	r3, #0
 8008202:	d007      	beq.n	8008214 <HAL_UART_IRQHandler+0x11c>
 8008204:	69bb      	ldr	r3, [r7, #24]
 8008206:	f003 0320 	and.w	r3, r3, #32
 800820a:	2b00      	cmp	r3, #0
 800820c:	d002      	beq.n	8008214 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f000 fa26 	bl	8008660 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	695b      	ldr	r3, [r3, #20]
 800821a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800821e:	2b40      	cmp	r3, #64	; 0x40
 8008220:	bf0c      	ite	eq
 8008222:	2301      	moveq	r3, #1
 8008224:	2300      	movne	r3, #0
 8008226:	b2db      	uxtb	r3, r3
 8008228:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800822e:	f003 0308 	and.w	r3, r3, #8
 8008232:	2b00      	cmp	r3, #0
 8008234:	d102      	bne.n	800823c <HAL_UART_IRQHandler+0x144>
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d031      	beq.n	80082a0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	f000 f96f 	bl	8008520 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	695b      	ldr	r3, [r3, #20]
 8008248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800824c:	2b40      	cmp	r3, #64	; 0x40
 800824e:	d123      	bne.n	8008298 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	695a      	ldr	r2, [r3, #20]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800825e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008264:	2b00      	cmp	r3, #0
 8008266:	d013      	beq.n	8008290 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800826c:	4a21      	ldr	r2, [pc, #132]	; (80082f4 <HAL_UART_IRQHandler+0x1fc>)
 800826e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008274:	4618      	mov	r0, r3
 8008276:	f7fd fd05 	bl	8005c84 <HAL_DMA_Abort_IT>
 800827a:	4603      	mov	r3, r0
 800827c:	2b00      	cmp	r3, #0
 800827e:	d016      	beq.n	80082ae <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008284:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008286:	687a      	ldr	r2, [r7, #4]
 8008288:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800828a:	4610      	mov	r0, r2
 800828c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800828e:	e00e      	b.n	80082ae <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 f84f 	bl	8008334 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008296:	e00a      	b.n	80082ae <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	f000 f84b 	bl	8008334 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800829e:	e006      	b.n	80082ae <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f000 f847 	bl	8008334 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2200      	movs	r2, #0
 80082aa:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80082ac:	e01e      	b.n	80082ec <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082ae:	bf00      	nop
    return;
 80082b0:	e01c      	b.n	80082ec <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80082b2:	69fb      	ldr	r3, [r7, #28]
 80082b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d008      	beq.n	80082ce <HAL_UART_IRQHandler+0x1d6>
 80082bc:	69bb      	ldr	r3, [r7, #24]
 80082be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d003      	beq.n	80082ce <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 f95c 	bl	8008584 <UART_Transmit_IT>
    return;
 80082cc:	e00f      	b.n	80082ee <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80082ce:	69fb      	ldr	r3, [r7, #28]
 80082d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d00a      	beq.n	80082ee <HAL_UART_IRQHandler+0x1f6>
 80082d8:	69bb      	ldr	r3, [r7, #24]
 80082da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d005      	beq.n	80082ee <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 f9a4 	bl	8008630 <UART_EndTransmit_IT>
    return;
 80082e8:	bf00      	nop
 80082ea:	e000      	b.n	80082ee <HAL_UART_IRQHandler+0x1f6>
    return;
 80082ec:	bf00      	nop
  }
}
 80082ee:	3720      	adds	r7, #32
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}
 80082f4:	0800855d 	.word	0x0800855d

080082f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008300:	bf00      	nop
 8008302:	370c      	adds	r7, #12
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr

0800830c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800830c:	b480      	push	{r7}
 800830e:	b083      	sub	sp, #12
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008314:	bf00      	nop
 8008316:	370c      	adds	r7, #12
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr

08008320 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008328:	bf00      	nop
 800832a:	370c      	adds	r7, #12
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008334:	b480      	push	{r7}
 8008336:	b083      	sub	sp, #12
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800833c:	bf00      	nop
 800833e:	370c      	adds	r7, #12
 8008340:	46bd      	mov	sp, r7
 8008342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008346:	4770      	bx	lr

08008348 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b084      	sub	sp, #16
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008354:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008360:	2b00      	cmp	r3, #0
 8008362:	d11e      	bne.n	80083a2 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2200      	movs	r2, #0
 8008368:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	68da      	ldr	r2, [r3, #12]
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008378:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	695a      	ldr	r2, [r3, #20]
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f022 0201 	bic.w	r2, r2, #1
 8008388:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	695a      	ldr	r2, [r3, #20]
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008398:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2220      	movs	r2, #32
 800839e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80083a2:	68f8      	ldr	r0, [r7, #12]
 80083a4:	f7ff ffb2 	bl	800830c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083a8:	bf00      	nop
 80083aa:	3710      	adds	r7, #16
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}

080083b0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083bc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80083be:	68f8      	ldr	r0, [r7, #12]
 80083c0:	f7ff ffae 	bl	8008320 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083c4:	bf00      	nop
 80083c6:	3710      	adds	r7, #16
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}

080083cc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b084      	sub	sp, #16
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80083d4:	2300      	movs	r3, #0
 80083d6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083dc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	695b      	ldr	r3, [r3, #20]
 80083e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083e8:	2b80      	cmp	r3, #128	; 0x80
 80083ea:	bf0c      	ite	eq
 80083ec:	2301      	moveq	r3, #1
 80083ee:	2300      	movne	r3, #0
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	2b21      	cmp	r3, #33	; 0x21
 80083fe:	d108      	bne.n	8008412 <UART_DMAError+0x46>
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d005      	beq.n	8008412 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	2200      	movs	r2, #0
 800840a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800840c:	68b8      	ldr	r0, [r7, #8]
 800840e:	f000 f871 	bl	80084f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	695b      	ldr	r3, [r3, #20]
 8008418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800841c:	2b40      	cmp	r3, #64	; 0x40
 800841e:	bf0c      	ite	eq
 8008420:	2301      	moveq	r3, #1
 8008422:	2300      	movne	r3, #0
 8008424:	b2db      	uxtb	r3, r3
 8008426:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800842e:	b2db      	uxtb	r3, r3
 8008430:	2b22      	cmp	r3, #34	; 0x22
 8008432:	d108      	bne.n	8008446 <UART_DMAError+0x7a>
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d005      	beq.n	8008446 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	2200      	movs	r2, #0
 800843e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008440:	68b8      	ldr	r0, [r7, #8]
 8008442:	f000 f86d 	bl	8008520 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800844a:	f043 0210 	orr.w	r2, r3, #16
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008452:	68b8      	ldr	r0, [r7, #8]
 8008454:	f7ff ff6e 	bl	8008334 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008458:	bf00      	nop
 800845a:	3710      	adds	r7, #16
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	603b      	str	r3, [r7, #0]
 800846c:	4613      	mov	r3, r2
 800846e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008470:	e02c      	b.n	80084cc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008472:	69bb      	ldr	r3, [r7, #24]
 8008474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008478:	d028      	beq.n	80084cc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800847a:	69bb      	ldr	r3, [r7, #24]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d007      	beq.n	8008490 <UART_WaitOnFlagUntilTimeout+0x30>
 8008480:	f7fd f94a 	bl	8005718 <HAL_GetTick>
 8008484:	4602      	mov	r2, r0
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	1ad3      	subs	r3, r2, r3
 800848a:	69ba      	ldr	r2, [r7, #24]
 800848c:	429a      	cmp	r2, r3
 800848e:	d21d      	bcs.n	80084cc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	68da      	ldr	r2, [r3, #12]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800849e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	695a      	ldr	r2, [r3, #20]
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f022 0201 	bic.w	r2, r2, #1
 80084ae:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	2220      	movs	r2, #32
 80084b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2220      	movs	r2, #32
 80084bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2200      	movs	r2, #0
 80084c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80084c8:	2303      	movs	r3, #3
 80084ca:	e00f      	b.n	80084ec <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	681a      	ldr	r2, [r3, #0]
 80084d2:	68bb      	ldr	r3, [r7, #8]
 80084d4:	4013      	ands	r3, r2
 80084d6:	68ba      	ldr	r2, [r7, #8]
 80084d8:	429a      	cmp	r2, r3
 80084da:	bf0c      	ite	eq
 80084dc:	2301      	moveq	r3, #1
 80084de:	2300      	movne	r3, #0
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	461a      	mov	r2, r3
 80084e4:	79fb      	ldrb	r3, [r7, #7]
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d0c3      	beq.n	8008472 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80084ea:	2300      	movs	r3, #0
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3710      	adds	r7, #16
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bd80      	pop	{r7, pc}

080084f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b083      	sub	sp, #12
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	68da      	ldr	r2, [r3, #12]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800850a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2220      	movs	r2, #32
 8008510:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8008514:	bf00      	nop
 8008516:	370c      	adds	r7, #12
 8008518:	46bd      	mov	sp, r7
 800851a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851e:	4770      	bx	lr

08008520 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	68da      	ldr	r2, [r3, #12]
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008536:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	695a      	ldr	r2, [r3, #20]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f022 0201 	bic.w	r2, r2, #1
 8008546:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2220      	movs	r2, #32
 800854c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008550:	bf00      	nop
 8008552:	370c      	adds	r7, #12
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008568:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2200      	movs	r2, #0
 8008574:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008576:	68f8      	ldr	r0, [r7, #12]
 8008578:	f7ff fedc 	bl	8008334 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800857c:	bf00      	nop
 800857e:	3710      	adds	r7, #16
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008584:	b480      	push	{r7}
 8008586:	b085      	sub	sp, #20
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008592:	b2db      	uxtb	r3, r3
 8008594:	2b21      	cmp	r3, #33	; 0x21
 8008596:	d144      	bne.n	8008622 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	689b      	ldr	r3, [r3, #8]
 800859c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085a0:	d11a      	bne.n	80085d8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6a1b      	ldr	r3, [r3, #32]
 80085a6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	881b      	ldrh	r3, [r3, #0]
 80085ac:	461a      	mov	r2, r3
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085b6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	691b      	ldr	r3, [r3, #16]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d105      	bne.n	80085cc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6a1b      	ldr	r3, [r3, #32]
 80085c4:	1c9a      	adds	r2, r3, #2
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	621a      	str	r2, [r3, #32]
 80085ca:	e00e      	b.n	80085ea <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6a1b      	ldr	r3, [r3, #32]
 80085d0:	1c5a      	adds	r2, r3, #1
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	621a      	str	r2, [r3, #32]
 80085d6:	e008      	b.n	80085ea <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6a1b      	ldr	r3, [r3, #32]
 80085dc:	1c59      	adds	r1, r3, #1
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	6211      	str	r1, [r2, #32]
 80085e2:	781a      	ldrb	r2, [r3, #0]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80085ee:	b29b      	uxth	r3, r3
 80085f0:	3b01      	subs	r3, #1
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	687a      	ldr	r2, [r7, #4]
 80085f6:	4619      	mov	r1, r3
 80085f8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d10f      	bne.n	800861e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	68da      	ldr	r2, [r3, #12]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800860c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	68da      	ldr	r2, [r3, #12]
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800861c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800861e:	2300      	movs	r3, #0
 8008620:	e000      	b.n	8008624 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008622:	2302      	movs	r3, #2
  }
}
 8008624:	4618      	mov	r0, r3
 8008626:	3714      	adds	r7, #20
 8008628:	46bd      	mov	sp, r7
 800862a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862e:	4770      	bx	lr

08008630 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b082      	sub	sp, #8
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	68da      	ldr	r2, [r3, #12]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008646:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2220      	movs	r2, #32
 800864c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f7ff fe51 	bl	80082f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008656:	2300      	movs	r3, #0
}
 8008658:	4618      	mov	r0, r3
 800865a:	3708      	adds	r7, #8
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}

08008660 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800866e:	b2db      	uxtb	r3, r3
 8008670:	2b22      	cmp	r3, #34	; 0x22
 8008672:	d171      	bne.n	8008758 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800867c:	d123      	bne.n	80086c6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008682:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	691b      	ldr	r3, [r3, #16]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d10e      	bne.n	80086aa <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	b29b      	uxth	r3, r3
 8008694:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008698:	b29a      	uxth	r2, r3
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086a2:	1c9a      	adds	r2, r3, #2
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	629a      	str	r2, [r3, #40]	; 0x28
 80086a8:	e029      	b.n	80086fe <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	685b      	ldr	r3, [r3, #4]
 80086b0:	b29b      	uxth	r3, r3
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	b29a      	uxth	r2, r3
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086be:	1c5a      	adds	r2, r3, #1
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	629a      	str	r2, [r3, #40]	; 0x28
 80086c4:	e01b      	b.n	80086fe <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	691b      	ldr	r3, [r3, #16]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d10a      	bne.n	80086e4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	6858      	ldr	r0, [r3, #4]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086d8:	1c59      	adds	r1, r3, #1
 80086da:	687a      	ldr	r2, [r7, #4]
 80086dc:	6291      	str	r1, [r2, #40]	; 0x28
 80086de:	b2c2      	uxtb	r2, r0
 80086e0:	701a      	strb	r2, [r3, #0]
 80086e2:	e00c      	b.n	80086fe <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	b2da      	uxtb	r2, r3
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086f0:	1c58      	adds	r0, r3, #1
 80086f2:	6879      	ldr	r1, [r7, #4]
 80086f4:	6288      	str	r0, [r1, #40]	; 0x28
 80086f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80086fa:	b2d2      	uxtb	r2, r2
 80086fc:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008702:	b29b      	uxth	r3, r3
 8008704:	3b01      	subs	r3, #1
 8008706:	b29b      	uxth	r3, r3
 8008708:	687a      	ldr	r2, [r7, #4]
 800870a:	4619      	mov	r1, r3
 800870c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800870e:	2b00      	cmp	r3, #0
 8008710:	d120      	bne.n	8008754 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	68da      	ldr	r2, [r3, #12]
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f022 0220 	bic.w	r2, r2, #32
 8008720:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	68da      	ldr	r2, [r3, #12]
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008730:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	695a      	ldr	r2, [r3, #20]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f022 0201 	bic.w	r2, r2, #1
 8008740:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2220      	movs	r2, #32
 8008746:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f7ff fdde 	bl	800830c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8008750:	2300      	movs	r3, #0
 8008752:	e002      	b.n	800875a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008754:	2300      	movs	r3, #0
 8008756:	e000      	b.n	800875a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008758:	2302      	movs	r3, #2
  }
}
 800875a:	4618      	mov	r0, r3
 800875c:	3710      	adds	r7, #16
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}
	...

08008764 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008768:	b085      	sub	sp, #20
 800876a:	af00      	add	r7, sp, #0
 800876c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	691b      	ldr	r3, [r3, #16]
 8008774:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	68da      	ldr	r2, [r3, #12]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	430a      	orrs	r2, r1
 8008782:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	689a      	ldr	r2, [r3, #8]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	691b      	ldr	r3, [r3, #16]
 800878c:	431a      	orrs	r2, r3
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	695b      	ldr	r3, [r3, #20]
 8008792:	431a      	orrs	r2, r3
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	69db      	ldr	r3, [r3, #28]
 8008798:	4313      	orrs	r3, r2
 800879a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	68db      	ldr	r3, [r3, #12]
 80087a2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80087a6:	f023 030c 	bic.w	r3, r3, #12
 80087aa:	687a      	ldr	r2, [r7, #4]
 80087ac:	6812      	ldr	r2, [r2, #0]
 80087ae:	68f9      	ldr	r1, [r7, #12]
 80087b0:	430b      	orrs	r3, r1
 80087b2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	695b      	ldr	r3, [r3, #20]
 80087ba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	699a      	ldr	r2, [r3, #24]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	430a      	orrs	r2, r1
 80087c8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	69db      	ldr	r3, [r3, #28]
 80087ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087d2:	f040 818b 	bne.w	8008aec <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4ac1      	ldr	r2, [pc, #772]	; (8008ae0 <UART_SetConfig+0x37c>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d005      	beq.n	80087ec <UART_SetConfig+0x88>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4abf      	ldr	r2, [pc, #764]	; (8008ae4 <UART_SetConfig+0x380>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	f040 80bd 	bne.w	8008966 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80087ec:	f7ff faae 	bl	8007d4c <HAL_RCC_GetPCLK2Freq>
 80087f0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	461d      	mov	r5, r3
 80087f6:	f04f 0600 	mov.w	r6, #0
 80087fa:	46a8      	mov	r8, r5
 80087fc:	46b1      	mov	r9, r6
 80087fe:	eb18 0308 	adds.w	r3, r8, r8
 8008802:	eb49 0409 	adc.w	r4, r9, r9
 8008806:	4698      	mov	r8, r3
 8008808:	46a1      	mov	r9, r4
 800880a:	eb18 0805 	adds.w	r8, r8, r5
 800880e:	eb49 0906 	adc.w	r9, r9, r6
 8008812:	f04f 0100 	mov.w	r1, #0
 8008816:	f04f 0200 	mov.w	r2, #0
 800881a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800881e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008822:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008826:	4688      	mov	r8, r1
 8008828:	4691      	mov	r9, r2
 800882a:	eb18 0005 	adds.w	r0, r8, r5
 800882e:	eb49 0106 	adc.w	r1, r9, r6
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	461d      	mov	r5, r3
 8008838:	f04f 0600 	mov.w	r6, #0
 800883c:	196b      	adds	r3, r5, r5
 800883e:	eb46 0406 	adc.w	r4, r6, r6
 8008842:	461a      	mov	r2, r3
 8008844:	4623      	mov	r3, r4
 8008846:	f7f8 fa1f 	bl	8000c88 <__aeabi_uldivmod>
 800884a:	4603      	mov	r3, r0
 800884c:	460c      	mov	r4, r1
 800884e:	461a      	mov	r2, r3
 8008850:	4ba5      	ldr	r3, [pc, #660]	; (8008ae8 <UART_SetConfig+0x384>)
 8008852:	fba3 2302 	umull	r2, r3, r3, r2
 8008856:	095b      	lsrs	r3, r3, #5
 8008858:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	461d      	mov	r5, r3
 8008860:	f04f 0600 	mov.w	r6, #0
 8008864:	46a9      	mov	r9, r5
 8008866:	46b2      	mov	sl, r6
 8008868:	eb19 0309 	adds.w	r3, r9, r9
 800886c:	eb4a 040a 	adc.w	r4, sl, sl
 8008870:	4699      	mov	r9, r3
 8008872:	46a2      	mov	sl, r4
 8008874:	eb19 0905 	adds.w	r9, r9, r5
 8008878:	eb4a 0a06 	adc.w	sl, sl, r6
 800887c:	f04f 0100 	mov.w	r1, #0
 8008880:	f04f 0200 	mov.w	r2, #0
 8008884:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008888:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800888c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008890:	4689      	mov	r9, r1
 8008892:	4692      	mov	sl, r2
 8008894:	eb19 0005 	adds.w	r0, r9, r5
 8008898:	eb4a 0106 	adc.w	r1, sl, r6
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	461d      	mov	r5, r3
 80088a2:	f04f 0600 	mov.w	r6, #0
 80088a6:	196b      	adds	r3, r5, r5
 80088a8:	eb46 0406 	adc.w	r4, r6, r6
 80088ac:	461a      	mov	r2, r3
 80088ae:	4623      	mov	r3, r4
 80088b0:	f7f8 f9ea 	bl	8000c88 <__aeabi_uldivmod>
 80088b4:	4603      	mov	r3, r0
 80088b6:	460c      	mov	r4, r1
 80088b8:	461a      	mov	r2, r3
 80088ba:	4b8b      	ldr	r3, [pc, #556]	; (8008ae8 <UART_SetConfig+0x384>)
 80088bc:	fba3 1302 	umull	r1, r3, r3, r2
 80088c0:	095b      	lsrs	r3, r3, #5
 80088c2:	2164      	movs	r1, #100	; 0x64
 80088c4:	fb01 f303 	mul.w	r3, r1, r3
 80088c8:	1ad3      	subs	r3, r2, r3
 80088ca:	00db      	lsls	r3, r3, #3
 80088cc:	3332      	adds	r3, #50	; 0x32
 80088ce:	4a86      	ldr	r2, [pc, #536]	; (8008ae8 <UART_SetConfig+0x384>)
 80088d0:	fba2 2303 	umull	r2, r3, r2, r3
 80088d4:	095b      	lsrs	r3, r3, #5
 80088d6:	005b      	lsls	r3, r3, #1
 80088d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80088dc:	4498      	add	r8, r3
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	461d      	mov	r5, r3
 80088e2:	f04f 0600 	mov.w	r6, #0
 80088e6:	46a9      	mov	r9, r5
 80088e8:	46b2      	mov	sl, r6
 80088ea:	eb19 0309 	adds.w	r3, r9, r9
 80088ee:	eb4a 040a 	adc.w	r4, sl, sl
 80088f2:	4699      	mov	r9, r3
 80088f4:	46a2      	mov	sl, r4
 80088f6:	eb19 0905 	adds.w	r9, r9, r5
 80088fa:	eb4a 0a06 	adc.w	sl, sl, r6
 80088fe:	f04f 0100 	mov.w	r1, #0
 8008902:	f04f 0200 	mov.w	r2, #0
 8008906:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800890a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800890e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008912:	4689      	mov	r9, r1
 8008914:	4692      	mov	sl, r2
 8008916:	eb19 0005 	adds.w	r0, r9, r5
 800891a:	eb4a 0106 	adc.w	r1, sl, r6
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	461d      	mov	r5, r3
 8008924:	f04f 0600 	mov.w	r6, #0
 8008928:	196b      	adds	r3, r5, r5
 800892a:	eb46 0406 	adc.w	r4, r6, r6
 800892e:	461a      	mov	r2, r3
 8008930:	4623      	mov	r3, r4
 8008932:	f7f8 f9a9 	bl	8000c88 <__aeabi_uldivmod>
 8008936:	4603      	mov	r3, r0
 8008938:	460c      	mov	r4, r1
 800893a:	461a      	mov	r2, r3
 800893c:	4b6a      	ldr	r3, [pc, #424]	; (8008ae8 <UART_SetConfig+0x384>)
 800893e:	fba3 1302 	umull	r1, r3, r3, r2
 8008942:	095b      	lsrs	r3, r3, #5
 8008944:	2164      	movs	r1, #100	; 0x64
 8008946:	fb01 f303 	mul.w	r3, r1, r3
 800894a:	1ad3      	subs	r3, r2, r3
 800894c:	00db      	lsls	r3, r3, #3
 800894e:	3332      	adds	r3, #50	; 0x32
 8008950:	4a65      	ldr	r2, [pc, #404]	; (8008ae8 <UART_SetConfig+0x384>)
 8008952:	fba2 2303 	umull	r2, r3, r2, r3
 8008956:	095b      	lsrs	r3, r3, #5
 8008958:	f003 0207 	and.w	r2, r3, #7
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4442      	add	r2, r8
 8008962:	609a      	str	r2, [r3, #8]
 8008964:	e26f      	b.n	8008e46 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008966:	f7ff f9dd 	bl	8007d24 <HAL_RCC_GetPCLK1Freq>
 800896a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	461d      	mov	r5, r3
 8008970:	f04f 0600 	mov.w	r6, #0
 8008974:	46a8      	mov	r8, r5
 8008976:	46b1      	mov	r9, r6
 8008978:	eb18 0308 	adds.w	r3, r8, r8
 800897c:	eb49 0409 	adc.w	r4, r9, r9
 8008980:	4698      	mov	r8, r3
 8008982:	46a1      	mov	r9, r4
 8008984:	eb18 0805 	adds.w	r8, r8, r5
 8008988:	eb49 0906 	adc.w	r9, r9, r6
 800898c:	f04f 0100 	mov.w	r1, #0
 8008990:	f04f 0200 	mov.w	r2, #0
 8008994:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008998:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800899c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80089a0:	4688      	mov	r8, r1
 80089a2:	4691      	mov	r9, r2
 80089a4:	eb18 0005 	adds.w	r0, r8, r5
 80089a8:	eb49 0106 	adc.w	r1, r9, r6
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	461d      	mov	r5, r3
 80089b2:	f04f 0600 	mov.w	r6, #0
 80089b6:	196b      	adds	r3, r5, r5
 80089b8:	eb46 0406 	adc.w	r4, r6, r6
 80089bc:	461a      	mov	r2, r3
 80089be:	4623      	mov	r3, r4
 80089c0:	f7f8 f962 	bl	8000c88 <__aeabi_uldivmod>
 80089c4:	4603      	mov	r3, r0
 80089c6:	460c      	mov	r4, r1
 80089c8:	461a      	mov	r2, r3
 80089ca:	4b47      	ldr	r3, [pc, #284]	; (8008ae8 <UART_SetConfig+0x384>)
 80089cc:	fba3 2302 	umull	r2, r3, r3, r2
 80089d0:	095b      	lsrs	r3, r3, #5
 80089d2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	461d      	mov	r5, r3
 80089da:	f04f 0600 	mov.w	r6, #0
 80089de:	46a9      	mov	r9, r5
 80089e0:	46b2      	mov	sl, r6
 80089e2:	eb19 0309 	adds.w	r3, r9, r9
 80089e6:	eb4a 040a 	adc.w	r4, sl, sl
 80089ea:	4699      	mov	r9, r3
 80089ec:	46a2      	mov	sl, r4
 80089ee:	eb19 0905 	adds.w	r9, r9, r5
 80089f2:	eb4a 0a06 	adc.w	sl, sl, r6
 80089f6:	f04f 0100 	mov.w	r1, #0
 80089fa:	f04f 0200 	mov.w	r2, #0
 80089fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008a02:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008a06:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008a0a:	4689      	mov	r9, r1
 8008a0c:	4692      	mov	sl, r2
 8008a0e:	eb19 0005 	adds.w	r0, r9, r5
 8008a12:	eb4a 0106 	adc.w	r1, sl, r6
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	461d      	mov	r5, r3
 8008a1c:	f04f 0600 	mov.w	r6, #0
 8008a20:	196b      	adds	r3, r5, r5
 8008a22:	eb46 0406 	adc.w	r4, r6, r6
 8008a26:	461a      	mov	r2, r3
 8008a28:	4623      	mov	r3, r4
 8008a2a:	f7f8 f92d 	bl	8000c88 <__aeabi_uldivmod>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	460c      	mov	r4, r1
 8008a32:	461a      	mov	r2, r3
 8008a34:	4b2c      	ldr	r3, [pc, #176]	; (8008ae8 <UART_SetConfig+0x384>)
 8008a36:	fba3 1302 	umull	r1, r3, r3, r2
 8008a3a:	095b      	lsrs	r3, r3, #5
 8008a3c:	2164      	movs	r1, #100	; 0x64
 8008a3e:	fb01 f303 	mul.w	r3, r1, r3
 8008a42:	1ad3      	subs	r3, r2, r3
 8008a44:	00db      	lsls	r3, r3, #3
 8008a46:	3332      	adds	r3, #50	; 0x32
 8008a48:	4a27      	ldr	r2, [pc, #156]	; (8008ae8 <UART_SetConfig+0x384>)
 8008a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a4e:	095b      	lsrs	r3, r3, #5
 8008a50:	005b      	lsls	r3, r3, #1
 8008a52:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008a56:	4498      	add	r8, r3
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	461d      	mov	r5, r3
 8008a5c:	f04f 0600 	mov.w	r6, #0
 8008a60:	46a9      	mov	r9, r5
 8008a62:	46b2      	mov	sl, r6
 8008a64:	eb19 0309 	adds.w	r3, r9, r9
 8008a68:	eb4a 040a 	adc.w	r4, sl, sl
 8008a6c:	4699      	mov	r9, r3
 8008a6e:	46a2      	mov	sl, r4
 8008a70:	eb19 0905 	adds.w	r9, r9, r5
 8008a74:	eb4a 0a06 	adc.w	sl, sl, r6
 8008a78:	f04f 0100 	mov.w	r1, #0
 8008a7c:	f04f 0200 	mov.w	r2, #0
 8008a80:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008a84:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008a88:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008a8c:	4689      	mov	r9, r1
 8008a8e:	4692      	mov	sl, r2
 8008a90:	eb19 0005 	adds.w	r0, r9, r5
 8008a94:	eb4a 0106 	adc.w	r1, sl, r6
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	685b      	ldr	r3, [r3, #4]
 8008a9c:	461d      	mov	r5, r3
 8008a9e:	f04f 0600 	mov.w	r6, #0
 8008aa2:	196b      	adds	r3, r5, r5
 8008aa4:	eb46 0406 	adc.w	r4, r6, r6
 8008aa8:	461a      	mov	r2, r3
 8008aaa:	4623      	mov	r3, r4
 8008aac:	f7f8 f8ec 	bl	8000c88 <__aeabi_uldivmod>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	460c      	mov	r4, r1
 8008ab4:	461a      	mov	r2, r3
 8008ab6:	4b0c      	ldr	r3, [pc, #48]	; (8008ae8 <UART_SetConfig+0x384>)
 8008ab8:	fba3 1302 	umull	r1, r3, r3, r2
 8008abc:	095b      	lsrs	r3, r3, #5
 8008abe:	2164      	movs	r1, #100	; 0x64
 8008ac0:	fb01 f303 	mul.w	r3, r1, r3
 8008ac4:	1ad3      	subs	r3, r2, r3
 8008ac6:	00db      	lsls	r3, r3, #3
 8008ac8:	3332      	adds	r3, #50	; 0x32
 8008aca:	4a07      	ldr	r2, [pc, #28]	; (8008ae8 <UART_SetConfig+0x384>)
 8008acc:	fba2 2303 	umull	r2, r3, r2, r3
 8008ad0:	095b      	lsrs	r3, r3, #5
 8008ad2:	f003 0207 	and.w	r2, r3, #7
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4442      	add	r2, r8
 8008adc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8008ade:	e1b2      	b.n	8008e46 <UART_SetConfig+0x6e2>
 8008ae0:	40011000 	.word	0x40011000
 8008ae4:	40011400 	.word	0x40011400
 8008ae8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4ad7      	ldr	r2, [pc, #860]	; (8008e50 <UART_SetConfig+0x6ec>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d005      	beq.n	8008b02 <UART_SetConfig+0x39e>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4ad6      	ldr	r2, [pc, #856]	; (8008e54 <UART_SetConfig+0x6f0>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	f040 80d1 	bne.w	8008ca4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8008b02:	f7ff f923 	bl	8007d4c <HAL_RCC_GetPCLK2Freq>
 8008b06:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	469a      	mov	sl, r3
 8008b0c:	f04f 0b00 	mov.w	fp, #0
 8008b10:	46d0      	mov	r8, sl
 8008b12:	46d9      	mov	r9, fp
 8008b14:	eb18 0308 	adds.w	r3, r8, r8
 8008b18:	eb49 0409 	adc.w	r4, r9, r9
 8008b1c:	4698      	mov	r8, r3
 8008b1e:	46a1      	mov	r9, r4
 8008b20:	eb18 080a 	adds.w	r8, r8, sl
 8008b24:	eb49 090b 	adc.w	r9, r9, fp
 8008b28:	f04f 0100 	mov.w	r1, #0
 8008b2c:	f04f 0200 	mov.w	r2, #0
 8008b30:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008b34:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008b38:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008b3c:	4688      	mov	r8, r1
 8008b3e:	4691      	mov	r9, r2
 8008b40:	eb1a 0508 	adds.w	r5, sl, r8
 8008b44:	eb4b 0609 	adc.w	r6, fp, r9
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	685b      	ldr	r3, [r3, #4]
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	f04f 0200 	mov.w	r2, #0
 8008b52:	f04f 0300 	mov.w	r3, #0
 8008b56:	f04f 0400 	mov.w	r4, #0
 8008b5a:	0094      	lsls	r4, r2, #2
 8008b5c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008b60:	008b      	lsls	r3, r1, #2
 8008b62:	461a      	mov	r2, r3
 8008b64:	4623      	mov	r3, r4
 8008b66:	4628      	mov	r0, r5
 8008b68:	4631      	mov	r1, r6
 8008b6a:	f7f8 f88d 	bl	8000c88 <__aeabi_uldivmod>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	460c      	mov	r4, r1
 8008b72:	461a      	mov	r2, r3
 8008b74:	4bb8      	ldr	r3, [pc, #736]	; (8008e58 <UART_SetConfig+0x6f4>)
 8008b76:	fba3 2302 	umull	r2, r3, r3, r2
 8008b7a:	095b      	lsrs	r3, r3, #5
 8008b7c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	469b      	mov	fp, r3
 8008b84:	f04f 0c00 	mov.w	ip, #0
 8008b88:	46d9      	mov	r9, fp
 8008b8a:	46e2      	mov	sl, ip
 8008b8c:	eb19 0309 	adds.w	r3, r9, r9
 8008b90:	eb4a 040a 	adc.w	r4, sl, sl
 8008b94:	4699      	mov	r9, r3
 8008b96:	46a2      	mov	sl, r4
 8008b98:	eb19 090b 	adds.w	r9, r9, fp
 8008b9c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008ba0:	f04f 0100 	mov.w	r1, #0
 8008ba4:	f04f 0200 	mov.w	r2, #0
 8008ba8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008bac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008bb0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008bb4:	4689      	mov	r9, r1
 8008bb6:	4692      	mov	sl, r2
 8008bb8:	eb1b 0509 	adds.w	r5, fp, r9
 8008bbc:	eb4c 060a 	adc.w	r6, ip, sl
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	f04f 0200 	mov.w	r2, #0
 8008bca:	f04f 0300 	mov.w	r3, #0
 8008bce:	f04f 0400 	mov.w	r4, #0
 8008bd2:	0094      	lsls	r4, r2, #2
 8008bd4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008bd8:	008b      	lsls	r3, r1, #2
 8008bda:	461a      	mov	r2, r3
 8008bdc:	4623      	mov	r3, r4
 8008bde:	4628      	mov	r0, r5
 8008be0:	4631      	mov	r1, r6
 8008be2:	f7f8 f851 	bl	8000c88 <__aeabi_uldivmod>
 8008be6:	4603      	mov	r3, r0
 8008be8:	460c      	mov	r4, r1
 8008bea:	461a      	mov	r2, r3
 8008bec:	4b9a      	ldr	r3, [pc, #616]	; (8008e58 <UART_SetConfig+0x6f4>)
 8008bee:	fba3 1302 	umull	r1, r3, r3, r2
 8008bf2:	095b      	lsrs	r3, r3, #5
 8008bf4:	2164      	movs	r1, #100	; 0x64
 8008bf6:	fb01 f303 	mul.w	r3, r1, r3
 8008bfa:	1ad3      	subs	r3, r2, r3
 8008bfc:	011b      	lsls	r3, r3, #4
 8008bfe:	3332      	adds	r3, #50	; 0x32
 8008c00:	4a95      	ldr	r2, [pc, #596]	; (8008e58 <UART_SetConfig+0x6f4>)
 8008c02:	fba2 2303 	umull	r2, r3, r2, r3
 8008c06:	095b      	lsrs	r3, r3, #5
 8008c08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c0c:	4498      	add	r8, r3
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	469b      	mov	fp, r3
 8008c12:	f04f 0c00 	mov.w	ip, #0
 8008c16:	46d9      	mov	r9, fp
 8008c18:	46e2      	mov	sl, ip
 8008c1a:	eb19 0309 	adds.w	r3, r9, r9
 8008c1e:	eb4a 040a 	adc.w	r4, sl, sl
 8008c22:	4699      	mov	r9, r3
 8008c24:	46a2      	mov	sl, r4
 8008c26:	eb19 090b 	adds.w	r9, r9, fp
 8008c2a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008c2e:	f04f 0100 	mov.w	r1, #0
 8008c32:	f04f 0200 	mov.w	r2, #0
 8008c36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c3a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008c3e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008c42:	4689      	mov	r9, r1
 8008c44:	4692      	mov	sl, r2
 8008c46:	eb1b 0509 	adds.w	r5, fp, r9
 8008c4a:	eb4c 060a 	adc.w	r6, ip, sl
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	4619      	mov	r1, r3
 8008c54:	f04f 0200 	mov.w	r2, #0
 8008c58:	f04f 0300 	mov.w	r3, #0
 8008c5c:	f04f 0400 	mov.w	r4, #0
 8008c60:	0094      	lsls	r4, r2, #2
 8008c62:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008c66:	008b      	lsls	r3, r1, #2
 8008c68:	461a      	mov	r2, r3
 8008c6a:	4623      	mov	r3, r4
 8008c6c:	4628      	mov	r0, r5
 8008c6e:	4631      	mov	r1, r6
 8008c70:	f7f8 f80a 	bl	8000c88 <__aeabi_uldivmod>
 8008c74:	4603      	mov	r3, r0
 8008c76:	460c      	mov	r4, r1
 8008c78:	461a      	mov	r2, r3
 8008c7a:	4b77      	ldr	r3, [pc, #476]	; (8008e58 <UART_SetConfig+0x6f4>)
 8008c7c:	fba3 1302 	umull	r1, r3, r3, r2
 8008c80:	095b      	lsrs	r3, r3, #5
 8008c82:	2164      	movs	r1, #100	; 0x64
 8008c84:	fb01 f303 	mul.w	r3, r1, r3
 8008c88:	1ad3      	subs	r3, r2, r3
 8008c8a:	011b      	lsls	r3, r3, #4
 8008c8c:	3332      	adds	r3, #50	; 0x32
 8008c8e:	4a72      	ldr	r2, [pc, #456]	; (8008e58 <UART_SetConfig+0x6f4>)
 8008c90:	fba2 2303 	umull	r2, r3, r2, r3
 8008c94:	095b      	lsrs	r3, r3, #5
 8008c96:	f003 020f 	and.w	r2, r3, #15
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4442      	add	r2, r8
 8008ca0:	609a      	str	r2, [r3, #8]
 8008ca2:	e0d0      	b.n	8008e46 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8008ca4:	f7ff f83e 	bl	8007d24 <HAL_RCC_GetPCLK1Freq>
 8008ca8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	469a      	mov	sl, r3
 8008cae:	f04f 0b00 	mov.w	fp, #0
 8008cb2:	46d0      	mov	r8, sl
 8008cb4:	46d9      	mov	r9, fp
 8008cb6:	eb18 0308 	adds.w	r3, r8, r8
 8008cba:	eb49 0409 	adc.w	r4, r9, r9
 8008cbe:	4698      	mov	r8, r3
 8008cc0:	46a1      	mov	r9, r4
 8008cc2:	eb18 080a 	adds.w	r8, r8, sl
 8008cc6:	eb49 090b 	adc.w	r9, r9, fp
 8008cca:	f04f 0100 	mov.w	r1, #0
 8008cce:	f04f 0200 	mov.w	r2, #0
 8008cd2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008cd6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008cda:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008cde:	4688      	mov	r8, r1
 8008ce0:	4691      	mov	r9, r2
 8008ce2:	eb1a 0508 	adds.w	r5, sl, r8
 8008ce6:	eb4b 0609 	adc.w	r6, fp, r9
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	4619      	mov	r1, r3
 8008cf0:	f04f 0200 	mov.w	r2, #0
 8008cf4:	f04f 0300 	mov.w	r3, #0
 8008cf8:	f04f 0400 	mov.w	r4, #0
 8008cfc:	0094      	lsls	r4, r2, #2
 8008cfe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008d02:	008b      	lsls	r3, r1, #2
 8008d04:	461a      	mov	r2, r3
 8008d06:	4623      	mov	r3, r4
 8008d08:	4628      	mov	r0, r5
 8008d0a:	4631      	mov	r1, r6
 8008d0c:	f7f7 ffbc 	bl	8000c88 <__aeabi_uldivmod>
 8008d10:	4603      	mov	r3, r0
 8008d12:	460c      	mov	r4, r1
 8008d14:	461a      	mov	r2, r3
 8008d16:	4b50      	ldr	r3, [pc, #320]	; (8008e58 <UART_SetConfig+0x6f4>)
 8008d18:	fba3 2302 	umull	r2, r3, r3, r2
 8008d1c:	095b      	lsrs	r3, r3, #5
 8008d1e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	469b      	mov	fp, r3
 8008d26:	f04f 0c00 	mov.w	ip, #0
 8008d2a:	46d9      	mov	r9, fp
 8008d2c:	46e2      	mov	sl, ip
 8008d2e:	eb19 0309 	adds.w	r3, r9, r9
 8008d32:	eb4a 040a 	adc.w	r4, sl, sl
 8008d36:	4699      	mov	r9, r3
 8008d38:	46a2      	mov	sl, r4
 8008d3a:	eb19 090b 	adds.w	r9, r9, fp
 8008d3e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008d42:	f04f 0100 	mov.w	r1, #0
 8008d46:	f04f 0200 	mov.w	r2, #0
 8008d4a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d4e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008d52:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008d56:	4689      	mov	r9, r1
 8008d58:	4692      	mov	sl, r2
 8008d5a:	eb1b 0509 	adds.w	r5, fp, r9
 8008d5e:	eb4c 060a 	adc.w	r6, ip, sl
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	4619      	mov	r1, r3
 8008d68:	f04f 0200 	mov.w	r2, #0
 8008d6c:	f04f 0300 	mov.w	r3, #0
 8008d70:	f04f 0400 	mov.w	r4, #0
 8008d74:	0094      	lsls	r4, r2, #2
 8008d76:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008d7a:	008b      	lsls	r3, r1, #2
 8008d7c:	461a      	mov	r2, r3
 8008d7e:	4623      	mov	r3, r4
 8008d80:	4628      	mov	r0, r5
 8008d82:	4631      	mov	r1, r6
 8008d84:	f7f7 ff80 	bl	8000c88 <__aeabi_uldivmod>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	460c      	mov	r4, r1
 8008d8c:	461a      	mov	r2, r3
 8008d8e:	4b32      	ldr	r3, [pc, #200]	; (8008e58 <UART_SetConfig+0x6f4>)
 8008d90:	fba3 1302 	umull	r1, r3, r3, r2
 8008d94:	095b      	lsrs	r3, r3, #5
 8008d96:	2164      	movs	r1, #100	; 0x64
 8008d98:	fb01 f303 	mul.w	r3, r1, r3
 8008d9c:	1ad3      	subs	r3, r2, r3
 8008d9e:	011b      	lsls	r3, r3, #4
 8008da0:	3332      	adds	r3, #50	; 0x32
 8008da2:	4a2d      	ldr	r2, [pc, #180]	; (8008e58 <UART_SetConfig+0x6f4>)
 8008da4:	fba2 2303 	umull	r2, r3, r2, r3
 8008da8:	095b      	lsrs	r3, r3, #5
 8008daa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008dae:	4498      	add	r8, r3
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	469b      	mov	fp, r3
 8008db4:	f04f 0c00 	mov.w	ip, #0
 8008db8:	46d9      	mov	r9, fp
 8008dba:	46e2      	mov	sl, ip
 8008dbc:	eb19 0309 	adds.w	r3, r9, r9
 8008dc0:	eb4a 040a 	adc.w	r4, sl, sl
 8008dc4:	4699      	mov	r9, r3
 8008dc6:	46a2      	mov	sl, r4
 8008dc8:	eb19 090b 	adds.w	r9, r9, fp
 8008dcc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008dd0:	f04f 0100 	mov.w	r1, #0
 8008dd4:	f04f 0200 	mov.w	r2, #0
 8008dd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008ddc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008de0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008de4:	4689      	mov	r9, r1
 8008de6:	4692      	mov	sl, r2
 8008de8:	eb1b 0509 	adds.w	r5, fp, r9
 8008dec:	eb4c 060a 	adc.w	r6, ip, sl
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	4619      	mov	r1, r3
 8008df6:	f04f 0200 	mov.w	r2, #0
 8008dfa:	f04f 0300 	mov.w	r3, #0
 8008dfe:	f04f 0400 	mov.w	r4, #0
 8008e02:	0094      	lsls	r4, r2, #2
 8008e04:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008e08:	008b      	lsls	r3, r1, #2
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	4623      	mov	r3, r4
 8008e0e:	4628      	mov	r0, r5
 8008e10:	4631      	mov	r1, r6
 8008e12:	f7f7 ff39 	bl	8000c88 <__aeabi_uldivmod>
 8008e16:	4603      	mov	r3, r0
 8008e18:	460c      	mov	r4, r1
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	4b0e      	ldr	r3, [pc, #56]	; (8008e58 <UART_SetConfig+0x6f4>)
 8008e1e:	fba3 1302 	umull	r1, r3, r3, r2
 8008e22:	095b      	lsrs	r3, r3, #5
 8008e24:	2164      	movs	r1, #100	; 0x64
 8008e26:	fb01 f303 	mul.w	r3, r1, r3
 8008e2a:	1ad3      	subs	r3, r2, r3
 8008e2c:	011b      	lsls	r3, r3, #4
 8008e2e:	3332      	adds	r3, #50	; 0x32
 8008e30:	4a09      	ldr	r2, [pc, #36]	; (8008e58 <UART_SetConfig+0x6f4>)
 8008e32:	fba2 2303 	umull	r2, r3, r2, r3
 8008e36:	095b      	lsrs	r3, r3, #5
 8008e38:	f003 020f 	and.w	r2, r3, #15
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4442      	add	r2, r8
 8008e42:	609a      	str	r2, [r3, #8]
}
 8008e44:	e7ff      	b.n	8008e46 <UART_SetConfig+0x6e2>
 8008e46:	bf00      	nop
 8008e48:	3714      	adds	r7, #20
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e50:	40011000 	.word	0x40011000
 8008e54:	40011400 	.word	0x40011400
 8008e58:	51eb851f 	.word	0x51eb851f

08008e5c <__errno>:
 8008e5c:	4b01      	ldr	r3, [pc, #4]	; (8008e64 <__errno+0x8>)
 8008e5e:	6818      	ldr	r0, [r3, #0]
 8008e60:	4770      	bx	lr
 8008e62:	bf00      	nop
 8008e64:	20000044 	.word	0x20000044

08008e68 <__libc_init_array>:
 8008e68:	b570      	push	{r4, r5, r6, lr}
 8008e6a:	4e0d      	ldr	r6, [pc, #52]	; (8008ea0 <__libc_init_array+0x38>)
 8008e6c:	4c0d      	ldr	r4, [pc, #52]	; (8008ea4 <__libc_init_array+0x3c>)
 8008e6e:	1ba4      	subs	r4, r4, r6
 8008e70:	10a4      	asrs	r4, r4, #2
 8008e72:	2500      	movs	r5, #0
 8008e74:	42a5      	cmp	r5, r4
 8008e76:	d109      	bne.n	8008e8c <__libc_init_array+0x24>
 8008e78:	4e0b      	ldr	r6, [pc, #44]	; (8008ea8 <__libc_init_array+0x40>)
 8008e7a:	4c0c      	ldr	r4, [pc, #48]	; (8008eac <__libc_init_array+0x44>)
 8008e7c:	f001 fd30 	bl	800a8e0 <_init>
 8008e80:	1ba4      	subs	r4, r4, r6
 8008e82:	10a4      	asrs	r4, r4, #2
 8008e84:	2500      	movs	r5, #0
 8008e86:	42a5      	cmp	r5, r4
 8008e88:	d105      	bne.n	8008e96 <__libc_init_array+0x2e>
 8008e8a:	bd70      	pop	{r4, r5, r6, pc}
 8008e8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008e90:	4798      	blx	r3
 8008e92:	3501      	adds	r5, #1
 8008e94:	e7ee      	b.n	8008e74 <__libc_init_array+0xc>
 8008e96:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008e9a:	4798      	blx	r3
 8008e9c:	3501      	adds	r5, #1
 8008e9e:	e7f2      	b.n	8008e86 <__libc_init_array+0x1e>
 8008ea0:	0800b7d8 	.word	0x0800b7d8
 8008ea4:	0800b7d8 	.word	0x0800b7d8
 8008ea8:	0800b7d8 	.word	0x0800b7d8
 8008eac:	0800b7dc 	.word	0x0800b7dc

08008eb0 <memcmp>:
 8008eb0:	b530      	push	{r4, r5, lr}
 8008eb2:	2400      	movs	r4, #0
 8008eb4:	42a2      	cmp	r2, r4
 8008eb6:	d101      	bne.n	8008ebc <memcmp+0xc>
 8008eb8:	2000      	movs	r0, #0
 8008eba:	e007      	b.n	8008ecc <memcmp+0x1c>
 8008ebc:	5d03      	ldrb	r3, [r0, r4]
 8008ebe:	3401      	adds	r4, #1
 8008ec0:	190d      	adds	r5, r1, r4
 8008ec2:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8008ec6:	42ab      	cmp	r3, r5
 8008ec8:	d0f4      	beq.n	8008eb4 <memcmp+0x4>
 8008eca:	1b58      	subs	r0, r3, r5
 8008ecc:	bd30      	pop	{r4, r5, pc}

08008ece <memset>:
 8008ece:	4402      	add	r2, r0
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d100      	bne.n	8008ed8 <memset+0xa>
 8008ed6:	4770      	bx	lr
 8008ed8:	f803 1b01 	strb.w	r1, [r3], #1
 8008edc:	e7f9      	b.n	8008ed2 <memset+0x4>
	...

08008ee0 <iprintf>:
 8008ee0:	b40f      	push	{r0, r1, r2, r3}
 8008ee2:	4b0a      	ldr	r3, [pc, #40]	; (8008f0c <iprintf+0x2c>)
 8008ee4:	b513      	push	{r0, r1, r4, lr}
 8008ee6:	681c      	ldr	r4, [r3, #0]
 8008ee8:	b124      	cbz	r4, 8008ef4 <iprintf+0x14>
 8008eea:	69a3      	ldr	r3, [r4, #24]
 8008eec:	b913      	cbnz	r3, 8008ef4 <iprintf+0x14>
 8008eee:	4620      	mov	r0, r4
 8008ef0:	f000 fa2a 	bl	8009348 <__sinit>
 8008ef4:	ab05      	add	r3, sp, #20
 8008ef6:	9a04      	ldr	r2, [sp, #16]
 8008ef8:	68a1      	ldr	r1, [r4, #8]
 8008efa:	9301      	str	r3, [sp, #4]
 8008efc:	4620      	mov	r0, r4
 8008efe:	f000 fbe3 	bl	80096c8 <_vfiprintf_r>
 8008f02:	b002      	add	sp, #8
 8008f04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f08:	b004      	add	sp, #16
 8008f0a:	4770      	bx	lr
 8008f0c:	20000044 	.word	0x20000044

08008f10 <_puts_r>:
 8008f10:	b570      	push	{r4, r5, r6, lr}
 8008f12:	460e      	mov	r6, r1
 8008f14:	4605      	mov	r5, r0
 8008f16:	b118      	cbz	r0, 8008f20 <_puts_r+0x10>
 8008f18:	6983      	ldr	r3, [r0, #24]
 8008f1a:	b90b      	cbnz	r3, 8008f20 <_puts_r+0x10>
 8008f1c:	f000 fa14 	bl	8009348 <__sinit>
 8008f20:	69ab      	ldr	r3, [r5, #24]
 8008f22:	68ac      	ldr	r4, [r5, #8]
 8008f24:	b913      	cbnz	r3, 8008f2c <_puts_r+0x1c>
 8008f26:	4628      	mov	r0, r5
 8008f28:	f000 fa0e 	bl	8009348 <__sinit>
 8008f2c:	4b23      	ldr	r3, [pc, #140]	; (8008fbc <_puts_r+0xac>)
 8008f2e:	429c      	cmp	r4, r3
 8008f30:	d117      	bne.n	8008f62 <_puts_r+0x52>
 8008f32:	686c      	ldr	r4, [r5, #4]
 8008f34:	89a3      	ldrh	r3, [r4, #12]
 8008f36:	071b      	lsls	r3, r3, #28
 8008f38:	d51d      	bpl.n	8008f76 <_puts_r+0x66>
 8008f3a:	6923      	ldr	r3, [r4, #16]
 8008f3c:	b1db      	cbz	r3, 8008f76 <_puts_r+0x66>
 8008f3e:	3e01      	subs	r6, #1
 8008f40:	68a3      	ldr	r3, [r4, #8]
 8008f42:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008f46:	3b01      	subs	r3, #1
 8008f48:	60a3      	str	r3, [r4, #8]
 8008f4a:	b9e9      	cbnz	r1, 8008f88 <_puts_r+0x78>
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	da2e      	bge.n	8008fae <_puts_r+0x9e>
 8008f50:	4622      	mov	r2, r4
 8008f52:	210a      	movs	r1, #10
 8008f54:	4628      	mov	r0, r5
 8008f56:	f000 f847 	bl	8008fe8 <__swbuf_r>
 8008f5a:	3001      	adds	r0, #1
 8008f5c:	d011      	beq.n	8008f82 <_puts_r+0x72>
 8008f5e:	200a      	movs	r0, #10
 8008f60:	e011      	b.n	8008f86 <_puts_r+0x76>
 8008f62:	4b17      	ldr	r3, [pc, #92]	; (8008fc0 <_puts_r+0xb0>)
 8008f64:	429c      	cmp	r4, r3
 8008f66:	d101      	bne.n	8008f6c <_puts_r+0x5c>
 8008f68:	68ac      	ldr	r4, [r5, #8]
 8008f6a:	e7e3      	b.n	8008f34 <_puts_r+0x24>
 8008f6c:	4b15      	ldr	r3, [pc, #84]	; (8008fc4 <_puts_r+0xb4>)
 8008f6e:	429c      	cmp	r4, r3
 8008f70:	bf08      	it	eq
 8008f72:	68ec      	ldreq	r4, [r5, #12]
 8008f74:	e7de      	b.n	8008f34 <_puts_r+0x24>
 8008f76:	4621      	mov	r1, r4
 8008f78:	4628      	mov	r0, r5
 8008f7a:	f000 f887 	bl	800908c <__swsetup_r>
 8008f7e:	2800      	cmp	r0, #0
 8008f80:	d0dd      	beq.n	8008f3e <_puts_r+0x2e>
 8008f82:	f04f 30ff 	mov.w	r0, #4294967295
 8008f86:	bd70      	pop	{r4, r5, r6, pc}
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	da04      	bge.n	8008f96 <_puts_r+0x86>
 8008f8c:	69a2      	ldr	r2, [r4, #24]
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	dc06      	bgt.n	8008fa0 <_puts_r+0x90>
 8008f92:	290a      	cmp	r1, #10
 8008f94:	d004      	beq.n	8008fa0 <_puts_r+0x90>
 8008f96:	6823      	ldr	r3, [r4, #0]
 8008f98:	1c5a      	adds	r2, r3, #1
 8008f9a:	6022      	str	r2, [r4, #0]
 8008f9c:	7019      	strb	r1, [r3, #0]
 8008f9e:	e7cf      	b.n	8008f40 <_puts_r+0x30>
 8008fa0:	4622      	mov	r2, r4
 8008fa2:	4628      	mov	r0, r5
 8008fa4:	f000 f820 	bl	8008fe8 <__swbuf_r>
 8008fa8:	3001      	adds	r0, #1
 8008faa:	d1c9      	bne.n	8008f40 <_puts_r+0x30>
 8008fac:	e7e9      	b.n	8008f82 <_puts_r+0x72>
 8008fae:	6823      	ldr	r3, [r4, #0]
 8008fb0:	200a      	movs	r0, #10
 8008fb2:	1c5a      	adds	r2, r3, #1
 8008fb4:	6022      	str	r2, [r4, #0]
 8008fb6:	7018      	strb	r0, [r3, #0]
 8008fb8:	e7e5      	b.n	8008f86 <_puts_r+0x76>
 8008fba:	bf00      	nop
 8008fbc:	0800b718 	.word	0x0800b718
 8008fc0:	0800b738 	.word	0x0800b738
 8008fc4:	0800b6f8 	.word	0x0800b6f8

08008fc8 <puts>:
 8008fc8:	4b02      	ldr	r3, [pc, #8]	; (8008fd4 <puts+0xc>)
 8008fca:	4601      	mov	r1, r0
 8008fcc:	6818      	ldr	r0, [r3, #0]
 8008fce:	f7ff bf9f 	b.w	8008f10 <_puts_r>
 8008fd2:	bf00      	nop
 8008fd4:	20000044 	.word	0x20000044

08008fd8 <strcpy>:
 8008fd8:	4603      	mov	r3, r0
 8008fda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008fde:	f803 2b01 	strb.w	r2, [r3], #1
 8008fe2:	2a00      	cmp	r2, #0
 8008fe4:	d1f9      	bne.n	8008fda <strcpy+0x2>
 8008fe6:	4770      	bx	lr

08008fe8 <__swbuf_r>:
 8008fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fea:	460e      	mov	r6, r1
 8008fec:	4614      	mov	r4, r2
 8008fee:	4605      	mov	r5, r0
 8008ff0:	b118      	cbz	r0, 8008ffa <__swbuf_r+0x12>
 8008ff2:	6983      	ldr	r3, [r0, #24]
 8008ff4:	b90b      	cbnz	r3, 8008ffa <__swbuf_r+0x12>
 8008ff6:	f000 f9a7 	bl	8009348 <__sinit>
 8008ffa:	4b21      	ldr	r3, [pc, #132]	; (8009080 <__swbuf_r+0x98>)
 8008ffc:	429c      	cmp	r4, r3
 8008ffe:	d12a      	bne.n	8009056 <__swbuf_r+0x6e>
 8009000:	686c      	ldr	r4, [r5, #4]
 8009002:	69a3      	ldr	r3, [r4, #24]
 8009004:	60a3      	str	r3, [r4, #8]
 8009006:	89a3      	ldrh	r3, [r4, #12]
 8009008:	071a      	lsls	r2, r3, #28
 800900a:	d52e      	bpl.n	800906a <__swbuf_r+0x82>
 800900c:	6923      	ldr	r3, [r4, #16]
 800900e:	b363      	cbz	r3, 800906a <__swbuf_r+0x82>
 8009010:	6923      	ldr	r3, [r4, #16]
 8009012:	6820      	ldr	r0, [r4, #0]
 8009014:	1ac0      	subs	r0, r0, r3
 8009016:	6963      	ldr	r3, [r4, #20]
 8009018:	b2f6      	uxtb	r6, r6
 800901a:	4283      	cmp	r3, r0
 800901c:	4637      	mov	r7, r6
 800901e:	dc04      	bgt.n	800902a <__swbuf_r+0x42>
 8009020:	4621      	mov	r1, r4
 8009022:	4628      	mov	r0, r5
 8009024:	f000 f926 	bl	8009274 <_fflush_r>
 8009028:	bb28      	cbnz	r0, 8009076 <__swbuf_r+0x8e>
 800902a:	68a3      	ldr	r3, [r4, #8]
 800902c:	3b01      	subs	r3, #1
 800902e:	60a3      	str	r3, [r4, #8]
 8009030:	6823      	ldr	r3, [r4, #0]
 8009032:	1c5a      	adds	r2, r3, #1
 8009034:	6022      	str	r2, [r4, #0]
 8009036:	701e      	strb	r6, [r3, #0]
 8009038:	6963      	ldr	r3, [r4, #20]
 800903a:	3001      	adds	r0, #1
 800903c:	4283      	cmp	r3, r0
 800903e:	d004      	beq.n	800904a <__swbuf_r+0x62>
 8009040:	89a3      	ldrh	r3, [r4, #12]
 8009042:	07db      	lsls	r3, r3, #31
 8009044:	d519      	bpl.n	800907a <__swbuf_r+0x92>
 8009046:	2e0a      	cmp	r6, #10
 8009048:	d117      	bne.n	800907a <__swbuf_r+0x92>
 800904a:	4621      	mov	r1, r4
 800904c:	4628      	mov	r0, r5
 800904e:	f000 f911 	bl	8009274 <_fflush_r>
 8009052:	b190      	cbz	r0, 800907a <__swbuf_r+0x92>
 8009054:	e00f      	b.n	8009076 <__swbuf_r+0x8e>
 8009056:	4b0b      	ldr	r3, [pc, #44]	; (8009084 <__swbuf_r+0x9c>)
 8009058:	429c      	cmp	r4, r3
 800905a:	d101      	bne.n	8009060 <__swbuf_r+0x78>
 800905c:	68ac      	ldr	r4, [r5, #8]
 800905e:	e7d0      	b.n	8009002 <__swbuf_r+0x1a>
 8009060:	4b09      	ldr	r3, [pc, #36]	; (8009088 <__swbuf_r+0xa0>)
 8009062:	429c      	cmp	r4, r3
 8009064:	bf08      	it	eq
 8009066:	68ec      	ldreq	r4, [r5, #12]
 8009068:	e7cb      	b.n	8009002 <__swbuf_r+0x1a>
 800906a:	4621      	mov	r1, r4
 800906c:	4628      	mov	r0, r5
 800906e:	f000 f80d 	bl	800908c <__swsetup_r>
 8009072:	2800      	cmp	r0, #0
 8009074:	d0cc      	beq.n	8009010 <__swbuf_r+0x28>
 8009076:	f04f 37ff 	mov.w	r7, #4294967295
 800907a:	4638      	mov	r0, r7
 800907c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800907e:	bf00      	nop
 8009080:	0800b718 	.word	0x0800b718
 8009084:	0800b738 	.word	0x0800b738
 8009088:	0800b6f8 	.word	0x0800b6f8

0800908c <__swsetup_r>:
 800908c:	4b32      	ldr	r3, [pc, #200]	; (8009158 <__swsetup_r+0xcc>)
 800908e:	b570      	push	{r4, r5, r6, lr}
 8009090:	681d      	ldr	r5, [r3, #0]
 8009092:	4606      	mov	r6, r0
 8009094:	460c      	mov	r4, r1
 8009096:	b125      	cbz	r5, 80090a2 <__swsetup_r+0x16>
 8009098:	69ab      	ldr	r3, [r5, #24]
 800909a:	b913      	cbnz	r3, 80090a2 <__swsetup_r+0x16>
 800909c:	4628      	mov	r0, r5
 800909e:	f000 f953 	bl	8009348 <__sinit>
 80090a2:	4b2e      	ldr	r3, [pc, #184]	; (800915c <__swsetup_r+0xd0>)
 80090a4:	429c      	cmp	r4, r3
 80090a6:	d10f      	bne.n	80090c8 <__swsetup_r+0x3c>
 80090a8:	686c      	ldr	r4, [r5, #4]
 80090aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090ae:	b29a      	uxth	r2, r3
 80090b0:	0715      	lsls	r5, r2, #28
 80090b2:	d42c      	bmi.n	800910e <__swsetup_r+0x82>
 80090b4:	06d0      	lsls	r0, r2, #27
 80090b6:	d411      	bmi.n	80090dc <__swsetup_r+0x50>
 80090b8:	2209      	movs	r2, #9
 80090ba:	6032      	str	r2, [r6, #0]
 80090bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090c0:	81a3      	strh	r3, [r4, #12]
 80090c2:	f04f 30ff 	mov.w	r0, #4294967295
 80090c6:	e03e      	b.n	8009146 <__swsetup_r+0xba>
 80090c8:	4b25      	ldr	r3, [pc, #148]	; (8009160 <__swsetup_r+0xd4>)
 80090ca:	429c      	cmp	r4, r3
 80090cc:	d101      	bne.n	80090d2 <__swsetup_r+0x46>
 80090ce:	68ac      	ldr	r4, [r5, #8]
 80090d0:	e7eb      	b.n	80090aa <__swsetup_r+0x1e>
 80090d2:	4b24      	ldr	r3, [pc, #144]	; (8009164 <__swsetup_r+0xd8>)
 80090d4:	429c      	cmp	r4, r3
 80090d6:	bf08      	it	eq
 80090d8:	68ec      	ldreq	r4, [r5, #12]
 80090da:	e7e6      	b.n	80090aa <__swsetup_r+0x1e>
 80090dc:	0751      	lsls	r1, r2, #29
 80090de:	d512      	bpl.n	8009106 <__swsetup_r+0x7a>
 80090e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090e2:	b141      	cbz	r1, 80090f6 <__swsetup_r+0x6a>
 80090e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090e8:	4299      	cmp	r1, r3
 80090ea:	d002      	beq.n	80090f2 <__swsetup_r+0x66>
 80090ec:	4630      	mov	r0, r6
 80090ee:	f000 fa19 	bl	8009524 <_free_r>
 80090f2:	2300      	movs	r3, #0
 80090f4:	6363      	str	r3, [r4, #52]	; 0x34
 80090f6:	89a3      	ldrh	r3, [r4, #12]
 80090f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80090fc:	81a3      	strh	r3, [r4, #12]
 80090fe:	2300      	movs	r3, #0
 8009100:	6063      	str	r3, [r4, #4]
 8009102:	6923      	ldr	r3, [r4, #16]
 8009104:	6023      	str	r3, [r4, #0]
 8009106:	89a3      	ldrh	r3, [r4, #12]
 8009108:	f043 0308 	orr.w	r3, r3, #8
 800910c:	81a3      	strh	r3, [r4, #12]
 800910e:	6923      	ldr	r3, [r4, #16]
 8009110:	b94b      	cbnz	r3, 8009126 <__swsetup_r+0x9a>
 8009112:	89a3      	ldrh	r3, [r4, #12]
 8009114:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009118:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800911c:	d003      	beq.n	8009126 <__swsetup_r+0x9a>
 800911e:	4621      	mov	r1, r4
 8009120:	4630      	mov	r0, r6
 8009122:	f000 f9bf 	bl	80094a4 <__smakebuf_r>
 8009126:	89a2      	ldrh	r2, [r4, #12]
 8009128:	f012 0301 	ands.w	r3, r2, #1
 800912c:	d00c      	beq.n	8009148 <__swsetup_r+0xbc>
 800912e:	2300      	movs	r3, #0
 8009130:	60a3      	str	r3, [r4, #8]
 8009132:	6963      	ldr	r3, [r4, #20]
 8009134:	425b      	negs	r3, r3
 8009136:	61a3      	str	r3, [r4, #24]
 8009138:	6923      	ldr	r3, [r4, #16]
 800913a:	b953      	cbnz	r3, 8009152 <__swsetup_r+0xc6>
 800913c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009140:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009144:	d1ba      	bne.n	80090bc <__swsetup_r+0x30>
 8009146:	bd70      	pop	{r4, r5, r6, pc}
 8009148:	0792      	lsls	r2, r2, #30
 800914a:	bf58      	it	pl
 800914c:	6963      	ldrpl	r3, [r4, #20]
 800914e:	60a3      	str	r3, [r4, #8]
 8009150:	e7f2      	b.n	8009138 <__swsetup_r+0xac>
 8009152:	2000      	movs	r0, #0
 8009154:	e7f7      	b.n	8009146 <__swsetup_r+0xba>
 8009156:	bf00      	nop
 8009158:	20000044 	.word	0x20000044
 800915c:	0800b718 	.word	0x0800b718
 8009160:	0800b738 	.word	0x0800b738
 8009164:	0800b6f8 	.word	0x0800b6f8

08009168 <__sflush_r>:
 8009168:	898a      	ldrh	r2, [r1, #12]
 800916a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800916e:	4605      	mov	r5, r0
 8009170:	0710      	lsls	r0, r2, #28
 8009172:	460c      	mov	r4, r1
 8009174:	d458      	bmi.n	8009228 <__sflush_r+0xc0>
 8009176:	684b      	ldr	r3, [r1, #4]
 8009178:	2b00      	cmp	r3, #0
 800917a:	dc05      	bgt.n	8009188 <__sflush_r+0x20>
 800917c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800917e:	2b00      	cmp	r3, #0
 8009180:	dc02      	bgt.n	8009188 <__sflush_r+0x20>
 8009182:	2000      	movs	r0, #0
 8009184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009188:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800918a:	2e00      	cmp	r6, #0
 800918c:	d0f9      	beq.n	8009182 <__sflush_r+0x1a>
 800918e:	2300      	movs	r3, #0
 8009190:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009194:	682f      	ldr	r7, [r5, #0]
 8009196:	6a21      	ldr	r1, [r4, #32]
 8009198:	602b      	str	r3, [r5, #0]
 800919a:	d032      	beq.n	8009202 <__sflush_r+0x9a>
 800919c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800919e:	89a3      	ldrh	r3, [r4, #12]
 80091a0:	075a      	lsls	r2, r3, #29
 80091a2:	d505      	bpl.n	80091b0 <__sflush_r+0x48>
 80091a4:	6863      	ldr	r3, [r4, #4]
 80091a6:	1ac0      	subs	r0, r0, r3
 80091a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80091aa:	b10b      	cbz	r3, 80091b0 <__sflush_r+0x48>
 80091ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80091ae:	1ac0      	subs	r0, r0, r3
 80091b0:	2300      	movs	r3, #0
 80091b2:	4602      	mov	r2, r0
 80091b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091b6:	6a21      	ldr	r1, [r4, #32]
 80091b8:	4628      	mov	r0, r5
 80091ba:	47b0      	blx	r6
 80091bc:	1c43      	adds	r3, r0, #1
 80091be:	89a3      	ldrh	r3, [r4, #12]
 80091c0:	d106      	bne.n	80091d0 <__sflush_r+0x68>
 80091c2:	6829      	ldr	r1, [r5, #0]
 80091c4:	291d      	cmp	r1, #29
 80091c6:	d848      	bhi.n	800925a <__sflush_r+0xf2>
 80091c8:	4a29      	ldr	r2, [pc, #164]	; (8009270 <__sflush_r+0x108>)
 80091ca:	40ca      	lsrs	r2, r1
 80091cc:	07d6      	lsls	r6, r2, #31
 80091ce:	d544      	bpl.n	800925a <__sflush_r+0xf2>
 80091d0:	2200      	movs	r2, #0
 80091d2:	6062      	str	r2, [r4, #4]
 80091d4:	04d9      	lsls	r1, r3, #19
 80091d6:	6922      	ldr	r2, [r4, #16]
 80091d8:	6022      	str	r2, [r4, #0]
 80091da:	d504      	bpl.n	80091e6 <__sflush_r+0x7e>
 80091dc:	1c42      	adds	r2, r0, #1
 80091de:	d101      	bne.n	80091e4 <__sflush_r+0x7c>
 80091e0:	682b      	ldr	r3, [r5, #0]
 80091e2:	b903      	cbnz	r3, 80091e6 <__sflush_r+0x7e>
 80091e4:	6560      	str	r0, [r4, #84]	; 0x54
 80091e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091e8:	602f      	str	r7, [r5, #0]
 80091ea:	2900      	cmp	r1, #0
 80091ec:	d0c9      	beq.n	8009182 <__sflush_r+0x1a>
 80091ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091f2:	4299      	cmp	r1, r3
 80091f4:	d002      	beq.n	80091fc <__sflush_r+0x94>
 80091f6:	4628      	mov	r0, r5
 80091f8:	f000 f994 	bl	8009524 <_free_r>
 80091fc:	2000      	movs	r0, #0
 80091fe:	6360      	str	r0, [r4, #52]	; 0x34
 8009200:	e7c0      	b.n	8009184 <__sflush_r+0x1c>
 8009202:	2301      	movs	r3, #1
 8009204:	4628      	mov	r0, r5
 8009206:	47b0      	blx	r6
 8009208:	1c41      	adds	r1, r0, #1
 800920a:	d1c8      	bne.n	800919e <__sflush_r+0x36>
 800920c:	682b      	ldr	r3, [r5, #0]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d0c5      	beq.n	800919e <__sflush_r+0x36>
 8009212:	2b1d      	cmp	r3, #29
 8009214:	d001      	beq.n	800921a <__sflush_r+0xb2>
 8009216:	2b16      	cmp	r3, #22
 8009218:	d101      	bne.n	800921e <__sflush_r+0xb6>
 800921a:	602f      	str	r7, [r5, #0]
 800921c:	e7b1      	b.n	8009182 <__sflush_r+0x1a>
 800921e:	89a3      	ldrh	r3, [r4, #12]
 8009220:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009224:	81a3      	strh	r3, [r4, #12]
 8009226:	e7ad      	b.n	8009184 <__sflush_r+0x1c>
 8009228:	690f      	ldr	r7, [r1, #16]
 800922a:	2f00      	cmp	r7, #0
 800922c:	d0a9      	beq.n	8009182 <__sflush_r+0x1a>
 800922e:	0793      	lsls	r3, r2, #30
 8009230:	680e      	ldr	r6, [r1, #0]
 8009232:	bf08      	it	eq
 8009234:	694b      	ldreq	r3, [r1, #20]
 8009236:	600f      	str	r7, [r1, #0]
 8009238:	bf18      	it	ne
 800923a:	2300      	movne	r3, #0
 800923c:	eba6 0807 	sub.w	r8, r6, r7
 8009240:	608b      	str	r3, [r1, #8]
 8009242:	f1b8 0f00 	cmp.w	r8, #0
 8009246:	dd9c      	ble.n	8009182 <__sflush_r+0x1a>
 8009248:	4643      	mov	r3, r8
 800924a:	463a      	mov	r2, r7
 800924c:	6a21      	ldr	r1, [r4, #32]
 800924e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009250:	4628      	mov	r0, r5
 8009252:	47b0      	blx	r6
 8009254:	2800      	cmp	r0, #0
 8009256:	dc06      	bgt.n	8009266 <__sflush_r+0xfe>
 8009258:	89a3      	ldrh	r3, [r4, #12]
 800925a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800925e:	81a3      	strh	r3, [r4, #12]
 8009260:	f04f 30ff 	mov.w	r0, #4294967295
 8009264:	e78e      	b.n	8009184 <__sflush_r+0x1c>
 8009266:	4407      	add	r7, r0
 8009268:	eba8 0800 	sub.w	r8, r8, r0
 800926c:	e7e9      	b.n	8009242 <__sflush_r+0xda>
 800926e:	bf00      	nop
 8009270:	20400001 	.word	0x20400001

08009274 <_fflush_r>:
 8009274:	b538      	push	{r3, r4, r5, lr}
 8009276:	690b      	ldr	r3, [r1, #16]
 8009278:	4605      	mov	r5, r0
 800927a:	460c      	mov	r4, r1
 800927c:	b1db      	cbz	r3, 80092b6 <_fflush_r+0x42>
 800927e:	b118      	cbz	r0, 8009288 <_fflush_r+0x14>
 8009280:	6983      	ldr	r3, [r0, #24]
 8009282:	b90b      	cbnz	r3, 8009288 <_fflush_r+0x14>
 8009284:	f000 f860 	bl	8009348 <__sinit>
 8009288:	4b0c      	ldr	r3, [pc, #48]	; (80092bc <_fflush_r+0x48>)
 800928a:	429c      	cmp	r4, r3
 800928c:	d109      	bne.n	80092a2 <_fflush_r+0x2e>
 800928e:	686c      	ldr	r4, [r5, #4]
 8009290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009294:	b17b      	cbz	r3, 80092b6 <_fflush_r+0x42>
 8009296:	4621      	mov	r1, r4
 8009298:	4628      	mov	r0, r5
 800929a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800929e:	f7ff bf63 	b.w	8009168 <__sflush_r>
 80092a2:	4b07      	ldr	r3, [pc, #28]	; (80092c0 <_fflush_r+0x4c>)
 80092a4:	429c      	cmp	r4, r3
 80092a6:	d101      	bne.n	80092ac <_fflush_r+0x38>
 80092a8:	68ac      	ldr	r4, [r5, #8]
 80092aa:	e7f1      	b.n	8009290 <_fflush_r+0x1c>
 80092ac:	4b05      	ldr	r3, [pc, #20]	; (80092c4 <_fflush_r+0x50>)
 80092ae:	429c      	cmp	r4, r3
 80092b0:	bf08      	it	eq
 80092b2:	68ec      	ldreq	r4, [r5, #12]
 80092b4:	e7ec      	b.n	8009290 <_fflush_r+0x1c>
 80092b6:	2000      	movs	r0, #0
 80092b8:	bd38      	pop	{r3, r4, r5, pc}
 80092ba:	bf00      	nop
 80092bc:	0800b718 	.word	0x0800b718
 80092c0:	0800b738 	.word	0x0800b738
 80092c4:	0800b6f8 	.word	0x0800b6f8

080092c8 <std>:
 80092c8:	2300      	movs	r3, #0
 80092ca:	b510      	push	{r4, lr}
 80092cc:	4604      	mov	r4, r0
 80092ce:	e9c0 3300 	strd	r3, r3, [r0]
 80092d2:	6083      	str	r3, [r0, #8]
 80092d4:	8181      	strh	r1, [r0, #12]
 80092d6:	6643      	str	r3, [r0, #100]	; 0x64
 80092d8:	81c2      	strh	r2, [r0, #14]
 80092da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092de:	6183      	str	r3, [r0, #24]
 80092e0:	4619      	mov	r1, r3
 80092e2:	2208      	movs	r2, #8
 80092e4:	305c      	adds	r0, #92	; 0x5c
 80092e6:	f7ff fdf2 	bl	8008ece <memset>
 80092ea:	4b05      	ldr	r3, [pc, #20]	; (8009300 <std+0x38>)
 80092ec:	6263      	str	r3, [r4, #36]	; 0x24
 80092ee:	4b05      	ldr	r3, [pc, #20]	; (8009304 <std+0x3c>)
 80092f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80092f2:	4b05      	ldr	r3, [pc, #20]	; (8009308 <std+0x40>)
 80092f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80092f6:	4b05      	ldr	r3, [pc, #20]	; (800930c <std+0x44>)
 80092f8:	6224      	str	r4, [r4, #32]
 80092fa:	6323      	str	r3, [r4, #48]	; 0x30
 80092fc:	bd10      	pop	{r4, pc}
 80092fe:	bf00      	nop
 8009300:	08009c25 	.word	0x08009c25
 8009304:	08009c47 	.word	0x08009c47
 8009308:	08009c7f 	.word	0x08009c7f
 800930c:	08009ca3 	.word	0x08009ca3

08009310 <_cleanup_r>:
 8009310:	4901      	ldr	r1, [pc, #4]	; (8009318 <_cleanup_r+0x8>)
 8009312:	f000 b885 	b.w	8009420 <_fwalk_reent>
 8009316:	bf00      	nop
 8009318:	08009275 	.word	0x08009275

0800931c <__sfmoreglue>:
 800931c:	b570      	push	{r4, r5, r6, lr}
 800931e:	1e4a      	subs	r2, r1, #1
 8009320:	2568      	movs	r5, #104	; 0x68
 8009322:	4355      	muls	r5, r2
 8009324:	460e      	mov	r6, r1
 8009326:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800932a:	f000 f949 	bl	80095c0 <_malloc_r>
 800932e:	4604      	mov	r4, r0
 8009330:	b140      	cbz	r0, 8009344 <__sfmoreglue+0x28>
 8009332:	2100      	movs	r1, #0
 8009334:	e9c0 1600 	strd	r1, r6, [r0]
 8009338:	300c      	adds	r0, #12
 800933a:	60a0      	str	r0, [r4, #8]
 800933c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009340:	f7ff fdc5 	bl	8008ece <memset>
 8009344:	4620      	mov	r0, r4
 8009346:	bd70      	pop	{r4, r5, r6, pc}

08009348 <__sinit>:
 8009348:	6983      	ldr	r3, [r0, #24]
 800934a:	b510      	push	{r4, lr}
 800934c:	4604      	mov	r4, r0
 800934e:	bb33      	cbnz	r3, 800939e <__sinit+0x56>
 8009350:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8009354:	6503      	str	r3, [r0, #80]	; 0x50
 8009356:	4b12      	ldr	r3, [pc, #72]	; (80093a0 <__sinit+0x58>)
 8009358:	4a12      	ldr	r2, [pc, #72]	; (80093a4 <__sinit+0x5c>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	6282      	str	r2, [r0, #40]	; 0x28
 800935e:	4298      	cmp	r0, r3
 8009360:	bf04      	itt	eq
 8009362:	2301      	moveq	r3, #1
 8009364:	6183      	streq	r3, [r0, #24]
 8009366:	f000 f81f 	bl	80093a8 <__sfp>
 800936a:	6060      	str	r0, [r4, #4]
 800936c:	4620      	mov	r0, r4
 800936e:	f000 f81b 	bl	80093a8 <__sfp>
 8009372:	60a0      	str	r0, [r4, #8]
 8009374:	4620      	mov	r0, r4
 8009376:	f000 f817 	bl	80093a8 <__sfp>
 800937a:	2200      	movs	r2, #0
 800937c:	60e0      	str	r0, [r4, #12]
 800937e:	2104      	movs	r1, #4
 8009380:	6860      	ldr	r0, [r4, #4]
 8009382:	f7ff ffa1 	bl	80092c8 <std>
 8009386:	2201      	movs	r2, #1
 8009388:	2109      	movs	r1, #9
 800938a:	68a0      	ldr	r0, [r4, #8]
 800938c:	f7ff ff9c 	bl	80092c8 <std>
 8009390:	2202      	movs	r2, #2
 8009392:	2112      	movs	r1, #18
 8009394:	68e0      	ldr	r0, [r4, #12]
 8009396:	f7ff ff97 	bl	80092c8 <std>
 800939a:	2301      	movs	r3, #1
 800939c:	61a3      	str	r3, [r4, #24]
 800939e:	bd10      	pop	{r4, pc}
 80093a0:	0800b6f4 	.word	0x0800b6f4
 80093a4:	08009311 	.word	0x08009311

080093a8 <__sfp>:
 80093a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093aa:	4b1b      	ldr	r3, [pc, #108]	; (8009418 <__sfp+0x70>)
 80093ac:	681e      	ldr	r6, [r3, #0]
 80093ae:	69b3      	ldr	r3, [r6, #24]
 80093b0:	4607      	mov	r7, r0
 80093b2:	b913      	cbnz	r3, 80093ba <__sfp+0x12>
 80093b4:	4630      	mov	r0, r6
 80093b6:	f7ff ffc7 	bl	8009348 <__sinit>
 80093ba:	3648      	adds	r6, #72	; 0x48
 80093bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80093c0:	3b01      	subs	r3, #1
 80093c2:	d503      	bpl.n	80093cc <__sfp+0x24>
 80093c4:	6833      	ldr	r3, [r6, #0]
 80093c6:	b133      	cbz	r3, 80093d6 <__sfp+0x2e>
 80093c8:	6836      	ldr	r6, [r6, #0]
 80093ca:	e7f7      	b.n	80093bc <__sfp+0x14>
 80093cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80093d0:	b16d      	cbz	r5, 80093ee <__sfp+0x46>
 80093d2:	3468      	adds	r4, #104	; 0x68
 80093d4:	e7f4      	b.n	80093c0 <__sfp+0x18>
 80093d6:	2104      	movs	r1, #4
 80093d8:	4638      	mov	r0, r7
 80093da:	f7ff ff9f 	bl	800931c <__sfmoreglue>
 80093de:	6030      	str	r0, [r6, #0]
 80093e0:	2800      	cmp	r0, #0
 80093e2:	d1f1      	bne.n	80093c8 <__sfp+0x20>
 80093e4:	230c      	movs	r3, #12
 80093e6:	603b      	str	r3, [r7, #0]
 80093e8:	4604      	mov	r4, r0
 80093ea:	4620      	mov	r0, r4
 80093ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093ee:	4b0b      	ldr	r3, [pc, #44]	; (800941c <__sfp+0x74>)
 80093f0:	6665      	str	r5, [r4, #100]	; 0x64
 80093f2:	e9c4 5500 	strd	r5, r5, [r4]
 80093f6:	60a5      	str	r5, [r4, #8]
 80093f8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80093fc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009400:	2208      	movs	r2, #8
 8009402:	4629      	mov	r1, r5
 8009404:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009408:	f7ff fd61 	bl	8008ece <memset>
 800940c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009410:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009414:	e7e9      	b.n	80093ea <__sfp+0x42>
 8009416:	bf00      	nop
 8009418:	0800b6f4 	.word	0x0800b6f4
 800941c:	ffff0001 	.word	0xffff0001

08009420 <_fwalk_reent>:
 8009420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009424:	4680      	mov	r8, r0
 8009426:	4689      	mov	r9, r1
 8009428:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800942c:	2600      	movs	r6, #0
 800942e:	b914      	cbnz	r4, 8009436 <_fwalk_reent+0x16>
 8009430:	4630      	mov	r0, r6
 8009432:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009436:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800943a:	3f01      	subs	r7, #1
 800943c:	d501      	bpl.n	8009442 <_fwalk_reent+0x22>
 800943e:	6824      	ldr	r4, [r4, #0]
 8009440:	e7f5      	b.n	800942e <_fwalk_reent+0xe>
 8009442:	89ab      	ldrh	r3, [r5, #12]
 8009444:	2b01      	cmp	r3, #1
 8009446:	d907      	bls.n	8009458 <_fwalk_reent+0x38>
 8009448:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800944c:	3301      	adds	r3, #1
 800944e:	d003      	beq.n	8009458 <_fwalk_reent+0x38>
 8009450:	4629      	mov	r1, r5
 8009452:	4640      	mov	r0, r8
 8009454:	47c8      	blx	r9
 8009456:	4306      	orrs	r6, r0
 8009458:	3568      	adds	r5, #104	; 0x68
 800945a:	e7ee      	b.n	800943a <_fwalk_reent+0x1a>

0800945c <__swhatbuf_r>:
 800945c:	b570      	push	{r4, r5, r6, lr}
 800945e:	460e      	mov	r6, r1
 8009460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009464:	2900      	cmp	r1, #0
 8009466:	b096      	sub	sp, #88	; 0x58
 8009468:	4614      	mov	r4, r2
 800946a:	461d      	mov	r5, r3
 800946c:	da07      	bge.n	800947e <__swhatbuf_r+0x22>
 800946e:	2300      	movs	r3, #0
 8009470:	602b      	str	r3, [r5, #0]
 8009472:	89b3      	ldrh	r3, [r6, #12]
 8009474:	061a      	lsls	r2, r3, #24
 8009476:	d410      	bmi.n	800949a <__swhatbuf_r+0x3e>
 8009478:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800947c:	e00e      	b.n	800949c <__swhatbuf_r+0x40>
 800947e:	466a      	mov	r2, sp
 8009480:	f000 fc36 	bl	8009cf0 <_fstat_r>
 8009484:	2800      	cmp	r0, #0
 8009486:	dbf2      	blt.n	800946e <__swhatbuf_r+0x12>
 8009488:	9a01      	ldr	r2, [sp, #4]
 800948a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800948e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009492:	425a      	negs	r2, r3
 8009494:	415a      	adcs	r2, r3
 8009496:	602a      	str	r2, [r5, #0]
 8009498:	e7ee      	b.n	8009478 <__swhatbuf_r+0x1c>
 800949a:	2340      	movs	r3, #64	; 0x40
 800949c:	2000      	movs	r0, #0
 800949e:	6023      	str	r3, [r4, #0]
 80094a0:	b016      	add	sp, #88	; 0x58
 80094a2:	bd70      	pop	{r4, r5, r6, pc}

080094a4 <__smakebuf_r>:
 80094a4:	898b      	ldrh	r3, [r1, #12]
 80094a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80094a8:	079d      	lsls	r5, r3, #30
 80094aa:	4606      	mov	r6, r0
 80094ac:	460c      	mov	r4, r1
 80094ae:	d507      	bpl.n	80094c0 <__smakebuf_r+0x1c>
 80094b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80094b4:	6023      	str	r3, [r4, #0]
 80094b6:	6123      	str	r3, [r4, #16]
 80094b8:	2301      	movs	r3, #1
 80094ba:	6163      	str	r3, [r4, #20]
 80094bc:	b002      	add	sp, #8
 80094be:	bd70      	pop	{r4, r5, r6, pc}
 80094c0:	ab01      	add	r3, sp, #4
 80094c2:	466a      	mov	r2, sp
 80094c4:	f7ff ffca 	bl	800945c <__swhatbuf_r>
 80094c8:	9900      	ldr	r1, [sp, #0]
 80094ca:	4605      	mov	r5, r0
 80094cc:	4630      	mov	r0, r6
 80094ce:	f000 f877 	bl	80095c0 <_malloc_r>
 80094d2:	b948      	cbnz	r0, 80094e8 <__smakebuf_r+0x44>
 80094d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094d8:	059a      	lsls	r2, r3, #22
 80094da:	d4ef      	bmi.n	80094bc <__smakebuf_r+0x18>
 80094dc:	f023 0303 	bic.w	r3, r3, #3
 80094e0:	f043 0302 	orr.w	r3, r3, #2
 80094e4:	81a3      	strh	r3, [r4, #12]
 80094e6:	e7e3      	b.n	80094b0 <__smakebuf_r+0xc>
 80094e8:	4b0d      	ldr	r3, [pc, #52]	; (8009520 <__smakebuf_r+0x7c>)
 80094ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80094ec:	89a3      	ldrh	r3, [r4, #12]
 80094ee:	6020      	str	r0, [r4, #0]
 80094f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094f4:	81a3      	strh	r3, [r4, #12]
 80094f6:	9b00      	ldr	r3, [sp, #0]
 80094f8:	6163      	str	r3, [r4, #20]
 80094fa:	9b01      	ldr	r3, [sp, #4]
 80094fc:	6120      	str	r0, [r4, #16]
 80094fe:	b15b      	cbz	r3, 8009518 <__smakebuf_r+0x74>
 8009500:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009504:	4630      	mov	r0, r6
 8009506:	f000 fc05 	bl	8009d14 <_isatty_r>
 800950a:	b128      	cbz	r0, 8009518 <__smakebuf_r+0x74>
 800950c:	89a3      	ldrh	r3, [r4, #12]
 800950e:	f023 0303 	bic.w	r3, r3, #3
 8009512:	f043 0301 	orr.w	r3, r3, #1
 8009516:	81a3      	strh	r3, [r4, #12]
 8009518:	89a3      	ldrh	r3, [r4, #12]
 800951a:	431d      	orrs	r5, r3
 800951c:	81a5      	strh	r5, [r4, #12]
 800951e:	e7cd      	b.n	80094bc <__smakebuf_r+0x18>
 8009520:	08009311 	.word	0x08009311

08009524 <_free_r>:
 8009524:	b538      	push	{r3, r4, r5, lr}
 8009526:	4605      	mov	r5, r0
 8009528:	2900      	cmp	r1, #0
 800952a:	d045      	beq.n	80095b8 <_free_r+0x94>
 800952c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009530:	1f0c      	subs	r4, r1, #4
 8009532:	2b00      	cmp	r3, #0
 8009534:	bfb8      	it	lt
 8009536:	18e4      	addlt	r4, r4, r3
 8009538:	f000 fc0e 	bl	8009d58 <__malloc_lock>
 800953c:	4a1f      	ldr	r2, [pc, #124]	; (80095bc <_free_r+0x98>)
 800953e:	6813      	ldr	r3, [r2, #0]
 8009540:	4610      	mov	r0, r2
 8009542:	b933      	cbnz	r3, 8009552 <_free_r+0x2e>
 8009544:	6063      	str	r3, [r4, #4]
 8009546:	6014      	str	r4, [r2, #0]
 8009548:	4628      	mov	r0, r5
 800954a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800954e:	f000 bc04 	b.w	8009d5a <__malloc_unlock>
 8009552:	42a3      	cmp	r3, r4
 8009554:	d90c      	bls.n	8009570 <_free_r+0x4c>
 8009556:	6821      	ldr	r1, [r4, #0]
 8009558:	1862      	adds	r2, r4, r1
 800955a:	4293      	cmp	r3, r2
 800955c:	bf04      	itt	eq
 800955e:	681a      	ldreq	r2, [r3, #0]
 8009560:	685b      	ldreq	r3, [r3, #4]
 8009562:	6063      	str	r3, [r4, #4]
 8009564:	bf04      	itt	eq
 8009566:	1852      	addeq	r2, r2, r1
 8009568:	6022      	streq	r2, [r4, #0]
 800956a:	6004      	str	r4, [r0, #0]
 800956c:	e7ec      	b.n	8009548 <_free_r+0x24>
 800956e:	4613      	mov	r3, r2
 8009570:	685a      	ldr	r2, [r3, #4]
 8009572:	b10a      	cbz	r2, 8009578 <_free_r+0x54>
 8009574:	42a2      	cmp	r2, r4
 8009576:	d9fa      	bls.n	800956e <_free_r+0x4a>
 8009578:	6819      	ldr	r1, [r3, #0]
 800957a:	1858      	adds	r0, r3, r1
 800957c:	42a0      	cmp	r0, r4
 800957e:	d10b      	bne.n	8009598 <_free_r+0x74>
 8009580:	6820      	ldr	r0, [r4, #0]
 8009582:	4401      	add	r1, r0
 8009584:	1858      	adds	r0, r3, r1
 8009586:	4282      	cmp	r2, r0
 8009588:	6019      	str	r1, [r3, #0]
 800958a:	d1dd      	bne.n	8009548 <_free_r+0x24>
 800958c:	6810      	ldr	r0, [r2, #0]
 800958e:	6852      	ldr	r2, [r2, #4]
 8009590:	605a      	str	r2, [r3, #4]
 8009592:	4401      	add	r1, r0
 8009594:	6019      	str	r1, [r3, #0]
 8009596:	e7d7      	b.n	8009548 <_free_r+0x24>
 8009598:	d902      	bls.n	80095a0 <_free_r+0x7c>
 800959a:	230c      	movs	r3, #12
 800959c:	602b      	str	r3, [r5, #0]
 800959e:	e7d3      	b.n	8009548 <_free_r+0x24>
 80095a0:	6820      	ldr	r0, [r4, #0]
 80095a2:	1821      	adds	r1, r4, r0
 80095a4:	428a      	cmp	r2, r1
 80095a6:	bf04      	itt	eq
 80095a8:	6811      	ldreq	r1, [r2, #0]
 80095aa:	6852      	ldreq	r2, [r2, #4]
 80095ac:	6062      	str	r2, [r4, #4]
 80095ae:	bf04      	itt	eq
 80095b0:	1809      	addeq	r1, r1, r0
 80095b2:	6021      	streq	r1, [r4, #0]
 80095b4:	605c      	str	r4, [r3, #4]
 80095b6:	e7c7      	b.n	8009548 <_free_r+0x24>
 80095b8:	bd38      	pop	{r3, r4, r5, pc}
 80095ba:	bf00      	nop
 80095bc:	200008e0 	.word	0x200008e0

080095c0 <_malloc_r>:
 80095c0:	b570      	push	{r4, r5, r6, lr}
 80095c2:	1ccd      	adds	r5, r1, #3
 80095c4:	f025 0503 	bic.w	r5, r5, #3
 80095c8:	3508      	adds	r5, #8
 80095ca:	2d0c      	cmp	r5, #12
 80095cc:	bf38      	it	cc
 80095ce:	250c      	movcc	r5, #12
 80095d0:	2d00      	cmp	r5, #0
 80095d2:	4606      	mov	r6, r0
 80095d4:	db01      	blt.n	80095da <_malloc_r+0x1a>
 80095d6:	42a9      	cmp	r1, r5
 80095d8:	d903      	bls.n	80095e2 <_malloc_r+0x22>
 80095da:	230c      	movs	r3, #12
 80095dc:	6033      	str	r3, [r6, #0]
 80095de:	2000      	movs	r0, #0
 80095e0:	bd70      	pop	{r4, r5, r6, pc}
 80095e2:	f000 fbb9 	bl	8009d58 <__malloc_lock>
 80095e6:	4a21      	ldr	r2, [pc, #132]	; (800966c <_malloc_r+0xac>)
 80095e8:	6814      	ldr	r4, [r2, #0]
 80095ea:	4621      	mov	r1, r4
 80095ec:	b991      	cbnz	r1, 8009614 <_malloc_r+0x54>
 80095ee:	4c20      	ldr	r4, [pc, #128]	; (8009670 <_malloc_r+0xb0>)
 80095f0:	6823      	ldr	r3, [r4, #0]
 80095f2:	b91b      	cbnz	r3, 80095fc <_malloc_r+0x3c>
 80095f4:	4630      	mov	r0, r6
 80095f6:	f000 fb05 	bl	8009c04 <_sbrk_r>
 80095fa:	6020      	str	r0, [r4, #0]
 80095fc:	4629      	mov	r1, r5
 80095fe:	4630      	mov	r0, r6
 8009600:	f000 fb00 	bl	8009c04 <_sbrk_r>
 8009604:	1c43      	adds	r3, r0, #1
 8009606:	d124      	bne.n	8009652 <_malloc_r+0x92>
 8009608:	230c      	movs	r3, #12
 800960a:	6033      	str	r3, [r6, #0]
 800960c:	4630      	mov	r0, r6
 800960e:	f000 fba4 	bl	8009d5a <__malloc_unlock>
 8009612:	e7e4      	b.n	80095de <_malloc_r+0x1e>
 8009614:	680b      	ldr	r3, [r1, #0]
 8009616:	1b5b      	subs	r3, r3, r5
 8009618:	d418      	bmi.n	800964c <_malloc_r+0x8c>
 800961a:	2b0b      	cmp	r3, #11
 800961c:	d90f      	bls.n	800963e <_malloc_r+0x7e>
 800961e:	600b      	str	r3, [r1, #0]
 8009620:	50cd      	str	r5, [r1, r3]
 8009622:	18cc      	adds	r4, r1, r3
 8009624:	4630      	mov	r0, r6
 8009626:	f000 fb98 	bl	8009d5a <__malloc_unlock>
 800962a:	f104 000b 	add.w	r0, r4, #11
 800962e:	1d23      	adds	r3, r4, #4
 8009630:	f020 0007 	bic.w	r0, r0, #7
 8009634:	1ac3      	subs	r3, r0, r3
 8009636:	d0d3      	beq.n	80095e0 <_malloc_r+0x20>
 8009638:	425a      	negs	r2, r3
 800963a:	50e2      	str	r2, [r4, r3]
 800963c:	e7d0      	b.n	80095e0 <_malloc_r+0x20>
 800963e:	428c      	cmp	r4, r1
 8009640:	684b      	ldr	r3, [r1, #4]
 8009642:	bf16      	itet	ne
 8009644:	6063      	strne	r3, [r4, #4]
 8009646:	6013      	streq	r3, [r2, #0]
 8009648:	460c      	movne	r4, r1
 800964a:	e7eb      	b.n	8009624 <_malloc_r+0x64>
 800964c:	460c      	mov	r4, r1
 800964e:	6849      	ldr	r1, [r1, #4]
 8009650:	e7cc      	b.n	80095ec <_malloc_r+0x2c>
 8009652:	1cc4      	adds	r4, r0, #3
 8009654:	f024 0403 	bic.w	r4, r4, #3
 8009658:	42a0      	cmp	r0, r4
 800965a:	d005      	beq.n	8009668 <_malloc_r+0xa8>
 800965c:	1a21      	subs	r1, r4, r0
 800965e:	4630      	mov	r0, r6
 8009660:	f000 fad0 	bl	8009c04 <_sbrk_r>
 8009664:	3001      	adds	r0, #1
 8009666:	d0cf      	beq.n	8009608 <_malloc_r+0x48>
 8009668:	6025      	str	r5, [r4, #0]
 800966a:	e7db      	b.n	8009624 <_malloc_r+0x64>
 800966c:	200008e0 	.word	0x200008e0
 8009670:	200008e4 	.word	0x200008e4

08009674 <__sfputc_r>:
 8009674:	6893      	ldr	r3, [r2, #8]
 8009676:	3b01      	subs	r3, #1
 8009678:	2b00      	cmp	r3, #0
 800967a:	b410      	push	{r4}
 800967c:	6093      	str	r3, [r2, #8]
 800967e:	da08      	bge.n	8009692 <__sfputc_r+0x1e>
 8009680:	6994      	ldr	r4, [r2, #24]
 8009682:	42a3      	cmp	r3, r4
 8009684:	db01      	blt.n	800968a <__sfputc_r+0x16>
 8009686:	290a      	cmp	r1, #10
 8009688:	d103      	bne.n	8009692 <__sfputc_r+0x1e>
 800968a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800968e:	f7ff bcab 	b.w	8008fe8 <__swbuf_r>
 8009692:	6813      	ldr	r3, [r2, #0]
 8009694:	1c58      	adds	r0, r3, #1
 8009696:	6010      	str	r0, [r2, #0]
 8009698:	7019      	strb	r1, [r3, #0]
 800969a:	4608      	mov	r0, r1
 800969c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80096a0:	4770      	bx	lr

080096a2 <__sfputs_r>:
 80096a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096a4:	4606      	mov	r6, r0
 80096a6:	460f      	mov	r7, r1
 80096a8:	4614      	mov	r4, r2
 80096aa:	18d5      	adds	r5, r2, r3
 80096ac:	42ac      	cmp	r4, r5
 80096ae:	d101      	bne.n	80096b4 <__sfputs_r+0x12>
 80096b0:	2000      	movs	r0, #0
 80096b2:	e007      	b.n	80096c4 <__sfputs_r+0x22>
 80096b4:	463a      	mov	r2, r7
 80096b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096ba:	4630      	mov	r0, r6
 80096bc:	f7ff ffda 	bl	8009674 <__sfputc_r>
 80096c0:	1c43      	adds	r3, r0, #1
 80096c2:	d1f3      	bne.n	80096ac <__sfputs_r+0xa>
 80096c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080096c8 <_vfiprintf_r>:
 80096c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096cc:	460c      	mov	r4, r1
 80096ce:	b09d      	sub	sp, #116	; 0x74
 80096d0:	4617      	mov	r7, r2
 80096d2:	461d      	mov	r5, r3
 80096d4:	4606      	mov	r6, r0
 80096d6:	b118      	cbz	r0, 80096e0 <_vfiprintf_r+0x18>
 80096d8:	6983      	ldr	r3, [r0, #24]
 80096da:	b90b      	cbnz	r3, 80096e0 <_vfiprintf_r+0x18>
 80096dc:	f7ff fe34 	bl	8009348 <__sinit>
 80096e0:	4b7c      	ldr	r3, [pc, #496]	; (80098d4 <_vfiprintf_r+0x20c>)
 80096e2:	429c      	cmp	r4, r3
 80096e4:	d158      	bne.n	8009798 <_vfiprintf_r+0xd0>
 80096e6:	6874      	ldr	r4, [r6, #4]
 80096e8:	89a3      	ldrh	r3, [r4, #12]
 80096ea:	0718      	lsls	r0, r3, #28
 80096ec:	d55e      	bpl.n	80097ac <_vfiprintf_r+0xe4>
 80096ee:	6923      	ldr	r3, [r4, #16]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d05b      	beq.n	80097ac <_vfiprintf_r+0xe4>
 80096f4:	2300      	movs	r3, #0
 80096f6:	9309      	str	r3, [sp, #36]	; 0x24
 80096f8:	2320      	movs	r3, #32
 80096fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096fe:	2330      	movs	r3, #48	; 0x30
 8009700:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009704:	9503      	str	r5, [sp, #12]
 8009706:	f04f 0b01 	mov.w	fp, #1
 800970a:	46b8      	mov	r8, r7
 800970c:	4645      	mov	r5, r8
 800970e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009712:	b10b      	cbz	r3, 8009718 <_vfiprintf_r+0x50>
 8009714:	2b25      	cmp	r3, #37	; 0x25
 8009716:	d154      	bne.n	80097c2 <_vfiprintf_r+0xfa>
 8009718:	ebb8 0a07 	subs.w	sl, r8, r7
 800971c:	d00b      	beq.n	8009736 <_vfiprintf_r+0x6e>
 800971e:	4653      	mov	r3, sl
 8009720:	463a      	mov	r2, r7
 8009722:	4621      	mov	r1, r4
 8009724:	4630      	mov	r0, r6
 8009726:	f7ff ffbc 	bl	80096a2 <__sfputs_r>
 800972a:	3001      	adds	r0, #1
 800972c:	f000 80c2 	beq.w	80098b4 <_vfiprintf_r+0x1ec>
 8009730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009732:	4453      	add	r3, sl
 8009734:	9309      	str	r3, [sp, #36]	; 0x24
 8009736:	f898 3000 	ldrb.w	r3, [r8]
 800973a:	2b00      	cmp	r3, #0
 800973c:	f000 80ba 	beq.w	80098b4 <_vfiprintf_r+0x1ec>
 8009740:	2300      	movs	r3, #0
 8009742:	f04f 32ff 	mov.w	r2, #4294967295
 8009746:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800974a:	9304      	str	r3, [sp, #16]
 800974c:	9307      	str	r3, [sp, #28]
 800974e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009752:	931a      	str	r3, [sp, #104]	; 0x68
 8009754:	46a8      	mov	r8, r5
 8009756:	2205      	movs	r2, #5
 8009758:	f818 1b01 	ldrb.w	r1, [r8], #1
 800975c:	485e      	ldr	r0, [pc, #376]	; (80098d8 <_vfiprintf_r+0x210>)
 800975e:	f7f6 fd37 	bl	80001d0 <memchr>
 8009762:	9b04      	ldr	r3, [sp, #16]
 8009764:	bb78      	cbnz	r0, 80097c6 <_vfiprintf_r+0xfe>
 8009766:	06d9      	lsls	r1, r3, #27
 8009768:	bf44      	itt	mi
 800976a:	2220      	movmi	r2, #32
 800976c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009770:	071a      	lsls	r2, r3, #28
 8009772:	bf44      	itt	mi
 8009774:	222b      	movmi	r2, #43	; 0x2b
 8009776:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800977a:	782a      	ldrb	r2, [r5, #0]
 800977c:	2a2a      	cmp	r2, #42	; 0x2a
 800977e:	d02a      	beq.n	80097d6 <_vfiprintf_r+0x10e>
 8009780:	9a07      	ldr	r2, [sp, #28]
 8009782:	46a8      	mov	r8, r5
 8009784:	2000      	movs	r0, #0
 8009786:	250a      	movs	r5, #10
 8009788:	4641      	mov	r1, r8
 800978a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800978e:	3b30      	subs	r3, #48	; 0x30
 8009790:	2b09      	cmp	r3, #9
 8009792:	d969      	bls.n	8009868 <_vfiprintf_r+0x1a0>
 8009794:	b360      	cbz	r0, 80097f0 <_vfiprintf_r+0x128>
 8009796:	e024      	b.n	80097e2 <_vfiprintf_r+0x11a>
 8009798:	4b50      	ldr	r3, [pc, #320]	; (80098dc <_vfiprintf_r+0x214>)
 800979a:	429c      	cmp	r4, r3
 800979c:	d101      	bne.n	80097a2 <_vfiprintf_r+0xda>
 800979e:	68b4      	ldr	r4, [r6, #8]
 80097a0:	e7a2      	b.n	80096e8 <_vfiprintf_r+0x20>
 80097a2:	4b4f      	ldr	r3, [pc, #316]	; (80098e0 <_vfiprintf_r+0x218>)
 80097a4:	429c      	cmp	r4, r3
 80097a6:	bf08      	it	eq
 80097a8:	68f4      	ldreq	r4, [r6, #12]
 80097aa:	e79d      	b.n	80096e8 <_vfiprintf_r+0x20>
 80097ac:	4621      	mov	r1, r4
 80097ae:	4630      	mov	r0, r6
 80097b0:	f7ff fc6c 	bl	800908c <__swsetup_r>
 80097b4:	2800      	cmp	r0, #0
 80097b6:	d09d      	beq.n	80096f4 <_vfiprintf_r+0x2c>
 80097b8:	f04f 30ff 	mov.w	r0, #4294967295
 80097bc:	b01d      	add	sp, #116	; 0x74
 80097be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097c2:	46a8      	mov	r8, r5
 80097c4:	e7a2      	b.n	800970c <_vfiprintf_r+0x44>
 80097c6:	4a44      	ldr	r2, [pc, #272]	; (80098d8 <_vfiprintf_r+0x210>)
 80097c8:	1a80      	subs	r0, r0, r2
 80097ca:	fa0b f000 	lsl.w	r0, fp, r0
 80097ce:	4318      	orrs	r0, r3
 80097d0:	9004      	str	r0, [sp, #16]
 80097d2:	4645      	mov	r5, r8
 80097d4:	e7be      	b.n	8009754 <_vfiprintf_r+0x8c>
 80097d6:	9a03      	ldr	r2, [sp, #12]
 80097d8:	1d11      	adds	r1, r2, #4
 80097da:	6812      	ldr	r2, [r2, #0]
 80097dc:	9103      	str	r1, [sp, #12]
 80097de:	2a00      	cmp	r2, #0
 80097e0:	db01      	blt.n	80097e6 <_vfiprintf_r+0x11e>
 80097e2:	9207      	str	r2, [sp, #28]
 80097e4:	e004      	b.n	80097f0 <_vfiprintf_r+0x128>
 80097e6:	4252      	negs	r2, r2
 80097e8:	f043 0302 	orr.w	r3, r3, #2
 80097ec:	9207      	str	r2, [sp, #28]
 80097ee:	9304      	str	r3, [sp, #16]
 80097f0:	f898 3000 	ldrb.w	r3, [r8]
 80097f4:	2b2e      	cmp	r3, #46	; 0x2e
 80097f6:	d10e      	bne.n	8009816 <_vfiprintf_r+0x14e>
 80097f8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80097fc:	2b2a      	cmp	r3, #42	; 0x2a
 80097fe:	d138      	bne.n	8009872 <_vfiprintf_r+0x1aa>
 8009800:	9b03      	ldr	r3, [sp, #12]
 8009802:	1d1a      	adds	r2, r3, #4
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	9203      	str	r2, [sp, #12]
 8009808:	2b00      	cmp	r3, #0
 800980a:	bfb8      	it	lt
 800980c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009810:	f108 0802 	add.w	r8, r8, #2
 8009814:	9305      	str	r3, [sp, #20]
 8009816:	4d33      	ldr	r5, [pc, #204]	; (80098e4 <_vfiprintf_r+0x21c>)
 8009818:	f898 1000 	ldrb.w	r1, [r8]
 800981c:	2203      	movs	r2, #3
 800981e:	4628      	mov	r0, r5
 8009820:	f7f6 fcd6 	bl	80001d0 <memchr>
 8009824:	b140      	cbz	r0, 8009838 <_vfiprintf_r+0x170>
 8009826:	2340      	movs	r3, #64	; 0x40
 8009828:	1b40      	subs	r0, r0, r5
 800982a:	fa03 f000 	lsl.w	r0, r3, r0
 800982e:	9b04      	ldr	r3, [sp, #16]
 8009830:	4303      	orrs	r3, r0
 8009832:	f108 0801 	add.w	r8, r8, #1
 8009836:	9304      	str	r3, [sp, #16]
 8009838:	f898 1000 	ldrb.w	r1, [r8]
 800983c:	482a      	ldr	r0, [pc, #168]	; (80098e8 <_vfiprintf_r+0x220>)
 800983e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009842:	2206      	movs	r2, #6
 8009844:	f108 0701 	add.w	r7, r8, #1
 8009848:	f7f6 fcc2 	bl	80001d0 <memchr>
 800984c:	2800      	cmp	r0, #0
 800984e:	d037      	beq.n	80098c0 <_vfiprintf_r+0x1f8>
 8009850:	4b26      	ldr	r3, [pc, #152]	; (80098ec <_vfiprintf_r+0x224>)
 8009852:	bb1b      	cbnz	r3, 800989c <_vfiprintf_r+0x1d4>
 8009854:	9b03      	ldr	r3, [sp, #12]
 8009856:	3307      	adds	r3, #7
 8009858:	f023 0307 	bic.w	r3, r3, #7
 800985c:	3308      	adds	r3, #8
 800985e:	9303      	str	r3, [sp, #12]
 8009860:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009862:	444b      	add	r3, r9
 8009864:	9309      	str	r3, [sp, #36]	; 0x24
 8009866:	e750      	b.n	800970a <_vfiprintf_r+0x42>
 8009868:	fb05 3202 	mla	r2, r5, r2, r3
 800986c:	2001      	movs	r0, #1
 800986e:	4688      	mov	r8, r1
 8009870:	e78a      	b.n	8009788 <_vfiprintf_r+0xc0>
 8009872:	2300      	movs	r3, #0
 8009874:	f108 0801 	add.w	r8, r8, #1
 8009878:	9305      	str	r3, [sp, #20]
 800987a:	4619      	mov	r1, r3
 800987c:	250a      	movs	r5, #10
 800987e:	4640      	mov	r0, r8
 8009880:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009884:	3a30      	subs	r2, #48	; 0x30
 8009886:	2a09      	cmp	r2, #9
 8009888:	d903      	bls.n	8009892 <_vfiprintf_r+0x1ca>
 800988a:	2b00      	cmp	r3, #0
 800988c:	d0c3      	beq.n	8009816 <_vfiprintf_r+0x14e>
 800988e:	9105      	str	r1, [sp, #20]
 8009890:	e7c1      	b.n	8009816 <_vfiprintf_r+0x14e>
 8009892:	fb05 2101 	mla	r1, r5, r1, r2
 8009896:	2301      	movs	r3, #1
 8009898:	4680      	mov	r8, r0
 800989a:	e7f0      	b.n	800987e <_vfiprintf_r+0x1b6>
 800989c:	ab03      	add	r3, sp, #12
 800989e:	9300      	str	r3, [sp, #0]
 80098a0:	4622      	mov	r2, r4
 80098a2:	4b13      	ldr	r3, [pc, #76]	; (80098f0 <_vfiprintf_r+0x228>)
 80098a4:	a904      	add	r1, sp, #16
 80098a6:	4630      	mov	r0, r6
 80098a8:	f3af 8000 	nop.w
 80098ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80098b0:	4681      	mov	r9, r0
 80098b2:	d1d5      	bne.n	8009860 <_vfiprintf_r+0x198>
 80098b4:	89a3      	ldrh	r3, [r4, #12]
 80098b6:	065b      	lsls	r3, r3, #25
 80098b8:	f53f af7e 	bmi.w	80097b8 <_vfiprintf_r+0xf0>
 80098bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098be:	e77d      	b.n	80097bc <_vfiprintf_r+0xf4>
 80098c0:	ab03      	add	r3, sp, #12
 80098c2:	9300      	str	r3, [sp, #0]
 80098c4:	4622      	mov	r2, r4
 80098c6:	4b0a      	ldr	r3, [pc, #40]	; (80098f0 <_vfiprintf_r+0x228>)
 80098c8:	a904      	add	r1, sp, #16
 80098ca:	4630      	mov	r0, r6
 80098cc:	f000 f888 	bl	80099e0 <_printf_i>
 80098d0:	e7ec      	b.n	80098ac <_vfiprintf_r+0x1e4>
 80098d2:	bf00      	nop
 80098d4:	0800b718 	.word	0x0800b718
 80098d8:	0800b758 	.word	0x0800b758
 80098dc:	0800b738 	.word	0x0800b738
 80098e0:	0800b6f8 	.word	0x0800b6f8
 80098e4:	0800b75e 	.word	0x0800b75e
 80098e8:	0800b762 	.word	0x0800b762
 80098ec:	00000000 	.word	0x00000000
 80098f0:	080096a3 	.word	0x080096a3

080098f4 <_printf_common>:
 80098f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098f8:	4691      	mov	r9, r2
 80098fa:	461f      	mov	r7, r3
 80098fc:	688a      	ldr	r2, [r1, #8]
 80098fe:	690b      	ldr	r3, [r1, #16]
 8009900:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009904:	4293      	cmp	r3, r2
 8009906:	bfb8      	it	lt
 8009908:	4613      	movlt	r3, r2
 800990a:	f8c9 3000 	str.w	r3, [r9]
 800990e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009912:	4606      	mov	r6, r0
 8009914:	460c      	mov	r4, r1
 8009916:	b112      	cbz	r2, 800991e <_printf_common+0x2a>
 8009918:	3301      	adds	r3, #1
 800991a:	f8c9 3000 	str.w	r3, [r9]
 800991e:	6823      	ldr	r3, [r4, #0]
 8009920:	0699      	lsls	r1, r3, #26
 8009922:	bf42      	ittt	mi
 8009924:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009928:	3302      	addmi	r3, #2
 800992a:	f8c9 3000 	strmi.w	r3, [r9]
 800992e:	6825      	ldr	r5, [r4, #0]
 8009930:	f015 0506 	ands.w	r5, r5, #6
 8009934:	d107      	bne.n	8009946 <_printf_common+0x52>
 8009936:	f104 0a19 	add.w	sl, r4, #25
 800993a:	68e3      	ldr	r3, [r4, #12]
 800993c:	f8d9 2000 	ldr.w	r2, [r9]
 8009940:	1a9b      	subs	r3, r3, r2
 8009942:	42ab      	cmp	r3, r5
 8009944:	dc28      	bgt.n	8009998 <_printf_common+0xa4>
 8009946:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800994a:	6822      	ldr	r2, [r4, #0]
 800994c:	3300      	adds	r3, #0
 800994e:	bf18      	it	ne
 8009950:	2301      	movne	r3, #1
 8009952:	0692      	lsls	r2, r2, #26
 8009954:	d42d      	bmi.n	80099b2 <_printf_common+0xbe>
 8009956:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800995a:	4639      	mov	r1, r7
 800995c:	4630      	mov	r0, r6
 800995e:	47c0      	blx	r8
 8009960:	3001      	adds	r0, #1
 8009962:	d020      	beq.n	80099a6 <_printf_common+0xb2>
 8009964:	6823      	ldr	r3, [r4, #0]
 8009966:	68e5      	ldr	r5, [r4, #12]
 8009968:	f8d9 2000 	ldr.w	r2, [r9]
 800996c:	f003 0306 	and.w	r3, r3, #6
 8009970:	2b04      	cmp	r3, #4
 8009972:	bf08      	it	eq
 8009974:	1aad      	subeq	r5, r5, r2
 8009976:	68a3      	ldr	r3, [r4, #8]
 8009978:	6922      	ldr	r2, [r4, #16]
 800997a:	bf0c      	ite	eq
 800997c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009980:	2500      	movne	r5, #0
 8009982:	4293      	cmp	r3, r2
 8009984:	bfc4      	itt	gt
 8009986:	1a9b      	subgt	r3, r3, r2
 8009988:	18ed      	addgt	r5, r5, r3
 800998a:	f04f 0900 	mov.w	r9, #0
 800998e:	341a      	adds	r4, #26
 8009990:	454d      	cmp	r5, r9
 8009992:	d11a      	bne.n	80099ca <_printf_common+0xd6>
 8009994:	2000      	movs	r0, #0
 8009996:	e008      	b.n	80099aa <_printf_common+0xb6>
 8009998:	2301      	movs	r3, #1
 800999a:	4652      	mov	r2, sl
 800999c:	4639      	mov	r1, r7
 800999e:	4630      	mov	r0, r6
 80099a0:	47c0      	blx	r8
 80099a2:	3001      	adds	r0, #1
 80099a4:	d103      	bne.n	80099ae <_printf_common+0xba>
 80099a6:	f04f 30ff 	mov.w	r0, #4294967295
 80099aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099ae:	3501      	adds	r5, #1
 80099b0:	e7c3      	b.n	800993a <_printf_common+0x46>
 80099b2:	18e1      	adds	r1, r4, r3
 80099b4:	1c5a      	adds	r2, r3, #1
 80099b6:	2030      	movs	r0, #48	; 0x30
 80099b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80099bc:	4422      	add	r2, r4
 80099be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80099c2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80099c6:	3302      	adds	r3, #2
 80099c8:	e7c5      	b.n	8009956 <_printf_common+0x62>
 80099ca:	2301      	movs	r3, #1
 80099cc:	4622      	mov	r2, r4
 80099ce:	4639      	mov	r1, r7
 80099d0:	4630      	mov	r0, r6
 80099d2:	47c0      	blx	r8
 80099d4:	3001      	adds	r0, #1
 80099d6:	d0e6      	beq.n	80099a6 <_printf_common+0xb2>
 80099d8:	f109 0901 	add.w	r9, r9, #1
 80099dc:	e7d8      	b.n	8009990 <_printf_common+0x9c>
	...

080099e0 <_printf_i>:
 80099e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80099e4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80099e8:	460c      	mov	r4, r1
 80099ea:	7e09      	ldrb	r1, [r1, #24]
 80099ec:	b085      	sub	sp, #20
 80099ee:	296e      	cmp	r1, #110	; 0x6e
 80099f0:	4617      	mov	r7, r2
 80099f2:	4606      	mov	r6, r0
 80099f4:	4698      	mov	r8, r3
 80099f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80099f8:	f000 80b3 	beq.w	8009b62 <_printf_i+0x182>
 80099fc:	d822      	bhi.n	8009a44 <_printf_i+0x64>
 80099fe:	2963      	cmp	r1, #99	; 0x63
 8009a00:	d036      	beq.n	8009a70 <_printf_i+0x90>
 8009a02:	d80a      	bhi.n	8009a1a <_printf_i+0x3a>
 8009a04:	2900      	cmp	r1, #0
 8009a06:	f000 80b9 	beq.w	8009b7c <_printf_i+0x19c>
 8009a0a:	2958      	cmp	r1, #88	; 0x58
 8009a0c:	f000 8083 	beq.w	8009b16 <_printf_i+0x136>
 8009a10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a14:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009a18:	e032      	b.n	8009a80 <_printf_i+0xa0>
 8009a1a:	2964      	cmp	r1, #100	; 0x64
 8009a1c:	d001      	beq.n	8009a22 <_printf_i+0x42>
 8009a1e:	2969      	cmp	r1, #105	; 0x69
 8009a20:	d1f6      	bne.n	8009a10 <_printf_i+0x30>
 8009a22:	6820      	ldr	r0, [r4, #0]
 8009a24:	6813      	ldr	r3, [r2, #0]
 8009a26:	0605      	lsls	r5, r0, #24
 8009a28:	f103 0104 	add.w	r1, r3, #4
 8009a2c:	d52a      	bpl.n	8009a84 <_printf_i+0xa4>
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	6011      	str	r1, [r2, #0]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	da03      	bge.n	8009a3e <_printf_i+0x5e>
 8009a36:	222d      	movs	r2, #45	; 0x2d
 8009a38:	425b      	negs	r3, r3
 8009a3a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009a3e:	486f      	ldr	r0, [pc, #444]	; (8009bfc <_printf_i+0x21c>)
 8009a40:	220a      	movs	r2, #10
 8009a42:	e039      	b.n	8009ab8 <_printf_i+0xd8>
 8009a44:	2973      	cmp	r1, #115	; 0x73
 8009a46:	f000 809d 	beq.w	8009b84 <_printf_i+0x1a4>
 8009a4a:	d808      	bhi.n	8009a5e <_printf_i+0x7e>
 8009a4c:	296f      	cmp	r1, #111	; 0x6f
 8009a4e:	d020      	beq.n	8009a92 <_printf_i+0xb2>
 8009a50:	2970      	cmp	r1, #112	; 0x70
 8009a52:	d1dd      	bne.n	8009a10 <_printf_i+0x30>
 8009a54:	6823      	ldr	r3, [r4, #0]
 8009a56:	f043 0320 	orr.w	r3, r3, #32
 8009a5a:	6023      	str	r3, [r4, #0]
 8009a5c:	e003      	b.n	8009a66 <_printf_i+0x86>
 8009a5e:	2975      	cmp	r1, #117	; 0x75
 8009a60:	d017      	beq.n	8009a92 <_printf_i+0xb2>
 8009a62:	2978      	cmp	r1, #120	; 0x78
 8009a64:	d1d4      	bne.n	8009a10 <_printf_i+0x30>
 8009a66:	2378      	movs	r3, #120	; 0x78
 8009a68:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009a6c:	4864      	ldr	r0, [pc, #400]	; (8009c00 <_printf_i+0x220>)
 8009a6e:	e055      	b.n	8009b1c <_printf_i+0x13c>
 8009a70:	6813      	ldr	r3, [r2, #0]
 8009a72:	1d19      	adds	r1, r3, #4
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	6011      	str	r1, [r2, #0]
 8009a78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009a80:	2301      	movs	r3, #1
 8009a82:	e08c      	b.n	8009b9e <_printf_i+0x1be>
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	6011      	str	r1, [r2, #0]
 8009a88:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009a8c:	bf18      	it	ne
 8009a8e:	b21b      	sxthne	r3, r3
 8009a90:	e7cf      	b.n	8009a32 <_printf_i+0x52>
 8009a92:	6813      	ldr	r3, [r2, #0]
 8009a94:	6825      	ldr	r5, [r4, #0]
 8009a96:	1d18      	adds	r0, r3, #4
 8009a98:	6010      	str	r0, [r2, #0]
 8009a9a:	0628      	lsls	r0, r5, #24
 8009a9c:	d501      	bpl.n	8009aa2 <_printf_i+0xc2>
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	e002      	b.n	8009aa8 <_printf_i+0xc8>
 8009aa2:	0668      	lsls	r0, r5, #25
 8009aa4:	d5fb      	bpl.n	8009a9e <_printf_i+0xbe>
 8009aa6:	881b      	ldrh	r3, [r3, #0]
 8009aa8:	4854      	ldr	r0, [pc, #336]	; (8009bfc <_printf_i+0x21c>)
 8009aaa:	296f      	cmp	r1, #111	; 0x6f
 8009aac:	bf14      	ite	ne
 8009aae:	220a      	movne	r2, #10
 8009ab0:	2208      	moveq	r2, #8
 8009ab2:	2100      	movs	r1, #0
 8009ab4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ab8:	6865      	ldr	r5, [r4, #4]
 8009aba:	60a5      	str	r5, [r4, #8]
 8009abc:	2d00      	cmp	r5, #0
 8009abe:	f2c0 8095 	blt.w	8009bec <_printf_i+0x20c>
 8009ac2:	6821      	ldr	r1, [r4, #0]
 8009ac4:	f021 0104 	bic.w	r1, r1, #4
 8009ac8:	6021      	str	r1, [r4, #0]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d13d      	bne.n	8009b4a <_printf_i+0x16a>
 8009ace:	2d00      	cmp	r5, #0
 8009ad0:	f040 808e 	bne.w	8009bf0 <_printf_i+0x210>
 8009ad4:	4665      	mov	r5, ip
 8009ad6:	2a08      	cmp	r2, #8
 8009ad8:	d10b      	bne.n	8009af2 <_printf_i+0x112>
 8009ada:	6823      	ldr	r3, [r4, #0]
 8009adc:	07db      	lsls	r3, r3, #31
 8009ade:	d508      	bpl.n	8009af2 <_printf_i+0x112>
 8009ae0:	6923      	ldr	r3, [r4, #16]
 8009ae2:	6862      	ldr	r2, [r4, #4]
 8009ae4:	429a      	cmp	r2, r3
 8009ae6:	bfde      	ittt	le
 8009ae8:	2330      	movle	r3, #48	; 0x30
 8009aea:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009aee:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009af2:	ebac 0305 	sub.w	r3, ip, r5
 8009af6:	6123      	str	r3, [r4, #16]
 8009af8:	f8cd 8000 	str.w	r8, [sp]
 8009afc:	463b      	mov	r3, r7
 8009afe:	aa03      	add	r2, sp, #12
 8009b00:	4621      	mov	r1, r4
 8009b02:	4630      	mov	r0, r6
 8009b04:	f7ff fef6 	bl	80098f4 <_printf_common>
 8009b08:	3001      	adds	r0, #1
 8009b0a:	d14d      	bne.n	8009ba8 <_printf_i+0x1c8>
 8009b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b10:	b005      	add	sp, #20
 8009b12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b16:	4839      	ldr	r0, [pc, #228]	; (8009bfc <_printf_i+0x21c>)
 8009b18:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009b1c:	6813      	ldr	r3, [r2, #0]
 8009b1e:	6821      	ldr	r1, [r4, #0]
 8009b20:	1d1d      	adds	r5, r3, #4
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	6015      	str	r5, [r2, #0]
 8009b26:	060a      	lsls	r2, r1, #24
 8009b28:	d50b      	bpl.n	8009b42 <_printf_i+0x162>
 8009b2a:	07ca      	lsls	r2, r1, #31
 8009b2c:	bf44      	itt	mi
 8009b2e:	f041 0120 	orrmi.w	r1, r1, #32
 8009b32:	6021      	strmi	r1, [r4, #0]
 8009b34:	b91b      	cbnz	r3, 8009b3e <_printf_i+0x15e>
 8009b36:	6822      	ldr	r2, [r4, #0]
 8009b38:	f022 0220 	bic.w	r2, r2, #32
 8009b3c:	6022      	str	r2, [r4, #0]
 8009b3e:	2210      	movs	r2, #16
 8009b40:	e7b7      	b.n	8009ab2 <_printf_i+0xd2>
 8009b42:	064d      	lsls	r5, r1, #25
 8009b44:	bf48      	it	mi
 8009b46:	b29b      	uxthmi	r3, r3
 8009b48:	e7ef      	b.n	8009b2a <_printf_i+0x14a>
 8009b4a:	4665      	mov	r5, ip
 8009b4c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009b50:	fb02 3311 	mls	r3, r2, r1, r3
 8009b54:	5cc3      	ldrb	r3, [r0, r3]
 8009b56:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009b5a:	460b      	mov	r3, r1
 8009b5c:	2900      	cmp	r1, #0
 8009b5e:	d1f5      	bne.n	8009b4c <_printf_i+0x16c>
 8009b60:	e7b9      	b.n	8009ad6 <_printf_i+0xf6>
 8009b62:	6813      	ldr	r3, [r2, #0]
 8009b64:	6825      	ldr	r5, [r4, #0]
 8009b66:	6961      	ldr	r1, [r4, #20]
 8009b68:	1d18      	adds	r0, r3, #4
 8009b6a:	6010      	str	r0, [r2, #0]
 8009b6c:	0628      	lsls	r0, r5, #24
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	d501      	bpl.n	8009b76 <_printf_i+0x196>
 8009b72:	6019      	str	r1, [r3, #0]
 8009b74:	e002      	b.n	8009b7c <_printf_i+0x19c>
 8009b76:	066a      	lsls	r2, r5, #25
 8009b78:	d5fb      	bpl.n	8009b72 <_printf_i+0x192>
 8009b7a:	8019      	strh	r1, [r3, #0]
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	6123      	str	r3, [r4, #16]
 8009b80:	4665      	mov	r5, ip
 8009b82:	e7b9      	b.n	8009af8 <_printf_i+0x118>
 8009b84:	6813      	ldr	r3, [r2, #0]
 8009b86:	1d19      	adds	r1, r3, #4
 8009b88:	6011      	str	r1, [r2, #0]
 8009b8a:	681d      	ldr	r5, [r3, #0]
 8009b8c:	6862      	ldr	r2, [r4, #4]
 8009b8e:	2100      	movs	r1, #0
 8009b90:	4628      	mov	r0, r5
 8009b92:	f7f6 fb1d 	bl	80001d0 <memchr>
 8009b96:	b108      	cbz	r0, 8009b9c <_printf_i+0x1bc>
 8009b98:	1b40      	subs	r0, r0, r5
 8009b9a:	6060      	str	r0, [r4, #4]
 8009b9c:	6863      	ldr	r3, [r4, #4]
 8009b9e:	6123      	str	r3, [r4, #16]
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ba6:	e7a7      	b.n	8009af8 <_printf_i+0x118>
 8009ba8:	6923      	ldr	r3, [r4, #16]
 8009baa:	462a      	mov	r2, r5
 8009bac:	4639      	mov	r1, r7
 8009bae:	4630      	mov	r0, r6
 8009bb0:	47c0      	blx	r8
 8009bb2:	3001      	adds	r0, #1
 8009bb4:	d0aa      	beq.n	8009b0c <_printf_i+0x12c>
 8009bb6:	6823      	ldr	r3, [r4, #0]
 8009bb8:	079b      	lsls	r3, r3, #30
 8009bba:	d413      	bmi.n	8009be4 <_printf_i+0x204>
 8009bbc:	68e0      	ldr	r0, [r4, #12]
 8009bbe:	9b03      	ldr	r3, [sp, #12]
 8009bc0:	4298      	cmp	r0, r3
 8009bc2:	bfb8      	it	lt
 8009bc4:	4618      	movlt	r0, r3
 8009bc6:	e7a3      	b.n	8009b10 <_printf_i+0x130>
 8009bc8:	2301      	movs	r3, #1
 8009bca:	464a      	mov	r2, r9
 8009bcc:	4639      	mov	r1, r7
 8009bce:	4630      	mov	r0, r6
 8009bd0:	47c0      	blx	r8
 8009bd2:	3001      	adds	r0, #1
 8009bd4:	d09a      	beq.n	8009b0c <_printf_i+0x12c>
 8009bd6:	3501      	adds	r5, #1
 8009bd8:	68e3      	ldr	r3, [r4, #12]
 8009bda:	9a03      	ldr	r2, [sp, #12]
 8009bdc:	1a9b      	subs	r3, r3, r2
 8009bde:	42ab      	cmp	r3, r5
 8009be0:	dcf2      	bgt.n	8009bc8 <_printf_i+0x1e8>
 8009be2:	e7eb      	b.n	8009bbc <_printf_i+0x1dc>
 8009be4:	2500      	movs	r5, #0
 8009be6:	f104 0919 	add.w	r9, r4, #25
 8009bea:	e7f5      	b.n	8009bd8 <_printf_i+0x1f8>
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d1ac      	bne.n	8009b4a <_printf_i+0x16a>
 8009bf0:	7803      	ldrb	r3, [r0, #0]
 8009bf2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009bf6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009bfa:	e76c      	b.n	8009ad6 <_printf_i+0xf6>
 8009bfc:	0800b769 	.word	0x0800b769
 8009c00:	0800b77a 	.word	0x0800b77a

08009c04 <_sbrk_r>:
 8009c04:	b538      	push	{r3, r4, r5, lr}
 8009c06:	4c06      	ldr	r4, [pc, #24]	; (8009c20 <_sbrk_r+0x1c>)
 8009c08:	2300      	movs	r3, #0
 8009c0a:	4605      	mov	r5, r0
 8009c0c:	4608      	mov	r0, r1
 8009c0e:	6023      	str	r3, [r4, #0]
 8009c10:	f7fb fa98 	bl	8005144 <_sbrk>
 8009c14:	1c43      	adds	r3, r0, #1
 8009c16:	d102      	bne.n	8009c1e <_sbrk_r+0x1a>
 8009c18:	6823      	ldr	r3, [r4, #0]
 8009c1a:	b103      	cbz	r3, 8009c1e <_sbrk_r+0x1a>
 8009c1c:	602b      	str	r3, [r5, #0]
 8009c1e:	bd38      	pop	{r3, r4, r5, pc}
 8009c20:	20000fa8 	.word	0x20000fa8

08009c24 <__sread>:
 8009c24:	b510      	push	{r4, lr}
 8009c26:	460c      	mov	r4, r1
 8009c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c2c:	f000 f896 	bl	8009d5c <_read_r>
 8009c30:	2800      	cmp	r0, #0
 8009c32:	bfab      	itete	ge
 8009c34:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009c36:	89a3      	ldrhlt	r3, [r4, #12]
 8009c38:	181b      	addge	r3, r3, r0
 8009c3a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009c3e:	bfac      	ite	ge
 8009c40:	6563      	strge	r3, [r4, #84]	; 0x54
 8009c42:	81a3      	strhlt	r3, [r4, #12]
 8009c44:	bd10      	pop	{r4, pc}

08009c46 <__swrite>:
 8009c46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c4a:	461f      	mov	r7, r3
 8009c4c:	898b      	ldrh	r3, [r1, #12]
 8009c4e:	05db      	lsls	r3, r3, #23
 8009c50:	4605      	mov	r5, r0
 8009c52:	460c      	mov	r4, r1
 8009c54:	4616      	mov	r6, r2
 8009c56:	d505      	bpl.n	8009c64 <__swrite+0x1e>
 8009c58:	2302      	movs	r3, #2
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c60:	f000 f868 	bl	8009d34 <_lseek_r>
 8009c64:	89a3      	ldrh	r3, [r4, #12]
 8009c66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c6e:	81a3      	strh	r3, [r4, #12]
 8009c70:	4632      	mov	r2, r6
 8009c72:	463b      	mov	r3, r7
 8009c74:	4628      	mov	r0, r5
 8009c76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c7a:	f000 b817 	b.w	8009cac <_write_r>

08009c7e <__sseek>:
 8009c7e:	b510      	push	{r4, lr}
 8009c80:	460c      	mov	r4, r1
 8009c82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c86:	f000 f855 	bl	8009d34 <_lseek_r>
 8009c8a:	1c43      	adds	r3, r0, #1
 8009c8c:	89a3      	ldrh	r3, [r4, #12]
 8009c8e:	bf15      	itete	ne
 8009c90:	6560      	strne	r0, [r4, #84]	; 0x54
 8009c92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009c96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009c9a:	81a3      	strheq	r3, [r4, #12]
 8009c9c:	bf18      	it	ne
 8009c9e:	81a3      	strhne	r3, [r4, #12]
 8009ca0:	bd10      	pop	{r4, pc}

08009ca2 <__sclose>:
 8009ca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ca6:	f000 b813 	b.w	8009cd0 <_close_r>
	...

08009cac <_write_r>:
 8009cac:	b538      	push	{r3, r4, r5, lr}
 8009cae:	4c07      	ldr	r4, [pc, #28]	; (8009ccc <_write_r+0x20>)
 8009cb0:	4605      	mov	r5, r0
 8009cb2:	4608      	mov	r0, r1
 8009cb4:	4611      	mov	r1, r2
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	6022      	str	r2, [r4, #0]
 8009cba:	461a      	mov	r2, r3
 8009cbc:	f7fb f9f1 	bl	80050a2 <_write>
 8009cc0:	1c43      	adds	r3, r0, #1
 8009cc2:	d102      	bne.n	8009cca <_write_r+0x1e>
 8009cc4:	6823      	ldr	r3, [r4, #0]
 8009cc6:	b103      	cbz	r3, 8009cca <_write_r+0x1e>
 8009cc8:	602b      	str	r3, [r5, #0]
 8009cca:	bd38      	pop	{r3, r4, r5, pc}
 8009ccc:	20000fa8 	.word	0x20000fa8

08009cd0 <_close_r>:
 8009cd0:	b538      	push	{r3, r4, r5, lr}
 8009cd2:	4c06      	ldr	r4, [pc, #24]	; (8009cec <_close_r+0x1c>)
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	4605      	mov	r5, r0
 8009cd8:	4608      	mov	r0, r1
 8009cda:	6023      	str	r3, [r4, #0]
 8009cdc:	f7fb f9fd 	bl	80050da <_close>
 8009ce0:	1c43      	adds	r3, r0, #1
 8009ce2:	d102      	bne.n	8009cea <_close_r+0x1a>
 8009ce4:	6823      	ldr	r3, [r4, #0]
 8009ce6:	b103      	cbz	r3, 8009cea <_close_r+0x1a>
 8009ce8:	602b      	str	r3, [r5, #0]
 8009cea:	bd38      	pop	{r3, r4, r5, pc}
 8009cec:	20000fa8 	.word	0x20000fa8

08009cf0 <_fstat_r>:
 8009cf0:	b538      	push	{r3, r4, r5, lr}
 8009cf2:	4c07      	ldr	r4, [pc, #28]	; (8009d10 <_fstat_r+0x20>)
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	4605      	mov	r5, r0
 8009cf8:	4608      	mov	r0, r1
 8009cfa:	4611      	mov	r1, r2
 8009cfc:	6023      	str	r3, [r4, #0]
 8009cfe:	f7fb f9f8 	bl	80050f2 <_fstat>
 8009d02:	1c43      	adds	r3, r0, #1
 8009d04:	d102      	bne.n	8009d0c <_fstat_r+0x1c>
 8009d06:	6823      	ldr	r3, [r4, #0]
 8009d08:	b103      	cbz	r3, 8009d0c <_fstat_r+0x1c>
 8009d0a:	602b      	str	r3, [r5, #0]
 8009d0c:	bd38      	pop	{r3, r4, r5, pc}
 8009d0e:	bf00      	nop
 8009d10:	20000fa8 	.word	0x20000fa8

08009d14 <_isatty_r>:
 8009d14:	b538      	push	{r3, r4, r5, lr}
 8009d16:	4c06      	ldr	r4, [pc, #24]	; (8009d30 <_isatty_r+0x1c>)
 8009d18:	2300      	movs	r3, #0
 8009d1a:	4605      	mov	r5, r0
 8009d1c:	4608      	mov	r0, r1
 8009d1e:	6023      	str	r3, [r4, #0]
 8009d20:	f7fb f9f7 	bl	8005112 <_isatty>
 8009d24:	1c43      	adds	r3, r0, #1
 8009d26:	d102      	bne.n	8009d2e <_isatty_r+0x1a>
 8009d28:	6823      	ldr	r3, [r4, #0]
 8009d2a:	b103      	cbz	r3, 8009d2e <_isatty_r+0x1a>
 8009d2c:	602b      	str	r3, [r5, #0]
 8009d2e:	bd38      	pop	{r3, r4, r5, pc}
 8009d30:	20000fa8 	.word	0x20000fa8

08009d34 <_lseek_r>:
 8009d34:	b538      	push	{r3, r4, r5, lr}
 8009d36:	4c07      	ldr	r4, [pc, #28]	; (8009d54 <_lseek_r+0x20>)
 8009d38:	4605      	mov	r5, r0
 8009d3a:	4608      	mov	r0, r1
 8009d3c:	4611      	mov	r1, r2
 8009d3e:	2200      	movs	r2, #0
 8009d40:	6022      	str	r2, [r4, #0]
 8009d42:	461a      	mov	r2, r3
 8009d44:	f7fb f9f0 	bl	8005128 <_lseek>
 8009d48:	1c43      	adds	r3, r0, #1
 8009d4a:	d102      	bne.n	8009d52 <_lseek_r+0x1e>
 8009d4c:	6823      	ldr	r3, [r4, #0]
 8009d4e:	b103      	cbz	r3, 8009d52 <_lseek_r+0x1e>
 8009d50:	602b      	str	r3, [r5, #0]
 8009d52:	bd38      	pop	{r3, r4, r5, pc}
 8009d54:	20000fa8 	.word	0x20000fa8

08009d58 <__malloc_lock>:
 8009d58:	4770      	bx	lr

08009d5a <__malloc_unlock>:
 8009d5a:	4770      	bx	lr

08009d5c <_read_r>:
 8009d5c:	b538      	push	{r3, r4, r5, lr}
 8009d5e:	4c07      	ldr	r4, [pc, #28]	; (8009d7c <_read_r+0x20>)
 8009d60:	4605      	mov	r5, r0
 8009d62:	4608      	mov	r0, r1
 8009d64:	4611      	mov	r1, r2
 8009d66:	2200      	movs	r2, #0
 8009d68:	6022      	str	r2, [r4, #0]
 8009d6a:	461a      	mov	r2, r3
 8009d6c:	f7fb f97c 	bl	8005068 <_read>
 8009d70:	1c43      	adds	r3, r0, #1
 8009d72:	d102      	bne.n	8009d7a <_read_r+0x1e>
 8009d74:	6823      	ldr	r3, [r4, #0]
 8009d76:	b103      	cbz	r3, 8009d7a <_read_r+0x1e>
 8009d78:	602b      	str	r3, [r5, #0]
 8009d7a:	bd38      	pop	{r3, r4, r5, pc}
 8009d7c:	20000fa8 	.word	0x20000fa8

08009d80 <asin>:
 8009d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d82:	ed2d 8b02 	vpush	{d8}
 8009d86:	4e26      	ldr	r6, [pc, #152]	; (8009e20 <asin+0xa0>)
 8009d88:	b08b      	sub	sp, #44	; 0x2c
 8009d8a:	ec55 4b10 	vmov	r4, r5, d0
 8009d8e:	f000 f853 	bl	8009e38 <__ieee754_asin>
 8009d92:	f996 3000 	ldrsb.w	r3, [r6]
 8009d96:	eeb0 8a40 	vmov.f32	s16, s0
 8009d9a:	eef0 8a60 	vmov.f32	s17, s1
 8009d9e:	3301      	adds	r3, #1
 8009da0:	d036      	beq.n	8009e10 <asin+0x90>
 8009da2:	4622      	mov	r2, r4
 8009da4:	462b      	mov	r3, r5
 8009da6:	4620      	mov	r0, r4
 8009da8:	4629      	mov	r1, r5
 8009daa:	f7f6 feb7 	bl	8000b1c <__aeabi_dcmpun>
 8009dae:	4607      	mov	r7, r0
 8009db0:	bb70      	cbnz	r0, 8009e10 <asin+0x90>
 8009db2:	ec45 4b10 	vmov	d0, r4, r5
 8009db6:	f000 fd7f 	bl	800a8b8 <fabs>
 8009dba:	2200      	movs	r2, #0
 8009dbc:	4b19      	ldr	r3, [pc, #100]	; (8009e24 <asin+0xa4>)
 8009dbe:	ec51 0b10 	vmov	r0, r1, d0
 8009dc2:	f7f6 fea1 	bl	8000b08 <__aeabi_dcmpgt>
 8009dc6:	b318      	cbz	r0, 8009e10 <asin+0x90>
 8009dc8:	2301      	movs	r3, #1
 8009dca:	9300      	str	r3, [sp, #0]
 8009dcc:	4816      	ldr	r0, [pc, #88]	; (8009e28 <asin+0xa8>)
 8009dce:	4b17      	ldr	r3, [pc, #92]	; (8009e2c <asin+0xac>)
 8009dd0:	9301      	str	r3, [sp, #4]
 8009dd2:	9708      	str	r7, [sp, #32]
 8009dd4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009dd8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009ddc:	f000 fd78 	bl	800a8d0 <nan>
 8009de0:	f996 3000 	ldrsb.w	r3, [r6]
 8009de4:	2b02      	cmp	r3, #2
 8009de6:	ed8d 0b06 	vstr	d0, [sp, #24]
 8009dea:	d104      	bne.n	8009df6 <asin+0x76>
 8009dec:	f7ff f836 	bl	8008e5c <__errno>
 8009df0:	2321      	movs	r3, #33	; 0x21
 8009df2:	6003      	str	r3, [r0, #0]
 8009df4:	e004      	b.n	8009e00 <asin+0x80>
 8009df6:	4668      	mov	r0, sp
 8009df8:	f000 fd67 	bl	800a8ca <matherr>
 8009dfc:	2800      	cmp	r0, #0
 8009dfe:	d0f5      	beq.n	8009dec <asin+0x6c>
 8009e00:	9b08      	ldr	r3, [sp, #32]
 8009e02:	b11b      	cbz	r3, 8009e0c <asin+0x8c>
 8009e04:	f7ff f82a 	bl	8008e5c <__errno>
 8009e08:	9b08      	ldr	r3, [sp, #32]
 8009e0a:	6003      	str	r3, [r0, #0]
 8009e0c:	ed9d 8b06 	vldr	d8, [sp, #24]
 8009e10:	eeb0 0a48 	vmov.f32	s0, s16
 8009e14:	eef0 0a68 	vmov.f32	s1, s17
 8009e18:	b00b      	add	sp, #44	; 0x2c
 8009e1a:	ecbd 8b02 	vpop	{d8}
 8009e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e20:	200000a8 	.word	0x200000a8
 8009e24:	3ff00000 	.word	0x3ff00000
 8009e28:	0800b75d 	.word	0x0800b75d
 8009e2c:	0800b78b 	.word	0x0800b78b

08009e30 <atan2>:
 8009e30:	f000 ba12 	b.w	800a258 <__ieee754_atan2>
 8009e34:	0000      	movs	r0, r0
	...

08009e38 <__ieee754_asin>:
 8009e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e3c:	ec55 4b10 	vmov	r4, r5, d0
 8009e40:	4bcb      	ldr	r3, [pc, #812]	; (800a170 <__ieee754_asin+0x338>)
 8009e42:	b087      	sub	sp, #28
 8009e44:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8009e48:	429f      	cmp	r7, r3
 8009e4a:	9501      	str	r5, [sp, #4]
 8009e4c:	dd31      	ble.n	8009eb2 <__ieee754_asin+0x7a>
 8009e4e:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 8009e52:	ee10 3a10 	vmov	r3, s0
 8009e56:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 8009e5a:	433b      	orrs	r3, r7
 8009e5c:	d117      	bne.n	8009e8e <__ieee754_asin+0x56>
 8009e5e:	a3aa      	add	r3, pc, #680	; (adr r3, 800a108 <__ieee754_asin+0x2d0>)
 8009e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e64:	ee10 0a10 	vmov	r0, s0
 8009e68:	4629      	mov	r1, r5
 8009e6a:	f7f6 fbbd 	bl	80005e8 <__aeabi_dmul>
 8009e6e:	a3a8      	add	r3, pc, #672	; (adr r3, 800a110 <__ieee754_asin+0x2d8>)
 8009e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e74:	4606      	mov	r6, r0
 8009e76:	460f      	mov	r7, r1
 8009e78:	4620      	mov	r0, r4
 8009e7a:	4629      	mov	r1, r5
 8009e7c:	f7f6 fbb4 	bl	80005e8 <__aeabi_dmul>
 8009e80:	4602      	mov	r2, r0
 8009e82:	460b      	mov	r3, r1
 8009e84:	4630      	mov	r0, r6
 8009e86:	4639      	mov	r1, r7
 8009e88:	f7f6 f9f8 	bl	800027c <__adddf3>
 8009e8c:	e00a      	b.n	8009ea4 <__ieee754_asin+0x6c>
 8009e8e:	ee10 2a10 	vmov	r2, s0
 8009e92:	462b      	mov	r3, r5
 8009e94:	4620      	mov	r0, r4
 8009e96:	4629      	mov	r1, r5
 8009e98:	f7f6 f9ee 	bl	8000278 <__aeabi_dsub>
 8009e9c:	4602      	mov	r2, r0
 8009e9e:	460b      	mov	r3, r1
 8009ea0:	f7f6 fccc 	bl	800083c <__aeabi_ddiv>
 8009ea4:	4604      	mov	r4, r0
 8009ea6:	460d      	mov	r5, r1
 8009ea8:	ec45 4b10 	vmov	d0, r4, r5
 8009eac:	b007      	add	sp, #28
 8009eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eb2:	4bb0      	ldr	r3, [pc, #704]	; (800a174 <__ieee754_asin+0x33c>)
 8009eb4:	429f      	cmp	r7, r3
 8009eb6:	dc11      	bgt.n	8009edc <__ieee754_asin+0xa4>
 8009eb8:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8009ebc:	f280 80ae 	bge.w	800a01c <__ieee754_asin+0x1e4>
 8009ec0:	a395      	add	r3, pc, #596	; (adr r3, 800a118 <__ieee754_asin+0x2e0>)
 8009ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec6:	ee10 0a10 	vmov	r0, s0
 8009eca:	4629      	mov	r1, r5
 8009ecc:	f7f6 f9d6 	bl	800027c <__adddf3>
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	4ba9      	ldr	r3, [pc, #676]	; (800a178 <__ieee754_asin+0x340>)
 8009ed4:	f7f6 fe18 	bl	8000b08 <__aeabi_dcmpgt>
 8009ed8:	2800      	cmp	r0, #0
 8009eda:	d1e5      	bne.n	8009ea8 <__ieee754_asin+0x70>
 8009edc:	ec45 4b10 	vmov	d0, r4, r5
 8009ee0:	f000 fcea 	bl	800a8b8 <fabs>
 8009ee4:	2000      	movs	r0, #0
 8009ee6:	ec53 2b10 	vmov	r2, r3, d0
 8009eea:	49a3      	ldr	r1, [pc, #652]	; (800a178 <__ieee754_asin+0x340>)
 8009eec:	f7f6 f9c4 	bl	8000278 <__aeabi_dsub>
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	4ba2      	ldr	r3, [pc, #648]	; (800a17c <__ieee754_asin+0x344>)
 8009ef4:	f7f6 fb78 	bl	80005e8 <__aeabi_dmul>
 8009ef8:	a389      	add	r3, pc, #548	; (adr r3, 800a120 <__ieee754_asin+0x2e8>)
 8009efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009efe:	4604      	mov	r4, r0
 8009f00:	460d      	mov	r5, r1
 8009f02:	f7f6 fb71 	bl	80005e8 <__aeabi_dmul>
 8009f06:	a388      	add	r3, pc, #544	; (adr r3, 800a128 <__ieee754_asin+0x2f0>)
 8009f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f0c:	f7f6 f9b6 	bl	800027c <__adddf3>
 8009f10:	4622      	mov	r2, r4
 8009f12:	462b      	mov	r3, r5
 8009f14:	f7f6 fb68 	bl	80005e8 <__aeabi_dmul>
 8009f18:	a385      	add	r3, pc, #532	; (adr r3, 800a130 <__ieee754_asin+0x2f8>)
 8009f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f1e:	f7f6 f9ab 	bl	8000278 <__aeabi_dsub>
 8009f22:	4622      	mov	r2, r4
 8009f24:	462b      	mov	r3, r5
 8009f26:	f7f6 fb5f 	bl	80005e8 <__aeabi_dmul>
 8009f2a:	a383      	add	r3, pc, #524	; (adr r3, 800a138 <__ieee754_asin+0x300>)
 8009f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f30:	f7f6 f9a4 	bl	800027c <__adddf3>
 8009f34:	4622      	mov	r2, r4
 8009f36:	462b      	mov	r3, r5
 8009f38:	f7f6 fb56 	bl	80005e8 <__aeabi_dmul>
 8009f3c:	a380      	add	r3, pc, #512	; (adr r3, 800a140 <__ieee754_asin+0x308>)
 8009f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f42:	f7f6 f999 	bl	8000278 <__aeabi_dsub>
 8009f46:	4622      	mov	r2, r4
 8009f48:	462b      	mov	r3, r5
 8009f4a:	f7f6 fb4d 	bl	80005e8 <__aeabi_dmul>
 8009f4e:	a37e      	add	r3, pc, #504	; (adr r3, 800a148 <__ieee754_asin+0x310>)
 8009f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f54:	f7f6 f992 	bl	800027c <__adddf3>
 8009f58:	4622      	mov	r2, r4
 8009f5a:	462b      	mov	r3, r5
 8009f5c:	f7f6 fb44 	bl	80005e8 <__aeabi_dmul>
 8009f60:	a37b      	add	r3, pc, #492	; (adr r3, 800a150 <__ieee754_asin+0x318>)
 8009f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f66:	4680      	mov	r8, r0
 8009f68:	4689      	mov	r9, r1
 8009f6a:	4620      	mov	r0, r4
 8009f6c:	4629      	mov	r1, r5
 8009f6e:	f7f6 fb3b 	bl	80005e8 <__aeabi_dmul>
 8009f72:	a379      	add	r3, pc, #484	; (adr r3, 800a158 <__ieee754_asin+0x320>)
 8009f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f78:	f7f6 f97e 	bl	8000278 <__aeabi_dsub>
 8009f7c:	4622      	mov	r2, r4
 8009f7e:	462b      	mov	r3, r5
 8009f80:	f7f6 fb32 	bl	80005e8 <__aeabi_dmul>
 8009f84:	a376      	add	r3, pc, #472	; (adr r3, 800a160 <__ieee754_asin+0x328>)
 8009f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f8a:	f7f6 f977 	bl	800027c <__adddf3>
 8009f8e:	4622      	mov	r2, r4
 8009f90:	462b      	mov	r3, r5
 8009f92:	f7f6 fb29 	bl	80005e8 <__aeabi_dmul>
 8009f96:	a374      	add	r3, pc, #464	; (adr r3, 800a168 <__ieee754_asin+0x330>)
 8009f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f9c:	f7f6 f96c 	bl	8000278 <__aeabi_dsub>
 8009fa0:	4622      	mov	r2, r4
 8009fa2:	462b      	mov	r3, r5
 8009fa4:	f7f6 fb20 	bl	80005e8 <__aeabi_dmul>
 8009fa8:	4b73      	ldr	r3, [pc, #460]	; (800a178 <__ieee754_asin+0x340>)
 8009faa:	2200      	movs	r2, #0
 8009fac:	f7f6 f966 	bl	800027c <__adddf3>
 8009fb0:	ec45 4b10 	vmov	d0, r4, r5
 8009fb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009fb8:	f000 fa2c 	bl	800a414 <__ieee754_sqrt>
 8009fbc:	4b70      	ldr	r3, [pc, #448]	; (800a180 <__ieee754_asin+0x348>)
 8009fbe:	429f      	cmp	r7, r3
 8009fc0:	ec5b ab10 	vmov	sl, fp, d0
 8009fc4:	f340 80de 	ble.w	800a184 <__ieee754_asin+0x34c>
 8009fc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009fcc:	4640      	mov	r0, r8
 8009fce:	4649      	mov	r1, r9
 8009fd0:	f7f6 fc34 	bl	800083c <__aeabi_ddiv>
 8009fd4:	4652      	mov	r2, sl
 8009fd6:	465b      	mov	r3, fp
 8009fd8:	f7f6 fb06 	bl	80005e8 <__aeabi_dmul>
 8009fdc:	4652      	mov	r2, sl
 8009fde:	465b      	mov	r3, fp
 8009fe0:	f7f6 f94c 	bl	800027c <__adddf3>
 8009fe4:	4602      	mov	r2, r0
 8009fe6:	460b      	mov	r3, r1
 8009fe8:	f7f6 f948 	bl	800027c <__adddf3>
 8009fec:	a348      	add	r3, pc, #288	; (adr r3, 800a110 <__ieee754_asin+0x2d8>)
 8009fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff2:	f7f6 f941 	bl	8000278 <__aeabi_dsub>
 8009ff6:	4602      	mov	r2, r0
 8009ff8:	460b      	mov	r3, r1
 8009ffa:	a143      	add	r1, pc, #268	; (adr r1, 800a108 <__ieee754_asin+0x2d0>)
 8009ffc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a000:	f7f6 f93a 	bl	8000278 <__aeabi_dsub>
 800a004:	9b01      	ldr	r3, [sp, #4]
 800a006:	2b00      	cmp	r3, #0
 800a008:	bfdc      	itt	le
 800a00a:	4602      	movle	r2, r0
 800a00c:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800a010:	4604      	mov	r4, r0
 800a012:	460d      	mov	r5, r1
 800a014:	bfdc      	itt	le
 800a016:	4614      	movle	r4, r2
 800a018:	461d      	movle	r5, r3
 800a01a:	e745      	b.n	8009ea8 <__ieee754_asin+0x70>
 800a01c:	ee10 2a10 	vmov	r2, s0
 800a020:	ee10 0a10 	vmov	r0, s0
 800a024:	462b      	mov	r3, r5
 800a026:	4629      	mov	r1, r5
 800a028:	f7f6 fade 	bl	80005e8 <__aeabi_dmul>
 800a02c:	a33c      	add	r3, pc, #240	; (adr r3, 800a120 <__ieee754_asin+0x2e8>)
 800a02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a032:	4606      	mov	r6, r0
 800a034:	460f      	mov	r7, r1
 800a036:	f7f6 fad7 	bl	80005e8 <__aeabi_dmul>
 800a03a:	a33b      	add	r3, pc, #236	; (adr r3, 800a128 <__ieee754_asin+0x2f0>)
 800a03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a040:	f7f6 f91c 	bl	800027c <__adddf3>
 800a044:	4632      	mov	r2, r6
 800a046:	463b      	mov	r3, r7
 800a048:	f7f6 face 	bl	80005e8 <__aeabi_dmul>
 800a04c:	a338      	add	r3, pc, #224	; (adr r3, 800a130 <__ieee754_asin+0x2f8>)
 800a04e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a052:	f7f6 f911 	bl	8000278 <__aeabi_dsub>
 800a056:	4632      	mov	r2, r6
 800a058:	463b      	mov	r3, r7
 800a05a:	f7f6 fac5 	bl	80005e8 <__aeabi_dmul>
 800a05e:	a336      	add	r3, pc, #216	; (adr r3, 800a138 <__ieee754_asin+0x300>)
 800a060:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a064:	f7f6 f90a 	bl	800027c <__adddf3>
 800a068:	4632      	mov	r2, r6
 800a06a:	463b      	mov	r3, r7
 800a06c:	f7f6 fabc 	bl	80005e8 <__aeabi_dmul>
 800a070:	a333      	add	r3, pc, #204	; (adr r3, 800a140 <__ieee754_asin+0x308>)
 800a072:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a076:	f7f6 f8ff 	bl	8000278 <__aeabi_dsub>
 800a07a:	4632      	mov	r2, r6
 800a07c:	463b      	mov	r3, r7
 800a07e:	f7f6 fab3 	bl	80005e8 <__aeabi_dmul>
 800a082:	a331      	add	r3, pc, #196	; (adr r3, 800a148 <__ieee754_asin+0x310>)
 800a084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a088:	f7f6 f8f8 	bl	800027c <__adddf3>
 800a08c:	4632      	mov	r2, r6
 800a08e:	463b      	mov	r3, r7
 800a090:	f7f6 faaa 	bl	80005e8 <__aeabi_dmul>
 800a094:	a32e      	add	r3, pc, #184	; (adr r3, 800a150 <__ieee754_asin+0x318>)
 800a096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a09a:	4680      	mov	r8, r0
 800a09c:	4689      	mov	r9, r1
 800a09e:	4630      	mov	r0, r6
 800a0a0:	4639      	mov	r1, r7
 800a0a2:	f7f6 faa1 	bl	80005e8 <__aeabi_dmul>
 800a0a6:	a32c      	add	r3, pc, #176	; (adr r3, 800a158 <__ieee754_asin+0x320>)
 800a0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ac:	f7f6 f8e4 	bl	8000278 <__aeabi_dsub>
 800a0b0:	4632      	mov	r2, r6
 800a0b2:	463b      	mov	r3, r7
 800a0b4:	f7f6 fa98 	bl	80005e8 <__aeabi_dmul>
 800a0b8:	a329      	add	r3, pc, #164	; (adr r3, 800a160 <__ieee754_asin+0x328>)
 800a0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0be:	f7f6 f8dd 	bl	800027c <__adddf3>
 800a0c2:	4632      	mov	r2, r6
 800a0c4:	463b      	mov	r3, r7
 800a0c6:	f7f6 fa8f 	bl	80005e8 <__aeabi_dmul>
 800a0ca:	a327      	add	r3, pc, #156	; (adr r3, 800a168 <__ieee754_asin+0x330>)
 800a0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0d0:	f7f6 f8d2 	bl	8000278 <__aeabi_dsub>
 800a0d4:	4632      	mov	r2, r6
 800a0d6:	463b      	mov	r3, r7
 800a0d8:	f7f6 fa86 	bl	80005e8 <__aeabi_dmul>
 800a0dc:	2200      	movs	r2, #0
 800a0de:	4b26      	ldr	r3, [pc, #152]	; (800a178 <__ieee754_asin+0x340>)
 800a0e0:	f7f6 f8cc 	bl	800027c <__adddf3>
 800a0e4:	4602      	mov	r2, r0
 800a0e6:	460b      	mov	r3, r1
 800a0e8:	4640      	mov	r0, r8
 800a0ea:	4649      	mov	r1, r9
 800a0ec:	f7f6 fba6 	bl	800083c <__aeabi_ddiv>
 800a0f0:	4622      	mov	r2, r4
 800a0f2:	462b      	mov	r3, r5
 800a0f4:	f7f6 fa78 	bl	80005e8 <__aeabi_dmul>
 800a0f8:	4602      	mov	r2, r0
 800a0fa:	460b      	mov	r3, r1
 800a0fc:	4620      	mov	r0, r4
 800a0fe:	4629      	mov	r1, r5
 800a100:	e6c2      	b.n	8009e88 <__ieee754_asin+0x50>
 800a102:	bf00      	nop
 800a104:	f3af 8000 	nop.w
 800a108:	54442d18 	.word	0x54442d18
 800a10c:	3ff921fb 	.word	0x3ff921fb
 800a110:	33145c07 	.word	0x33145c07
 800a114:	3c91a626 	.word	0x3c91a626
 800a118:	8800759c 	.word	0x8800759c
 800a11c:	7e37e43c 	.word	0x7e37e43c
 800a120:	0dfdf709 	.word	0x0dfdf709
 800a124:	3f023de1 	.word	0x3f023de1
 800a128:	7501b288 	.word	0x7501b288
 800a12c:	3f49efe0 	.word	0x3f49efe0
 800a130:	b5688f3b 	.word	0xb5688f3b
 800a134:	3fa48228 	.word	0x3fa48228
 800a138:	0e884455 	.word	0x0e884455
 800a13c:	3fc9c155 	.word	0x3fc9c155
 800a140:	03eb6f7d 	.word	0x03eb6f7d
 800a144:	3fd4d612 	.word	0x3fd4d612
 800a148:	55555555 	.word	0x55555555
 800a14c:	3fc55555 	.word	0x3fc55555
 800a150:	b12e9282 	.word	0xb12e9282
 800a154:	3fb3b8c5 	.word	0x3fb3b8c5
 800a158:	1b8d0159 	.word	0x1b8d0159
 800a15c:	3fe6066c 	.word	0x3fe6066c
 800a160:	9c598ac8 	.word	0x9c598ac8
 800a164:	40002ae5 	.word	0x40002ae5
 800a168:	1c8a2d4b 	.word	0x1c8a2d4b
 800a16c:	40033a27 	.word	0x40033a27
 800a170:	3fefffff 	.word	0x3fefffff
 800a174:	3fdfffff 	.word	0x3fdfffff
 800a178:	3ff00000 	.word	0x3ff00000
 800a17c:	3fe00000 	.word	0x3fe00000
 800a180:	3fef3332 	.word	0x3fef3332
 800a184:	ee10 2a10 	vmov	r2, s0
 800a188:	ee10 0a10 	vmov	r0, s0
 800a18c:	465b      	mov	r3, fp
 800a18e:	4659      	mov	r1, fp
 800a190:	f7f6 f874 	bl	800027c <__adddf3>
 800a194:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a198:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a19c:	4640      	mov	r0, r8
 800a19e:	4649      	mov	r1, r9
 800a1a0:	f7f6 fb4c 	bl	800083c <__aeabi_ddiv>
 800a1a4:	4602      	mov	r2, r0
 800a1a6:	460b      	mov	r3, r1
 800a1a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1ac:	f7f6 fa1c 	bl	80005e8 <__aeabi_dmul>
 800a1b0:	2600      	movs	r6, #0
 800a1b2:	4680      	mov	r8, r0
 800a1b4:	4689      	mov	r9, r1
 800a1b6:	4632      	mov	r2, r6
 800a1b8:	465b      	mov	r3, fp
 800a1ba:	4630      	mov	r0, r6
 800a1bc:	4659      	mov	r1, fp
 800a1be:	f7f6 fa13 	bl	80005e8 <__aeabi_dmul>
 800a1c2:	4602      	mov	r2, r0
 800a1c4:	460b      	mov	r3, r1
 800a1c6:	4620      	mov	r0, r4
 800a1c8:	4629      	mov	r1, r5
 800a1ca:	f7f6 f855 	bl	8000278 <__aeabi_dsub>
 800a1ce:	4632      	mov	r2, r6
 800a1d0:	4604      	mov	r4, r0
 800a1d2:	460d      	mov	r5, r1
 800a1d4:	465b      	mov	r3, fp
 800a1d6:	4650      	mov	r0, sl
 800a1d8:	4659      	mov	r1, fp
 800a1da:	f7f6 f84f 	bl	800027c <__adddf3>
 800a1de:	4602      	mov	r2, r0
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	4620      	mov	r0, r4
 800a1e4:	4629      	mov	r1, r5
 800a1e6:	f7f6 fb29 	bl	800083c <__aeabi_ddiv>
 800a1ea:	4602      	mov	r2, r0
 800a1ec:	460b      	mov	r3, r1
 800a1ee:	f7f6 f845 	bl	800027c <__adddf3>
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	460b      	mov	r3, r1
 800a1f6:	a114      	add	r1, pc, #80	; (adr r1, 800a248 <__ieee754_asin+0x410>)
 800a1f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1fc:	f7f6 f83c 	bl	8000278 <__aeabi_dsub>
 800a200:	4602      	mov	r2, r0
 800a202:	460b      	mov	r3, r1
 800a204:	4640      	mov	r0, r8
 800a206:	4649      	mov	r1, r9
 800a208:	f7f6 f836 	bl	8000278 <__aeabi_dsub>
 800a20c:	465f      	mov	r7, fp
 800a20e:	4604      	mov	r4, r0
 800a210:	460d      	mov	r5, r1
 800a212:	4632      	mov	r2, r6
 800a214:	465b      	mov	r3, fp
 800a216:	4630      	mov	r0, r6
 800a218:	4639      	mov	r1, r7
 800a21a:	f7f6 f82f 	bl	800027c <__adddf3>
 800a21e:	4602      	mov	r2, r0
 800a220:	460b      	mov	r3, r1
 800a222:	a10b      	add	r1, pc, #44	; (adr r1, 800a250 <__ieee754_asin+0x418>)
 800a224:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a228:	f7f6 f826 	bl	8000278 <__aeabi_dsub>
 800a22c:	4602      	mov	r2, r0
 800a22e:	460b      	mov	r3, r1
 800a230:	4620      	mov	r0, r4
 800a232:	4629      	mov	r1, r5
 800a234:	f7f6 f820 	bl	8000278 <__aeabi_dsub>
 800a238:	4602      	mov	r2, r0
 800a23a:	460b      	mov	r3, r1
 800a23c:	a104      	add	r1, pc, #16	; (adr r1, 800a250 <__ieee754_asin+0x418>)
 800a23e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a242:	e6dd      	b.n	800a000 <__ieee754_asin+0x1c8>
 800a244:	f3af 8000 	nop.w
 800a248:	33145c07 	.word	0x33145c07
 800a24c:	3c91a626 	.word	0x3c91a626
 800a250:	54442d18 	.word	0x54442d18
 800a254:	3fe921fb 	.word	0x3fe921fb

0800a258 <__ieee754_atan2>:
 800a258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a25c:	ec57 6b11 	vmov	r6, r7, d1
 800a260:	4273      	negs	r3, r6
 800a262:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800a266:	4333      	orrs	r3, r6
 800a268:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800a410 <__ieee754_atan2+0x1b8>
 800a26c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800a270:	4573      	cmp	r3, lr
 800a272:	ec51 0b10 	vmov	r0, r1, d0
 800a276:	ee11 8a10 	vmov	r8, s2
 800a27a:	d80a      	bhi.n	800a292 <__ieee754_atan2+0x3a>
 800a27c:	4244      	negs	r4, r0
 800a27e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a282:	4304      	orrs	r4, r0
 800a284:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800a288:	4574      	cmp	r4, lr
 800a28a:	468c      	mov	ip, r1
 800a28c:	ee10 9a10 	vmov	r9, s0
 800a290:	d907      	bls.n	800a2a2 <__ieee754_atan2+0x4a>
 800a292:	4632      	mov	r2, r6
 800a294:	463b      	mov	r3, r7
 800a296:	f7f5 fff1 	bl	800027c <__adddf3>
 800a29a:	ec41 0b10 	vmov	d0, r0, r1
 800a29e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2a2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800a2a6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a2aa:	4334      	orrs	r4, r6
 800a2ac:	d103      	bne.n	800a2b6 <__ieee754_atan2+0x5e>
 800a2ae:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2b2:	f000 b961 	b.w	800a578 <atan>
 800a2b6:	17bc      	asrs	r4, r7, #30
 800a2b8:	f004 0402 	and.w	r4, r4, #2
 800a2bc:	ea53 0909 	orrs.w	r9, r3, r9
 800a2c0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800a2c4:	d107      	bne.n	800a2d6 <__ieee754_atan2+0x7e>
 800a2c6:	2c02      	cmp	r4, #2
 800a2c8:	d073      	beq.n	800a3b2 <__ieee754_atan2+0x15a>
 800a2ca:	2c03      	cmp	r4, #3
 800a2cc:	d1e5      	bne.n	800a29a <__ieee754_atan2+0x42>
 800a2ce:	a13e      	add	r1, pc, #248	; (adr r1, 800a3c8 <__ieee754_atan2+0x170>)
 800a2d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2d4:	e7e1      	b.n	800a29a <__ieee754_atan2+0x42>
 800a2d6:	ea52 0808 	orrs.w	r8, r2, r8
 800a2da:	d106      	bne.n	800a2ea <__ieee754_atan2+0x92>
 800a2dc:	f1bc 0f00 	cmp.w	ip, #0
 800a2e0:	da6b      	bge.n	800a3ba <__ieee754_atan2+0x162>
 800a2e2:	a13b      	add	r1, pc, #236	; (adr r1, 800a3d0 <__ieee754_atan2+0x178>)
 800a2e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2e8:	e7d7      	b.n	800a29a <__ieee754_atan2+0x42>
 800a2ea:	4572      	cmp	r2, lr
 800a2ec:	d120      	bne.n	800a330 <__ieee754_atan2+0xd8>
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d111      	bne.n	800a316 <__ieee754_atan2+0xbe>
 800a2f2:	2c02      	cmp	r4, #2
 800a2f4:	d007      	beq.n	800a306 <__ieee754_atan2+0xae>
 800a2f6:	2c03      	cmp	r4, #3
 800a2f8:	d009      	beq.n	800a30e <__ieee754_atan2+0xb6>
 800a2fa:	2c01      	cmp	r4, #1
 800a2fc:	d155      	bne.n	800a3aa <__ieee754_atan2+0x152>
 800a2fe:	a136      	add	r1, pc, #216	; (adr r1, 800a3d8 <__ieee754_atan2+0x180>)
 800a300:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a304:	e7c9      	b.n	800a29a <__ieee754_atan2+0x42>
 800a306:	a136      	add	r1, pc, #216	; (adr r1, 800a3e0 <__ieee754_atan2+0x188>)
 800a308:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a30c:	e7c5      	b.n	800a29a <__ieee754_atan2+0x42>
 800a30e:	a136      	add	r1, pc, #216	; (adr r1, 800a3e8 <__ieee754_atan2+0x190>)
 800a310:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a314:	e7c1      	b.n	800a29a <__ieee754_atan2+0x42>
 800a316:	2c02      	cmp	r4, #2
 800a318:	d04b      	beq.n	800a3b2 <__ieee754_atan2+0x15a>
 800a31a:	2c03      	cmp	r4, #3
 800a31c:	d0d7      	beq.n	800a2ce <__ieee754_atan2+0x76>
 800a31e:	2c01      	cmp	r4, #1
 800a320:	f04f 0000 	mov.w	r0, #0
 800a324:	d102      	bne.n	800a32c <__ieee754_atan2+0xd4>
 800a326:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800a32a:	e7b6      	b.n	800a29a <__ieee754_atan2+0x42>
 800a32c:	2100      	movs	r1, #0
 800a32e:	e7b4      	b.n	800a29a <__ieee754_atan2+0x42>
 800a330:	4573      	cmp	r3, lr
 800a332:	d0d3      	beq.n	800a2dc <__ieee754_atan2+0x84>
 800a334:	1a9b      	subs	r3, r3, r2
 800a336:	151b      	asrs	r3, r3, #20
 800a338:	2b3c      	cmp	r3, #60	; 0x3c
 800a33a:	dc1e      	bgt.n	800a37a <__ieee754_atan2+0x122>
 800a33c:	2f00      	cmp	r7, #0
 800a33e:	da01      	bge.n	800a344 <__ieee754_atan2+0xec>
 800a340:	333c      	adds	r3, #60	; 0x3c
 800a342:	db1e      	blt.n	800a382 <__ieee754_atan2+0x12a>
 800a344:	4632      	mov	r2, r6
 800a346:	463b      	mov	r3, r7
 800a348:	f7f6 fa78 	bl	800083c <__aeabi_ddiv>
 800a34c:	ec41 0b10 	vmov	d0, r0, r1
 800a350:	f000 fab2 	bl	800a8b8 <fabs>
 800a354:	f000 f910 	bl	800a578 <atan>
 800a358:	ec51 0b10 	vmov	r0, r1, d0
 800a35c:	2c01      	cmp	r4, #1
 800a35e:	d013      	beq.n	800a388 <__ieee754_atan2+0x130>
 800a360:	2c02      	cmp	r4, #2
 800a362:	d015      	beq.n	800a390 <__ieee754_atan2+0x138>
 800a364:	2c00      	cmp	r4, #0
 800a366:	d098      	beq.n	800a29a <__ieee754_atan2+0x42>
 800a368:	a321      	add	r3, pc, #132	; (adr r3, 800a3f0 <__ieee754_atan2+0x198>)
 800a36a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a36e:	f7f5 ff83 	bl	8000278 <__aeabi_dsub>
 800a372:	a321      	add	r3, pc, #132	; (adr r3, 800a3f8 <__ieee754_atan2+0x1a0>)
 800a374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a378:	e014      	b.n	800a3a4 <__ieee754_atan2+0x14c>
 800a37a:	a121      	add	r1, pc, #132	; (adr r1, 800a400 <__ieee754_atan2+0x1a8>)
 800a37c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a380:	e7ec      	b.n	800a35c <__ieee754_atan2+0x104>
 800a382:	2000      	movs	r0, #0
 800a384:	2100      	movs	r1, #0
 800a386:	e7e9      	b.n	800a35c <__ieee754_atan2+0x104>
 800a388:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a38c:	4619      	mov	r1, r3
 800a38e:	e784      	b.n	800a29a <__ieee754_atan2+0x42>
 800a390:	a317      	add	r3, pc, #92	; (adr r3, 800a3f0 <__ieee754_atan2+0x198>)
 800a392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a396:	f7f5 ff6f 	bl	8000278 <__aeabi_dsub>
 800a39a:	4602      	mov	r2, r0
 800a39c:	460b      	mov	r3, r1
 800a39e:	a116      	add	r1, pc, #88	; (adr r1, 800a3f8 <__ieee754_atan2+0x1a0>)
 800a3a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3a4:	f7f5 ff68 	bl	8000278 <__aeabi_dsub>
 800a3a8:	e777      	b.n	800a29a <__ieee754_atan2+0x42>
 800a3aa:	a117      	add	r1, pc, #92	; (adr r1, 800a408 <__ieee754_atan2+0x1b0>)
 800a3ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3b0:	e773      	b.n	800a29a <__ieee754_atan2+0x42>
 800a3b2:	a111      	add	r1, pc, #68	; (adr r1, 800a3f8 <__ieee754_atan2+0x1a0>)
 800a3b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3b8:	e76f      	b.n	800a29a <__ieee754_atan2+0x42>
 800a3ba:	a111      	add	r1, pc, #68	; (adr r1, 800a400 <__ieee754_atan2+0x1a8>)
 800a3bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3c0:	e76b      	b.n	800a29a <__ieee754_atan2+0x42>
 800a3c2:	bf00      	nop
 800a3c4:	f3af 8000 	nop.w
 800a3c8:	54442d18 	.word	0x54442d18
 800a3cc:	c00921fb 	.word	0xc00921fb
 800a3d0:	54442d18 	.word	0x54442d18
 800a3d4:	bff921fb 	.word	0xbff921fb
 800a3d8:	54442d18 	.word	0x54442d18
 800a3dc:	bfe921fb 	.word	0xbfe921fb
 800a3e0:	7f3321d2 	.word	0x7f3321d2
 800a3e4:	4002d97c 	.word	0x4002d97c
 800a3e8:	7f3321d2 	.word	0x7f3321d2
 800a3ec:	c002d97c 	.word	0xc002d97c
 800a3f0:	33145c07 	.word	0x33145c07
 800a3f4:	3ca1a626 	.word	0x3ca1a626
 800a3f8:	54442d18 	.word	0x54442d18
 800a3fc:	400921fb 	.word	0x400921fb
 800a400:	54442d18 	.word	0x54442d18
 800a404:	3ff921fb 	.word	0x3ff921fb
 800a408:	54442d18 	.word	0x54442d18
 800a40c:	3fe921fb 	.word	0x3fe921fb
 800a410:	7ff00000 	.word	0x7ff00000

0800a414 <__ieee754_sqrt>:
 800a414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a418:	4955      	ldr	r1, [pc, #340]	; (800a570 <__ieee754_sqrt+0x15c>)
 800a41a:	ec55 4b10 	vmov	r4, r5, d0
 800a41e:	43a9      	bics	r1, r5
 800a420:	462b      	mov	r3, r5
 800a422:	462a      	mov	r2, r5
 800a424:	d112      	bne.n	800a44c <__ieee754_sqrt+0x38>
 800a426:	ee10 2a10 	vmov	r2, s0
 800a42a:	ee10 0a10 	vmov	r0, s0
 800a42e:	4629      	mov	r1, r5
 800a430:	f7f6 f8da 	bl	80005e8 <__aeabi_dmul>
 800a434:	4602      	mov	r2, r0
 800a436:	460b      	mov	r3, r1
 800a438:	4620      	mov	r0, r4
 800a43a:	4629      	mov	r1, r5
 800a43c:	f7f5 ff1e 	bl	800027c <__adddf3>
 800a440:	4604      	mov	r4, r0
 800a442:	460d      	mov	r5, r1
 800a444:	ec45 4b10 	vmov	d0, r4, r5
 800a448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a44c:	2d00      	cmp	r5, #0
 800a44e:	ee10 0a10 	vmov	r0, s0
 800a452:	4621      	mov	r1, r4
 800a454:	dc0f      	bgt.n	800a476 <__ieee754_sqrt+0x62>
 800a456:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a45a:	4330      	orrs	r0, r6
 800a45c:	d0f2      	beq.n	800a444 <__ieee754_sqrt+0x30>
 800a45e:	b155      	cbz	r5, 800a476 <__ieee754_sqrt+0x62>
 800a460:	ee10 2a10 	vmov	r2, s0
 800a464:	4620      	mov	r0, r4
 800a466:	4629      	mov	r1, r5
 800a468:	f7f5 ff06 	bl	8000278 <__aeabi_dsub>
 800a46c:	4602      	mov	r2, r0
 800a46e:	460b      	mov	r3, r1
 800a470:	f7f6 f9e4 	bl	800083c <__aeabi_ddiv>
 800a474:	e7e4      	b.n	800a440 <__ieee754_sqrt+0x2c>
 800a476:	151b      	asrs	r3, r3, #20
 800a478:	d073      	beq.n	800a562 <__ieee754_sqrt+0x14e>
 800a47a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a47e:	07dd      	lsls	r5, r3, #31
 800a480:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a484:	bf48      	it	mi
 800a486:	0fc8      	lsrmi	r0, r1, #31
 800a488:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800a48c:	bf44      	itt	mi
 800a48e:	0049      	lslmi	r1, r1, #1
 800a490:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800a494:	2500      	movs	r5, #0
 800a496:	1058      	asrs	r0, r3, #1
 800a498:	0fcb      	lsrs	r3, r1, #31
 800a49a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800a49e:	0049      	lsls	r1, r1, #1
 800a4a0:	2316      	movs	r3, #22
 800a4a2:	462c      	mov	r4, r5
 800a4a4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800a4a8:	19a7      	adds	r7, r4, r6
 800a4aa:	4297      	cmp	r7, r2
 800a4ac:	bfde      	ittt	le
 800a4ae:	19bc      	addle	r4, r7, r6
 800a4b0:	1bd2      	suble	r2, r2, r7
 800a4b2:	19ad      	addle	r5, r5, r6
 800a4b4:	0fcf      	lsrs	r7, r1, #31
 800a4b6:	3b01      	subs	r3, #1
 800a4b8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800a4bc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a4c0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a4c4:	d1f0      	bne.n	800a4a8 <__ieee754_sqrt+0x94>
 800a4c6:	f04f 0c20 	mov.w	ip, #32
 800a4ca:	469e      	mov	lr, r3
 800a4cc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a4d0:	42a2      	cmp	r2, r4
 800a4d2:	eb06 070e 	add.w	r7, r6, lr
 800a4d6:	dc02      	bgt.n	800a4de <__ieee754_sqrt+0xca>
 800a4d8:	d112      	bne.n	800a500 <__ieee754_sqrt+0xec>
 800a4da:	428f      	cmp	r7, r1
 800a4dc:	d810      	bhi.n	800a500 <__ieee754_sqrt+0xec>
 800a4de:	2f00      	cmp	r7, #0
 800a4e0:	eb07 0e06 	add.w	lr, r7, r6
 800a4e4:	da42      	bge.n	800a56c <__ieee754_sqrt+0x158>
 800a4e6:	f1be 0f00 	cmp.w	lr, #0
 800a4ea:	db3f      	blt.n	800a56c <__ieee754_sqrt+0x158>
 800a4ec:	f104 0801 	add.w	r8, r4, #1
 800a4f0:	1b12      	subs	r2, r2, r4
 800a4f2:	428f      	cmp	r7, r1
 800a4f4:	bf88      	it	hi
 800a4f6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800a4fa:	1bc9      	subs	r1, r1, r7
 800a4fc:	4433      	add	r3, r6
 800a4fe:	4644      	mov	r4, r8
 800a500:	0052      	lsls	r2, r2, #1
 800a502:	f1bc 0c01 	subs.w	ip, ip, #1
 800a506:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800a50a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a50e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a512:	d1dd      	bne.n	800a4d0 <__ieee754_sqrt+0xbc>
 800a514:	430a      	orrs	r2, r1
 800a516:	d006      	beq.n	800a526 <__ieee754_sqrt+0x112>
 800a518:	1c5c      	adds	r4, r3, #1
 800a51a:	bf13      	iteet	ne
 800a51c:	3301      	addne	r3, #1
 800a51e:	3501      	addeq	r5, #1
 800a520:	4663      	moveq	r3, ip
 800a522:	f023 0301 	bicne.w	r3, r3, #1
 800a526:	106a      	asrs	r2, r5, #1
 800a528:	085b      	lsrs	r3, r3, #1
 800a52a:	07e9      	lsls	r1, r5, #31
 800a52c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800a530:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800a534:	bf48      	it	mi
 800a536:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800a53a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800a53e:	461c      	mov	r4, r3
 800a540:	e780      	b.n	800a444 <__ieee754_sqrt+0x30>
 800a542:	0aca      	lsrs	r2, r1, #11
 800a544:	3815      	subs	r0, #21
 800a546:	0549      	lsls	r1, r1, #21
 800a548:	2a00      	cmp	r2, #0
 800a54a:	d0fa      	beq.n	800a542 <__ieee754_sqrt+0x12e>
 800a54c:	02d6      	lsls	r6, r2, #11
 800a54e:	d50a      	bpl.n	800a566 <__ieee754_sqrt+0x152>
 800a550:	f1c3 0420 	rsb	r4, r3, #32
 800a554:	fa21 f404 	lsr.w	r4, r1, r4
 800a558:	1e5d      	subs	r5, r3, #1
 800a55a:	4099      	lsls	r1, r3
 800a55c:	4322      	orrs	r2, r4
 800a55e:	1b43      	subs	r3, r0, r5
 800a560:	e78b      	b.n	800a47a <__ieee754_sqrt+0x66>
 800a562:	4618      	mov	r0, r3
 800a564:	e7f0      	b.n	800a548 <__ieee754_sqrt+0x134>
 800a566:	0052      	lsls	r2, r2, #1
 800a568:	3301      	adds	r3, #1
 800a56a:	e7ef      	b.n	800a54c <__ieee754_sqrt+0x138>
 800a56c:	46a0      	mov	r8, r4
 800a56e:	e7bf      	b.n	800a4f0 <__ieee754_sqrt+0xdc>
 800a570:	7ff00000 	.word	0x7ff00000
 800a574:	00000000 	.word	0x00000000

0800a578 <atan>:
 800a578:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a57c:	ec55 4b10 	vmov	r4, r5, d0
 800a580:	4bc3      	ldr	r3, [pc, #780]	; (800a890 <atan+0x318>)
 800a582:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a586:	429e      	cmp	r6, r3
 800a588:	46ab      	mov	fp, r5
 800a58a:	dd18      	ble.n	800a5be <atan+0x46>
 800a58c:	4bc1      	ldr	r3, [pc, #772]	; (800a894 <atan+0x31c>)
 800a58e:	429e      	cmp	r6, r3
 800a590:	dc01      	bgt.n	800a596 <atan+0x1e>
 800a592:	d109      	bne.n	800a5a8 <atan+0x30>
 800a594:	b144      	cbz	r4, 800a5a8 <atan+0x30>
 800a596:	4622      	mov	r2, r4
 800a598:	462b      	mov	r3, r5
 800a59a:	4620      	mov	r0, r4
 800a59c:	4629      	mov	r1, r5
 800a59e:	f7f5 fe6d 	bl	800027c <__adddf3>
 800a5a2:	4604      	mov	r4, r0
 800a5a4:	460d      	mov	r5, r1
 800a5a6:	e006      	b.n	800a5b6 <atan+0x3e>
 800a5a8:	f1bb 0f00 	cmp.w	fp, #0
 800a5ac:	f340 8131 	ble.w	800a812 <atan+0x29a>
 800a5b0:	a59b      	add	r5, pc, #620	; (adr r5, 800a820 <atan+0x2a8>)
 800a5b2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a5b6:	ec45 4b10 	vmov	d0, r4, r5
 800a5ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5be:	4bb6      	ldr	r3, [pc, #728]	; (800a898 <atan+0x320>)
 800a5c0:	429e      	cmp	r6, r3
 800a5c2:	dc14      	bgt.n	800a5ee <atan+0x76>
 800a5c4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800a5c8:	429e      	cmp	r6, r3
 800a5ca:	dc0d      	bgt.n	800a5e8 <atan+0x70>
 800a5cc:	a396      	add	r3, pc, #600	; (adr r3, 800a828 <atan+0x2b0>)
 800a5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5d2:	ee10 0a10 	vmov	r0, s0
 800a5d6:	4629      	mov	r1, r5
 800a5d8:	f7f5 fe50 	bl	800027c <__adddf3>
 800a5dc:	2200      	movs	r2, #0
 800a5de:	4baf      	ldr	r3, [pc, #700]	; (800a89c <atan+0x324>)
 800a5e0:	f7f6 fa92 	bl	8000b08 <__aeabi_dcmpgt>
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	d1e6      	bne.n	800a5b6 <atan+0x3e>
 800a5e8:	f04f 3aff 	mov.w	sl, #4294967295
 800a5ec:	e02b      	b.n	800a646 <atan+0xce>
 800a5ee:	f000 f963 	bl	800a8b8 <fabs>
 800a5f2:	4bab      	ldr	r3, [pc, #684]	; (800a8a0 <atan+0x328>)
 800a5f4:	429e      	cmp	r6, r3
 800a5f6:	ec55 4b10 	vmov	r4, r5, d0
 800a5fa:	f300 80bf 	bgt.w	800a77c <atan+0x204>
 800a5fe:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800a602:	429e      	cmp	r6, r3
 800a604:	f300 80a0 	bgt.w	800a748 <atan+0x1d0>
 800a608:	ee10 2a10 	vmov	r2, s0
 800a60c:	ee10 0a10 	vmov	r0, s0
 800a610:	462b      	mov	r3, r5
 800a612:	4629      	mov	r1, r5
 800a614:	f7f5 fe32 	bl	800027c <__adddf3>
 800a618:	2200      	movs	r2, #0
 800a61a:	4ba0      	ldr	r3, [pc, #640]	; (800a89c <atan+0x324>)
 800a61c:	f7f5 fe2c 	bl	8000278 <__aeabi_dsub>
 800a620:	2200      	movs	r2, #0
 800a622:	4606      	mov	r6, r0
 800a624:	460f      	mov	r7, r1
 800a626:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a62a:	4620      	mov	r0, r4
 800a62c:	4629      	mov	r1, r5
 800a62e:	f7f5 fe25 	bl	800027c <__adddf3>
 800a632:	4602      	mov	r2, r0
 800a634:	460b      	mov	r3, r1
 800a636:	4630      	mov	r0, r6
 800a638:	4639      	mov	r1, r7
 800a63a:	f7f6 f8ff 	bl	800083c <__aeabi_ddiv>
 800a63e:	f04f 0a00 	mov.w	sl, #0
 800a642:	4604      	mov	r4, r0
 800a644:	460d      	mov	r5, r1
 800a646:	4622      	mov	r2, r4
 800a648:	462b      	mov	r3, r5
 800a64a:	4620      	mov	r0, r4
 800a64c:	4629      	mov	r1, r5
 800a64e:	f7f5 ffcb 	bl	80005e8 <__aeabi_dmul>
 800a652:	4602      	mov	r2, r0
 800a654:	460b      	mov	r3, r1
 800a656:	4680      	mov	r8, r0
 800a658:	4689      	mov	r9, r1
 800a65a:	f7f5 ffc5 	bl	80005e8 <__aeabi_dmul>
 800a65e:	a374      	add	r3, pc, #464	; (adr r3, 800a830 <atan+0x2b8>)
 800a660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a664:	4606      	mov	r6, r0
 800a666:	460f      	mov	r7, r1
 800a668:	f7f5 ffbe 	bl	80005e8 <__aeabi_dmul>
 800a66c:	a372      	add	r3, pc, #456	; (adr r3, 800a838 <atan+0x2c0>)
 800a66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a672:	f7f5 fe03 	bl	800027c <__adddf3>
 800a676:	4632      	mov	r2, r6
 800a678:	463b      	mov	r3, r7
 800a67a:	f7f5 ffb5 	bl	80005e8 <__aeabi_dmul>
 800a67e:	a370      	add	r3, pc, #448	; (adr r3, 800a840 <atan+0x2c8>)
 800a680:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a684:	f7f5 fdfa 	bl	800027c <__adddf3>
 800a688:	4632      	mov	r2, r6
 800a68a:	463b      	mov	r3, r7
 800a68c:	f7f5 ffac 	bl	80005e8 <__aeabi_dmul>
 800a690:	a36d      	add	r3, pc, #436	; (adr r3, 800a848 <atan+0x2d0>)
 800a692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a696:	f7f5 fdf1 	bl	800027c <__adddf3>
 800a69a:	4632      	mov	r2, r6
 800a69c:	463b      	mov	r3, r7
 800a69e:	f7f5 ffa3 	bl	80005e8 <__aeabi_dmul>
 800a6a2:	a36b      	add	r3, pc, #428	; (adr r3, 800a850 <atan+0x2d8>)
 800a6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a8:	f7f5 fde8 	bl	800027c <__adddf3>
 800a6ac:	4632      	mov	r2, r6
 800a6ae:	463b      	mov	r3, r7
 800a6b0:	f7f5 ff9a 	bl	80005e8 <__aeabi_dmul>
 800a6b4:	a368      	add	r3, pc, #416	; (adr r3, 800a858 <atan+0x2e0>)
 800a6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ba:	f7f5 fddf 	bl	800027c <__adddf3>
 800a6be:	4642      	mov	r2, r8
 800a6c0:	464b      	mov	r3, r9
 800a6c2:	f7f5 ff91 	bl	80005e8 <__aeabi_dmul>
 800a6c6:	a366      	add	r3, pc, #408	; (adr r3, 800a860 <atan+0x2e8>)
 800a6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6cc:	4680      	mov	r8, r0
 800a6ce:	4689      	mov	r9, r1
 800a6d0:	4630      	mov	r0, r6
 800a6d2:	4639      	mov	r1, r7
 800a6d4:	f7f5 ff88 	bl	80005e8 <__aeabi_dmul>
 800a6d8:	a363      	add	r3, pc, #396	; (adr r3, 800a868 <atan+0x2f0>)
 800a6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6de:	f7f5 fdcb 	bl	8000278 <__aeabi_dsub>
 800a6e2:	4632      	mov	r2, r6
 800a6e4:	463b      	mov	r3, r7
 800a6e6:	f7f5 ff7f 	bl	80005e8 <__aeabi_dmul>
 800a6ea:	a361      	add	r3, pc, #388	; (adr r3, 800a870 <atan+0x2f8>)
 800a6ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6f0:	f7f5 fdc2 	bl	8000278 <__aeabi_dsub>
 800a6f4:	4632      	mov	r2, r6
 800a6f6:	463b      	mov	r3, r7
 800a6f8:	f7f5 ff76 	bl	80005e8 <__aeabi_dmul>
 800a6fc:	a35e      	add	r3, pc, #376	; (adr r3, 800a878 <atan+0x300>)
 800a6fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a702:	f7f5 fdb9 	bl	8000278 <__aeabi_dsub>
 800a706:	4632      	mov	r2, r6
 800a708:	463b      	mov	r3, r7
 800a70a:	f7f5 ff6d 	bl	80005e8 <__aeabi_dmul>
 800a70e:	a35c      	add	r3, pc, #368	; (adr r3, 800a880 <atan+0x308>)
 800a710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a714:	f7f5 fdb0 	bl	8000278 <__aeabi_dsub>
 800a718:	4632      	mov	r2, r6
 800a71a:	463b      	mov	r3, r7
 800a71c:	f7f5 ff64 	bl	80005e8 <__aeabi_dmul>
 800a720:	4602      	mov	r2, r0
 800a722:	460b      	mov	r3, r1
 800a724:	4640      	mov	r0, r8
 800a726:	4649      	mov	r1, r9
 800a728:	f7f5 fda8 	bl	800027c <__adddf3>
 800a72c:	4622      	mov	r2, r4
 800a72e:	462b      	mov	r3, r5
 800a730:	f7f5 ff5a 	bl	80005e8 <__aeabi_dmul>
 800a734:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a738:	4602      	mov	r2, r0
 800a73a:	460b      	mov	r3, r1
 800a73c:	d14b      	bne.n	800a7d6 <atan+0x25e>
 800a73e:	4620      	mov	r0, r4
 800a740:	4629      	mov	r1, r5
 800a742:	f7f5 fd99 	bl	8000278 <__aeabi_dsub>
 800a746:	e72c      	b.n	800a5a2 <atan+0x2a>
 800a748:	ee10 0a10 	vmov	r0, s0
 800a74c:	2200      	movs	r2, #0
 800a74e:	4b53      	ldr	r3, [pc, #332]	; (800a89c <atan+0x324>)
 800a750:	4629      	mov	r1, r5
 800a752:	f7f5 fd91 	bl	8000278 <__aeabi_dsub>
 800a756:	2200      	movs	r2, #0
 800a758:	4606      	mov	r6, r0
 800a75a:	460f      	mov	r7, r1
 800a75c:	4b4f      	ldr	r3, [pc, #316]	; (800a89c <atan+0x324>)
 800a75e:	4620      	mov	r0, r4
 800a760:	4629      	mov	r1, r5
 800a762:	f7f5 fd8b 	bl	800027c <__adddf3>
 800a766:	4602      	mov	r2, r0
 800a768:	460b      	mov	r3, r1
 800a76a:	4630      	mov	r0, r6
 800a76c:	4639      	mov	r1, r7
 800a76e:	f7f6 f865 	bl	800083c <__aeabi_ddiv>
 800a772:	f04f 0a01 	mov.w	sl, #1
 800a776:	4604      	mov	r4, r0
 800a778:	460d      	mov	r5, r1
 800a77a:	e764      	b.n	800a646 <atan+0xce>
 800a77c:	4b49      	ldr	r3, [pc, #292]	; (800a8a4 <atan+0x32c>)
 800a77e:	429e      	cmp	r6, r3
 800a780:	dc1d      	bgt.n	800a7be <atan+0x246>
 800a782:	ee10 0a10 	vmov	r0, s0
 800a786:	2200      	movs	r2, #0
 800a788:	4b47      	ldr	r3, [pc, #284]	; (800a8a8 <atan+0x330>)
 800a78a:	4629      	mov	r1, r5
 800a78c:	f7f5 fd74 	bl	8000278 <__aeabi_dsub>
 800a790:	2200      	movs	r2, #0
 800a792:	4606      	mov	r6, r0
 800a794:	460f      	mov	r7, r1
 800a796:	4b44      	ldr	r3, [pc, #272]	; (800a8a8 <atan+0x330>)
 800a798:	4620      	mov	r0, r4
 800a79a:	4629      	mov	r1, r5
 800a79c:	f7f5 ff24 	bl	80005e8 <__aeabi_dmul>
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	4b3e      	ldr	r3, [pc, #248]	; (800a89c <atan+0x324>)
 800a7a4:	f7f5 fd6a 	bl	800027c <__adddf3>
 800a7a8:	4602      	mov	r2, r0
 800a7aa:	460b      	mov	r3, r1
 800a7ac:	4630      	mov	r0, r6
 800a7ae:	4639      	mov	r1, r7
 800a7b0:	f7f6 f844 	bl	800083c <__aeabi_ddiv>
 800a7b4:	f04f 0a02 	mov.w	sl, #2
 800a7b8:	4604      	mov	r4, r0
 800a7ba:	460d      	mov	r5, r1
 800a7bc:	e743      	b.n	800a646 <atan+0xce>
 800a7be:	462b      	mov	r3, r5
 800a7c0:	ee10 2a10 	vmov	r2, s0
 800a7c4:	2000      	movs	r0, #0
 800a7c6:	4939      	ldr	r1, [pc, #228]	; (800a8ac <atan+0x334>)
 800a7c8:	f7f6 f838 	bl	800083c <__aeabi_ddiv>
 800a7cc:	f04f 0a03 	mov.w	sl, #3
 800a7d0:	4604      	mov	r4, r0
 800a7d2:	460d      	mov	r5, r1
 800a7d4:	e737      	b.n	800a646 <atan+0xce>
 800a7d6:	4b36      	ldr	r3, [pc, #216]	; (800a8b0 <atan+0x338>)
 800a7d8:	4e36      	ldr	r6, [pc, #216]	; (800a8b4 <atan+0x33c>)
 800a7da:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800a7de:	4456      	add	r6, sl
 800a7e0:	449a      	add	sl, r3
 800a7e2:	e9da 2300 	ldrd	r2, r3, [sl]
 800a7e6:	f7f5 fd47 	bl	8000278 <__aeabi_dsub>
 800a7ea:	4622      	mov	r2, r4
 800a7ec:	462b      	mov	r3, r5
 800a7ee:	f7f5 fd43 	bl	8000278 <__aeabi_dsub>
 800a7f2:	4602      	mov	r2, r0
 800a7f4:	460b      	mov	r3, r1
 800a7f6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a7fa:	f7f5 fd3d 	bl	8000278 <__aeabi_dsub>
 800a7fe:	f1bb 0f00 	cmp.w	fp, #0
 800a802:	4604      	mov	r4, r0
 800a804:	460d      	mov	r5, r1
 800a806:	f6bf aed6 	bge.w	800a5b6 <atan+0x3e>
 800a80a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a80e:	461d      	mov	r5, r3
 800a810:	e6d1      	b.n	800a5b6 <atan+0x3e>
 800a812:	a51d      	add	r5, pc, #116	; (adr r5, 800a888 <atan+0x310>)
 800a814:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a818:	e6cd      	b.n	800a5b6 <atan+0x3e>
 800a81a:	bf00      	nop
 800a81c:	f3af 8000 	nop.w
 800a820:	54442d18 	.word	0x54442d18
 800a824:	3ff921fb 	.word	0x3ff921fb
 800a828:	8800759c 	.word	0x8800759c
 800a82c:	7e37e43c 	.word	0x7e37e43c
 800a830:	e322da11 	.word	0xe322da11
 800a834:	3f90ad3a 	.word	0x3f90ad3a
 800a838:	24760deb 	.word	0x24760deb
 800a83c:	3fa97b4b 	.word	0x3fa97b4b
 800a840:	a0d03d51 	.word	0xa0d03d51
 800a844:	3fb10d66 	.word	0x3fb10d66
 800a848:	c54c206e 	.word	0xc54c206e
 800a84c:	3fb745cd 	.word	0x3fb745cd
 800a850:	920083ff 	.word	0x920083ff
 800a854:	3fc24924 	.word	0x3fc24924
 800a858:	5555550d 	.word	0x5555550d
 800a85c:	3fd55555 	.word	0x3fd55555
 800a860:	2c6a6c2f 	.word	0x2c6a6c2f
 800a864:	bfa2b444 	.word	0xbfa2b444
 800a868:	52defd9a 	.word	0x52defd9a
 800a86c:	3fadde2d 	.word	0x3fadde2d
 800a870:	af749a6d 	.word	0xaf749a6d
 800a874:	3fb3b0f2 	.word	0x3fb3b0f2
 800a878:	fe231671 	.word	0xfe231671
 800a87c:	3fbc71c6 	.word	0x3fbc71c6
 800a880:	9998ebc4 	.word	0x9998ebc4
 800a884:	3fc99999 	.word	0x3fc99999
 800a888:	54442d18 	.word	0x54442d18
 800a88c:	bff921fb 	.word	0xbff921fb
 800a890:	440fffff 	.word	0x440fffff
 800a894:	7ff00000 	.word	0x7ff00000
 800a898:	3fdbffff 	.word	0x3fdbffff
 800a89c:	3ff00000 	.word	0x3ff00000
 800a8a0:	3ff2ffff 	.word	0x3ff2ffff
 800a8a4:	40037fff 	.word	0x40037fff
 800a8a8:	3ff80000 	.word	0x3ff80000
 800a8ac:	bff00000 	.word	0xbff00000
 800a8b0:	0800b7b0 	.word	0x0800b7b0
 800a8b4:	0800b790 	.word	0x0800b790

0800a8b8 <fabs>:
 800a8b8:	ec51 0b10 	vmov	r0, r1, d0
 800a8bc:	ee10 2a10 	vmov	r2, s0
 800a8c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a8c4:	ec43 2b10 	vmov	d0, r2, r3
 800a8c8:	4770      	bx	lr

0800a8ca <matherr>:
 800a8ca:	2000      	movs	r0, #0
 800a8cc:	4770      	bx	lr
	...

0800a8d0 <nan>:
 800a8d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a8d8 <nan+0x8>
 800a8d4:	4770      	bx	lr
 800a8d6:	bf00      	nop
 800a8d8:	00000000 	.word	0x00000000
 800a8dc:	7ff80000 	.word	0x7ff80000

0800a8e0 <_init>:
 800a8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8e2:	bf00      	nop
 800a8e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8e6:	bc08      	pop	{r3}
 800a8e8:	469e      	mov	lr, r3
 800a8ea:	4770      	bx	lr

0800a8ec <_fini>:
 800a8ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ee:	bf00      	nop
 800a8f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8f2:	bc08      	pop	{r3}
 800a8f4:	469e      	mov	lr, r3
 800a8f6:	4770      	bx	lr
