// Seed: 4124109717
module module_0;
  always begin : LABEL_0
    id_1 = -1;
  end
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    id_14,
    output wor id_2,
    output tri1 id_3,
    input supply0 id_4,
    output wand id_5,
    input wand id_6,
    output wire id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    output uwire id_12
);
  assign id_9 = id_6;
  wire id_15 = id_15;
  supply1 id_16, id_17, id_18, id_19, id_20, id_21;
  wire id_22, id_23, id_24;
  module_0 modCall_1 ();
  assign id_20 = -1;
endmodule
