Analysis & Synthesis report for de0nano_embedding
Mon Apr 29 02:07:12 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. State Machine - |test_multicyclearm|multicycle:DUT|multi_controller:inst1|state
  6. Parameter Settings for User Entity Instance: multicycle:DUT|alu:inst21
  7. Parameter Settings for User Entity Instance: multicycle:DUT|mux_2to1:inst17
  8. Parameter Settings for User Entity Instance: multicycle:DUT|multi_controller:inst1
  9. Parameter Settings for User Entity Instance: multicycle:DUT|constant_value_generator:inst2
 10. Parameter Settings for User Entity Instance: multicycle:DUT|simple_reg:inst3
 11. Parameter Settings for User Entity Instance: multicycle:DUT|mux_2to1:inst12
 12. Parameter Settings for User Entity Instance: multicycle:DUT|mux_4to1:inst22
 13. Parameter Settings for User Entity Instance: multicycle:DUT|constant_value_generator:inst9
 14. Parameter Settings for User Entity Instance: multicycle:DUT|constant_value_generator:inst99
 15. Parameter Settings for User Entity Instance: multicycle:DUT|mux_2to1:inst24
 16. Parameter Settings for User Entity Instance: multicycle:DUT|constant_value_generator:inst26
 17. Parameter Settings for User Entity Instance: multicycle:DUT|mux_2to1:inst19
 18. Parameter Settings for User Entity Instance: multicycle:DUT|constant_value_generator:inst15
 19. Parameter Settings for User Entity Instance: multicycle:DUT|constant_value_generator:inst20
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Apr 29 02:07:12 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; de0nano_embedding                           ;
; Top-level Entity Name              ; test_multicyclearm                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; test_multicyclearm ; de0nano_embedding  ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test_multicyclearm|multicycle:DUT|multi_controller:inst1|state                                                                                                     ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; state.S14 ; state.S13 ; state.S12 ; state.S11 ; state.S10 ; state.S9 ; state.S8 ; state.S7 ; state.S6 ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.S0  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S1  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.S2  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.S3  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.S4  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.S5  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S6  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S7  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S8  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S9  ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S10 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S11 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S12 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S13 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S14 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|alu:inst21 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; W              ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|mux_2to1:inst17 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|multi_controller:inst1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                           ;
; S1             ; 0001  ; Unsigned Binary                                           ;
; S2             ; 0010  ; Unsigned Binary                                           ;
; S3             ; 0011  ; Unsigned Binary                                           ;
; S4             ; 0100  ; Unsigned Binary                                           ;
; S5             ; 0101  ; Unsigned Binary                                           ;
; S6             ; 0110  ; Unsigned Binary                                           ;
; S7             ; 0111  ; Unsigned Binary                                           ;
; S8             ; 1000  ; Unsigned Binary                                           ;
; S9             ; 1001  ; Unsigned Binary                                           ;
; S10            ; 1010  ; Unsigned Binary                                           ;
; S11            ; 1011  ; Unsigned Binary                                           ;
; S12            ; 1100  ; Unsigned Binary                                           ;
; S13            ; 1101  ; Unsigned Binary                                           ;
; S14            ; 1110  ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|constant_value_generator:inst2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                    ;
; D              ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|simple_reg:inst3 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; W              ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|mux_2to1:inst12 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|mux_4to1:inst22 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|constant_value_generator:inst9 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                    ;
; D              ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|constant_value_generator:inst99 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                     ;
; D              ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|mux_2to1:inst24 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|constant_value_generator:inst26 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                     ;
; D              ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|mux_2to1:inst19 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|constant_value_generator:inst15 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                     ;
; D              ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:DUT|constant_value_generator:inst20 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                     ;
; D              ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Apr 29 02:06:59 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file test_singlecyclearm.v
    Info (12023): Found entity 1: test_singlecyclearm File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_singlecyclearm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_mux_4to1.v
    Info (12023): Found entity 1: test_mux_4to1 File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_mux_4to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_mux_2to1.v
    Info (12023): Found entity 1: test_mux_2to1 File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_mux_2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_decoder_2to4.v
    Info (12023): Found entity 1: test_decoder_2to4 File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_decoder_2to4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_alu.v
    Info (12023): Found entity 1: test_alu File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlecyclearm.bdf
    Info (12023): Found entity 1: singlecyclearm
Info (12021): Found 1 design units, including 1 entities, in source file singlearm_decoder_controller.v
    Info (12023): Found entity 1: singlearm_decoder_controller File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/singlearm_decoder_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlearm_conditional_controller.v
    Info (12023): Found entity 1: singlearm_conditional_controller File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/singlearm_conditional_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simple_reg_we.v
    Info (12023): Found entity 1: simple_reg_we File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/simple_reg_we.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simple_reg.v
    Info (12023): Found entity 1: simple_reg File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/simple_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter_arm.v
    Info (12023): Found entity 1: shifter_arm File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_reg.v
    Info (12023): Found entity 1: shift_reg File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shift_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerfile File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/registerfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pcreg.v
    Info (12023): Found entity 1: pcreg File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/pcreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4to1.v
    Info (12023): Found entity 1: mux_4to1 File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/mux_4to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1.v
    Info (12023): Found entity 1: mux_2to1 File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/mux_2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instmem.v
    Info (12023): Found entity 1: instmem File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/instmem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.v
    Info (12023): Found entity 1: extend File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file deneme.bdf
    Info (12023): Found entity 1: deneme
Info (12021): Found 1 design units, including 1 entities, in source file demultiplexer1_4.v
    Info (12023): Found entity 1: demultiplexer1_4 File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/demultiplexer1_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file demultiplexer1_2.v
    Info (12023): Found entity 1: demultiplexer1_2 File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/demultiplexer1_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_2to4.v
    Info (12023): Found entity 1: decoder_2to4 File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/decoder_2to4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.bdf
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file datamem.v
    Info (12023): Found entity 1: datamem File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/datamem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file constant_value_generator.v
    Info (12023): Found entity 1: constant_value_generator File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/constant_value_generator.v Line: 1
Warning (10463): Verilog HDL Declaration warning at alu.v(13): "bit" is SystemVerilog-2005 keyword File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/adder.v Line: 1
Warning (12019): Can't analyze file -- file library.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file de0nano_embedding.v
    Info (12023): Found entity 1: de0nano_embedding File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/de0nano_embedding.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file multicycle.bdf
    Info (12023): Found entity 1: multicycle
Info (12021): Found 1 design units, including 1 entities, in source file datareg.v
    Info (12023): Found entity 1: datareg File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/datareg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pcountreg.v
    Info (12023): Found entity 1: pcountreg File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/pcountreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemsematest.bdf
    Info (12023): Found entity 1: datamemsematest
Info (12021): Found 1 design units, including 1 entities, in source file test_multicyclearm.v
    Info (12023): Found entity 1: test_multicyclearm File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multi_controller.v
    Info (12023): Found entity 1: multi_controller File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at test_multicyclearm.v(13): created implicit net for "resetpc" File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at test_multicyclearm.v(14): created implicit net for "zeroflag" File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at test_multicyclearm.v(15): created implicit net for "aluin1" File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at test_multicyclearm.v(16): created implicit net for "aluin2" File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at test_multicyclearm.v(22): created implicit net for "r3" File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at test_multicyclearm.v(27): created implicit net for "regyolu" File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at test_multicyclearm.v(28): created implicit net for "shiftercontrol" File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at test_multicyclearm.v(29): created implicit net for "shifterin" File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at test_multicyclearm.v(30): created implicit net for "shifterout" File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at test_multicyclearm.v(31): created implicit net for "shiftselectout" File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 31
Info (12127): Elaborating entity "test_multicyclearm" for the top level hierarchy
Info (12128): Elaborating entity "multicycle" for hierarchy "multicycle:DUT" File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 32
Warning (275012): Pin "regadres1[2..0]" overlaps another pin, block, or symbol
Warning (275011): Block or symbol "constant_value_generator" of instance "inst9" overlaps another block or symbol
Warning (275011): Block or symbol "alu" of instance "inst21" overlaps another block or symbol
Warning (275011): Block or symbol "registerfile" of instance "inst11" overlaps another block or symbol
Warning (275011): Block or symbol "simple_reg" of instance "inst3" overlaps another block or symbol
Info (12128): Elaborating entity "alu" for hierarchy "multicycle:DUT|alu:inst21"
Warning (10036): Verilog HDL or VHDL warning at alu.v(10): object "negative_output" assigned a value but never read File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 10
Warning (10036): Verilog HDL or VHDL warning at alu.v(13): object "bit" assigned a value but never read File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 13
Warning (10230): Verilog HDL assignment warning at alu.v(25): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 25
Warning (10230): Verilog HDL assignment warning at alu.v(40): truncated value with size 32 to match size of target (9) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 40
Warning (10230): Verilog HDL assignment warning at alu.v(41): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 41
Warning (10230): Verilog HDL assignment warning at alu.v(59): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 59
Warning (10230): Verilog HDL assignment warning at alu.v(72): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 72
Warning (10230): Verilog HDL assignment warning at alu.v(85): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 85
Warning (10230): Verilog HDL assignment warning at alu.v(98): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 98
Warning (10230): Verilog HDL assignment warning at alu.v(111): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 111
Warning (10240): Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable "co", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable "ovf", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable "z", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable "n", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 21
Info (10041): Inferred latch for "n" at alu.v(21) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 21
Info (10041): Inferred latch for "z" at alu.v(21) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 21
Info (10041): Inferred latch for "ovf" at alu.v(21) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 21
Info (10041): Inferred latch for "co" at alu.v(21) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v Line: 21
Info (12128): Elaborating entity "mux_2to1" for hierarchy "multicycle:DUT|mux_2to1:inst17"
Info (12128): Elaborating entity "multi_controller" for hierarchy "multicycle:DUT|multi_controller:inst1"
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(119): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 119
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(126): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 126
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(134): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 134
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(142): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 142
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(145): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 145
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(150): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 150
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(155): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 155
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(208): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 208
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(212): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 212
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(216): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 216
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(220): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 220
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(224): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 224
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(228): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 228
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(232): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 232
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(236): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 236
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(278): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 278
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(286): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 286
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(294): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 294
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(302): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 302
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(304): variable "zero" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 304
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(320): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 320
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(328): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 328
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(336): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 336
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(355): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 355
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(361): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 361
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(367): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 367
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(373): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 373
Warning (10235): Verilog HDL Always Construct warning at multi_controller.v(379): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 379
Warning (10240): Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 66
Warning (10240): Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable "adrsrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 66
Warning (10240): Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable "alucontrol", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 66
Warning (10240): Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable "alusrcb", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 66
Warning (10240): Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable "alusrca", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 66
Warning (10240): Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable "regwrite", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 66
Warning (10240): Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable "irwrite", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 66
Warning (10240): Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable "resultsrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 66
Warning (10240): Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable "memwrite", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 66
Warning (10240): Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable "pcwrite", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 66
Warning (10240): Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable "shifter", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 66
Warning (10240): Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable "shiftop", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 66
Info (10041): Inferred latch for "shiftop" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "shifter[0]" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "shifter[1]" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "shifter[2]" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "pcwrite" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "memwrite" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "resultsrc[0]" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "resultsrc[1]" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "irwrite" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "regwrite" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "alusrca" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "alusrcb" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "alucontrol[0]" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "alucontrol[1]" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "alucontrol[2]" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "adrsrc" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "next_state.S14" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "next_state.S12" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "next_state.S11" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "next_state.S10" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "next_state.S8" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "next_state.S7" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "next_state.S6" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "next_state.S3" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "next_state.S2" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "next_state.S1" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (10041): Inferred latch for "next_state.S0" at multi_controller.v(87) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Info (12128): Elaborating entity "constant_value_generator" for hierarchy "multicycle:DUT|constant_value_generator:inst2"
Warning (10230): Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/constant_value_generator.v Line: 3
Info (12128): Elaborating entity "simple_reg" for hierarchy "multicycle:DUT|simple_reg:inst3"
Info (12128): Elaborating entity "pcreg" for hierarchy "multicycle:DUT|pcreg:inst7"
Info (12128): Elaborating entity "datamem" for hierarchy "multicycle:DUT|datamem:inst4"
Info (12128): Elaborating entity "pcountreg" for hierarchy "multicycle:DUT|pcountreg:inst"
Info (12128): Elaborating entity "mux_4to1" for hierarchy "multicycle:DUT|mux_4to1:inst22"
Info (12128): Elaborating entity "datareg" for hierarchy "multicycle:DUT|datareg:inst18"
Info (12128): Elaborating entity "constant_value_generator" for hierarchy "multicycle:DUT|constant_value_generator:inst9"
Warning (10230): Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/constant_value_generator.v Line: 3
Info (12128): Elaborating entity "registerfile" for hierarchy "multicycle:DUT|registerfile:inst11"
Warning (10855): Verilog HDL warning at registerfile.v(9): initial value for variable regs should be constant File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/registerfile.v Line: 9
Info (12128): Elaborating entity "shifter_arm" for hierarchy "multicycle:DUT|shifter_arm:inst23"
Warning (10240): Verilog HDL Always Construct warning at shifter_arm.v(9): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v Line: 9
Info (10041): Inferred latch for "out[0]" at shifter_arm.v(12) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v Line: 12
Info (10041): Inferred latch for "out[1]" at shifter_arm.v(12) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v Line: 12
Info (10041): Inferred latch for "out[2]" at shifter_arm.v(12) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v Line: 12
Info (10041): Inferred latch for "out[3]" at shifter_arm.v(12) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v Line: 12
Info (10041): Inferred latch for "out[4]" at shifter_arm.v(12) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v Line: 12
Info (10041): Inferred latch for "out[5]" at shifter_arm.v(12) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v Line: 12
Info (10041): Inferred latch for "out[6]" at shifter_arm.v(12) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v Line: 12
Info (10041): Inferred latch for "out[7]" at shifter_arm.v(12) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v Line: 12
Info (12128): Elaborating entity "constant_value_generator" for hierarchy "multicycle:DUT|constant_value_generator:inst20"
Warning (10230): Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8) File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/constant_value_generator.v Line: 3
Warning (12030): Port "ordered port 3" on the entity instantiation of "DUT" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 32
Warning (12030): Port "ordered port 4" on the entity instantiation of "DUT" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 32
Warning (12030): Port "ordered port 10" on the entity instantiation of "DUT" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 32
Warning (12030): Port "ordered port 15" on the entity instantiation of "DUT" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 32
Warning (12030): Port "ordered port 16" on the entity instantiation of "DUT" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 32
Warning (12030): Port "ordered port 17" on the entity instantiation of "DUT" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 32
Warning (12030): Port "ordered port 18" on the entity instantiation of "DUT" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 32
Warning (12030): Port "ordered port 19" on the entity instantiation of "DUT" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v Line: 32
Warning (14026): LATCH primitive "multicycle:DUT|multi_controller:inst1|next_state.S0_995" is permanently enabled File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Warning (14026): LATCH primitive "multicycle:DUT|multi_controller:inst1|next_state.S1_976" is permanently enabled File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Warning (14026): LATCH primitive "multicycle:DUT|multi_controller:inst1|next_state.S3_938" is permanently enabled File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Warning (14026): LATCH primitive "multicycle:DUT|multi_controller:inst1|next_state.S6_919" is permanently enabled File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Warning (14026): LATCH primitive "multicycle:DUT|multi_controller:inst1|next_state.S7_900" is permanently enabled File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Warning (14026): LATCH primitive "multicycle:DUT|multi_controller:inst1|next_state.S8_881" is permanently enabled File: C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v Line: 87
Error (12061): Can't synthesize current design -- Top partition does not contain any logic
Info (144001): Generated suppressed messages file C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/de0nano_embedding.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 91 warnings
    Error: Peak virtual memory: 4737 megabytes
    Error: Processing ended: Mon Apr 29 02:07:12 2019
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/de0nano_embedding.map.smsg.


