0.7
2020.2
May 22 2024
19:03:11
C:/Users/PurplE/AppData/Roaming/Xilinx/Vivado/Documents/Processor_Design/Processor_Design.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/PurplE/AppData/Roaming/Xilinx/Vivado/Documents/Processor_Design/Processor_Design.srcs/sim_1/new/proc_tb.v,1730560684,verilog,,,,tb,,,../../../../Processor_Design.srcs/sources_1/new,,,,,
C:/Users/PurplE/AppData/Roaming/Xilinx/Vivado/Documents/Processor_Design/Processor_Design.srcs/sources_1/new/top.v,1730564295,verilog,,C:/Users/PurplE/AppData/Roaming/Xilinx/Vivado/Documents/Processor_Design/Processor_Design.srcs/sim_1/new/proc_tb.v,,top,,,../../../../Processor_Design.srcs/sources_1/new,,,,,
