
*** Running vivado
    with args -log arty_scr1_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source arty_scr1_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source arty_scr1_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 882.766 ; gain = 582.973
Command: synth_design -top arty_scr1_top -part xcvu9p-flga2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13260 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 882.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'arty_scr1_top' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/fpga-sdk-prj-master/arty/scr1/src/arty_scr1.sv:17]
	Parameter SCR1_CORE_FREQUENCY bound to: 32'b00000010111110101111000010000000 
INFO: [Synth 8-6157] synthesizing module 'sys_pll' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/sys_pll/synth/sys_pll.v:13]
INFO: [Synth 8-6157] synthesizing module 'sys_pll_clk_wiz_0_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/sys_pll_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sys_pll_clk_wiz_0_0' (1#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/sys_pll_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sys_pll' (2#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/sys_pll/synth/sys_pll.v:13]
INFO: [Synth 8-6157] synthesizing module 'scr1_top_ahb' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_top_ahb.sv:17]
INFO: [Synth 8-6157] synthesizing module 'scr1_core_top' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_core_top.sv:19]
INFO: [Synth 8-6157] synthesizing module 'scr1_sync_rstn' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_sync_rstn.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'scr1_sync_rstn' (3#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_sync_rstn.sv:6]
INFO: [Synth 8-6157] synthesizing module 'scr1_pipe_top' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'scr1_pipe_ifu' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_ifu.sv:9]
	Parameter SCR1_IFU_Q_SIZE_WORD bound to: 2 - type: integer 
	Parameter SCR1_IFU_Q_SIZE_HALF bound to: 4 - type: integer 
	Parameter SCR1_TXN_CNT_W bound to: 3 - type: integer 
	Parameter SCR1_IFU_QUEUE_ADR_W bound to: 2 - type: integer 
	Parameter SCR1_IFU_QUEUE_PTR_W bound to: 3 - type: integer 
	Parameter SCR1_IFU_Q_FREE_H_W bound to: 3 - type: integer 
	Parameter SCR1_IFU_Q_FREE_W_W bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_ifu.sv:253]
INFO: [Synth 8-6155] done synthesizing module 'scr1_pipe_ifu' (4#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_ifu.sv:9]
INFO: [Synth 8-6157] synthesizing module 'scr1_pipe_idu' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_idu.sv:11]
	Parameter SCR1_MPRF_ZERO_ADDR bound to: 5'b00000 
	Parameter SCR1_MPRF_RA_ADDR bound to: 5'b00001 
	Parameter SCR1_MPRF_SP_ADDR bound to: 5'b00010 
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_idu.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'scr1_pipe_idu' (5#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_idu.sv:11]
INFO: [Synth 8-6157] synthesizing module 'scr1_pipe_exu' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_exu.sv:20]
	Parameter SCR1_JUMP_MASK bound to: -2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scr1_pipe_ialu' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_ialu.sv:11]
	Parameter SCR1_DIV_WIDTH bound to: 1 - type: integer 
	Parameter SCR1_DIV_INIT_CNT bound to: 31 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_ialu.sv:155]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_ialu.sv:196]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_ialu.sv:497]
WARNING: [Synth 8-3936] Found unconnected internal register 'sum1_res_reg' and it is trimmed from '33' to '32' bits. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_ialu.sv:228]
INFO: [Synth 8-6155] done synthesizing module 'scr1_pipe_ialu' (6#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_ialu.sv:11]
INFO: [Synth 8-6157] synthesizing module 'scr1_pipe_lsu' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_lsu.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'scr1_pipe_lsu' (7#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_lsu.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'scr1_pipe_exu' (8#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_exu.sv:20]
INFO: [Synth 8-6157] synthesizing module 'scr1_pipe_mprf' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_mprf.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'scr1_pipe_mprf' (9#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_mprf.sv:9]
INFO: [Synth 8-6157] synthesizing module 'scr1_pipe_csr' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_csr.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'scr1_pipe_csr' (10#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_csr.sv:20]
INFO: [Synth 8-6157] synthesizing module 'scr1_ipic' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_ipic.sv:12]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_ipic.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'scr1_ipic' (11#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_ipic.sv:12]
INFO: [Synth 8-6157] synthesizing module 'scr1_pipe_brkm' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_brkm.sv:12]
	Parameter BRKM_CFG_SUPP_OPER_EXEC bound to: 1'b1 
	Parameter BRKM_CFG_SUPP_OPER_LOAD bound to: 1'b1 
	Parameter BRKM_CFG_SUPP_OPER_STORE bound to: 1'b1 
	Parameter BRKM_CFG_SUPP_ADDR_EXACT bound to: 1'b1 
	Parameter BRKM_CFG_SUPP_ADDR_MASK bound to: 1'b1 
	Parameter BRKM_CFG_SUPP_ADDR_MASK_EXT_EXEC bound to: 1'b1 
	Parameter BRKM_CFG_SUPP_ADDR_MASK_EXT_LDST bound to: 1'b1 
	Parameter BRKM_CFG_EXEC_OPWIDTH_MAX bound to: 2'b10 
	Parameter BRKM_CFG_EXEC_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter BRKM_CFG_LDST_OPWIDTH_MAX bound to: 2'b10 
	Parameter BRKM_CFG_LDST_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter BRKM_LCL_BRKPT_ID_WIDTH bound to: 32'sb00000000000000000000000000000001 
	Parameter BRKM_LCL_WATCH_EXEC bound to: 1'b1 
	Parameter BRKM_LCL_WATCH_LDST bound to: 1'b1 
	Parameter BRKM_LCL_WATCH_ADDR bound to: 1'b1 
	Parameter BRKM_LCL_MATCH_ADDR_MASK_EXT bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'scr1_brkm_matcher' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_brkm_matcher.sv:12]
	Parameter BRKM_MATCH_OPWIDTH_MAX bound to: 2'b10 
	Parameter BRKM_MATCH_ADDR_EXACT bound to: 1'b1 
	Parameter BRKM_MATCH_ADDR_MASK bound to: 1'b1 
	Parameter BRKM_MATCH_ADDR_MASK_EXT bound to: 1'b1 
	Parameter BRKM_MATCH_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter L_BRKM_OP_WIDTH_ID_POW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'scr1_brkm_matcher' (12#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_brkm_matcher.sv:12]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_brkm.sv:191]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_brkm.sv:994]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_brkm.sv:994]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_csr_bpselect.csr_bpselect_in_reg[bp]' and it is trimmed from '12' to '1' bits. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_brkm.sv:330]
INFO: [Synth 8-6155] done synthesizing module 'scr1_pipe_brkm' (13#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_brkm.sv:12]
INFO: [Synth 8-6157] synthesizing module 'scr1_pipe_dbga' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_dbga.sv:11]
	Parameter SCR1_DBGC_TIMEOUT bound to: 64 - type: integer 
	Parameter SCR1_DBGC_TIMEOUT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scr1_pipe_dbga' (14#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_dbga.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'scr1_pipe_top' (15#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'scr1_tapc' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc.sv:12]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc.sv:112]
INFO: [Synth 8-6157] synthesizing module 'scr1_tapc_shift_reg' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_shift_reg.sv:9]
	Parameter SCR1_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter SCR1_RESET_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'scr1_tapc_shift_reg' (16#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_shift_reg.sv:9]
INFO: [Synth 8-6157] synthesizing module 'scr1_tapc_shift_reg__parameterized0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_shift_reg.sv:9]
	Parameter SCR1_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SCR1_RESET_VALUE bound to: -558886911 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scr1_tapc_shift_reg__parameterized0' (16#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_shift_reg.sv:9]
INFO: [Synth 8-6157] synthesizing module 'scr1_tapc_shift_reg__parameterized1' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_shift_reg.sv:9]
	Parameter SCR1_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SCR1_RESET_VALUE bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'scr1_tapc_shift_reg__parameterized1' (16#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_shift_reg.sv:9]
INFO: [Synth 8-6157] synthesizing module 'scr1_tapc_data_reg' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_data_reg.sv:9]
	Parameter SCR1_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter SCR1_RESET_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'scr1_tapc_data_reg' (17#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_data_reg.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'scr1_tapc' (18#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc.sv:12]
INFO: [Synth 8-6157] synthesizing module 'scr1_tapc_synchronizer' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_synchronizer.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'scr1_tapc_synchronizer' (19#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_synchronizer.sv:12]
INFO: [Synth 8-6157] synthesizing module 'scr1_dbgc' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:12]
INFO: [Synth 8-6157] synthesizing module 'scr1_tapc_shift_reg__parameterized2' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_shift_reg.sv:9]
	Parameter SCR1_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter SCR1_RESET_VALUE bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'scr1_tapc_shift_reg__parameterized2' (19#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_shift_reg.sv:9]
INFO: [Synth 8-6157] synthesizing module 'scr1_tapc_shift_reg__parameterized3' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_shift_reg.sv:9]
	Parameter SCR1_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SCR1_RESET_VALUE bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'scr1_tapc_shift_reg__parameterized3' (19#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_tapc_shift_reg.sv:9]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:532]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:685]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:707]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:839]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:865]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:887]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:1128]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:1242]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:1468]
INFO: [Synth 8-6155] done synthesizing module 'scr1_dbgc' (20#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'scr1_core_top' (21#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_core_top.sv:19]
INFO: [Synth 8-6157] synthesizing module 'scr1_tcm' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_tcm.sv:10]
	Parameter SCR1_TCM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scr1_dp_memory' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dp_memory.sv:9]
	Parameter SCR1_WIDTH bound to: 32 - type: integer 
	Parameter SCR1_SIZE bound to: 65536 - type: integer 
	Parameter SCR1_NBYTES bound to: 4 - type: integer 
	Parameter RAM_SIZE_WORDS bound to: 32'b00000000000000000100000000000000 
INFO: [Synth 8-6155] done synthesizing module 'scr1_dp_memory' (22#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dp_memory.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'scr1_tcm' (23#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_tcm.sv:10]
INFO: [Synth 8-6157] synthesizing module 'scr1_timer' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_timer.sv:9]
	Parameter SCR1_TIMER_ADDR_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter SCR1_TIMER_CONTROL bound to: 5'b00000 
	Parameter SCR1_TIMER_DIVIDER bound to: 5'b00100 
	Parameter SCR1_TIMER_MTIMELO bound to: 5'b01000 
	Parameter SCR1_TIMER_MTIMEHI bound to: 5'b01100 
	Parameter SCR1_TIMER_MTIMECMPLO bound to: 5'b10000 
	Parameter SCR1_TIMER_MTIMECMPHI bound to: 5'b10100 
	Parameter SCR1_TIMER_CONTROL_EN_OFFSET bound to: 32'b00000000000000000000000000000000 
	Parameter SCR1_TIMER_CONTROL_CLKSRC_OFFSET bound to: 32'b00000000000000000000000000000001 
	Parameter SCR1_TIMER_DIVIDER_WIDTH bound to: 32'b00000000000000000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'scr1_timer' (24#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_timer.sv:9]
INFO: [Synth 8-6157] synthesizing module 'scr1_imem_router' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_imem_router.sv:8]
	Parameter SCR1_ADDR_MASK bound to: -65536 - type: integer 
	Parameter SCR1_ADDR_PATTERN bound to: -268435456 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_imem_router.sv:71]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_imem_router.sv:124]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_imem_router.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'scr1_imem_router' (25#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_imem_router.sv:8]
INFO: [Synth 8-6157] synthesizing module 'scr1_dmem_router' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_router.sv:8]
	Parameter SCR1_PORT1_ADDR_MASK bound to: -65536 - type: integer 
	Parameter SCR1_PORT1_ADDR_PATTERN bound to: -268435456 - type: integer 
	Parameter SCR1_PORT2_ADDR_MASK bound to: -32 - type: integer 
	Parameter SCR1_PORT2_ADDR_PATTERN bound to: -268173312 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_router.sv:102]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_router.sv:178]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_router.sv:202]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_router.sv:226]
INFO: [Synth 8-6155] done synthesizing module 'scr1_dmem_router' (26#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_router.sv:8]
INFO: [Synth 8-6157] synthesizing module 'scr1_imem_ahb' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_imem_ahb.sv:9]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_imem_ahb.sv:184]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_imem_ahb.sv:206]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_imem_ahb.sv:259]
INFO: [Synth 8-6155] done synthesizing module 'scr1_imem_ahb' (27#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_imem_ahb.sv:9]
INFO: [Synth 8-6157] synthesizing module 'scr1_dmem_ahb' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_ahb.sv:9]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_ahb.sv:162]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_ahb.sv:172]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_ahb.sv:113]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_ahb.sv:131]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_ahb.sv:328]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_ahb.sv:350]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_ahb.sv:369]
INFO: [Synth 8-226] default block is never used [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_ahb.sv:437]
WARNING: [Synth 8-6014] Unused sequential element data_fifo_reg[hwrite] was removed.  [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_ahb.sv:372]
INFO: [Synth 8-6155] done synthesizing module 'scr1_dmem_ahb' (28#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_ahb.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'scr1_top_ahb' (29#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_top_ahb.sv:17]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1709]
INFO: [Synth 8-6157] synthesizing module 'system_ahblite_axi_bridge_0_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_ahblite_axi_bridge_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ahblite_axi_bridge_0_0' (30#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_ahblite_axi_bridge_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_ahblite_axi_bridge_1_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_ahblite_axi_bridge_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ahblite_axi_bridge_1_0' (31#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_ahblite_axi_bridge_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_bram_ctrl_0_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_bram_ctrl_0_0' (32#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_0_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_0_0' (33#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_1_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_1_0' (34#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_2_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_2_0' (35#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_3_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_3_0' (36#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_interconnect_0_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:2672]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_LCIC31' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_LCIC31' (37#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1QVELOC' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1QVELOC' (38#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1KEU66M' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1KEU66M' (39#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_S32O2N' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:422]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_S32O2N' (40#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:422]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_16DTQNE' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:554]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_16DTQNE' (41#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:554]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_F60LVF' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:686]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_F60LVF' (42#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:686]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_Y9JEWS' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:818]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (43#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_Y9JEWS' (44#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:818]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1N4HKML' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1112]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (45#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1N4HKML' (46#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1112]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1Y5U2QN' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1406]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_2' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_2' (47#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1Y5U2QN' (48#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1406]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (49#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_arprot' does not match port width (18) of module 'system_xbar_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:4147]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (18) of module 'system_xbar_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:4151]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_interconnect_0_0' (50#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:2672]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uart16550_0_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_axi_uart16550_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uart16550_0_0' (51#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_axi_uart16550_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_blk_mem_gen_0_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_blk_mem_gen_0_0' (52#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_jtag_axi_0_0' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_jtag_axi_0_0' (53#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/.Xil/Vivado-6544-laba01/realtime/system_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (54#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1709]
WARNING: [Synth 8-6014] Unused sequential element rtc_counter_reg was removed.  [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/fpga-sdk-prj-master/arty/scr1/src/arty_scr1.sv:257]
WARNING: [Synth 8-6014] Unused sequential element tick_2Hz_reg was removed.  [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/fpga-sdk-prj-master/arty/scr1/src/arty_scr1.sv:258]
WARNING: [Synth 8-6014] Unused sequential element heartbeat_reg was removed.  [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/fpga-sdk-prj-master/arty/scr1/src/arty_scr1.sv:275]
INFO: [Synth 8-6155] done synthesizing module 'arty_scr1_top' (55#1) [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/fpga-sdk-prj-master/arty/scr1/src/arty_scr1.sv:17]
WARNING: [Synth 8-3331] design s02_couplers_imp_1Y5U2QN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1Y5U2QN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1N4HKML has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1N4HKML has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_Y9JEWS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_Y9JEWS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_F60LVF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_F60LVF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_F60LVF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_F60LVF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_16DTQNE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_16DTQNE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_16DTQNE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_16DTQNE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_S32O2N has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_S32O2N has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_S32O2N has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_S32O2N has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1KEU66M has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1KEU66M has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1KEU66M has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1KEU66M has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1QVELOC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1QVELOC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1QVELOC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1QVELOC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_LCIC31 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_LCIC31 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_LCIC31 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_LCIC31 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port S02_ARESETN
WARNING: [Synth 8-3331] design scr1_imem_ahb has unconnected port imem_cmd
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[31]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[30]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[29]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[28]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[27]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[26]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[25]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[24]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[23]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[22]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[21]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[20]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[19]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[18]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[17]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[16]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[15]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[14]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[13]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[12]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[11]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[10]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[9]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[8]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[7]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[6]
WARNING: [Synth 8-3331] design scr1_timer has unconnected port dmem_addr[5]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_cmd
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[31]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[30]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[29]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[28]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[27]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[26]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[25]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[24]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[23]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[22]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[21]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[20]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[19]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[18]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[17]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[16]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[1]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port imem_addr[0]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port dmem_addr[31]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port dmem_addr[30]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port dmem_addr[29]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port dmem_addr[28]
WARNING: [Synth 8-3331] design scr1_tcm has unconnected port dmem_addr[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 882.766 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 882.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 882.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_ahblite_axi_bridge_0_0/system_ahblite_axi_bridge_0_0/system_ahblite_axi_bridge_0_0_in_context.xdc] for cell 'i_system/ahblite_axi_bridge_0'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_ahblite_axi_bridge_0_0/system_ahblite_axi_bridge_0_0/system_ahblite_axi_bridge_0_0_in_context.xdc] for cell 'i_system/ahblite_axi_bridge_0'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_ahblite_axi_bridge_1_0/system_ahblite_axi_bridge_1_0/system_ahblite_axi_bridge_1_0_in_context.xdc] for cell 'i_system/ahblite_axi_bridge_1'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_ahblite_axi_bridge_1_0/system_ahblite_axi_bridge_1_0/system_ahblite_axi_bridge_1_0_in_context.xdc] for cell 'i_system/ahblite_axi_bridge_1'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0_in_context.xdc] for cell 'i_system/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0_in_context.xdc] for cell 'i_system/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'i_system/axi_gpio_0'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'i_system/axi_gpio_0'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0/system_axi_gpio_0_0_in_context.xdc] for cell 'i_system/axi_gpio_1'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0/system_axi_gpio_0_0_in_context.xdc] for cell 'i_system/axi_gpio_1'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0/system_axi_gpio_2_0_in_context.xdc] for cell 'i_system/axi_gpio_2'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0/system_axi_gpio_2_0_in_context.xdc] for cell 'i_system/axi_gpio_2'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0/system_axi_gpio_3_0_in_context.xdc] for cell 'i_system/axi_gpio_3'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0/system_axi_gpio_3_0_in_context.xdc] for cell 'i_system/axi_gpio_3'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0/system_axi_uart16550_0_0_in_context.xdc] for cell 'i_system/axi_uart16550_0'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0/system_axi_uart16550_0_0_in_context.xdc] for cell 'i_system/axi_uart16550_0'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_0/system_blk_mem_gen_0_0/system_blk_mem_gen_0_0_in_context.xdc] for cell 'i_system/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_0/system_blk_mem_gen_0_0/system_blk_mem_gen_0_0_in_context.xdc] for cell 'i_system/blk_mem_gen_0'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/system_jtag_axi_0_0/system_jtag_axi_0_0_in_context.xdc] for cell 'i_system/jtag_axi_0'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/system_jtag_axi_0_0/system_jtag_axi_0_0_in_context.xdc] for cell 'i_system/jtag_axi_0'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'i_system/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'i_system/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2/system_auto_pc_2_in_context.xdc] for cell 'i_system/axi_interconnect_0/s02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2/system_auto_pc_2_in_context.xdc] for cell 'i_system/axi_interconnect_0/s02_couplers/auto_pc'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1/system_auto_pc_1_in_context.xdc] for cell 'i_system/axi_interconnect_0/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1/system_auto_pc_1_in_context.xdc] for cell 'i_system/axi_interconnect_0/s01_couplers/auto_pc'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_1_in_context.xdc] for cell 'i_system/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_1_in_context.xdc] for cell 'i_system/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/sys_pll/ip/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0_in_context.xdc] for cell 'i_sys_pll/clk_wiz_0'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/sys_pll/ip/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0_in_context.xdc] for cell 'i_sys_pll/clk_wiz_0'
Parsing XDC File [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_physical.xdc]
WARNING: [Vivado 12-507] No nets matched 'JD_IBUF[3]'. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_physical.xdc:43]
Finished Parsing XDC File [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_physical.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_physical.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/arty_scr1_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_physical.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/arty_scr1_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/arty_scr1_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_synth.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'SYS_CLK_VIRT' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_synth.xdc:12]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'JTAG_TCK_VIRT' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_synth.xdc:14]
Finished Parsing XDC File [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_synth.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_synth.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/arty_scr1_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/arty_scr1_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_timing.xdc]
WARNING: [Vivado 12-508] No pins matched 'i_sys_pll/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0'. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_timing.xdc:8]
WARNING: [Vivado 12-646] clock 'SYS_CLK' not found. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_timing.xdc:10]
WARNING: [Vivado 12-627] No clocks matched 'SYS_CLK'. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_timing.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_timing.xdc:12]
WARNING: [Vivado 12-627] No clocks matched 'SYS_CLK'. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_timing.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_timing.xdc:13]
WARNING: [Vivado 12-627] No clocks matched 'SYS_CLK'. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_timing.xdc:14]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_timing.xdc:14]
Finished Parsing XDC File [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/constrs_1/imports/constrs_u/arty_scr1_timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/arty_scr1_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1668.066 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '40.000' specified during out-of-context synthesis of instance 'i_system/axi_bram_ctrl_0' at clock pin 's_axi_aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '40.000' specified during out-of-context synthesis of instance 'i_system/axi_uart16550_0' at clock pin 's_axi_aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '40.000' specified during out-of-context synthesis of instance 'i_system/jtag_axi_0' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '40.000' specified during out-of-context synthesis of instance 'i_system/axi_interconnect_0/xbar' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '40.000' specified during out-of-context synthesis of instance 'i_system/axi_interconnect_0/s00_couplers/auto_pc' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '40.000' specified during out-of-context synthesis of instance 'i_system/axi_interconnect_0/s01_couplers/auto_pc' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '40.000' specified during out-of-context synthesis of instance 'i_system/axi_interconnect_0/s02_couplers/auto_pc' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1668.066 ; gain = 785.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1668.066 ; gain = 785.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in_n. (constraint file  c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/sys_pll/ip/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in_n. (constraint file  c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/sys_pll/ip/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in_p. (constraint file  c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/sys_pll/ip/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in_p. (constraint file  c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/sys_pll/ip/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for i_system. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/ahblite_axi_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/ahblite_axi_bridge_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/axi_gpio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/axi_uart16550_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/jtag_axi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/axi_interconnect_0/s02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/axi_interconnect_0/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_sys_pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_sys_pll/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1668.066 ; gain = 785.301
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "instr_bypass" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_rptr_next1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_data_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_data_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_data_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_data_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_wptr1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_txns_pending" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idu2exu_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rvi_illegal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rvi_illegal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rvi_illegal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rvi_illegal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rvi_illegal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rvi_illegal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idu2exu_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idu2exu_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idu2exu_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idu2exu_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idu2exu_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idu2exu_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idu2exu_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idu2exu_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idu2exu_use_rs1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idu2exu_use_rs2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "idu2exu_use_rs2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "idu2exu_use_rd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_ialu.sv:229]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_ialu.sv:294]
INFO: [Synth 8-5546] ROM "mdu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt_res_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsu2exu_exc_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsu2dmem_cmd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsu2dmem_width" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mprf_int_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mprf_int_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_w_exc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_w_exc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_cycle_up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_cycle_up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_instret_up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_instret_up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idxr_m" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ipic2csr_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipr_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "csr_bpselect_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr_brkmctrl_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmode_enbl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tap_state_reg_reg' in module 'scr1_tapc'
INFO: [Synth 8-5544] ROM "trst_n_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_ir_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_ir_shift_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'hart_if_runctrl_reg_reg[brkpt_hw_dsbl]' into 'hart_if_runctrl_reg_reg[fetch_src]' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:1540]
WARNING: [Synth 8-6014] Unused sequential element hart_if_runctrl_reg_reg[brkpt_hw_dsbl] was removed.  [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:1540]
INFO: [Synth 8-5544] ROM "decod_fsm_opcode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decod_dap_update_dst_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element dmem_rdata_shift_reg_reg was removed.  [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_tcm.sv:124]
INFO: [Synth 8-5546] ROM "control_up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divider_up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtimehi_up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtimelo_up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtimecmplo_up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtimecmphi_up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "port_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "port_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    SCR1_TAP_STATE_RESET |                 0001000000000000 |                             0000
     SCR1_TAP_STATE_IDLE |                 0000100000000000 |                             0001
SCR1_TAP_STATE_DR_SEL_SCAN |                 0000000000100000 |                             0010
SCR1_TAP_STATE_IR_SEL_SCAN |                 0000000001000000 |                             1001
SCR1_TAP_STATE_IR_CAPTURE |                 0000010000000000 |                             1010
 SCR1_TAP_STATE_IR_SHIFT |                 0000001000000000 |                             1011
 SCR1_TAP_STATE_IR_EXIT1 |                 0000000010000000 |                             1100
 SCR1_TAP_STATE_IR_PAUSE |                 0000000000001000 |                             1101
 SCR1_TAP_STATE_IR_EXIT2 |                 0000000000010000 |                             1110
SCR1_TAP_STATE_IR_UPDATE |                 0000000100000000 |                             1111
SCR1_TAP_STATE_DR_CAPTURE |                 0000000000000001 |                             0011
 SCR1_TAP_STATE_DR_SHIFT |                 0000000000000100 |                             0100
 SCR1_TAP_STATE_DR_EXIT1 |                 0000000000000010 |                             0101
 SCR1_TAP_STATE_DR_PAUSE |                 1000000000000000 |                             0110
 SCR1_TAP_STATE_DR_EXIT2 |                 0010000000000000 |                             0111
SCR1_TAP_STATE_DR_UPDATE |                 0100000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tap_state_reg_reg' using encoding 'one-hot' in module 'scr1_tapc'
reason is address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM ram_block_reg_0
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM ram_block_reg_1
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM ram_block_reg_2
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM ram_block_reg_3
Block RAM ram_block_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1668.066 ; gain = 785.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     56 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 157   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 2     
	               32 Bit    Registers := 54    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 114   
+---Multipliers : 
	                33x33  Multipliers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     56 Bit        Muxes := 4     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 4     
	   3 Input     33 Bit        Muxes := 1     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 88    
	   4 Input     32 Bit        Muxes := 38    
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 2     
	  12 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 3     
	  23 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   4 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 30    
	   4 Input     16 Bit        Muxes := 5     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 23    
	   5 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 24    
	   9 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 25    
	   3 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 37    
	   3 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 11    
	   7 Input      2 Bit        Muxes := 6     
	  12 Input      2 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 325   
	   3 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 77    
	   5 Input      1 Bit        Muxes := 19    
	  12 Input      1 Bit        Muxes := 11    
	   9 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 19    
	  23 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 11    
	  16 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arty_scr1_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module scr1_sync_rstn 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module scr1_pipe_ifu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 4     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module scr1_pipe_idu 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 18    
	   5 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   9 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 12    
	  12 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 4     
	  23 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 2     
Module scr1_pipe_ialu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                33x33  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 4     
	   3 Input     33 Bit        Muxes := 1     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
Module scr1_pipe_lsu 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module scr1_pipe_exu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module scr1_pipe_mprf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module scr1_pipe_csr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               56 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     56 Bit        Muxes := 4     
	   2 Input     56 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 22    
	   2 Input     32 Bit        Muxes := 8     
	  23 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   4 Input     31 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	  23 Input      1 Bit        Muxes := 3     
Module scr1_ipic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 69    
	  16 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module scr1_brkm_matcher 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module scr1_pipe_brkm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module scr1_pipe_dbga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module scr1_tapc_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module scr1_tapc_shift_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr1_tapc_shift_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr1_tapc_data_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module scr1_tapc 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
Module scr1_tapc_synchronizer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module scr1_tapc_shift_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr1_tapc_shift_reg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr1_dbgc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 40    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 69    
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
Module scr1_core_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module scr1_dp_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module scr1_tcm 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module scr1_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module scr1_imem_router 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module scr1_dmem_router 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
Module scr1_imem_ahb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module scr1_dmem_ahb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rvi_illegal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idu2exu_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/pipeline/scr1_pipe_ialu.sv:334]
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
INFO: [Synth 8-5546] ROM "ipr_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isvr_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipic2csr_rdata00" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'i_dbgc/state_core_rst_delay_reg' into 'i_dbgc/state_hart_rst_delay_reg' [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:1205]
WARNING: [Synth 8-6014] Unused sequential element i_dbgc/state_core_rst_delay_reg was removed.  [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/core/scr1_dbgc.sv:1205]
INFO: [Synth 8-5545] ROM "port_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "port_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'data_fifo_reg[hwidth]' and it is trimmed from '3' to '2' bits. [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/imports/syntacore/scr1-master/src/top/scr1_dmem_ahb.sv:372]
reason is address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_0
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_1
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_2
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_3
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[12]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[13]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[14]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[15]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[2]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[3]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[4]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[5]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[6]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[7]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[8]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[9]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[10]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_scr1/i_core_top/i_pipe_top /i_pipe_ipic/\irq_lines_sync0_reg[11] )
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[12]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[13]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[14]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[15]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[2]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[3]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[4]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[5]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[6]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[7]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[8]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[9]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[10]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_i_reg[11]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_lines_sync0_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_scr1/i_core_top/i_pipe_top /i_pipe_exu/\i_ialu/res32_3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_tcmi_102/i_0)
INFO: [Synth 8-3886] merging instance 'i_scr1/i_imem_ahb/req_fifo_r_reg[haddr][0]' (FDE) to 'i_scr1/i_imem_ahb/req_fifo_r_reg[haddr][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_scr1/i_imem_ahb/req_fifo_r_reg[haddr][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_scr1/i_tcm/dmem_resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_scr1/i_tcm/imem_resp_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[12]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[13]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[14]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[15]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[2]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[3]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[4]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[5]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[6]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[7]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[8]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[9]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[10]' (FDC) to 'i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_scr1/i_core_top/i_pipe_top /i_pipe_ipic/\irq_lines_sync0_reg[11] )
WARNING: [Synth 8-3332] Sequential element (i_ialu/res32_3_reg_reg[0]) is unused and will be removed from module scr1_pipe_exu.
WARNING: [Synth 8-3332] Sequential element (irq_edge_det_reg[11]) is unused and will be removed from module scr1_ipic.
WARNING: [Synth 8-3332] Sequential element (irq_lines_sync0_reg[11]) is unused and will be removed from module scr1_ipic.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_scr1/i_tcm/imem_resp_reg[1]) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_scr1/i_tcm/dmem_resp_reg[1]) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_scr1/i_imem_ahb/req_fifo_r_reg[haddr][1]) is unused and will be removed from module arty_scr1_top.
Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:02:54 . Memory (MB): peak = 1693.063 ; gain = 810.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|scr1_dp_memory: | ram_block_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 4,4,4,4         | 
+----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|scr1_pipe_ialu | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|scr1_pipe_ialu | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|scr1_pipe_ialu | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|scr1_pipe_ialu | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_scr1i_102/i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1i_102/i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1i_102/i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1i_102/i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1i_102/i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1i_102/i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1i_102/i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1i_102/i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_system/axi_bram_ctrl_0/bram_clk_a' to pin 'i_system/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_system/axi_bram_ctrl_0/bram_clk_b' to pin 'i_system/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_sys_pll/clk_wiz_0/clk_out1' to pin 'i_sys_pll/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:03:07 . Memory (MB): peak = 2017.551 ; gain = 1134.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg may be mapped as a cascade chain, because it is not timing critical.
reason is address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_0
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_1
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_2
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_3
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_scr1i_102/i_0)
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module arty_scr1_top.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module arty_scr1_top.
Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:54 ; elapsed = 00:03:59 . Memory (MB): peak = 2190.934 ; gain = 1308.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name   | RTL Object                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|arty_scr1_top | i_scr1/i_tcm/i_dp_memory/ram_block_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 4,4,4,4         | 
+--------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:10 ; elapsed = 00:04:15 . Memory (MB): peak = 2440.469 ; gain = 1557.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop i_scr1/i_core_top/i_tapc_synchronizer/sys_rst_ctrl_core_reg is being inverted and renamed to i_scr1/i_core_top/i_tapc_synchronizer/sys_rst_ctrl_core_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:11 ; elapsed = 00:04:16 . Memory (MB): peak = 2440.469 ; gain = 1557.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:11 ; elapsed = 00:04:16 . Memory (MB): peak = 2440.469 ; gain = 1557.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:12 ; elapsed = 00:04:17 . Memory (MB): peak = 2440.469 ; gain = 1557.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:12 ; elapsed = 00:04:18 . Memory (MB): peak = 2440.469 ; gain = 1557.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:12 ; elapsed = 00:04:18 . Memory (MB): peak = 2440.469 ; gain = 1557.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:12 ; elapsed = 00:04:18 . Memory (MB): peak = 2440.469 ; gain = 1557.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|arty_scr1_top | i_scr1/i_core_top/i_tapc_synchronizer/sys_rst_ctrl_core_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |sys_pll_clk_wiz_0_0           |         1|
|2     |system_xbar_0                 |         1|
|3     |system_auto_pc_0              |         1|
|4     |system_auto_pc_1              |         1|
|5     |system_auto_pc_2              |         1|
|6     |system_ahblite_axi_bridge_0_0 |         1|
|7     |system_ahblite_axi_bridge_1_0 |         1|
|8     |system_axi_bram_ctrl_0_0      |         1|
|9     |system_axi_gpio_0_0           |         1|
|10    |system_axi_gpio_1_0           |         1|
|11    |system_axi_gpio_2_0           |         1|
|12    |system_axi_gpio_3_0           |         1|
|13    |system_axi_uart16550_0_0      |         1|
|14    |system_blk_mem_gen_0_0        |         1|
|15    |system_jtag_axi_0_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |sys_pll_clk_wiz_0_0           |     1|
|2     |system_ahblite_axi_bridge_0_0 |     1|
|3     |system_ahblite_axi_bridge_1_0 |     1|
|4     |system_auto_pc_0              |     1|
|5     |system_auto_pc_1              |     1|
|6     |system_auto_pc_2              |     1|
|7     |system_axi_bram_ctrl_0_0      |     1|
|8     |system_axi_gpio_0_0           |     1|
|9     |system_axi_gpio_1_0           |     1|
|10    |system_axi_gpio_2_0           |     1|
|11    |system_axi_gpio_3_0           |     1|
|12    |system_axi_uart16550_0_0      |     1|
|13    |system_blk_mem_gen_0_0        |     1|
|14    |system_jtag_axi_0_0           |     1|
|15    |system_xbar_0                 |     1|
|16    |BUFG                          |     1|
|17    |CARRY8                        |    58|
|18    |DSP_ALU                       |     4|
|19    |DSP_A_B_DATA                  |     4|
|20    |DSP_C_DATA                    |     4|
|21    |DSP_MULTIPLIER                |     4|
|22    |DSP_M_DATA                    |     4|
|23    |DSP_OUTPUT                    |     4|
|24    |DSP_PREADD                    |     4|
|25    |DSP_PREADD_DATA               |     4|
|26    |LUT1                          |    32|
|27    |LUT2                          |   501|
|28    |LUT3                          |   639|
|29    |LUT4                          |   661|
|30    |LUT5                          |   923|
|31    |LUT6                          |  2816|
|32    |MUXF7                         |    88|
|33    |MUXF8                         |    10|
|34    |RAMB36E2_3                    |     4|
|35    |RAMB36E2_4                    |     8|
|36    |RAMB36E2_5                    |     4|
|37    |SRL16E                        |     1|
|38    |FDCE                          |  2116|
|39    |FDPE                          |    80|
|40    |FDRE                          |   238|
|41    |IBUF                          |     7|
|42    |OBUF                          |     1|
|43    |OBUFT                         |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------+------------------------------------+------+
|      |Instance                                                                   |Module                              |Cells |
+------+---------------------------------------------------------------------------+------------------------------------+------+
|1     |top                                                                        |                                    | 10472|
|2     |  i_sys_pll                                                                |sys_pll                             |     2|
|3     |  i_system                                                                 |system                              |  2249|
|4     |    axi_interconnect_0                                                     |system_axi_interconnect_0_0         |  1266|
|5     |      s00_couplers                                                         |s00_couplers_imp_Y9JEWS             |   161|
|6     |      s01_couplers                                                         |s01_couplers_imp_1N4HKML            |   161|
|7     |      s02_couplers                                                         |s02_couplers_imp_1Y5U2QN            |   155|
|8     |  i_scr1                                                                   |scr1_top_ahb                        |  8208|
|9     |    i_core_top                                                             |scr1_core_top                       |  7468|
|10    |      i_dbgc                                                               |scr1_dbgc                           |   478|
|11    |        i_dap_data_shift_reg                                               |scr1_tapc_shift_reg__parameterized3 |    88|
|12    |        i_dap_head_shift_reg                                               |scr1_tapc_shift_reg__parameterized2 |    69|
|13    |      i_pipe_top                                                           |scr1_pipe_top                       |  6647|
|14    |        i_pipe_brkm                                                        |scr1_pipe_brkm                      |   397|
|15    |          \gen_matcher_array[0].gen_marray_watch_exec.i_brkm_matcher_exec  |scr1_brkm_matcher                   |     2|
|16    |          \gen_matcher_array[0].gen_marray_watch_ldst.i_brkm_matcher_ldst  |scr1_brkm_matcher_2                 |     7|
|17    |          \gen_matcher_array[1].gen_marray_watch_exec.i_brkm_matcher_exec  |scr1_brkm_matcher_3                 |     2|
|18    |          \gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst  |scr1_brkm_matcher_4                 |     9|
|19    |        i_pipe_csr                                                         |scr1_pipe_csr                       |   382|
|20    |        i_pipe_dbga                                                        |scr1_pipe_dbga                      |    35|
|21    |        i_pipe_exu                                                         |scr1_pipe_exu                       |   822|
|22    |          i_ialu                                                           |scr1_pipe_ialu                      |   685|
|23    |            mul_res0                                                       |\i_ialu/mul_res0_funnel             |     8|
|24    |            mul_res0__0                                                    |\i_ialu/mul_res0_funnel__1          |     8|
|25    |            mul_res0__1                                                    |\i_ialu/mul_res0_funnel__2          |     8|
|26    |            mul_res0__2                                                    |\i_ialu/mul_res0_funnel__3          |     8|
|27    |          i_lsu                                                            |scr1_pipe_lsu                       |    39|
|28    |        i_pipe_ifu                                                         |scr1_pipe_ifu                       |  2949|
|29    |        i_pipe_ipic                                                        |scr1_ipic                           |   405|
|30    |        i_pipe_mprf                                                        |scr1_pipe_mprf                      |  1657|
|31    |      i_sync_rstn_core_rstn                                                |scr1_sync_rstn                      |    18|
|32    |      i_sync_rstn_sts_rstn                                                 |scr1_sync_rstn_0                    |     5|
|33    |      i_tapc                                                               |scr1_tapc                           |   227|
|34    |        i_bypass_reg                                                       |scr1_tapc_shift_reg                 |     8|
|35    |        i_tap_dr_bld_id_reg                                                |scr1_tapc_shift_reg__parameterized1 |    67|
|36    |        i_tap_dr_mtap_switch_reg                                           |scr1_tapc_data_reg                  |     9|
|37    |        i_tap_dr_sys_ctrl_reg                                              |scr1_tapc_data_reg_1                |     6|
|38    |        i_tap_idcode_reg                                                   |scr1_tapc_shift_reg__parameterized0 |    67|
|39    |      i_tapc_synchronizer                                                  |scr1_tapc_synchronizer              |    90|
|40    |    i_dmem_ahb                                                             |scr1_dmem_ahb                       |   185|
|41    |    i_dmem_router                                                          |scr1_dmem_router                    |    50|
|42    |    i_imem_ahb                                                             |scr1_imem_ahb                       |    57|
|43    |    i_imem_router                                                          |scr1_imem_router                    |     6|
|44    |    i_tcm                                                                  |scr1_tcm                            |   156|
|45    |      i_dp_memory                                                          |scr1_dp_memory                      |   150|
|46    |    i_timer                                                                |scr1_timer                          |   286|
+------+---------------------------------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:12 ; elapsed = 00:04:18 . Memory (MB): peak = 2440.469 ; gain = 1557.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 180 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:53 ; elapsed = 00:04:02 . Memory (MB): peak = 2440.469 ; gain = 772.402
Synthesis Optimization Complete : Time (s): cpu = 00:04:12 ; elapsed = 00:04:18 . Memory (MB): peak = 2440.469 ; gain = 1557.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
424 Infos, 199 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:19 ; elapsed = 00:04:25 . Memory (MB): peak = 2461.902 ; gain = 1579.137
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/synth_1/arty_scr1_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arty_scr1_top_utilization_synth.rpt -pb arty_scr1_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2461.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 15 15:57:06 2018...
