Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jul 12 17:54:12 2021
| Host         : t3pers21.physics.lsa.umich.edu running 64-bit unknown
| Command      : report_control_sets -verbose -file top_wrap_control_sets_placed.rpt
| Design       : top_wrap
| Device       : xc7k325t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   699 |
|    Minimum number of control sets                        |   610 |
|    Addition due to synthesis replication                 |    89 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1814 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   699 |
| >= 0 to < 4        |   108 |
| >= 4 to < 6        |    94 |
| >= 6 to < 8        |    77 |
| >= 8 to < 10       |    31 |
| >= 10 to < 12      |    28 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |     9 |
| >= 16              |   334 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5587 |         1392 |
| No           | No                    | Yes                    |             177 |           54 |
| No           | Yes                   | No                     |            9903 |         2685 |
| Yes          | No                    | No                     |            5048 |         1580 |
| Yes          | No                    | Yes                    |             118 |           28 |
| Yes          | Yes                   | No                     |            3257 |          799 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                               Clock Signal                                              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                     |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                     |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                      | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              1 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                           |                1 |              1 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[0]                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                           |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                |                1 |              1 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                   | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                       |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                           |                1 |              1 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                 | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                       |                1 |              1 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                 | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                       |                1 |              1 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                      | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                     |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                           |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                           |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                     |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                           |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                     |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                           |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                     |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                           |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                     |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                     |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[0]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              1 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable                                                                                                     |                1 |              1 |
|  top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                   |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                     |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                         |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[1]                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                              |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                   |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                         |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                     |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[0]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                     |                1 |              1 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                  | ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                      |                1 |              1 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                | ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                      |                1 |              1 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                | ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                      |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[0]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__72_0                                                                     |                1 |              1 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in__0                                                                                  |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[2]                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[0]                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                   |                1 |              2 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/vio_fake_data_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                          |                1 |              2 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                  |                1 |              2 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[2]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              2 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                      |                1 |              2 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[1]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__72_0                                                                     |                1 |              2 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                      | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              2 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en                                                                                                                 | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_1                                                                              |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__50_0[0]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                               |                1 |              3 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[0]                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[2]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                     |                1 |              3 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                    | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                3 |              3 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int12_out                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                      |                1 |              3 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                               |                1 |              3 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[0]                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                         |                1 |              3 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__9_0                                                                                       | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                2 |              3 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[0]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                2 |              3 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              3 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                                                                                    |                1 |              3 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_RX_Filter_inst/packet_cnter[3]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                       |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                       |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                       |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                            |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Read_int_i_3                                                                                                                                                   |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Read_int_i_3_0                                                                                                                                                 |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                      |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                       |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                       |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[5]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                         |                1 |              4 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/axi_lite_controller/s_axi_awaddr[10]_i_2_n_0                                                                                                                                                                                               | ethernet_inst/axi_lite_controller/s_axi_awaddr[10]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                          |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                          |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                          |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                          |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                          |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                          |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                          |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                          |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                         |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                      |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                      |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                          |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                       |                1 |              4 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                         |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                      |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                               |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                      |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                      |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                       |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                           |                1 |              4 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/axi_lite_controller/FSM_onehot_mdio_access_sm[3]_i_2_n_0                                                                                                                                                                                   | ethernet_inst/axi_lite_controller/FSM_onehot_mdio_access_sm[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_2_n_0                                                                                                                                                                           | ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                       |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[3]                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[1]                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[8]                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0                                                                                                               | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                2 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[7]                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[9]                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[6]                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[5]                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[4]                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[1]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                2 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[2]                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[1]                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                                       | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                2 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__11_0                                                                                      | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__27_0                                                                                      | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                     |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[1]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__10_0[0]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[7]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                         |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable                                                                                                                                                                    | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SR[0]                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                |                2 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                       | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                           | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                            |                2 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                        | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                         |                1 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/vio_inst/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                         |                3 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[6]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[4]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                         |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[3]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                         |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[2]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                         |                2 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[1]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                         |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[3]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              4 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[2]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                1 |              4 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/axi_lite_controller/mdio_op[1]_i_1_n_0                                                                                                                                                                                                     | ethernet_inst/example_resets/SR[0]                                                                                                                                                                                                      |                1 |              5 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                   |                1 |              5 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/axi_lite_controller/FSM_sequential_axi_state[4]_i_2_n_0                                                                                                                                                                                    | ethernet_inst/example_resets/SR[0]                                                                                                                                                                                                      |                3 |              5 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/example_resets/SR[0]                                                                                                                                                                                                      |                3 |              5 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/axi_lite_controller/s_axi_araddr[10]_i_2_n_0                                                                                                                                                                                               | ethernet_inst/axi_lite_controller/s_axi_araddr__0[10]                                                                                                                                                                                   |                1 |              5 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/example_resets/phy_resetn                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              5 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT3                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/example_resets/reset_sync4                                                                                                                                                                                                |                1 |              5 |
|  ethernet_inst/example_clocks/clkin1_bufg                                                               |                                                                                                                                                                                                                                                          | ethernet_inst/example_clocks/dcm_locked_edge                                                                                                                                                                                            |                1 |              5 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | ethernet_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                   |                1 |              5 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                         |                1 |              5 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                                 |                1 |              5 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ethernet_inst/example_resets/dcm_sync/data_out                                                                                                                                                                                                           | ethernet_inst/trimac_fifo_block/trimac_sup_block/reset_in                                                                                                                                                                               |                1 |              5 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/DECODER_INST/Read_int_i_3                                                                                                                                                                                        |                2 |              5 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/vio_inst/inst/DECODER_INST/E[0]                                                                                                                                                                                                                 | top_inst/vio_inst/inst/PROBE_IN_WIDTH_INST/addr_count[4]_i_1__0_n_0                                                                                                                                                                     |                2 |              5 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/vio_fake_data_inst/inst/DECODER_INST/G_PROBE_OUT[2].wr_probe_out[2]_i_5                                                                                                                                             |                1 |              5 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_OUT_WIDTH_INST/addr_count[2]                                                                                                                                                                               |                2 |              5 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                         |                1 |              5 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              5 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk |                                                                                                                                                                                                                                                          | ethernet_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                   |                1 |              5 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[3].tck_s_i_pl_cnt_reg[3]0                                                                                                                                                              |                2 |              6 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[13].tms_s_i_pl_cnt_reg[13]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[10].tms_s_i_pl_cnt_reg[10]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[0].tms_s_i_pl_cnt_reg[0]0                                                                                                                                                              |                2 |              6 |
|  top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/clear                                                                                                                                                                                                      |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[9].tck_s_i_pl_cnt_reg[9]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[8].tck_s_i_pl_cnt_reg[8]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[7].tck_s_i_pl_cnt_reg[7]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[6].tck_s_i_pl_cnt_reg[6]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[5].tck_s_i_pl_cnt_reg[5]0                                                                                                                                                              |                2 |              6 |
|  top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/clkdiv_cnt2[5]_i_1_n_0                                                                                                                                                                                                         |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[2].tck_s_i_pl_cnt_reg[2]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[1].tck_s_i_pl_cnt_reg[1]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[17].tck_s_i_pl_cnt_reg[17]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[16].tck_s_i_pl_cnt_reg[16]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[15].tck_s_i_pl_cnt_reg[15]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[14].tck_s_i_pl_cnt_reg[14]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[13].tck_s_i_pl_cnt_reg[13]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[12].tck_s_i_pl_cnt_reg[12]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[11].tck_s_i_pl_cnt_reg[11]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[10].tck_s_i_pl_cnt_reg[10]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[0].tck_s_i_pl_cnt_reg[0]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_cnt0                                                                                                                                                                                                  |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              6 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                2 |              6 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              6 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[2][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              6 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].wr_probe_out_reg                                                                                                                                                                                | top_inst/vio_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                1 |              6 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/clkdiv_cnt1[5]_i_1_n_0                                                                                                                                                                                                         |                2 |              6 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/posi_cnt_80mhz[5]_i_1_n_0                                                                                                                                                                                  |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[9].tms_s_i_pl_cnt_reg[9]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[8].tms_s_i_pl_cnt_reg[8]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[7].tms_s_i_pl_cnt_reg[7]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[6].tms_s_i_pl_cnt_reg[6]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[5].tms_s_i_pl_cnt_reg[5]0                                                                                                                                                              |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[4].tms_s_i_pl_cnt_reg[4]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[3].tms_s_i_pl_cnt_reg[3]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[2].tms_s_i_pl_cnt_reg[2]0                                                                                                                                                              |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[1].tms_s_i_pl_cnt_reg[1]0                                                                                                                                                              |                2 |              6 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                | top_inst/vio_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                2 |              6 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                              |                3 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[17].tms_s_i_pl_cnt_reg[17]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[16].tms_s_i_pl_cnt_reg[16]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[15].tms_s_i_pl_cnt_reg[15]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[14].tms_s_i_pl_cnt_reg[14]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[12].tms_s_i_pl_cnt_reg[12]0                                                                                                                                                            |                2 |              6 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[11].tms_s_i_pl_cnt_reg[11]0                                                                                                                                                            |                2 |              6 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr0                                                                                                                                                                                     | ethernet_inst/trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                              |                1 |              6 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                 |                2 |              6 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                      |                1 |              6 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/SR[0]                                                                                                   |                2 |              6 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/axi_lite_controller/addr[10]_i_1_n_0                                                                                                                                                                                                       | ethernet_inst/example_resets/SR[0]                                                                                                                                                                                                      |                1 |              6 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx/data_count                                                                                                                              | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                                                                                    |                2 |              6 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                             |                2 |              6 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ethernet_inst/example_resets/phy_reset_count[5]_i_1_n_0                                                                                                                                                                                                  | ethernet_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                   |                2 |              6 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                        |                2 |              7 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                 | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                               |                2 |              7 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                              | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                               |                2 |              7 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                 |                3 |              7 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                              |                2 |              7 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[6]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              7 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_2[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              7 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                             | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                           |                2 |              7 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[8][0]                                                                                                           | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                            |                2 |              7 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                    |                4 |              7 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                             |                2 |              7 |
|  ethernet_inst/example_clocks/clkin1_bufg                                                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              7 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                           | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                            |                2 |              7 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                              | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                            |                2 |              7 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/tdata[7]_i_1_n_0                                                                                                                                                                    | Control_Center_inst/global_rst                                                                                                                                                                                                          |                2 |              7 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                           |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int[7]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_RX_Filter_inst/received_dst_MAC[7]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | Control_Center_inst/ETH_CMD_reg[7]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | Control_Center_inst/ETH_CMD_reg[15]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                               | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | Sendback_Center_inst/FSM_sequential_STATE_reg[0][0]                                                                                                                                                                                                      | Control_Center_inst/global_rst                                                                                                                                                                                                          |                1 |              8 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                           | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                                                                                    |                2 |              8 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                                 | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                   |                2 |              8 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                   |                2 |              8 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_TX_Packing_inst/data_length_r[7]_i_1_n_0                                                                                                                                                                                                             | Control_Center_inst/global_rst                                                                                                                                                                                                          |                3 |              8 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_RX_Filter_inst/user_rx_fifo_wr_en                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              8 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/tdata[7]_i_2_n_0                                                                                                                                                                                    | Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/tdata[7]_i_1_n_0                                                                                                                                                                   |                2 |              8 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | Control_Center_inst/ETH_DATA_reg[7]_i_2_n_0                                                                                                                                                                                                              | Control_Center_inst/ETH_DATA_reg[7]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/E[0]                                                                                                                                | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg                                                                                                       |                2 |              8 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                       | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                   |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                     |                5 |              9 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/axi_lite_controller/mdio_wr_data[26]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              9 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                       | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                      |                2 |              9 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[1]__0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              9 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                         |                2 |              9 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_count.wr_frames[8]_i_1_n_0                                                                                                                                                               | ethernet_inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                                                        |                3 |              9 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames[8]_i_1_n_0                                                                                                                                                                            | ethernet_inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                                                        |                3 |              9 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | Sendback_Center_inst/fifo_ETH_TX_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               | Sendback_Center_inst/fifo_ETH_TX_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                 |                3 |              9 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                      | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                             | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                   |                2 |             10 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                             | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                         |                3 |             10 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             10 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             10 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                            | ila_eth_rx_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |                3 |             10 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ila_eth_rx_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             10 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | Control_Center_inst/packet_cnter                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             10 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |                2 |             10 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                            | ila_eth_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                        |                2 |             10 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                            |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | Sendback_Center_inst/fifo_ETH_TX_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                        |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             10 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable                                                                                                                                                                    | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_reset_reg                                                                                                             |                3 |             10 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ethernet_inst/example_resets/dcm_sync/data_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             10 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             10 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[0]__0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/addr_p1[3]                                                                                                                                                                                    |                3 |             10 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                          |                3 |             11 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[3]                                                                                                                                                                                                | top_inst/vio_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                2 |             11 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                     | ila_eth_rx_inst/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_0                                                                                                                                                         |                2 |             11 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                    |                4 |             11 |
|  top_inst/clk_gen_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             11 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable_int_reg_1[0]                                                                                                              | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SR[0]                                                                                                              |                3 |             11 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  |                                                                                                                                                                                                                                                          | Sendback_Center_inst/fifo_ETH_TX_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                 |                3 |             11 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/E[0]                                                                                                                              | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                            |                2 |             12 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/axi_lite_controller/mdio_wr_data[26]_i_1_n_0                                                                                                                                                                                               | ethernet_inst/axi_lite_controller/mdio_wr_data[31]_i_1_n_0                                                                                                                                                                              |                3 |             12 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                |                5 |             12 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                     | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                          |                4 |             12 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                        |               10 |             12 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr[0]_i_1__0_n_0                                                                                                                                                                           | ethernet_inst/trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                              |                3 |             12 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_load                                                                                                                                                                              | ethernet_inst/trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                              |                2 |             12 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                    |                9 |             12 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr[0]_i_1_n_0                                                                                                                                                                              | ethernet_inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                                                        |                3 |             12 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                                                                                              | ethernet_inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                                                        |                3 |             12 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_load                                                                                                                                                                              | ethernet_inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                                                        |                4 |             12 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_en                                                                                                                                                                                     | ethernet_inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                                                        |                2 |             12 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                 |                6 |             12 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                 |                4 |             12 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_en                                                                                                                                                                                     | ethernet_inst/trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                              |                2 |             12 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/axi_lite_controller/axi_wr_data[31]_i_1_n_0                                                                                                                                                                                                | ethernet_inst/example_resets/SR[0]                                                                                                                                                                                                      |                3 |             13 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  |                                                                                                                                                                                                                                                          | Control_Center_inst/global_rst                                                                                                                                                                                                          |                8 |             14 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT3                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                                  |                3 |             14 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                        | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                           |                5 |             14 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                         |                5 |             15 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                7 |             15 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                             | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg                                                                                                       |                4 |             15 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                7 |             15 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/vio_fake_data_inst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[15]_i_1_n_0                                                                                                                                            |                5 |             15 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                        | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_0                                                                                                                          |                4 |             15 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/DATA_cnter[15]_i_1_n_0                                                                                                                                                              | Control_Center_inst/global_rst                                                                                                                                                                                                          |                3 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | Control_Center_inst/global_rst                                                                                                                                                                                                          |               11 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                    |                8 |             16 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/gen_mdio.ma_miim_ready_d1_int_reg[0]                                                                         | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                            |                5 |             16 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ethernet_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/DATA_cnter[15]_i_1_n_0                                                                                                                                                                              | Control_Center_inst/ETH_TX_Submodule_Sending_CC_inst/tdata[7]_i_1_n_0                                                                                                                                                                   |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | Sendback_Center_inst/FSM_sequential_STATE_reg[0]_0[0]                                                                                                                                                                                                    | Control_Center_inst/global_rst                                                                                                                                                                                                          |                4 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                |                7 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                 |                8 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/vio_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                | top_inst/vio_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                3 |             16 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__71_1[0]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                3 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/vio_fake_data_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                 | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/GOOD_FRAME_INT_reg[0]                                                                                                       | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                   |                4 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/vio_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].wr_probe_out_reg                                                                                                                                                                                | top_inst/vio_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].wr_probe_out_reg                                                                                                                                                                                | top_inst/vio_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                6 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                                                | top_inst/vio_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                4 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                      | ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                     |                3 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/vio_fake_data_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                           | fake_data_sent_inst/vio_fake_data_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                          |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[3]_0[0]                                                                                                         | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                            |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/vio_fake_data_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                           | fake_data_sent_inst/vio_fake_data_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                          |                5 |             16 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg                                                                                                 | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                            |                3 |             16 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_0                                                                                               | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                            |                3 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                              |                6 |             17 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/axi_lite_controller/axi_rd_data[16]_i_2_n_0                                                                                                                                                                                                | ethernet_inst/axi_lite_controller/axi_rd_data[16]_i_1_n_0                                                                                                                                                                               |                4 |             17 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                 | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                          |                3 |             17 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/SR[0]                                                                                                            |                6 |             17 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_2__1_n_0                                                                                                        | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_1__1_n_0                                                                                       |                3 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/vio_fake_data_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                 | fake_data_sent_inst/vio_fake_data_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                          |                3 |             18 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | Control_Center_inst/sent_once_config_reg[0]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             18 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | Control_Center_inst/global_rst_config_reg[0]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             19 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__68_1[0]                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |                6 |             19 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                    |                5 |             20 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                              |                5 |             20 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/trig_cnt[0]_i_1_n_0                                                                                                                                                                                                            |                5 |             20 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | Sendback_Center_inst/fifo_ETH_TX_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                              | Sendback_Center_inst/fifo_ETH_TX_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                 |                5 |             20 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/axi_lite_controller/p_17_in                                                                                                                                                                                                                | ethernet_inst/axi_lite_controller/s_axi_wdata[31]_i_1_n_0                                                                                                                                                                               |                4 |             21 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg_0                                                                                                                      | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                   |                6 |             22 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0                                                                                                   | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                            |                6 |             22 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk | ethernet_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                                                                                               | ethernet_inst/trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                              |                7 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst/prbs_chk_ch2/err_total[23]_i_1__21_n_0                                                                                                                                            |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_1jtagm_3jtags_tms_inst/prbs_chk_ch1/err_total[23]_i_1__0_n_0                                                                                                                                      |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_3tms1tck_inst/prbs_chk_ch3/err_total[23]_i_1__18_n_0                                                                                                                                        |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_3tms1tck_inst/prbs_chk_ch2/err_total[23]_i_1__17_n_0                                                                                                                                        |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_3tms1tck_inst/prbs_chk_ch1/err_total[23]_i_1__16_n_0                                                                                                                                        |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_3tms1tck_inst/prbs_chk_ch0/err_total[23]_i_1__15_n_0                                                                                                                                        |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_1tck3ttc_inst3/prbs_chk_ch0/err_total[23]_i_1__35_n_0                                                                                                                                       |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_4jtags_tms_inst2/prbs_chk_ch3/err_total[23]_i_1__14_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_4jtags_tms_inst2/prbs_chk_ch2/err_total[23]_i_1__13_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_4jtags_tms_inst/prbs_chk_ch0/err_total[23]_i_1__3_n_0                                                                                                                                             |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_1jtagm_3jtags_tms_inst/prbs_chk_ch3/err_total[23]_i_1__2_n_0                                                                                                                                      |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_1jtagm_3jtags_tms_inst/prbs_chk_ch2/err_total[23]_i_1__1_n_0                                                                                                                                      |                6 |             24 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_3ttc_inst3/prbs_chk_ch2/err_total[23]_i_1__41_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_1jtagm_3jtags_tms_inst/prbs_chk_ch0/err_total[23]_i_1_n_0                                                                                                                                         |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_4jtags_tms_inst2/prbs_chk_ch1/err_total[23]_i_1__12_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_4jtags_tms_inst2/prbs_chk_ch0/err_total[23]_i_1__11_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_4jtags_tms_inst1/prbs_chk_ch3/err_total[23]_i_1__10_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_4jtags_tms_inst1/prbs_chk_ch2/err_total[23]_i_1__9_n_0                                                                                                                                            |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_4jtags_tms_inst1/prbs_chk_ch1/err_total[23]_i_1__8_n_0                                                                                                                                            |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_4jtags_tms_inst1/prbs_chk_ch0/err_total[23]_i_1__7_n_0                                                                                                                                            |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_4jtags_tms_inst/prbs_chk_ch3/err_total[23]_i_1__6_n_0                                                                                                                                             |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_4jtags_tms_inst/prbs_chk_ch2/err_total[23]_i_1__5_n_0                                                                                                                                             |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_4jtags_tms_inst/prbs_chk_ch1/err_total[23]_i_1__4_n_0                                                                                                                                             |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst3/prbs_chk_ch0/err_total[23]_i_1__31_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst/prbs_chk_ch1/err_total[23]_i_1__20_n_0                                                                                                                                            |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst/prbs_chk_ch3/err_total[23]_i_1__22_n_0                                                                                                                                            |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst1/prbs_chk_ch0/err_total[23]_i_1__23_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst1/prbs_chk_ch1/err_total[23]_i_1__24_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst1/prbs_chk_ch2/err_total[23]_i_1__25_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst1/prbs_chk_ch3/err_total[23]_i_1__26_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst2/prbs_chk_ch0/err_total[23]_i_1__27_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst2/prbs_chk_ch1/err_total[23]_i_1__28_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst2/prbs_chk_ch2/err_total[23]_i_1__29_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst2/prbs_chk_ch3/err_total[23]_i_1__30_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst3/prbs_chk_ch1/err_total[23]_i_1__32_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst3/prbs_chk_ch2/err_total[23]_i_1__33_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst3/prbs_chk_ch3/err_total[23]_i_1__34_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_4tck_inst/prbs_chk_ch0/err_total[23]_i_1__19_n_0                                                                                                                                            |                6 |             24 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_1tck3ttc_inst3/prbs_chk_ch1/err_total[23]_i_1__36_n_0                                                                                                                                       |                6 |             24 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_1tck3ttc_inst3/prbs_chk_ch2/err_total[23]_i_1__37_n_0                                                                                                                                       |                6 |             24 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_1tck3ttc_inst3/prbs_chk_ch3/err_total[23]_i_1__38_n_0                                                                                                                                       |                6 |             24 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_3ttc_inst3/prbs_chk_ch0/err_total[23]_i_1__39_n_0                                                                                                                                           |                6 |             24 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/prbs_chk_jtags_3ttc_inst3/prbs_chk_ch1/err_total[23]_i_1__40_n_0                                                                                                                                           |                6 |             24 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_TX_Packing_inst/data_length_r[15]_i_1_n_0                                                                                                                                                                                                            | Control_Center_inst/global_rst                                                                                                                                                                                                          |                6 |             24 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                         |                7 |             29 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/vio_inst/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                            | top_inst/vio_inst/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                                    |                8 |             30 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | Sendback_Center_inst/fifo_ETH_TX_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                       | Sendback_Center_inst/fifo_ETH_TX_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                        |                9 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_1_n_0                                                                                              | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                            |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                                                                                                | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SFD_FLAG_reg                                                                                                       |               10 |             32 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             33 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             34 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             34 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  |                                                                                                                                                                                                                                                          | ila_eth_rx_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |               10 |             36 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                                                        |               16 |             39 |
| ~top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[4].elink_TTCin_pl_cnt_reg[4]0                                                                                                                                                            |               10 |             40 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_RX_Filter_inst/received_dst_MAC[47]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             40 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                   |               13 |             40 |
| ~top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[0].elink_TTCin_pl_cnt_reg[0]0                                                                                                                                                            |               10 |             40 |
| ~top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[1].elink_TTCin_pl_cnt_reg[1]0                                                                                                                                                            |               10 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[6].tms_s_i_pl_cnt_reg[6]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             40 |
| ~top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[2].elink_TTCin_pl_cnt_reg[2]0                                                                                                                                                            |               10 |             40 |
| ~top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_cnt_reg[3]0                                                                                                                                                            |               10 |             40 |
| ~top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[3].elink_TTCin_pl_cnt_reg[3]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             40 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/rst_logic                                                                                                                                                                                                                      |                6 |             40 |
| ~top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[5].elink_TTCin_pl_cnt_reg[5]0                                                                                                                                                            |               10 |             40 |
| ~top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[0].elink_TTCin_pl_cnt_reg[0]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             40 |
| ~top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[1].elink_TTCin_pl_cnt_reg[1]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             40 |
| ~top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[2].elink_TTCin_pl_cnt_reg[2]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             40 |
| ~top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[5].elink_TTCin_pl_cnt_reg[5]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             40 |
| ~top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/mezz_jtag_emul_inst/sipo_ttc_gen_load[4].elink_TTCin_pl_cnt_reg[4]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[10].tms_s_i_pl_cnt_reg[10]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[15].tck_s_i_pl_cnt_reg[15]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[16].tck_s_i_pl_cnt_reg[16]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[17].tck_s_i_pl_cnt_reg[17]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[1].tck_s_i_pl_cnt_reg[1]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[7].tck_s_i_pl_cnt_reg[7]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[8].tck_s_i_pl_cnt_reg[8]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[9].tck_s_i_pl_cnt_reg[9]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[2].tms_s_i_pl_cnt_reg[2]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[0].tms_s_i_pl_cnt_reg[0]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[1].tms_s_i_pl_cnt_reg[1]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[7].tms_s_i_pl_cnt_reg[7]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[11].tms_s_i_pl_cnt_reg[11]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[12].tms_s_i_pl_cnt_reg[12]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[2].tck_s_i_pl_cnt_reg[2]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[13].tms_s_i_pl_cnt_reg[13]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[14].tms_s_i_pl_cnt_reg[14]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[3].tck_s_i_pl_cnt_reg[3]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[15].tms_s_i_pl_cnt_reg[15]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[5].tck_s_i_pl_cnt_reg[5]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[16].tms_s_i_pl_cnt_reg[16]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[17].tms_s_i_pl_cnt_reg[17]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[8].tms_s_i_pl_cnt_reg[8]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[4].tms_s_i_pl_cnt_reg[4]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[3].tms_s_i_pl_cnt_reg[3]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_cnt0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[14].tck_s_i_pl_cnt_reg[14]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[0].tck_s_i_pl_cnt_reg[0]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[5].tms_s_i_pl_cnt_reg[5]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[6].tck_s_i_pl_cnt_reg[6]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tms40_gen_load[9].tms_s_i_pl_cnt_reg[9]0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[10].tck_s_i_pl_cnt_reg[10]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[11].tck_s_i_pl_cnt_reg[11]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[12].tck_s_i_pl_cnt_reg[12]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             40 |
| ~top_inst/clk_40mhz                                                                                     | top_inst/mezz_jtag_emul_inst/sipo_tck40_gen_load[13].tck_s_i_pl_cnt_reg[13]0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             40 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  |                                                                                                                                                                                                                                                          | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |               18 |             46 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                      | ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                     |               10 |             48 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                      | ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                     |                9 |             48 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                   |               19 |             49 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |               13 |             53 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | Control_Center_inst/Risingedge_Pulse_sent_inst/reg_sync_reg[0]_0                                                                                                                                                                                         | Control_Center_inst/Risingedge_Pulse_sent_inst/reg_sync_reg[0]_1                                                                                                                                                                        |               12 |             59 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ETH_TX_Submodule_Sending_FSM_fake_data_sent_inst/data_reg[175]_i_1_n_0                                                                                                                                                               | Control_Center_inst/global_rst                                                                                                                                                                                                          |               12 |             67 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             69 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[0]                                                                                                                                                                                                               |               12 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[15]                                                                                                                                                                                                              |               14 |             71 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable                                                                                                                                                                    | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                   |               28 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[16]                                                                                                                                                                                                              |               16 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[14]                                                                                                                                                                                                              |               13 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[4]                                                                                                                                                                                                               |               15 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tdo_m                                                                                                                                                                                                                  |               15 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_gen_tckm                                                                                                                                                                                                                   |               19 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_gen_tdim                                                                                                                                                                                                                   |               24 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_gen_tmsm                                                                                                                                                                                                                   |               23 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[0]                                                                                                                                                                                                               |               13 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[1]                                                                                                                                                                                                               |               14 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[2]                                                                                                                                                                                                               |               12 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[3]                                                                                                                                                                                                               |               16 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[13]                                                                                                                                                                                                              |               13 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[5]                                                                                                                                                                                                               |               18 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[6]                                                                                                                                                                                                               |               15 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[9]                                                                                                                                                                                                               |               14 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[7]                                                                                                                                                                                                               |               13 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[8]                                                                                                                                                                                                               |               14 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[10]                                                                                                                                                                                                              |               14 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[11]                                                                                                                                                                                                              |               12 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[12]                                                                                                                                                                                                              |               12 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tck_s[17]                                                                                                                                                                                                              |               14 |             71 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_elinkttc[5]                                                                                                                                                                                                            |               16 |             71 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_elinkttc[4]                                                                                                                                                                                                            |               15 |             71 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_elinkttc[3]                                                                                                                                                                                                            |               12 |             71 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_elinkttc[2]                                                                                                                                                                                                            |               14 |             71 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_elinkttc[1]                                                                                                                                                                                                            |               12 |             71 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_elinkttc[0]                                                                                                                                                                                                            |               14 |             71 |
|  top_inst/clk_2mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_gen_ttco                                                                                                                                                                                                                   |               20 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[17]                                                                                                                                                                                                              |               13 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[16]                                                                                                                                                                                                              |               14 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[15]                                                                                                                                                                                                              |               13 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[14]                                                                                                                                                                                                              |               12 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[13]                                                                                                                                                                                                              |               13 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[12]                                                                                                                                                                                                              |               13 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[11]                                                                                                                                                                                                              |               12 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[8]                                                                                                                                                                                                               |               12 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[1]                                                                                                                                                                                                               |               13 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[2]                                                                                                                                                                                                               |               13 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[3]                                                                                                                                                                                                               |               13 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[4]                                                                                                                                                                                                               |               14 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[5]                                                                                                                                                                                                               |               15 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[6]                                                                                                                                                                                                               |               13 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[10]                                                                                                                                                                                                              |               12 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[9]                                                                                                                                                                                                               |               12 |             71 |
|  top_inst/clk_1mhz                                                                                      |                                                                                                                                                                                                                                                          | top_inst/rst_chk_tms_s[7]                                                                                                                                                                                                               |               12 |             71 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             73 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             73 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT2                                                  |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                            |               24 |             76 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/vio_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                      | top_inst/vio_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |               24 |             82 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | Control_Center_inst/rst_chk_tms_s_config_reg                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             82 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | Control_Center_inst/ETH_DATA_reg[95]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             88 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/gmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             93 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                            | ETH_TX_Packing_inst/vio_ETH_TX_PRELOAD_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                     |               18 |             96 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | Control_Center_inst/DST_MAC_ADDR_config_reg[47]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               20 |             96 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ila_eth_rx_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               25 |            103 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | fake_data_sent_inst/ila_fake_data_monitor_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               27 |            103 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | ETH_TX_Packing_inst/ila_ETH_TX_PACKING_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |               25 |            103 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk |                                                                                                                                                                                                                                                          | ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                   |               34 |            110 |
|  top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/rst_logic                                                                                                                                                                                                                      |               19 |            120 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  | ETH_TX_Packing_inst/ETH_TX_header[127]_i_1_n_0                                                                                                                                                                                                           | Control_Center_inst/global_rst                                                                                                                                                                                                          |               38 |            128 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | Control_Center_inst/Risingedge_Pulse_sent_inst/reg_sync_reg[0]_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               40 |            140 |
|  ethernet_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/tx_gmii_mii_clk |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               55 |            147 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_IN_INST/read_done_reg_rep__8_n_0                                                                                                                                                                           |               60 |            186 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_IN_INST/read_done_reg_rep__4_n_0                                                                                                                                                                           |               64 |            189 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_IN_INST/read_done_reg_rep__7_n_0                                                                                                                                                                           |               78 |            189 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_IN_INST/read_done_reg_rep_n_0                                                                                                                                                                              |               78 |            189 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_IN_INST/read_done                                                                                                                                                                                          |               77 |            189 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_IN_INST/read_done_reg_rep__0_n_0                                                                                                                                                                           |               77 |            189 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_IN_INST/read_done_reg_rep__6_n_0                                                                                                                                                                           |               69 |            189 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_IN_INST/read_done_reg_rep__5_n_0                                                                                                                                                                           |               78 |            189 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_IN_INST/read_done_reg_rep__1_n_0                                                                                                                                                                           |               56 |            189 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_IN_INST/read_done_reg_rep__2_n_0                                                                                                                                                                           |               69 |            189 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/vio_inst/inst/PROBE_IN_INST/read_done_reg_rep__3_n_0                                                                                                                                                                           |               79 |            189 |
| ~top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          | top_inst/rst_logic                                                                                                                                                                                                                      |               56 |            240 |
|  ethernet_inst/example_clocks/clock_generator/CLK_OUT1                                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              128 |            558 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | top_inst/vio_inst/inst/DECODER_INST/Hold_probe_in_reg_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |              450 |           1038 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    | Sendback_Center_inst/E[0]                                                                                                                                                                                                                                | Control_Center_inst/global_rst                                                                                                                                                                                                          |              203 |           1088 |
| ~top_inst/clk_40mhz                                                                                     |                                                                                                                                                                                                                                                          | top_inst/rst_logic                                                                                                                                                                                                                      |              350 |           1440 |
|  top_inst/clk_gen_inst/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1121 |           4712 |
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


