Analysis & Synthesis report for FFT_new
Thu May 31 20:25:29 2012
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated
 15. Source assignments for fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result
 16. Source assignments for fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result
 17. Source assignments for fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated
 18. Source assignments for fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result
 19. Source assignments for fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result
 20. Source assignments for fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated
 21. Source assignments for fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result
 22. Source assignments for fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result
 23. Source assignments for fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated
 24. Source assignments for fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result
 25. Source assignments for fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result
 26. Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated
 27. Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result
 28. Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result
 29. Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated
 30. Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result
 31. Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result
 32. Source assignments for fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_0|altsyncram_frg1:auto_generated
 33. Source assignments for fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_1|altsyncram_drg1:auto_generated
 34. Source assignments for fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_2|altsyncram_prg1:auto_generated
 35. Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_3|shift_taps_m6m:auto_generated|altsyncram_pf81:altsyncram2
 36. Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_4|shift_taps_p3m:auto_generated|altsyncram_3a81:altsyncram2
 37. Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst
 38. Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0
 39. Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst|ftrans_I:ftrans_I_inst
 40. Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1
 41. Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst
 42. Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1
 43. Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2
 44. Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst
 45. Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0
 46. Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst|ftrans_I:ftrans_I_inst
 47. Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst1
 48. Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst
 49. Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1
 50. Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2
 51. Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst
 52. Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst|BF_stgX:BF_inst0
 53. Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst|ftrans_I:ftrans_I_inst
 54. Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst|fft_stage1:BF_inst1
 55. Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst
 56. Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1
 57. Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2
 58. Parameter Settings for User Entity Instance: fft_stage1:stg1_inst
 59. Parameter Settings for User Entity Instance: Div_Op:div_inst
 60. Parameter Settings for Inferred Entity Instance: fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_0
 61. Parameter Settings for Inferred Entity Instance: fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_1
 62. Parameter Settings for Inferred Entity Instance: fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_2
 63. Parameter Settings for Inferred Entity Instance: fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_3
 64. Parameter Settings for Inferred Entity Instance: fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_4
 65. altmult_add Parameter Settings by Entity Instance
 66. altsyncram Parameter Settings by Entity Instance
 67. altshift_taps Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst"
 69. Port Connectivity Checks: "fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst"
 70. Port Connectivity Checks: "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst"
 71. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 31 20:25:29 2012    ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                      ; FFT_new                                  ;
; Top-level Entity Name              ; ifft                                     ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 2,790                                    ;
;     Total combinational functions  ; 2,145                                    ;
;     Dedicated logic registers      ; 1,411                                    ;
; Total registers                    ; 1411                                     ;
; Total pins                         ; 90                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 4,293                                    ;
; Embedded Multiplier 9-bit elements ; 24                                       ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F324C8       ;                    ;
; Top-level entity name                                                      ; ifft               ; FFT_new            ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; src/Conjugate_Op.v               ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/Conjugate_Op.v                     ;
; src/Div_Op.v                     ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/Div_Op.v                           ;
; src/ifft.v                       ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/ifft.v                             ;
; src/cmpl_mul_6clk.v              ; yes             ; User Wizard-Generated File   ; D:/FPGA designs/FFT_new/src/cmpl_mul_6clk.v                    ;
; src/BF_op.v                      ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/BF_op.v                            ;
; src/BF_stgX.v                    ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/BF_stgX.v                          ;
; src/fft_stage1.v                 ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/fft_stage1.v                       ;
; src/fft_stageX.v                 ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/fft_stageX.v                       ;
; src/ftrans_I.v                   ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/ftrans_I.v                         ;
; src/ftrans_II.v                  ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/ftrans_II.v                        ;
; src/ftrans1.v                    ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/ftrans1.v                          ;
; src/ftwiddle.v                   ; yes             ; User Verilog HDL File        ; D:/FPGA designs/FFT_new/src/ftwiddle.v                         ;
; fft_inc.h                        ; yes             ; Auto-Found Unspecified File  ; D:/FPGA designs/FFT_new/fft_inc.h                              ;
; altmult_add.tdf                  ; yes             ; Megafunction                 ; d:/altera/91/quartus/libraries/megafunctions/altmult_add.tdf   ;
; db/mult_add_n542.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/mult_add_n542.tdf                   ;
; db/ded_mult_si51.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/ded_mult_si51.tdf                   ;
; db/dffpipe_d3c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/dffpipe_d3c.tdf                     ;
; db/mult_add_m442.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/mult_add_m442.tdf                   ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf    ;
; db/altsyncram_frg1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/altsyncram_frg1.tdf                 ;
; db/altsyncram_drg1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/altsyncram_drg1.tdf                 ;
; db/altsyncram_prg1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/altsyncram_prg1.tdf                 ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; d:/altera/91/quartus/libraries/megafunctions/altshift_taps.tdf ;
; db/shift_taps_m6m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/shift_taps_m6m.tdf                  ;
; db/altsyncram_pf81.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/altsyncram_pf81.tdf                 ;
; db/cntr_rnf.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/cntr_rnf.tdf                        ;
; db/shift_taps_p3m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/shift_taps_p3m.tdf                  ;
; db/altsyncram_3a81.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/altsyncram_3a81.tdf                 ;
; db/cntr_0of.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/cntr_0of.tdf                        ;
; db/cmpr_gfc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA designs/FFT_new/db/cmpr_gfc.tdf                        ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 2,790      ;
;                                             ;            ;
; Total combinational functions               ; 2145       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 738        ;
;     -- 3 input functions                    ; 1061       ;
;     -- <=2 input functions                  ; 346        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 1136       ;
;     -- arithmetic mode                      ; 1009       ;
;                                             ;            ;
; Total registers                             ; 1411       ;
;     -- Dedicated logic registers            ; 1411       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 90         ;
; Total memory bits                           ; 4293       ;
; Embedded Multiplier 9-bit elements          ; 24         ;
; Maximum fan-out node                        ; iclk~input ;
; Maximum fan-out                             ; 1660       ;
; Total fan-out                               ; 12736      ;
; Average fan-out                             ; 3.20       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                         ; Library Name ;
+-----------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ifft                                                                             ; 2145 (0)          ; 1411 (44)    ; 4293        ; 24           ; 0       ; 12        ; 90   ; 0            ; |ifft                                                                                                                                                                                                                                                       ; work         ;
;    |conjugate_Op:conjugate_inst1|                                                 ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|conjugate_Op:conjugate_inst1                                                                                                                                                                                                                          ;              ;
;    |conjugate_Op:conjugate_inst|                                                  ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|conjugate_Op:conjugate_inst                                                                                                                                                                                                                           ;              ;
;    |fft_stage1:stg1_inst|                                                         ; 113 (77)          ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stage1:stg1_inst                                                                                                                                                                                                                                  ;              ;
;       |BF_op:bf0|                                                                 ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stage1:stg1_inst|BF_op:bf0                                                                                                                                                                                                                        ; work         ;
;    |fft_stageX:stagX[3].stgX_inst|                                                ; 502 (0)           ; 460 (0)      ; 261         ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst                                                                                                                                                                                                                         ; work         ;
;       |BF_stgX:BF_inst0|                                                          ; 232 (124)         ; 259 (259)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|BF_stgX:BF_inst0                                                                                                                                                                                                        ; work         ;
;          |BF_op:bf0|                                                              ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|BF_stgX:BF_inst0|BF_op:bf0                                                                                                                                                                                              ;              ;
;       |fft_stage1:BF_inst1|                                                       ; 118 (82)          ; 115 (115)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|fft_stage1:BF_inst1                                                                                                                                                                                                     ;              ;
;          |BF_op:bf0|                                                              ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|fft_stage1:BF_inst1|BF_op:bf0                                                                                                                                                                                           ; work         ;
;       |ftrans_I:ftrans_I_inst|                                                    ; 37 (37)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_I:ftrans_I_inst                                                                                                                                                                                                  ; work         ;
;       |ftrans_II:ftrans_II_inst|                                                  ; 115 (1)           ; 47 (7)       ; 261         ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst                                                                                                                                                                                                ; work         ;
;          |altshift_taps:oaddr_d_rtl_4|                                            ; 8 (0)             ; 3 (0)        ; 45          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_4                                                                                                                                                                    ;              ;
;             |shift_taps_p3m:auto_generated|                                       ; 8 (0)             ; 3 (0)        ; 45          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_4|shift_taps_p3m:auto_generated                                                                                                                                      ;              ;
;                |altsyncram_3a81:altsyncram2|                                      ; 0 (0)             ; 0 (0)        ; 45          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_4|shift_taps_p3m:auto_generated|altsyncram_3a81:altsyncram2                                                                                                          ;              ;
;                |cntr_0of:cntr1|                                                   ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_4|shift_taps_p3m:auto_generated|cntr_0of:cntr1                                                                                                                       ;              ;
;          |cmpl_mul_6clk:cmpl_mul_6c_inst|                                         ; 102 (0)           ; 37 (0)       ; 216         ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst                                                                                                                                                                 ; work         ;
;             |cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component| ; 102 (0)           ; 37 (0)       ; 216         ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component                                                                                             ; work         ;
;                |altmult_add:mult_add1|                                            ; 67 (0)            ; 18 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1                                                                       ; work         ;
;                   |mult_add_n542:auto_generated|                                  ; 67 (67)           ; 18 (18)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated                                          ; work         ;
;                      |ded_mult_si51:ded_mult1|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1                  ; work         ;
;                      |ded_mult_si51:ded_mult2|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2                  ; work         ;
;                |altmult_add:mult_add2|                                            ; 34 (0)            ; 18 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2                                                                       ; work         ;
;                   |mult_add_m442:auto_generated|                                  ; 34 (34)           ; 18 (18)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated                                          ; work         ;
;                      |ded_mult_si51:ded_mult1|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1                  ; work         ;
;                      |ded_mult_si51:ded_mult2|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2                  ;              ;
;                |altshift_taps:result_real0c_rtl_3|                                ; 1 (0)             ; 1 (0)        ; 216         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_3                                                           ;              ;
;                   |shift_taps_m6m:auto_generated|                                 ; 1 (0)             ; 1 (0)        ; 216         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_3|shift_taps_m6m:auto_generated                             ;              ;
;                      |altsyncram_pf81:altsyncram2|                                ; 0 (0)             ; 0 (0)        ; 216         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_3|shift_taps_m6m:auto_generated|altsyncram_pf81:altsyncram2 ;              ;
;                      |cntr_rnf:cntr1|                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_3|shift_taps_m6m:auto_generated|cntr_rnf:cntr1              ;              ;
;          |ftwiddle3:ftwiddle3_inst|                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle3:ftwiddle3_inst                                                                                                                                                                       ; work         ;
;    |fft_stageX:stagX[5].stgX_inst|                                                ; 802 (0)           ; 573 (0)      ; 576         ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst                                                                                                                                                                                                                         ;              ;
;       |BF_stgX:BF_inst0|                                                          ; 165 (57)          ; 83 (83)      ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0                                                                                                                                                                                                        ; work         ;
;          |BF_op:bf0|                                                              ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|BF_op:bf0                                                                                                                                                                                              ; work         ;
;          |altsyncram:r_rtl_0|                                                     ; 0 (0)             ; 0 (0)        ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_0                                                                                                                                                                                     ;              ;
;             |altsyncram_frg1:auto_generated|                                      ; 0 (0)             ; 0 (0)        ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_0|altsyncram_frg1:auto_generated                                                                                                                                                      ;              ;
;       |BF_stgX:BF_inst1|                                                          ; 350 (242)         ; 406 (406)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst1                                                                                                                                                                                                        ; work         ;
;          |BF_op:bf0|                                                              ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst1|BF_op:bf0                                                                                                                                                                                              ; work         ;
;       |ftrans_I:ftrans_I_inst|                                                    ; 37 (37)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_I:ftrans_I_inst                                                                                                                                                                                                  ; work         ;
;       |ftrans_II:ftrans_II_inst|                                                  ; 250 (11)          ; 43 (7)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst                                                                                                                                                                                                ; work         ;
;          |cmpl_mul_6clk:cmpl_mul_6c_inst|                                         ; 101 (0)           ; 36 (0)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst                                                                                                                                                                 ; work         ;
;             |cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component| ; 101 (0)           ; 36 (0)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component                                                                                             ; work         ;
;                |altmult_add:mult_add1|                                            ; 67 (0)            ; 18 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1                                                                       ; work         ;
;                   |mult_add_n542:auto_generated|                                  ; 67 (67)           ; 18 (18)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated                                          ; work         ;
;                      |ded_mult_si51:ded_mult1|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1                  ; work         ;
;                      |ded_mult_si51:ded_mult2|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2                  ;              ;
;                |altmult_add:mult_add2|                                            ; 34 (0)            ; 18 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2                                                                       ;              ;
;                   |mult_add_m442:auto_generated|                                  ; 34 (34)           ; 18 (18)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated                                          ; work         ;
;                      |ded_mult_si51:ded_mult1|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1                  ; work         ;
;                      |ded_mult_si51:ded_mult2|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2                  ; work         ;
;          |ftwiddle5:ftwiddle5_inst|                                               ; 138 (138)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle5:ftwiddle5_inst                                                                                                                                                                       ; work         ;
;    |fft_stageX:stagX[7].stgX_inst|                                                ; 693 (0)           ; 259 (0)      ; 3456        ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst                                                                                                                                                                                                                         ;              ;
;       |BF_stgX:BF_inst0|                                                          ; 176 (68)          ; 87 (87)      ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0                                                                                                                                                                                                        ;              ;
;          |BF_op:bf0|                                                              ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|BF_op:bf0                                                                                                                                                                                              ; work         ;
;          |altsyncram:r_rtl_2|                                                     ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_2                                                                                                                                                                                     ;              ;
;             |altsyncram_prg1:auto_generated|                                      ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_2|altsyncram_prg1:auto_generated                                                                                                                                                      ;              ;
;       |BF_stgX:BF_inst1|                                                          ; 170 (62)          ; 86 (86)      ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1                                                                                                                                                                                                        ; work         ;
;          |BF_op:bf0|                                                              ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|BF_op:bf0                                                                                                                                                                                              ;              ;
;          |altsyncram:r_rtl_1|                                                     ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_1                                                                                                                                                                                     ;              ;
;             |altsyncram_drg1:auto_generated|                                      ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_1|altsyncram_drg1:auto_generated                                                                                                                                                      ;              ;
;       |ftrans_I:ftrans_I_inst|                                                    ; 37 (37)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_I:ftrans_I_inst                                                                                                                                                                                                  ;              ;
;       |ftrans_II:ftrans_II_inst|                                                  ; 310 (15)          ; 43 (7)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst                                                                                                                                                                                                ; work         ;
;          |cmpl_mul_6clk:cmpl_mul_6c_inst|                                         ; 101 (0)           ; 36 (0)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst                                                                                                                                                                 ; work         ;
;             |cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component| ; 101 (0)           ; 36 (0)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component                                                                                             ;              ;
;                |altmult_add:mult_add1|                                            ; 67 (0)            ; 18 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1                                                                       ; work         ;
;                   |mult_add_n542:auto_generated|                                  ; 67 (67)           ; 18 (18)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated                                          ;              ;
;                      |ded_mult_si51:ded_mult1|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1                  ; work         ;
;                      |ded_mult_si51:ded_mult2|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2                  ; work         ;
;                |altmult_add:mult_add2|                                            ; 34 (0)            ; 18 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2                                                                       ;              ;
;                   |mult_add_m442:auto_generated|                                  ; 34 (34)           ; 18 (18)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated                                          ; work         ;
;                      |ded_mult_si51:ded_mult1|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1                  ;              ;
;                      |ded_mult_si51:ded_mult2|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2                  ;              ;
;          |ftwiddle7:ftwiddle7_inst|                                               ; 194 (194)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle7:ftwiddle7_inst                                                                                                                                                                       ;              ;
+-----------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_4|shift_taps_p3m:auto_generated|altsyncram_3a81:altsyncram2|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; 5            ; 9            ; 5            ; 9            ; 45   ; None ;
; fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_3|shift_taps_m6m:auto_generated|altsyncram_pf81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 108          ; 2            ; 108          ; 216  ; None ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_0|altsyncram_frg1:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Simple Dual Port ; 16           ; 36           ; 16           ; 36           ; 576  ; None ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_2|altsyncram_prg1:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 36           ; 64           ; 36           ; 2304 ; None ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_1|altsyncram_drg1:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Simple Dual Port ; 32           ; 36           ; 32           ; 36           ; 1152 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 24          ;
; Signed Embedded Multipliers           ; 12          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+---------------------------------------------------------------+--------------------+
; Register name                                                 ; Reason for Removal ;
+---------------------------------------------------------------+--------------------+
; fft_stageX:stagX[3].stgX_inst|fft_stage1:BF_inst1|oaddr[3..6] ; Lost fanout        ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst1|oaddr[5..6]    ; Lost fanout        ;
; fft_stageX:stagX[3].stgX_inst|BF_stgX:BF_inst0|oaddr[3..6]    ; Lost fanout        ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|oaddr[5..6]    ; Lost fanout        ;
; Total Number of Removed Registers = 12                        ;                    ;
+---------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1411  ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 163   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 504   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                             ;
+--------------------------------------------------------------+----------------------------------------------------+------+
; Register Name                                                ; Megafunction                                       ; Type ;
+--------------------------------------------------------------+----------------------------------------------------+------+
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[0]  ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[1]  ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[2]  ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[3]  ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[4]  ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[5]  ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[6]  ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[7]  ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[8]  ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[9]  ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[10] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[11] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[12] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[13] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[14] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[15] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[16] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[17] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[18] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[19] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[20] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[21] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[22] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[23] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[24] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[25] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[26] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[27] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[28] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[29] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[30] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[31] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[32] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[33] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[34] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|rdata_out[35] ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[0]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[1]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[2]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[3]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[4]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[5]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[6]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[7]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[8]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[9]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[10] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[11] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[12] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[13] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[14] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[15] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[16] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[17] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[18] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[19] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[20] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[21] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[22] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[23] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[24] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[25] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[26] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[27] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[28] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[29] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[30] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[31] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[32] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[33] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[34] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|rdata_out[35] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[0]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[1]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[2]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[3]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[4]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[5]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[6]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[7]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[8]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[9]  ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[10] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[11] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[12] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[13] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[14] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[15] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[16] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[17] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[18] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[19] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[20] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[21] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[22] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[23] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[24] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[25] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[26] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[27] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[28] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[29] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[30] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[31] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[32] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[33] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[34] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|rdata_out[35] ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0 ; RAM  ;
+--------------------------------------------------------------+----------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ifft|fft_stage1:stg1_inst|oaddr[6]                                                         ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |ifft|fft_stage1:stg1_inst|odata[32]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ifft|fft_stageX:stagX[3].stgX_inst|fft_stage1:BF_inst1|oaddr[6]                            ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |ifft|fft_stageX:stagX[3].stgX_inst|fft_stage1:BF_inst1|odata[32]                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ifft|fft_stageX:stagX[3].stgX_inst|BF_stgX:BF_inst0|oaddr[0]                               ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |ifft|fft_stageX:stagX[3].stgX_inst|BF_stgX:BF_inst0|odata[0]                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ifft|fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst1|oaddr[2]                               ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |ifft|fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst1|odata[13]                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ifft|fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|oaddr[4]                               ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |ifft|fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|odata[27]                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ifft|fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|oaddr[6]                               ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |ifft|fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|odata[31]                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ifft|fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|oaddr[6]                               ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |ifft|fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|odata[6]                               ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle5:ftwiddle5_inst|Mux11 ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ifft|fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle5:ftwiddle5_inst|Mux32 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle7:ftwiddle7_inst|Mux1  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle7:ftwiddle7_inst|Mux18 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle7:ftwiddle7_inst|Mux15 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ifft|fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle7:ftwiddle7_inst|Mux31 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                                                                                                                      ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe7a                                                                                                                                                                                                  ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                                                                                                                      ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe5a                                                                                                                                                                                                  ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                                                                                                                      ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe7a                                                                                                                                                                                                  ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                                                                                                                      ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe5a                                                                                                                                                                                                  ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                                                                                                                      ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe7a                                                                                                                                                                                                  ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                                                                                                                      ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe5a                                                                                                                                                                                                  ;
+------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated|ded_mult_si51:ded_mult2|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_0|altsyncram_frg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_1|altsyncram_drg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_2|altsyncram_prg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_3|shift_taps_m6m:auto_generated|altsyncram_pf81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_4|shift_taps_p3m:auto_generated|altsyncram_3a81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; FFT_STG        ; 7     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; FFT_STG        ; 7     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst|ftrans_I:ftrans_I_inst ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; FFT_STG        ; 7     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; FFT_STG        ; 6     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; FFT_STG        ; 7     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                                                             ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                                                                   ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                                                                          ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                                                                          ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                                                                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                                                                          ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER1_DIRECTION                 ; SUB               ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 2                 ; Signed Integer                                                                                                                                                   ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                                                                                                          ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                                                                          ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                                                                                                                          ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                                                                                                          ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                                                                          ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                                                                          ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                                                                          ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; WIDTH_A                               ; 18                ; Signed Integer                                                                                                                                                   ;
; WIDTH_B                               ; 18                ; Signed Integer                                                                                                                                                   ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                                                                          ;
; WIDTH_RESULT                          ; 36                ; Signed Integer                                                                                                                                                   ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                        ; mult_add_n542     ; Untyped                                                                                                                                                          ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                                                                          ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                                                             ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                                                                   ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                                                                          ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                                                                          ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                                                                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                                                                          ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 2                 ; Signed Integer                                                                                                                                                   ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                                                                                                          ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                                                                          ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                                                                                                                          ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                                                                                                          ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                                                                          ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                                                                          ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                                                                          ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; WIDTH_A                               ; 18                ; Signed Integer                                                                                                                                                   ;
; WIDTH_B                               ; 18                ; Signed Integer                                                                                                                                                   ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                                                                          ;
; WIDTH_RESULT                          ; 36                ; Signed Integer                                                                                                                                                   ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                        ; mult_add_m442     ; Untyped                                                                                                                                                          ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                                                                          ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; FFT_STG        ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; FFT_STG        ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst|ftrans_I:ftrans_I_inst ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; FFT_STG        ; 5     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; FFT_STG        ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; FFT_STG        ; 5     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                                                             ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                                                                   ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                                                                          ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                                                                          ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                                                                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                                                                          ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER1_DIRECTION                 ; SUB               ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 2                 ; Signed Integer                                                                                                                                                   ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                                                                                                          ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                                                                          ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                                                                                                                          ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                                                                                                          ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                                                                          ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                                                                          ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                                                                          ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; WIDTH_A                               ; 18                ; Signed Integer                                                                                                                                                   ;
; WIDTH_B                               ; 18                ; Signed Integer                                                                                                                                                   ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                                                                          ;
; WIDTH_RESULT                          ; 36                ; Signed Integer                                                                                                                                                   ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                        ; mult_add_n542     ; Untyped                                                                                                                                                          ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                                                                          ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                                                             ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                                                                   ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                                                                          ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                                                                          ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                                                                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                                                                          ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 2                 ; Signed Integer                                                                                                                                                   ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                                                                                                          ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                                                                          ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                                                                                                                          ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                                                                                                          ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                                                                          ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                                                                          ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                                                                          ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; WIDTH_A                               ; 18                ; Signed Integer                                                                                                                                                   ;
; WIDTH_B                               ; 18                ; Signed Integer                                                                                                                                                   ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                                                                          ;
; WIDTH_RESULT                          ; 36                ; Signed Integer                                                                                                                                                   ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                        ; mult_add_m442     ; Untyped                                                                                                                                                          ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                                                                          ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; FFT_STG        ; 3     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst|BF_stgX:BF_inst0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; FFT_STG        ; 3     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst|ftrans_I:ftrans_I_inst ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; FFT_STG        ; 3     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst|fft_stage1:BF_inst1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; FFT_STG        ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; FFT_STG        ; 3     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                                                             ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                                                                   ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                                                                          ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                                                                          ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                                                                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                                                                          ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER1_DIRECTION                 ; SUB               ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 2                 ; Signed Integer                                                                                                                                                   ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                                                                                                          ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                                                                          ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                                                                                                                          ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                                                                                                          ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                                                                          ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                                                                          ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                                                                          ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; WIDTH_A                               ; 18                ; Signed Integer                                                                                                                                                   ;
; WIDTH_B                               ; 18                ; Signed Integer                                                                                                                                                   ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                                                                          ;
; WIDTH_RESULT                          ; 36                ; Signed Integer                                                                                                                                                   ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                        ; mult_add_n542     ; Untyped                                                                                                                                                          ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                                                                          ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                                                                             ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                                                                   ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                                                                          ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                                                                          ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                                                                                                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                                                                          ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 2                 ; Signed Integer                                                                                                                                                   ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                                                                                                                                          ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                                                                          ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                                                                          ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                                                                                                                          ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                                                                                                                          ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                                                                          ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                                                                          ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                                                                          ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                                                                                                                          ;
; WIDTH_A                               ; 18                ; Signed Integer                                                                                                                                                   ;
; WIDTH_B                               ; 18                ; Signed Integer                                                                                                                                                   ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                                                                          ;
; WIDTH_RESULT                          ; 36                ; Signed Integer                                                                                                                                                   ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                        ; mult_add_m442     ; Untyped                                                                                                                                                          ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                                                                          ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_stage1:stg1_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; FFT_STG        ; 1     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Div_Op:div_inst ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DIV_EXP        ; 7     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 36                   ; Untyped                                                ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 36                   ; Untyped                                                ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_frg1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 36                   ; Untyped                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 36                   ; Untyped                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_drg1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_2 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 36                   ; Untyped                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 36                   ; Untyped                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_prg1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_3 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                    ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                                    ;
; WIDTH          ; 108            ; Untyped                                                                                                                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_m6m ; Untyped                                                                                                                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_4 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                              ;
+----------------+----------------+---------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                           ;
; TAP_DISTANCE   ; 7              ; Untyped                                                                                           ;
; WIDTH          ; 9              ; Untyped                                                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                           ;
; CBXI_PARAMETER ; shift_taps_p3m ; Untyped                                                                                           ;
+----------------+----------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                                                                                                       ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                           ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                                                                                                                               ;
; Entity Instance                       ; fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                            ;
;     -- NUMBER_OF_MULTIPLIERS          ; 2                                                                                                                                                                               ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                                                                     ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                                                                                          ;
;     -- WIDTH_A                        ; 18                                                                                                                                                                              ;
;     -- WIDTH_B                        ; 18                                                                                                                                                                              ;
;     -- WIDTH_RESULT                   ; 36                                                                                                                                                                              ;
; Entity Instance                       ; fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                            ;
;     -- NUMBER_OF_MULTIPLIERS          ; 2                                                                                                                                                                               ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                                                                     ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                                                                                          ;
;     -- WIDTH_A                        ; 18                                                                                                                                                                              ;
;     -- WIDTH_B                        ; 18                                                                                                                                                                              ;
;     -- WIDTH_RESULT                   ; 36                                                                                                                                                                              ;
; Entity Instance                       ; fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                            ;
;     -- NUMBER_OF_MULTIPLIERS          ; 2                                                                                                                                                                               ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                                                                     ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                                                                                          ;
;     -- WIDTH_A                        ; 18                                                                                                                                                                              ;
;     -- WIDTH_B                        ; 18                                                                                                                                                                              ;
;     -- WIDTH_RESULT                   ; 36                                                                                                                                                                              ;
; Entity Instance                       ; fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                            ;
;     -- NUMBER_OF_MULTIPLIERS          ; 2                                                                                                                                                                               ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                                                                     ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                                                                                          ;
;     -- WIDTH_A                        ; 18                                                                                                                                                                              ;
;     -- WIDTH_B                        ; 18                                                                                                                                                                              ;
;     -- WIDTH_RESULT                   ; 36                                                                                                                                                                              ;
; Entity Instance                       ; fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                            ;
;     -- NUMBER_OF_MULTIPLIERS          ; 2                                                                                                                                                                               ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                                                                     ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                                                                                          ;
;     -- WIDTH_A                        ; 18                                                                                                                                                                              ;
;     -- WIDTH_B                        ; 18                                                                                                                                                                              ;
;     -- WIDTH_RESULT                   ; 36                                                                                                                                                                              ;
; Entity Instance                       ; fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                            ;
;     -- NUMBER_OF_MULTIPLIERS          ; 2                                                                                                                                                                               ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                                                                     ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                                                                                          ;
;     -- WIDTH_A                        ; 18                                                                                                                                                                              ;
;     -- WIDTH_B                        ; 18                                                                                                                                                                              ;
;     -- WIDTH_RESULT                   ; 36                                                                                                                                                                              ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                 ;
; Entity Instance                           ; fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 36                                                                ;
;     -- NUMWORDS_A                         ; 16                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 36                                                                ;
;     -- NUMWORDS_B                         ; 16                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                          ;
; Entity Instance                           ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 36                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 36                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                          ;
; Entity Instance                           ; fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 36                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 36                                                                ;
;     -- NUMWORDS_B                         ; 64                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                          ;
+-------------------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                                           ;
; Entity Instance            ; fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_3 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                           ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                           ;
;     -- WIDTH               ; 108                                                                                                                                                                                         ;
; Entity Instance            ; fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_4                                                                                                          ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                           ;
;     -- TAP_DISTANCE        ; 7                                                                                                                                                                                           ;
;     -- WIDTH               ; 9                                                                                                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst"             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; result_real[35..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result_real[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result_imag[35..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result_imag[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst"             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; result_real[35..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result_real[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result_imag[35..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result_imag[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst"             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; result_real[35..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result_real[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result_imag[35..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result_imag[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Thu May 31 20:25:15 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FFT_new -c FFT_new
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file src/conjugate_op.v
    Info: Found entity 1: conjugate_Op
Info: Found 1 design units, including 1 entities, in source file src/ftwiddle10.v
    Info: Found entity 1: ftwiddle10
Info: Found 1 design units, including 1 entities, in source file src/ftwiddle11.v
    Info: Found entity 1: ftwiddle11
Info: Found 2 design units, including 2 entities, in source file src/ftwiddle98.v
    Info: Found entity 1: ftwiddle9
    Info: Found entity 2: ftwiddle8
Info: Found 1 design units, including 1 entities, in source file src/div_op.v
    Info: Found entity 1: Div_Op
Info: Found 1 design units, including 1 entities, in source file src/ifft.v
    Info: Found entity 1: ifft
Info: Found 2 design units, including 2 entities, in source file src/cmpl_mul_2clk.v
    Info: Found entity 1: cmpl_mul_altmult_complex_38p
    Info: Found entity 2: cmpl_mul_2clk
Info: Found 2 design units, including 2 entities, in source file src/cmpl_mul_6clk.v
    Info: Found entity 1: cmpl_mul_altmult_complex_78p
    Info: Found entity 2: cmpl_mul_6clk
Info: Found 1 design units, including 1 entities, in source file src/fft_stage2.v
    Info: Found entity 1: fft_stage2
Info: Found 1 design units, including 1 entities, in source file src/bf_op.v
    Info: Found entity 1: BF_op
Info: Found 1 design units, including 1 entities, in source file src/bf_stgx.v
    Info: Found entity 1: BF_stgX
Info: Found 1 design units, including 1 entities, in source file src/fft.v
    Info: Found entity 1: fft
Info: Found 1 design units, including 1 entities, in source file src/fft_sim.v
    Info: Found entity 1: fft_sim
Info: Found 1 design units, including 1 entities, in source file src/fft_stage1.v
    Info: Found entity 1: fft_stage1
Info: Found 1 design units, including 1 entities, in source file src/fft_stagex.v
    Info: Found entity 1: fft_stageX
Info: Found 1 design units, including 1 entities, in source file src/ftrans_i.v
    Info: Found entity 1: ftrans_I
Info: Found 1 design units, including 1 entities, in source file src/ftrans_ii.v
    Info: Found entity 1: ftrans_II
Info: Found 1 design units, including 1 entities, in source file src/ftrans1.v
    Info: Found entity 1: ftrans1
Info: Found 5 design units, including 5 entities, in source file src/ftwiddle.v
    Info: Found entity 1: ftwiddle7
    Info: Found entity 2: ftwiddle6
    Info: Found entity 3: ftwiddle5
    Info: Found entity 4: ftwiddle4
    Info: Found entity 5: ftwiddle3
Warning (10037): Verilog HDL or VHDL warning at ifft.v(79): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at fft.v(66): conditional expression evaluates to a constant
Info: Elaborating entity "ifft" for the top level hierarchy
Info: Elaborating entity "conjugate_Op" for hierarchy "conjugate_Op:conjugate_inst"
Info: Elaborating entity "fft_stageX" for hierarchy "fft_stageX:stagX[7].stgX_inst"
Info: Elaborating entity "BF_stgX" for hierarchy "fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0"
Info: Elaborating entity "BF_op" for hierarchy "fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|BF_op:bf0"
Info: Elaborating entity "ftrans_I" for hierarchy "fft_stageX:stagX[7].stgX_inst|ftrans_I:ftrans_I_inst"
Info: Elaborating entity "BF_stgX" for hierarchy "fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1"
Info: Elaborating entity "ftrans_II" for hierarchy "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst"
Info: Elaborating entity "ftwiddle7" for hierarchy "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle7:ftwiddle7_inst"
Info: Elaborating entity "cmpl_mul_6clk" for hierarchy "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst"
Info: Elaborating entity "cmpl_mul_altmult_complex_78p" for hierarchy "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component"
Info: Elaborating entity "altmult_add" for hierarchy "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1"
Info: Elaborated megafunction instantiation "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1"
Info: Instantiated megafunction "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1" with the following parameter:
    Info: Parameter "input_aclr_a0" = "ACLR0"
    Info: Parameter "input_aclr_a1" = "ACLR0"
    Info: Parameter "input_aclr_b0" = "ACLR0"
    Info: Parameter "input_aclr_b1" = "ACLR0"
    Info: Parameter "input_register_a0" = "CLOCK0"
    Info: Parameter "input_register_a1" = "CLOCK0"
    Info: Parameter "input_register_b0" = "CLOCK0"
    Info: Parameter "input_register_b1" = "CLOCK0"
    Info: Parameter "multiplier1_direction" = "SUB"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_aclr1" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "multiplier_register1" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "2"
    Info: Parameter "output_aclr" = "ACLR0"
    Info: Parameter "output_register" = "CLOCK0"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "SIGNED"
    Info: Parameter "representation_b" = "SIGNED"
    Info: Parameter "width_a" = "18"
    Info: Parameter "width_b" = "18"
    Info: Parameter "width_result" = "36"
    Info: Parameter "lpm_type" = "altmult_add"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_n542.tdf
    Info: Found entity 1: mult_add_n542
Info: Elaborating entity "mult_add_n542" for hierarchy "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_si51.tdf
    Info: Found entity 1: ded_mult_si51
Info: Elaborating entity "ded_mult_si51" for hierarchy "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_d3c.tdf
    Info: Found entity 1: dffpipe_d3c
Info: Elaborating entity "dffpipe_d3c" for hierarchy "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add1|mult_add_n542:auto_generated|ded_mult_si51:ded_mult1|dffpipe_d3c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2"
Info: Elaborated megafunction instantiation "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2"
Info: Instantiated megafunction "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2" with the following parameter:
    Info: Parameter "input_aclr_a0" = "ACLR0"
    Info: Parameter "input_aclr_a1" = "ACLR0"
    Info: Parameter "input_aclr_b0" = "ACLR0"
    Info: Parameter "input_aclr_b1" = "ACLR0"
    Info: Parameter "input_register_a0" = "CLOCK0"
    Info: Parameter "input_register_a1" = "CLOCK0"
    Info: Parameter "input_register_b0" = "CLOCK0"
    Info: Parameter "input_register_b1" = "CLOCK0"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_aclr1" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "multiplier_register1" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "2"
    Info: Parameter "output_aclr" = "ACLR0"
    Info: Parameter "output_register" = "CLOCK0"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "SIGNED"
    Info: Parameter "representation_b" = "SIGNED"
    Info: Parameter "width_a" = "18"
    Info: Parameter "width_b" = "18"
    Info: Parameter "width_result" = "36"
    Info: Parameter "lpm_type" = "altmult_add"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_m442.tdf
    Info: Found entity 1: mult_add_m442
Info: Elaborating entity "mult_add_m442" for hierarchy "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altmult_add:mult_add2|mult_add_m442:auto_generated"
Info: Elaborating entity "fft_stageX" for hierarchy "fft_stageX:stagX[5].stgX_inst"
Info: Elaborating entity "BF_stgX" for hierarchy "fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0"
Info: Elaborating entity "ftrans_I" for hierarchy "fft_stageX:stagX[5].stgX_inst|ftrans_I:ftrans_I_inst"
Info: Elaborating entity "BF_stgX" for hierarchy "fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst1"
Info: Elaborating entity "ftrans_II" for hierarchy "fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst"
Info: Elaborating entity "ftwiddle5" for hierarchy "fft_stageX:stagX[5].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle5:ftwiddle5_inst"
Info: Elaborating entity "fft_stageX" for hierarchy "fft_stageX:stagX[3].stgX_inst"
Info: Elaborating entity "BF_stgX" for hierarchy "fft_stageX:stagX[3].stgX_inst|BF_stgX:BF_inst0"
Info: Elaborating entity "ftrans_I" for hierarchy "fft_stageX:stagX[3].stgX_inst|ftrans_I:ftrans_I_inst"
Info: Elaborating entity "fft_stage1" for hierarchy "fft_stageX:stagX[3].stgX_inst|fft_stage1:BF_inst1"
Info: Elaborating entity "ftrans_II" for hierarchy "fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst"
Info: Elaborating entity "ftwiddle3" for hierarchy "fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle3:ftwiddle3_inst"
Info: Elaborating entity "fft_stage1" for hierarchy "fft_stage1:stg1_inst"
Info: Elaborating entity "ftrans1" for hierarchy "ftrans1:ft1"
Info: Elaborating entity "Div_Op" for hierarchy "Div_Op:div_inst"
Info: Ignored 108 buffer(s)
    Info: Ignored 108 SOFT buffer(s)
Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on
Info: Found 4 instances of uninferred RAM logic
    Info: RAM logic "fft_stageX:stagX[3].stgX_inst|BF_stgX:BF_inst0|r" is uninferred due to inappropriate RAM size
    Info: RAM logic "fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst1|r" is uninferred due to inappropriate RAM size
    Info: RAM logic "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle7:ftwiddle7_inst|Ram0" is uninferred due to inappropriate RAM size
    Info: RAM logic "fft_stageX:stagX[7].stgX_inst|ftrans_II:ftrans_II_inst|ftwiddle7:ftwiddle7_inst|Ram1" is uninferred due to inappropriate RAM size
Info: Inferred 5 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|r~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 36
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 36
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|r~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 36
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 32
        Info: Parameter WIDTH_B set to 36
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 32
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|r~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 36
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter WIDTH_B set to 36
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 64
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altshift_taps megafunction from the following design logic: "fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|result_real0c[33]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 4
        Info: Parameter WIDTH set to 108
    Info: Inferred altshift_taps megafunction from the following design logic: "fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|oaddr_d[0][0]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 7
        Info: Parameter WIDTH set to 9
Info: Elaborated megafunction instantiation "fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_0"
Info: Instantiated megafunction "fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "36"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "NUMWORDS_A" = "16"
    Info: Parameter "WIDTH_B" = "36"
    Info: Parameter "WIDTHAD_B" = "4"
    Info: Parameter "NUMWORDS_B" = "16"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_frg1.tdf
    Info: Found entity 1: altsyncram_frg1
Info: Elaborated megafunction instantiation "fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_1"
Info: Instantiated megafunction "fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst1|altsyncram:r_rtl_1" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "36"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "NUMWORDS_A" = "32"
    Info: Parameter "WIDTH_B" = "36"
    Info: Parameter "WIDTHAD_B" = "5"
    Info: Parameter "NUMWORDS_B" = "32"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info: Found entity 1: altsyncram_drg1
Info: Elaborated megafunction instantiation "fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_2"
Info: Instantiated megafunction "fft_stageX:stagX[7].stgX_inst|BF_stgX:BF_inst0|altsyncram:r_rtl_2" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "36"
    Info: Parameter "WIDTHAD_A" = "6"
    Info: Parameter "NUMWORDS_A" = "64"
    Info: Parameter "WIDTH_B" = "36"
    Info: Parameter "WIDTHAD_B" = "6"
    Info: Parameter "NUMWORDS_B" = "64"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_prg1.tdf
    Info: Found entity 1: altsyncram_prg1
Info: Elaborated megafunction instantiation "fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_3"
Info: Instantiated megafunction "fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|cmpl_mul_6clk:cmpl_mul_6c_inst|cmpl_mul_altmult_complex_78p:cmpl_mul_altmult_complex_78p_component|altshift_taps:result_real0c_rtl_3" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "4"
    Info: Parameter "WIDTH" = "108"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_m6m.tdf
    Info: Found entity 1: shift_taps_m6m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pf81.tdf
    Info: Found entity 1: altsyncram_pf81
Info: Found 1 design units, including 1 entities, in source file db/cntr_rnf.tdf
    Info: Found entity 1: cntr_rnf
Info: Elaborated megafunction instantiation "fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_4"
Info: Instantiated megafunction "fft_stageX:stagX[3].stgX_inst|ftrans_II:ftrans_II_inst|altshift_taps:oaddr_d_rtl_4" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "7"
    Info: Parameter "WIDTH" = "9"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_p3m.tdf
    Info: Found entity 1: shift_taps_p3m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3a81.tdf
    Info: Found entity 1: altsyncram_3a81
Info: Found 1 design units, including 1 entities, in source file db/cntr_0of.tdf
    Info: Found entity 1: cntr_0of
Info: Found 1 design units, including 1 entities, in source file db/cmpr_gfc.tdf
    Info: Found entity 1: cmpr_gfc
Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below.
    Info: Register "fft_stageX:stagX[3].stgX_inst|fft_stage1:BF_inst1|oaddr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "fft_stageX:stagX[3].stgX_inst|fft_stage1:BF_inst1|oaddr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "fft_stageX:stagX[3].stgX_inst|fft_stage1:BF_inst1|oaddr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "fft_stageX:stagX[3].stgX_inst|fft_stage1:BF_inst1|oaddr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst1|oaddr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst1|oaddr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "fft_stageX:stagX[3].stgX_inst|BF_stgX:BF_inst0|oaddr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "fft_stageX:stagX[3].stgX_inst|BF_stgX:BF_inst0|oaddr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "fft_stageX:stagX[3].stgX_inst|BF_stgX:BF_inst0|oaddr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "fft_stageX:stagX[3].stgX_inst|BF_stgX:BF_inst0|oaddr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|oaddr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "fft_stageX:stagX[5].stgX_inst|BF_stgX:BF_inst0|oaddr[6]" lost all its fanouts during netlist optimizations.
Warning: Ignored assignments for entity "FFT_new" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity FFT_new -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity FFT_new -section_id "Root Region" was ignored
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst_n"
Info: Implemented 3202 device resources after synthesis - the final resource count might be different
    Info: Implemented 46 input pins
    Info: Implemented 44 output pins
    Info: Implemented 2863 logic cells
    Info: Implemented 225 RAM segments
    Info: Implemented 24 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 218 megabytes
    Info: Processing ended: Thu May 31 20:25:29 2012
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:13


