

================================================================
== Vitis HLS Report for 'dut_Pipeline_burst_loop_inner_loop'
================================================================
* Date:           Fri Oct 17 21:58:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dut.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.799 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min |  max |                      Type                      |
    +---------+---------+----------+----------+-----+------+------------------------------------------------+
    |       35|     1027|  0.133 us|  3.902 us|   34|  1026|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- burst_loop_inner_loop  |       33|     1025|         4|          2|          1|  16 ~ 512|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     426|    104|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    118|    -|
|Register         |        -|    -|     164|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     590|    300|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |add_30ns_30ns_30_2_1_U2  |add_30ns_30ns_30_2_1  |        0|   0|  139|  34|    0|
    |add_32ns_32ns_32_2_1_U3  |add_32ns_32ns_32_2_1  |        0|   0|  148|  36|    0|
    |icmp_30ns_30ns_1_2_1_U1  |icmp_30ns_30ns_1_2_1  |        0|   0|  139|  34|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |Total                    |                      |        0|   0|  426| 104|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_226_p2                     |         +|   0|  0|  14|           6|           2|
    |add_ln38_fu_261_p2                     |         +|   0|  0|  14|           9|           2|
    |ap_block_pp0_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_105                       |       and|   0|  0|   2|           1|           1|
    |or_ln25_fu_203_p2                      |        or|   0|  0|   2|           1|           1|
    |j_3_fu_267_p3                          |    select|   0|  0|   6|           1|           2|
    |select_ln28_fu_209_p3                  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  78|          23|          45|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_143_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load   |   9|          2|   30|         60|
    |cnt_1_fu_96                            |   9|          2|    9|         18|
    |cnt_fu_88                              |   9|          2|   32|         64|
    |in_s_TDATA_blk_n                       |   9|          2|    1|          2|
    |indvar_flatten_fu_92                   |   9|          2|   30|         60|
    |j_fu_80                                |   9|          2|    6|         12|
    |mm_address0_local                      |  14|          3|    9|         27|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 118|         26|  122|        254|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln282_fu_84                            |  32|   0|   32|          0|
    |add_ln32_reg_367                           |   6|   0|    6|          0|
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |cnt_1_fu_96                                |   9|   0|    9|          0|
    |cnt_fu_88                                  |  32|   0|   32|          0|
    |first_iter_0_reg_139                       |   1|   0|    1|          0|
    |icmp_ln28_reg_349                          |   1|   0|    1|          0|
    |indvar_flatten_fu_92                       |  30|   0|   30|          0|
    |j_fu_80                                    |   6|   0|    6|          0|
    |select_ln28_reg_361                        |  32|   0|   32|          0|
    |tmp_7_reg_372                              |   8|   0|    8|          0|
    |tmp_reg_353                                |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 164|   0|  164|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dut_Pipeline_burst_loop_inner_loop|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dut_Pipeline_burst_loop_inner_loop|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dut_Pipeline_burst_loop_inner_loop|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dut_Pipeline_burst_loop_inner_loop|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dut_Pipeline_burst_loop_inner_loop|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dut_Pipeline_burst_loop_inner_loop|  return value|
|in_s_TVALID  |   in|    1|        axis|                       in_s_V_data_V|       pointer|
|in_s_TDATA   |   in|   32|        axis|                       in_s_V_data_V|       pointer|
|zext_ln28    |   in|   30|     ap_none|                           zext_ln28|        scalar|
|in_s_TREADY  |  out|    1|        axis|                       in_s_V_last_V|       pointer|
|in_s_TLAST   |   in|    1|        axis|                       in_s_V_last_V|       pointer|
|in_s_TKEEP   |   in|    4|        axis|                       in_s_V_keep_V|       pointer|
|in_s_TSTRB   |   in|    4|        axis|                       in_s_V_strb_V|       pointer|
|mm_address0  |  out|    9|   ap_memory|                                  mm|         array|
|mm_ce0       |  out|    1|   ap_memory|                                  mm|         array|
|mm_we0       |  out|    1|   ap_memory|                                  mm|         array|
|mm_d0        |  out|   32|   ap_memory|                                  mm|         array|
+-------------+-----+-----+------------+------------------------------------+--------------+

