package isa

import chisel3._
import chisel3.util._

import config._
import stages._
import stages.FuncType._
import stages.ALUOpType._

//乱写的
object LA64_ALUInst extends InstType with Parameters {
    def ADD_W       = BitPat("b00000000000100000???????????????")
    def ADD_D       = BitPat("b00000000000100001???????????????")
    def SUB_W       = BitPat("b00000000000100010???????????????")
    def SUB_D       = BitPat("b00000000000100011???????????????")
    def ADDI_W      = BitPat("b0000001010??????????????????????")
    def ADDI_D      = BitPat("b0000001011??????????????????????")
    def ADDU16I_D   = BitPat("b000100??????????????????????????")
    def ALSL_W      = BitPat("b000000000000010?????????????????")
    def ALSL_WU     = BitPat("b000000000000011?????????????????")
    def ALSL_D      = BitPat("b00000000001011??????????????????")
    def LU12I_W     = BitPat("b0001010?????????????????????????")
    def LU32I_D     = BitPat("b0001011?????????????????????????")
    def LU52I_D     = BitPat("b0000001100??????????????????????")

    val table = Array (
        ADD_W       -> List(Inst2R, FuncType.alu, ALUOpType.add),
        ADD_D       -> List(Inst2R, FuncType.alu, ALUOpType.add),
        SUB_W       -> List(Inst2R, FuncType.alu, ALUOpType.sub),
        SUB_D       -> List(Inst2R, FuncType.alu, ALUOpType.sub),
        ADDI_W      -> List(Inst2RI8, FuncType.alu, ALUOpType.add),
    )
}