[SETTINGS]
UUT_module%Top%
TB_module%Top_tb_tim%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%C:\Users\Kacper\Desktop\ProjektPSC\ZegarSzachowy\src\TestBench%
STIMULUS%YES%
VECTORS_FILE%C:\Users\Kacper\Desktop\ProjektPSC\ZegarSzachowy\compile\Top.ver%
AWF_FILE%C:\Users\Kacper\Desktop\ProjektPSC\ZegarSzachowy\compile\Top.ver%
TB_FILE%Top_TB_tim.v%
MACRO_FILE%Top_TB_tim_runtest.do%
UUT_module_FILE%%
LIBRARY_NAME%zegarszachowy_timing%
LIBRARY_TYPE%timing%
END_SIMULATION_TIME%2.00 us%
SIMULATION_TIME%%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]

[PORTS]
CLK%in%wire%YES%NOCLK%
CLR%in%wire%YES%NOCLK%
CE%in%wire%YES%NOCLK%
SELECT%in%wire%YES%NOCLK%
STOP%in%wire%YES%NOCLK%
Set_Impulse%in%wire%YES%NOCLK%
D1%in%wire%YES%NOCLK%
D2%in%wire%YES%NOCLK%
D3%in%wire%YES%NOCLK%
D4%in%wire%YES%NOCLK%
D5%in%wire%YES%NOCLK%
D6%in%wire%YES%NOCLK%
D7%in%wire%YES%NOCLK%
D8%in%wire%YES%NOCLK%
seg_out%out%[6:0]wire%NO%NOCLK%
seg_select%out%[7:0]wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]


