Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Thu Nov 16 01:18:34 2017
| Host         : CHRIS-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file DemoInterconnect_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx DemoInterconnect_wrapper_timing_summary_routed.rpx
| Design       : DemoInterconnect_wrapper
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_0/U0/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_0/U0/FSM_sequential_current_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_0/U0/current_body_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_0/U0/current_body_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_0/U0/current_body_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_current_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_1/U0/current_body_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_1/U0/current_body_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/interface_axi_master_1/U0/current_body_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Active_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Done_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Done_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 2 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 4 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.485        0.000                      0                13879        0.009        0.000                      0                13879        3.944        0.000                       0                  6511  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk                                                                                     {0.000 41.666}     83.333          12.000          
  aclk_DemoInterconnect_clk_wiz_0_0                                                         {0.000 6.944}      13.889          72.000          
    USE_DIVIDER.clkfbout                                                                    {0.000 6.944}      13.889          72.000          
    USE_DIVIDER.dclk_mmcm                                                                   {0.000 6.944}      13.889          72.000          
    m_spi_0_sck                                                                             {0.000 41.666}     83.333          12.000          
    m_spi_1_sck                                                                             {0.000 41.666}     83.333          12.000          
    m_spi_2_sck                                                                             {0.000 41.666}     83.333          12.000          
    m_spi_3_sck                                                                             {0.000 41.666}     83.333          12.000          
  clkfbout_DemoInterconnect_clk_wiz_0_0                                                     {0.000 41.666}     83.333          12.000          
  uart_DemoInterconnect_clk_wiz_0_0                                                         {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.307        0.000                      0                  924        0.049        0.000                      0                  924       15.250        0.000                       0                   484  
sys_clk                                                                                                                                                                                                                                      16.667        0.000                       0                     1  
  aclk_DemoInterconnect_clk_wiz_0_0                                                               6.485        0.000                      0                 6379        0.009        0.000                      0                 6379        3.944        0.000                       0                  3082  
    USE_DIVIDER.clkfbout                                                                                                                                                                                                                     12.640        0.000                       0                     2  
    USE_DIVIDER.dclk_mmcm                                                                         7.010        0.000                      0                 6218        0.021        0.000                      0                 6218        5.694        0.000                       0                  2832  
  clkfbout_DemoInterconnect_clk_wiz_0_0                                                                                                                                                                                                      16.667        0.000                       0                     3  
  uart_DemoInterconnect_clk_wiz_0_0                                                              65.583        0.000                      0                  136        0.122        0.000                      0                  136       41.166        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_DemoInterconnect_clk_wiz_0_0  aclk_DemoInterconnect_clk_wiz_0_0        7.736        0.000                      0                  108        0.214        0.000                      0                  108  
aclk_DemoInterconnect_clk_wiz_0_0  uart_DemoInterconnect_clk_wiz_0_0        7.957        0.000                      0                   20        0.456        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           USE_DIVIDER.dclk_mmcm                                                                       USE_DIVIDER.dclk_mmcm                                                                            10.208        0.000                      0                   97        0.416        0.000                      0                   97  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.301        0.000                      0                  100        0.362        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 1.014ns (16.358%)  route 5.185ns (83.642%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 36.007 - 33.000 ) 
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.537     3.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     3.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.878     4.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124     4.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.463     6.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I0_O)        0.124     6.468 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.607     8.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     8.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y84         LUT5 (Prop_lut5_I4_O)        0.124     8.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.566     9.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.429    36.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.324    36.331    
                         clock uncertainty           -0.035    36.296    
    SLICE_X32Y84         FDRE (Setup_fdre_C_R)       -0.429    35.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.867    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                 26.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.558     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.141     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.068     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X46Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.826     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.365     1.282    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.944ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@13.889ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 1.670ns (24.028%)  route 5.280ns (75.972%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 12.345 - 13.889 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.559    -0.934    DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X51Y54         FDRE                                         r  DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/Q
                         net (fo=37, routed)          1.388     0.910    DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X47Y56         LUT3 (Prop_lut3_I1_O)        0.152     1.062 r  DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0_i_2/O
                         net (fo=3, routed)           0.749     1.811    DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0_i_2_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I0_O)        0.332     2.143 r  DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=5, routed)           0.738     2.881    DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X49Y54         LUT2 (Prop_lut2_I1_O)        0.150     3.031 r  DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0/O
                         net (fo=13, routed)          1.122     4.153    DemoInterconnect_i/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/m_axi_wready
    SLICE_X35Y60         LUT3 (Prop_lut3_I0_O)        0.332     4.485 r  DemoInterconnect_i/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/ram_empty_i_i_6__0/O
                         net (fo=1, routed)           0.452     4.937    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/burst_count_reg[8]
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.061 r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3__2/O
                         net (fo=1, routed)           0.302     5.364    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gpregsm1.curr_fwft_state_reg[1]
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.488 r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1__2/O
                         net (fo=2, routed)           0.528     6.016    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/dest_out_bin_ff_reg[6]
    SLICE_X32Y61         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     13.889    13.889 r  
    L17                                               0.000    13.889 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.889    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    15.294 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.456    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.235 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    10.822    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.913 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.432    12.345    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/aclk
    SLICE_X32Y61         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.490    12.834    
                         clock uncertainty           -0.252    12.582    
    SLICE_X32Y61         FDRE (Setup_fdre_C_D)       -0.081    12.501    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                  6.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.156%)  route 0.210ns (59.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.565    -0.599    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/aclk
    SLICE_X48Y50         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/Q
                         net (fo=1, routed)           0.210    -0.248    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i_n_39
    SLICE_X48Y49         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.837    -0.834    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/aclk
    SLICE_X48Y49         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[34]/C
                         clock pessimism              0.507    -0.327    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.070    -0.257    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[34]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk_DemoInterconnect_clk_wiz_0_0
Waveform(ns):       { 0.000 6.944 }
Period(ns):         13.889
Sources:            { DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.889      11.313     RAMB36_X1Y16     DemoInterconnect_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.889      86.111     MMCME2_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.944       3.944      MMCME2_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.944       3.944      MMCME2_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.clkfbout
  To Clock:  USE_DIVIDER.clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USE_DIVIDER.clkfbout
Waveform(ns):       { 0.000 6.944 }
Period(ns):         13.889
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.889      12.640     MMCME2_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.889      86.111     MMCME2_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (USE_DIVIDER.dclk_mmcm rise@13.889ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 0.966ns (14.171%)  route 5.851ns (85.829%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.847ns = ( 15.735 - 13.889 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.575    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     0.832    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2830, routed)        1.559     2.487    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X49Y97         FDRE                                         r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.419     2.906 r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=182, routed)         4.272     7.178    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X40Y108        LUT6 (Prop_lut6_I2_O)        0.299     7.477 r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_7/O
                         net (fo=1, routed)           0.585     8.062    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_7_n_0
    SLICE_X40Y107        LUT6 (Prop_lut6_I1_O)        0.124     8.186 f  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_3/O
                         net (fo=1, routed)           0.994     9.179    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[4]_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.303 r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.303    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17_n_4
    SLICE_X41Y101        FDRE                                         r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     13.889    13.889 r  
    L17                                               0.000    13.889 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.889    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    15.294 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.456    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.235 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    10.822    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.913 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.457    12.370    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    14.034    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2830, routed)        1.610    15.735    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X41Y101        FDRE                                         r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/C
                         clock pessimism              0.698    16.433    
                         clock uncertainty           -0.151    16.282    
    SLICE_X41Y101        FDRE (Setup_fdre_C_D)        0.031    16.313    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]
  -------------------------------------------------------------------
                         required time                         16.313    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  7.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.248ns (52.202%)  route 0.227ns (47.798%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    -0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.549    -0.615    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486    -0.079    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2830, routed)        0.562     0.509    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y98         FDRE                                         r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     0.650 r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[15]/Q
                         net (fo=1, routed)           0.227     0.877    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]
    SLICE_X41Y103        LUT5 (Prop_lut5_I0_O)        0.045     0.922 r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]_i_2/O
                         net (fo=1, routed)           0.000     0.922    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]_i_2_n_0
    SLICE_X41Y103        MUXF7 (Prop_muxf7_I0_O)      0.062     0.984 r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.984    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]
    SLICE_X41Y103        FDRE                                         r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.817    -0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530    -0.272    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2830, routed)        0.916     0.674    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X41Y103        FDRE                                         r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/C
                         clock pessimism              0.185     0.858    
    SLICE_X41Y103        FDRE (Hold_fdre_C_D)         0.105     0.963    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USE_DIVIDER.dclk_mmcm
Waveform(ns):       { 0.000 6.944 }
Period(ns):         13.889
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.889      10.945     RAMB36_X1Y16     DemoInterconnect_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.889      199.471    MMCME2_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.944       5.694      SLICE_X30Y65     DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.944       5.694      SLICE_X34Y66     DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DemoInterconnect_clk_wiz_0_0
  To Clock:  clkfbout_DemoInterconnect_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DemoInterconnect_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    DemoInterconnect_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  uart_DemoInterconnect_clk_wiz_0_0
  To Clock:  uart_DemoInterconnect_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       65.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.583ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART_TX_1
                            (output port clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            83.333ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@83.333ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 3.982ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.654ns = ( 78.679 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=97, routed)          1.662    -0.831    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_Clk
    OLOGIC_X1Y85         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         FDRE (Prop_fdre_C_Q)         0.472    -0.359 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Serial_reg/Q
                         net (fo=1, routed)           0.001    -0.358    UART_TX_1_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510     3.153 r  UART_TX_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.153    UART_TX_1
    K3                                                                r  UART_TX_1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    83.333    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.398    79.077    
                         clock uncertainty           -0.342    78.735    
                         output delay               -10.000    68.735    
  -------------------------------------------------------------------
                         required time                         68.735    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                 65.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    -0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -1.309    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.289 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.303    -0.986    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0_en_clk
    SLICE_X7Y46          FDCE                                         r  DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.845 r  DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.789    DemoInterconnect_i/clk_wiz_0/inst/seq_reg2[0]
    SLICE_X7Y46          FDCE                                         r  DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.822    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.779 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.530    -1.249    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0_en_clk
    SLICE_X7Y46          FDCE                                         r  DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.263    -0.986    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.075    -0.911    DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_DemoInterconnect_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X58Y79     DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.666      41.167     SLICE_X7Y46      DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_DemoInterconnect_clk_wiz_0_0
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DemoInterconnect_i/interface_axi_master_0/U0/current_body_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@13.889ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.642ns (11.717%)  route 4.837ns (88.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 12.339 - 13.889 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=97, routed)          1.540    -0.953    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X42Y78         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[6]/Q
                         net (fo=4, routed)           3.030     2.595    DemoInterconnect_i/interface_axi_master_0/U0/if00_data_in[6]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.719 r  DemoInterconnect_i/interface_axi_master_0/U0/current_body[30]_i_1/O
                         net (fo=4, routed)           1.807     4.526    DemoInterconnect_i/interface_axi_master_0/U0/current_body[30]_i_1_n_0
    SLICE_X42Y70         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/current_body_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     13.889    13.889 r  
    L17                                               0.000    13.889 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.889    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    15.294 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.456    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.235 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    10.822    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.913 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.426    12.339    DemoInterconnect_i/interface_axi_master_0/U0/m00_axi_aclk
    SLICE_X42Y70         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/current_body_reg[22]/C
                         clock pessimism              0.398    12.737    
                         clock uncertainty           -0.462    12.275    
    SLICE_X42Y70         FDRE (Setup_fdre_C_D)       -0.013    12.262    DemoInterconnect_i/interface_axi_master_0/U0/current_body_reg[22]
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  7.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DemoInterconnect_i/interface_axi_master_1/U0/current_head_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.164ns (15.568%)  route 0.889ns (84.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=97, routed)          0.555    -0.609    DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/i_Clk
    SLICE_X46Y68         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_Byte_reg[2]/Q
                         net (fo=3, routed)           0.889     0.445    DemoInterconnect_i/interface_axi_master_1/U0/if00_data_in[2]
    SLICE_X47Y67         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/current_head_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.823    -0.847    DemoInterconnect_i/interface_axi_master_1/U0/m00_axi_aclk
    SLICE_X47Y67         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/current_head_reg[2]/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.462     0.170    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.061     0.231    DemoInterconnect_i/interface_axi_master_1/U0/current_head_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0
  To Clock:  uart_DemoInterconnect_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@83.333ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@69.444ns)
  Data Path Delay:        5.131ns  (logic 0.704ns (13.721%)  route 4.427ns (86.279%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 81.853 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 68.496 - 69.444 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     69.444    69.444 r  
    L17                                               0.000    69.444 r  sys_clk (IN)
                         net (fo=0)                   0.000    69.444    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    70.920 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.153    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    65.189 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    66.855    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    66.951 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.545    68.496    DemoInterconnect_i/interface_axi_master_1/U0/m00_axi_aclk
    SLICE_X51Y71         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456    68.952 r  DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.914    70.865    DemoInterconnect_i/interface_axi_master_1/U0/current_state[0]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    70.989 r  DemoInterconnect_i/interface_axi_master_1/U0/if00_load_out_INST_0/O
                         net (fo=3, routed)           1.965    72.955    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_TX_Load
    SLICE_X58Y79         LUT4 (Prop_lut4_I2_O)        0.124    73.079 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data[7]_i_1/O
                         net (fo=8, routed)           0.548    73.627    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data[7]_i_1_n_0
    SLICE_X59Y78         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    83.333    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    80.266    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    80.357 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=97, routed)          1.496    81.853    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_Clk
    SLICE_X59Y78         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[0]/C
                         clock pessimism              0.398    82.251    
                         clock uncertainty           -0.462    81.789    
    SLICE_X59Y78         FDRE (Setup_fdre_C_CE)      -0.205    81.584    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         81.584    
                         arrival time                         -73.627    
  -------------------------------------------------------------------
                         slack                                  7.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.231ns (17.057%)  route 1.123ns (82.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.554    -0.610    DemoInterconnect_i/interface_axi_master_1/U0/m00_axi_aclk
    SLICE_X53Y71         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_current_state_reg[3]/Q
                         net (fo=32, routed)          0.425    -0.044    DemoInterconnect_i/interface_axi_master_1/U0/current_state[3]
    SLICE_X56Y75         LUT6 (Prop_lut6_I2_O)        0.045     0.001 r  DemoInterconnect_i/interface_axi_master_1/U0/if00_load_out_INST_0/O
                         net (fo=3, routed)           0.698     0.700    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_TX_Load
    SLICE_X58Y79         LUT5 (Prop_lut5_I0_O)        0.045     0.745 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_i_1/O
                         net (fo=1, routed)           0.000     0.745    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_i_1_n_0
    SLICE_X58Y79         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=97, routed)          0.850    -0.820    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_Clk
    SLICE_X58Y79         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_reg/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.462     0.197    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.092     0.289    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_reg
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.456    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       10.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.889ns  (USE_DIVIDER.dclk_mmcm rise@13.889ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.518ns (16.746%)  route 2.575ns (83.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 15.567 - 13.889 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.575    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     0.832    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2830, routed)        1.552     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X38Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     2.998 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         2.575     5.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     13.889    13.889 r  
    L17                                               0.000    13.889 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.889    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    15.294 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.456    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.235 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    10.822    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.913 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.457    12.370    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    14.034    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2830, routed)        1.442    15.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X53Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.769    16.336    
                         clock uncertainty           -0.151    16.185    
    SLICE_X53Y93         FDCE (Recov_fdce_C_CLR)     -0.405    15.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         15.780    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                 10.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.303%)  route 0.176ns (51.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.589ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.549    -0.615    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486    -0.079    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2830, routed)        0.562     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X46Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164     0.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.176     0.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X45Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.817    -0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530    -0.272    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2830, routed)        0.831     0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/CLK
    SLICE_X45Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.064     0.525    
    SLICE_X45Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.890ns (21.051%)  route 3.338ns (78.949%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 36.006 - 33.000 ) 
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.537     3.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     3.879 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.878     4.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.124     4.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.967     5.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I0_O)        0.124     5.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.841     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X33Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.652     7.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.428    36.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.324    36.330    
                         clock uncertainty           -0.035    36.295    
    SLICE_X35Y84         FDCE (Recov_fdce_C_CLR)     -0.405    35.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.890    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                 28.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.705%)  route 0.189ns (57.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.832     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X54Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.343     1.310    
    SLICE_X54Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.362    





