<!DOCTYPE html>
<html>
 <head>
  <meta charset="utf-8" />
  <title>PCI-bus and Core 2 Due mobile - Forums - ASM Community</title>
  <link rel="stylesheet" type="text/css" href="../../../style.css" />
  <link rel="canonical" href="../?id=30106" />
     </head>
 <body>
  <div id="header">
   <h1><a href="../../../">ASM Community</a></h1>
  </div>
  <div id="content">
   <p class="breadcrumbs"><a href="../../../">Home</a> &raquo; <a href="../../">Forums</a> &raquo; <a href="../../board/?id=113">Low Level Concepts</a> &raquo; <a href="../?id=30106">PCI-bus and Core 2 Due mobile</a></p>
   <div class="post" id="post-212355">
    <div class="subject"><a href="#post-212355">PCI-bus and Core 2 Due mobile</a></div>
    <div class="body">How CPU(Intel Core 2 Due) differentiates I/O space access from memory? I am looking for some CPU pins and signals involved.<br /><br />Besides how PCI protocol separates I/O access from memory? Please explain in terms of PCI bus signals involved in this process.<br /><br />Are byte enable PCI signals or BE#[3::0] used in an I/O read/write transaction from PCI specification point of view? </div>
    <div class="meta">Posted on 2010-07-21 07:33:53 by logicman112</div>
   </div>
  </div>
 </body>
</html>