Formated Inputs and Coverage!
0. Queue Entry
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 0/21 signals.


1. Queue Entry
Generated from 0. Entry
In stage 268 of mutation algorithm "bitflip  1/1".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000100 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 1/21 signals.


2. Queue Entry
Generated from 0. Entry
In stage 292 of mutation algorithm "bitflip  1/1".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 001                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 1/21 signals.


3. Queue Entry
Generated from 0. Entry
In stage 296 of mutation algorithm "bitflip  1/1".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 1                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 1/21 signals.


4. Queue Entry
Generated from 0. Entry
In stage 307 of mutation algorithm "bitflip  1/1".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 1            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 4/21 signals.


5. Queue Entry
Generated from 0. Entry
In stage 319 of mutation algorithm "bitflip  1/1".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 1             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 1/21 signals.


6. Queue Entry
Generated from 0. Entry
In stage 36 of mutation algorithm "bitflip 16/8".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 001                           | 111                           | 111                         | 11                           | 11                           | 1                       | 1                       | 1                             | 1                       | 1                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 6/21 signals.


7. Queue Entry
Generated from 0. Entry
In stage 34 of mutation algorithm "bitflip 32/8".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00111111                    | 1111                        | 1111                        | 111                           | 111                           | 111                         | 11                           | 11                           | 1                       | 1                       | 1                             | 1                       | 1                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 5/21 signals.


8. Queue Entry
Generated from 0. Entry
In stage 22 of mutation algorithm "random biflips".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 1000000000001000000000000000000000000000000000000000000000000000 | 1000000000000000010010000000110001000000000101000100000010000000 | 010000000000000100000000000000000000000 | 001000011000000000000000010000000000000 | 10000011000000000000101000000100 | 00000100000000000000000000000000 | 01000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0010000000000001000000000010000000000010000000000000000000000000 | 0000000000000000000100000000000000000010000000000010000100001000 | 000000000000010000000000000000100000100 | 000000000000110000000101000000000000000 | 10000000001000000000010000000000 | 00000000000000000000011010000001 | 00010000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 01                           | 1                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 1            | 0          | 1          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0001110000000000000000000100000000000000000000000000100000001000 | 0000000000010000000000000001000000000000000001000000000000000000 | 000000000011000000001000000001000000010 | 000000100100000000000000000000010000100 | 00101000000000000100000010000100 | 00000010100000000000000000001000 | 01000100                    | 0000                        | 0110                        | 001                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 4/21 signals.


9. Queue Entry
Generated from 0. Entry
In stage 75 of mutation algorithm "random biflips".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000100000000010000010000001001000000100000000000011000000000000 | 0010010010000000100000000000010000000100000010100000010000000000 | 001000010000000000000000000000100000000 | 000000000000011001000000001000000000000 | 00011000000100010000000010000001 | 00000000000001000100000000000001 | 00001010                    | 0000                        | 0101                        | 000                           | 100                           | 000                         | 00                           | 10                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 1            | 0          | 0          | 0              | 1             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000001000000011010000110000001000000100000000010100000010 | 0001000000000000001100000010010000010000000000000001000100000100 | 001000000000100000000000000000000010000 | 000001100000000000000010000010000000000 | 00001010000000000100000000000100 | 10010000000000000100000000000000 | 00100000                    | 0000                        | 1100                        | 000                           | 000                           | 001                         | 00                           | 01                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 1                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000100100000110100000000101100000100010000001000010000000000000 | 0000000100000010000001010000000000100000000100000010000000001001 | 000000000000111001100000000010000000000 | 000100000000000000001000010010000010000 | 00000010000000000001110000000000 | 00000010000010000000001010000000 | 00000000                    | 0000                        | 0000                        | 000                           | 001                           | 000                         | 10                           | 00                           | 1                       | 0                       | 0                             | 1                       | 0                       | 0                             | 0                            | 0                       | 0         | 1            | 0          | 0          | 1              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 7/21 signals.


10. Queue Entry
Generated from 2. Entry
In stage 8548 of mutation algorithm "random biflips".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0100000000010000000001000001100000001001100000000100000000000000 | 0000000010000000000000000001010010000000010000000000000000000000 | 010001010000000100000011001000110001000 | 001001000000000000010110000001000000100 | 00000110000000000000010101000000 | 00000000001000001000000001000000 | 01100000                    | 0000                        | 1000                        | 000                           | 001                           | 000                         | 10                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 1         | 0            | 1          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000101001001000010001000000011100001111000010001000010000 | 0000010000000000000010010010000000100000011000000000001000000000 | 010000000000100100000100000010000000001 | 010010000010000100000010010000000000100 | 00000000000001010001100001000010 | 00000001000101000000100001000000 | 00000000                    | 0000                        | 0010                        | 010                           | 000                           | 000                         | 10                           | 10                           | 0                       | 1                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000000000000010001000000100001000000000100000001000001000001000 | 0100000000000100000000000000010000000000000000100001000000000100 | 000000000000000000000100000000100000000 | 000001001000000000000010100000100000100 | 01000000000000011000110000100000 | 00000000000000001000000100001001 | 00000001                    | 0010                        | 0000                        | 000                           | 000                           | 100                         | 00                           | 00                           | 1                       | 1                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 1            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 3/21 signals.


Total Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 16/21 signals.
190991.9 runs/s (33543263 tests total)
Discovered 1836 new paths.
Discovered 11 new inputs.
Bitmap: [0, 0, 2, 0, 138, 127, 255, 255]

