// Seed: 24467203
module module_0;
  always begin
    disable id_1;
    if (id_1 && 1'b0 && 1'd0 && id_1 == id_1) begin
      deassign id_1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @* begin
    if (id_3) begin
      id_4 = 1;
    end else begin
      release id_2;
    end
  end
  bufif0 (id_2, id_3, id_4);
  module_0();
endmodule
module module_2 (
    input tri   id_0,
    input uwire id_1
);
  wire id_3;
  integer id_4;
  module_0();
  assign id_4 = 1;
endmodule
