background_red.v,verilog,xil_defaultlib,../../../../architecture_stable.srcs/sources_1/ip/background_red/sim/background_red.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
