$date
	Sun Dec 17 14:59:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ t $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#7
1$
#10
1#
#14
0$
#15
1"
#21
1$
#28
0$
#30
0"
#35
1$
#42
0$
#45
1"
#49
1$
#56
0$
#60
0"
#63
1$
#70
0$
#75
1"
#77
1$
#84
0$
#90
0"
#91
1$
#98
0$
#105
1$
1"
#112
0$
#119
1$
#120
1!
0"
#126
0$
#133
1$
#135
1"
#140
0$
#147
1$
#150
0!
0"
#154
0$
#161
1$
#165
1"
#168
0$
#175
1$
#180
1!
0"
#182
0$
#189
1$
#195
1"
#196
0$
#203
1$
#210
0$
0"
#217
1$
#224
0$
#225
1"
#231
1$
#238
0$
#240
0"
#245
1$
#252
0$
#255
1"
#259
1$
#266
0$
#270
0"
#273
1$
#280
0$
#285
1"
#287
1$
#294
0$
#300
0"
#301
1$
#308
0$
#315
1$
1"
#322
0$
#329
1$
#330
0!
0"
#336
0$
#343
1$
#345
1"
#350
0$
#357
1$
#360
1!
0"
#364
0$
#371
1$
#375
1"
#378
0$
#385
1$
#390
0!
0"
#392
0$
#399
1$
#405
1"
#406
0$
#413
1$
#420
0$
0"
#427
1$
#434
0$
#435
1"
#441
1$
#448
0$
#450
0"
#455
1$
#462
0$
#465
1"
#469
1$
#476
0$
#480
0"
#483
1$
#490
0$
#495
1"
#497
1$
#500
