#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar 21 18:34:54 2020
# Process ID: 39318
# Current directory: /home/cyx/Desktop/Ex2-Computer-Principles
# Command line: vivado
# Log file: /home/cyx/Desktop/Ex2-Computer-Principles/vivado.log
# Journal file: /home/cyx/Desktop/Ex2-Computer-Principles/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.xpr
update_compile_order -fileset sources_1
close [ open /home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/CYX_ALU_Core.v w ]
add_files /home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/CYX_ALU_Core.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CYX_ALU_Core [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sim_1/new/CYX_ALU_Core_tb.v w ]
add_files -fileset sim_1 /home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sim_1/new/CYX_ALU_Core_tb.v
update_compile_order -fileset sim_1
