/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [20:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_51z;
  wire [5:0] celloutsig_0_52z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  reg [5:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_2z[17] | in_data[13]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[0] | celloutsig_1_1z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z | celloutsig_1_1z);
  assign celloutsig_1_4z = ~(in_data[110] | celloutsig_1_1z);
  assign celloutsig_1_14z = ~(celloutsig_1_13z | celloutsig_1_13z);
  assign celloutsig_1_16z = ~(celloutsig_1_6z[7] | celloutsig_1_15z);
  assign celloutsig_1_18z = ~(celloutsig_1_5z[3] | celloutsig_1_7z);
  assign celloutsig_0_0z = in_data[37:21] / { 1'h1, in_data[59:44] };
  assign celloutsig_0_4z = { celloutsig_0_2z[11:5], celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[11:5] };
  assign celloutsig_0_51z = { in_data[60:53], celloutsig_0_8z } / { 1'h1, celloutsig_0_2z[13:10], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_52z = celloutsig_0_0z[13:8] / { 1'h1, celloutsig_0_51z[5:4], celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[142:140] / { 1'h1, in_data[140:139] };
  assign celloutsig_1_5z = { in_data[162], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } / { 1'h1, in_data[185:182], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_6z = celloutsig_1_5z[7:0] / { 1'h1, in_data[174:173], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_2z[15:10], celloutsig_0_4z } / { 1'h1, celloutsig_0_0z[14:4], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_19z = { in_data[130:120], celloutsig_1_14z, celloutsig_1_16z } / { 1'h1, celloutsig_1_18z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_14z };
  assign celloutsig_0_11z = { celloutsig_0_9z[4:0], celloutsig_0_7z } / { 1'h1, celloutsig_0_9z[12:11], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_8z[3], celloutsig_0_7z, celloutsig_0_3z } / { 1'h1, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_20z = { celloutsig_0_4z[7:2], celloutsig_0_10z } / { 1'h1, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[24:6], celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[5:3], celloutsig_0_0z };
  assign celloutsig_0_7z = | { in_data[7:1], celloutsig_0_0z[5:3] };
  assign celloutsig_0_77z = | { celloutsig_0_52z, celloutsig_0_20z[5:2] };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[121:111] };
  assign celloutsig_1_7z = | { celloutsig_1_3z, celloutsig_1_0z, in_data[104:102] };
  assign celloutsig_1_8z = | celloutsig_1_5z[5:3];
  assign celloutsig_1_13z = | { celloutsig_1_6z, celloutsig_1_5z[7:1] };
  assign celloutsig_1_15z = | { celloutsig_1_5z[3:1], celloutsig_1_4z };
  assign celloutsig_0_10z = | { celloutsig_0_6z, in_data[46:28], celloutsig_0_0z[5:3] };
  assign celloutsig_0_1z = | in_data[7:1];
  assign celloutsig_0_19z = | { celloutsig_0_6z, celloutsig_0_2z[16:14], in_data[46:28], in_data[7:1], celloutsig_0_0z[11:2] };
  assign celloutsig_0_3z = | celloutsig_0_0z[5:3];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_8z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = celloutsig_0_4z[6:2];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_78z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_78z = { celloutsig_0_2z[7:4], celloutsig_0_3z, celloutsig_0_6z };
  assign { out_data[128], out_data[108:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
