

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Tue Jan  7 17:04:40 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12567|  12567|  12567|  12567|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     16|     16|         1|          1|          1|     16|    yes   |
        |- Loop 2  |  12547|  12547|         5|          1|          0|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_buffer_15 = alloca i32"   --->   Operation 10 'alloca' 'kernel_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_buffer_15_1 = alloca i32"   --->   Operation 11 'alloca' 'kernel_buffer_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_buffer_15_2 = alloca i32"   --->   Operation 12 'alloca' 'kernel_buffer_15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_buffer_15_3 = alloca i32"   --->   Operation 13 'alloca' 'kernel_buffer_15_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_buffer_15_4 = alloca i32"   --->   Operation 14 'alloca' 'kernel_buffer_15_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_buffer_15_5 = alloca i32"   --->   Operation 15 'alloca' 'kernel_buffer_15_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_buffer_15_6 = alloca i32"   --->   Operation 16 'alloca' 'kernel_buffer_15_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_buffer_15_7 = alloca i32"   --->   Operation 17 'alloca' 'kernel_buffer_15_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_buffer_15_8 = alloca i32"   --->   Operation 18 'alloca' 'kernel_buffer_15_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_buffer_15_9 = alloca i32"   --->   Operation 19 'alloca' 'kernel_buffer_15_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_buffer_15_10 = alloca i32"   --->   Operation 20 'alloca' 'kernel_buffer_15_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_buffer_15_11 = alloca i32"   --->   Operation 21 'alloca' 'kernel_buffer_15_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_buffer_15_12 = alloca i32"   --->   Operation 22 'alloca' 'kernel_buffer_15_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_buffer_15_13 = alloca i32"   --->   Operation 23 'alloca' 'kernel_buffer_15_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_buffer_15_14 = alloca i32"   --->   Operation 24 'alloca' 'kernel_buffer_15_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_15_15 = alloca i32"   --->   Operation 25 'alloca' 'kernel_buffer_15_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %branch043" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %hls_label_0_end ], [ 0, %branch043.preheader.critedge ]"   --->   Operation 28 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp eq i5 %i_0, -16" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 29 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 30 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 31 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %hls_label_0_begin" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 33 'specregionbegin' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %i_0 to i4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 35 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.06ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -10450, i16 -2469, i16 -6603, i16 -5012, i16 -7282, i16 4203, i16 -4648, i16 -5960, i16 8633, i16 -3476, i16 -5839, i16 -8678, i16 -5088, i16 5693, i16 -8689, i16 6196, i4 %trunc_ln28)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 36 'mux' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i16 %tmp_s to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 37 'sext' 'kernel_buffer_0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln28, label %branch15 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 38 'switch' <Predicate = (!icmp_ln26)> <Delay = 1.42>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_14" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 39 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 14)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 40 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 14)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_13" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 41 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 13)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 42 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 13)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_12" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 43 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 12)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 44 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 12)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_11" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 45 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 11)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 46 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 11)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_10" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 47 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 48 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_9" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 49 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 9)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 50 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 9)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_8" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 51 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 52 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_7" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 53 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 7)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 54 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_6" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 55 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 56 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_5" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 57 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 58 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 59 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 4)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 60 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 4)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_3" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 61 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 3)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 62 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 3)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 63 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 2)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 64 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_1" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 65 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 66 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 67 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 0)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 68 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 0)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 69 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 15)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 70 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 15)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 71 'specregionend' 'empty_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %branch043" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 72 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i14 [ %add_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 74 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %select_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 75 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ %select_ln33, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 76 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %select_ln36_2, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 77 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%buffer_0 = phi i24 [ %buffer, %ifFalse ], [ -6470, %.preheader.preheader ]"   --->   Operation 78 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ %in_d, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 79 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 80 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 81 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 82 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln39_4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 83 'bitconcatenate' 'shl_ln39_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i7 %shl_ln39_4 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 84 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.73ns)   --->   "%sub_ln39 = sub i11 %zext_ln39, %zext_ln39_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 85 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 86 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.63ns)   --->   "%add_ln39 = add i11 %sub_ln39, %zext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 87 'add' 'add_ln39' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (2.20ns)   --->   "%icmp_ln31 = icmp eq i14 %indvar_flatten18, -3840" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 88 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.81ns)   --->   "%add_ln31 = add i14 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 89 'add' 'add_ln31' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 91 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.77ns)   --->   "%icmp_ln33 = icmp eq i10 %indvar_flatten, 448" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 92 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i5 0, i5 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 93 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln39_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 94 'bitconcatenate' 'shl_ln39_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i10 %shl_ln39_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 95 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln39_4_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 96 'bitconcatenate' 'shl_ln39_4_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i7 %shl_ln39_4_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 97 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.73ns)   --->   "%sub_ln39_1 = sub i11 %zext_ln39_2, %zext_ln39_3" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 98 'sub' 'sub_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.69ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i11 %sub_ln39_1, i11 %sub_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 99 'select' 'select_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%select_ln32_2 = select i1 %icmp_ln33, i11 %sub_ln39_1, i11 %add_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 100 'select' 'select_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, true" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 101 'xor' 'xor_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 102 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln36, %xor_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 103 'and' 'and_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.21ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i5 %out_h, i5 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 104 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %select_ln32" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 105 'add' 'out_w' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln36 = or i1 %and_ln32, %icmp_ln33" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 106 'or' 'or_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.21ns)   --->   "%select_ln36_1 = select i1 %or_ln36, i5 0, i5 %in_d_0" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 107 'select' 'select_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %out_w to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 108 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.21ns)   --->   "%select_ln36_2 = select i1 %and_ln32, i5 %out_w, i5 %select_ln32" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 109 'select' 'select_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.63ns)   --->   "%add_ln39_2 = add i11 %zext_ln36_1, %select_ln32_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 110 'add' 'add_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln36_3 = select i1 %and_ln32, i11 %add_ln39_2, i11 %select_ln32_2" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 111 'select' 'select_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i5 %select_ln36_1 to i4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 112 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.78ns)   --->   "%in_d = add i5 1, %select_ln36_1" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 113 'add' 'in_d' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.73ns)   --->   "%add_ln33 = add i10 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 114 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.68ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i10 1, i10 %add_ln33" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 115 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 116 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 9.63>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i5 %select_ln36_2 to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 117 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i11 %select_ln36_3 to i15" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 118 'sext' 'sext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i5 %select_ln36_1 to i15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 119 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (3.36ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_1 = mul i15 784, %zext_ln39_4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 120 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln39_1 = add i15 %mul_ln39_1, %sext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 121 'add' 'add_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i15 %add_ln39_1 to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 122 'sext' 'sext_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i32 %sext_ln39 to i64" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 123 'zext' 'zext_ln39_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln39_5" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 124 'getelementptr' 'input_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 125 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 125 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 126 [1/1] (1.36ns)   --->   "%icmp_ln36_1 = icmp eq i5 %in_d, -16" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 126 'icmp' 'icmp_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36_1, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 127 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (1.63ns)   --->   "%add_ln47 = add i11 %zext_ln36_2, %select_ln32_1" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 128 'add' 'add_ln47' <Predicate = (icmp_ln36_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%kernel_buffer_15_lo = load i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 129 'load' 'kernel_buffer_15_lo' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%kernel_buffer_15_1_s = load i32* %kernel_buffer_15_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 130 'load' 'kernel_buffer_15_1_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%kernel_buffer_15_2_s = load i32* %kernel_buffer_15_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 131 'load' 'kernel_buffer_15_2_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%kernel_buffer_15_3_s = load i32* %kernel_buffer_15_3" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 132 'load' 'kernel_buffer_15_3_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%kernel_buffer_15_4_s = load i32* %kernel_buffer_15_4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 133 'load' 'kernel_buffer_15_4_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%kernel_buffer_15_5_s = load i32* %kernel_buffer_15_5" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 134 'load' 'kernel_buffer_15_5_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%kernel_buffer_15_6_s = load i32* %kernel_buffer_15_6" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 135 'load' 'kernel_buffer_15_6_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%kernel_buffer_15_7_s = load i32* %kernel_buffer_15_7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 136 'load' 'kernel_buffer_15_7_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%kernel_buffer_15_8_s = load i32* %kernel_buffer_15_8" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 137 'load' 'kernel_buffer_15_8_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%kernel_buffer_15_9_s = load i32* %kernel_buffer_15_9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 138 'load' 'kernel_buffer_15_9_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%kernel_buffer_15_10_1 = load i32* %kernel_buffer_15_10" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 139 'load' 'kernel_buffer_15_10_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%kernel_buffer_15_11_1 = load i32* %kernel_buffer_15_11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 140 'load' 'kernel_buffer_15_11_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%kernel_buffer_15_12_1 = load i32* %kernel_buffer_15_12" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 141 'load' 'kernel_buffer_15_12_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%kernel_buffer_15_13_1 = load i32* %kernel_buffer_15_13" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 142 'load' 'kernel_buffer_15_13_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_buffer_15_14_1 = load i32* %kernel_buffer_15_14" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 143 'load' 'kernel_buffer_15_14_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%kernel_buffer_15_15_1 = load i32* %kernel_buffer_15_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 144 'load' 'kernel_buffer_15_15_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 145 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 145 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 146 [1/1] (2.06ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %kernel_buffer_15_lo, i32 %kernel_buffer_15_1_s, i32 %kernel_buffer_15_2_s, i32 %kernel_buffer_15_3_s, i32 %kernel_buffer_15_4_s, i32 %kernel_buffer_15_5_s, i32 %kernel_buffer_15_6_s, i32 %kernel_buffer_15_7_s, i32 %kernel_buffer_15_8_s, i32 %kernel_buffer_15_9_s, i32 %kernel_buffer_15_10_1, i32 %kernel_buffer_15_11_1, i32 %kernel_buffer_15_12_1, i32 %kernel_buffer_15_13_1, i32 %kernel_buffer_15_14_1, i32 %kernel_buffer_15_15_1, i4 %trunc_ln39)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 146 'mux' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 147 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (8.51ns)   --->   "%mul_ln39 = mul nsw i32 %sext_ln39_1, %tmp_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 148 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.56>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 149 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 150 'speclooptripcount' 'empty_17' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 151 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln36 = select i1 %or_ln36, i24 -6470, i24 %buffer_0" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 152 'select' 'select_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 153 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:38]   --->   Operation 154 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln39_2 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %mul_ln39, i32 13, i32 31)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 155 'partselect' 'trunc_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln39_2 = sext i19 %trunc_ln39_2 to i24" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 156 'sext' 'sext_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (2.31ns) (out node of the LUT)   --->   "%buffer = add i24 %select_ln36, %sext_ln39_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 157 'add' 'buffer' <Predicate = (!icmp_ln31)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [../layers_c/pointwise_conv2d.cpp:45]   --->   Operation 158 'specregionend' 'empty_18' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %buffer, i32 23)" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 159 'bitselect' 'tmp_3' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%trunc_ln46 = trunc i24 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 160 'trunc' 'trunc_ln46' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln46 = xor i1 %tmp_3, true" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 161 'xor' 'xor_ln46' <Predicate = (icmp_ln36_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%select_ln46 = select i1 %xor_ln46, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 162 'select' 'select_ln46' <Predicate = (icmp_ln36_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln47 = and i16 %select_ln46, %trunc_ln46" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 163 'and' 'and_ln47' <Predicate = (icmp_ln36_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i11 %add_ln47 to i32" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 164 'sext' 'sext_ln47' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %sext_ln47 to i64" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 165 'zext' 'zext_ln47' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 166 'getelementptr' 'output_addr' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (3.25ns)   --->   "store i16 %and_ln47, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 167 'store' <Predicate = (icmp_ln36_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 168 'br' <Predicate = (icmp_ln36_1)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 169 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 170 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_15      (alloca           ) [ 0011111110]
kernel_buffer_15_1    (alloca           ) [ 0011111110]
kernel_buffer_15_2    (alloca           ) [ 0011111110]
kernel_buffer_15_3    (alloca           ) [ 0011111110]
kernel_buffer_15_4    (alloca           ) [ 0011111110]
kernel_buffer_15_5    (alloca           ) [ 0011111110]
kernel_buffer_15_6    (alloca           ) [ 0011111110]
kernel_buffer_15_7    (alloca           ) [ 0011111110]
kernel_buffer_15_8    (alloca           ) [ 0011111110]
kernel_buffer_15_9    (alloca           ) [ 0011111110]
kernel_buffer_15_10   (alloca           ) [ 0011111110]
kernel_buffer_15_11   (alloca           ) [ 0011111110]
kernel_buffer_15_12   (alloca           ) [ 0011111110]
kernel_buffer_15_13   (alloca           ) [ 0011111110]
kernel_buffer_15_14   (alloca           ) [ 0011111110]
kernel_buffer_15_15   (alloca           ) [ 0011111110]
empty                 (speclooptripcount) [ 0000000000]
br_ln26               (br               ) [ 0110000000]
i_0                   (phi              ) [ 0010000000]
icmp_ln26             (icmp             ) [ 0010000000]
empty_15              (speclooptripcount) [ 0000000000]
i                     (add              ) [ 0110000000]
br_ln26               (br               ) [ 0000000000]
tmp                   (specregionbegin  ) [ 0000000000]
specpipeline_ln27     (specpipeline     ) [ 0000000000]
trunc_ln28            (trunc            ) [ 0010000000]
tmp_s                 (mux              ) [ 0000000000]
kernel_buffer_0       (sext             ) [ 0000000000]
switch_ln28           (switch           ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln28               (br               ) [ 0000000000]
empty_16              (specregionend    ) [ 0000000000]
br_ln26               (br               ) [ 0110000000]
br_ln32               (br               ) [ 0001111110]
indvar_flatten18      (phi              ) [ 0000111110]
out_h_0               (phi              ) [ 0000111110]
indvar_flatten        (phi              ) [ 0000111110]
out_w_0               (phi              ) [ 0000111110]
buffer_0              (phi              ) [ 0000111110]
in_d_0                (phi              ) [ 0000111110]
specpipeline_ln32     (specpipeline     ) [ 0000000000]
shl_ln                (bitconcatenate   ) [ 0000000000]
zext_ln39             (zext             ) [ 0000000000]
shl_ln39_4            (bitconcatenate   ) [ 0000000000]
zext_ln39_1           (zext             ) [ 0000000000]
sub_ln39              (sub              ) [ 0000000000]
zext_ln36             (zext             ) [ 0000000000]
add_ln39              (add              ) [ 0000000000]
icmp_ln31             (icmp             ) [ 0000111110]
add_ln31              (add              ) [ 0001111110]
br_ln31               (br               ) [ 0000000000]
out_h                 (add              ) [ 0000000000]
icmp_ln33             (icmp             ) [ 0000000000]
select_ln32           (select           ) [ 0000000000]
shl_ln39_mid1         (bitconcatenate   ) [ 0000000000]
zext_ln39_2           (zext             ) [ 0000000000]
shl_ln39_4_mid1       (bitconcatenate   ) [ 0000000000]
zext_ln39_3           (zext             ) [ 0000000000]
sub_ln39_1            (sub              ) [ 0000000000]
select_ln32_1         (select           ) [ 0000110000]
select_ln32_2         (select           ) [ 0000000000]
xor_ln32              (xor              ) [ 0000000000]
icmp_ln36             (icmp             ) [ 0000000000]
and_ln32              (and              ) [ 0000000000]
select_ln31           (select           ) [ 0001111110]
out_w                 (add              ) [ 0000000000]
or_ln36               (or               ) [ 0000111110]
select_ln36_1         (select           ) [ 0000110000]
zext_ln36_1           (zext             ) [ 0000000000]
select_ln36_2         (select           ) [ 0001111110]
add_ln39_2            (add              ) [ 0000000000]
select_ln36_3         (select           ) [ 0000110000]
trunc_ln39            (trunc            ) [ 0000111000]
in_d                  (add              ) [ 0001111110]
add_ln33              (add              ) [ 0000000000]
select_ln33           (select           ) [ 0001111110]
br_ln0                (br               ) [ 0001111110]
zext_ln36_2           (zext             ) [ 0000000000]
sext_ln36             (sext             ) [ 0000000000]
zext_ln39_4           (zext             ) [ 0000000000]
mul_ln39_1            (mul              ) [ 0000000000]
add_ln39_1            (add              ) [ 0000000000]
sext_ln39             (sext             ) [ 0000000000]
zext_ln39_5           (zext             ) [ 0000000000]
input_addr            (getelementptr    ) [ 0000101000]
icmp_ln36_1           (icmp             ) [ 0000111110]
br_ln36               (br               ) [ 0000000000]
add_ln47              (add              ) [ 0000101110]
kernel_buffer_15_lo   (load             ) [ 0000000000]
kernel_buffer_15_1_s  (load             ) [ 0000000000]
kernel_buffer_15_2_s  (load             ) [ 0000000000]
kernel_buffer_15_3_s  (load             ) [ 0000000000]
kernel_buffer_15_4_s  (load             ) [ 0000000000]
kernel_buffer_15_5_s  (load             ) [ 0000000000]
kernel_buffer_15_6_s  (load             ) [ 0000000000]
kernel_buffer_15_7_s  (load             ) [ 0000000000]
kernel_buffer_15_8_s  (load             ) [ 0000000000]
kernel_buffer_15_9_s  (load             ) [ 0000000000]
kernel_buffer_15_10_1 (load             ) [ 0000000000]
kernel_buffer_15_11_1 (load             ) [ 0000000000]
kernel_buffer_15_12_1 (load             ) [ 0000000000]
kernel_buffer_15_13_1 (load             ) [ 0000000000]
kernel_buffer_15_14_1 (load             ) [ 0000000000]
kernel_buffer_15_15_1 (load             ) [ 0000000000]
input_load            (load             ) [ 0000100100]
tmp_2                 (mux              ) [ 0000100100]
sext_ln39_1           (sext             ) [ 0000000000]
mul_ln39              (mul              ) [ 0000100010]
specpipeline_ln32     (specpipeline     ) [ 0000000000]
empty_17              (speclooptripcount) [ 0000000000]
specpipeline_ln32     (specpipeline     ) [ 0000000000]
select_ln36           (select           ) [ 0000000000]
tmp_1                 (specregionbegin  ) [ 0000000000]
specpipeline_ln38     (specpipeline     ) [ 0000000000]
trunc_ln39_2          (partselect       ) [ 0000000000]
sext_ln39_2           (sext             ) [ 0000000000]
buffer                (add              ) [ 0001100000]
empty_18              (specregionend    ) [ 0000000000]
tmp_3                 (bitselect        ) [ 0000000000]
trunc_ln46            (trunc            ) [ 0000000000]
xor_ln46              (xor              ) [ 0000000000]
select_ln46           (select           ) [ 0000000000]
and_ln47              (and              ) [ 0000000000]
sext_ln47             (sext             ) [ 0000000000]
zext_ln47             (zext             ) [ 0000000000]
output_addr           (getelementptr    ) [ 0000000000]
store_ln47            (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
empty_14              (speclooptripcount) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i16.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="kernel_buffer_15_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_buffer_15_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="kernel_buffer_15_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="kernel_buffer_15_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="kernel_buffer_15_4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="kernel_buffer_15_5_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_5/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="kernel_buffer_15_6_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_6/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="kernel_buffer_15_7_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_7/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="kernel_buffer_15_8_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_8/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="kernel_buffer_15_9_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_9/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="kernel_buffer_15_10_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_10/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="kernel_buffer_15_11_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_11/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="kernel_buffer_15_12_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_12/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="kernel_buffer_15_13_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_13/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="kernel_buffer_15_14_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_14/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="kernel_buffer_15_15_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_15/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="input_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="output_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln47_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="14" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/8 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="1"/>
<pin id="234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="indvar_flatten18_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="1"/>
<pin id="245" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="indvar_flatten18_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/4 "/>
</bind>
</comp>

<comp id="254" class="1005" name="out_h_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="1"/>
<pin id="256" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="out_h_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/4 "/>
</bind>
</comp>

<comp id="265" class="1005" name="indvar_flatten_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="1"/>
<pin id="267" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvar_flatten_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="276" class="1005" name="out_w_0_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="out_w_0_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/4 "/>
</bind>
</comp>

<comp id="287" class="1005" name="buffer_0_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="24" slack="1"/>
<pin id="289" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="buffer_0_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="24" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="14" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/4 "/>
</bind>
</comp>

<comp id="299" class="1005" name="in_d_0_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="1"/>
<pin id="301" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="in_d_0_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="1" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln26_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln28_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="15" slack="0"/>
<pin id="329" dir="0" index="2" bw="13" slack="0"/>
<pin id="330" dir="0" index="3" bw="14" slack="0"/>
<pin id="331" dir="0" index="4" bw="14" slack="0"/>
<pin id="332" dir="0" index="5" bw="14" slack="0"/>
<pin id="333" dir="0" index="6" bw="14" slack="0"/>
<pin id="334" dir="0" index="7" bw="14" slack="0"/>
<pin id="335" dir="0" index="8" bw="14" slack="0"/>
<pin id="336" dir="0" index="9" bw="15" slack="0"/>
<pin id="337" dir="0" index="10" bw="13" slack="0"/>
<pin id="338" dir="0" index="11" bw="14" slack="0"/>
<pin id="339" dir="0" index="12" bw="15" slack="0"/>
<pin id="340" dir="0" index="13" bw="14" slack="0"/>
<pin id="341" dir="0" index="14" bw="14" slack="0"/>
<pin id="342" dir="0" index="15" bw="15" slack="0"/>
<pin id="343" dir="0" index="16" bw="14" slack="0"/>
<pin id="344" dir="0" index="17" bw="4" slack="0"/>
<pin id="345" dir="1" index="18" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="kernel_buffer_0_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln28_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="1"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln28_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="1"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln28_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln28_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="1"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln28_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="1"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln28_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="1"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln28_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="1"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln28_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="1"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln28_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln28_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="1"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln28_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln28_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="1"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln28_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="1"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln28_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="1"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln28_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln28_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="1"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="shl_ln_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="0" index="1" bw="5" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln39_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="0"/>
<pin id="458" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="shl_ln39_4_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="0" index="1" bw="5" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_4/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln39_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sub_ln39_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="0" index="1" bw="7" slack="0"/>
<pin id="475" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln36_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln39_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln31_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="14" slack="0"/>
<pin id="490" dir="0" index="1" bw="13" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln31_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="14" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="out_h_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="0"/>
<pin id="503" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln33_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="0" index="1" bw="10" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln32_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="shl_ln39_mid1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="0" index="1" bw="5" slack="0"/>
<pin id="523" dir="0" index="2" bw="1" slack="0"/>
<pin id="524" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_mid1/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln39_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="shl_ln39_4_mid1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="0" index="1" bw="5" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_4_mid1/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln39_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_3/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sub_ln39_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="0"/>
<pin id="546" dir="0" index="1" bw="7" slack="0"/>
<pin id="547" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_1/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln32_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="11" slack="0"/>
<pin id="553" dir="0" index="2" bw="11" slack="0"/>
<pin id="554" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln32_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="11" slack="0"/>
<pin id="561" dir="0" index="2" bw="11" slack="0"/>
<pin id="562" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="xor_ln32_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln36_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="0"/>
<pin id="574" dir="0" index="1" bw="5" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="and_ln32_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln31_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="5" slack="0"/>
<pin id="587" dir="0" index="2" bw="5" slack="0"/>
<pin id="588" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="out_w_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="5" slack="0"/>
<pin id="595" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="or_ln36_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln36_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="5" slack="0"/>
<pin id="608" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln36_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln36_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="5" slack="0"/>
<pin id="619" dir="0" index="2" bw="5" slack="0"/>
<pin id="620" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln39_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="11" slack="0"/>
<pin id="627" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln36_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="11" slack="0"/>
<pin id="633" dir="0" index="2" bw="11" slack="0"/>
<pin id="634" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_3/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="trunc_ln39_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="in_d_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="5" slack="0"/>
<pin id="645" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln33_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="select_ln33_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="0" index="2" bw="10" slack="0"/>
<pin id="658" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln36_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="1"/>
<pin id="664" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/5 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sext_ln36_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="1"/>
<pin id="667" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln39_4_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="1"/>
<pin id="670" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_4/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sext_ln39_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="15" slack="0"/>
<pin id="673" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln39_5_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="15" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_5/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln36_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="5" slack="1"/>
<pin id="681" dir="0" index="1" bw="5" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln47_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="0"/>
<pin id="686" dir="0" index="1" bw="11" slack="1"/>
<pin id="687" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="kernel_buffer_15_lo_load_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="5"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_lo/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="kernel_buffer_15_1_s_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="5"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_1_s/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="kernel_buffer_15_2_s_load_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="5"/>
<pin id="697" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_2_s/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="kernel_buffer_15_3_s_load_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="5"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_3_s/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="kernel_buffer_15_4_s_load_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="5"/>
<pin id="703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_4_s/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="kernel_buffer_15_5_s_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="5"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_5_s/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="kernel_buffer_15_6_s_load_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="5"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_6_s/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="kernel_buffer_15_7_s_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="5"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_7_s/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="kernel_buffer_15_8_s_load_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="5"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_8_s/6 "/>
</bind>
</comp>

<comp id="716" class="1004" name="kernel_buffer_15_9_s_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="5"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_9_s/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="kernel_buffer_15_10_1_load_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="5"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_10_1/6 "/>
</bind>
</comp>

<comp id="722" class="1004" name="kernel_buffer_15_11_1_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="5"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_11_1/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="kernel_buffer_15_12_1_load_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="5"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_12_1/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="kernel_buffer_15_13_1_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="5"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_13_1/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="kernel_buffer_15_14_1_load_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="5"/>
<pin id="733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_14_1/6 "/>
</bind>
</comp>

<comp id="734" class="1004" name="kernel_buffer_15_15_1_load_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="5"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_15_1/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="32" slack="0"/>
<pin id="741" dir="0" index="3" bw="32" slack="0"/>
<pin id="742" dir="0" index="4" bw="32" slack="0"/>
<pin id="743" dir="0" index="5" bw="32" slack="0"/>
<pin id="744" dir="0" index="6" bw="32" slack="0"/>
<pin id="745" dir="0" index="7" bw="32" slack="0"/>
<pin id="746" dir="0" index="8" bw="32" slack="0"/>
<pin id="747" dir="0" index="9" bw="32" slack="0"/>
<pin id="748" dir="0" index="10" bw="32" slack="0"/>
<pin id="749" dir="0" index="11" bw="32" slack="0"/>
<pin id="750" dir="0" index="12" bw="32" slack="0"/>
<pin id="751" dir="0" index="13" bw="32" slack="0"/>
<pin id="752" dir="0" index="14" bw="32" slack="0"/>
<pin id="753" dir="0" index="15" bw="32" slack="0"/>
<pin id="754" dir="0" index="16" bw="32" slack="0"/>
<pin id="755" dir="0" index="17" bw="4" slack="2"/>
<pin id="756" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="774" class="1004" name="sext_ln39_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/7 "/>
</bind>
</comp>

<comp id="777" class="1004" name="mul_ln39_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="1"/>
<pin id="780" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/7 "/>
</bind>
</comp>

<comp id="782" class="1004" name="select_ln36_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="4"/>
<pin id="784" dir="0" index="1" bw="14" slack="0"/>
<pin id="785" dir="0" index="2" bw="24" slack="4"/>
<pin id="786" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/8 "/>
</bind>
</comp>

<comp id="789" class="1004" name="trunc_ln39_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="19" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="1"/>
<pin id="792" dir="0" index="2" bw="5" slack="0"/>
<pin id="793" dir="0" index="3" bw="6" slack="0"/>
<pin id="794" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln39_2/8 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sext_ln39_2_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="19" slack="0"/>
<pin id="800" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_2/8 "/>
</bind>
</comp>

<comp id="802" class="1004" name="buffer_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="24" slack="0"/>
<pin id="804" dir="0" index="1" bw="19" slack="0"/>
<pin id="805" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="24" slack="0"/>
<pin id="811" dir="0" index="2" bw="6" slack="0"/>
<pin id="812" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="816" class="1004" name="trunc_ln46_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="24" slack="0"/>
<pin id="818" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/8 "/>
</bind>
</comp>

<comp id="820" class="1004" name="xor_ln46_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/8 "/>
</bind>
</comp>

<comp id="826" class="1004" name="select_ln46_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="0" index="2" bw="1" slack="0"/>
<pin id="830" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/8 "/>
</bind>
</comp>

<comp id="834" class="1004" name="and_ln47_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="0"/>
<pin id="836" dir="0" index="1" bw="16" slack="0"/>
<pin id="837" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/8 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sext_ln47_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="11" slack="3"/>
<pin id="843" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/8 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln47_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="11" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/8 "/>
</bind>
</comp>

<comp id="849" class="1007" name="grp_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="15" slack="0"/>
<pin id="851" dir="0" index="1" bw="5" slack="0"/>
<pin id="852" dir="0" index="2" bw="11" slack="0"/>
<pin id="853" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_1/5 add_ln39_1/5 "/>
</bind>
</comp>

<comp id="858" class="1005" name="kernel_buffer_15_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15 "/>
</bind>
</comp>

<comp id="864" class="1005" name="kernel_buffer_15_1_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="kernel_buffer_15_2_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_2 "/>
</bind>
</comp>

<comp id="876" class="1005" name="kernel_buffer_15_3_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="1"/>
<pin id="878" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_3 "/>
</bind>
</comp>

<comp id="882" class="1005" name="kernel_buffer_15_4_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_4 "/>
</bind>
</comp>

<comp id="888" class="1005" name="kernel_buffer_15_5_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_5 "/>
</bind>
</comp>

<comp id="894" class="1005" name="kernel_buffer_15_6_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="1"/>
<pin id="896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_6 "/>
</bind>
</comp>

<comp id="900" class="1005" name="kernel_buffer_15_7_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_7 "/>
</bind>
</comp>

<comp id="906" class="1005" name="kernel_buffer_15_8_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_8 "/>
</bind>
</comp>

<comp id="912" class="1005" name="kernel_buffer_15_9_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_9 "/>
</bind>
</comp>

<comp id="918" class="1005" name="kernel_buffer_15_10_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_10 "/>
</bind>
</comp>

<comp id="924" class="1005" name="kernel_buffer_15_11_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_11 "/>
</bind>
</comp>

<comp id="930" class="1005" name="kernel_buffer_15_12_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_12 "/>
</bind>
</comp>

<comp id="936" class="1005" name="kernel_buffer_15_13_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_13 "/>
</bind>
</comp>

<comp id="942" class="1005" name="kernel_buffer_15_14_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_14 "/>
</bind>
</comp>

<comp id="948" class="1005" name="kernel_buffer_15_15_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_15 "/>
</bind>
</comp>

<comp id="957" class="1005" name="i_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="0"/>
<pin id="959" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="965" class="1005" name="icmp_ln31_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="969" class="1005" name="add_ln31_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="14" slack="0"/>
<pin id="971" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="974" class="1005" name="select_ln32_1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="11" slack="1"/>
<pin id="976" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_1 "/>
</bind>
</comp>

<comp id="979" class="1005" name="select_ln31_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="5" slack="0"/>
<pin id="981" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="984" class="1005" name="or_ln36_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="4"/>
<pin id="986" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln36 "/>
</bind>
</comp>

<comp id="989" class="1005" name="select_ln36_1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="5" slack="1"/>
<pin id="991" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="select_ln36_2_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="5" slack="0"/>
<pin id="996" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_2 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="select_ln36_3_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="11" slack="1"/>
<pin id="1002" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_3 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="trunc_ln39_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="4" slack="2"/>
<pin id="1007" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="in_d_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="0"/>
<pin id="1012" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="1016" class="1005" name="select_ln33_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="10" slack="0"/>
<pin id="1018" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="input_addr_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="14" slack="1"/>
<pin id="1023" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1026" class="1005" name="icmp_ln36_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="3"/>
<pin id="1028" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="add_ln47_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="11" slack="3"/>
<pin id="1032" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="input_load_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="16" slack="1"/>
<pin id="1037" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1040" class="1005" name="tmp_2_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="mul_ln39_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="buffer_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="24" slack="1"/>
<pin id="1052" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="120" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="120" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="96" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="98" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="100" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="298"><net_src comp="291" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="236" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="12" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="236" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="236" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="346"><net_src comp="30" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="347"><net_src comp="32" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="326" pin=4"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="326" pin=5"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="326" pin=6"/></net>

<net id="353"><net_src comp="44" pin="0"/><net_sink comp="326" pin=7"/></net>

<net id="354"><net_src comp="46" pin="0"/><net_sink comp="326" pin=8"/></net>

<net id="355"><net_src comp="48" pin="0"/><net_sink comp="326" pin=9"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="326" pin=10"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="326" pin=11"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="326" pin=12"/></net>

<net id="359"><net_src comp="56" pin="0"/><net_sink comp="326" pin=13"/></net>

<net id="360"><net_src comp="58" pin="0"/><net_sink comp="326" pin=14"/></net>

<net id="361"><net_src comp="60" pin="0"/><net_sink comp="326" pin=15"/></net>

<net id="362"><net_src comp="62" pin="0"/><net_sink comp="326" pin=16"/></net>

<net id="363"><net_src comp="322" pin="1"/><net_sink comp="326" pin=17"/></net>

<net id="367"><net_src comp="326" pin="18"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="364" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="364" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="364" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="364" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="364" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="364" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="364" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="364" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="364" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="364" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="364" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="364" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="364" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="364" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="364" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="102" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="258" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="10" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="104" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="258" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="106" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="456" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="280" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="472" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="247" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="108" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="247" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="110" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="16" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="258" pin="4"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="269" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="112" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="10" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="280" pin="4"/><net_sink comp="512" pin=2"/></net>

<net id="525"><net_src comp="102" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="500" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="10" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="520" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="104" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="500" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="106" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="528" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="506" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="544" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="472" pin="2"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="506" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="544" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="482" pin="2"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="506" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="114" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="303" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="12" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="566" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="506" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="500" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="258" pin="4"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="16" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="512" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="578" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="506" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="10" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="303" pin="4"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="592" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="578" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="592" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="512" pin="3"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="612" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="550" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="578" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="558" pin="3"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="604" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="16" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="604" pin="3"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="269" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="116" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="506" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="116" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="648" pin="2"/><net_sink comp="654" pin=2"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="683"><net_src comp="12" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="662" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="757"><net_src comp="122" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="758"><net_src comp="689" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="759"><net_src comp="692" pin="1"/><net_sink comp="737" pin=2"/></net>

<net id="760"><net_src comp="695" pin="1"/><net_sink comp="737" pin=3"/></net>

<net id="761"><net_src comp="698" pin="1"/><net_sink comp="737" pin=4"/></net>

<net id="762"><net_src comp="701" pin="1"/><net_sink comp="737" pin=5"/></net>

<net id="763"><net_src comp="704" pin="1"/><net_sink comp="737" pin=6"/></net>

<net id="764"><net_src comp="707" pin="1"/><net_sink comp="737" pin=7"/></net>

<net id="765"><net_src comp="710" pin="1"/><net_sink comp="737" pin=8"/></net>

<net id="766"><net_src comp="713" pin="1"/><net_sink comp="737" pin=9"/></net>

<net id="767"><net_src comp="716" pin="1"/><net_sink comp="737" pin=10"/></net>

<net id="768"><net_src comp="719" pin="1"/><net_sink comp="737" pin=11"/></net>

<net id="769"><net_src comp="722" pin="1"/><net_sink comp="737" pin=12"/></net>

<net id="770"><net_src comp="725" pin="1"/><net_sink comp="737" pin=13"/></net>

<net id="771"><net_src comp="728" pin="1"/><net_sink comp="737" pin=14"/></net>

<net id="772"><net_src comp="731" pin="1"/><net_sink comp="737" pin=15"/></net>

<net id="773"><net_src comp="734" pin="1"/><net_sink comp="737" pin=16"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="787"><net_src comp="100" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="788"><net_src comp="287" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="795"><net_src comp="128" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="130" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="797"><net_src comp="132" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="801"><net_src comp="789" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="782" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="798" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="134" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="802" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="136" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="802" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="808" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="114" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="831"><net_src comp="820" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="138" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="140" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="838"><net_src comp="826" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="816" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="840"><net_src comp="834" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="854"><net_src comp="118" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="668" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="665" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="857"><net_src comp="849" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="861"><net_src comp="142" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="867"><net_src comp="146" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="873"><net_src comp="150" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="879"><net_src comp="154" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="885"><net_src comp="158" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="891"><net_src comp="162" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="897"><net_src comp="166" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="903"><net_src comp="170" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="909"><net_src comp="174" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="915"><net_src comp="178" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="921"><net_src comp="182" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="927"><net_src comp="186" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="933"><net_src comp="190" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="939"><net_src comp="194" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="945"><net_src comp="198" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="951"><net_src comp="202" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="960"><net_src comp="316" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="968"><net_src comp="488" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="494" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="977"><net_src comp="550" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="982"><net_src comp="584" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="987"><net_src comp="598" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="992"><net_src comp="604" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="997"><net_src comp="616" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1003"><net_src comp="630" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1008"><net_src comp="638" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="737" pin=17"/></net>

<net id="1013"><net_src comp="642" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1019"><net_src comp="654" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1024"><net_src comp="206" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1029"><net_src comp="679" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="684" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1038"><net_src comp="213" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1043"><net_src comp="737" pin="18"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1048"><net_src comp="777" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1053"><net_src comp="802" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="291" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
 - Input state : 
	Port: pointwise_conv2d_fix.4 : input_r | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		trunc_ln28 : 1
		tmp_s : 2
		kernel_buffer_0 : 3
		switch_ln28 : 2
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		empty_16 : 1
	State 3
	State 4
		shl_ln : 1
		zext_ln39 : 2
		shl_ln39_4 : 1
		zext_ln39_1 : 2
		sub_ln39 : 3
		zext_ln36 : 1
		add_ln39 : 4
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		out_h : 1
		icmp_ln33 : 1
		select_ln32 : 2
		shl_ln39_mid1 : 2
		zext_ln39_2 : 3
		shl_ln39_4_mid1 : 2
		zext_ln39_3 : 3
		sub_ln39_1 : 4
		select_ln32_1 : 5
		select_ln32_2 : 5
		xor_ln32 : 2
		icmp_ln36 : 1
		and_ln32 : 2
		select_ln31 : 2
		out_w : 3
		or_ln36 : 2
		select_ln36_1 : 2
		zext_ln36_1 : 4
		select_ln36_2 : 2
		add_ln39_2 : 6
		select_ln36_3 : 7
		trunc_ln39 : 3
		in_d : 3
		add_ln33 : 1
		select_ln33 : 2
	State 5
		mul_ln39_1 : 1
		add_ln39_1 : 2
		sext_ln39 : 3
		zext_ln39_5 : 4
		input_addr : 5
		input_load : 6
		br_ln36 : 1
		add_ln47 : 1
	State 6
		tmp_2 : 1
	State 7
		mul_ln39 : 1
	State 8
		sext_ln39_2 : 1
		buffer : 2
		empty_18 : 1
		tmp_3 : 3
		trunc_ln46 : 3
		xor_ln46 : 4
		select_ln46 : 4
		and_ln47 : 5
		zext_ln47 : 1
		output_addr : 2
		store_ln47 : 5
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        i_fu_316        |    0    |    0    |    15   |
|          |     add_ln39_fu_482    |    0    |    0    |    13   |
|          |     add_ln31_fu_494    |    0    |    0    |    19   |
|          |      out_h_fu_500      |    0    |    0    |    15   |
|    add   |      out_w_fu_592      |    0    |    0    |    15   |
|          |    add_ln39_2_fu_624   |    0    |    0    |    13   |
|          |       in_d_fu_642      |    0    |    0    |    15   |
|          |     add_ln33_fu_648    |    0    |    0    |    14   |
|          |     add_ln47_fu_684    |    0    |    0    |    13   |
|          |      buffer_fu_802     |    0    |    0    |    31   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_s_fu_326      |    0    |    0    |    65   |
|          |      tmp_2_fu_737      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln32_fu_512   |    0    |    0    |    5    |
|          |  select_ln32_1_fu_550  |    0    |    0    |    11   |
|          |  select_ln32_2_fu_558  |    0    |    0    |    11   |
|          |   select_ln31_fu_584   |    0    |    0    |    5    |
|  select  |  select_ln36_1_fu_604  |    0    |    0    |    5    |
|          |  select_ln36_2_fu_616  |    0    |    0    |    5    |
|          |  select_ln36_3_fu_630  |    0    |    0    |    11   |
|          |   select_ln33_fu_654   |    0    |    0    |    10   |
|          |   select_ln36_fu_782   |    0    |    0    |    24   |
|          |   select_ln46_fu_826   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln26_fu_310    |    0    |    0    |    11   |
|          |    icmp_ln31_fu_488    |    0    |    0    |    13   |
|   icmp   |    icmp_ln33_fu_506    |    0    |    0    |    13   |
|          |    icmp_ln36_fu_572    |    0    |    0    |    11   |
|          |   icmp_ln36_1_fu_679   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln39_fu_472    |    0    |    0    |    14   |
|          |    sub_ln39_1_fu_544   |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln39_fu_777    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln32_fu_578    |    0    |    0    |    2    |
|          |     and_ln47_fu_834    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln32_fu_566    |    0    |    0    |    2    |
|          |     xor_ln46_fu_820    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln36_fu_598     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_849       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln28_fu_322   |    0    |    0    |    0    |
|   trunc  |    trunc_ln39_fu_638   |    0    |    0    |    0    |
|          |    trunc_ln46_fu_816   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | kernel_buffer_0_fu_364 |    0    |    0    |    0    |
|          |    sext_ln36_fu_665    |    0    |    0    |    0    |
|   sext   |    sext_ln39_fu_671    |    0    |    0    |    0    |
|          |   sext_ln39_1_fu_774   |    0    |    0    |    0    |
|          |   sext_ln39_2_fu_798   |    0    |    0    |    0    |
|          |    sext_ln47_fu_841    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_448     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln39_4_fu_460   |    0    |    0    |    0    |
|          |  shl_ln39_mid1_fu_520  |    0    |    0    |    0    |
|          | shl_ln39_4_mid1_fu_532 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln39_fu_456    |    0    |    0    |    0    |
|          |   zext_ln39_1_fu_468   |    0    |    0    |    0    |
|          |    zext_ln36_fu_478    |    0    |    0    |    0    |
|          |   zext_ln39_2_fu_528   |    0    |    0    |    0    |
|   zext   |   zext_ln39_3_fu_540   |    0    |    0    |    0    |
|          |   zext_ln36_1_fu_612   |    0    |    0    |    0    |
|          |   zext_ln36_2_fu_662   |    0    |    0    |    0    |
|          |   zext_ln39_4_fu_668   |    0    |    0    |    0    |
|          |   zext_ln39_5_fu_674   |    0    |    0    |    0    |
|          |    zext_ln47_fu_844    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|   trunc_ln39_2_fu_789  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_3_fu_808      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   513   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln31_reg_969     |   14   |
|     add_ln47_reg_1030     |   11   |
|      buffer_0_reg_287     |   24   |
|      buffer_reg_1050      |   24   |
|        i_0_reg_232        |    5   |
|         i_reg_957         |    5   |
|     icmp_ln31_reg_965     |    1   |
|    icmp_ln36_1_reg_1026   |    1   |
|       in_d_0_reg_299      |    5   |
|       in_d_reg_1010       |    5   |
|  indvar_flatten18_reg_243 |   14   |
|   indvar_flatten_reg_265  |   10   |
|    input_addr_reg_1021    |   14   |
|    input_load_reg_1035    |   16   |
|kernel_buffer_15_10_reg_918|   32   |
|kernel_buffer_15_11_reg_924|   32   |
|kernel_buffer_15_12_reg_930|   32   |
|kernel_buffer_15_13_reg_936|   32   |
|kernel_buffer_15_14_reg_942|   32   |
|kernel_buffer_15_15_reg_948|   32   |
| kernel_buffer_15_1_reg_864|   32   |
| kernel_buffer_15_2_reg_870|   32   |
| kernel_buffer_15_3_reg_876|   32   |
| kernel_buffer_15_4_reg_882|   32   |
| kernel_buffer_15_5_reg_888|   32   |
| kernel_buffer_15_6_reg_894|   32   |
| kernel_buffer_15_7_reg_900|   32   |
| kernel_buffer_15_8_reg_906|   32   |
| kernel_buffer_15_9_reg_912|   32   |
|  kernel_buffer_15_reg_858 |   32   |
|     mul_ln39_reg_1045     |   32   |
|      or_ln36_reg_984      |    1   |
|      out_h_0_reg_254      |    5   |
|      out_w_0_reg_276      |    5   |
|    select_ln31_reg_979    |    5   |
|   select_ln32_1_reg_974   |   11   |
|    select_ln33_reg_1016   |   10   |
|   select_ln36_1_reg_989   |    5   |
|   select_ln36_2_reg_994   |    5   |
|   select_ln36_3_reg_1000  |   11   |
|       tmp_2_reg_1040      |   32   |
|    trunc_ln39_reg_1005    |    4   |
+---------------------------+--------+
|           Total           |   787  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_213 |  p0  |   2  |  14  |   28   ||    9    |
|  buffer_0_reg_287 |  p0  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   513  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   787  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   787  |   531  |
+-----------+--------+--------+--------+--------+
