$date
	Tue Oct 28 17:15:31 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mult_32_TB $end
$scope module uut $end
$var wire 16 ! A [15:0] $end
$var wire 16 " B [15:0] $end
$var wire 1 # clk $end
$var wire 1 $ done $end
$var wire 1 % init $end
$var wire 32 & pp [31:0] $end
$var wire 1 ' rst $end
$var wire 32 ( w_A [31:0] $end
$var wire 16 ) w_B [15:0] $end
$var wire 1 * w_add $end
$var wire 1 + w_reset $end
$var wire 1 , w_sh $end
$var wire 1 - w_z $end
$scope module rsr0 $end
$var wire 1 # clk $end
$var wire 16 . in_B [15:0] $end
$var wire 1 + load $end
$var wire 1 , shift $end
$var reg 16 / s_B [15:0] $end
$upscope $end
$scope module lsr0 $end
$var wire 1 # clk $end
$var wire 16 0 in_A [15:0] $end
$var wire 1 + load $end
$var wire 1 , shift $end
$var reg 31 1 s_A [30:0] $end
$upscope $end
$scope module comp0 $end
$var wire 16 2 B [15:0] $end
$var wire 1 - z $end
$var reg 1 3 tmp $end
$upscope $end
$scope module acc0 $end
$var wire 32 4 A [31:0] $end
$var wire 1 * add $end
$var wire 1 # clk $end
$var wire 1 + rst $end
$var reg 32 5 pp [31:0] $end
$upscope $end
$scope module control0 $end
$var wire 1 # clk $end
$var wire 1 % init $end
$var wire 1 6 lsb_B $end
$var wire 1 ' rst $end
$var wire 1 - z $end
$var reg 1 7 add $end
$var reg 4 8 cont5 [3:0] $end
$var reg 1 9 done $end
$var reg 1 : reset $end
$var reg 1 ; sh $end
$var reg 3 < state [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 <
0;
1:
09
bx 8
07
16
b0 5
b101 4
03
b11 2
b101 1
b101 0
b11 /
b11 .
0-
0,
1+
0*
b11 )
b101 (
x'
b0 &
0%
0$
0#
b11 "
b101 !
$end
#10000
b0 8
1#
#20000
0#
#30000
1#
#40000
0#
#50000
0:
0+
b1 <
1%
1#
#60000
0#
#70000
17
1*
b10 <
1#
#80000
b101 5
b101 &
0#
#90000
07
0*
1;
1,
b11 <
0%
1#
#100000
b1010 1
b1010 (
b1010 4
b1 /
b1 )
b1 2
0#
#110000
0;
0,
b1 <
1#
#120000
0#
#130000
17
1*
b10 <
1#
#140000
b1111 5
b1111 &
0#
#150000
07
0*
1;
1,
b11 <
1#
#160000
06
13
1-
b0 /
b0 )
b0 2
b10100 1
b10100 (
b10100 4
0#
#170000
0;
0,
19
1$
b100 <
1#
#180000
0#
#190000
b1 8
1#
#200000
0#
#210000
b10 8
1#
#220000
0#
#230000
b11 8
1#
#240000
0#
#250000
b100 8
1#
#260000
0#
#270000
b101 8
1#
#280000
0#
#290000
b110 8
1#
#300000
0#
#310000
b111 8
1#
#320000
0#
#330000
b1000 8
1#
#340000
0#
#350000
b1001 8
1#
#360000
0#
#370000
1:
1+
09
0$
b0 <
b1010 8
1#
#380000
16
03
0-
b0 5
b0 &
b101 1
b101 (
b101 4
b11 /
b11 )
b11 2
0#
#390000
b0 8
1#
#400000
0#
#410000
1#
#420000
0#
#430000
1#
#440000
0#
#450000
1#
#460000
0#
#470000
1#
#480000
0#
#490000
1#
#500000
0#
#510000
1#
#520000
0#
#530000
1#
#540000
0#
#550000
1#
#560000
0#
#570000
1#
#580000
0#
#590000
1#
#600000
0#
#610000
1#
#620000
0#
#630000
1#
#640000
0#
#650000
1#
#660000
0#
#670000
1#
#680000
0#
#690000
1#
#700000
0#
#710000
1#
#720000
0#
#730000
1#
#740000
0#
#750000
1#
#760000
0#
#770000
1#
#780000
0#
#790000
1#
#800000
0#
#810000
1#
#820000
0#
#830000
1#
#840000
0#
#850000
1#
#860000
0#
#870000
1#
#880000
0#
#890000
1#
#900000
0#
#910000
1#
#920000
0#
#930000
1#
#940000
0#
#950000
1#
#960000
0#
#970000
1#
#980000
0#
#990000
1#
#1000000
0#
#1010000
1#
#1020000
0#
#1030000
1#
#1040000
0#
#1050000
1#
#1060000
0#
#1070000
1#
#1080000
0#
#1090000
1#
#1100000
0#
#1110000
1#
#1120000
0#
#1130000
1#
#1140000
0#
#1150000
1#
#1160000
0#
#1170000
1#
#1180000
0#
#1190000
1#
#1200000
0#
#1210000
1#
