QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 12:14:46 on Nov 15,2023
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/TopLevel/decoder5x32.vhd proj/src/TopLevel/Adder_32bits.vhd proj/src/TopLevel/HazardDetector.vhd proj/src/TopLevel/Barrel_Shifter.vhd proj/src/TopLevel/HazardDetector_tb.vhd proj/src/TopLevel/BranchChecker.vhd proj/src/TopLevel/Add4.vhd proj/src/TopLevel/ZeroExtender.vhd proj/src/TopLevel/XorG.vhd proj/src/TopLevel/ADD.vhd proj/src/TopLevel/mux2t1.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/TopLevel/SUBU.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/SLT.vhd proj/src/TopLevel/AndG.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/ControlUnit.vhd proj/src/TopLevel/mux32x1.vhd proj/src/TopLevel/SUB.vhd proj/src/TopLevel/mux16t1_32bit.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/SignExtender.vhd proj/src/TopLevel/RegFile.vhd proj/src/TopLevel/bus_array.vhd proj/src/TopLevel/ForwardingUnit.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/OrG.vhd proj/src/TopLevel/org2.vhd proj/src/TopLevel/ADDU.vhd proj/src/TopLevel/ForwardUnit_tb.vhd proj/src/TopLevel/LUI.vhd proj/src/TopLevel/ALU.vhd proj/src/TopLevel/Reg_N.vhd proj/src/TopLevel/mux16t1.vhd proj/src/TopLevel/NorG.vhd proj/src/TopLevel/SLL2_32bits.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(31): (vcom-1615) Existing package body 'MIPS_types(body)' at line 31 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity decoder5x32
-- Compiling architecture dataflow of decoder5x32
-- Compiling entity Adder_32bits
-- Compiling architecture dataflow of Adder_32bits
-- Compiling entity HazardDetector
-- Compiling architecture behavioral of HazardDetector
-- Compiling entity Barrel_Shifter
-- Compiling architecture dataflow of Barrel_Shifter
-- Compiling entity HazardDetector_tb
-- Compiling architecture testbench of HazardDetector_tb
-- Compiling entity BranchChecker
-- Compiling architecture dataflow of BranchChecker
-- Compiling entity Add4
-- Compiling architecture dataflow of Add4
-- Compiling entity ZeroExtender
-- Compiling architecture behavioral of ZeroExtender
** Warning: proj/src/TopLevel/ZeroExtender.vhd(11): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
-- Compiling entity XorG
-- Compiling architecture dataflow of XorG
-- Compiling entity ADD
-- Compiling architecture dataflow of ADD
-- Compiling entity mux2t1
-- Compiling architecture structure of mux2t1
-- Loading package MIPS_types
-- Compiling entity MIPS_Processor
-- Compiling architecture structure of MIPS_Processor
** Error: proj/src/TopLevel/MIPS_Processor.vhd(327): near "PCen": (vcom-1576) expecting ',' or ')'.
** Error: proj/src/TopLevel/MIPS_Processor.vhd(329): Statement cannot be labeled.
** Note: proj/src/TopLevel/MIPS_Processor.vhd(575): VHDL Compiler exiting
End time: 12:14:46 on Nov 15,2023, Elapsed time: 0:00:00
Errors: 2, Warnings: 3
