INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_3/project_3.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_3/project_3.srcs/sim_1/new/decoder_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_3/project_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
