56|644|Public
2500|$|DSP {{of video}} signals; Phase-locked loops {{are also used}} to {{synchronize}} phase and frequency to the <b>input</b> <b>analog</b> video signal {{so it can be}} sampled and digitally processed ...|$|E
50|$|Rather than {{quantizing}} {{the absolute}} value of the <b>input</b> <b>analog</b> waveform, delta modulation quantizes {{the difference between the}} current and the previous step, as shown in the block diagram in Fig. 1.|$|E
5000|$|Parallel-output PCM tube, an analog-to-digital {{converter}} with per-bit, vertical anode bars with perforations encoding the Gray code. A flat, horizontal sheet beam was then vertically deflected by the <b>input</b> <b>analog</b> signal across the perforated anode array, causing the digital {{representation of the}} analog signal {{to appear on the}} anodes.|$|E
50|$|IED {{communications}} transfer data {{between the}} RTU and an IED. This can {{eliminate the need}} for many hardware status <b>inputs,</b> <b>analog</b> <b>inputs,</b> and relay outputs in the RTU. Communications are accomplished by copper or fibre optics lines. Multiple units may share communication lines.|$|R
5000|$|A {{system that}} has <b>analog</b> <b>input</b> and <b>analog</b> output is known as an analog system.|$|R
30|$|Create each person, storing {{specifications}} of proposition <b>inputs,</b> <b>analog</b> sets, a list {{of which}} propositions should be “perceived” initially, and additional semantic rules for propositions and predicates.|$|R
50|$|These {{protection}} methods {{worked well}} to defeat analog-to-analog copying by VCRs of the time. Products capable of digital video recording are mandated {{by law to}} include features which detect Macrovision encoding of <b>input</b> <b>analog</b> streams, and reject copying of the video. Both intentional and false-positive detection of Macrovision protection has frustrated archivists who wish to copy now-fragile VHS tapes to a digital format for preservation.|$|E
5000|$|In electronics, an analog-to-digital {{converter}} (ADC, A/D, A-D, or A-to-D) {{is a system}} that converts an analog signal, such as a sound picked up by a microphone or light entering a digital camera, into a digital signal. An ADC may also provide an isolated measurement such as an electronic device that converts an <b>input</b> <b>analog</b> voltage or current to a digital number proportional to the magnitude of the voltage or current.|$|E
5000|$|Serial-output PCM tube, an analog-to-digital {{converter}} with one anode having binary-encoding perforations. As in an oscilloscope, the beam was swept horizontally by a sawtooth wave at the sample rate while the vertical deflection {{was controlled by}} the <b>input</b> <b>analog</b> signal, causing the beam to pass through higher or lower portions of the perforated anode. The anode collected or passed the beam, producing current variations in binary code, one bit at a time.|$|E
40|$|True {{bipolar input}} ranges Software-selectable input ranges ± 10 V, ± 5 V, ± 2. 5 V, 0 V to + 10 V 500 kSPS {{throughput}} rate Four <b>analog</b> <b>input</b> channels with channel sequencer Single-ended, true differential, and pseudo differential <b>analog</b> <b>input</b> capability High <b>analog</b> <b>input</b> impedance Low power: 18 mW Full power signal bandwidth: 22 MHz Internal 2. 5 V reference High speed serial interface Power-down modes 16 -lead TSSOP package iCMOS process technolog...|$|R
40|$|Water Power Calculator Temperature and Analog input/output Module Ambient Temperature Testing A {{series of}} three ambient {{temperature}} tests were conducted for the Water Power Calculator development using the INL Calibration Laboratory’s Tenney Environmental Chamber. The ambient temperature test results demonstrate that the Moore Industries Temperature <b>Input</b> Modules, <b>Analog</b> <b>Input</b> Module and <b>Analog</b> Output Module, ambient temperature response meet or exceed the manufactures specification...|$|R
40|$|True {{bipolar input}} ranges Software-selectable input ranges ± 10 V, ± 5 V, ± 2. 5 V, 0 V to + 10 V 1 MSPS {{throughput}} rate 4 <b>analog</b> <b>input</b> channels with channel sequencer Single-ended, true differential, and pseudo differential <b>analog</b> <b>input</b> capability High <b>analog</b> <b>input</b> impedance Low power: 21 mW Full power signal bandwidth: 22 MHz Internal 2. 5 V reference High speed serial interface Power-down modes 16 -lead TSSOP package iCMOS ™ process technolog...|$|R
50|$|The IBM 1712 Multiplexer and Terminal Unit {{was part}} of the IBM 1710 process control computer. The Terminal Unit {{provided}} the physical connections between factory wiring and the computer. The 1712 could support up to 300 separate wire pairs. Signal types supported included analog <b>input,</b> <b>analog</b> output, contact sense, contact operate, process branch indicators and process interrupts. Special terminal blocks supported thermocouple inputs. The Multiplexer selects which signal was connected to the IBM 1711 Data Converter.|$|E
5000|$|Santa Cruz - Based on the Cirrus Logic SoundFusion (aka Crystal 4630) DSP. It {{featured}} four {{analog channel}} outputs, a line input and microphone input are {{included on the}} back panel. Also included is a connector TB dubbed the [...] "VersaJack." [...] The VersaJack has multiple functions selectable by software including digital SPDIF output, a second analog <b>input,</b> <b>analog</b> output or 5th and 6th speaker outputs. This card also supported an open source software based EAX. Dell Computer offered this card as an audio upgrade for some of its computers.|$|E
5000|$|PCM in {{the late}} 1940s and early 1950s used a {{cathode-ray}} [...] with a plate electrode having encoding perforations. As in an oscilloscope, the beam was swept horizontally at the sample rate while the vertical deflection was controlled by the <b>input</b> <b>analog</b> signal, causing the beam to pass through higher or lower portions of the perforated plate. The plate collected or passed the beam, producing current variations in binary code, one bit at a time. Rather than natural binary, the grid of Goodall's later tube was perforated to produce a glitch-free Gray code, and produced all bits simultaneously by using a fan beam instead of a scanning beam.|$|E
5000|$|Systems with <b>analog</b> <b>input</b> {{and digital}} output or digital <b>input</b> and <b>analog</b> output are possible. However, {{it is usually}} easiest to break these systems up for {{analysis}} into their analog and digital parts, {{as well as the}} necessary analog to digital or digital to analog converter.|$|R
50|$|The IO-204 {{has four}} GPIO channels. Each channel {{includes}} a 5 V power line, a ground connection, digital <b>input</b> pin, <b>analog</b> <b>input</b> pin, and a digital output pin. The digital input line {{is capable of}} reading voltages of 0 V and 5 V and pulse counting. The <b>analog</b> <b>input</b> is 10-bit resolution for voltages varying between 0 V and 5 V. The digital output line outputs 0 V and 5 V at 20 mA and is capable of sending pulses and serial data.|$|R
50|$|The National Instruments USB-6008 is a low-cost, {{multifunction}} {{data acquisition}} device (DAQ). It has 8 <b>analog</b> <b>inputs,</b> 2 <b>analog</b> outputs, and 12 digital input/outputs. The digital channels {{are divided into}} two ports. When one or more channels on each port is set to either input or output, the port is locked into that particular mode.|$|R
40|$|In {{this paper}} we present an ultra lowvoltage (ULV) floating-gate (FG) {{transconductance}} amplifier The amplifier can operate at supply voltages down to 0. 3 V {{in a standard}} digital double poly CMOS process. The amplifier consists of three subcircuits, the single <b>input</b> <b>analog</b> FG inverter, the additive (double <b>input)</b> <b>analog</b> FG inverter with tunable gain and a FG digital inverter. Simulated data for the transconductance amplifier is provided. Prelimenary measuments of the subcircuits are provided...|$|E
3000|$|Firstly, the <b>input</b> <b>analog</b> signal x(t) is {{filtered}} by a pre-select filter H(f). Then, x(t) {{is mixed}} by the non-uniform LOS {{and we have}} x [...]...|$|E
40|$|Abstract: In {{this paper}} {{we present a}} 2 <b>input</b> <b>analog</b> Current-Starved Pseudo-Floating Gate (CSPFG) {{inverter}} with capacitive feedback. The analog CSPFG inverter suppresses low frequencies due to the active, local feedback. This inverter {{can be used in}} designing filters where a narrow band pass or reject is the main goal. Typical applications are detection of high frequency components in sensor signals, i. e. airbag sensors. AC simulation of the inverter is presented to show that the circuit is suited for high performance filter design. Linearity simulations of 2 <b>input</b> <b>analog</b> CSPFG inverters shows the good transient properties suited for inverter design...|$|E
40|$|Low power: 371 mW @ 125 MSPS 1. 8 V analog supply {{operation}} 1. 8 V CMOS or LVDS output supply Integer 1 -to- 8 input clock divider IF sampling frequencies to 300 MHz − 153. 4 dBm/Hz {{small signal}} input noise with 200 Ω input impedance @ 70 MHz and 125 MSPS Optional on-chip dither Programmable internal ADC voltage reference Integrated ADC sample-and-hold <b>inputs</b> Flexible <b>analog</b> <b>input</b> range: 1 V p-p to 2 V p-p Differential <b>analog</b> <b>inputs</b> with 650 MHz bandwidth ADC clock duty cycle stabilizer Serial port control User-configurable, built-in self-test (BIST) capability Energy-saving power-down mode...|$|R
40|$|Dual 16 -bit ADC in {{enhanced}} {{package for}} extended temperature range of − 55 °C to + 85 °C 1. 8 V analog supply operation LVDS output SNR: 80. 5 dBFS at 30 MHz input and 105 MSPS data rate SFDR: 93 dBc at 30 MHz input and 105 MSPS data rate Low power: 328 mW per channel at 105 MSPS Integer 1 -to- 8 input clock divider IF sampling frequencies up to 300 MHz <b>Analog</b> <b>input</b> range of 2. 7 V p-p Optional on-chip dither Integrated ADC sample-and-hold <b>inputs</b> Differential <b>analog</b> <b>inputs</b> with 500 MHz bandwidth ADC clock duty cycle stabilizer (DCS...|$|R
40|$|The present {{invention}} {{is related}} to an {{analog to digital converter}} circuit (1). The converter circuit comprises at least one input node (2) for applying an <b>analog</b> <b>input</b> voltage signal (V in), sampling means (3) for sampling said <b>analog</b> <b>input</b> voltage signal, a first array of capacitors (5) arranged for receiving the sampled <b>analog</b> <b>input</b> voltage signal (4), a digital delay line (6) connected to the first array of capacitors (5) and arranged for being enabled by a clock generator (7) and for generating a staircase or slope function by means of the first capacitor array, taking into account the sampled <b>analog</b> <b>input</b> voltage signal, a comparator (8) arranged for comparing a converted signal (9) with a reference voltage (V ref), said converted signal being a version of said sampled <b>analog</b> <b>input</b> voltage (4) converted according to said staircase or slope function, and for generating a stop signal (10) based on the comparison result thereby latching the digital delay line and thereby acquiring the digital code...|$|R
40|$|The device (20), {{that is an}} analog-digital converter, computes a {{sequence}} of output digital values (S 14) representative of an <b>input</b> <b>analog</b> signal (S 10), and comprises a comparator (22) for comparing the <b>input</b> <b>analog</b> signal with a comparison analog signal (S 11) and for delivering a pair of control signals (S 12, S 13) when the absolute value for {{the difference between the}} two signals is greater than a threshold value, an increment-decrement block (24) for computing a new output digital value on receiving the control signal, and a converter (26) for obtaining the comparison analog signal on the basis of the last computed output digital value. The device also comprises a time counter (28) delivering a digital value (S 15) corresponding to the time lapsed since the reception of the preceding control signal. The increment-decrement block (24) comprises a memory element wherein the value of the control signal is stored, and a computing unit for evaluating the new output digital value. The new value of the control signal is written in the memory element when the comparator (22) sends a write request. The converter (26) comprises a memory element wherein the output digital value is stored, and a digital-analog converter. The new digital value is written in the memory element when a write request is received from the increment-decrement block (24). The method for analog-digital conversion is claimed and includes the steps for determining the comparison analog signal, comparing the <b>input</b> <b>analog</b> signal to the comparison analog signal, and computing a new digital value when the absolute value of {{the difference between the two}} signals is greater than a threshold value. When the <b>input</b> <b>analog</b> signal is greater than the comparison analog signal with determined threshold, the new output digital value is computed by increasing the last output digital value by a determined increment, and when the comparison analog signal is greater than the <b>input</b> <b>analog</b> signal with determined threshold, the new output digital value is computed by decreasing the last output digital value by a determined decremen...|$|E
40|$|The {{objective}} {{of this paper is}} to introduce digital and analog modulation techniques. Modulation is process of varying some parameter of periodic waveform in order to use that signal to convey a message. If the variation of signal in the parameter of carrier is continuous in accordance to <b>input</b> <b>analog</b> signal, it’s called analog modulation and if variation is discrete it’s called digital modulation...|$|E
40|$|Abstract. This paper {{presents}} {{a system of}} audio signal processing based on FPGA,the system uses audio codec chip LM 4550 to A/D transform and D/A transform the <b>input</b> <b>analog</b> audio signal and output digital audio signal. Using FPGA as the high speed signal processor to realize volume adjustment and audio effect control,so it can output different style music. Meantime, the system designs a FFT computing module and control system of VGA display interface,to compute the digital audio signal which is A/D transformed,and real-time display the frequency spectrum of audio signal on VGA...|$|E
2500|$|... 2 × {{screwless}} DE9M {{game controller}} ports (compatible with Atari 2600 controllers), each supporting five digital <b>inputs</b> and two <b>analog</b> <b>inputs.</b> Available peripherals included digital joysticks, analog paddles, a light pen, the Commodore 1351 mouse, and graphics tablets {{such as the}} KoalaPad.|$|R
30|$|System level PAM design: It is {{characterized}} by: hysteresis width, signal slope, pulse width α, Maximum limit cycle frequency MLCF, power consumption, SNDR, and DR. For the simulation, sinusoidal <b>analog</b> <b>input</b> signal is preferred. PAM converts <b>analog</b> <b>input</b> into single bit digital output.|$|R
5000|$|... 2 × {{screwless}} DE9M {{game controller}} ports (compatible with Atari 2600 controllers), each supporting five digital <b>inputs</b> and two <b>analog</b> <b>inputs.</b> Available peripherals included digital joysticks, analog paddles, a light pen, the Commodore 1351 mouse, and graphics tablets {{such as the}} KoalaPad.|$|R
40|$|This Paper Describes The Development Of Quadrilateral Distance Relay Characteristic For The Protection Of High Voltage Line Using Numerical Technique. The Characteristic Of The Relay Is Generated By The Software Designed In Visual Basic 6. The Software Estimates The Magnitude Of Reactance And Resistance By Using Differential Equation Principle. The Analog Voltage And The Current Signal Are Applied To The Computer Through Advantech Automation Device. The Software Samples The <b>Input</b> <b>Analog</b> Signals And Estimates Impedance For Characteristic Development. The Characteristic Of The Developed Numerical Relay Is Adoptive With A Provision For Changing The Relay Parameter...|$|E
40|$|A novel {{interferometric}} {{analog-to-digital converter}} (ADC) scheme for real-time conversion at multiple-gigahertz bandwidth is presented and theoretically analyzed. The <b>input</b> <b>analog</b> signal is applied as an optical phase modulation {{in one of}} the arms of a Mach-Zehnder interferometer and the digital output is obtained in encoded form as a set of optical intensities in the interference pattern. Particular benefits of the proposed device are its simple design which facilitates integration, the extremely high bandwidth, and the inherent $ 2 pi $-periodicity that in comparison with conventional flash ADCs relaxes the demands on the comparators and allows unwrapping of the output for higher resolution...|$|E
40|$|A {{technique}} for monitoring {{the change in}} secant stiffness of composite specimens during cyclic-fatigue loading computes the secant modulus every five seconds. A resettable peak-valley detector, which captures and holds the maximum and minimum values of an <b>input</b> <b>analog</b> signal, is {{used in conjunction with}} a multichannel data acquisition unit. This detector is also used in conjunction with an analog switch to halt the cycling of the specimen after a certain degradation of stiffness develops for the application of NDE techniques. Results for a T 300 / 5208 graphite-epoxy specimen are presented {{in the form of a}} stiffness vs number of cycles curve...|$|E
40|$|True {{bipolar input}} ranges Software-selectable input ranges ± 10 V, ± 5 V, ± 2. 5 V, 0 V to + 10 V 500 kSPS {{throughput}} rate 2 <b>analog</b> <b>input</b> channels with channel sequencer Single-ended, true differential, and pseudo differential <b>analog</b> <b>input</b> capability High <b>analog</b> <b>input</b> impedance Low power: 18 mW Full power signal bandwidth: 22 MHz Internal 2. 5 V reference High speed serial interface Power-down modes 14 -lead TSSOP package iCMOS ™ process technology GENERAL DESCRIPTION The AD 73211 is a 2 -channel, 12 -bit plus sign successive approximation ADC designed on the iCMOS (industrial CMOS) process. iCMOS {{is a process}} combining high voltage silicon with submicron CMOS and complementary bipolar technologies. It enables {{the development of a}} wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts could achieve. Unlike analog ICs using conventional CMOS processes, iCMOS components can accept bipolar input signals while providing increased performance, dramatically reduced power consumption, and reduced package size. The AD 7321 can accept true bipolar <b>analog</b> <b>input</b> signals. The AD 7321 has four software-selectable input ranges, ± 10 V, ± 5 V, ± 2. 5 V, and 0 V to + 10 V. Each <b>analog</b> <b>input</b> channel is independently programmed to one of the four <b>input</b> ranges. The <b>analog</b> <b>input</b> channels on the AD 7321 are programmed to be single-ended, true differential, or pseudo differential. The ADC contains a 2. 5 V internal reference. The AD 7321 also allows for external reference operation. If a 3 V reference is applied to the REFIN/OUT pin, the AD 7321 can accept a true bipolar ± 12 V <b>analog</b> <b>input.</b> A minimum of ± 12 V VDD and VSS supplies are required for the ± 12 V input range. The ADC has a high speed serial interface that can operate at throughput rates up to 500 kSPS...|$|R
50|$|Active {{speakers}} with Bluetooth, USB, optical og <b>Analog</b> <b>input.</b>|$|R
5000|$|A/D {{conversion}} to convert <b>analog</b> <b>inputs</b> to machine readable (digital) format ...|$|R
