Analysis & Synthesis report for SoCKit_DCC
Sun Feb 07 13:36:43 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Feb 07 13:36:43 2021           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; SoCKit_DCC                                  ;
; Top-level Entity Name       ; SoCKit_DCC                                  ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C8ES   ;                    ;
; Top-level entity name                                                           ; SoCKit_DCC         ; SoCKit_DCC         ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Feb 07 13:36:20 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DCC -c SoCKit_DCC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ext_pll_ctrl.v
    Info (12023): Found entity 1: ext_pll_ctrl File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/EXT_PLL_CTRL.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sockit_dcc.v
    Info (12023): Found entity 1: SoCKit_DCC File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC.v Line: 13
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(233): identifier "NCO_1MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 233
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(242): identifier "NCO_1MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 242
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(251): identifier "NCO_1MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 251
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(260): identifier "NCO_1MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 260
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(269): identifier "NCO_1MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 269
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(278): identifier "NCO_1MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 278
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(287): identifier "NCO_1MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 287
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(306): identifier "NCO_10MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 306
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(315): identifier "NCO_10MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 315
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(324): identifier "NCO_10MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 324
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(333): identifier "NCO_10MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 333
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(342): identifier "NCO_10MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 342
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(351): identifier "NCO_10MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 351
Error (10149): Verilog HDL Declaration error at SoCKit_DCC_TOP.v(360): identifier "NCO_10MHz_inst" is already declared in the present scope File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 360
Error (10112): Ignored design unit "SoCKit_DCC_TOP" at SoCKit_DCC_TOP.v(1) due to previous errors File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file sockit_dcc_top.v
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_pll.v
    Info (12023): Found entity 1: lpm_pll File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/lpm_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco_st.v
    Info (12023): Found entity 1: lpm_nco_st File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/lpm_nco_st.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_nco.v
    Info (12023): Found entity 1: lpm_nco File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/lpm_nco.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco_st.v
    Info (12023): Found entity 1: lpm_10M_nco_st File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/lpm_10M_nco_st.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/lpm_10m_nco.v
    Info (12023): Found entity 1: lpm_10M_nco File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/lpm_10M_nco.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file v/add.v
    Info (12023): Found entity 1: add File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/add.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/sine_1.v
    Info (12023): Found entity 1: sine_1 File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/sine_1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/sine_10.v
    Info (12023): Found entity 1: sine_10 File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/sine_10.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/p_sine.v
    Info (12023): Found entity 1: p_sine File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/p_sine.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/fir_out.v
    Info (12023): Found entity 1: fir_out File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/fir_out.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/a2d_data_a.v
    Info (12023): Found entity 1: a2d_data_a File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/a2d_data_a.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/a2d_data_b.v
    Info (12023): Found entity 1: a2d_data_b File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/a2d_data_b.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/fir_3mhz_low.v
    Info (12023): Found entity 1: FIR_3MHZ_low File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/fir_3mhz_low/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 0 entities, in source file v/fir_3mhz_low/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir_3mhz_low) File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file v/fir_3mhz_low/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_3mhz_low) File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 0 entities, in source file v/fir_3mhz_low/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir_3mhz_low) File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/dspba_library_package.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/dspba_library.vhd Line: 32
    Info (12023): Found entity 1: dspba_delay File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/dspba_library.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/fir_3mhz_low_0002_rtl.vhd
    Info (12022): Found design unit 1: FIR_3MHZ_low_0002_rtl-normal File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/FIR_3MHZ_low_0002_rtl.vhd Line: 48
    Info (12023): Found entity 1: FIR_3MHZ_low_0002_rtl File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/FIR_3MHZ_low_0002_rtl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/fir_3mhz_low_0002_ast.vhd
    Info (12022): Found design unit 1: FIR_3MHZ_low_0002_ast-struct File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/FIR_3MHZ_low_0002_ast.vhd Line: 66
    Info (12023): Found entity 1: FIR_3MHZ_low_0002_ast File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/FIR_3MHZ_low_0002_ast.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file v/fir_3mhz_low/fir_3mhz_low_0002.vhd
    Info (12022): Found design unit 1: FIR_3MHZ_low_0002-syn File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.vhd Line: 17
    Info (12023): Found entity 1: FIR_3MHZ_low_0002 File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.vhd Line: 4
Warning (12019): Can't analyze file -- file ../../../../Users/ezraa/OneDrive/Desktop/dedicated PhD folder/2020_Thesis/PhD Resources/VHDL/SoCKit_DCC_TOP.v is missing
Info (144001): Generated suppressed messages file C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 2 warnings
    Error: Peak virtual memory: 4827 megabytes
    Error: Processing ended: Sun Feb 07 13:36:43 2021
    Error: Elapsed time: 00:00:23
    Error: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC.map.smsg.


