Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 25 20:23:26 2022
| Host         : DESKTOP-5I6VLEB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MatrixMultiplierArchitecture_timing_summary_routed.rpt -pb MatrixMultiplierArchitecture_timing_summary_routed.pb -rpx MatrixMultiplierArchitecture_timing_summary_routed.rpx -warn_on_violation
| Design       : MatrixMultiplierArchitecture
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.009        0.000                      0                   36        0.325        0.000                      0                   36        3.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
PL_clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PL_clock            2.009        0.000                      0                   36        0.325        0.000                      0                   36        3.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PL_clock
  To Clock:  PL_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 matrixBReg/q_reg[0,0][2]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[0,0][8]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 2.777ns (46.527%)  route 3.192ns (53.473%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.973     0.973    matrixBReg/clock
    SLICE_X14Y21         FDRE                                         r  matrixBReg/q_reg[0,0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  matrixBReg/q_reg[0,0][2]/Q
                         net (fo=30, routed)          1.908     3.300    matrixAReg/MatrixMultiplication[1,0]0__16_carry[2]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.299     3.599 r  matrixAReg/MatrixMultiplication[0,0]0__16_carry_i_17/O
                         net (fo=1, routed)           0.000     3.599    matrixAReg/MatrixMultiplication[0,0]0__16_carry_i_17_n_0
    SLICE_X13Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     3.816 r  matrixAReg/MatrixMultiplication[0,0]0__16_carry_i_11/O
                         net (fo=1, routed)           0.616     4.433    matrixBReg/MatrixMultiplication[0,0]0__16_carry
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.299     4.732 r  matrixBReg/MatrixMultiplication[0,0]0__16_carry_i_4/O
                         net (fo=1, routed)           0.000     4.732    multiplier/q_reg[0,0][7]_0[3]
    SLICE_X15Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.133 r  multiplier/MatrixMultiplication[0,0]0__16_carry/CO[3]
                         net (fo=1, routed)           0.000     5.133    multiplier/MatrixMultiplication[0,0]0__16_carry_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.355 r  multiplier/MatrixMultiplication[0,0]0__16_carry__0/O[0]
                         net (fo=2, routed)           0.667     6.022    multiplier/C[6]
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.299     6.321 r  multiplier/MatrixMultiplication[0,0]_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.321    multiplier/MatrixMultiplication[0,0]_carry__0_i_2_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.719 r  multiplier/MatrixMultiplication[0,0]_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.719    multiplier/MatrixMultiplication[0,0]_carry__0_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.942 r  multiplier/MatrixMultiplication[0,0]_carry__1/O[0]
                         net (fo=1, routed)           0.000     6.942    matrixPReg/D[8]
    SLICE_X14Y19         FDRE                                         r  matrixPReg/q_reg[0,0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=67, unset)           0.924     8.924    matrixPReg/clock
    SLICE_X14Y19         FDRE                                         r  matrixPReg/q_reg[0,0][8]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X14Y19         FDRE (Setup_fdre_C_D)        0.062     8.951    matrixPReg/q_reg[0,0][8]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 matrixBReg/q_reg[1,1][0]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[1,1][8]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.368ns (40.373%)  route 3.497ns (59.627%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.973     0.973    matrixBReg/clock
    SLICE_X11Y19         FDRE                                         r  matrixBReg/q_reg[1,1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  matrixBReg/q_reg[1,1][0]/Q
                         net (fo=34, routed)          1.388     2.817    matrixBReg/Q[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124     2.941 r  matrixBReg/MatrixMultiplication[1,1]0__0_carry_i_10/O
                         net (fo=1, routed)           0.689     3.630    matrixBReg/MatrixMultiplication[1,1]0__0_carry_i_10_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.124     3.754 r  matrixBReg/MatrixMultiplication[1,1]0__0_carry_i_1/O
                         net (fo=4, routed)           0.523     4.277    matrixBReg/q_reg[1,1][3]_1[1]
    SLICE_X7Y21          LUT3 (Prop_lut3_I0_O)        0.124     4.401 r  matrixBReg/MatrixMultiplication[1,1]0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.401    multiplier/MatrixMultiplication[1,1]_carry_i_4_1[2]
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.799 r  multiplier/MatrixMultiplication[1,1]0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.799    multiplier/MatrixMultiplication[1,1]0__0_carry_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.021 r  multiplier/MatrixMultiplication[1,1]0__0_carry__0/O[0]
                         net (fo=1, routed)           0.897     5.918    multiplier/MatrixMultiplication[1,1]0[6]
    SLICE_X14Y21         LUT2 (Prop_lut2_I1_O)        0.299     6.217 r  multiplier/MatrixMultiplication[1,1]_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.217    multiplier/MatrixMultiplication[1,1]_carry__0_i_2_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.615 r  multiplier/MatrixMultiplication[1,1]_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.615    multiplier/MatrixMultiplication[1,1]_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.838 r  multiplier/MatrixMultiplication[1,1]_carry__1/O[0]
                         net (fo=1, routed)           0.000     6.838    matrixPReg/q_reg[1,1][8]_0[8]
    SLICE_X14Y22         FDRE                                         r  matrixPReg/q_reg[1,1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=67, unset)           0.924     8.924    matrixPReg/clock
    SLICE_X14Y22         FDRE                                         r  matrixPReg/q_reg[1,1][8]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X14Y22         FDRE (Setup_fdre_C_D)        0.062     8.951    matrixPReg/q_reg[1,1][8]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 matrixBReg/q_reg[0,0][2]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[0,0][7]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 2.587ns (44.769%)  route 3.192ns (55.231%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.973     0.973    matrixBReg/clock
    SLICE_X14Y21         FDRE                                         r  matrixBReg/q_reg[0,0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  matrixBReg/q_reg[0,0][2]/Q
                         net (fo=30, routed)          1.908     3.300    matrixAReg/MatrixMultiplication[1,0]0__16_carry[2]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.299     3.599 r  matrixAReg/MatrixMultiplication[0,0]0__16_carry_i_17/O
                         net (fo=1, routed)           0.000     3.599    matrixAReg/MatrixMultiplication[0,0]0__16_carry_i_17_n_0
    SLICE_X13Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     3.816 r  matrixAReg/MatrixMultiplication[0,0]0__16_carry_i_11/O
                         net (fo=1, routed)           0.616     4.433    matrixBReg/MatrixMultiplication[0,0]0__16_carry
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.299     4.732 r  matrixBReg/MatrixMultiplication[0,0]0__16_carry_i_4/O
                         net (fo=1, routed)           0.000     4.732    multiplier/q_reg[0,0][7]_0[3]
    SLICE_X15Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.133 r  multiplier/MatrixMultiplication[0,0]0__16_carry/CO[3]
                         net (fo=1, routed)           0.000     5.133    multiplier/MatrixMultiplication[0,0]0__16_carry_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.355 r  multiplier/MatrixMultiplication[0,0]0__16_carry__0/O[0]
                         net (fo=2, routed)           0.667     6.022    multiplier/C[6]
    SLICE_X14Y18         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.730     6.752 r  multiplier/MatrixMultiplication[0,0]_carry__0/O[3]
                         net (fo=1, routed)           0.000     6.752    matrixPReg/D[7]
    SLICE_X14Y18         FDRE                                         r  matrixPReg/q_reg[0,0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=67, unset)           0.924     8.924    matrixPReg/clock
    SLICE_X14Y18         FDRE                                         r  matrixPReg/q_reg[0,0][7]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)        0.062     8.951    matrixPReg/q_reg[0,0][7]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 matrixBReg/q_reg[0,1][0]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[0,1][8]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 2.148ns (37.189%)  route 3.628ns (62.811%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.973     0.973    matrixBReg/clock
    SLICE_X15Y18         FDRE                                         r  matrixBReg/q_reg[0,1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  matrixBReg/q_reg[0,1][0]/Q
                         net (fo=36, routed)          1.718     3.147    matrixBReg/q_reg[0,1][3]_1[0]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.124     3.271 r  matrixBReg/MatrixMultiplication[0,1]0__16_carry__0_i_3/O
                         net (fo=1, routed)           0.788     4.059    matrixBReg/MatrixMultiplication[0,1]0__16_carry__0_i_3_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.183 r  matrixBReg/MatrixMultiplication[0,1]0__16_carry__0_i_1/O
                         net (fo=2, routed)           0.673     4.856    multiplier/q_reg[0,1][7]_1[0]
    SLICE_X16Y19         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     5.344 r  multiplier/MatrixMultiplication[0,1]0__16_carry__0/CO[1]
                         net (fo=2, routed)           0.448     5.793    multiplier/MatrixMultiplication[0,1]0__16_carry__0_n_2
    SLICE_X15Y20         LUT2 (Prop_lut2_I0_O)        0.332     6.125 r  multiplier/MatrixMultiplication[0,1]_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.125    multiplier/MatrixMultiplication[0,1]_carry__0_i_1_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.526 r  multiplier/MatrixMultiplication[0,1]_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.526    multiplier/MatrixMultiplication[0,1]_carry__0_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.749 r  multiplier/MatrixMultiplication[0,1]_carry__1/O[0]
                         net (fo=1, routed)           0.000     6.749    matrixPReg/q_reg[0,1][8]_0[8]
    SLICE_X15Y21         FDRE                                         r  matrixPReg/q_reg[0,1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=67, unset)           0.924     8.924    matrixPReg/clock
    SLICE_X15Y21         FDRE                                         r  matrixPReg/q_reg[0,1][8]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X15Y21         FDRE (Setup_fdre_C_D)        0.062     8.951    matrixPReg/q_reg[0,1][8]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 matrixBReg/q_reg[1,0][0]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[1,0][8]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 2.345ns (40.505%)  route 3.444ns (59.495%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.973     0.973    matrixBReg/clock
    SLICE_X12Y22         FDRE                                         r  matrixBReg/q_reg[1,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  matrixBReg/q_reg[1,0][0]/Q
                         net (fo=34, routed)          1.567     3.058    matrixBReg/q_reg[1,0][3]_3[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124     3.182 r  matrixBReg/MatrixMultiplication[1,0]0__0_carry_i_10/O
                         net (fo=1, routed)           0.689     3.871    matrixBReg/MatrixMultiplication[1,0]0__0_carry_i_10_n_0
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.124     3.995 f  matrixBReg/MatrixMultiplication[1,0]0__0_carry_i_1/O
                         net (fo=4, routed)           0.422     4.417    matrixBReg/q_reg[1,1][3]_0[1]
    SLICE_X9Y24          LUT1 (Prop_lut1_I0_O)        0.120     4.537 r  matrixBReg/MatrixMultiplication[1,0]0__0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.537    multiplier/MatrixMultiplication[1,0]_carry_i_4_0[1]
    SLICE_X9Y24          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     4.938 r  multiplier/MatrixMultiplication[1,0]0__0_carry/O[3]
                         net (fo=1, routed)           0.766     5.704    multiplier/MatrixMultiplication[1,0]0[5]
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.306     6.010 r  multiplier/MatrixMultiplication[1,0]_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.010    multiplier/MatrixMultiplication[1,0]_carry__0_i_3_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.543 r  multiplier/MatrixMultiplication[1,0]_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.543    multiplier/MatrixMultiplication[1,0]_carry__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.762 r  multiplier/MatrixMultiplication[1,0]_carry__1/O[0]
                         net (fo=1, routed)           0.000     6.762    matrixPReg/q_reg[1,0][8]_0[8]
    SLICE_X12Y26         FDRE                                         r  matrixPReg/q_reg[1,0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=67, unset)           0.924     8.924    matrixPReg/clock
    SLICE_X12Y26         FDRE                                         r  matrixPReg/q_reg[1,0][8]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X12Y26         FDRE (Setup_fdre_C_D)        0.109     8.998    matrixPReg/q_reg[1,0][8]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 matrixBReg/q_reg[1,1][0]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[1,1][7]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 2.204ns (38.610%)  route 3.504ns (61.390%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.973     0.973    matrixBReg/clock
    SLICE_X11Y19         FDRE                                         r  matrixBReg/q_reg[1,1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  matrixBReg/q_reg[1,1][0]/Q
                         net (fo=34, routed)          1.388     2.817    matrixBReg/Q[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124     2.941 r  matrixBReg/MatrixMultiplication[1,1]0__0_carry_i_10/O
                         net (fo=1, routed)           0.689     3.630    matrixBReg/MatrixMultiplication[1,1]0__0_carry_i_10_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.124     3.754 f  matrixBReg/MatrixMultiplication[1,1]0__0_carry_i_1/O
                         net (fo=4, routed)           0.523     4.277    matrixBReg/q_reg[1,1][3]_1[1]
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.153     4.430 r  matrixBReg/MatrixMultiplication[1,1]0__0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.430    multiplier/MatrixMultiplication[1,1]_carry_i_4_0[1]
    SLICE_X7Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     4.831 r  multiplier/MatrixMultiplication[1,1]0__0_carry/O[3]
                         net (fo=1, routed)           0.905     5.735    multiplier/MatrixMultiplication[1,1]0[5]
    SLICE_X14Y21         LUT2 (Prop_lut2_I1_O)        0.306     6.041 r  multiplier/MatrixMultiplication[1,1]_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.041    multiplier/MatrixMultiplication[1,1]_carry__0_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.681 r  multiplier/MatrixMultiplication[1,1]_carry__0/O[3]
                         net (fo=1, routed)           0.000     6.681    matrixPReg/q_reg[1,1][8]_0[7]
    SLICE_X14Y21         FDRE                                         r  matrixPReg/q_reg[1,1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=67, unset)           0.924     8.924    matrixPReg/clock
    SLICE_X14Y21         FDRE                                         r  matrixPReg/q_reg[1,1][7]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X14Y21         FDRE (Setup_fdre_C_D)        0.062     8.951    matrixPReg/q_reg[1,1][7]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 matrixBReg/q_reg[1,1][0]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[1,1][6]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 2.144ns (37.958%)  route 3.504ns (62.042%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.973     0.973    matrixBReg/clock
    SLICE_X11Y19         FDRE                                         r  matrixBReg/q_reg[1,1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  matrixBReg/q_reg[1,1][0]/Q
                         net (fo=34, routed)          1.388     2.817    matrixBReg/Q[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124     2.941 r  matrixBReg/MatrixMultiplication[1,1]0__0_carry_i_10/O
                         net (fo=1, routed)           0.689     3.630    matrixBReg/MatrixMultiplication[1,1]0__0_carry_i_10_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.124     3.754 f  matrixBReg/MatrixMultiplication[1,1]0__0_carry_i_1/O
                         net (fo=4, routed)           0.523     4.277    matrixBReg/q_reg[1,1][3]_1[1]
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.153     4.430 r  matrixBReg/MatrixMultiplication[1,1]0__0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.430    multiplier/MatrixMultiplication[1,1]_carry_i_4_0[1]
    SLICE_X7Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     4.831 r  multiplier/MatrixMultiplication[1,1]0__0_carry/O[3]
                         net (fo=1, routed)           0.905     5.735    multiplier/MatrixMultiplication[1,1]0[5]
    SLICE_X14Y21         LUT2 (Prop_lut2_I1_O)        0.306     6.041 r  multiplier/MatrixMultiplication[1,1]_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.041    multiplier/MatrixMultiplication[1,1]_carry__0_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.621 r  multiplier/MatrixMultiplication[1,1]_carry__0/O[2]
                         net (fo=1, routed)           0.000     6.621    matrixPReg/q_reg[1,1][8]_0[6]
    SLICE_X14Y21         FDRE                                         r  matrixPReg/q_reg[1,1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=67, unset)           0.924     8.924    matrixPReg/clock
    SLICE_X14Y21         FDRE                                         r  matrixPReg/q_reg[1,1][6]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X14Y21         FDRE (Setup_fdre_C_D)        0.062     8.951    matrixPReg/q_reg[1,1][6]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 matrixBReg/q_reg[1,0][0]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[1,0][7]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 2.236ns (39.363%)  route 3.444ns (60.637%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.973     0.973    matrixBReg/clock
    SLICE_X12Y22         FDRE                                         r  matrixBReg/q_reg[1,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  matrixBReg/q_reg[1,0][0]/Q
                         net (fo=34, routed)          1.567     3.058    matrixBReg/q_reg[1,0][3]_3[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124     3.182 r  matrixBReg/MatrixMultiplication[1,0]0__0_carry_i_10/O
                         net (fo=1, routed)           0.689     3.871    matrixBReg/MatrixMultiplication[1,0]0__0_carry_i_10_n_0
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.124     3.995 f  matrixBReg/MatrixMultiplication[1,0]0__0_carry_i_1/O
                         net (fo=4, routed)           0.422     4.417    matrixBReg/q_reg[1,1][3]_0[1]
    SLICE_X9Y24          LUT1 (Prop_lut1_I0_O)        0.120     4.537 r  matrixBReg/MatrixMultiplication[1,0]0__0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.537    multiplier/MatrixMultiplication[1,0]_carry_i_4_0[1]
    SLICE_X9Y24          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     4.938 r  multiplier/MatrixMultiplication[1,0]0__0_carry/O[3]
                         net (fo=1, routed)           0.766     5.704    multiplier/MatrixMultiplication[1,0]0[5]
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.306     6.010 r  multiplier/MatrixMultiplication[1,0]_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.010    multiplier/MatrixMultiplication[1,0]_carry__0_i_3_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.653 r  multiplier/MatrixMultiplication[1,0]_carry__0/O[3]
                         net (fo=1, routed)           0.000     6.653    matrixPReg/q_reg[1,0][8]_0[7]
    SLICE_X12Y25         FDRE                                         r  matrixPReg/q_reg[1,0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=67, unset)           0.924     8.924    matrixPReg/clock
    SLICE_X12Y25         FDRE                                         r  matrixPReg/q_reg[1,0][7]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)        0.109     8.998    matrixPReg/q_reg[1,0][7]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 matrixBReg/q_reg[0,0][2]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[0,0][6]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 2.404ns (42.962%)  route 3.192ns (57.038%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.973     0.973    matrixBReg/clock
    SLICE_X14Y21         FDRE                                         r  matrixBReg/q_reg[0,0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  matrixBReg/q_reg[0,0][2]/Q
                         net (fo=30, routed)          1.908     3.300    matrixAReg/MatrixMultiplication[1,0]0__16_carry[2]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.299     3.599 r  matrixAReg/MatrixMultiplication[0,0]0__16_carry_i_17/O
                         net (fo=1, routed)           0.000     3.599    matrixAReg/MatrixMultiplication[0,0]0__16_carry_i_17_n_0
    SLICE_X13Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     3.816 r  matrixAReg/MatrixMultiplication[0,0]0__16_carry_i_11/O
                         net (fo=1, routed)           0.616     4.433    matrixBReg/MatrixMultiplication[0,0]0__16_carry
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.299     4.732 r  matrixBReg/MatrixMultiplication[0,0]0__16_carry_i_4/O
                         net (fo=1, routed)           0.000     4.732    multiplier/q_reg[0,0][7]_0[3]
    SLICE_X15Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.133 r  multiplier/MatrixMultiplication[0,0]0__16_carry/CO[3]
                         net (fo=1, routed)           0.000     5.133    multiplier/MatrixMultiplication[0,0]0__16_carry_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.355 r  multiplier/MatrixMultiplication[0,0]0__16_carry__0/O[0]
                         net (fo=2, routed)           0.667     6.022    multiplier/C[6]
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.299     6.321 r  multiplier/MatrixMultiplication[0,0]_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.321    multiplier/MatrixMultiplication[0,0]_carry__0_i_2_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.569 r  multiplier/MatrixMultiplication[0,0]_carry__0/O[2]
                         net (fo=1, routed)           0.000     6.569    matrixPReg/D[6]
    SLICE_X14Y18         FDRE                                         r  matrixPReg/q_reg[0,0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=67, unset)           0.924     8.924    matrixPReg/clock
    SLICE_X14Y18         FDRE                                         r  matrixPReg/q_reg[0,0][6]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)        0.062     8.951    matrixPReg/q_reg[0,0][6]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 matrixBReg/q_reg[1,0][0]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[1,0][6]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.171ns (38.661%)  route 3.444ns (61.339%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.973     0.973    matrixBReg/clock
    SLICE_X12Y22         FDRE                                         r  matrixBReg/q_reg[1,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  matrixBReg/q_reg[1,0][0]/Q
                         net (fo=34, routed)          1.567     3.058    matrixBReg/q_reg[1,0][3]_3[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124     3.182 r  matrixBReg/MatrixMultiplication[1,0]0__0_carry_i_10/O
                         net (fo=1, routed)           0.689     3.871    matrixBReg/MatrixMultiplication[1,0]0__0_carry_i_10_n_0
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.124     3.995 f  matrixBReg/MatrixMultiplication[1,0]0__0_carry_i_1/O
                         net (fo=4, routed)           0.422     4.417    matrixBReg/q_reg[1,1][3]_0[1]
    SLICE_X9Y24          LUT1 (Prop_lut1_I0_O)        0.120     4.537 r  matrixBReg/MatrixMultiplication[1,0]0__0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.537    multiplier/MatrixMultiplication[1,0]_carry_i_4_0[1]
    SLICE_X9Y24          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     4.938 r  multiplier/MatrixMultiplication[1,0]0__0_carry/O[3]
                         net (fo=1, routed)           0.766     5.704    multiplier/MatrixMultiplication[1,0]0[5]
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.306     6.010 r  multiplier/MatrixMultiplication[1,0]_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.010    multiplier/MatrixMultiplication[1,0]_carry__0_i_3_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.588 r  multiplier/MatrixMultiplication[1,0]_carry__0/O[2]
                         net (fo=1, routed)           0.000     6.588    matrixPReg/q_reg[1,0][8]_0[6]
    SLICE_X12Y25         FDRE                                         r  matrixPReg/q_reg[1,0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clock (IN)
                         net (fo=67, unset)           0.924     8.924    matrixPReg/clock
    SLICE_X12Y25         FDRE                                         r  matrixPReg/q_reg[1,0][6]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)        0.109     8.998    matrixPReg/q_reg[1,0][6]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  2.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 matrixBReg/q_reg[1,0][1]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[1,0][1]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.275ns (57.199%)  route 0.206ns (42.801%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.410     0.410    matrixBReg/clock
    SLICE_X12Y23         FDRE                                         r  matrixBReg/q_reg[1,0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  matrixBReg/q_reg[1,0][1]/Q
                         net (fo=32, routed)          0.206     0.780    matrixBReg/q_reg[1,0][3]_3[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.045     0.825 r  matrixBReg/MatrixMultiplication[1,0]_carry_i_5/O
                         net (fo=1, routed)           0.000     0.825    multiplier/q_reg[1,0][3]_0[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.891 r  multiplier/MatrixMultiplication[1,0]_carry/O[1]
                         net (fo=1, routed)           0.000     0.891    matrixPReg/q_reg[1,0][8]_0[1]
    SLICE_X12Y24         FDRE                                         r  matrixPReg/q_reg[1,0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.432     0.432    matrixPReg/clock
    SLICE_X12Y24         FDRE                                         r  matrixPReg/q_reg[1,0][1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.134     0.566    matrixPReg/q_reg[1,0][1]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 matrixAReg/q_reg[1,1][0]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[1,0][0]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.279ns (52.214%)  route 0.255ns (47.786%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.410     0.410    matrixAReg/clock
    SLICE_X10Y21         FDRE                                         r  matrixAReg/q_reg[1,1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  matrixAReg/q_reg[1,1][0]/Q
                         net (fo=34, routed)          0.255     0.829    matrixBReg/MatrixMultiplication[1,1]0__0_carry_i_1_0[0]
    SLICE_X12Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.874 r  matrixBReg/MatrixMultiplication[1,0]_carry_i_6/O
                         net (fo=1, routed)           0.000     0.874    multiplier/q_reg[1,0][3]_0[0]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.944 r  multiplier/MatrixMultiplication[1,0]_carry/O[0]
                         net (fo=1, routed)           0.000     0.944    matrixPReg/q_reg[1,0][8]_0[0]
    SLICE_X12Y24         FDRE                                         r  matrixPReg/q_reg[1,0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.432     0.432    matrixPReg/clock
    SLICE_X12Y24         FDRE                                         r  matrixPReg/q_reg[1,0][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.134     0.566    matrixPReg/q_reg[1,0][0]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 matrixBReg/q_reg[1,0][1]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[1,0][2]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.360ns (63.629%)  route 0.206ns (36.371%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.410     0.410    matrixBReg/clock
    SLICE_X12Y23         FDRE                                         r  matrixBReg/q_reg[1,0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  matrixBReg/q_reg[1,0][1]/Q
                         net (fo=32, routed)          0.206     0.780    matrixBReg/q_reg[1,0][3]_3[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.045     0.825 r  matrixBReg/MatrixMultiplication[1,0]_carry_i_5/O
                         net (fo=1, routed)           0.000     0.825    multiplier/q_reg[1,0][3]_0[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     0.976 r  multiplier/MatrixMultiplication[1,0]_carry/O[2]
                         net (fo=1, routed)           0.000     0.976    matrixPReg/q_reg[1,0][8]_0[2]
    SLICE_X12Y24         FDRE                                         r  matrixPReg/q_reg[1,0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.432     0.432    matrixPReg/clock
    SLICE_X12Y24         FDRE                                         r  matrixPReg/q_reg[1,0][2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.134     0.566    matrixPReg/q_reg[1,0][2]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 matrixAReg/q_reg[0,0][0]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[0,1][0]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.297ns (53.441%)  route 0.259ns (46.559%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.410     0.410    matrixAReg/clock
    SLICE_X14Y18         FDRE                                         r  matrixAReg/q_reg[0,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  matrixAReg/q_reg[0,0][0]/Q
                         net (fo=36, routed)          0.259     0.797    matrixBReg/MatrixMultiplication[0,0]0__16_carry_i_1_0[0]
    SLICE_X15Y19         LUT4 (Prop_lut4_I1_O)        0.099     0.896 r  matrixBReg/MatrixMultiplication[0,1]_carry_i_6/O
                         net (fo=1, routed)           0.000     0.896    multiplier/q_reg[0,1][3]_0[0]
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.966 r  multiplier/MatrixMultiplication[0,1]_carry/O[0]
                         net (fo=1, routed)           0.000     0.966    matrixPReg/q_reg[0,1][8]_0[0]
    SLICE_X15Y19         FDRE                                         r  matrixPReg/q_reg[0,1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.432     0.432    matrixPReg/clock
    SLICE_X15Y19         FDRE                                         r  matrixPReg/q_reg[0,1][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y19         FDRE (Hold_fdre_C_D)         0.105     0.537    matrixPReg/q_reg[0,1][0]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 matrixBReg/q_reg[1,0][1]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[1,0][3]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.381ns (64.931%)  route 0.206ns (35.069%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.410     0.410    matrixBReg/clock
    SLICE_X12Y23         FDRE                                         r  matrixBReg/q_reg[1,0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  matrixBReg/q_reg[1,0][1]/Q
                         net (fo=32, routed)          0.206     0.780    matrixBReg/q_reg[1,0][3]_3[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.045     0.825 r  matrixBReg/MatrixMultiplication[1,0]_carry_i_5/O
                         net (fo=1, routed)           0.000     0.825    multiplier/q_reg[1,0][3]_0[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.997 r  multiplier/MatrixMultiplication[1,0]_carry/O[3]
                         net (fo=1, routed)           0.000     0.997    matrixPReg/q_reg[1,0][8]_0[3]
    SLICE_X12Y24         FDRE                                         r  matrixPReg/q_reg[1,0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.432     0.432    matrixPReg/clock
    SLICE_X12Y24         FDRE                                         r  matrixPReg/q_reg[1,0][3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.134     0.566    matrixPReg/q_reg[1,0][3]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 matrixAReg/q_reg[0,0][0]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[0,1][1]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.325ns (55.675%)  route 0.259ns (44.325%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.410     0.410    matrixAReg/clock
    SLICE_X14Y18         FDRE                                         r  matrixAReg/q_reg[0,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  matrixAReg/q_reg[0,0][0]/Q
                         net (fo=36, routed)          0.259     0.797    matrixAReg/q_reg[0,0][3]_0[0]
    SLICE_X15Y19         LUT2 (Prop_lut2_I0_O)        0.100     0.897 r  matrixAReg/MatrixMultiplication[0,1]_carry_i_2/O
                         net (fo=1, routed)           0.000     0.897    multiplier/q_reg[0,1][3][0]
    SLICE_X15Y19         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.994 r  multiplier/MatrixMultiplication[0,1]_carry/O[1]
                         net (fo=1, routed)           0.000     0.994    matrixPReg/q_reg[0,1][8]_0[1]
    SLICE_X15Y19         FDRE                                         r  matrixPReg/q_reg[0,1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.432     0.432    matrixPReg/clock
    SLICE_X15Y19         FDRE                                         r  matrixPReg/q_reg[0,1][1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y19         FDRE (Hold_fdre_C_D)         0.105     0.537    matrixPReg/q_reg[0,1][1]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 matrixBReg/q_reg[1,0][1]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[1,0][4]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.414ns (65.841%)  route 0.215ns (34.159%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.410     0.410    matrixBReg/clock
    SLICE_X12Y23         FDRE                                         r  matrixBReg/q_reg[1,0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  matrixBReg/q_reg[1,0][1]/Q
                         net (fo=32, routed)          0.206     0.780    matrixBReg/q_reg[1,0][3]_3[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.045     0.825 r  matrixBReg/MatrixMultiplication[1,0]_carry_i_5/O
                         net (fo=1, routed)           0.000     0.825    multiplier/q_reg[1,0][3]_0[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     0.977 r  multiplier/MatrixMultiplication[1,0]_carry/CO[3]
                         net (fo=1, routed)           0.009     0.986    multiplier/MatrixMultiplication[1,0]_carry_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.039 r  multiplier/MatrixMultiplication[1,0]_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.039    matrixPReg/q_reg[1,0][8]_0[4]
    SLICE_X12Y25         FDRE                                         r  matrixPReg/q_reg[1,0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.432     0.432    matrixPReg/clock
    SLICE_X12Y25         FDRE                                         r  matrixPReg/q_reg[1,0][4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.134     0.566    matrixPReg/q_reg[1,0][4]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 matrixAReg/q_reg[0,0][0]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[0,1][2]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.353ns (57.703%)  route 0.259ns (42.297%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.410     0.410    matrixAReg/clock
    SLICE_X14Y18         FDRE                                         r  matrixAReg/q_reg[0,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  matrixAReg/q_reg[0,0][0]/Q
                         net (fo=36, routed)          0.259     0.797    matrixAReg/q_reg[0,0][3]_0[0]
    SLICE_X15Y19         LUT2 (Prop_lut2_I0_O)        0.100     0.897 r  matrixAReg/MatrixMultiplication[0,1]_carry_i_2/O
                         net (fo=1, routed)           0.000     0.897    multiplier/q_reg[0,1][3][0]
    SLICE_X15Y19         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     1.022 r  multiplier/MatrixMultiplication[0,1]_carry/O[2]
                         net (fo=1, routed)           0.000     1.022    matrixPReg/q_reg[0,1][8]_0[2]
    SLICE_X15Y19         FDRE                                         r  matrixPReg/q_reg[0,1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.432     0.432    matrixPReg/clock
    SLICE_X15Y19         FDRE                                         r  matrixPReg/q_reg[0,1][2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y19         FDRE (Hold_fdre_C_D)         0.105     0.537    matrixPReg/q_reg[0,1][2]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 matrixBReg/q_reg[1,0][1]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[1,0][6]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.427ns (66.533%)  route 0.215ns (33.467%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.410     0.410    matrixBReg/clock
    SLICE_X12Y23         FDRE                                         r  matrixBReg/q_reg[1,0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  matrixBReg/q_reg[1,0][1]/Q
                         net (fo=32, routed)          0.206     0.780    matrixBReg/q_reg[1,0][3]_3[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.045     0.825 r  matrixBReg/MatrixMultiplication[1,0]_carry_i_5/O
                         net (fo=1, routed)           0.000     0.825    multiplier/q_reg[1,0][3]_0[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     0.977 r  multiplier/MatrixMultiplication[1,0]_carry/CO[3]
                         net (fo=1, routed)           0.009     0.986    multiplier/MatrixMultiplication[1,0]_carry_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.052 r  multiplier/MatrixMultiplication[1,0]_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.052    matrixPReg/q_reg[1,0][8]_0[6]
    SLICE_X12Y25         FDRE                                         r  matrixPReg/q_reg[1,0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.432     0.432    matrixPReg/clock
    SLICE_X12Y25         FDRE                                         r  matrixPReg/q_reg[1,0][6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.134     0.566    matrixPReg/q_reg[1,0][6]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 matrixBReg/q_reg[1,1][1]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixPReg/q_reg[1,1][1]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.881%)  route 0.378ns (60.119%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.410     0.410    matrixBReg/clock
    SLICE_X11Y19         FDRE                                         r  matrixBReg/q_reg[1,1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  matrixBReg/q_reg[1,1][1]/Q
                         net (fo=32, routed)          0.378     0.930    matrixBReg/Q[1]
    SLICE_X14Y20         LUT5 (Prop_lut5_I2_O)        0.045     0.975 r  matrixBReg/MatrixMultiplication[1,1]_carry_i_5/O
                         net (fo=1, routed)           0.000     0.975    multiplier/q_reg[1,1][3]_0[1]
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.040 r  multiplier/MatrixMultiplication[1,1]_carry/O[1]
                         net (fo=1, routed)           0.000     1.040    matrixPReg/q_reg[1,1][8]_0[1]
    SLICE_X14Y20         FDRE                                         r  matrixPReg/q_reg[1,1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=67, unset)           0.432     0.432    matrixPReg/clock
    SLICE_X14Y20         FDRE                                         r  matrixPReg/q_reg[1,1][1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.105     0.537    matrixPReg/q_reg[1,1][1]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PL_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y21  matrixAReg/q_reg[0,1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X14Y21  matrixAReg/q_reg[1,0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X15Y21  matrixAReg/q_reg[1,0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X14Y21  matrixAReg/q_reg[1,0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X14Y21  matrixAReg/q_reg[1,0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X10Y21  matrixAReg/q_reg[1,1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X10Y21  matrixAReg/q_reg[1,1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X10Y21  matrixAReg/q_reg[1,1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X10Y21  matrixAReg/q_reg[1,1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X15Y22  matrixBReg/q_reg[0,0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y21  matrixAReg/q_reg[0,1][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y21  matrixAReg/q_reg[1,0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y21  matrixAReg/q_reg[1,0][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y21  matrixAReg/q_reg[1,0][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y21  matrixAReg/q_reg[1,0][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X10Y21  matrixAReg/q_reg[1,1][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X10Y21  matrixAReg/q_reg[1,1][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X10Y21  matrixAReg/q_reg[1,1][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X10Y21  matrixAReg/q_reg[1,1][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y22  matrixBReg/q_reg[0,0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y21  matrixAReg/q_reg[0,1][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y21  matrixAReg/q_reg[0,1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y21  matrixAReg/q_reg[1,0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y21  matrixAReg/q_reg[1,0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y21  matrixAReg/q_reg[1,0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X15Y21  matrixAReg/q_reg[1,0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y21  matrixAReg/q_reg[1,0][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y21  matrixAReg/q_reg[1,0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y21  matrixAReg/q_reg[1,0][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y21  matrixAReg/q_reg[1,0][3]/C



