\hypertarget{struct__SSdramc__config}{}\section{\+\_\+\+S\+Sdramc\+\_\+config Struct Reference}
\label{struct__SSdramc__config}\index{\_SSdramc\_config@{\_SSdramc\_config}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct__SSdramc__config_a90ba641ece848d6945a9c2cff54efdbc}\label{struct__SSdramc__config_a90ba641ece848d6945a9c2cff54efdbc}} 
uint32\+\_\+t {\bfseries dw\+Column\+Bits}
\item 
\mbox{\Hypertarget{struct__SSdramc__config_a5dfc8b272ad1848797ce0faa60fac62f}\label{struct__SSdramc__config_a5dfc8b272ad1848797ce0faa60fac62f}} 
uint32\+\_\+t {\bfseries dw\+Row\+Bits}
\item 
\mbox{\Hypertarget{struct__SSdramc__config_a63ed266a5109fafb2a74866b88df3c91}\label{struct__SSdramc__config_a63ed266a5109fafb2a74866b88df3c91}} 
uint32\+\_\+t {\bfseries dw\+Banks}
\item 
\mbox{\Hypertarget{struct__SSdramc__config_a413f07a500783bb90ce950aa3000bdd2}\label{struct__SSdramc__config_a413f07a500783bb90ce950aa3000bdd2}} 
uint32\+\_\+t {\bfseries dw\+C\+AS}
\item 
\mbox{\Hypertarget{struct__SSdramc__config_a53e8add25e49a51dd53051ecbd59ca5e}\label{struct__SSdramc__config_a53e8add25e49a51dd53051ecbd59ca5e}} 
uint32\+\_\+t {\bfseries dw\+Data\+Bus\+Width}
\item 
\mbox{\Hypertarget{struct__SSdramc__config_a1287c0ad5c91797120a9bb9557b77b5a}\label{struct__SSdramc__config_a1287c0ad5c91797120a9bb9557b77b5a}} 
uint32\+\_\+t {\bfseries dw\+Write\+Recovery\+Delay}
\item 
\mbox{\Hypertarget{struct__SSdramc__config_ac806d39d017a8402b0f43b6f4806d6ac}\label{struct__SSdramc__config_ac806d39d017a8402b0f43b6f4806d6ac}} 
uint32\+\_\+t {\bfseries dw\+Row\+Cycle\+Delay\+\_\+\+Row\+Refresh\+Cycle}
\item 
\mbox{\Hypertarget{struct__SSdramc__config_aae14ec0b188d148f200956fa30baf03f}\label{struct__SSdramc__config_aae14ec0b188d148f200956fa30baf03f}} 
uint32\+\_\+t {\bfseries dw\+Row\+Precharge\+Delay}
\item 
\mbox{\Hypertarget{struct__SSdramc__config_a7f0482ec4e35a02811dda4d30445e591}\label{struct__SSdramc__config_a7f0482ec4e35a02811dda4d30445e591}} 
uint32\+\_\+t {\bfseries dw\+Row\+Column\+Delay}
\item 
\mbox{\Hypertarget{struct__SSdramc__config_a5efa7d4fe5a2ca332e73733afedb952e}\label{struct__SSdramc__config_a5efa7d4fe5a2ca332e73733afedb952e}} 
uint32\+\_\+t {\bfseries dw\+Active\+Precharge\+Delay}
\item 
\mbox{\Hypertarget{struct__SSdramc__config_aaa6dbce1af1ac9718755d342c5f60044}\label{struct__SSdramc__config_aaa6dbce1af1ac9718755d342c5f60044}} 
uint32\+\_\+t {\bfseries dw\+Exit\+Self\+Refresh\+Active\+Delay}
\item 
\mbox{\Hypertarget{struct__SSdramc__config_aca6debd7ca54ed316637444cfdd42003}\label{struct__SSdramc__config_aca6debd7ca54ed316637444cfdd42003}} 
uint32\+\_\+t {\bfseries dw\+B\+K1}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/\mbox{\hyperlink{sdramc_8h}{sdramc.\+h}}\end{DoxyCompactItemize}
