{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 23:10:39 2012 " "Info: Processing started: Sun May 13 23:10:39 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_3 -c Lab_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_3 -c Lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_3 " "Info: Found entity 1: Lab_3" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Lab_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Info: Found entity 1: Registers" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Info: Found entity 1: lab4" {  } { { "lab4.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/lab4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_ram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom_ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_RAM " "Info: Found entity 1: ROM_RAM" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ROM_RAM " "Info: Elaborating entity \"ROM_RAM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE RAM.hex " "Warning: Can't find a definition for parameter LPM_FILE -- assuming RAM.hex was intended to be a quoted string" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 104 936 1064 232 "RAM" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom4.tdf 1 1 " "Warning: Using design file lpm_rom4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom4 " "Info: Found entity 1: lpm_rom4" {  } { { "lpm_rom4.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/lpm_rom4.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom4 lpm_rom4:inst20 " "Info: Elaborating entity \"lpm_rom4\" for hierarchy \"lpm_rom4:inst20\"" {  } { { "ROM_RAM.bdf" "inst20" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 64 440 600 144 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom4:inst20\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom4:inst20\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom4.tdf" "altsyncram_component" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/lpm_rom4.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom4:inst20\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom4:inst20\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom4.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/lpm_rom4.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom4:inst20\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom4:inst20\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info: Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info: Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Info: Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ROM.hex " "Info: Parameter \"INIT_FILE\" = \"ROM.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom4.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/lpm_rom4.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lp61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lp61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lp61 " "Info: Found entity 1: altsyncram_lp61" {  } { { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lp61 lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated " "Info: Elaborating entity \"altsyncram_lp61\" for hierarchy \"lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:RAM " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:RAM\"" {  } { { "ROM_RAM.bdf" "RAM" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 104 936 1064 232 "RAM" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:RAM " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:RAM\"" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 104 936 1064 232 "RAM" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:RAM " "Info: Instantiated megafunction \"LPM_RAM_IO:RAM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RAM.hex " "Info: Parameter \"LPM_FILE\" = \"RAM.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 16 " "Info: Parameter \"LPM_NUMWORDS\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 4 " "Info: Parameter \"LPM_WIDTHAD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 104 936 1064 232 "RAM" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:RAM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:RAM\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Lab_3.bdf" { { 104 1096 1224 232 "inst1" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:RAM\|altram:sram LPM_RAM_IO:RAM " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:RAM\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:RAM\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 104 936 1064 232 "RAM" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:RAM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:RAM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:RAM\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:RAM " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:RAM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:RAM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 104 936 1064 232 "RAM" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g891.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g891 " "Info: Found entity 1: altsyncram_g891" {  } { { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_g891.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g891 LPM_RAM_IO:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated " "Info: Elaborating entity \"altsyncram_g891\" for hierarchy \"LPM_RAM_IO:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "RAM.hex " "Warning: Byte addressed memory initialization file \"RAM.hex\" was read in the word-addressed format" {  } { { "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/RAM.hex" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/RAM.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst10\[3\] " "Warning: Converted tri-state buffer \"inst10\[3\]\" feeding internal logic into a wire" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 80 376 424 112 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst10\[2\] " "Warning: Converted tri-state buffer \"inst10\[2\]\" feeding internal logic into a wire" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 80 376 424 112 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst10\[1\] " "Warning: Converted tri-state buffer \"inst10\[1\]\" feeding internal logic into a wire" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 80 376 424 112 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst10\[0\] " "Warning: Converted tri-state buffer \"inst10\[0\]\" feeding internal logic into a wire" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 80 376 424 112 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst9\[3\] " "Warning: Converted tri-state buffer \"inst9\[3\]\" feeding internal logic into a wire" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 112 856 904 144 "inst9" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst9\[2\] " "Warning: Converted tri-state buffer \"inst9\[2\]\" feeding internal logic into a wire" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 112 856 904 144 "inst9" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst9\[1\] " "Warning: Converted tri-state buffer \"inst9\[1\]\" feeding internal logic into a wire" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 112 856 904 144 "inst9" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst9\[0\] " "Warning: Converted tri-state buffer \"inst9\[0\]\" feeding internal logic into a wire" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 112 856 904 144 "inst9" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst16\[7\] lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst16\[7\]\" to the node \"lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 160 1128 1176 192 "inst16" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst16\[6\] lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst16\[6\]\" to the node \"lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 160 1128 1176 192 "inst16" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst16\[5\] lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst16\[5\]\" to the node \"lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 160 1128 1176 192 "inst16" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst16\[4\] lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst16\[4\]\" to the node \"lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 160 1128 1176 192 "inst16" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst16\[3\] lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst16\[3\]\" to the node \"lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 160 1128 1176 192 "inst16" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst16\[2\] lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst16\[2\]\" to the node \"lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 160 1128 1176 192 "inst16" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst16\[1\] lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst16\[1\]\" to the node \"lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 160 1128 1176 192 "inst16" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst16\[0\] lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst16\[0\]\" to the node \"lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 160 1128 1176 192 "inst16" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst\[7\] inst16\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst\[7\]\" to the node \"inst16\[7\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst\[6\] inst16\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst\[6\]\" to the node \"inst16\[6\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst\[5\] inst16\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst\[5\]\" to the node \"inst16\[5\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst\[4\] inst16\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst\[4\]\" to the node \"inst16\[4\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst\[3\] inst16\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst\[3\]\" to the node \"inst16\[3\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst\[2\] inst16\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst\[2\]\" to the node \"inst16\[2\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst\[1\] inst16\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst\[1\]\" to the node \"inst16\[1\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst\[0\] inst16\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst\[0\]\" to the node \"inst16\[0\]\" into an OR gate" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Info: Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Info: Implemented 17 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 13 23:10:43 2012 " "Info: Processing ended: Sun May 13 23:10:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
