// Seed: 3956257783
module module_0 ();
  assign id_1 = id_1;
  assign id_2 = id_2 - id_2;
  reg id_3;
  assign id_1 = id_3;
  id_4 :
  assert property (@* id_1) id_3 <= 1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = id_5;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.type_6 = 0;
  assign id_1 = id_3;
  wire id_7;
  wire id_8, id_9;
endmodule
