verilog work "sum1bcc.v"
verilog work "Sum4b.v"
vhdl work "testbench.vhd"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
