{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709402480493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709402480495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  3 01:01:20 2024 " "Processing started: Sun Mar  3 01:01:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709402480495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709402480495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SevenSegLed -c SevenSegLed " "Command: quartus_map --read_settings_files=on --write_settings_files=off SevenSegLed -c SevenSegLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709402480495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709402482189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709402482189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/sevensegmentled/giaima7thanh_topmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/sevensegmentled/giaima7thanh_topmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 giaima7thanh_topmodule-rtl " "Found design unit 1: giaima7thanh_topmodule-rtl" {  } { { "../giaima7thanh_topmodule.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/SevenSegmentLed/giaima7thanh_topmodule.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709402502716 ""} { "Info" "ISGN_ENTITY_NAME" "1 giaima7thanh_topmodule " "Found entity 1: giaima7thanh_topmodule" {  } { { "../giaima7thanh_topmodule.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/SevenSegmentLed/giaima7thanh_topmodule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709402502716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709402502716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/sevensegmentled/giaima7thanh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/sevensegmentled/giaima7thanh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 giaima7thanh-rtl " "Found design unit 1: giaima7thanh-rtl" {  } { { "../giaima7thanh.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/SevenSegmentLed/giaima7thanh.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709402502739 ""} { "Info" "ISGN_ENTITY_NAME" "1 giaima7thanh " "Found entity 1: giaima7thanh" {  } { { "../giaima7thanh.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/SevenSegmentLed/giaima7thanh.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709402502739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709402502739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "giaima7thanh_topmodule " "Elaborating entity \"giaima7thanh_topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709402502804 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "15 11 downto 0 giaima7thanh_topmodule.vhd(20) " "VHDL error at giaima7thanh_topmodule.vhd(20): left bound (15) of slice must belong to range (11 downto 0) of corresponding object" {  } { { "../giaima7thanh_topmodule.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/SevenSegmentLed/giaima7thanh_topmodule.vhd" 20 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Analysis & Synthesis" 0 -1 1709402502826 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "27 20 downto 0 giaima7thanh_topmodule.vhd(21) " "VHDL error at giaima7thanh_topmodule.vhd(21): left bound (27) of slice must belong to range (20 downto 0) of corresponding object" {  } { { "../giaima7thanh_topmodule.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/SevenSegmentLed/giaima7thanh_topmodule.vhd" 21 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Analysis & Synthesis" 0 -1 1709402502827 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "input giaima7thanh_topmodule.vhd(18) " "VHDL error at giaima7thanh_topmodule.vhd(18): formal port or parameter \"input\" must have actual or default value" {  } { { "../giaima7thanh_topmodule.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/SevenSegmentLed/giaima7thanh_topmodule.vhd" 18 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1709402502827 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709402502831 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13327 " "Peak virtual memory: 13327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709402503134 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar  3 01:01:43 2024 " "Processing ended: Sun Mar  3 01:01:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709402503134 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709402503134 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709402503134 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709402503134 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709402504481 ""}
