Analysis & Synthesis report for pipelined_cpu
Wed Feb 28 19:06:19 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Feb 28 19:06:19 2018           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; pipelined_cpu                               ;
; Top-level Entity Name       ; pipelined_cpu                               ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; pipelined_cpu      ; pipelined_cpu      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Feb 28 19:06:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_cpu -c pipelined_cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file signextend.sv
    Info (12023): Found entity 1: signextend File: E:/Engr/quartus/469Labs/Lab 4/signextend.sv Line: 2
    Info (12023): Found entity 2: signextend_testbench File: E:/Engr/quartus/469Labs/Lab 4/signextend.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file setflag.sv
    Info (12023): Found entity 1: setflag File: E:/Engr/quartus/469Labs/Lab 4/setflag.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: E:/Engr/quartus/469Labs/Lab 4/regfile.sv Line: 6
    Info (12023): Found entity 2: regstim File: E:/Engr/quartus/469Labs/Lab 4/regfile.sv Line: 46
Info (12021): Found 2 design units, including 2 entities, in source file pc.sv
    Info (12023): Found entity 1: PC File: E:/Engr/quartus/469Labs/Lab 4/PC.sv Line: 2
    Info (12023): Found entity 2: PC_testbench File: E:/Engr/quartus/469Labs/Lab 4/PC.sv Line: 30
Info (12021): Found 5 design units, including 5 entities, in source file mux8x64_1.sv
    Info (12023): Found entity 1: mux8x64_1 File: E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv Line: 3
    Info (12023): Found entity 2: mux2x64_1 File: E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv Line: 21
    Info (12023): Found entity 3: mux4x64_1 File: E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv Line: 39
    Info (12023): Found entity 4: mux2x5_1 File: E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv Line: 57
    Info (12023): Found entity 5: mux8x64_1_testbench File: E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv Line: 75
Info (12021): Found 10 design units, including 10 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv Line: 8
    Info (12023): Found entity 2: mux4_1 File: E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv Line: 20
    Info (12023): Found entity 3: mux8_1 File: E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv Line: 32
    Info (12023): Found entity 4: mux16_1 File: E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv Line: 43
    Info (12023): Found entity 5: mux32_1 File: E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv Line: 55
    Info (12023): Found entity 6: mux_32_1_testbench File: E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv Line: 66
    Info (12023): Found entity 7: mux2_1_testbench File: E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv Line: 129
    Info (12023): Found entity 8: mux4_1_testbench File: E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv Line: 186
    Info (12023): Found entity 9: mux8_1_testbench File: E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv Line: 254
    Info (12023): Found entity 10: mux16_1_testbench File: E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv Line: 354
Info (12021): Found 3 design units, including 3 entities, in source file mult.sv
    Info (12023): Found entity 1: mult File: E:/Engr/quartus/469Labs/Lab 4/mult.sv Line: 2
    Info (12023): Found entity 2: shifter File: E:/Engr/quartus/469Labs/Lab 4/mult.sv Line: 25
    Info (12023): Found entity 3: shifter_testbench File: E:/Engr/quartus/469Labs/Lab 4/mult.sv Line: 40
Critical Warning (10191): Verilog HDL Compiler Directive warning at instructmem.sv(46): text macro "BENCHMARK" is undefined File: E:/Engr/quartus/469Labs/Lab 4/instructmem.sv Line: 46
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: E:/Engr/quartus/469Labs/Lab 4/instructmem.sv Line: 21
    Info (12023): Found entity 2: instructmem_testbench File: E:/Engr/quartus/469Labs/Lab 4/instructmem.sv Line: 61
Info (12021): Found 2 design units, including 2 entities, in source file giantmux.sv
    Info (12023): Found entity 1: giantMux File: E:/Engr/quartus/469Labs/Lab 4/giantMux.sv Line: 9
    Info (12023): Found entity 2: giantMux_testbench File: E:/Engr/quartus/469Labs/Lab 4/giantMux.sv Line: 36
Info (12021): Found 5 design units, including 5 entities, in source file decoder5_32.sv
    Info (12023): Found entity 1: decoder2_4 File: E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv Line: 8
    Info (12023): Found entity 2: decoder3_8 File: E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv Line: 27
    Info (12023): Found entity 3: decoder5_32 File: E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv Line: 66
    Info (12023): Found entity 4: decoder5_32_testbench File: E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv Line: 84
    Info (12023): Found entity 5: decoder2_4_testbench File: E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv Line: 119
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: E:/Engr/quartus/469Labs/Lab 4/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: E:/Engr/quartus/469Labs/Lab 4/datamem.sv Line: 70
Info (12021): Found 5 design units, including 5 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: E:/Engr/quartus/469Labs/Lab 4/D_FF.sv Line: 9
    Info (12023): Found entity 2: D_FF_Enabler File: E:/Engr/quartus/469Labs/Lab 4/D_FF.sv Line: 23
    Info (12023): Found entity 3: D_FF64 File: E:/Engr/quartus/469Labs/Lab 4/D_FF.sv Line: 39
    Info (12023): Found entity 4: D_FF64_testbench File: E:/Engr/quartus/469Labs/Lab 4/D_FF.sv Line: 56
    Info (12023): Found entity 5: D_FF_Enabler_testbench File: E:/Engr/quartus/469Labs/Lab 4/D_FF.sv Line: 102
Info (12021): Found 2 design units, including 2 entities, in source file createreg.sv
    Info (12023): Found entity 1: createReg File: E:/Engr/quartus/469Labs/Lab 4/createReg.sv Line: 8
    Info (12023): Found entity 2: createReg_testbench File: E:/Engr/quartus/469Labs/Lab 4/createReg.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cpu_cntrl.sv
    Info (12023): Found entity 1: cpu_cntrl File: E:/Engr/quartus/469Labs/Lab 4/cpu_cntrl.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: E:/Engr/quartus/469Labs/Lab 4/alu.sv Line: 4
    Info (12023): Found entity 2: alustim File: E:/Engr/quartus/469Labs/Lab 4/alu.sv Line: 61
Info (12021): Found 5 design units, including 5 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: E:/Engr/quartus/469Labs/Lab 4/adder.sv Line: 4
    Info (12023): Found entity 2: adder_64bit File: E:/Engr/quartus/469Labs/Lab 4/adder.sv Line: 16
    Info (12023): Found entity 3: subtracter_64bit File: E:/Engr/quartus/469Labs/Lab 4/adder.sv Line: 43
    Info (12023): Found entity 4: adder_64bit_testbench File: E:/Engr/quartus/469Labs/Lab 4/adder.sv Line: 55
    Info (12023): Found entity 5: subtracter_64bit_testbench File: E:/Engr/quartus/469Labs/Lab 4/adder.sv Line: 103
Info (12021): Found 2 design units, including 2 entities, in source file pipelined_cpu.sv
    Info (12023): Found entity 1: pipelined_cpu File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 2
    Info (12023): Found entity 2: pipelined_cpustim File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 97
Info (12021): Found 2 design units, including 2 entities, in source file forwarding.sv
    Info (12023): Found entity 1: forwarding File: E:/Engr/quartus/469Labs/Lab 4/forwarding.sv Line: 2
    Info (12023): Found entity 2: forwarding_testbench File: E:/Engr/quartus/469Labs/Lab 4/forwarding.sv Line: 52
Info (12021): Found 4 design units, including 4 entities, in source file ifde.sv
    Info (12023): Found entity 1: IFDE File: E:/Engr/quartus/469Labs/Lab 4/IFDE.sv Line: 2
    Info (12023): Found entity 2: IDEX File: E:/Engr/quartus/469Labs/Lab 4/IFDE.sv Line: 23
    Info (12023): Found entity 3: EXMEM File: E:/Engr/quartus/469Labs/Lab 4/IFDE.sv Line: 85
    Info (12023): Found entity 4: MEMWB File: E:/Engr/quartus/469Labs/Lab 4/IFDE.sv Line: 139
Info (12127): Elaborating entity "pipelined_cpu" for the top level hierarchy
Info (12128): Elaborating entity "PC" for hierarchy "PC:ProgramCounter" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 21
Info (12128): Elaborating entity "adder_64bit" for hierarchy "PC:ProgramCounter|adder_64bit:plusfour" File: E:/Engr/quartus/469Labs/Lab 4/PC.sv Line: 14
Info (12128): Elaborating entity "adder" for hierarchy "PC:ProgramCounter|adder_64bit:plusfour|adder:a" File: E:/Engr/quartus/469Labs/Lab 4/adder.sv Line: 25
Info (12128): Elaborating entity "mux2x64_1" for hierarchy "PC:ProgramCounter|mux2x64_1:whichPC" File: E:/Engr/quartus/469Labs/Lab 4/PC.sv Line: 17
Info (12128): Elaborating entity "mux2_1" for hierarchy "PC:ProgramCounter|mux2x64_1:whichPC|mux2_1:choosing[0].bestmux" File: E:/Engr/quartus/469Labs/Lab 4/mux8x64_1.sv Line: 32
Info (12128): Elaborating entity "instructmem" for hierarchy "instructmem:NextInst" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 23
Warning (10175): Verilog HDL warning at instructmem.sv(28): ignoring unsupported system task File: E:/Engr/quartus/469Labs/Lab 4/instructmem.sv Line: 28
Info (10648): Verilog HDL Display System Task info at instructmem.sv(47): Running benchmark:  File: E:/Engr/quartus/469Labs/Lab 4/instructmem.sv Line: 47
Warning (10030): Net "mem.data_a" at instructmem.sv(42) has no driver or initial value, using a default initial value '0' File: E:/Engr/quartus/469Labs/Lab 4/instructmem.sv Line: 42
Warning (10030): Net "mem.waddr_a" at instructmem.sv(42) has no driver or initial value, using a default initial value '0' File: E:/Engr/quartus/469Labs/Lab 4/instructmem.sv Line: 42
Warning (10030): Net "mem.we_a" at instructmem.sv(42) has no driver or initial value, using a default initial value '0' File: E:/Engr/quartus/469Labs/Lab 4/instructmem.sv Line: 42
Info (12128): Elaborating entity "IFDE" for hierarchy "IFDE:pipeline1" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 25
Info (12128): Elaborating entity "cpu_cntrl" for hierarchy "cpu_cntrl:ControlBits" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 33
Info (12128): Elaborating entity "signextend" for hierarchy "signextend:extension" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 35
Info (12128): Elaborating entity "mux2x5_1" for hierarchy "mux2x5_1:Reg2Location" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 37
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:registersyo" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 38
Info (12128): Elaborating entity "decoder5_32" for hierarchy "regfile:registersyo|decoder5_32:decodeme" File: E:/Engr/quartus/469Labs/Lab 4/regfile.sv Line: 19
Info (12128): Elaborating entity "decoder2_4" for hierarchy "regfile:registersyo|decoder5_32:decodeme|decoder2_4:a" File: E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv Line: 74
Info (12128): Elaborating entity "decoder3_8" for hierarchy "regfile:registersyo|decoder5_32:decodeme|decoder3_8:b" File: E:/Engr/quartus/469Labs/Lab 4/decoder5_32.sv Line: 75
Info (12128): Elaborating entity "createReg" for hierarchy "regfile:registersyo|createReg:regs" File: E:/Engr/quartus/469Labs/Lab 4/regfile.sv Line: 22
Info (12128): Elaborating entity "D_FF64" for hierarchy "regfile:registersyo|createReg:regs|D_FF64:eachreg[0].oneregister" File: E:/Engr/quartus/469Labs/Lab 4/createReg.sv Line: 19
Info (12128): Elaborating entity "D_FF_Enabler" for hierarchy "regfile:registersyo|createReg:regs|D_FF64:eachreg[0].oneregister|D_FF_Enabler:eachDff[0].dflipflop" File: E:/Engr/quartus/469Labs/Lab 4/D_FF.sv Line: 50
Info (12128): Elaborating entity "D_FF" for hierarchy "regfile:registersyo|createReg:regs|D_FF64:eachreg[0].oneregister|D_FF_Enabler:eachDff[0].dflipflop|D_FF:d1" File: E:/Engr/quartus/469Labs/Lab 4/D_FF.sv Line: 31
Info (12128): Elaborating entity "giantMux" for hierarchy "regfile:registersyo|giantMux:mux1" File: E:/Engr/quartus/469Labs/Lab 4/regfile.sv Line: 31
Info (12128): Elaborating entity "mux32_1" for hierarchy "regfile:registersyo|giantMux:mux1|mux32_1:muxing[0].mmmm" File: E:/Engr/quartus/469Labs/Lab 4/giantMux.sv Line: 30
Info (12128): Elaborating entity "mux16_1" for hierarchy "regfile:registersyo|giantMux:mux1|mux32_1:muxing[0].mmmm|mux16_1:m1" File: E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv Line: 61
Info (12128): Elaborating entity "mux8_1" for hierarchy "regfile:registersyo|giantMux:mux1|mux32_1:muxing[0].mmmm|mux16_1:m1|mux8_1:m1" File: E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv Line: 49
Info (12128): Elaborating entity "mux4_1" for hierarchy "regfile:registersyo|giantMux:mux1|mux32_1:muxing[0].mmmm|mux16_1:m1|mux8_1:m1|mux4_1:m1" File: E:/Engr/quartus/469Labs/Lab 4/mux2_1.sv Line: 38
Info (12128): Elaborating entity "IDEX" for hierarchy "IDEX:pipeline2" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 43
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:ImmShift" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 51
Info (12128): Elaborating entity "forwarding" for hierarchy "forwarding:ForwardUnit" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 56
Info (12128): Elaborating entity "mux4x64_1" for hierarchy "mux4x64_1:ForwardedInput1" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 61
Info (12128): Elaborating entity "alu" for hierarchy "alu:DoStuff" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 64
Info (12128): Elaborating entity "subtracter_64bit" for hierarchy "alu:DoStuff|subtracter_64bit:subme" File: E:/Engr/quartus/469Labs/Lab 4/alu.sv Line: 25
Info (12128): Elaborating entity "mult" for hierarchy "alu:DoStuff|mult:multiplyme" File: E:/Engr/quartus/469Labs/Lab 4/alu.sv Line: 27
Info (12128): Elaborating entity "mux8x64_1" for hierarchy "alu:DoStuff|mux8x64_1:resulting" File: E:/Engr/quartus/469Labs/Lab 4/alu.sv Line: 33
Info (12128): Elaborating entity "setflag" for hierarchy "setflag:NegativeFlag" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 66
Info (12128): Elaborating entity "EXMEM" for hierarchy "EXMEM:pipeline3" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 73
Info (12128): Elaborating entity "datamem" for hierarchy "datamem:Memory" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 81
Warning (10175): Verilog HDL warning at datamem.sv(23): ignoring unsupported system task File: E:/Engr/quartus/469Labs/Lab 4/datamem.sv Line: 23
Info (10264): Verilog HDL Case Statement information at datamem.sv(43): all case item expressions in this case statement are onehot File: E:/Engr/quartus/469Labs/Lab 4/datamem.sv Line: 43
Error (10232): Verilog HDL error at datamem.sv(58): index 71 cannot fall outside the declared range [63:0] for vector "read_data" File: E:/Engr/quartus/469Labs/Lab 4/datamem.sv Line: 58
Error (10232): Verilog HDL error at datamem.sv(58): index 64 cannot fall outside the declared range [63:0] for vector "read_data" File: E:/Engr/quartus/469Labs/Lab 4/datamem.sv Line: 58
Warning (10240): Verilog HDL Always Construct warning at datamem.sv(55): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: E:/Engr/quartus/469Labs/Lab 4/datamem.sv Line: 55
Error (10166): SystemVerilog RTL Coding error at datamem.sv(55): always_comb construct does not infer purely combinational logic. File: E:/Engr/quartus/469Labs/Lab 4/datamem.sv Line: 55
Error (12152): Can't elaborate user hierarchy "datamem:Memory" File: E:/Engr/quartus/469Labs/Lab 4/pipelined_cpu.sv Line: 81
Info (144001): Generated suppressed messages file E:/Engr/quartus/469Labs/Lab 4/output_files/pipelined_cpu.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 8 warnings
    Error: Peak virtual memory: 802 megabytes
    Error: Processing ended: Wed Feb 28 19:06:20 2018
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Engr/quartus/469Labs/Lab 4/output_files/pipelined_cpu.map.smsg.


