// Seed: 3542060415
module module_0 ();
  always @(negedge -1) begin : LABEL_0
    $clog2(7);
    ;
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd22
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wand id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire _id_3;
  output wand id_2;
  inout wire id_1;
  logic [id_3 : -1] id_9;
  ;
  module_0 modCall_1 ();
  assign id_8 = -1;
  assign id_2 = -1;
  wire [-1 : ""] id_10;
endmodule
