{
    "MlibObjs": {},
    "CurCompileUdps": {},
    "CompileStatus": "Successful",
    "Misc": {
        "cwd": "/home/hyx/verilog/add",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/hyx/verilog/add/csrc",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/hyx/verilog/add/simv.daidir",
        "archive_dir": "archive.0"
    },
    "PrevCompiledModules": {},
    "CompileProcesses": [
        "cgproc.11988.json"
    ],
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "std",
        "test",
        "test"
    ],
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "test": [
            "test",
            "x9Hvb",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "ru_self_end": {
            "ru_majflt": 1026,
            "ru_utime_sec": 0.035375999999999998,
            "ru_nvcsw": 760,
            "ru_stime_sec": 0.023584000000000001,
            "ru_maxrss_kb": 91608,
            "ru_minflt": 5735,
            "ru_nivcsw": 1
        },
        "ru_self_cgstart": {
            "ru_majflt": 958,
            "ru_utime_sec": 0.028239,
            "ru_nvcsw": 722,
            "ru_stime_sec": 0.017649000000000001,
            "ru_maxrss_kb": 83948,
            "ru_minflt": 4486,
            "ru_nivcsw": 1
        },
        "ru_childs_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0024970000000000001,
            "ru_nvcsw": 4,
            "ru_stime_sec": 0.001139,
            "ru_maxrss_kb": 71976,
            "ru_minflt": 766,
            "ru_nivcsw": 0
        },
        "nMops": 1026,
        "totalObjSize": 169287,
        "nQuads": 390,
        "outputSizePerQuad": 434.0,
        "ru_childs_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0024970000000000001,
            "ru_nvcsw": 4,
            "ru_stime_sec": 0.001139,
            "ru_maxrss_kb": 71976,
            "ru_minflt": 766,
            "ru_nivcsw": 0
        },
        "Frontend(%)": 79.825305291723211,
        "CodeGen(%)": 20.174694708276792
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 104786
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": []
}