always @(posedge clk, posedge reset)
begin
if (reset)
begin
counter <= 0; //if reset is triggered, counter is set to 0
end else begin
if (enable == 1) //if enable signal is high, count
begin
if (counter == (limit-1)) //if counter reaches limit-1, set done signal high
done <= 1;
else
counter <= counter + 1; //if not at limit-1, increment counter by 1
end
end
endmodule