{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1443351108378 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2i_150_qsys_pcie EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"de2i_150_qsys_pcie\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1443351108551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1443351108628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1443351108628 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1443351110169 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1443351110206 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443351110738 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443351110738 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443351110738 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443351110738 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1443351110738 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 67280 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443351110811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 67282 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443351110811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 67284 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443351110811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 67286 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443351110811 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1443351110811 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1443351110832 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1443351111300 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_P\[0\] PCIE_TX_P\[0\](n) " "Pin \"PCIE_TX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_P\[0\](n)\"" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 386 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1296 9684 10422 0} { 0 { 0 ""} 0 67288 9684 10422 0}  }  } } { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_P[0](n) } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443351113583 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_P\[0\] PCIE_RX_P\[0\](n) " "Pin \"PCIE_RX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_P\[0\](n)\"" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 385 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1295 9684 10422 0} { 0 { 0 ""} 0 67290 9684 10422 0}  }  } } { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_P[0](n) } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443351113583 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK_P PCIE_REFCLK_P(n) " "Pin \"PCIE_REFCLK_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_REFCLK_P(n)\"" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_REFCLK_P } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_P" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 384 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_REFCLK_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1426 9684 10422 0} { 0 { 0 ""} 0 67291 9684 10422 0}  }  } } { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_REFCLK_P(n) } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_REFCLK_P(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443351113583 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1443351113583 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1443351114655 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1443351114655 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 362 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 12358 9684 10422 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1443351114655 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6489 9684 10422 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1443351114655 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1443351114658 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 20497 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 362 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 12358 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altpll_nn81.tdf" 36 2 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|altpll:pll0|altpll_nn81:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6410 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 " "CMU_X0_Y28_N6                de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6489 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\] " "PIN_AC2                      PCIE_RX_P\[0\]" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 385 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1295 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\]~input " "PIN_AC2                      PCIE_RX_P\[0\]~input" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 385 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 67037 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 706 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|rx_pma_clockout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 11561 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 596 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 14871 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 800 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|tx_clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6487 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 859 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|wire_transmit_pma0_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 15066 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\] " "PIN_AB4                      PCIE_TX_P\[0\]" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 386 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1296 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\]~output " "PIN_AB4                      PCIE_TX_P\[0\]~output" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 386 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P[0]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 66829 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443351114669 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1443351114669 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1443351115075 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1443351115075 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 362 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 12358 9684 10422 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1443351115075 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6489 9684 10422 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1443351115075 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6410 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1443351115169 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6411 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1443351115169 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6412 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1443351115169 ""}  } { { "db/altpll_nn81.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6410 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1443351115169 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119116 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443351119116 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1443351119116 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1443351119292 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1443351119398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443351119471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119471 ""}  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1443351119471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443351119487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119488 ""}  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1443351119488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443351119500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119501 ""}  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1443351119501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443351119501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443351119501 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys_pcie.sdc " "Reading SDC File: 'de2i_150_qsys_pcie.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1443351119530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 15 *central_clk_div0* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(15): *central_clk_div0* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443351119531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 15 *_hssi_pcie_hip* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(15): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443351119531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 16 refclk*clkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(16): refclk*clkout could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443351119531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 16 *div0*coreclkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(16): *div0*coreclkout could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443351119531 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119544 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1443351119544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1443351119545 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443351119685 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1443351119685 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1443351120010 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1443351120023 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 14 clocks " "Found 14 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "  10.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443351120024 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1443351120024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443351123479 ""}  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 257 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 67036 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443351123479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443351123479 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 20497 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443351123479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443351123479 ""}  } { { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 55685 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443351123479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443351123479 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 25743 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1443351123479 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1443351123479 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1746 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443351123479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443351123480 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 453 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 19586 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443351123480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|reset_n  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443351123480 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2790 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6307 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443351123480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443351123480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 61148 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1443351123480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 56396 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1443351123480 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1443351123480 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 58594 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443351123480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de2i_150_qsys:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443351123480 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 20770 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443351123480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443351123480 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 15587 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443351123480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443351123481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 37171 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1443351123481 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1443351123481 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6407 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443351123481 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1443351129118 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1443351129189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1443351129193 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1443351129274 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1443351129393 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1443351129535 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1443351129535 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1443351129604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1443351131263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1443351131333 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1443351131333 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1443351132801 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1443351132801 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 362 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 12358 9684 10422 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1443351132801 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6489 9684 10422 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1443351132801 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1443351132802 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1443351133849 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1443351139403 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|reset_n~clkctrl " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|reset_n~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr~clkctrl " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\] " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|PCIE_PERST_N~input " "Asynchronous signal \|de2i_150_qsys_pcie\|PCIE_PERST_N~input" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn~clkctrl " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr~clkctrl " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " "Asynchronous signal \|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Asynchronous signal \|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Asynchronous signal \|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg " "Asynchronous signal \|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl " "Asynchronous signal \|de2i_150_qsys_pcie\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443351139855 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "15 0 " "Found 15 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "Quartus II" 0 -1 1443351139855 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "Fitter" 0 -1 1443351139855 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1443351139899 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:06 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:06" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1443351139975 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_P\[1\] " "Node \"PCIE_RX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443351140897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_P\[1\] " "Node \"PCIE_TX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443351140897 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1443351140897 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:30 " "Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443351140897 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1443351140944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1443351149263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443351157053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1443351157525 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1443351229402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:12 " "Fitter placement operations ending: elapsed time is 00:01:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443351229403 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1443351229425 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1443351234165 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "Fitter" 0 -1 1443351234644 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1443351234645 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1443351234646 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1443351270756 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1443351270772 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1443351272078 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1443351272079 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 359 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 359 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1443351302200 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:16 " "Physical synthesis optimizations for speed complete: elapsed time is 00:01:16" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1443351305816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1443351311762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X59_Y34 X69_Y45 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X59_Y34 to location X69_Y45" {  } { { "loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X59_Y34 to location X69_Y45"} { { 11 { 0 ""} 59 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1443351335808 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1443351335808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:48 " "Fitter routing operations ending: elapsed time is 00:00:48" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443351366624 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "43.28 " "Total time spent on timing analysis during the Fitter is 43.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1443351367989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1443351370087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1443351373728 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1443351373837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1443351377585 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443351384988 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1443351387694 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "138 Cyclone IV GX " "138 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL A15 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at A15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 251 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1355 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 2.5 V V11 " "Pin CLOCK3_50 uses I/O standard 2.5 V at V11" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 254 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1356 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_RX_CLK 2.5 V L15 " "Pin ENET_RX_CLK uses I/O standard 2.5 V at L15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENET_RX_CLK } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 282 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_RX_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1372 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL AF19 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at AF19" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_RY } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 299 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1383 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN1 2.5 V K15 " "Pin HSMC_CLKIN1 uses I/O standard 2.5 V at K15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN1 } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN1" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 346 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1409 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL AH28 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at AH28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { IRDA_RXD } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 363 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1420 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AJ27 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AJ27" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_WP_N } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 393 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1430 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AK16 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AK16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SMA_CLKIN } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 396 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1431 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B15 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_CLK27 } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 415 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1442 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL C17 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1323 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL D17 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at D17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1324 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL A16 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1325 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL B16 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1326 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL G18 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at G18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1327 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL G17 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at G17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1328 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL K18 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at K18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1329 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL K17 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at K17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1330 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL C28 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at C28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_HS } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 417 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1443 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E22 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_VS } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 419 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1445 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL D26 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at D26" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { UART_CTS } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 422 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { UART_CTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1446 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL B27 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at B27" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 424 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1448 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL AD10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1005 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL AD9 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AD9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1006 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AE9 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1007 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AE8 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AE8" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1008 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL AE7 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AE7" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1009 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL AF7 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1010 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL AF6 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1011 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL AF9 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1012 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL AB13 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1013 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL AF13 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1014 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AF12 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1015 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AG9 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AG9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1016 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AA13 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1017 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AB11 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1018 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AA12 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1019 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AA15 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1020 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL AH11 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1021 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL AG11 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1022 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL AH12 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1023 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL AG12 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1024 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL AH13 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at AH13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1025 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL AG13 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at AG13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1026 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL AG14 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1027 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL AH14 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH14" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1028 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL AH9 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at AH9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1029 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL AK8 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at AK8" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1030 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL AG10 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1031 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL AK7 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK7" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1032 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL AH7 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1033 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL AK6 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at AK6" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1034 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL AJ6 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at AJ6" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1035 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL AK5 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at AK5" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1036 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL AG25 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at AG25" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 273 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1365 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[0\] 3.3-V LVTTL AK29 " "Pin FS_DQ\[0\] uses I/O standard 3.3-V LVTTL at AK29" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1049 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[1\] 3.3-V LVTTL AE23 " "Pin FS_DQ\[1\] uses I/O standard 3.3-V LVTTL at AE23" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1050 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[2\] 3.3-V LVTTL AH24 " "Pin FS_DQ\[2\] uses I/O standard 3.3-V LVTTL at AH24" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1051 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[3\] 3.3-V LVTTL AH23 " "Pin FS_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1052 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[4\] 3.3-V LVTTL AA21 " "Pin FS_DQ\[4\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1053 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[5\] 3.3-V LVTTL AE20 " "Pin FS_DQ\[5\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1054 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[6\] 3.3-V LVTTL Y19 " "Pin FS_DQ\[6\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1055 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[7\] 3.3-V LVTTL AA17 " "Pin FS_DQ\[7\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1056 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[8\] 3.3-V LVTTL AB17 " "Pin FS_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[8] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1057 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[9\] 3.3-V LVTTL Y18 " "Pin FS_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[9] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1058 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[10\] 3.3-V LVTTL AA20 " "Pin FS_DQ\[10\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[10] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1059 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[11\] 3.3-V LVTTL AE21 " "Pin FS_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[11] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1060 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[12\] 3.3-V LVTTL AH22 " "Pin FS_DQ\[12\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[12] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1061 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[13\] 3.3-V LVTTL AJ24 " "Pin FS_DQ\[13\] uses I/O standard 3.3-V LVTTL at AJ24" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[13] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1062 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[14\] 3.3-V LVTTL AE22 " "Pin FS_DQ\[14\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[14] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1063 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[15\] 3.3-V LVTTL AK28 " "Pin FS_DQ\[15\] uses I/O standard 3.3-V LVTTL at AK28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[15] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1064 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[16\] 3.3-V LVTTL AK9 " "Pin FS_DQ\[16\] uses I/O standard 3.3-V LVTTL at AK9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[16] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1065 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[17\] 3.3-V LVTTL AJ10 " "Pin FS_DQ\[17\] uses I/O standard 3.3-V LVTTL at AJ10" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[17] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1066 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[18\] 3.3-V LVTTL AK11 " "Pin FS_DQ\[18\] uses I/O standard 3.3-V LVTTL at AK11" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[18] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1067 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[19\] 3.3-V LVTTL AK12 " "Pin FS_DQ\[19\] uses I/O standard 3.3-V LVTTL at AK12" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[19] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1068 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[20\] 3.3-V LVTTL AJ13 " "Pin FS_DQ\[20\] uses I/O standard 3.3-V LVTTL at AJ13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[20] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1069 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[21\] 3.3-V LVTTL AK15 " "Pin FS_DQ\[21\] uses I/O standard 3.3-V LVTTL at AK15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[21] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1070 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[22\] 3.3-V LVTTL AC16 " "Pin FS_DQ\[22\] uses I/O standard 3.3-V LVTTL at AC16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[22] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1071 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[23\] 3.3-V LVTTL AH16 " "Pin FS_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[23] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1072 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[24\] 3.3-V LVTTL AG16 " "Pin FS_DQ\[24\] uses I/O standard 3.3-V LVTTL at AG16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[24] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1073 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[25\] 3.3-V LVTTL AD16 " "Pin FS_DQ\[25\] uses I/O standard 3.3-V LVTTL at AD16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[25] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1074 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[26\] 3.3-V LVTTL AJ15 " "Pin FS_DQ\[26\] uses I/O standard 3.3-V LVTTL at AJ15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[26] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1075 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[27\] 3.3-V LVTTL AK14 " "Pin FS_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK14" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[27] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1076 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[28\] 3.3-V LVTTL AK13 " "Pin FS_DQ\[28\] uses I/O standard 3.3-V LVTTL at AK13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[28] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1077 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[29\] 3.3-V LVTTL AJ12 " "Pin FS_DQ\[29\] uses I/O standard 3.3-V LVTTL at AJ12" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[29] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1078 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[30\] 3.3-V LVTTL AK10 " "Pin FS_DQ\[30\] uses I/O standard 3.3-V LVTTL at AK10" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[30] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1079 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[31\] 3.3-V LVTTL AJ9 " "Pin FS_DQ\[31\] uses I/O standard 3.3-V LVTTL at AJ9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[31] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1080 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL G16 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1108 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL F17 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1109 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL D18 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1110 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL F18 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at F18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1111 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL D19 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1112 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL K21 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1113 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL F19 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1114 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL K22 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1115 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL B21 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1116 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL C21 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1117 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL D22 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1118 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL D21 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1119 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL D23 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at D23" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1120 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL D24 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1121 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL B28 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at B28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1122 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL C25 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1123 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL C26 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1124 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL D28 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at D28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1125 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL D25 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1126 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL F20 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1127 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL E21 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1128 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL F23 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1129 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL G20 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1130 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL F22 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1131 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL G22 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1132 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL G24 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1133 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL G23 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at G23" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1134 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL A25 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at A25" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1135 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL A26 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at A26" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1136 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL A19 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1137 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL A28 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at A28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1138 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL A27 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at A27" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1139 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL B30 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at B30" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1140 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AG28 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AG28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1141 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AG26 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1142 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL Y21 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1143 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_SDAT 3.3-V LVTTL AK26 " "Pin G_SENSOR_SDAT uses I/O standard 3.3-V LVTTL at AK26" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { G_SENSOR_SDAT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDAT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 312 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { G_SENSOR_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1389 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL G21 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at G21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 360 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1419 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL AG4 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1260 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL AF3 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1261 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL AH3 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1262 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL AE5 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at AE5" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1263 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL AH2 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at AH2" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1264 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL AE3 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1265 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL AH4 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1266 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL AE4 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1267 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AF18 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AF18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 391 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1429 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AH27 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AH27" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1297 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AJ28 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AJ28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1298 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AD24 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AD24" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1299 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AE18 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AE18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1300 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL AJ16 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 257 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1357 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443351388787 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1443351388787 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "125 " "Following 125 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1005 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1006 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1007 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1008 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1009 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1010 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1011 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1012 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1013 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1014 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1015 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1016 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1017 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1018 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1019 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1020 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1021 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1022 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1023 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1024 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1025 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1026 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1027 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1028 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1029 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1030 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1031 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1032 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1033 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1034 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1035 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1036 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 273 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1365 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_MDIO a permanently disabled " "Pin ENET_MDIO has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENET_MDIO } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 280 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1370 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FAN_CTRL a permanently disabled " "Pin FAN_CTRL has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FAN_CTRL } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 294 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FAN_CTRL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1380 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[0\] a permanently disabled " "Pin FS_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1049 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[1\] a permanently disabled " "Pin FS_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1050 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[2\] a permanently disabled " "Pin FS_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1051 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[3\] a permanently disabled " "Pin FS_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1052 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[4\] a permanently disabled " "Pin FS_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1053 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[5\] a permanently disabled " "Pin FS_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1054 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[6\] a permanently disabled " "Pin FS_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1055 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[7\] a permanently disabled " "Pin FS_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1056 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[8\] a permanently disabled " "Pin FS_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[8] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1057 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[9\] a permanently disabled " "Pin FS_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[9] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1058 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[10\] a permanently disabled " "Pin FS_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[10] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1059 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[11\] a permanently disabled " "Pin FS_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[11] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1060 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[12\] a permanently disabled " "Pin FS_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[12] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1061 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[13\] a permanently disabled " "Pin FS_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[13] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1062 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[14\] a permanently disabled " "Pin FS_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[14] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1063 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[15\] a permanently disabled " "Pin FS_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[15] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1064 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[16\] a permanently disabled " "Pin FS_DQ\[16\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[16] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1065 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[17\] a permanently disabled " "Pin FS_DQ\[17\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[17] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1066 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[18\] a permanently disabled " "Pin FS_DQ\[18\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[18] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1067 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[19\] a permanently disabled " "Pin FS_DQ\[19\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[19] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1068 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[20\] a permanently disabled " "Pin FS_DQ\[20\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[20] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1069 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[21\] a permanently disabled " "Pin FS_DQ\[21\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[21] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1070 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[22\] a permanently disabled " "Pin FS_DQ\[22\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[22] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1071 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[23\] a permanently disabled " "Pin FS_DQ\[23\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[23] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1072 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[24\] a permanently disabled " "Pin FS_DQ\[24\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[24] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1073 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[25\] a permanently disabled " "Pin FS_DQ\[25\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[25] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1074 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[26\] a permanently disabled " "Pin FS_DQ\[26\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[26] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1075 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[27\] a permanently disabled " "Pin FS_DQ\[27\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[27] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1076 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[28\] a permanently disabled " "Pin FS_DQ\[28\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[28] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1077 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[29\] a permanently disabled " "Pin FS_DQ\[29\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[29] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1078 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[30\] a permanently disabled " "Pin FS_DQ\[30\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[30] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1079 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[31\] a permanently disabled " "Pin FS_DQ\[31\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[31] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1080 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1108 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1109 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1110 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1111 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1112 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1113 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1114 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1115 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1116 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1117 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1118 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1119 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1120 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1121 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1122 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1123 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1124 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1125 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1126 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1127 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1128 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1129 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1130 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1131 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1132 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1133 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1134 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1135 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1136 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1137 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1138 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1139 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1140 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1141 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1142 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1143 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G_SENSOR_SDAT a permanently disabled " "Pin G_SENSOR_SDAT has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { G_SENSOR_SDAT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDAT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 312 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { G_SENSOR_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1389 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_SDA a permanently disabled " "Pin HSMC_SDA has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_SDA } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 326 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1391 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_AD_SCLK a permanently disabled " "Pin HSMC_AD_SCLK has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_AD_SCLK } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_AD_SCLK" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 327 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_AD_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1392 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_AD_SDIO a permanently disabled " "Pin HSMC_AD_SDIO has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_AD_SDIO } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_AD_SDIO" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 328 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_AD_SDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1393 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_AIC_BCLK a permanently disabled " "Pin HSMC_AIC_BCLK has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_AIC_BCLK } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_AIC_BCLK" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 339 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_AIC_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1402 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_AIC_LRCIN a permanently disabled " "Pin HSMC_AIC_LRCIN has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_AIC_LRCIN } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_AIC_LRCIN" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 342 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_AIC_LRCIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1405 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_AIC_LRCOUT a permanently disabled " "Pin HSMC_AIC_LRCOUT has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_AIC_LRCOUT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_AIC_LRCOUT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 343 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_AIC_LRCOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1406 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_J1_152 a permanently disabled " "Pin HSMC_J1_152 has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_J1_152 } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_J1_152" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 354 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_J1_152 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1415 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 360 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1419 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1260 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1261 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1262 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1263 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1264 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1265 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1266 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1267 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 391 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1429 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1297 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1298 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1299 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1300 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443351388796 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1443351388796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.fit.smsg " "Generated suppressed messages file /home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1443351391992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1884 " "Peak virtual memory: 1884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443351397807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 12:56:37 2015 " "Processing ended: Sun Sep 27 12:56:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443351397807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:51 " "Elapsed time: 00:04:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443351397807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:06 " "Total CPU time (on all processors): 00:08:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443351397807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1443351397807 ""}
