
INFO (TDA-005): Command Line Invocation: 
            build_model -cell serial_to_parallel -designtop serial_to_parallel -allowmissingmodules no -workdir /home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/outputs/modus_src -designsource /home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/outputs/modus_src/serial_to_parallel.test_netlist.v -messagecounteach 100 -stdout summary -techlib /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v  [end TDA_005]

INFO (TDA-014): Cadence(R) Modus(TM) DFT Software Solution, Version 23.11-s014_1, built Mar 14 2024 (linux26_64) [end TDA_014]

INFO (TDA-015): Log File: /home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/outputs/modus_src/testresults/logs/log_build_model_052925041554-992671000 [end TDA_015]

INFO (TDA-007): Job Information:
            Date Started: Thursday May 29 04:15:55 2025  CEST
            Host machine is ei-vm-018.othr.de, x86_64 running Linux 4.18.0-553.44.1.el8_10.x86_64.
            This job is process number 1938479.
[end TDA_007]

INFO (TDA-009): Options/Values information.
            (options marked with '*' have program generated values,
             options marked with '+' were specified to default.)

            -WORKDIR /home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/outputs/modus_src

            -designtop serial_to_parallel
            -TECHLIB /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v
            -LOGFILE /home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/outputs/modus_src/testresults/logs/log_build_model_052925041554-992671000
            -STDOUT summary
            -messagecounteach 100
            -DESIGNSOURCE /home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/outputs/modus_src/serial_to_parallel.test_netlist.v
          + -allowmissingmodules no
[end TDA_009]
INFO (TFW-117): Modus checked out a modus_atpg license.  [end TFW_117] 
INFO (TEI-195): Build Model - Controller starting: [end TEI_195] 


Search Order  1:  "/home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/outputs/modus_src/serial_to_parallel.test_netlist.v"
Search Order  2:  "/home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v"



Reading Verilog data from /home/bas33767/Desktop/DD_Lab_exercise/SIPO/Synthesis/IHP_Open-PDK_DFT/outputs/modus_src/serial_to_parallel.test_netlist.v

Verilog Parser complete - 1 modules, 8 gates, 0 user defined primitives.


Reading Verilog data from /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v

Verilog Parser complete - 78 modules, 127 gates, 17 user defined primitives.



INFO (TEI-196): Build Model - Hierarchical Model Build starting: [end TEI_196] 

WARNING (TEI-239): [Severe] An optimistic logic description is built for Verilog UDP 'ihp_dff_sr_1'. Determine if pessimistic simulation of this UDP should be used instead. If so, specify '-latchsimulation pessimistic' when generating ATPG patterns. Cell contents file: '/home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v'. [end TEI_239] 
WARNING (TEI-110): Pin 'P01DATA' of 'cell LATCH_udp_2' has no external net connection for any usage in the design. Cell contents file: '/home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v'.  [end TEI_110] 
WARNING (TEI-110): Pin 'v' of 'cell ihp_dff_sr_1' has no external net connection for any usage in the design. Cell contents file: '/home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v'.  [end TEI_110] 


Number of blocks in the hierarchical model is: 305.

Number of technology library cell instances in the hierarchical model is: 24.


INFO (TEI-197): Build Model - Hierarchical Model Build completed. [end TEI_197] 



INFO (TEI-198): Build Model - Flat Model Build starting: [end TEI_198] 

 defaultTIE = X
 defaultDFN = T


INFO (TLM-055): Design Summary
                --------------

Hierarchical Model:                  Flattened Model:
            305  Blocks                         190  Blocks
            902  Pins                           190  Nodes
            566  Nets

Primary Inputs:                      Primary Outputs:
          5  Input Only                         9  Output Only
          0  Input/Output                       0  Input/Output
          5  Total Inputs                       9  Total Outputs

Tied Nets:                           Dotted Nets:
          8  Tied to 0                          0  Two-State
         16  Tied to 1                          0  Three-State
          0  Tied to X                          0  Total Dotted Nets
         24  Total Tied Nets

Selected Primitive Functions:
          0  Clock Chopper (CHOP) primitives 
          0  RAMs
          0  ROMs
          0  TSDs
          0  Resistors
          0  Transistors
          8  MUX2s
          0  Latches


          8  Rising  Edge Flop w/Set-Dominant and Reset Port
          8  Total Flops

         24  Technology Library Cell Instances

[end TLM_055] 
Optimization removed logic for 1 of 10 cells in this design.

Optimization removed a total of 0 tied Latch Ports.
Optimization removed a total of 0 non-controlling inputs.
Optimization removed a total of 72 dangling logic nodes.



INFO (TEI-199): Build Model - Flat Model Build completed.  [end TEI_199] 


INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =          113,485,216  bytes

                      CPU Time =    0:00:03.00
                  Elapsed Time =    0:00:03.48                    [end TDA_001]



INFO (TEI-200): Build Model - Controller completed. [end TEI_200] 

INFO (TFW-119): Modus checked in a modus_atpg license.  [end TFW_119] 

