/* Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(10CL016YE144) Path("C:/Users/DKeekstra/Desktop/Dropbox/eagle/projecten/FPGA Board V2/Demo_Software/output_files/") File("FPGA_Board_2v0.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
