==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: config_compile -disable_unroll_code_size_check -pipeline_style flp 
WARNING: [XFORM 203-506] Disable code size check when do loop unroll.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_rtl -module_auto_prefix 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection none 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.852 MB.
INFO: [HLS 200-10] Analyzing design file 'top_StreamingDataflowPartition_1_MVAU_hls_1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 1.19 seconds. Elapsed time: 6.28 seconds; current allocated memory: 315.094 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 801 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 303 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 607 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 336 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 343 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<4>, 4u>::Container<ap_uint<4> >::Container(ap_uint<4> const&)' into 'Slice<ap_uint<4>, 4u>::Container<ap_uint<4> > Slice<ap_uint<4>, 4u>::operator()<ap_uint<4> >(ap_uint<4> const&, unsigned int) const' (/home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:243:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<4>, 4u>::Container<ap_uint<4> >::operator()(unsigned int, unsigned int) const' into 'ap_int<32> mac<1u, ap_int<32>, std::array<ap_int<4>, 1ul>, Slice<ap_uint<4>, 4u>::Container<ap_uint<4> >, ap_resource_dflt>(ap_int<32> const&, std::array<ap_int<4>, 1ul> const&, Slice<ap_uint<4>, 4u>::Container<ap_uint<4> > const&, ap_resource_dflt const&, unsigned int)' (/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<ap_int<4>, ap_uint<4> >(ap_int<4> const&, ap_uint<4> const&, ap_resource_dflt const&)' into 'ap_int<32> mac<1u, ap_int<32>, std::array<ap_int<4>, 1ul>, Slice<ap_uint<4>, 4u>::Container<ap_uint<4> >, ap_resource_dflt>(ap_int<32> const&, std::array<ap_int<4>, 1ul> const&, Slice<ap_uint<4>, 4u>::Container<ap_uint<4> > const&, ap_resource_dflt const&, unsigned int)' (/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<4>, 4u>::Container<ap_uint<4> >::operator ap_uint<4> const&() const' into 'void Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:298:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<4>, 4u>::Container<ap_uint<4> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >::activate(unsigned int, unsigned int, ap_int<32> const&) const' into 'void Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295:31)
INFO: [HLS 214-131] Inlining function 'ap_int<32> mac<1u, ap_int<32>, std::array<ap_int<4>, 1ul>, Slice<ap_uint<4>, 4u>::Container<ap_uint<4> >, ap_resource_dflt>(ap_int<32> const&, std::array<ap_int<4>, 1ul> const&, Slice<ap_uint<4>, 4u>::Container<ap_uint<4> > const&, ap_resource_dflt const&, unsigned int)' into 'void Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285:21)
INFO: [HLS 214-131] Inlining function 'std::array<ap_int<4>, 1ul> const& Identity::operator()<std::array<ap_int<4>, 1ul> >(std::array<ap_int<4>, 1ul> const&) const' into 'void Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:283:24)
INFO: [HLS 214-131] Inlining function 'Weights_Tile<1u, ap_int<4>, 1u>::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:283:35)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:275:27)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<4>, 4u>::Container<ap_uint<4> > Slice<ap_uint<4>, 4u>::operator()<ap_uint<4> >(ap_uint<4> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:282:19)
INFO: [HLS 214-377] Adding 'w' into disaggregation list because there's array-partition pragma applied on the struct field (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:238:9)
INFO: [HLS 214-377] Adding 'threshs' into disaggregation list because there's array-partition pragma applied on the struct field (top_StreamingDataflowPartition_1_MVAU_hls_1.cpp:36:9)
INFO: [HLS 214-377] Adding 'threshs' into disaggregation list because there's array-partition pragma applied on the struct field (top_StreamingDataflowPartition_1_MVAU_hls_1.cpp:35:9)
INFO: [HLS 214-210] Disaggregating variable 'w' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:237:30)
INFO: [HLS 214-210] Disaggregating variable 'threshs' (./thresh.h:1:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_2' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:266:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_273_3' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:273:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_280_4' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:280:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_1' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:159:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_167_1' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:167:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_293_5' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:293:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_216_1' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:216:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_2' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:266:23) in function 'Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_273_3' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:273:25) in function 'Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_280_4' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:280:23) in function 'Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:167:21) in function 'Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_1' (/home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:159:23) in function 'Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_293_5' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:293:25) in function 'Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_216_1' (/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:216:20) in function 'Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 15 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<4>, 1ul>::_S_ref(ap_int<4> const (&) [1], unsigned long)' into 'std::array<ap_int<4>, 1ul>::operator[](unsigned long)' (/opt/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<4>, 1ul>::_S_ref(ap_int<4> const (&) [1], unsigned long)' into 'std::array<ap_int<4>, 1ul>::operator[](unsigned long) const' (/opt/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<4>, 1ul>::operator[](unsigned long)' into 'void Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<4>, 1ul>::operator[](unsigned long) const' into 'void Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<4> Caster<ap_uint<4> >::cast<4>(ap_int<4> const&)' into 'void Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'comp::less_equal<ap_int<32>, ap_int<32> >::operator()(ap_int<32> const&, ap_int<32> const&) const' into 'void Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7threshs': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./thresh.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'inputBuf': Complete partitioning on dimension 1. (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.6 seconds; current allocated memory: 324.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 324.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 325.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 327.496 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Stream_Batch<64u, 64u, 1u, 1u, Slice<ap_uint<4>, 4u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<4>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:90:21)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 351.664 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 355.363 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'StreamingDataflowPartition_1_MVAU_hls_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Stream_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=res_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_249_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 359.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 359.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataflowPartition_1_MVAU_hls_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 359.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 359.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Stream_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Stream_Batch'.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 360.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataflowPartition_1_MVAU_hls_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingDataflowPartition_1_MVAU_hls_1/in0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingDataflowPartition_1_MVAU_hls_1/weights_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingDataflowPartition_1_MVAU_hls_1/out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'StreamingDataflowPartition_1_MVAU_hls_1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataflowPartition_1_MVAU_hls_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 369.359 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 370.355 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 376.680 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for StreamingDataflowPartition_1_MVAU_hls_1.
INFO: [VLOG 209-307] Generating Verilog RTL for StreamingDataflowPartition_1_MVAU_hls_1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 71.78 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 68.828 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:14; Allocated memory: 3.391 MB.
