static void F_1 ( T_1 * V_1 , int V_2 )\r\n{\r\nunsigned long V_3 , V_4 ;\r\nV_4 = V_5 + V_6 / 10 ;\r\nfor ( V_3 = 0 ; V_3 < 5000000 && F_2 ( V_5 , V_4 ) ; V_3 ++ )\r\n{\r\nif ( F_3 ( F_4 ( V_7 ) ) & V_8 )\r\n{\r\nF_5 ( V_2 , F_4 ( V_9 ) ) ;\r\nreturn;\r\n}\r\n}\r\nF_6 ( V_10 L_1 , V_2 ) ;\r\n}\r\nstatic int T_2 F_7 ( struct V_11 * V_12 )\r\n{\r\nunsigned short V_13 ;\r\nint V_14 , V_15 ;\r\nV_1 -> V_16 = V_12 -> V_17 ;\r\nV_14 = V_1 -> V_14 = V_12 -> V_14 ;\r\nV_15 = V_1 -> V_15 = V_12 -> V_15 ;\r\nV_1 -> V_18 = V_12 -> V_18 ;\r\nif ( V_1 -> V_16 != 0x220 && V_1 -> V_16 != 0x240 )\r\nif ( V_1 -> V_16 != 0x230 && V_1 -> V_16 != 0x250 )\r\nreturn 0 ;\r\nif ( ! F_8 ( V_1 -> V_16 , 0x10 , L_2 ) ) {\r\nF_6 ( V_19 L_3 ) ;\r\nreturn 0 ;\r\n}\r\nV_13 = F_3 ( F_4 ( V_20 ) ) ;\r\nif ( ( V_13 >> 8 ) != 'E' ) {\r\nF_6 ( V_19 L_4 , V_1 -> V_16 , V_13 ) ;\r\nF_9 ( V_1 -> V_16 , 0x10 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ! F_8 ( V_1 -> V_16 + 0x10 , 0x9 , L_5 ) ) {\r\nF_6 ( V_19 L_3 ) ;\r\nF_9 ( V_1 -> V_16 , 0x10 ) ;\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic int F_10 ( T_1 * V_1 , int V_21 , int V_14 )\r\n{\r\nstatic unsigned short V_22 [ 16 ] =\r\n{\r\n0x0000 , 0x0000 , 0x0000 , 0x0008 ,\r\n0x0000 , 0x0010 , 0x0000 , 0x0018 ,\r\n0x0000 , 0x0020 , 0x0028 , 0x0030 ,\r\n0x0038 , 0x0000 , 0x0000 , 0x0000\r\n} ;\r\nunsigned short V_23 , V_24 ;\r\nif ( V_14 < 0 || V_14 > 15 )\r\nreturn 0 ;\r\nV_23 = F_3 ( F_4 ( V_21 ) ) & ~ 0x38 ;\r\nif ( ( V_24 = V_22 [ V_14 ] ) == 0 && V_14 != 0 )\r\n{\r\nF_6 ( V_19 L_6 , V_14 ) ;\r\nreturn 0 ;\r\n}\r\nF_5 ( V_23 | V_24 , F_4 ( V_21 ) ) ;\r\nreturn 1 ;\r\n}\r\nstatic void F_11 ( T_1 * V_1 , int V_21 , int V_16 )\r\n{\r\nunsigned short V_23 = F_3 ( F_4 ( V_21 ) ) & 0x003f ;\r\nunsigned short V_24 = ( V_16 & 0x0ffc ) << 4 ;\r\nF_5 ( V_24 | V_23 , F_4 ( V_21 ) ) ;\r\n}\r\nstatic int F_12 ( T_1 * V_1 , int V_21 , int V_15 )\r\n{\r\nstatic unsigned short V_25 [ 8 ] =\r\n{\r\n0x0001 , 0x0002 , 0x0000 , 0x0003 ,\r\n0x0000 , 0x0005 , 0x0006 , 0x0007\r\n} ;\r\nunsigned short V_23 , V_24 ;\r\nif ( V_15 < 0 || V_15 > 7 )\r\nreturn 0 ;\r\nV_23 = F_3 ( F_4 ( V_21 ) ) & ~ 0x07 ;\r\nif ( ( V_24 = V_25 [ V_15 ] ) == 0 && V_15 != 4 )\r\n{\r\nF_6 ( V_19 L_7 , V_15 ) ;\r\nreturn 0 ;\r\n}\r\nF_5 ( V_23 | V_24 , F_4 ( V_21 ) ) ;\r\nreturn 1 ;\r\n}\r\nstatic int F_13 ( T_1 * V_1 )\r\n{\r\nunsigned long V_3 , V_4 = V_5 + V_6 / 10 ;\r\nF_5 ( 0x2000 , F_4 ( V_26 ) ) ;\r\nfor ( V_3 = 0 ; V_3 < 32768 && F_14 ( V_4 , V_5 ) ; V_3 ++ )\r\nF_3 ( F_4 ( V_26 ) ) ;\r\nF_5 ( 0x0000 , F_4 ( V_26 ) ) ;\r\nreturn 1 ;\r\n}\r\nstatic int F_15 ( T_1 * V_1 , unsigned short V_27 )\r\n{\r\nint V_3 , V_28 ;\r\nfor ( V_3 = 0 ; V_3 < 327680 ; V_3 ++ )\r\n{\r\nV_28 = F_3 ( F_4 ( V_7 ) ) ;\r\nif ( V_28 & V_8 )\r\n{\r\nF_5 ( V_27 , F_4 ( V_9 ) ) ;\r\nreturn 1 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( T_1 * V_1 , unsigned short * V_27 )\r\n{\r\nint V_3 , V_28 ;\r\nfor ( V_3 = 0 ; V_3 < 327680 ; V_3 ++ )\r\n{\r\nV_28 = F_3 ( F_4 ( V_7 ) ) ;\r\nif ( V_28 & V_29 )\r\n{\r\n* V_27 = F_3 ( F_4 ( V_9 ) ) ;\r\nreturn 1 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_17 ( T_1 * V_1 , unsigned char * V_30 , int V_31 , int V_32 )\r\n{\r\nint V_3 , V_28 , V_33 ;\r\nunsigned long V_4 ;\r\nif ( V_32 & V_34 )\r\n{\r\nF_5 ( 0x00fe , F_4 ( V_9 ) ) ;\r\nV_4 = V_5 + V_6 / 10 ;\r\nfor ( V_3 = 0 ; V_3 < 32768 && F_2 ( V_5 , V_4 ) ; V_3 ++ )\r\nif ( F_3 ( F_4 ( V_9 ) ) == 0x5500 )\r\nbreak;\r\nF_5 ( * V_30 ++ , F_4 ( V_9 ) ) ;\r\nF_13 ( V_1 ) ;\r\n}\r\nV_33 = 1 ;\r\nwhile ( ( V_32 & V_35 ) || V_33 < V_31 )\r\n{\r\nint V_36 ;\r\nfor ( V_36 = 0 ; V_36 < 327670 ; V_36 ++ )\r\n{\r\nif ( F_3 ( F_4 ( V_7 ) ) & V_37 )\r\nbreak;\r\n}\r\nif ( V_36 == 327670 )\r\n{\r\nif ( V_33 >= V_31 && V_32 & V_35 )\r\nbreak;\r\nelse\r\n{\r\nF_6 ( L_8 ) ;\r\nF_6 ( V_19 L_9 , V_33 , V_31 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nif ( V_33 >= V_31 )\r\n{\r\nF_5 ( 0xffff , F_4 ( V_9 ) ) ;\r\n}\r\nelse\r\n{\r\nF_5 ( * V_30 ++ , F_4 ( V_9 ) ) ;\r\n}\r\nV_33 ++ ;\r\n}\r\nif ( V_32 & V_35 )\r\n{\r\nF_5 ( 0 , F_4 ( V_9 ) ) ;\r\nV_4 = V_5 + V_6 / 10 ;\r\nfor ( V_3 = 0 ; V_3 < 32768 && F_14 ( V_4 , V_5 ) ; V_3 ++ )\r\nV_28 = F_3 ( F_4 ( V_7 ) ) ;\r\nV_4 = V_5 + V_6 / 10 ;\r\nfor ( V_3 = 0 ; V_3 < 32768 && F_14 ( V_4 , V_5 ) ; V_3 ++ )\r\n{\r\nV_28 = F_3 ( F_4 ( V_7 ) ) ;\r\nif ( V_28 & 0x4000 )\r\nbreak;\r\n}\r\nfor ( V_3 = 0 ; V_3 < 32000 ; V_3 ++ )\r\n{\r\nV_28 = F_3 ( F_4 ( V_7 ) ) ;\r\nif ( V_28 & V_29 )\r\nbreak;\r\n}\r\nif ( V_3 == 32000 )\r\nreturn 0 ;\r\nV_28 = F_3 ( F_4 ( V_9 ) ) ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic void F_18 ( T_1 * V_1 , int V_38 , int V_39 )\r\n{\r\nstatic unsigned char V_40 [ 101 ] = {\r\n0xdb , 0xe0 , 0xe3 , 0xe5 , 0xe7 , 0xe9 , 0xea , 0xeb , 0xec , 0xed , 0xed , 0xee ,\r\n0xef , 0xef , 0xf0 , 0xf0 , 0xf1 , 0xf1 , 0xf2 , 0xf2 , 0xf2 , 0xf3 , 0xf3 , 0xf3 ,\r\n0xf4 , 0xf4 , 0xf4 , 0xf5 , 0xf5 , 0xf5 , 0xf5 , 0xf6 , 0xf6 , 0xf6 , 0xf6 , 0xf7 ,\r\n0xf7 , 0xf7 , 0xf7 , 0xf7 , 0xf8 , 0xf8 , 0xf8 , 0xf8 , 0xf8 , 0xf9 , 0xf9 , 0xf9 ,\r\n0xf9 , 0xf9 , 0xf9 , 0xfa , 0xfa , 0xfa , 0xfa , 0xfa , 0xfa , 0xfa , 0xfb , 0xfb ,\r\n0xfb , 0xfb , 0xfb , 0xfb , 0xfb , 0xfb , 0xfc , 0xfc , 0xfc , 0xfc , 0xfc , 0xfc ,\r\n0xfc , 0xfc , 0xfc , 0xfc , 0xfd , 0xfd , 0xfd , 0xfd , 0xfd , 0xfd , 0xfd , 0xfd ,\r\n0xfd , 0xfd , 0xfe , 0xfe , 0xfe , 0xfe , 0xfe , 0xfe , 0xfe , 0xfe , 0xfe , 0xfe ,\r\n0xfe , 0xfe , 0xff , 0xff , 0xff\r\n} ;\r\nF_1 ( V_1 , 0x0010 ) ;\r\nF_1 ( V_1 , V_40 [ V_38 ] | 0x0000 ) ;\r\nF_1 ( V_1 , 0x0010 ) ;\r\nF_1 ( V_1 , V_40 [ V_39 ] | 0x0100 ) ;\r\n}\r\nstatic void F_19 ( T_1 * V_1 , int V_41 )\r\n{\r\nint V_42 = ( ( 0x8000 * V_41 ) / 100L ) ;\r\nF_1 ( V_1 , 0x0080 ) ;\r\nF_1 ( V_1 , V_42 ) ;\r\nF_1 ( V_1 , 0x0081 ) ;\r\nF_1 ( V_1 , V_42 ) ;\r\n}\r\nstatic void F_20 ( T_1 * V_1 , int V_43 )\r\n{\r\nint V_42 = ( int ) ( ( ( 0xfd - 0xf0 ) * V_43 ) / 100L ) + 0xf0 ;\r\nF_1 ( V_1 , 0x0010 ) ;\r\nF_1 ( V_1 , V_42 | 0x0200 ) ;\r\n}\r\nstatic void F_21 ( T_1 * V_1 , int V_43 )\r\n{\r\nint V_42 = ( ( ( 0xfd - 0xf0 ) * V_43 ) / 100L ) + 0xf0 ;\r\nF_1 ( V_1 , 0x0010 ) ;\r\nF_1 ( V_1 , V_42 | 0x0300 ) ;\r\n}\r\nstatic void F_22 ( T_1 * V_1 )\r\n{\r\nF_18 ( V_1 , 33 , 33 ) ;\r\nF_20 ( V_1 , 50 ) ;\r\nF_21 ( V_1 , 50 ) ;\r\nF_19 ( V_1 , 30 ) ;\r\nF_1 ( V_1 , 0x0010 ) ;\r\nF_1 ( V_1 , 0x0800 | 0xce ) ;\r\nif( V_44 )\r\n{\r\nV_1 -> V_45 . V_46 = V_1 -> V_45 . V_47 = 33 ;\r\nV_1 -> V_45 . V_48 = 50 ;\r\nV_1 -> V_45 . V_49 = 50 ;\r\nV_1 -> V_45 . V_50 = 30 ;\r\n}\r\n}\r\nstatic int F_23 ( unsigned T_3 * V_51 , unsigned int * V_52 )\r\n{\r\nunsigned int V_38 , V_41 ;\r\nif ( F_24 ( V_41 , V_51 ) )\r\nreturn - V_53 ;\r\nV_38 = V_41 & 0xff ;\r\nif ( V_38 > 100 )\r\nV_38 = 100 ;\r\n* V_52 = V_38 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_25 ( unsigned T_3 * V_51 ,\r\nunsigned int * V_52 ,\r\nunsigned int * V_54 )\r\n{\r\nunsigned int V_38 , V_39 , V_41 ;\r\nif ( F_24 ( V_41 , V_51 ) )\r\nreturn - V_53 ;\r\nV_38 = V_41 & 0xff ;\r\nif ( V_38 > 100 )\r\nV_38 = 100 ;\r\nV_39 = ( V_41 >> 8 ) & 0xff ;\r\nif ( V_39 > 100 )\r\nV_39 = 100 ;\r\n* V_52 = V_38 ;\r\n* V_54 = V_39 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( int V_38 )\r\n{\r\nreturn ( ( V_38 << 8 ) | V_38 ) ;\r\n}\r\nstatic int F_27 ( int V_38 , int V_39 )\r\n{\r\nreturn ( ( V_39 << 8 ) | V_38 ) ;\r\n}\r\nstatic int F_28 ( T_1 * V_1 , unsigned int V_55 , void T_3 * V_56 )\r\n{\r\nif ( V_1 -> V_57 != V_58 )\r\nreturn V_59 [ V_1 -> V_57 ] -> F_29 ( V_1 -> V_57 , V_55 , V_56 ) ;\r\nelse\r\nreturn - V_60 ;\r\n}\r\nstatic int F_30 ( int V_21 , unsigned int V_55 , void T_3 * V_56 )\r\n{\r\nT_1 * V_1 = V_59 [ V_21 ] -> V_1 ;\r\nint V_61 = V_55 & 0xff ;\r\nif ( ( V_61 != V_62 ) && ( V_61 != V_63 ) &&\r\n( V_61 != V_64 ) && ( V_61 != V_65 ) &&\r\n( V_61 != V_66 ) && ( V_61 != V_67 ) &&\r\n( V_61 != V_68 ) && ( V_61 != V_69 ) &&\r\n( V_61 != V_70 ) )\r\n{\r\nreturn F_28 ( V_1 , V_55 , V_56 ) ;\r\n}\r\nif ( ( ( V_55 >> 8 ) & 0xff ) != 'M' )\r\nreturn - V_60 ;\r\nif ( F_31 ( V_55 ) & V_71 )\r\n{\r\nswitch ( V_61 )\r\n{\r\ncase V_70 :\r\nif ( V_1 -> V_57 != V_58 )\r\nreturn F_28 ( V_1 , V_55 , V_56 ) ;\r\nelse\r\n{\r\nint V_72 ;\r\nif ( F_24 ( V_72 , ( int T_3 * ) V_56 ) )\r\nreturn - V_53 ;\r\nif ( V_72 != 0 )\r\nreturn - V_60 ;\r\nreturn 0 ;\r\n}\r\ncase V_62 :\r\nif ( F_25 ( V_56 ,\r\n& V_1 -> V_45 . V_46 ,\r\n& V_1 -> V_45 . V_47 ) )\r\nreturn - V_53 ;\r\nF_18 ( V_1 , V_1 -> V_45 . V_46 ,\r\nV_1 -> V_45 . V_47 ) ;\r\nreturn F_27 ( V_1 -> V_45 . V_46 ,\r\nV_1 -> V_45 . V_47 ) ;\r\ncase V_63 :\r\nif ( F_23 ( V_56 , & V_1 -> V_45 . V_48 ) )\r\nreturn - V_53 ;\r\nF_20 ( V_1 , V_1 -> V_45 . V_48 ) ;\r\nreturn F_26 ( V_1 -> V_45 . V_48 ) ;\r\ncase V_64 :\r\nif ( F_23 ( V_56 , & V_1 -> V_45 . V_49 ) )\r\nreturn - V_53 ;\r\nF_21 ( V_1 , V_1 -> V_45 . V_49 ) ;\r\nreturn F_26 ( V_1 -> V_45 . V_49 ) ;\r\ncase V_65 :\r\nif ( F_23 ( V_56 , & V_1 -> V_45 . V_50 ) )\r\nreturn - V_53 ;\r\nF_19 ( V_1 , V_1 -> V_45 . V_50 ) ;\r\nreturn F_26 ( V_1 -> V_45 . V_50 ) ;\r\ndefault:\r\nreturn - V_60 ;\r\n}\r\n}\r\nelse\r\n{\r\nint V_28 , V_73 = 0 , V_74 = 0 ;\r\nswitch ( V_61 )\r\n{\r\ncase V_66 :\r\nif ( F_28 ( V_1 , V_55 , V_56 ) == - V_60 )\r\nbreak;\r\nV_73 = ~ 0 ;\r\nV_74 = V_75 | V_76 | V_77 | V_78 ;\r\nbreak;\r\ncase V_67 :\r\nif ( F_28 ( V_1 , V_55 , V_56 ) == - V_60 )\r\nbreak;\r\nV_73 = ~ 0 ;\r\nV_74 = V_75 ;\r\nbreak;\r\ncase V_68 :\r\nif ( V_1 -> V_57 != V_58 )\r\nreturn F_28 ( V_1 , V_55 , V_56 ) ;\r\nbreak;\r\ncase V_69 :\r\nif ( V_1 -> V_57 != V_58 )\r\nreturn F_28 ( V_1 , V_55 , V_56 ) ;\r\nV_74 = V_79 ;\r\nbreak;\r\ncase V_70 :\r\nif ( V_1 -> V_57 != V_58 )\r\nreturn F_28 ( V_1 , V_55 , V_56 ) ;\r\nbreak;\r\ncase V_62 :\r\nV_74 = F_27 ( V_1 -> V_45 . V_46 , V_1 -> V_45 . V_47 ) ;\r\nbreak;\r\ncase V_63 :\r\nV_74 = F_26 ( V_1 -> V_45 . V_48 ) ;\r\nbreak;\r\ncase V_64 :\r\nV_74 = F_26 ( V_1 -> V_45 . V_49 ) ;\r\nbreak;\r\ncase V_65 :\r\nV_74 = F_26 ( V_1 -> V_45 . V_50 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_60 ;\r\n}\r\nif ( F_24 ( V_28 , ( int T_3 * ) V_56 ) )\r\nreturn - V_53 ;\r\nV_28 &= V_73 ;\r\nV_28 |= V_74 ;\r\nif ( F_32 ( V_28 , ( int T_3 * ) V_56 ) )\r\nreturn - V_53 ;\r\nreturn V_28 ;\r\n}\r\n}\r\nstatic void F_33 ( void )\r\n{\r\nF_5 ( 0x0000 , F_4 ( V_80 ) ) ;\r\nF_5 ( 0x0000 , F_4 ( V_81 ) ) ;\r\nF_5 ( 0x0000 , F_4 ( V_82 ) ) ;\r\nF_5 ( 0x0000 , F_4 ( V_83 ) ) ;\r\nF_5 ( 0x0000 , F_4 ( V_84 ) ) ;\r\n}\r\nstatic void F_34 ( void )\r\n{\r\nif( V_85 )\r\n{\r\nF_5 ( 0x0400 , F_4 ( V_80 ) ) ;\r\nF_6 ( V_86 L_10 ) ;\r\n}\r\nelse\r\n{\r\nF_6 ( V_86 L_11 ) ;\r\n}\r\nif ( V_87 == - 1 ) {\r\nF_6 ( V_86 L_12 ) ;\r\n} else if ( ! F_8 ( V_87 , 2 , L_13 ) ) {\r\nV_87 = - 1 ;\r\nF_6 ( V_19 L_14 ) ;\r\n} else {\r\nF_11 ( V_1 , V_84 , V_87 ) ;\r\nF_6 ( V_86 L_15 , V_87 ) ;\r\n}\r\n}\r\nstatic int T_2 F_35 ( struct V_11 * V_12 )\r\n{\r\nunsigned short V_13 ;\r\nchar V_23 [ 100 ] ;\r\nV_1 -> V_16 = V_12 -> V_17 ;\r\nV_1 -> V_14 = V_12 -> V_14 ;\r\nV_1 -> V_15 = V_12 -> V_15 ;\r\nV_1 -> V_18 = V_12 -> V_18 ;\r\nV_1 -> V_57 = V_58 ;\r\nif ( ! F_7 ( V_12 ) )\r\nreturn 0 ;\r\nV_13 = F_3 ( F_4 ( V_20 ) ) & 0x00ff ;\r\nF_33 () ;\r\n#ifdef F_36\r\nif ( F_37 ( V_12 -> V_15 , L_16 ) )\r\n{\r\nF_6 ( L_17 ) ;\r\nF_9 ( V_12 -> V_17 , 0x10 ) ;\r\nF_9 ( V_12 -> V_17 + 0x10 , 0x9 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ! F_10 ( V_1 , V_80 , V_1 -> V_14 ) )\r\n{\r\nF_6 ( L_18 ) ;\r\nF_9 ( V_12 -> V_17 , 0x10 ) ;\r\nF_9 ( V_12 -> V_17 + 0x10 , 0x9 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ! F_12 ( V_1 , V_80 , V_1 -> V_15 ) )\r\n{\r\nF_6 ( V_19 L_19 ) ;\r\nF_9 ( V_12 -> V_17 , 0x10 ) ;\r\nF_9 ( V_12 -> V_17 + 0x10 , 0x9 ) ;\r\nreturn 0 ;\r\n}\r\n#endif\r\nF_34 () ;\r\nV_88 = 1 ;\r\nsprintf ( V_23 , L_20 , V_13 ) ;\r\nF_38 ( V_23 , V_12 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int T_2 F_39 ( struct V_11 * V_12 )\r\n{\r\nstruct V_89 * V_90 ;\r\nint V_91 ;\r\nif ( ! V_88 )\r\nreturn 0 ;\r\nV_90 = F_8 ( V_12 -> V_17 , 2 , L_21 ) ;\r\nif ( ! V_90 ) {\r\nF_6 ( V_19 L_22 ) ;\r\nreturn 0 ;\r\n}\r\nF_11 ( V_1 , V_83 , V_12 -> V_17 ) ;\r\nif ( ! F_10 ( V_1 , V_83 , V_12 -> V_14 ) ) {\r\nF_6 ( V_19 L_23 ) ;\r\ngoto V_92;\r\n}\r\nif ( ! V_93 ) {\r\nF_6 ( V_19 L_24 ) ;\r\ngoto V_92;\r\n}\r\nif ( ! F_17 ( V_1 , V_94 , V_93 , V_34 | V_35 ) ) {\r\nF_6 ( V_19 L_25 ) ;\r\ngoto V_92;\r\n}\r\nfor ( V_91 = 900000 ; V_91 > 0 ; V_91 -- )\r\n{\r\nif ( ( F_40 ( V_12 -> V_17 + 1 ) & 0x80 ) == 0 )\r\nF_40 ( V_12 -> V_17 ) ;\r\nelse\r\nbreak;\r\n}\r\nif ( ! F_41 ( V_12 , V_90 ) )\r\ngoto V_92;\r\nF_42 ( V_12 , V_95 ) ;\r\nif ( V_12 -> V_96 [ 1 ] != - 1 )\r\nV_97 [ V_12 -> V_96 [ 1 ] ] -> V_98 = & V_99 ;\r\nreturn 1 ;\r\nV_92:\r\nF_9 ( V_12 -> V_17 , 2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_43 ( void * V_100 , int V_101 )\r\n{\r\nswitch ( V_101 )\r\n{\r\ncase V_102 :\r\nif ( V_93 == 0 )\r\n{\r\nF_6 ( V_19 L_26 ) ;\r\nreturn - V_103 ;\r\n}\r\nif ( V_104 )\r\nif ( ! F_17 ( V_1 , V_94 , V_93 , V_34 | V_35 ) )\r\n{\r\nF_6 ( V_19 L_25 ) ;\r\nreturn - V_103 ;\r\n}\r\nV_104 = 0 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_44 ( void * V_100 , int V_101 )\r\n{\r\nreturn;\r\n}\r\nstatic void F_45 ( void * V_100 )\r\n{\r\nif ( V_93 )\r\nif ( ! F_17 ( V_1 , V_94 , V_93 , V_34 | V_35 ) )\r\n{\r\nF_6 ( V_19 L_25 ) ;\r\n}\r\nV_104 = 0 ;\r\n}\r\nstatic int F_46 ( void * V_100 , T_4 * V_105 )\r\n{\r\nif ( V_105 -> V_106 <= 0 || V_105 -> V_106 > sizeof( V_105 -> V_2 ) )\r\nreturn - V_60 ;\r\nif ( ! F_17 ( V_1 , V_105 -> V_2 , V_105 -> V_106 , V_105 -> V_32 ) )\r\n{\r\nF_6 ( V_19 L_27 ) ;\r\nreturn - V_103 ;\r\n}\r\nV_104 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_47 ( void * V_100 , unsigned int V_55 , void T_3 * V_56 , int V_107 )\r\n{\r\nT_4 * V_105 ;\r\nT_5 * V_108 ;\r\nT_6 V_109 ;\r\nunsigned short V_23 ;\r\nunsigned long V_32 ;\r\nunsigned short * V_2 ;\r\nint V_3 , V_110 ;\r\nswitch ( V_55 )\r\n{\r\ncase V_111 :\r\nF_45 ( V_100 ) ;\r\nreturn 0 ;\r\ncase V_112 :\r\nV_105 = F_48 ( sizeof( T_4 ) ) ;\r\nif ( V_105 == NULL )\r\nreturn - V_113 ;\r\nif ( F_49 ( V_105 , V_56 , sizeof( T_4 ) ) ) {\r\nF_50 ( V_105 ) ;\r\nreturn - V_53 ;\r\n}\r\nV_110 = F_46 ( V_100 , V_105 ) ;\r\nF_50 ( V_105 ) ;\r\nreturn V_110 ;\r\ncase V_114 :\r\nV_108 = F_48 ( sizeof( T_5 ) ) ;\r\nif ( V_108 == NULL )\r\nreturn - V_113 ;\r\nif ( F_49 ( V_108 , V_56 , sizeof( T_5 ) ) ) {\r\nF_50 ( V_108 ) ;\r\nreturn - V_53 ;\r\n}\r\nV_2 = ( unsigned short * ) ( V_108 -> V_2 ) ;\r\nF_51 ( & V_115 , V_32 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_108 -> V_106 ; V_3 ++ ) {\r\nif ( ! F_15 ( V_1 , * V_2 ++ ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nV_108 -> V_106 = V_3 ;\r\nV_110 = F_53 ( V_56 , V_108 , sizeof( T_5 ) ) ;\r\nF_50 ( V_108 ) ;\r\nreturn V_110 ? - V_53 : - V_103 ;\r\n}\r\n}\r\nF_52 ( & V_115 , V_32 ) ;\r\nF_50 ( V_108 ) ;\r\nreturn 0 ;\r\ncase V_116 :\r\nV_110 = 0 ;\r\nV_108 = F_48 ( sizeof( T_5 ) ) ;\r\nif ( V_108 == NULL )\r\nreturn - V_113 ;\r\nV_2 = ( unsigned short * ) V_108 -> V_2 ;\r\nF_51 ( & V_115 , V_32 ) ;\r\nfor ( V_3 = 0 ; V_3 < sizeof( V_108 -> V_2 ) /sizeof( unsigned short ) ; V_3 ++ ) {\r\nV_108 -> V_106 = V_3 ;\r\nif ( ! F_16 ( V_1 , V_2 ++ ) ) {\r\nif ( V_3 == 0 )\r\nV_110 = - V_103 ;\r\nbreak;\r\n}\r\n}\r\nF_52 ( & V_115 , V_32 ) ;\r\nif ( F_53 ( V_56 , V_108 , sizeof( T_5 ) ) )\r\nV_110 = - V_53 ;\r\nF_50 ( V_108 ) ;\r\nreturn V_110 ;\r\ncase V_117 :\r\nif ( F_49 ( & V_109 , V_56 , sizeof( V_109 ) ) )\r\nreturn - V_53 ;\r\nF_51 ( & V_115 , V_32 ) ;\r\nif ( ! F_15 ( V_1 , 0x00d0 ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nif ( ! F_15 ( V_1 , ( unsigned short ) ( V_109 . V_118 & 0xffff ) ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nif ( ! F_16 ( V_1 , & V_23 ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nV_109 . V_118 = V_23 ;\r\nF_52 ( & V_115 , V_32 ) ;\r\nif ( F_53 ( V_56 , & V_109 , sizeof( V_109 ) ) )\r\nreturn - V_53 ;\r\nreturn 0 ;\r\ncase V_119 :\r\nif ( F_49 ( & V_109 , V_56 , sizeof( V_109 ) ) )\r\nreturn - V_53 ;\r\nF_51 ( & V_115 , V_32 ) ;\r\nif ( ! F_15 ( V_1 , 0x00d1 ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nif ( ! F_15 ( V_1 , ( unsigned short ) ( V_109 . V_118 & 0xffff ) ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nV_23 = ( unsigned int ) V_109 . V_120 & 0xffff ;\r\nif ( ! F_15 ( V_1 , V_23 ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn 0 ;\r\ncase V_121 :\r\nif ( F_49 ( & V_109 , V_56 , sizeof( V_109 ) ) )\r\nreturn - V_53 ;\r\nF_51 ( & V_115 , V_32 ) ;\r\nif ( ! F_15 ( V_1 , 0x00d3 ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nif ( ! F_15 ( V_1 , ( unsigned short ) ( V_109 . V_118 & 0xffff ) ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nV_23 = ( unsigned int ) V_109 . V_120 & 0x00ff ;\r\nif ( ! F_15 ( V_1 , V_23 ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nV_23 = ( ( unsigned int ) V_109 . V_120 >> 8 ) & 0xffff ;\r\nif ( ! F_15 ( V_1 , V_23 ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn 0 ;\r\ncase V_122 :\r\nif ( F_49 ( & V_109 , V_56 , sizeof( V_109 ) ) )\r\nreturn - V_53 ;\r\nF_51 ( & V_115 , V_32 ) ;\r\nif ( ! F_15 ( V_1 , 0x00d2 ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nif ( ! F_15 ( V_1 , ( unsigned short ) ( V_109 . V_118 & 0xffff ) ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nif ( ! F_16 ( V_1 , & V_23 ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nV_109 . V_118 = V_23 << 8 ;\r\nif ( ! F_16 ( V_1 , & V_23 ) ) {\r\nF_52 ( & V_115 , V_32 ) ;\r\nreturn - V_103 ;\r\n}\r\nV_109 . V_118 |= V_23 & 0x00ff ;\r\nF_52 ( & V_115 , V_32 ) ;\r\nif ( F_53 ( V_56 , & V_109 , sizeof( V_109 ) ) )\r\nreturn - V_53 ;\r\nreturn 0 ;\r\ndefault:\r\nreturn - V_60 ;\r\n}\r\nreturn - V_60 ;\r\n}\r\nstatic int T_2 F_54 ( struct V_11 * V_12 )\r\n{\r\nvolatile int V_91 ;\r\nstruct V_89 * V_90 ;\r\nint V_123 = - 999 ;\r\nif ( ! V_88 )\r\nreturn 0 ;\r\nif ( ! F_8 ( V_12 -> V_17 , 4 , L_28 ) ) {\r\nF_6 ( V_19 L_29 ) ;\r\nreturn 0 ;\r\n}\r\nV_90 = F_8 ( V_12 -> V_17 + 4 , 4 , L_30 ) ;\r\nif ( ! V_90 ) {\r\nF_6 ( V_19 L_29 ) ;\r\nF_9 ( V_12 -> V_17 , 4 ) ;\r\nreturn 0 ;\r\n}\r\nF_11 ( V_1 , V_81 , V_12 -> V_17 ) ;\r\nif ( ! F_10 ( V_1 , V_81 , V_12 -> V_14 ) ) {\r\nF_6 ( L_31 ) ;\r\ngoto V_92;\r\n}\r\nif ( ! F_12 ( V_1 , V_81 , V_12 -> V_15 ) ) {\r\nF_6 ( V_19 L_32 ) ;\r\ngoto V_92;\r\n}\r\nfor ( V_91 = 0 ; V_91 < 100000 && ( F_40 ( V_12 -> V_17 + V_124 ) &\r\nV_125 ) ; V_91 ++ )\r\n;\r\nF_55 ( ( 0x0b ) , V_12 -> V_17 + V_124 ) ;\r\nfor ( V_91 = 0 ; ( F_40 ( V_12 -> V_17 + V_126 ) & V_127 ) &&\r\n( V_91 < 100000 ) ; V_91 ++ )\r\n;\r\nif ( ! F_56 ( V_12 , V_90 ) )\r\ngoto V_92;\r\nV_1 -> V_57 = V_58 ;\r\nif ( V_44 )\r\n{\r\nif ( ( V_123 = F_57 ( V_128 ,\r\nL_33 ,\r\n& V_129 ,\r\nsizeof ( struct V_130 ) ,\r\nV_1 ) ) < 0 )\r\n{\r\nF_6 ( V_19 L_34 ) ;\r\ngoto V_92;\r\n}\r\n}\r\nF_22 ( V_1 ) ;\r\nF_58 ( V_12 , V_90 , V_95 ) ;\r\nif ( V_12 -> V_96 [ 0 ] != - 1 )\r\n{\r\nV_131 [ V_12 -> V_96 [ 0 ] ] -> V_98 = & V_99 ;\r\nif ( V_44 && ( V_132 == ( V_123 + 2 ) ) )\r\n{\r\nV_1 -> V_57 = V_131 [ V_12 -> V_96 [ 0 ] ] -> V_133 ;\r\n}\r\n}\r\nreturn 1 ;\r\nV_92:\r\nF_9 ( V_12 -> V_17 + 4 , 4 ) ;\r\nF_9 ( V_12 -> V_17 , 4 ) ;\r\nreturn 0 ;\r\n}\r\nstatic inline void T_7 F_59 ( struct V_11 * V_12 )\r\n{\r\nF_9 ( V_12 -> V_17 , 0x10 ) ;\r\nF_9 ( V_12 -> V_17 + 0x10 , 0x9 ) ;\r\n}\r\nstatic inline void T_7 F_60 ( struct V_11 * V_12 )\r\n{\r\nF_61 ( V_12 ) ;\r\n}\r\nstatic inline void T_7 F_62 ( struct V_11 * V_12 )\r\n{\r\nF_63 ( V_12 ) ;\r\n}\r\nstatic int T_2 F_64 ( void )\r\n{\r\nif( V_134 )\r\n{\r\nV_135 . V_17 = V_136 ;\r\nif( ! F_7 ( & V_135 ) )\r\nreturn - V_137 ;\r\nF_6 ( V_86 L_35 , F_3 ( F_4 ( V_20 ) ) & 0x00ff ) ;\r\nF_6 ( V_86 L_36 ) ;\r\nF_33 () ;\r\nF_34 () ;\r\nF_9 ( V_136 , 0x10 ) ;\r\nF_9 ( V_136 + 0x10 , 0x9 ) ;\r\nreturn 0 ;\r\n}\r\nV_135 . V_17 = V_136 ;\r\nV_138 . V_17 = V_139 ;\r\nV_138 . V_14 = V_140 ;\r\nV_138 . V_15 = V_141 ;\r\nV_142 . V_17 = V_143 ;\r\nV_142 . V_14 = V_144 ;\r\nif ( V_135 . V_17 == - 1 || V_138 . V_17 == - 1 || V_138 . V_14 == - 1 || V_135 . V_15 == - 1 ) {\r\nF_6 ( V_86 L_37 ) ;\r\nreturn - V_60 ;\r\n}\r\nif ( ! V_94 ) {\r\nV_145 = 1 ;\r\nV_93 = F_65 ( V_146 , ( void * ) & V_94 ) ;\r\n}\r\nif ( ! F_35 ( & V_135 ) )\r\nreturn - V_137 ;\r\nif ( F_39 ( & V_142 ) )\r\nV_147 = 1 ;\r\nif ( F_54 ( & V_138 ) )\r\nV_148 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic void T_7 F_66 ( void )\r\n{\r\nif( ! V_134 )\r\n{\r\nif( V_145 && V_94 )\r\nF_50 ( V_94 ) ;\r\nif( V_148 )\r\nF_62 ( & V_138 ) ;\r\nif( V_147 )\r\nF_60 ( & V_142 ) ;\r\nF_59 ( & V_135 ) ;\r\n} else if ( V_87 != - 1 )\r\nF_9 ( V_87 , 2 ) ;\r\nif( ! V_149 )\r\n{\r\nF_33 () ;\r\nF_6 ( V_86 L_38 ) ;\r\n}\r\n}\r\nstatic int T_2 F_67 ( char * V_150 )\r\n{\r\nint V_151 [ 7 ] ;\r\nV_150 = F_68 ( V_150 , F_69 ( V_151 ) , V_151 ) ;\r\nV_136 = V_151 [ 1 ] ;\r\nV_139 = V_151 [ 2 ] ;\r\nV_140 = V_151 [ 3 ] ;\r\nV_141 = V_151 [ 4 ] ;\r\nV_143 = V_151 [ 5 ] ;\r\nV_144 = V_151 [ 6 ] ;\r\nreturn 1 ;\r\n}
