reg_siso_N,/,D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v
reg_siso_lr,/,D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_lr.v
reg_siso_M,/,D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_M.v
