/*
 * Copyright (C) 2017 Kernkonzept GmbH.
 * Author(s): Philipp Eppelt <philipp.eppelt@kernkonzept.com>
 *
 * This file is distributed under the terms of the GNU General Public
 * License, version 2.  Please see the COPYING-GPL-2 file for details.
 */
#pragma once

#include <mutex>
#include <l4/cxx/bitfield>
#include <l4/util/rdtsc.h>

#include "device.h"
#include "io_device.h"
#include "irq.h"
#include "timer.h"

namespace Vdev {

/**
 * Limited implementation of 8254 PROGRAMMABLE INTERVAL TIMER.
 *
 * Supports only channel 0 and 2.
 */
class Pit_timer
: public Vmm::Io_device,
  public Vdev::Device,
  public Vdev::Timer
{
  struct Port61 : public Vmm::Io_device
  {
    l4_uint8_t val = 0;
    void io_in(unsigned, Vmm::Mem_access::Width, l4_uint32_t *value) override
    {
      *value = val;
      val &= ~(1 << 5); // destructive read
    }

    void io_out(unsigned, Vmm::Mem_access::Width, l4_uint32_t value) override
    { val = value & 0xff; }

    bool channel_2_on() const { return val & 0x1; }
    void set_output() { val |= (1 << 5); }
  };

  enum
  {
    Channels = 2,
    Pit_tick_rate = 1193182,
    Pit_period_len = 1000UL * 1000 * 1000 / Pit_tick_rate,
    Channel_0_data = 0,
    Channel_2_data = 2,
    Mode_command = 3,

    Low_byte_mask = 0xff,
    High_byte_mask = 0xff00,
    High_byte_shift = 0x8,
    Latch_cmd_null_mask = 0x3f,
    Latch_cmd_channel_mask = 0xc0,

    Read_back_cmd = 3,
    Read_back_latch_0 = 1,
    Read_back_latch_2 = (1 << 2),
    Read_back_latch_cnt = 2,
    Access_lobyte = 1,
    Access_hibyte = 2,
    Access_lohi = 3,
  };

  class Channel
  {
   public:
     enum Mode : l4_uint8_t
     {
       Mode_terminal_count = 0x0,
       Mode_retriggerable_one_shot = 0x1,
       Mode_rate_generator = 0x2,
       Mode_disabled = 0xff,
     };

     Channel()
     : _start(0), _now(0), _reload(0), _wraps(0), _ticks(0),
       _op_mode(Mode_disabled), _irq_on(false)
     {}

     /**
      * Return if the channel's counter reached an interrupt event.
      *
      * \param now  TSC value to use a current timestamp.
      */
     bool tick(l4_cpu_time_t now)
     {
       if (off())
         return false;

       unsigned wraps = update(now);
       bool trigger = false;

       if (wraps > 0 || current() == 0)
         trigger = true;

       // only rate generator mode is periodic
       if (trigger && _op_mode != Mode_rate_generator)
         disable_irq();

       return trigger;
     }

     /**
      * Load the counter with new values and reset wrap and tick counter.
      *
      * \param new_start   TSC timestamp at the start of the countdown.
      * \param new_reload  Value to count down from.
      */
     void reset(l4_cpu_time_t new_start, l4_uint16_t new_reload)
     {
       _start = _now = new_start;
       _reload = new_reload;
       _wraps = 0;
       _ticks = 0;
     }

     /**
      * Compute ticks and wrap arounds since last reset.
      *
      * \param now  TSC value to use a current timestamp.
      *
      * \return Counter wrap arounds since last update call.
      */
     unsigned update(l4_cpu_time_t now)
     {
       _now = now;
       auto diff_ns = l4_tsc_to_ns(_now - _start);
       // ns / Hz
       _ticks = diff_ns / Pit_period_len;
       unsigned old_wraps = _wraps;

       // avoid division by zero
       auto reload = _reload ? _reload : 1;
       _wraps = _ticks / reload;

       return _wraps - old_wraps;
     }

     /**
      * Return the counter value of the last call to update().
      *
      * \pre update() was called.
      *
      * The counter assumes the value of reload for wrap arounds.
      */
     l4_uint16_t current() const
     { return _reload - (l4_uint16_t)(_ticks % _reload); }

     bool off() const
     { return !_irq_on; }

     void op_mode(Mode m)
     {
       assert(m < 8);
       _op_mode = m;
     }

     void reset_op_mode() { _op_mode = Mode_disabled; disable_irq(); }

     void disable_irq()
     { _irq_on = false; }

     void enable_irq()
     { _irq_on = true; }

   private:
     l4_cpu_time_t _start;
     l4_cpu_time_t _now;
     l4_uint16_t _reload;
     unsigned _wraps;
     l4_uint32_t _ticks;
     Mode _op_mode;
     bool _irq_on;
  };

  struct Control_reg
  {
    l4_uint8_t raw;
    CXX_BITFIELD_MEMBER(6, 7, channel, raw);
    CXX_BITFIELD_MEMBER(4, 5, access, raw);
    CXX_BITFIELD_MEMBER(1, 3, opmode, raw);
    CXX_BITFIELD_MEMBER(0, 0, bcd, raw);
  };

  bool is_latch_count_value_cmd(Control_reg m) const
  {
    return !(m.raw & Latch_cmd_null_mask);
  }

  bool is_current_channel(Control_reg m, int port) const
  {
    return m.channel() == port;
  }

  static constexpr int port2idx(int port) { return port >> 1; }

  static Dbg trace() { return Dbg(Dbg::Irq, Dbg::Trace, "PIT"); }
  static Dbg warn() { return Dbg(Dbg::Irq, Dbg::Warn, "PIT"); }

public:
  Pit_timer(cxx::Ref_ptr<Gic::Ic> const &ic, int irq);
  virtual ~Pit_timer() = default;

  cxx::Ref_ptr<Vmm::Io_device> const port61() const { return _port61; }

  void io_out(unsigned port, Vmm::Mem_access::Width width,
              l4_uint32_t value) override;
  void io_in(unsigned port, Vmm::Mem_access::Width width,
             l4_uint32_t *value) override;

  void tick() override;

private:
  Vmm::Irq_edge_sink _irq;
  l4_uint16_t _reload;
  Channel _channel[Channels];
  bool _read_high;
  bool _wait_for_high_byte;
  Control_reg _control_reg;
  std::mutex _mutex;
  cxx::Ref_ptr<Port61> const _port61;

  void set_high_byte(l4_uint16_t &reg, l4_uint8_t value);
  void set_low_byte(l4_uint16_t &reg, l4_uint8_t value);
};

} // namespace Vdev
