# VHDL filters for VIM

Inspired by [jwwebbopen/VHDLTools](https://github.com/jwwebbopen/VHDLTools), I decided to create some scripts that would ease up the common tasks while writting VHDL files, like declaring and instantiating components.
