
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.18

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_sign_stage1$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.12    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.33    0.52    0.36    0.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    0.56 ^ a_sign_stage1$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.56   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_sign_stage1$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.29    0.29   library removal time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: a[31] (input port clocked by core_clock)
Endpoint: a_sign_stage1$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.02    0.00    0.00    0.20 v a[31] (in)
                                         a[31] (net)
                  0.00    0.00    0.20 v a_sign_stage1$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_sign_stage1$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_sign_stage1$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.12    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.33    0.52    0.36    0.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    0.56 ^ a_sign_stage1$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.56   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_sign_stage1$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.02    9.98   library recovery time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)


Startpoint: result_exp_stage2[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: final_mant[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ result_exp_stage2[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.02    0.13    0.45    0.45 ^ result_exp_stage2[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         result_exp_stage2[0] (net)
                  0.13    0.00    0.45 ^ _2459_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.12    0.33    0.30    0.75 ^ _2459_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _0364_ (net)
                  0.33    0.00    0.75 ^ _2460_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.49    0.38    1.13 ^ _2460_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0365_ (net)
                  0.49    0.00    1.13 ^ _2461_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.48    0.39    1.52 ^ _2461_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0366_ (net)
                  0.48    0.00    1.52 ^ _2462_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.04    0.24    0.19    1.71 v _2462_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1707_ (net)
                  0.24    0.00    1.71 v _3634_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.17    0.44    2.15 ^ _3634_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1710_ (net)
                  0.17    0.00    2.15 ^ _2449_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    2.23 v _2449_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0355_ (net)
                  0.09    0.00    2.23 v _2450_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.06    2.29 ^ _2450_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0356_ (net)
                  0.09    0.00    2.29 ^ _2451_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.13    2.43 ^ _2451_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0357_ (net)
                  0.06    0.00    2.43 ^ _2452_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.13    2.56 ^ _2452_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0358_ (net)
                  0.08    0.00    2.56 ^ _2453_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.15    0.08    2.63 v _2453_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0359_ (net)
                  0.15    0.00    2.63 v _3010_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     8    0.08    0.86    0.52    3.15 ^ _3010_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _0814_ (net)
                  0.86    0.00    3.15 ^ _3076_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.11    0.22    3.37 ^ _3076_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0872_ (net)
                  0.11    0.00    3.37 ^ _3077_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.13    3.50 ^ _3077_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0873_ (net)
                  0.06    0.00    3.50 ^ _3078_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.51    0.37    3.87 ^ _3078_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0874_ (net)
                  0.51    0.00    3.87 ^ _3079_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.14    0.54    0.42    4.28 ^ _3079_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0875_ (net)
                  0.54    0.00    4.28 ^ _3153_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.21    0.05    4.33 v _3153_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0947_ (net)
                  0.21    0.00    4.33 v _3154_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.10    0.25    4.59 v _3154_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0948_ (net)
                  0.10    0.00    4.59 v _3156_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.16    0.09    4.68 ^ _3156_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0100_ (net)
                  0.16    0.00    4.68 ^ final_mant[11]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ final_mant[11]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -4.68   data arrival time
-----------------------------------------------------------------------------
                                  5.18   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_sign_stage1$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.12    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.33    0.52    0.36    0.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    0.56 ^ a_sign_stage1$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.56   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_sign_stage1$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.02    9.98   library recovery time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)


Startpoint: result_exp_stage2[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: final_mant[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ result_exp_stage2[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.02    0.13    0.45    0.45 ^ result_exp_stage2[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         result_exp_stage2[0] (net)
                  0.13    0.00    0.45 ^ _2459_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.12    0.33    0.30    0.75 ^ _2459_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _0364_ (net)
                  0.33    0.00    0.75 ^ _2460_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.49    0.38    1.13 ^ _2460_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0365_ (net)
                  0.49    0.00    1.13 ^ _2461_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.48    0.39    1.52 ^ _2461_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0366_ (net)
                  0.48    0.00    1.52 ^ _2462_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.04    0.24    0.19    1.71 v _2462_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1707_ (net)
                  0.24    0.00    1.71 v _3634_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.17    0.44    2.15 ^ _3634_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1710_ (net)
                  0.17    0.00    2.15 ^ _2449_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    2.23 v _2449_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0355_ (net)
                  0.09    0.00    2.23 v _2450_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.06    2.29 ^ _2450_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0356_ (net)
                  0.09    0.00    2.29 ^ _2451_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.13    2.43 ^ _2451_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0357_ (net)
                  0.06    0.00    2.43 ^ _2452_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.13    2.56 ^ _2452_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0358_ (net)
                  0.08    0.00    2.56 ^ _2453_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.15    0.08    2.63 v _2453_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0359_ (net)
                  0.15    0.00    2.63 v _3010_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     8    0.08    0.86    0.52    3.15 ^ _3010_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _0814_ (net)
                  0.86    0.00    3.15 ^ _3076_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.11    0.22    3.37 ^ _3076_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0872_ (net)
                  0.11    0.00    3.37 ^ _3077_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.13    3.50 ^ _3077_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0873_ (net)
                  0.06    0.00    3.50 ^ _3078_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.51    0.37    3.87 ^ _3078_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0874_ (net)
                  0.51    0.00    3.87 ^ _3079_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.14    0.54    0.42    4.28 ^ _3079_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0875_ (net)
                  0.54    0.00    4.28 ^ _3153_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.21    0.05    4.33 v _3153_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0947_ (net)
                  0.21    0.00    4.33 v _3154_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.10    0.25    4.59 v _3154_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0948_ (net)
                  0.10    0.00    4.59 v _3156_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.16    0.09    4.68 ^ _3156_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0100_ (net)
                  0.16    0.00    4.68 ^ final_mant[11]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ final_mant[11]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -4.68   data arrival time
-----------------------------------------------------------------------------
                                  5.18   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.61e-02   2.80e-03   9.98e-08   2.89e-02  29.8%
Combinational          4.57e-02   2.22e-02   3.99e-07   6.79e-02  70.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.17e-02   2.50e-02   4.99e-07   9.67e-02 100.0%
                          74.1%      25.9%       0.0%
