{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 09:48:22 2021 " "Info: Processing started: Wed Jul 14 09:48:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shanming -c shanming " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shanming -c shanming" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCDadder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file BCDadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDadder " "Info: Found entity 1: BCDadder" {  } { { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCDcounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file BCDcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDcounter " "Info: Found entity 1: BCDcounter" {  } { { "BCDcounter.v" "" { Text "D:/Quartus/projects/shanming/BCDcounter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Info: Found entity 1: Display" {  } { { "Display.v" "" { Text "D:/Quartus/projects/shanming/Display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_initial.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file _initial.v" { { "Info" "ISGN_ENTITY_NAME" "1 _initial " "Info: Found entity 1: _initial" {  } { { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shanming.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file shanming.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shanming " "Info: Found entity 1: shanming" {  } { { "shanming.bdf" "" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CountUseLight.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CountUseLight.v" { { "Info" "ISGN_ENTITY_NAME" "1 CountUseLight " "Info: Found entity 1: CountUseLight" {  } { { "CountUseLight.v" "" { Text "D:/Quartus/projects/shanming/CountUseLight.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "shanming " "Info: Elaborating entity \"shanming\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_initial _initial:inst " "Info: Elaborating entity \"_initial\" for hierarchy \"_initial:inst\"" {  } { { "shanming.bdf" "inst" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 224 184 392 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 _initial.v(71) " "Warning (10230): Verilog HDL assignment warning at _initial.v(71): truncated value with size 32 to match size of target (4)" {  } { { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDadder BCDadder:inst33 " "Info: Elaborating entity \"BCDadder\" for hierarchy \"BCDadder:inst33\"" {  } { { "shanming.bdf" "inst33" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 400 528 664 496 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BCDadder.v(13) " "Warning (10230): Verilog HDL assignment warning at BCDadder.v(13): truncated value with size 32 to match size of target (5)" {  } { { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDcounter BCDcounter:inst8 " "Info: Elaborating entity \"BCDcounter\" for hierarchy \"BCDcounter:inst8\"" {  } { { "shanming.bdf" "inst8" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 288 824 960 384 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BCDcounter.v(13) " "Warning (10230): Verilog HDL assignment warning at BCDcounter.v(13): truncated value with size 32 to match size of target (5)" {  } { { "BCDcounter.v" "" { Text "D:/Quartus/projects/shanming/BCDcounter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountUseLight CountUseLight:inst27 " "Info: Elaborating entity \"CountUseLight\" for hierarchy \"CountUseLight:inst27\"" {  } { { "shanming.bdf" "inst27" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { -112 1200 1328 16 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CountUseLight.v(22) " "Warning (10230): Verilog HDL assignment warning at CountUseLight.v(22): truncated value with size 32 to match size of target (5)" {  } { { "CountUseLight.v" "" { Text "D:/Quartus/projects/shanming/CountUseLight.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:inst30 " "Info: Elaborating entity \"Display\" for hierarchy \"Display:inst30\"" {  } { { "shanming.bdf" "inst30" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 200 1120 1336 328 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "280 " "Info: Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "47 " "Info: Implemented 47 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "213 " "Info: Implemented 213 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 09:48:22 2021 " "Info: Processing ended: Wed Jul 14 09:48:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
