================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version: 2013.1
  Build date: Thu Mar 21 12:53:03 PM 2013
  Copyright (C) 2013 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/ise_local2/umair_temp/Vivado_HLS/2013.1/Linux_x86_64/bin/vivado_hls_bin'
            for user 'ga73koz' on host 'remix.regent.e-technik.tu-muenchen.de' (Linux_x86_64 version 3.2.0-41-generic) on Fri May 17 14:03:41 CEST 2013
            in directory '/home/ga73koz/thesis/xapp1167/sw/erode'
@I [HLS-10] Opening and resetting project '/home/ga73koz/thesis/xapp1167/sw/erode/prj'.
@I [HLS-10] Adding design file 'top.cpp' to the project.
@I [HLS-10] Adding test bench file 'test.cpp' to the project.
@I [HLS-10] Adding test bench file 'opencv_top.cpp' to the project.
@I [HLS-10] Adding test bench file 'test_1080p.bmp' to the project.
@I [HLS-10] Opening and resetting solution '/home/ga73koz/thesis/xapp1167/sw/erode/prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg484-2'
@I [SYN-201] Setting up clock with a period of 6.66667ns.
   Compiling /home/ga73koz/thesis/xapp1167/sw/erode/opencv_top.cpp in debug mode
   Compiling /home/ga73koz/thesis/xapp1167/sw/erode/test.cpp in debug mode
   Compiling /home/ga73koz/thesis/xapp1167/sw/erode/top.cpp in debug mode
   Generating csim.exe
Test Passed!
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Importing test bench file 'test_1080p.bmp' ... 
@I [HLS-10] Importing test bench file 'opencv_top.cpp' ... 
@I [HLS-10] Importing test bench file 'test.cpp' ... 
@I [HLS-10] Analyzing design file 'top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] hls_video_io.h:138: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.1' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-5.1' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'channelloop' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1.1' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.2' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.3' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.4' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.5' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.6' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.7' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8.1' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-102] Partitioning array 's.val.assign.1' automatically.
@I [XFORM-102] Partitioning array 's.val.assign' automatically.
@I [XFORM-102] Partitioning array 'memtmp.i' automatically.
@I [XFORM-102] Automatically partitioning streamed array 'img_0.data_stream.V' (top.cpp:77) .
@I [XFORM-102] Automatically partitioning streamed array 'img_1.data_stream.V' (top.cpp:78) .
@I [XFORM-101] Partitioning array 'pix.val' (top.cpp:79) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_0.data_stream.V' (top.cpp:77) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_1.data_stream.V' (top.cpp:78) in dimension 1 completely.
@I [XFORM-712] Applying dataflow to function 'image_filter' (top.cpp:65), detected/extracted 5 process function(s): 'hls::Mat<1080, 1920, 16>::init', 'hls::Mat<1080, 1920, 16>::init', 'hls::AXIvideo2Mat<32, 1080, 1920, 16>', 'hls::Erode<16, 16, 1080, 1920>' and 'hls::Mat2AXIvideo<32, 1080, 1920, 16>'.
@W [XFORM-561] Updating loop lower bound from 0 to 2 for loop 'Loop-3-0' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'.
@W [XFORM-561] Updating loop lower bound from 0 to 5 for loop 'Loop-3' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 2 basic blocks.
@I [XFORM-11] Balancing expressions in function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>'...64 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init.1'...3 expression(s) balanced.
@I [XFORM-603] Evaluating the output(s) of a call to function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>' in function 'hls::Erode<16, 16, 1080, 1920>' and propagating its result(s) since all actual argument(s) to the function are constants.
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_0' in loop (:0).
@W [SYN-210] Renamed object name 'init_U0' to 'init_U0'
@W [SYN-210] Renamed object name 'init.1_U0' to 'init_1_U0'
@W [SYN-210] Renamed object name 'AXIvideo2Mat<32,1080,1920,16>_U0' to 'AXIvideo2Mat_32_1080_1920_16_U0'
@W [SYN-210] Renamed object name 'Erode<16,16,1080,1920>_U0' to 'Erode_16_16_1080_1920_U0'
@W [SYN-210] Renamed object name 'Mat2AXIvideo<32,1080,1920,16>_U0' to 'Mat2AXIvideo_32_1080_1920_16_U0'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_rows_V_U0' to 'img_0_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_rows_V_channel_U0' to 'img_0_rows_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_cols_V_U0' to 'img_0_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_cols_V_channel_U0' to 'img_0_cols_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_rows_V_U0' to 'img_1_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_cols_V_U0' to 'img_1_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_data_stream_0_V_U0' to 'img_0_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_data_stream_1_V_U0' to 'img_0_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_data_stream_2_V_U0' to 'img_0_data_stream_2_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_data_stream_0_V_U0' to 'img_1_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_data_stream_1_V_U0' to 'img_1_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_data_stream_2_V_U0' to 'img_1_data_stream_2_V'
@I [HLS-111] Elapsed time: 12.42 seconds; current memory usage: 112 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'image_filter' ...
@W [SYN-103] Legalizing function name 'init.1' to 'init_1'.
@W [SYN-103] Legalizing function name 'AXIvideo2Mat<32,1080,1920,16>' to 'AXIvideo2Mat_32_1080_1920_16_s'.
@W [SYN-103] Legalizing function name 'filter_opr<erode_kernel,16,16,unsigned char,int,1080,1920,3,3>' to 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@W [SYN-103] Legalizing function name 'Erode<16,16,1080,1920>' to 'Erode_16_16_1080_1920_s'.
@W [SYN-103] Legalizing function name 'Mat2AXIvideo<32,1080,1920,16>' to 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 112 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 113 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 113 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 113 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 2.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 2.2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 113 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 113 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 4.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.97 seconds; current memory usage: 116 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.41 seconds; current memory usage: 118 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Erode_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.54 seconds; current memory usage: 119 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Erode_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 120 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.36 seconds; current memory usage: 120 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 120 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 121 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.36 seconds; current memory usage: 121 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init'.
@I [HLS-111] Elapsed time: 0.27 seconds; current memory usage: 122 MB.
@I [WSYSC-301] Generating RTL SystemC for 'init'.
@I [WVHDL-304] Generating RTL VHDL for 'init'.
@I [WVLOG-307] Generating RTL Verilog for 'init'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_1'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 122 MB.
@I [WSYSC-301] Generating RTL SystemC for 'init_1'.
@I [WVHDL-304] Generating RTL VHDL for 'init_1'.
@I [WVLOG-307] Generating RTL Verilog for 'init_1'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 122 MB.
@I [WSYSC-301] Generating RTL SystemC for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [WVHDL-304] Generating RTL VHDL for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [WVLOG-307] Generating RTL Verilog for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@I [HLS-111] Elapsed time: 0.32 seconds; current memory usage: 125 MB.
@I [WSYSC-301] Generating RTL SystemC for 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@I [WVHDL-304] Generating RTL VHDL for 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@I [WVLOG-307] Generating RTL Verilog for 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Erode_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Erode_16_16_1080_1920_s'.
@I [HLS-111] Elapsed time: 0.87 seconds; current memory usage: 127 MB.
@I [WSYSC-301] Generating RTL SystemC for 'Erode_16_16_1080_1920_s'.
@I [WVHDL-304] Generating RTL VHDL for 'Erode_16_16_1080_1920_s'.
@I [WVLOG-307] Generating RTL Verilog for 'Erode_16_16_1080_1920_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [HLS-111] Elapsed time: 0.42 seconds; current memory usage: 128 MB.
@I [WSYSC-301] Generating RTL SystemC for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [WVHDL-304] Generating RTL VHDL for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [WVLOG-307] Generating RTL Verilog for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_keep_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_user_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_id_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_dest_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_keep_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_user_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_id_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_dest_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/rows' to 'ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/cols' to 'ap_stable'.
@I [RTGEN-100] Finished creating RTL model for 'image_filter'.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 129 MB.
@I [WSYSC-301] Generating RTL SystemC for 'image_filter'.
@I [WVHDL-304] Generating RTL VHDL for 'image_filter'.
@I [WVLOG-307] Generating RTL Verilog for 'image_filter'.
@I [HLS-10] Finished generating all RTL models.
@I [IMPL-278] Implementing memory 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0_ram' as block RAMs.
@I [IMPL-285] Implementing FIFO 'FIFO_image_filter_img_0_rows_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_filter_img_0_rows_V_channel' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_filter_img_0_cols_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_filter_img_0_cols_V_channel' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_filter_img_1_rows_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_filter_img_1_cols_V' as shiftReg.
@I [IMPL-8] Exporting the design as a Pcore for EDK.
@I [IMPL-278] Implementing memory 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0_ram' as block RAMs.
@I [IMPL-285] Implementing FIFO 'FIFO_image_filter_img_0_rows_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_filter_img_0_rows_V_channel' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_filter_img_0_cols_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_filter_img_0_cols_V_channel' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_filter_img_1_rows_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_filter_img_1_cols_V' as shiftReg.
@I [IMPL-200] Port 'input_V_data_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'input_V_keep_V' is mapped to 'TKEEP' by default.
@I [IMPL-200] Port 'input_V_strb_V' is mapped to 'TSTRB' by default.
@I [IMPL-200] Port 'input_V_user_V' is mapped to 'TUSER' by default.
@I [IMPL-200] Port 'input_V_last_V' is mapped to 'TLAST' by default.
@I [IMPL-200] Port 'input_V_id_V' is mapped to 'TID' by default.
@I [IMPL-200] Port 'input_V_dest_V' is mapped to 'TDEST' by default.
@I [IMPL-200] Port 'output_V_data_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'output_V_keep_V' is mapped to 'TKEEP' by default.
@I [IMPL-200] Port 'output_V_strb_V' is mapped to 'TSTRB' by default.
@I [IMPL-200] Port 'output_V_user_V' is mapped to 'TUSER' by default.
@I [IMPL-200] Port 'output_V_last_V' is mapped to 'TLAST' by default.
@I [IMPL-200] Port 'output_V_id_V' is mapped to 'TID' by default.
@I [IMPL-200] Port 'output_V_dest_V' is mapped to 'TDEST' by default.
@I [HLS-112] Total elapsed time: 180.652 seconds; peak memory usage: 129 MB.
@I [LIC-101] Checked in feature [HLS]
