<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/ali taheri/Desktop/verilog/compute_arcitucture_project/test1_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="test1" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="7" />
   <wvobject fp_name="/test1/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/uut/pc/inp" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">inp[31:0]</obj_property>
      <obj_property name="ObjectShortName">inp[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/uut/pc/IRWrite" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">IRWrite</obj_property>
      <obj_property name="ObjectShortName">IRWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/uut/pc/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/uut/pc/out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">out[31:0]</obj_property>
      <obj_property name="ObjectShortName">out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/uut/pc/mem" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/uut/instMem/my_cache/address" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">address[31:0]</obj_property>
      <obj_property name="ObjectShortName">address[31:0]</obj_property>
   </wvobject>
</wave_config>
