INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carv/Documents/Vivado_Projects/hy220_ex2_csd4334/hy220_ex2_csd4334.srcs/sources_1/imports/hw2_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carv/Documents/Vivado_Projects/hy220_ex2_csd4334/hy220_ex2_csd4334.srcs/sources_1/imports/hw2_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carv/Documents/Vivado_Projects/hy220_ex2_csd4334/hy220_ex2_csd4334.srcs/sources_1/imports/vga_sync/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carv/Documents/Vivado_Projects/hy220_ex2_csd4334/hy220_ex2_csd4334.srcs/sources_1/imports/hw2_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
