<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___t_i_m___output___compare___idle___state" xml:lang="en-US">
<title>TIM Output Compare Idle State</title>
<indexterm><primary>TIM Output Compare Idle State</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___idle___state_1gad251b83b0e33ddd0ed2fb35aa747ef78">TIM_OCIDLESTATE_SET</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___output___compare___idle___state_1ga56505fe4142096454f1da97683ce8bc2">TIM_OCIDLESTATE_RESET</link>   0x00000000U</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___t_i_m___output___compare___idle___state_1ga56505fe4142096454f1da97683ce8bc2"/>    <section>
    <title>TIM_OCIDLESTATE_RESET</title>
<indexterm><primary>TIM_OCIDLESTATE_RESET</primary><secondary>TIM Output Compare Idle State</secondary></indexterm>
<indexterm><primary>TIM Output Compare Idle State</primary><secondary>TIM_OCIDLESTATE_RESET</secondary></indexterm>
<para><computeroutput>#define TIM_OCIDLESTATE_RESET   0x00000000U</computeroutput></para>
<para>Output Idle state: OCx=0 when MOE=0 </para>
    </section><anchor xml:id="_group___t_i_m___output___compare___idle___state_1gad251b83b0e33ddd0ed2fb35aa747ef78"/>    <section>
    <title>TIM_OCIDLESTATE_SET</title>
<indexterm><primary>TIM_OCIDLESTATE_SET</primary><secondary>TIM Output Compare Idle State</secondary></indexterm>
<indexterm><primary>TIM Output Compare Idle State</primary><secondary>TIM_OCIDLESTATE_SET</secondary></indexterm>
<para><computeroutput>#define TIM_OCIDLESTATE_SET   <link linkend="_group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</link></computeroutput></para>
<para>Output Idle state: OCx=1 when MOE=0 </para>
</section>
</section>
</section>
