// Seed: 1641592475
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input uwire id_4,
    input logic id_5
);
  logic id_6 = id_4[1'b0 : 1];
  logic id_7;
  logic id_8;
  logic id_9;
  assign id_9 = id_3;
  logic id_10 = 1'h0;
  assign id_9 = 1;
  logic id_11;
  type_21(
      1, SystemTFIdentifier(id_5), id_2
  );
  logic id_12 = id_5;
  always @(posedge 1 or posedge id_7) begin
    SystemTFIdentifier(id_6, 1'd0);
  end
endmodule
