0.7
2020.2
Oct 19 2021
03:16:22
F:/GitHub/ASIC-PYNQ/LAB2/80-3-Encoder-case/prj/8-3-Encoder-case.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
F:/GitHub/ASIC-PYNQ/LAB2/80-3-Encoder-case/rtl/Encoder_case.v,1757320534,verilog,,F:/GitHub/ASIC-PYNQ/LAB2/80-3-Encoder-case/sim/Encoder_case_tb.v,,Encoder_case,,,,,,,,
F:/GitHub/ASIC-PYNQ/LAB2/80-3-Encoder-case/sim/Encoder_case_tb.v,1757320532,verilog,,,,Encoder_case_tb,,,,,,,,
