module m_d(ip,op);
  input [2:0]ip;
  output op;
  assign op = ip[0]^ip[1]^ip[2];
endmodule

///////////////   TB  ///////////////////////////


module m_d_tb();
  reg [2:0] ip;
  wire op;
  
  m_d uut(ip,op);
  
  initial begin
    $monitor("ip=%b  op=%b",ip,op);
    for(int i=0; i<8; i=i+1)
      begin
        ip = i;
        #10;
      end
  end
endmodule
