|main
Clk => Clk.IN5
Rst => Rst.IN5
DataIn[0] => DataIn[0].IN1
DataIn[1] => DataIn[1].IN1
DataIn[2] => DataIn[2].IN1
DataIn[3] => DataIn[3].IN1
DataIn[4] => DataIn[4].IN1
DataIn[5] => DataIn[5].IN1
DataIn[6] => DataIn[6].IN1
DataIn[7] => DataIn[7].IN1
Enter_btn => Enter_btn.IN1
OpSelect[0] => OpSelect[0].IN3
OpSelect[1] => OpSelect[1].IN3
OpSelect[2] => OpSelect[2].IN3
BaseSelect[0] => BaseSelect[0].IN1
BaseSelect[1] => BaseSel_Dec.IN7
DisplaySelect[0] => DisplaySelect[0].IN1
DisplaySelect[1] => DisplaySelect[1].IN1
Div0_flag << Divisor:U_DIV.Div0
SegA[0] << MUX_3bit_2para1:MUX_SegA.Y
SegA[1] << MUX_3bit_2para1:MUX_SegA.Y
SegA[2] << MUX_3bit_2para1:MUX_SegA.Y
SegB[0] << MUX_3bit_2para1:MUX_SegB.Y
SegB[1] << MUX_3bit_2para1:MUX_SegB.Y
SegB[2] << MUX_3bit_2para1:MUX_SegB.Y
SegC[0] << MUX_3bit_2para1:MUX_SegC.Y
SegC[1] << MUX_3bit_2para1:MUX_SegC.Y
SegC[2] << MUX_3bit_2para1:MUX_SegC.Y
SegD[0] << MUX_3bit_2para1:MUX_SegD.Y
SegD[1] << MUX_3bit_2para1:MUX_SegD.Y
SegD[2] << MUX_3bit_2para1:MUX_SegD.Y
SegE[0] << MUX_3bit_2para1:MUX_SegE.Y
SegE[1] << MUX_3bit_2para1:MUX_SegE.Y
SegE[2] << MUX_3bit_2para1:MUX_SegE.Y
SegF[0] << MUX_3bit_2para1:MUX_SegF.Y
SegF[1] << MUX_3bit_2para1:MUX_SegF.Y
SegF[2] << MUX_3bit_2para1:MUX_SegF.Y
SegG[0] << MUX_3bit_2para1:MUX_SegG.Y
SegG[1] << MUX_3bit_2para1:MUX_SegG.Y
SegG[2] << MUX_3bit_2para1:MUX_SegG.Y


|main|Debounce:U_Debounce
clk => clk.IN4
btn_raw => btn_raw.IN1
btn_pulse <= comb.DB_MAX_OUTPUT_PORT_TYPE


|main|Debounce:U_Debounce|FlipFlopD:ff_sync0
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Debounce:U_Debounce|FlipFlopD:ff_sync1
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Debounce:U_Debounce|FlipFlopD:ff_prev
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Debounce:U_Debounce|FlipFlopD:ff_pulse
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Contador:U_Cont
S[0] <= S[0].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S[1].DB_MAX_OUTPUT_PORT_TYPE
btn => btn.IN4
reset => reset.IN2


|main|Contador:U_Cont|FlipFlopD:ff0
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Contador:U_Cont|FlipFlopD:ff1
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Contador:U_Cont|ControleFFD:Controle0
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Contador:U_Cont|ControleFFD:Controle1
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Contador:U_Cont|SomComp2Bits:somador
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|Contador:U_Cont|SomComp2Bits:somador|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Contador:U_Cont|SomComp2Bits:somador|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|MUX_8bit_2para1:MUX_T0_Data_In
Y[0] <= MUX_1bit_2para1:m0.port0
Y[1] <= MUX_1bit_2para1:m1.port0
Y[2] <= MUX_1bit_2para1:m2.port0
Y[3] <= MUX_1bit_2para1:m3.port0
Y[4] <= MUX_1bit_2para1:m4.port0
Y[5] <= MUX_1bit_2para1:m5.port0
Y[6] <= MUX_1bit_2para1:m6.port0
Y[7] <= MUX_1bit_2para1:m7.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
S => S.IN8


|main|MUX_8bit_2para1:MUX_T0_Data_In|MUX_1bit_2para1:m0
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T0_Data_In|MUX_1bit_2para1:m1
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T0_Data_In|MUX_1bit_2para1:m2
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T0_Data_In|MUX_1bit_2para1:m3
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T0_Data_In|MUX_1bit_2para1:m4
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T0_Data_In|MUX_1bit_2para1:m5
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T0_Data_In|MUX_1bit_2para1:m6
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T0_Data_In|MUX_1bit_2para1:m7
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T1_Data_In
Y[0] <= MUX_1bit_2para1:m0.port0
Y[1] <= MUX_1bit_2para1:m1.port0
Y[2] <= MUX_1bit_2para1:m2.port0
Y[3] <= MUX_1bit_2para1:m3.port0
Y[4] <= MUX_1bit_2para1:m4.port0
Y[5] <= MUX_1bit_2para1:m5.port0
Y[6] <= MUX_1bit_2para1:m6.port0
Y[7] <= MUX_1bit_2para1:m7.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
S => S.IN8


|main|MUX_8bit_2para1:MUX_T1_Data_In|MUX_1bit_2para1:m0
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T1_Data_In|MUX_1bit_2para1:m1
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T1_Data_In|MUX_1bit_2para1:m2
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T1_Data_In|MUX_1bit_2para1:m3
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T1_Data_In|MUX_1bit_2para1:m4
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T1_Data_In|MUX_1bit_2para1:m5
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T1_Data_In|MUX_1bit_2para1:m6
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_2para1:MUX_T1_Data_In|MUX_1bit_2para1:m7
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|ControleReg8Bits:MUX_Reg_T0
S[0] <= ControleFFD:bit0.S
S[1] <= ControleFFD:bit1.S
S[2] <= ControleFFD:bit2.S
S[3] <= ControleFFD:bit3.S
S[4] <= ControleFFD:bit4.S
S[5] <= ControleFFD:bit5.S
S[6] <= ControleFFD:bit6.S
S[7] <= ControleFFD:bit7.S
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
SFF[0] => SFF[0].IN1
SFF[1] => SFF[1].IN1
SFF[2] => SFF[2].IN1
SFF[3] => SFF[3].IN1
SFF[4] => SFF[4].IN1
SFF[5] => SFF[5].IN1
SFF[6] => SFF[6].IN1
SFF[7] => SFF[7].IN1
Op => Op.IN8


|main|ControleReg8Bits:MUX_Reg_T0|ControleFFD:bit0
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T0|ControleFFD:bit1
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T0|ControleFFD:bit2
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T0|ControleFFD:bit3
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T0|ControleFFD:bit4
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T0|ControleFFD:bit5
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T0|ControleFFD:bit6
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T0|ControleFFD:bit7
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T1
S[0] <= ControleFFD:bit0.S
S[1] <= ControleFFD:bit1.S
S[2] <= ControleFFD:bit2.S
S[3] <= ControleFFD:bit3.S
S[4] <= ControleFFD:bit4.S
S[5] <= ControleFFD:bit5.S
S[6] <= ControleFFD:bit6.S
S[7] <= ControleFFD:bit7.S
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
SFF[0] => SFF[0].IN1
SFF[1] => SFF[1].IN1
SFF[2] => SFF[2].IN1
SFF[3] => SFF[3].IN1
SFF[4] => SFF[4].IN1
SFF[5] => SFF[5].IN1
SFF[6] => SFF[6].IN1
SFF[7] => SFF[7].IN1
Op => Op.IN8


|main|ControleReg8Bits:MUX_Reg_T1|ControleFFD:bit0
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T1|ControleFFD:bit1
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T1|ControleFFD:bit2
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T1|ControleFFD:bit3
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T1|ControleFFD:bit4
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T1|ControleFFD:bit5
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T1|ControleFFD:bit6
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T1|ControleFFD:bit7
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T2
S[0] <= ControleFFD:bit0.S
S[1] <= ControleFFD:bit1.S
S[2] <= ControleFFD:bit2.S
S[3] <= ControleFFD:bit3.S
S[4] <= ControleFFD:bit4.S
S[5] <= ControleFFD:bit5.S
S[6] <= ControleFFD:bit6.S
S[7] <= ControleFFD:bit7.S
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
SFF[0] => SFF[0].IN1
SFF[1] => SFF[1].IN1
SFF[2] => SFF[2].IN1
SFF[3] => SFF[3].IN1
SFF[4] => SFF[4].IN1
SFF[5] => SFF[5].IN1
SFF[6] => SFF[6].IN1
SFF[7] => SFF[7].IN1
Op => Op.IN8


|main|ControleReg8Bits:MUX_Reg_T2|ControleFFD:bit0
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T2|ControleFFD:bit1
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T2|ControleFFD:bit2
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T2|ControleFFD:bit3
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T2|ControleFFD:bit4
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T2|ControleFFD:bit5
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T2|ControleFFD:bit6
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|ControleReg8Bits:MUX_Reg_T2|ControleFFD:bit7
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Registrador8Bits:Reg_T0
saida[0] <= FlipFlopD:ff0.s
saida[1] <= FlipFlopD:ff1.s
saida[2] <= FlipFlopD:ff2.s
saida[3] <= FlipFlopD:ff3.s
saida[4] <= FlipFlopD:ff4.s
saida[5] <= FlipFlopD:ff5.s
saida[6] <= FlipFlopD:ff6.s
saida[7] <= FlipFlopD:ff7.s
clock => clock.IN8
reset => reset.IN8
entrada[0] => entrada[0].IN1
entrada[1] => entrada[1].IN1
entrada[2] => entrada[2].IN1
entrada[3] => entrada[3].IN1
entrada[4] => entrada[4].IN1
entrada[5] => entrada[5].IN1
entrada[6] => entrada[6].IN1
entrada[7] => entrada[7].IN1


|main|Registrador8Bits:Reg_T0|FlipFlopD:ff0
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T0|FlipFlopD:ff1
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T0|FlipFlopD:ff2
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T0|FlipFlopD:ff3
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T0|FlipFlopD:ff4
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T0|FlipFlopD:ff5
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T0|FlipFlopD:ff6
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T0|FlipFlopD:ff7
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T1
saida[0] <= FlipFlopD:ff0.s
saida[1] <= FlipFlopD:ff1.s
saida[2] <= FlipFlopD:ff2.s
saida[3] <= FlipFlopD:ff3.s
saida[4] <= FlipFlopD:ff4.s
saida[5] <= FlipFlopD:ff5.s
saida[6] <= FlipFlopD:ff6.s
saida[7] <= FlipFlopD:ff7.s
clock => clock.IN8
reset => reset.IN8
entrada[0] => entrada[0].IN1
entrada[1] => entrada[1].IN1
entrada[2] => entrada[2].IN1
entrada[3] => entrada[3].IN1
entrada[4] => entrada[4].IN1
entrada[5] => entrada[5].IN1
entrada[6] => entrada[6].IN1
entrada[7] => entrada[7].IN1


|main|Registrador8Bits:Reg_T1|FlipFlopD:ff0
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T1|FlipFlopD:ff1
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T1|FlipFlopD:ff2
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T1|FlipFlopD:ff3
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T1|FlipFlopD:ff4
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T1|FlipFlopD:ff5
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T1|FlipFlopD:ff6
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T1|FlipFlopD:ff7
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T2
saida[0] <= FlipFlopD:ff0.s
saida[1] <= FlipFlopD:ff1.s
saida[2] <= FlipFlopD:ff2.s
saida[3] <= FlipFlopD:ff3.s
saida[4] <= FlipFlopD:ff4.s
saida[5] <= FlipFlopD:ff5.s
saida[6] <= FlipFlopD:ff6.s
saida[7] <= FlipFlopD:ff7.s
clock => clock.IN8
reset => reset.IN8
entrada[0] => entrada[0].IN1
entrada[1] => entrada[1].IN1
entrada[2] => entrada[2].IN1
entrada[3] => entrada[3].IN1
entrada[4] => entrada[4].IN1
entrada[5] => entrada[5].IN1
entrada[6] => entrada[6].IN1
entrada[7] => entrada[7].IN1


|main|Registrador8Bits:Reg_T2|FlipFlopD:ff0
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T2|FlipFlopD:ff1
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T2|FlipFlopD:ff2
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T2|FlipFlopD:ff3
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T2|FlipFlopD:ff4
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T2|FlipFlopD:ff5
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T2|FlipFlopD:ff6
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Registrador8Bits:Reg_T2|FlipFlopD:ff7
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|SomComp8bits:U_SOMA
S[0] <= SomComp1bit:U0.port0
S[1] <= SomComp1bit:U1.port0
S[2] <= SomComp1bit:U2.port0
S[3] <= SomComp1bit:U3.port0
S[4] <= SomComp1bit:U4.port0
S[5] <= SomComp1bit:U5.port0
S[6] <= SomComp1bit:U6.port0
S[7] <= SomComp1bit:U7.port0
Cout <= SomComp1bit:U7.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
Cin => Cin.IN1


|main|SomComp8bits:U_SOMA|SomComp1bit:U0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|SomComp8bits:U_SOMA|SomComp1bit:U1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|SomComp8bits:U_SOMA|SomComp1bit:U2
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|SomComp8bits:U_SOMA|SomComp1bit:U3
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|SomComp8bits:U_SOMA|SomComp1bit:U4
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|SomComp8bits:U_SOMA|SomComp1bit:U5
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|SomComp8bits:U_SOMA|SomComp1bit:U6
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|SomComp8bits:U_SOMA|SomComp1bit:U7
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|SubComp8bits:U_SUB
S[0] <= SubComp1bit:U0.port0
S[1] <= SubComp1bit:U1.port0
S[2] <= SubComp1bit:U2.port0
S[3] <= SubComp1bit:U3.port0
S[4] <= SubComp1bit:U4.port0
S[5] <= SubComp1bit:U5.port0
S[6] <= SubComp1bit:U6.port0
S[7] <= SubComp1bit:U7.port0
Bout <= SubComp1bit:U7.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
Bin => Bin.IN1


|main|SubComp8bits:U_SUB|SubComp1bit:U0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|SubComp8bits:U_SUB|SubComp1bit:U1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|SubComp8bits:U_SUB|SubComp1bit:U2
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|SubComp8bits:U_SUB|SubComp1bit:U3
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|SubComp8bits:U_SUB|SubComp1bit:U4
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|SubComp8bits:U_SUB|SubComp1bit:U5
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|SubComp8bits:U_SUB|SubComp1bit:U6
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|SubComp8bits:U_SUB|SubComp1bit:U7
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|And8Bits:U_AND
S[0] <= And0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= And1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= And2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= And3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= And4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= And5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= And6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= And7.DB_MAX_OUTPUT_PORT_TYPE
A[0] => And0.IN0
A[1] => And1.IN0
A[2] => And2.IN0
A[3] => And3.IN0
A[4] => And4.IN0
A[5] => And5.IN0
A[6] => And6.IN0
A[7] => And7.IN0
B[0] => And0.IN1
B[1] => And1.IN1
B[2] => And2.IN1
B[3] => And3.IN1
B[4] => And4.IN1
B[5] => And5.IN1
B[6] => And6.IN1
B[7] => And7.IN1


|main|Or8Bits:U_OR
S[0] <= Or0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Or1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Or2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Or3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Or4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Or5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Or6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Or7.DB_MAX_OUTPUT_PORT_TYPE
A[0] => Or0.IN0
A[1] => Or1.IN0
A[2] => Or2.IN0
A[3] => Or3.IN0
A[4] => Or4.IN0
A[5] => Or5.IN0
A[6] => Or6.IN0
A[7] => Or7.IN0
B[0] => Or0.IN1
B[1] => Or1.IN1
B[2] => Or2.IN1
B[3] => Or3.IN1
B[4] => Or4.IN1
B[5] => Or5.IN1
B[6] => Or6.IN1
B[7] => Or7.IN1


|main|Xor8Bits:U_XOR
S[0] <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Xor1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Xor2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Xor3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Xor4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Xor5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Xor6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Xor7.DB_MAX_OUTPUT_PORT_TYPE
A[0] => Xor0.IN0
A[1] => Xor1.IN0
A[2] => Xor2.IN0
A[3] => Xor3.IN0
A[4] => Xor4.IN0
A[5] => Xor5.IN0
A[6] => Xor6.IN0
A[7] => Xor7.IN0
B[0] => Xor0.IN1
B[1] => Xor1.IN1
B[2] => Xor2.IN1
B[3] => Xor3.IN1
B[4] => Xor4.IN1
B[5] => Xor5.IN1
B[6] => Xor6.IN1
B[7] => Xor7.IN1


|main|Not8Bits:U_NOT
S[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
A[0] => S[0].DATAIN
A[1] => S[1].DATAIN
A[2] => S[2].DATAIN
A[3] => S[3].DATAIN
A[4] => S[4].DATAIN
A[5] => S[5].DATAIN
A[6] => S[6].DATAIN
A[7] => S[7].DATAIN


|main|Decoder_3para8:U_OpDec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|Multiplicador:U_MULT
S[0] <= S[0].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S[1].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S[2].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S[3].DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S[4].DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S[5].DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S[6].DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S[7].DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S[8].DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S[9].DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S[10].DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S[11].DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S[12].DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S[13].DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S[14].DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => A[0].IN8
A[1] => A[1].IN8
A[2] => A[2].IN8
A[3] => A[3].IN8
A[4] => A[4].IN8
A[5] => A[5].IN8
A[6] => A[6].IN8
A[7] => A[7].IN8
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
Clk => Clk.IN4
Start => Start.IN1
Rst => Rst.IN3


|main|Multiplicador:U_MULT|Mult1Por8:mult0
S[0] <= And0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= And1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= And2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= And3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= And4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= And5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= And6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= And7.DB_MAX_OUTPUT_PORT_TYPE
A => And0.IN0
A => And1.IN0
A => And2.IN0
A => And3.IN0
A => And4.IN0
A => And5.IN0
A => And6.IN0
A => And7.IN0
B[0] => And0.IN1
B[1] => And1.IN1
B[2] => And2.IN1
B[3] => And3.IN1
B[4] => And4.IN1
B[5] => And5.IN1
B[6] => And6.IN1
B[7] => And7.IN1


|main|Multiplicador:U_MULT|Mult1Por8:mult1
S[0] <= And0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= And1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= And2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= And3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= And4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= And5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= And6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= And7.DB_MAX_OUTPUT_PORT_TYPE
A => And0.IN0
A => And1.IN0
A => And2.IN0
A => And3.IN0
A => And4.IN0
A => And5.IN0
A => And6.IN0
A => And7.IN0
B[0] => And0.IN1
B[1] => And1.IN1
B[2] => And2.IN1
B[3] => And3.IN1
B[4] => And4.IN1
B[5] => And5.IN1
B[6] => And6.IN1
B[7] => And7.IN1


|main|Multiplicador:U_MULT|Mult1Por8:mult2
S[0] <= And0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= And1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= And2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= And3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= And4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= And5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= And6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= And7.DB_MAX_OUTPUT_PORT_TYPE
A => And0.IN0
A => And1.IN0
A => And2.IN0
A => And3.IN0
A => And4.IN0
A => And5.IN0
A => And6.IN0
A => And7.IN0
B[0] => And0.IN1
B[1] => And1.IN1
B[2] => And2.IN1
B[3] => And3.IN1
B[4] => And4.IN1
B[5] => And5.IN1
B[6] => And6.IN1
B[7] => And7.IN1


|main|Multiplicador:U_MULT|Mult1Por8:mult3
S[0] <= And0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= And1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= And2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= And3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= And4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= And5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= And6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= And7.DB_MAX_OUTPUT_PORT_TYPE
A => And0.IN0
A => And1.IN0
A => And2.IN0
A => And3.IN0
A => And4.IN0
A => And5.IN0
A => And6.IN0
A => And7.IN0
B[0] => And0.IN1
B[1] => And1.IN1
B[2] => And2.IN1
B[3] => And3.IN1
B[4] => And4.IN1
B[5] => And5.IN1
B[6] => And6.IN1
B[7] => And7.IN1


|main|Multiplicador:U_MULT|Mult1Por8:mult4
S[0] <= And0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= And1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= And2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= And3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= And4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= And5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= And6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= And7.DB_MAX_OUTPUT_PORT_TYPE
A => And0.IN0
A => And1.IN0
A => And2.IN0
A => And3.IN0
A => And4.IN0
A => And5.IN0
A => And6.IN0
A => And7.IN0
B[0] => And0.IN1
B[1] => And1.IN1
B[2] => And2.IN1
B[3] => And3.IN1
B[4] => And4.IN1
B[5] => And5.IN1
B[6] => And6.IN1
B[7] => And7.IN1


|main|Multiplicador:U_MULT|Mult1Por8:mult5
S[0] <= And0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= And1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= And2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= And3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= And4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= And5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= And6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= And7.DB_MAX_OUTPUT_PORT_TYPE
A => And0.IN0
A => And1.IN0
A => And2.IN0
A => And3.IN0
A => And4.IN0
A => And5.IN0
A => And6.IN0
A => And7.IN0
B[0] => And0.IN1
B[1] => And1.IN1
B[2] => And2.IN1
B[3] => And3.IN1
B[4] => And4.IN1
B[5] => And5.IN1
B[6] => And6.IN1
B[7] => And7.IN1


|main|Multiplicador:U_MULT|Mult1Por8:mult6
S[0] <= And0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= And1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= And2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= And3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= And4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= And5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= And6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= And7.DB_MAX_OUTPUT_PORT_TYPE
A => And0.IN0
A => And1.IN0
A => And2.IN0
A => And3.IN0
A => And4.IN0
A => And5.IN0
A => And6.IN0
A => And7.IN0
B[0] => And0.IN1
B[1] => And1.IN1
B[2] => And2.IN1
B[3] => And3.IN1
B[4] => And4.IN1
B[5] => And5.IN1
B[6] => And6.IN1
B[7] => And7.IN1


|main|Multiplicador:U_MULT|Mult1Por8:mult7
S[0] <= And0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= And1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= And2.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= And3.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= And4.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= And5.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= And6.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= And7.DB_MAX_OUTPUT_PORT_TYPE
A => And0.IN0
A => And1.IN0
A => And2.IN0
A => And3.IN0
A => And4.IN0
A => And5.IN0
A => And6.IN0
A => And7.IN0
B[0] => And0.IN1
B[1] => And1.IN1
B[2] => And2.IN1
B[3] => And3.IN1
B[4] => And4.IN1
B[5] => And5.IN1
B[6] => And6.IN1
B[7] => And7.IN1


|main|Multiplicador:U_MULT|Contador8Bits:cont
S[0] <= S[0].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S[1].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S[2].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN3
reset => reset.IN3
toggle => toggle.IN3


|main|Multiplicador:U_MULT|Contador8Bits:cont|FlipFlopD:ff0
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Contador8Bits:cont|FlipFlopD:ff1
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Contador8Bits:cont|FlipFlopD:ff2
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Contador8Bits:cont|ControleFFD:Controle0
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|Contador8Bits:cont|ControleFFD:Controle1
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|Contador8Bits:cont|ControleFFD:Controle2
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|Contador8Bits:cont|SomComp3Bits:somador
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
S[2] <= SomComp1bit:b2.S
Cout <= SomComp1bit:b2.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
Cin => Cin.IN1


|main|Multiplicador:U_MULT|Contador8Bits:cont|SomComp3Bits:somador|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|Contador8Bits:cont|SomComp3Bits:somador|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|Contador8Bits:cont|SomComp3Bits:somador|SomComp1bit:b2
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|Shifter:sift
S[0] <= loop[0].saida.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= loop[1].saida.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= loop[2].saida.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= loop[3].saida.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= loop[4].saida.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= loop[5].saida.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= loop[6].saida.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= loop[7].saida.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= loop[8].saida.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= loop[9].saida.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= loop[10].saida.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= loop[11].saida.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= loop[12].saida.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= loop[13].saida.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= loop[14].saida.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= loop[15].saida.DB_MAX_OUTPUT_PORT_TYPE
Contador[0] => And1.IN0
Contador[0] => And3.IN0
Contador[0] => And5.IN0
Contador[0] => And7.IN0
Contador[0] => And0.IN0
Contador[0] => And2.IN0
Contador[0] => And4.IN0
Contador[0] => And6.IN0
Contador[1] => And2.IN1
Contador[1] => And3.IN1
Contador[1] => And6.IN1
Contador[1] => And7.IN1
Contador[1] => And0.IN1
Contador[1] => And1.IN1
Contador[1] => And4.IN1
Contador[1] => And5.IN1
Contador[2] => And4.IN2
Contador[2] => And5.IN2
Contador[2] => And6.IN2
Contador[2] => And7.IN2
Contador[2] => And0.IN2
Contador[2] => And1.IN2
Contador[2] => And2.IN2
Contador[2] => And3.IN2
P1[0] => loop[0].vlr0.IN1
P1[1] => loop[1].vlr0.IN1
P1[2] => loop[2].vlr0.IN1
P1[3] => loop[3].vlr0.IN1
P1[4] => loop[4].vlr0.IN1
P1[5] => loop[5].vlr0.IN1
P1[6] => loop[6].vlr0.IN1
P1[7] => loop[7].vlr0.IN1
P1[8] => loop[8].vlr0.IN1
P1[9] => loop[9].vlr0.IN1
P1[10] => loop[10].vlr0.IN1
P1[11] => loop[11].vlr0.IN1
P1[12] => loop[12].vlr0.IN1
P1[13] => loop[13].vlr0.IN1
P1[14] => loop[14].vlr0.IN1
P1[15] => loop[15].vlr0.IN1
P2[0] => loop[0].vlr1.IN1
P2[1] => loop[1].vlr1.IN1
P2[2] => loop[2].vlr1.IN1
P2[3] => loop[3].vlr1.IN1
P2[4] => loop[4].vlr1.IN1
P2[5] => loop[5].vlr1.IN1
P2[6] => loop[6].vlr1.IN1
P2[7] => loop[7].vlr1.IN1
P2[8] => loop[8].vlr1.IN1
P2[9] => loop[9].vlr1.IN1
P2[10] => loop[10].vlr1.IN1
P2[11] => loop[11].vlr1.IN1
P2[12] => loop[12].vlr1.IN1
P2[13] => loop[13].vlr1.IN1
P2[14] => loop[14].vlr1.IN1
P2[15] => loop[15].vlr1.IN1
P3[0] => loop[0].vlr2.IN1
P3[1] => loop[1].vlr2.IN1
P3[2] => loop[2].vlr2.IN1
P3[3] => loop[3].vlr2.IN1
P3[4] => loop[4].vlr2.IN1
P3[5] => loop[5].vlr2.IN1
P3[6] => loop[6].vlr2.IN1
P3[7] => loop[7].vlr2.IN1
P3[8] => loop[8].vlr2.IN1
P3[9] => loop[9].vlr2.IN1
P3[10] => loop[10].vlr2.IN1
P3[11] => loop[11].vlr2.IN1
P3[12] => loop[12].vlr2.IN1
P3[13] => loop[13].vlr2.IN1
P3[14] => loop[14].vlr2.IN1
P3[15] => loop[15].vlr2.IN1
P4[0] => loop[0].vlr3.IN1
P4[1] => loop[1].vlr3.IN1
P4[2] => loop[2].vlr3.IN1
P4[3] => loop[3].vlr3.IN1
P4[4] => loop[4].vlr3.IN1
P4[5] => loop[5].vlr3.IN1
P4[6] => loop[6].vlr3.IN1
P4[7] => loop[7].vlr3.IN1
P4[8] => loop[8].vlr3.IN1
P4[9] => loop[9].vlr3.IN1
P4[10] => loop[10].vlr3.IN1
P4[11] => loop[11].vlr3.IN1
P4[12] => loop[12].vlr3.IN1
P4[13] => loop[13].vlr3.IN1
P4[14] => loop[14].vlr3.IN1
P4[15] => loop[15].vlr3.IN1
P5[0] => loop[0].vlr4.IN1
P5[1] => loop[1].vlr4.IN1
P5[2] => loop[2].vlr4.IN1
P5[3] => loop[3].vlr4.IN1
P5[4] => loop[4].vlr4.IN1
P5[5] => loop[5].vlr4.IN1
P5[6] => loop[6].vlr4.IN1
P5[7] => loop[7].vlr4.IN1
P5[8] => loop[8].vlr4.IN1
P5[9] => loop[9].vlr4.IN1
P5[10] => loop[10].vlr4.IN1
P5[11] => loop[11].vlr4.IN1
P5[12] => loop[12].vlr4.IN1
P5[13] => loop[13].vlr4.IN1
P5[14] => loop[14].vlr4.IN1
P5[15] => loop[15].vlr4.IN1
P6[0] => loop[0].vlr5.IN1
P6[1] => loop[1].vlr5.IN1
P6[2] => loop[2].vlr5.IN1
P6[3] => loop[3].vlr5.IN1
P6[4] => loop[4].vlr5.IN1
P6[5] => loop[5].vlr5.IN1
P6[6] => loop[6].vlr5.IN1
P6[7] => loop[7].vlr5.IN1
P6[8] => loop[8].vlr5.IN1
P6[9] => loop[9].vlr5.IN1
P6[10] => loop[10].vlr5.IN1
P6[11] => loop[11].vlr5.IN1
P6[12] => loop[12].vlr5.IN1
P6[13] => loop[13].vlr5.IN1
P6[14] => loop[14].vlr5.IN1
P6[15] => loop[15].vlr5.IN1
P7[0] => loop[0].vlr6.IN1
P7[1] => loop[1].vlr6.IN1
P7[2] => loop[2].vlr6.IN1
P7[3] => loop[3].vlr6.IN1
P7[4] => loop[4].vlr6.IN1
P7[5] => loop[5].vlr6.IN1
P7[6] => loop[6].vlr6.IN1
P7[7] => loop[7].vlr6.IN1
P7[8] => loop[8].vlr6.IN1
P7[9] => loop[9].vlr6.IN1
P7[10] => loop[10].vlr6.IN1
P7[11] => loop[11].vlr6.IN1
P7[12] => loop[12].vlr6.IN1
P7[13] => loop[13].vlr6.IN1
P7[14] => loop[14].vlr6.IN1
P7[15] => loop[15].vlr6.IN1
P8[0] => loop[0].vlr7.IN1
P8[1] => loop[1].vlr7.IN1
P8[2] => loop[2].vlr7.IN1
P8[3] => loop[3].vlr7.IN1
P8[4] => loop[4].vlr7.IN1
P8[5] => loop[5].vlr7.IN1
P8[6] => loop[6].vlr7.IN1
P8[7] => loop[7].vlr7.IN1
P8[8] => loop[8].vlr7.IN1
P8[9] => loop[9].vlr7.IN1
P8[10] => loop[10].vlr7.IN1
P8[11] => loop[11].vlr7.IN1
P8[12] => loop[12].vlr7.IN1
P8[13] => loop[13].vlr7.IN1
P8[14] => loop[14].vlr7.IN1
P8[15] => loop[15].vlr7.IN1


|main|Multiplicador:U_MULT|ControleMultiplicacao:control
Finalizado <= And_Finalizado.DB_MAX_OUTPUT_PORT_TYPE
ativCont <= Or_ativCont.DB_MAX_OUTPUT_PORT_TYPE
limpaCont <= FlipFlopD:Iniciar.s
acumula <= Or_acumula.DB_MAX_OUTPUT_PORT_TYPE
Clk => Clk.IN1
Rst => Rst.IN1
Start => u_T1_Ligar.IN1
contador[0] => And0_fim.IN0
contador[1] => And0_fim.IN1
contador[2] => And0_fim.IN2


|main|Multiplicador:U_MULT|ControleMultiplicacao:control|FlipFlopD:Iniciar
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|SomComp16Bits:soma
S[0] <= SomComp8bits:parte1.S
S[1] <= SomComp8bits:parte1.S
S[2] <= SomComp8bits:parte1.S
S[3] <= SomComp8bits:parte1.S
S[4] <= SomComp8bits:parte1.S
S[5] <= SomComp8bits:parte1.S
S[6] <= SomComp8bits:parte1.S
S[7] <= SomComp8bits:parte1.S
S[8] <= SomComp8bits:parte2.S
S[9] <= SomComp8bits:parte2.S
S[10] <= SomComp8bits:parte2.S
S[11] <= SomComp8bits:parte2.S
S[12] <= SomComp8bits:parte2.S
S[13] <= SomComp8bits:parte2.S
S[14] <= SomComp8bits:parte2.S
S[15] <= SomComp8bits:parte2.S
Cout <= SomComp8bits:parte2.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte1
S[0] <= SomComp1bit:U0.port0
S[1] <= SomComp1bit:U1.port0
S[2] <= SomComp1bit:U2.port0
S[3] <= SomComp1bit:U3.port0
S[4] <= SomComp1bit:U4.port0
S[5] <= SomComp1bit:U5.port0
S[6] <= SomComp1bit:U6.port0
S[7] <= SomComp1bit:U7.port0
Cout <= SomComp1bit:U7.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
Cin => Cin.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte1|SomComp1bit:U0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte1|SomComp1bit:U1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte1|SomComp1bit:U2
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte1|SomComp1bit:U3
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte1|SomComp1bit:U4
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte1|SomComp1bit:U5
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte1|SomComp1bit:U6
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte1|SomComp1bit:U7
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte2
S[0] <= SomComp1bit:U0.port0
S[1] <= SomComp1bit:U1.port0
S[2] <= SomComp1bit:U2.port0
S[3] <= SomComp1bit:U3.port0
S[4] <= SomComp1bit:U4.port0
S[5] <= SomComp1bit:U5.port0
S[6] <= SomComp1bit:U6.port0
S[7] <= SomComp1bit:U7.port0
Cout <= SomComp1bit:U7.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
Cin => Cin.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte2|SomComp1bit:U0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte2|SomComp1bit:U1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte2|SomComp1bit:U2
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte2|SomComp1bit:U3
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte2|SomComp1bit:U4
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte2|SomComp1bit:U5
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte2|SomComp1bit:U6
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|SomComp16Bits:soma|SomComp8bits:parte2|SomComp1bit:U7
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|Multiplicador:U_MULT|Registrador8Bits:Reg0
saida[0] <= FlipFlopD:ff0.s
saida[1] <= FlipFlopD:ff1.s
saida[2] <= FlipFlopD:ff2.s
saida[3] <= FlipFlopD:ff3.s
saida[4] <= FlipFlopD:ff4.s
saida[5] <= FlipFlopD:ff5.s
saida[6] <= FlipFlopD:ff6.s
saida[7] <= FlipFlopD:ff7.s
clock => clock.IN8
reset => reset.IN8
entrada[0] => entrada[0].IN1
entrada[1] => entrada[1].IN1
entrada[2] => entrada[2].IN1
entrada[3] => entrada[3].IN1
entrada[4] => entrada[4].IN1
entrada[5] => entrada[5].IN1
entrada[6] => entrada[6].IN1
entrada[7] => entrada[7].IN1


|main|Multiplicador:U_MULT|Registrador8Bits:Reg0|FlipFlopD:ff0
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg0|FlipFlopD:ff1
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg0|FlipFlopD:ff2
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg0|FlipFlopD:ff3
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg0|FlipFlopD:ff4
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg0|FlipFlopD:ff5
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg0|FlipFlopD:ff6
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg0|FlipFlopD:ff7
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg1
saida[0] <= FlipFlopD:ff0.s
saida[1] <= FlipFlopD:ff1.s
saida[2] <= FlipFlopD:ff2.s
saida[3] <= FlipFlopD:ff3.s
saida[4] <= FlipFlopD:ff4.s
saida[5] <= FlipFlopD:ff5.s
saida[6] <= FlipFlopD:ff6.s
saida[7] <= FlipFlopD:ff7.s
clock => clock.IN8
reset => reset.IN8
entrada[0] => entrada[0].IN1
entrada[1] => entrada[1].IN1
entrada[2] => entrada[2].IN1
entrada[3] => entrada[3].IN1
entrada[4] => entrada[4].IN1
entrada[5] => entrada[5].IN1
entrada[6] => entrada[6].IN1
entrada[7] => entrada[7].IN1


|main|Multiplicador:U_MULT|Registrador8Bits:Reg1|FlipFlopD:ff0
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg1|FlipFlopD:ff1
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg1|FlipFlopD:ff2
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg1|FlipFlopD:ff3
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg1|FlipFlopD:ff4
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg1|FlipFlopD:ff5
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg1|FlipFlopD:ff6
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|Registrador8Bits:Reg1|FlipFlopD:ff7
s <= s~reg0.DB_MAX_OUTPUT_PORT_TYPE
a => s~reg0.DATAIN
clk => s~reg0.CLK
reset => s~reg0.ACLR


|main|Multiplicador:U_MULT|ControleReg8Bits:controle0
S[0] <= ControleFFD:bit0.S
S[1] <= ControleFFD:bit1.S
S[2] <= ControleFFD:bit2.S
S[3] <= ControleFFD:bit3.S
S[4] <= ControleFFD:bit4.S
S[5] <= ControleFFD:bit5.S
S[6] <= ControleFFD:bit6.S
S[7] <= ControleFFD:bit7.S
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
SFF[0] => SFF[0].IN1
SFF[1] => SFF[1].IN1
SFF[2] => SFF[2].IN1
SFF[3] => SFF[3].IN1
SFF[4] => SFF[4].IN1
SFF[5] => SFF[5].IN1
SFF[6] => SFF[6].IN1
SFF[7] => SFF[7].IN1
Op => Op.IN8


|main|Multiplicador:U_MULT|ControleReg8Bits:controle0|ControleFFD:bit0
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle0|ControleFFD:bit1
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle0|ControleFFD:bit2
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle0|ControleFFD:bit3
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle0|ControleFFD:bit4
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle0|ControleFFD:bit5
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle0|ControleFFD:bit6
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle0|ControleFFD:bit7
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle1
S[0] <= ControleFFD:bit0.S
S[1] <= ControleFFD:bit1.S
S[2] <= ControleFFD:bit2.S
S[3] <= ControleFFD:bit3.S
S[4] <= ControleFFD:bit4.S
S[5] <= ControleFFD:bit5.S
S[6] <= ControleFFD:bit6.S
S[7] <= ControleFFD:bit7.S
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
SFF[0] => SFF[0].IN1
SFF[1] => SFF[1].IN1
SFF[2] => SFF[2].IN1
SFF[3] => SFF[3].IN1
SFF[4] => SFF[4].IN1
SFF[5] => SFF[5].IN1
SFF[6] => SFF[6].IN1
SFF[7] => SFF[7].IN1
Op => Op.IN8


|main|Multiplicador:U_MULT|ControleReg8Bits:controle1|ControleFFD:bit0
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle1|ControleFFD:bit1
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle1|ControleFFD:bit2
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle1|ControleFFD:bit3
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle1|ControleFFD:bit4
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle1|ControleFFD:bit5
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle1|ControleFFD:bit6
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Multiplicador:U_MULT|ControleReg8Bits:controle1|ControleFFD:bit7
S <= or0.DB_MAX_OUTPUT_PORT_TYPE
A => and0.IN0
SFF => and1.IN0
Op => and1.IN1
Op => and0.IN1


|main|Divisor:U_DIV
S[0] <= B7.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= B6.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= B5.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= B4.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= B3.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= B2.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= B1.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= B0.DB_MAX_OUTPUT_PORT_TYPE
Resto[0] <= MUX8para8:Decisao7.S
Resto[1] <= MUX8para8:Decisao7.S
Resto[2] <= MUX8para8:Decisao7.S
Resto[3] <= MUX8para8:Decisao7.S
Resto[4] <= MUX8para8:Decisao7.S
Resto[5] <= MUX8para8:Decisao7.S
Resto[6] <= MUX8para8:Decisao7.S
Resto[7] <= MUX8para8:Decisao7.S
Div0 <= comb.DB_MAX_OUTPUT_PORT_TYPE
A[0] => A[0].IN2
A[1] => A[1].IN2
A[2] => A[2].IN2
A[3] => A[3].IN2
A[4] => A[4].IN2
A[5] => A[5].IN2
A[6] => A[6].IN2
A[7] => A[7].IN2
B[0] => B[0].IN8
B[1] => B[1].IN8
B[2] => B[2].IN8
B[3] => B[3].IN8
B[4] => B[4].IN8
B[5] => B[5].IN8
B[6] => B[6].IN8
B[7] => B[7].IN8


|main|Divisor:U_DIV|SubComp8bits:sub0
S[0] <= SubComp1bit:U0.port0
S[1] <= SubComp1bit:U1.port0
S[2] <= SubComp1bit:U2.port0
S[3] <= SubComp1bit:U3.port0
S[4] <= SubComp1bit:U4.port0
S[5] <= SubComp1bit:U5.port0
S[6] <= SubComp1bit:U6.port0
S[7] <= SubComp1bit:U7.port0
Bout <= SubComp1bit:U7.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
Bin => Bin.IN1


|main|Divisor:U_DIV|SubComp8bits:sub0|SubComp1bit:U0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub0|SubComp1bit:U1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub0|SubComp1bit:U2
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub0|SubComp1bit:U3
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub0|SubComp1bit:U4
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub0|SubComp1bit:U5
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub0|SubComp1bit:U6
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub0|SubComp1bit:U7
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao0
S[0] <= Mux1por1:mux_bit0.S
S[1] <= Mux1por1:mux_bit1.S
S[2] <= Mux1por1:mux_bit2.S
S[3] <= Mux1por1:mux_bit3.S
S[4] <= Mux1por1:mux_bit4.S
S[5] <= Mux1por1:mux_bit5.S
S[6] <= Mux1por1:mux_bit6.S
S[7] <= Mux1por1:mux_bit7.S
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
SLCT => SLCT.IN8


|main|Divisor:U_DIV|MUX8para8:Decisao0|Mux1por1:mux_bit0
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao0|Mux1por1:mux_bit1
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao0|Mux1por1:mux_bit2
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao0|Mux1por1:mux_bit3
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao0|Mux1por1:mux_bit4
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao0|Mux1por1:mux_bit5
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao0|Mux1por1:mux_bit6
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao0|Mux1por1:mux_bit7
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|SubComp8bits:sub1
S[0] <= SubComp1bit:U0.port0
S[1] <= SubComp1bit:U1.port0
S[2] <= SubComp1bit:U2.port0
S[3] <= SubComp1bit:U3.port0
S[4] <= SubComp1bit:U4.port0
S[5] <= SubComp1bit:U5.port0
S[6] <= SubComp1bit:U6.port0
S[7] <= SubComp1bit:U7.port0
Bout <= SubComp1bit:U7.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
Bin => Bin.IN1


|main|Divisor:U_DIV|SubComp8bits:sub1|SubComp1bit:U0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub1|SubComp1bit:U1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub1|SubComp1bit:U2
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub1|SubComp1bit:U3
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub1|SubComp1bit:U4
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub1|SubComp1bit:U5
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub1|SubComp1bit:U6
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub1|SubComp1bit:U7
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao1
S[0] <= Mux1por1:mux_bit0.S
S[1] <= Mux1por1:mux_bit1.S
S[2] <= Mux1por1:mux_bit2.S
S[3] <= Mux1por1:mux_bit3.S
S[4] <= Mux1por1:mux_bit4.S
S[5] <= Mux1por1:mux_bit5.S
S[6] <= Mux1por1:mux_bit6.S
S[7] <= Mux1por1:mux_bit7.S
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
SLCT => SLCT.IN8


|main|Divisor:U_DIV|MUX8para8:Decisao1|Mux1por1:mux_bit0
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao1|Mux1por1:mux_bit1
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao1|Mux1por1:mux_bit2
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao1|Mux1por1:mux_bit3
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao1|Mux1por1:mux_bit4
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao1|Mux1por1:mux_bit5
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao1|Mux1por1:mux_bit6
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao1|Mux1por1:mux_bit7
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|SubComp8bits:sub2
S[0] <= SubComp1bit:U0.port0
S[1] <= SubComp1bit:U1.port0
S[2] <= SubComp1bit:U2.port0
S[3] <= SubComp1bit:U3.port0
S[4] <= SubComp1bit:U4.port0
S[5] <= SubComp1bit:U5.port0
S[6] <= SubComp1bit:U6.port0
S[7] <= SubComp1bit:U7.port0
Bout <= SubComp1bit:U7.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
Bin => Bin.IN1


|main|Divisor:U_DIV|SubComp8bits:sub2|SubComp1bit:U0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub2|SubComp1bit:U1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub2|SubComp1bit:U2
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub2|SubComp1bit:U3
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub2|SubComp1bit:U4
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub2|SubComp1bit:U5
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub2|SubComp1bit:U6
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub2|SubComp1bit:U7
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao2
S[0] <= Mux1por1:mux_bit0.S
S[1] <= Mux1por1:mux_bit1.S
S[2] <= Mux1por1:mux_bit2.S
S[3] <= Mux1por1:mux_bit3.S
S[4] <= Mux1por1:mux_bit4.S
S[5] <= Mux1por1:mux_bit5.S
S[6] <= Mux1por1:mux_bit6.S
S[7] <= Mux1por1:mux_bit7.S
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
SLCT => SLCT.IN8


|main|Divisor:U_DIV|MUX8para8:Decisao2|Mux1por1:mux_bit0
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao2|Mux1por1:mux_bit1
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao2|Mux1por1:mux_bit2
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao2|Mux1por1:mux_bit3
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao2|Mux1por1:mux_bit4
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao2|Mux1por1:mux_bit5
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao2|Mux1por1:mux_bit6
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao2|Mux1por1:mux_bit7
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|SubComp8bits:sub3
S[0] <= SubComp1bit:U0.port0
S[1] <= SubComp1bit:U1.port0
S[2] <= SubComp1bit:U2.port0
S[3] <= SubComp1bit:U3.port0
S[4] <= SubComp1bit:U4.port0
S[5] <= SubComp1bit:U5.port0
S[6] <= SubComp1bit:U6.port0
S[7] <= SubComp1bit:U7.port0
Bout <= SubComp1bit:U7.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
Bin => Bin.IN1


|main|Divisor:U_DIV|SubComp8bits:sub3|SubComp1bit:U0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub3|SubComp1bit:U1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub3|SubComp1bit:U2
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub3|SubComp1bit:U3
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub3|SubComp1bit:U4
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub3|SubComp1bit:U5
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub3|SubComp1bit:U6
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub3|SubComp1bit:U7
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao3
S[0] <= Mux1por1:mux_bit0.S
S[1] <= Mux1por1:mux_bit1.S
S[2] <= Mux1por1:mux_bit2.S
S[3] <= Mux1por1:mux_bit3.S
S[4] <= Mux1por1:mux_bit4.S
S[5] <= Mux1por1:mux_bit5.S
S[6] <= Mux1por1:mux_bit6.S
S[7] <= Mux1por1:mux_bit7.S
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
SLCT => SLCT.IN8


|main|Divisor:U_DIV|MUX8para8:Decisao3|Mux1por1:mux_bit0
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao3|Mux1por1:mux_bit1
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao3|Mux1por1:mux_bit2
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao3|Mux1por1:mux_bit3
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao3|Mux1por1:mux_bit4
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao3|Mux1por1:mux_bit5
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao3|Mux1por1:mux_bit6
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao3|Mux1por1:mux_bit7
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|SubComp8bits:sub4
S[0] <= SubComp1bit:U0.port0
S[1] <= SubComp1bit:U1.port0
S[2] <= SubComp1bit:U2.port0
S[3] <= SubComp1bit:U3.port0
S[4] <= SubComp1bit:U4.port0
S[5] <= SubComp1bit:U5.port0
S[6] <= SubComp1bit:U6.port0
S[7] <= SubComp1bit:U7.port0
Bout <= SubComp1bit:U7.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
Bin => Bin.IN1


|main|Divisor:U_DIV|SubComp8bits:sub4|SubComp1bit:U0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub4|SubComp1bit:U1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub4|SubComp1bit:U2
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub4|SubComp1bit:U3
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub4|SubComp1bit:U4
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub4|SubComp1bit:U5
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub4|SubComp1bit:U6
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub4|SubComp1bit:U7
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao4
S[0] <= Mux1por1:mux_bit0.S
S[1] <= Mux1por1:mux_bit1.S
S[2] <= Mux1por1:mux_bit2.S
S[3] <= Mux1por1:mux_bit3.S
S[4] <= Mux1por1:mux_bit4.S
S[5] <= Mux1por1:mux_bit5.S
S[6] <= Mux1por1:mux_bit6.S
S[7] <= Mux1por1:mux_bit7.S
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
SLCT => SLCT.IN8


|main|Divisor:U_DIV|MUX8para8:Decisao4|Mux1por1:mux_bit0
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao4|Mux1por1:mux_bit1
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao4|Mux1por1:mux_bit2
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao4|Mux1por1:mux_bit3
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao4|Mux1por1:mux_bit4
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao4|Mux1por1:mux_bit5
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao4|Mux1por1:mux_bit6
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao4|Mux1por1:mux_bit7
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|SubComp8bits:sub5
S[0] <= SubComp1bit:U0.port0
S[1] <= SubComp1bit:U1.port0
S[2] <= SubComp1bit:U2.port0
S[3] <= SubComp1bit:U3.port0
S[4] <= SubComp1bit:U4.port0
S[5] <= SubComp1bit:U5.port0
S[6] <= SubComp1bit:U6.port0
S[7] <= SubComp1bit:U7.port0
Bout <= SubComp1bit:U7.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
Bin => Bin.IN1


|main|Divisor:U_DIV|SubComp8bits:sub5|SubComp1bit:U0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub5|SubComp1bit:U1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub5|SubComp1bit:U2
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub5|SubComp1bit:U3
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub5|SubComp1bit:U4
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub5|SubComp1bit:U5
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub5|SubComp1bit:U6
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub5|SubComp1bit:U7
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao5
S[0] <= Mux1por1:mux_bit0.S
S[1] <= Mux1por1:mux_bit1.S
S[2] <= Mux1por1:mux_bit2.S
S[3] <= Mux1por1:mux_bit3.S
S[4] <= Mux1por1:mux_bit4.S
S[5] <= Mux1por1:mux_bit5.S
S[6] <= Mux1por1:mux_bit6.S
S[7] <= Mux1por1:mux_bit7.S
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
SLCT => SLCT.IN8


|main|Divisor:U_DIV|MUX8para8:Decisao5|Mux1por1:mux_bit0
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao5|Mux1por1:mux_bit1
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao5|Mux1por1:mux_bit2
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao5|Mux1por1:mux_bit3
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao5|Mux1por1:mux_bit4
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao5|Mux1por1:mux_bit5
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao5|Mux1por1:mux_bit6
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao5|Mux1por1:mux_bit7
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|SubComp8bits:sub6
S[0] <= SubComp1bit:U0.port0
S[1] <= SubComp1bit:U1.port0
S[2] <= SubComp1bit:U2.port0
S[3] <= SubComp1bit:U3.port0
S[4] <= SubComp1bit:U4.port0
S[5] <= SubComp1bit:U5.port0
S[6] <= SubComp1bit:U6.port0
S[7] <= SubComp1bit:U7.port0
Bout <= SubComp1bit:U7.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
Bin => Bin.IN1


|main|Divisor:U_DIV|SubComp8bits:sub6|SubComp1bit:U0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub6|SubComp1bit:U1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub6|SubComp1bit:U2
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub6|SubComp1bit:U3
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub6|SubComp1bit:U4
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub6|SubComp1bit:U5
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub6|SubComp1bit:U6
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub6|SubComp1bit:U7
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao6
S[0] <= Mux1por1:mux_bit0.S
S[1] <= Mux1por1:mux_bit1.S
S[2] <= Mux1por1:mux_bit2.S
S[3] <= Mux1por1:mux_bit3.S
S[4] <= Mux1por1:mux_bit4.S
S[5] <= Mux1por1:mux_bit5.S
S[6] <= Mux1por1:mux_bit6.S
S[7] <= Mux1por1:mux_bit7.S
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
SLCT => SLCT.IN8


|main|Divisor:U_DIV|MUX8para8:Decisao6|Mux1por1:mux_bit0
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao6|Mux1por1:mux_bit1
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao6|Mux1por1:mux_bit2
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao6|Mux1por1:mux_bit3
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao6|Mux1por1:mux_bit4
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao6|Mux1por1:mux_bit5
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao6|Mux1por1:mux_bit6
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao6|Mux1por1:mux_bit7
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|SubComp8bits:sub7
S[0] <= SubComp1bit:U0.port0
S[1] <= SubComp1bit:U1.port0
S[2] <= SubComp1bit:U2.port0
S[3] <= SubComp1bit:U3.port0
S[4] <= SubComp1bit:U4.port0
S[5] <= SubComp1bit:U5.port0
S[6] <= SubComp1bit:U6.port0
S[7] <= SubComp1bit:U7.port0
Bout <= SubComp1bit:U7.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
Bin => Bin.IN1


|main|Divisor:U_DIV|SubComp8bits:sub7|SubComp1bit:U0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub7|SubComp1bit:U1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub7|SubComp1bit:U2
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub7|SubComp1bit:U3
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub7|SubComp1bit:U4
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub7|SubComp1bit:U5
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub7|SubComp1bit:U6
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|SubComp8bits:sub7|SubComp1bit:U7
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Bout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Bin => Xor0.IN2
Bin => Or0.IN1
Bin => And1.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao7
S[0] <= Mux1por1:mux_bit0.S
S[1] <= Mux1por1:mux_bit1.S
S[2] <= Mux1por1:mux_bit2.S
S[3] <= Mux1por1:mux_bit3.S
S[4] <= Mux1por1:mux_bit4.S
S[5] <= Mux1por1:mux_bit5.S
S[6] <= Mux1por1:mux_bit6.S
S[7] <= Mux1por1:mux_bit7.S
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
SLCT => SLCT.IN8


|main|Divisor:U_DIV|MUX8para8:Decisao7|Mux1por1:mux_bit0
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao7|Mux1por1:mux_bit1
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao7|Mux1por1:mux_bit2
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao7|Mux1por1:mux_bit3
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao7|Mux1por1:mux_bit4
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao7|Mux1por1:mux_bit5
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao7|Mux1por1:mux_bit6
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|Divisor:U_DIV|MUX8para8:Decisao7|Mux1por1:mux_bit7
S <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => T0.IN0
B => T1.IN0
Op => T1.IN1
Op => T0.IN1


|main|MUX_8bit_8para1:U_ALU_MUX
Y[0] <= MUX_1bit_8para1:m0.port0
Y[1] <= MUX_1bit_8para1:m1.port0
Y[2] <= MUX_1bit_8para1:m2.port0
Y[3] <= MUX_1bit_8para1:m3.port0
Y[4] <= MUX_1bit_8para1:m4.port0
Y[5] <= MUX_1bit_8para1:m5.port0
Y[6] <= MUX_1bit_8para1:m6.port0
Y[7] <= MUX_1bit_8para1:m7.port0
S[0] => S[0].IN8
S[1] => S[1].IN8
S[2] => S[2].IN8
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I4[0] => I4[0].IN1
I4[1] => I4[1].IN1
I4[2] => I4[2].IN1
I4[3] => I4[3].IN1
I4[4] => I4[4].IN1
I4[5] => I4[5].IN1
I4[6] => I4[6].IN1
I4[7] => I4[7].IN1
I5[0] => I5[0].IN1
I5[1] => I5[1].IN1
I5[2] => I5[2].IN1
I5[3] => I5[3].IN1
I5[4] => I5[4].IN1
I5[5] => I5[5].IN1
I5[6] => I5[6].IN1
I5[7] => I5[7].IN1
I6[0] => I6[0].IN1
I6[1] => I6[1].IN1
I6[2] => I6[2].IN1
I6[3] => I6[3].IN1
I6[4] => I6[4].IN1
I6[5] => I6[5].IN1
I6[6] => I6[6].IN1
I6[7] => I6[7].IN1
I7[0] => I7[0].IN1
I7[1] => I7[1].IN1
I7[2] => I7[2].IN1
I7[3] => I7[3].IN1
I7[4] => I7[4].IN1
I7[5] => I7[5].IN1
I7[6] => I7[6].IN1
I7[7] => I7[7].IN1


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m0
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m0|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m1
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m1|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m2
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m2|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m3
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m3|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m4
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m4|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m5
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m5|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m6
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m6|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m7
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_8bit_8para1:U_ALU_MUX|MUX_1bit_8para1:m7|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux
Y[0] <= MUX_1bit_8para1:m0.port0
Y[1] <= MUX_1bit_8para1:m1.port0
Y[2] <= MUX_1bit_8para1:m2.port0
Y[3] <= MUX_1bit_8para1:m3.port0
Y[4] <= MUX_1bit_8para1:m4.port0
Y[5] <= MUX_1bit_8para1:m5.port0
Y[6] <= MUX_1bit_8para1:m6.port0
Y[7] <= MUX_1bit_8para1:m7.port0
Y[8] <= MUX_1bit_8para1:m8.port0
Y[9] <= MUX_1bit_8para1:m9.port0
Y[10] <= MUX_1bit_8para1:m10.port0
Y[11] <= MUX_1bit_8para1:m11.port0
Y[12] <= MUX_1bit_8para1:m12.port0
Y[13] <= MUX_1bit_8para1:m13.port0
Y[14] <= MUX_1bit_8para1:m14.port0
Y[15] <= MUX_1bit_8para1:m15.port0
S[0] => S[0].IN16
S[1] => S[1].IN16
S[2] => S[2].IN16
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I4[0] => I4[0].IN1
I4[1] => I4[1].IN1
I4[2] => I4[2].IN1
I4[3] => I4[3].IN1
I4[4] => I4[4].IN1
I4[5] => I4[5].IN1
I4[6] => I4[6].IN1
I4[7] => I4[7].IN1
I4[8] => I4[8].IN1
I4[9] => I4[9].IN1
I4[10] => I4[10].IN1
I4[11] => I4[11].IN1
I4[12] => I4[12].IN1
I4[13] => I4[13].IN1
I4[14] => I4[14].IN1
I4[15] => I4[15].IN1
I5[0] => I5[0].IN1
I5[1] => I5[1].IN1
I5[2] => I5[2].IN1
I5[3] => I5[3].IN1
I5[4] => I5[4].IN1
I5[5] => I5[5].IN1
I5[6] => I5[6].IN1
I5[7] => I5[7].IN1
I5[8] => I5[8].IN1
I5[9] => I5[9].IN1
I5[10] => I5[10].IN1
I5[11] => I5[11].IN1
I5[12] => I5[12].IN1
I5[13] => I5[13].IN1
I5[14] => I5[14].IN1
I5[15] => I5[15].IN1
I6[0] => I6[0].IN1
I6[1] => I6[1].IN1
I6[2] => I6[2].IN1
I6[3] => I6[3].IN1
I6[4] => I6[4].IN1
I6[5] => I6[5].IN1
I6[6] => I6[6].IN1
I6[7] => I6[7].IN1
I6[8] => I6[8].IN1
I6[9] => I6[9].IN1
I6[10] => I6[10].IN1
I6[11] => I6[11].IN1
I6[12] => I6[12].IN1
I6[13] => I6[13].IN1
I6[14] => I6[14].IN1
I6[15] => I6[15].IN1
I7[0] => I7[0].IN1
I7[1] => I7[1].IN1
I7[2] => I7[2].IN1
I7[3] => I7[3].IN1
I7[4] => I7[4].IN1
I7[5] => I7[5].IN1
I7[6] => I7[6].IN1
I7[7] => I7[7].IN1
I7[8] => I7[8].IN1
I7[9] => I7[9].IN1
I7[10] => I7[10].IN1
I7[11] => I7[11].IN1
I7[12] => I7[12].IN1
I7[13] => I7[13].IN1
I7[14] => I7[14].IN1
I7[15] => I7[15].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m0
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m0|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m1
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m1|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m2
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m2|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m3
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m3|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m4
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m4|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m5
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m5|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m6
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m6|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m7
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m7|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m8
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m8|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m9
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m9|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m10
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m10|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m11
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m11|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m12
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m12|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m13
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m13|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m14
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m14|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m15
Y <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => w[0].IN1
I[1] => w[1].IN1
I[2] => w[2].IN1
I[3] => w[3].IN1
I[4] => w[4].IN1
I[5] => w[5].IN1
I[6] => w[6].IN1
I[7] => w[7].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => S[2].IN1


|main|MUX_16bit_8para1:U_Final_Mux|MUX_1bit_8para1:m15|Decoder_3para8:U_Dec
Y[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
S[0] => WideAnd1.IN0
S[0] => WideAnd3.IN0
S[0] => WideAnd5.IN0
S[0] => WideAnd7.IN0
S[0] => WideAnd0.IN0
S[0] => WideAnd2.IN0
S[0] => WideAnd4.IN0
S[0] => WideAnd6.IN0
S[1] => WideAnd2.IN1
S[1] => WideAnd3.IN1
S[1] => WideAnd6.IN1
S[1] => WideAnd7.IN1
S[1] => WideAnd0.IN1
S[1] => WideAnd1.IN1
S[1] => WideAnd4.IN1
S[1] => WideAnd5.IN1
S[2] => WideAnd4.IN2
S[2] => WideAnd5.IN2
S[2] => WideAnd6.IN2
S[2] => WideAnd7.IN2
S[2] => WideAnd0.IN2
S[2] => WideAnd1.IN2
S[2] => WideAnd2.IN2
S[2] => WideAnd3.IN2


|main|MUX_8bit_4para1:U_Disp_Mux
Y[0] <= MUX_8bit_2para1:MuxFinal.port0
Y[1] <= MUX_8bit_2para1:MuxFinal.port0
Y[2] <= MUX_8bit_2para1:MuxFinal.port0
Y[3] <= MUX_8bit_2para1:MuxFinal.port0
Y[4] <= MUX_8bit_2para1:MuxFinal.port0
Y[5] <= MUX_8bit_2para1:MuxFinal.port0
Y[6] <= MUX_8bit_2para1:MuxFinal.port0
Y[7] <= MUX_8bit_2para1:MuxFinal.port0
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
S[0] => S[0].IN2
S[1] => S[1].IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux01
Y[0] <= MUX_1bit_2para1:m0.port0
Y[1] <= MUX_1bit_2para1:m1.port0
Y[2] <= MUX_1bit_2para1:m2.port0
Y[3] <= MUX_1bit_2para1:m3.port0
Y[4] <= MUX_1bit_2para1:m4.port0
Y[5] <= MUX_1bit_2para1:m5.port0
Y[6] <= MUX_1bit_2para1:m6.port0
Y[7] <= MUX_1bit_2para1:m7.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
S => S.IN8


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux01|MUX_1bit_2para1:m0
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux01|MUX_1bit_2para1:m1
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux01|MUX_1bit_2para1:m2
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux01|MUX_1bit_2para1:m3
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux01|MUX_1bit_2para1:m4
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux01|MUX_1bit_2para1:m5
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux01|MUX_1bit_2para1:m6
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux01|MUX_1bit_2para1:m7
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux23
Y[0] <= MUX_1bit_2para1:m0.port0
Y[1] <= MUX_1bit_2para1:m1.port0
Y[2] <= MUX_1bit_2para1:m2.port0
Y[3] <= MUX_1bit_2para1:m3.port0
Y[4] <= MUX_1bit_2para1:m4.port0
Y[5] <= MUX_1bit_2para1:m5.port0
Y[6] <= MUX_1bit_2para1:m6.port0
Y[7] <= MUX_1bit_2para1:m7.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
S => S.IN8


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux23|MUX_1bit_2para1:m0
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux23|MUX_1bit_2para1:m1
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux23|MUX_1bit_2para1:m2
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux23|MUX_1bit_2para1:m3
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux23|MUX_1bit_2para1:m4
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux23|MUX_1bit_2para1:m5
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux23|MUX_1bit_2para1:m6
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:Mux23|MUX_1bit_2para1:m7
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:MuxFinal
Y[0] <= MUX_1bit_2para1:m0.port0
Y[1] <= MUX_1bit_2para1:m1.port0
Y[2] <= MUX_1bit_2para1:m2.port0
Y[3] <= MUX_1bit_2para1:m3.port0
Y[4] <= MUX_1bit_2para1:m4.port0
Y[5] <= MUX_1bit_2para1:m5.port0
Y[6] <= MUX_1bit_2para1:m6.port0
Y[7] <= MUX_1bit_2para1:m7.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
S => S.IN8


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:MuxFinal|MUX_1bit_2para1:m0
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:MuxFinal|MUX_1bit_2para1:m1
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:MuxFinal|MUX_1bit_2para1:m2
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:MuxFinal|MUX_1bit_2para1:m3
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:MuxFinal|MUX_1bit_2para1:m4
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:MuxFinal|MUX_1bit_2para1:m5
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:MuxFinal|MUX_1bit_2para1:m6
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_8bit_4para1:U_Disp_Mux|MUX_8bit_2para1:MuxFinal|MUX_1bit_2para1:m7
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|mux_octal_hex:U_OctHex
BIN[0] => BIN[0].IN2
BIN[1] => BIN[1].IN2
BIN[2] => BIN[2].IN2
BIN[3] => BIN[3].IN2
BIN[4] => BIN[4].IN2
BIN[5] => BIN[5].IN2
BIN[6] => BIN[6].IN2
BIN[7] => BIN[7].IN2
sel => andA1.IN1
sel => andA3.IN1
sel => andB1.IN1
sel => andB3.IN1
sel => andC1.IN1
sel => andC3.IN1
sel => andD1.IN1
sel => andD3.IN1
sel => andE1.IN1
sel => andE3.IN1
sel => andF1.IN1
sel => andF3.IN1
sel => andG1.IN1
sel => andG3.IN1
sel => andA0.IN1
sel => andA2.IN1
sel => andA4.IN1
sel => andB0.IN1
sel => andB2.IN1
sel => andB4.IN1
sel => andC0.IN1
sel => andC2.IN1
sel => andC4.IN1
sel => andD0.IN1
sel => andD2.IN1
sel => andD4.IN1
sel => andE0.IN1
sel => andE2.IN1
sel => andE4.IN1
sel => andF0.IN1
sel => andF2.IN1
sel => andF4.IN1
sel => andG0.IN1
sel => andG2.IN1
sel => andG4.IN1
A[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= andA4.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= andB4.DB_MAX_OUTPUT_PORT_TYPE
C[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= andC4.DB_MAX_OUTPUT_PORT_TYPE
D[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= andD4.DB_MAX_OUTPUT_PORT_TYPE
E[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
E[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
E[2] <= andE4.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= andF4.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= andG4.DB_MAX_OUTPUT_PORT_TYPE


|main|mux_octal_hex:U_OctHex|ConversorOctal:octal_conv
BIN[0] => WideAnd1.IN0
BIN[0] => WideAnd3.IN0
BIN[0] => WideAnd5.IN0
BIN[0] => WideAnd7.IN0
BIN[0] => WideAnd0.IN0
BIN[0] => WideAnd2.IN0
BIN[0] => WideAnd4.IN0
BIN[0] => WideAnd6.IN0
BIN[1] => WideAnd2.IN1
BIN[1] => WideAnd3.IN1
BIN[1] => WideAnd6.IN1
BIN[1] => WideAnd7.IN1
BIN[1] => WideAnd0.IN1
BIN[1] => WideAnd1.IN1
BIN[1] => WideAnd4.IN1
BIN[1] => WideAnd5.IN1
BIN[2] => WideAnd4.IN2
BIN[2] => WideAnd5.IN2
BIN[2] => WideAnd6.IN2
BIN[2] => WideAnd7.IN2
BIN[2] => WideAnd0.IN2
BIN[2] => WideAnd1.IN2
BIN[2] => WideAnd2.IN2
BIN[2] => WideAnd3.IN2
BIN[3] => WideAnd9.IN0
BIN[3] => WideAnd11.IN0
BIN[3] => WideAnd13.IN0
BIN[3] => WideAnd15.IN0
BIN[3] => WideAnd8.IN0
BIN[3] => WideAnd10.IN0
BIN[3] => WideAnd12.IN0
BIN[3] => WideAnd14.IN0
BIN[4] => WideAnd10.IN1
BIN[4] => WideAnd11.IN1
BIN[4] => WideAnd14.IN1
BIN[4] => WideAnd15.IN1
BIN[4] => WideAnd8.IN1
BIN[4] => WideAnd9.IN1
BIN[4] => WideAnd12.IN1
BIN[4] => WideAnd13.IN1
BIN[5] => WideAnd12.IN2
BIN[5] => WideAnd13.IN2
BIN[5] => WideAnd14.IN2
BIN[5] => WideAnd15.IN2
BIN[5] => WideAnd8.IN2
BIN[5] => WideAnd9.IN2
BIN[5] => WideAnd10.IN2
BIN[5] => WideAnd11.IN2
BIN[6] => WideAnd18.IN0
BIN[6] => WideAnd22.IN0
BIN[6] => WideAnd16.IN0
BIN[6] => WideAnd20.IN0
BIN[7] => WideAnd20.IN1
BIN[7] => WideAnd22.IN1
BIN[7] => WideAnd16.IN1
BIN[7] => WideAnd18.IN1
A[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
C[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= WideAnd22.DB_MAX_OUTPUT_PORT_TYPE
D[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
E[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
E[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
E[2] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE


|main|mux_octal_hex:U_OctHex|ConversorHexa:hex_conv
BIN[0] => WideAnd1.IN0
BIN[0] => WideAnd3.IN0
BIN[0] => WideAnd5.IN0
BIN[0] => WideAnd7.IN0
BIN[0] => WideAnd9.IN0
BIN[0] => WideAnd11.IN0
BIN[0] => WideAnd13.IN0
BIN[0] => WideAnd15.IN0
BIN[0] => WideAnd0.IN0
BIN[0] => WideAnd2.IN0
BIN[0] => WideAnd4.IN0
BIN[0] => WideAnd6.IN0
BIN[0] => WideAnd8.IN0
BIN[0] => WideAnd10.IN0
BIN[0] => WideAnd12.IN0
BIN[0] => WideAnd14.IN0
BIN[1] => WideAnd2.IN1
BIN[1] => WideAnd3.IN1
BIN[1] => WideAnd6.IN1
BIN[1] => WideAnd7.IN1
BIN[1] => WideAnd10.IN1
BIN[1] => WideAnd11.IN1
BIN[1] => WideAnd14.IN1
BIN[1] => WideAnd15.IN1
BIN[1] => WideAnd0.IN1
BIN[1] => WideAnd1.IN1
BIN[1] => WideAnd4.IN1
BIN[1] => WideAnd5.IN1
BIN[1] => WideAnd8.IN1
BIN[1] => WideAnd9.IN1
BIN[1] => WideAnd12.IN1
BIN[1] => WideAnd13.IN1
BIN[2] => WideAnd4.IN2
BIN[2] => WideAnd5.IN2
BIN[2] => WideAnd6.IN2
BIN[2] => WideAnd7.IN2
BIN[2] => WideAnd12.IN2
BIN[2] => WideAnd13.IN2
BIN[2] => WideAnd14.IN2
BIN[2] => WideAnd15.IN2
BIN[2] => WideAnd0.IN2
BIN[2] => WideAnd1.IN2
BIN[2] => WideAnd2.IN2
BIN[2] => WideAnd3.IN2
BIN[2] => WideAnd8.IN2
BIN[2] => WideAnd9.IN2
BIN[2] => WideAnd10.IN2
BIN[2] => WideAnd11.IN2
BIN[3] => WideAnd8.IN3
BIN[3] => WideAnd9.IN3
BIN[3] => WideAnd10.IN3
BIN[3] => WideAnd11.IN3
BIN[3] => WideAnd12.IN3
BIN[3] => WideAnd13.IN3
BIN[3] => WideAnd14.IN3
BIN[3] => WideAnd15.IN3
BIN[3] => WideAnd0.IN3
BIN[3] => WideAnd1.IN3
BIN[3] => WideAnd2.IN3
BIN[3] => WideAnd3.IN3
BIN[3] => WideAnd4.IN3
BIN[3] => WideAnd5.IN3
BIN[3] => WideAnd6.IN3
BIN[3] => WideAnd7.IN3
BIN[4] => WideAnd17.IN0
BIN[4] => WideAnd19.IN0
BIN[4] => WideAnd21.IN0
BIN[4] => WideAnd23.IN0
BIN[4] => WideAnd25.IN0
BIN[4] => WideAnd27.IN0
BIN[4] => WideAnd29.IN0
BIN[4] => WideAnd31.IN0
BIN[4] => WideAnd16.IN0
BIN[4] => WideAnd18.IN0
BIN[4] => WideAnd20.IN0
BIN[4] => WideAnd22.IN0
BIN[4] => WideAnd24.IN0
BIN[4] => WideAnd26.IN0
BIN[4] => WideAnd28.IN0
BIN[4] => WideAnd30.IN0
BIN[5] => WideAnd18.IN1
BIN[5] => WideAnd19.IN1
BIN[5] => WideAnd22.IN1
BIN[5] => WideAnd23.IN1
BIN[5] => WideAnd26.IN1
BIN[5] => WideAnd27.IN1
BIN[5] => WideAnd30.IN1
BIN[5] => WideAnd31.IN1
BIN[5] => WideAnd16.IN1
BIN[5] => WideAnd17.IN1
BIN[5] => WideAnd20.IN1
BIN[5] => WideAnd21.IN1
BIN[5] => WideAnd24.IN1
BIN[5] => WideAnd25.IN1
BIN[5] => WideAnd28.IN1
BIN[5] => WideAnd29.IN1
BIN[6] => WideAnd20.IN2
BIN[6] => WideAnd21.IN2
BIN[6] => WideAnd22.IN2
BIN[6] => WideAnd23.IN2
BIN[6] => WideAnd28.IN2
BIN[6] => WideAnd29.IN2
BIN[6] => WideAnd30.IN2
BIN[6] => WideAnd31.IN2
BIN[6] => WideAnd16.IN2
BIN[6] => WideAnd17.IN2
BIN[6] => WideAnd18.IN2
BIN[6] => WideAnd19.IN2
BIN[6] => WideAnd24.IN2
BIN[6] => WideAnd25.IN2
BIN[6] => WideAnd26.IN2
BIN[6] => WideAnd27.IN2
BIN[7] => WideAnd24.IN3
BIN[7] => WideAnd25.IN3
BIN[7] => WideAnd26.IN3
BIN[7] => WideAnd27.IN3
BIN[7] => WideAnd28.IN3
BIN[7] => WideAnd29.IN3
BIN[7] => WideAnd30.IN3
BIN[7] => WideAnd31.IN3
BIN[7] => WideAnd16.IN3
BIN[7] => WideAnd17.IN3
BIN[7] => WideAnd18.IN3
BIN[7] => WideAnd19.IN3
BIN[7] => WideAnd20.IN3
BIN[7] => WideAnd21.IN3
BIN[7] => WideAnd22.IN3
BIN[7] => WideAnd23.IN3
Ah[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
Ah[1] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
Bh[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Bh[1] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
Ch[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Ch[1] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
Dh[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Dh[1] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
Eh[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Eh[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
Fh[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Fh[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
Gh[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Gh[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE


|main|DoubleDabble:U_Dab
BIN[0] => BIN[0].IN1
BIN[1] => BIN[1].IN1
BIN[2] => BIN[2].IN1
BIN[3] => BIN[3].IN1
BIN[4] => BIN[4].IN1
BIN[5] => BIN[5].IN1
BIN[6] => BIN[6].IN1
BIN[7] => BIN[7].IN1
H[0] <= Add3_if_gte5:adj_hf.BCD_out
H[1] <= Add3_if_gte5:adj_hf.BCD_out
H[2] <= Add3_if_gte5:adj_hf.BCD_out
H[3] <= Add3_if_gte5:adj_hf.BCD_out
T[0] <= Add3_if_gte5:adj_tf.BCD_out
T[1] <= Add3_if_gte5:adj_tf.BCD_out
T[2] <= Add3_if_gte5:adj_tf.BCD_out
T[3] <= Add3_if_gte5:adj_tf.BCD_out
O[0] <= Add3_if_gte5:adj_of.BCD_out
O[1] <= Add3_if_gte5:adj_of.BCD_out
O[2] <= Add3_if_gte5:adj_of.BCD_out
O[3] <= Add3_if_gte5:adj_of.BCD_out


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h1
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h1|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h1|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h1|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h1|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h1|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h1|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h1|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t1
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t1|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t1|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t1|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t1|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t1|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t1|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t1|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o1
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o1|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o1|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o1|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o1|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o1|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o1|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o1|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h2
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h2|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h2|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h2|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h2|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h2|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h2|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h2|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t2
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t2|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t2|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t2|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t2|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t2|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t2|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t2|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o2
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o2|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o2|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o2|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o2|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o2|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o2|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o2|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h3
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h3|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h3|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h3|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h3|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h3|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h3|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h3|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t3
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t3|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t3|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t3|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t3|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t3|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t3|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t3|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o3
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o3|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o3|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o3|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o3|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o3|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o3|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o3|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h4
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h4|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h4|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h4|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h4|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h4|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h4|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h4|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t4
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t4|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t4|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t4|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t4|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t4|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t4|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t4|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o4
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o4|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o4|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o4|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o4|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o4|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o4|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o4|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h5
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h5|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h5|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h5|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h5|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h5|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h5|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h5|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t5
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t5|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t5|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t5|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t5|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t5|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t5|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t5|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o5
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o5|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o5|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o5|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o5|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o5|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o5|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o5|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h6
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h6|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h6|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h6|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h6|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h6|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h6|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h6|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t6
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t6|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t6|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t6|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t6|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t6|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t6|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t6|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o6
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o6|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o6|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o6|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o6|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o6|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o6|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o6|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h7
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h7|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h7|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h7|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h7|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h7|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h7|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h7|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t7
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t7|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t7|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t7|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t7|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t7|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t7|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t7|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o7
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o7|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o7|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o7|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o7|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o7|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o7|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o7|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h8
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h8|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h8|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h8|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h8|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h8|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h8|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_h8|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t8
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t8|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t8|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t8|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t8|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t8|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t8|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_t8|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o8
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o8|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o8|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o8|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o8|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o8|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o8|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_o8|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_hf
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_hf|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_hf|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_hf|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_hf|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_hf|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_hf|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_hf|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_tf
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_tf|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_tf|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_tf|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_tf|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_tf|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_tf|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_tf|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_of
BCD_out[0] <= SomComp4bit:ADD3.S
BCD_out[1] <= SomComp4bit:ADD3.S
BCD_out[2] <= SomComp4bit:ADD3.S
BCD_out[3] <= SomComp4bit:ADD3.S
BCD_in[0] => BCD_in[0].IN1
BCD_in[1] => BCD_in[1].IN1
BCD_in[2] => BCD_in[2].IN1
BCD_in[3] => BCD_in[3].IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_of|SomComp4bit:ADD3
S[0] <= SomComp2Bits:b0.S
S[1] <= SomComp2Bits:b0.S
S[2] <= SomComp2Bits:b1.S
S[3] <= SomComp2Bits:b1.S
Cout <= SomComp2Bits:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_of|SomComp4bit:ADD3|SomComp2Bits:b0
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_of|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_of|SomComp4bit:ADD3|SomComp2Bits:b0|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_of|SomComp4bit:ADD3|SomComp2Bits:b1
S[0] <= SomComp1bit:b0.S
S[1] <= SomComp1bit:b1.S
Cout <= SomComp1bit:b1.Cout
A[0] => A[0].IN1
A[1] => A[1].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
Cin => Cin.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_of|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b0
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|DoubleDabble:U_Dab|Add3_if_gte5:adj_of|SomComp4bit:ADD3|SomComp2Bits:b1|SomComp1bit:b1
S <= Xor0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Or1.DB_MAX_OUTPUT_PORT_TYPE
A => Xor0.IN0
A => Or0.IN0
A => And1.IN0
B => Xor0.IN1
B => And0.IN1
Cin => Xor0.IN2
Cin => Or0.IN1
Cin => And1.IN1


|main|BCD_to_7Seg:U_Dec_H
A <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
B <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
C <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
D <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
E <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
F <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
G <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
BCD[0] => WideAnd1.IN0
BCD[0] => WideAnd3.IN0
BCD[0] => WideAnd5.IN0
BCD[0] => WideAnd7.IN0
BCD[0] => WideAnd9.IN0
BCD[0] => WideAnd0.IN0
BCD[0] => WideAnd2.IN0
BCD[0] => WideAnd4.IN0
BCD[0] => WideAnd6.IN0
BCD[0] => WideAnd8.IN0
BCD[1] => WideAnd2.IN1
BCD[1] => WideAnd3.IN1
BCD[1] => WideAnd6.IN1
BCD[1] => WideAnd7.IN1
BCD[1] => WideAnd0.IN1
BCD[1] => WideAnd1.IN1
BCD[1] => WideAnd4.IN1
BCD[1] => WideAnd5.IN1
BCD[1] => WideAnd8.IN1
BCD[1] => WideAnd9.IN1
BCD[2] => WideAnd4.IN2
BCD[2] => WideAnd5.IN2
BCD[2] => WideAnd6.IN2
BCD[2] => WideAnd7.IN2
BCD[2] => WideAnd0.IN2
BCD[2] => WideAnd1.IN2
BCD[2] => WideAnd2.IN2
BCD[2] => WideAnd3.IN2
BCD[2] => WideAnd8.IN2
BCD[2] => WideAnd9.IN2
BCD[3] => WideAnd8.IN3
BCD[3] => WideAnd9.IN3
BCD[3] => WideAnd0.IN3
BCD[3] => WideAnd1.IN3
BCD[3] => WideAnd2.IN3
BCD[3] => WideAnd3.IN3
BCD[3] => WideAnd4.IN3
BCD[3] => WideAnd5.IN3
BCD[3] => WideAnd6.IN3
BCD[3] => WideAnd7.IN3


|main|BCD_to_7Seg:U_Dec_T
A <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
B <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
C <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
D <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
E <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
F <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
G <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
BCD[0] => WideAnd1.IN0
BCD[0] => WideAnd3.IN0
BCD[0] => WideAnd5.IN0
BCD[0] => WideAnd7.IN0
BCD[0] => WideAnd9.IN0
BCD[0] => WideAnd0.IN0
BCD[0] => WideAnd2.IN0
BCD[0] => WideAnd4.IN0
BCD[0] => WideAnd6.IN0
BCD[0] => WideAnd8.IN0
BCD[1] => WideAnd2.IN1
BCD[1] => WideAnd3.IN1
BCD[1] => WideAnd6.IN1
BCD[1] => WideAnd7.IN1
BCD[1] => WideAnd0.IN1
BCD[1] => WideAnd1.IN1
BCD[1] => WideAnd4.IN1
BCD[1] => WideAnd5.IN1
BCD[1] => WideAnd8.IN1
BCD[1] => WideAnd9.IN1
BCD[2] => WideAnd4.IN2
BCD[2] => WideAnd5.IN2
BCD[2] => WideAnd6.IN2
BCD[2] => WideAnd7.IN2
BCD[2] => WideAnd0.IN2
BCD[2] => WideAnd1.IN2
BCD[2] => WideAnd2.IN2
BCD[2] => WideAnd3.IN2
BCD[2] => WideAnd8.IN2
BCD[2] => WideAnd9.IN2
BCD[3] => WideAnd8.IN3
BCD[3] => WideAnd9.IN3
BCD[3] => WideAnd0.IN3
BCD[3] => WideAnd1.IN3
BCD[3] => WideAnd2.IN3
BCD[3] => WideAnd3.IN3
BCD[3] => WideAnd4.IN3
BCD[3] => WideAnd5.IN3
BCD[3] => WideAnd6.IN3
BCD[3] => WideAnd7.IN3


|main|BCD_to_7Seg:U_Dec_O
A <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
B <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
C <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
D <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
E <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
F <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
G <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
BCD[0] => WideAnd1.IN0
BCD[0] => WideAnd3.IN0
BCD[0] => WideAnd5.IN0
BCD[0] => WideAnd7.IN0
BCD[0] => WideAnd9.IN0
BCD[0] => WideAnd0.IN0
BCD[0] => WideAnd2.IN0
BCD[0] => WideAnd4.IN0
BCD[0] => WideAnd6.IN0
BCD[0] => WideAnd8.IN0
BCD[1] => WideAnd2.IN1
BCD[1] => WideAnd3.IN1
BCD[1] => WideAnd6.IN1
BCD[1] => WideAnd7.IN1
BCD[1] => WideAnd0.IN1
BCD[1] => WideAnd1.IN1
BCD[1] => WideAnd4.IN1
BCD[1] => WideAnd5.IN1
BCD[1] => WideAnd8.IN1
BCD[1] => WideAnd9.IN1
BCD[2] => WideAnd4.IN2
BCD[2] => WideAnd5.IN2
BCD[2] => WideAnd6.IN2
BCD[2] => WideAnd7.IN2
BCD[2] => WideAnd0.IN2
BCD[2] => WideAnd1.IN2
BCD[2] => WideAnd2.IN2
BCD[2] => WideAnd3.IN2
BCD[2] => WideAnd8.IN2
BCD[2] => WideAnd9.IN2
BCD[3] => WideAnd8.IN3
BCD[3] => WideAnd9.IN3
BCD[3] => WideAnd0.IN3
BCD[3] => WideAnd1.IN3
BCD[3] => WideAnd2.IN3
BCD[3] => WideAnd3.IN3
BCD[3] => WideAnd4.IN3
BCD[3] => WideAnd5.IN3
BCD[3] => WideAnd6.IN3
BCD[3] => WideAnd7.IN3


|main|MUX_3bit_2para1:MUX_SegA
Y[0] <= MUX_1bit_2para1:m0.port0
Y[1] <= MUX_1bit_2para1:m1.port0
Y[2] <= MUX_1bit_2para1:m2.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
S => S.IN3


|main|MUX_3bit_2para1:MUX_SegA|MUX_1bit_2para1:m0
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegA|MUX_1bit_2para1:m1
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegA|MUX_1bit_2para1:m2
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegB
Y[0] <= MUX_1bit_2para1:m0.port0
Y[1] <= MUX_1bit_2para1:m1.port0
Y[2] <= MUX_1bit_2para1:m2.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
S => S.IN3


|main|MUX_3bit_2para1:MUX_SegB|MUX_1bit_2para1:m0
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegB|MUX_1bit_2para1:m1
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegB|MUX_1bit_2para1:m2
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegC
Y[0] <= MUX_1bit_2para1:m0.port0
Y[1] <= MUX_1bit_2para1:m1.port0
Y[2] <= MUX_1bit_2para1:m2.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
S => S.IN3


|main|MUX_3bit_2para1:MUX_SegC|MUX_1bit_2para1:m0
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegC|MUX_1bit_2para1:m1
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegC|MUX_1bit_2para1:m2
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegD
Y[0] <= MUX_1bit_2para1:m0.port0
Y[1] <= MUX_1bit_2para1:m1.port0
Y[2] <= MUX_1bit_2para1:m2.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
S => S.IN3


|main|MUX_3bit_2para1:MUX_SegD|MUX_1bit_2para1:m0
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegD|MUX_1bit_2para1:m1
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegD|MUX_1bit_2para1:m2
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegE
Y[0] <= MUX_1bit_2para1:m0.port0
Y[1] <= MUX_1bit_2para1:m1.port0
Y[2] <= MUX_1bit_2para1:m2.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
S => S.IN3


|main|MUX_3bit_2para1:MUX_SegE|MUX_1bit_2para1:m0
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegE|MUX_1bit_2para1:m1
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegE|MUX_1bit_2para1:m2
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegF
Y[0] <= MUX_1bit_2para1:m0.port0
Y[1] <= MUX_1bit_2para1:m1.port0
Y[2] <= MUX_1bit_2para1:m2.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
S => S.IN3


|main|MUX_3bit_2para1:MUX_SegF|MUX_1bit_2para1:m0
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegF|MUX_1bit_2para1:m1
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegF|MUX_1bit_2para1:m2
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegG
Y[0] <= MUX_1bit_2para1:m0.port0
Y[1] <= MUX_1bit_2para1:m1.port0
Y[2] <= MUX_1bit_2para1:m2.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
S => S.IN3


|main|MUX_3bit_2para1:MUX_SegG|MUX_1bit_2para1:m0
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegG|MUX_1bit_2para1:m1
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


|main|MUX_3bit_2para1:MUX_SegG|MUX_1bit_2para1:m2
Y <= comb.DB_MAX_OUTPUT_PORT_TYPE
A => wA.IN0
B => wB.IN0
S => wB.IN1
S => wA.IN1


