<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p82" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_82{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_82{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_82{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_82{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t5_82{left:813px;bottom:1094px;}
#t6_82{left:828px;bottom:1088px;letter-spacing:-0.14px;}
#t7_82{left:69px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t8_82{left:69px;bottom:1021px;letter-spacing:-0.08px;}
#t9_82{left:154px;bottom:1021px;letter-spacing:-0.1px;word-spacing:0.02px;}
#ta_82{left:69px;bottom:997px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_82{left:69px;bottom:980px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_82{left:69px;bottom:912px;letter-spacing:0.14px;}
#td_82{left:150px;bottom:912px;letter-spacing:0.2px;word-spacing:0.06px;}
#te_82{left:69px;bottom:887px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#tf_82{left:69px;bottom:870px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_82{left:69px;bottom:853px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#th_82{left:491px;bottom:853px;letter-spacing:-0.14px;}
#ti_82{left:506px;bottom:853px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tj_82{left:69px;bottom:829px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tk_82{left:69px;bottom:812px;letter-spacing:-0.31px;word-spacing:-0.8px;}
#tl_82{left:169px;bottom:812px;letter-spacing:-0.14px;}
#tm_82{left:184px;bottom:812px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tn_82{left:69px;bottom:795px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_82{left:69px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tp_82{left:69px;bottom:762px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tq_82{left:69px;bottom:737px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tr_82{left:69px;bottom:720px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#ts_82{left:69px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_82{left:69px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_82{left:69px;bottom:628px;letter-spacing:0.12px;}
#tv_82{left:151px;bottom:628px;letter-spacing:0.14px;word-spacing:0.01px;}
#tw_82{left:69px;bottom:604px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_82{left:69px;bottom:587px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ty_82{left:69px;bottom:570px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_82{left:69px;bottom:502px;letter-spacing:0.16px;}
#t10_82{left:150px;bottom:502px;letter-spacing:0.2px;}
#t11_82{left:69px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t12_82{left:69px;bottom:460px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t13_82{left:69px;bottom:444px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_82{left:639px;bottom:450px;}
#t15_82{left:655px;bottom:444px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t16_82{left:69px;bottom:427px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_82{left:69px;bottom:410px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t18_82{left:69px;bottom:393px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#t19_82{left:69px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1a_82{left:69px;bottom:352px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1b_82{left:69px;bottom:335px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t1c_82{left:69px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_82{left:69px;bottom:294px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t1e_82{left:726px;bottom:294px;letter-spacing:-0.13px;word-spacing:-0.95px;}
#t1f_82{left:69px;bottom:277px;letter-spacing:-0.13px;word-spacing:-0.63px;}
#t1g_82{left:69px;bottom:260px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1h_82{left:69px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1i_82{left:69px;bottom:219px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_82{left:69px;bottom:202px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_82{left:69px;bottom:185px;letter-spacing:-0.13px;}
#t1l_82{left:101px;bottom:192px;}
#t1m_82{left:115px;bottom:185px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t1n_82{left:69px;bottom:169px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1o_82{left:69px;bottom:144px;letter-spacing:-0.16px;word-spacing:-1.14px;}
#t1p_82{left:69px;bottom:127px;letter-spacing:-0.15px;word-spacing:-0.42px;}

.s1_82{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_82{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_82{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_82{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_82{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_82{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_82{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s8_82{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts82" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg82Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg82" style="-webkit-user-select: none;"><object width="935" height="1210" data="82/82.svg" type="image/svg+xml" id="pdf82" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_82" class="t s1_82">3-18 </span><span id="t2_82" class="t s1_82">Vol. 1 </span>
<span id="t3_82" class="t s2_82">BASIC EXECUTION ENVIRONMENT </span>
<span id="t4_82" class="t s3_82">For a detailed description of these flags: see Chapter 3, “Protected-Mode Memory Management,” in the Intel </span>
<span id="t5_82" class="t s4_82">® </span>
<span id="t6_82" class="t s3_82">64 </span>
<span id="t7_82" class="t s3_82">and IA-32 Architectures Software Developer’s Manual, Volume 3A. </span>
<span id="t8_82" class="t s5_82">3.4.3.4 </span><span id="t9_82" class="t s5_82">RFLAGS Register in 64-Bit Mode </span>
<span id="ta_82" class="t s3_82">In 64-bit mode, EFLAGS is extended to 64 bits and called RFLAGS. The upper 32 bits of RFLAGS register is </span>
<span id="tb_82" class="t s3_82">reserved. The lower 32 bits of RFLAGS is the same as EFLAGS. </span>
<span id="tc_82" class="t s6_82">3.5 </span><span id="td_82" class="t s6_82">INSTRUCTION POINTER </span>
<span id="te_82" class="t s3_82">The instruction pointer (EIP) register contains the offset in the current code segment for the next instruction to be </span>
<span id="tf_82" class="t s3_82">executed. It is advanced from one instruction boundary to the next in straight-line code or it is moved ahead or </span>
<span id="tg_82" class="t s3_82">backwards by a number of instructions when executing JMP, J</span><span id="th_82" class="t s7_82">cc</span><span id="ti_82" class="t s3_82">, CALL, RET, and IRET instructions. </span>
<span id="tj_82" class="t s3_82">The EIP register cannot be accessed directly by software; it is controlled implicitly by control-transfer instructions </span>
<span id="tk_82" class="t s3_82">(such as JMP, J</span><span id="tl_82" class="t s7_82">cc</span><span id="tm_82" class="t s3_82">, CALL, and RET), interrupts, and exceptions. The only way to read the EIP register is to execute a </span>
<span id="tn_82" class="t s3_82">CALL instruction and then read the value of the return instruction pointer from the procedure stack. The EIP </span>
<span id="to_82" class="t s3_82">register can be loaded indirectly by modifying the value of a return instruction pointer on the procedure stack and </span>
<span id="tp_82" class="t s3_82">executing a return instruction (RET or IRET). See Section 6.2.4.2, “Return Instruction Pointer.” </span>
<span id="tq_82" class="t s3_82">All IA-32 processors prefetch instructions. Because of instruction prefetching, an instruction address read from the </span>
<span id="tr_82" class="t s3_82">bus during an instruction load does not match the value in the EIP register. Even though different processor gener- </span>
<span id="ts_82" class="t s3_82">ations use different prefetching mechanisms, the function of the EIP register to direct program flow remains fully </span>
<span id="tt_82" class="t s3_82">compatible with all software written to run on IA-32 processors. </span>
<span id="tu_82" class="t s8_82">3.5.1 </span><span id="tv_82" class="t s8_82">Instruction Pointer in 64-Bit Mode </span>
<span id="tw_82" class="t s3_82">In 64-bit mode, the RIP register becomes the instruction pointer. This register holds the 64-bit offset of the next </span>
<span id="tx_82" class="t s3_82">instruction to be executed. 64-bit mode also supports a technique called RIP-relative addressing. Using this tech- </span>
<span id="ty_82" class="t s3_82">nique, the effective address is determined by adding a displacement to the RIP of the next instruction. </span>
<span id="tz_82" class="t s6_82">3.6 </span><span id="t10_82" class="t s6_82">OPERAND-SIZE AND ADDRESS-SIZE ATTRIBUTES </span>
<span id="t11_82" class="t s3_82">When the processor is executing in protected mode, every code segment has a default operand-size attribute and </span>
<span id="t12_82" class="t s3_82">address-size attribute. These attributes are selected with the D (default size) flag in the segment descriptor for the </span>
<span id="t13_82" class="t s3_82">code segment (see Chapter 3, “Protected-Mode Memory Management,” in the Intel </span>
<span id="t14_82" class="t s4_82">® </span>
<span id="t15_82" class="t s3_82">64 and IA-32 Architectures </span>
<span id="t16_82" class="t s3_82">Software Developer’s Manual, Volume 3A). When the D flag is set, the 32-bit operand-size and address-size attri- </span>
<span id="t17_82" class="t s3_82">butes are selected; when the flag is clear, the 16-bit size attributes are selected. When the processor is executing </span>
<span id="t18_82" class="t s3_82">in real-address mode, virtual-8086 mode, or SMM, the default operand-size and address-size attributes are always </span>
<span id="t19_82" class="t s3_82">16 bits. </span>
<span id="t1a_82" class="t s3_82">The operand-size attribute selects the size of operands. When the 16-bit operand-size attribute is in force, oper- </span>
<span id="t1b_82" class="t s3_82">ands can generally be either 8 bits or 16 bits, and when the 32-bit operand-size attribute is in force, operands can </span>
<span id="t1c_82" class="t s3_82">generally be 8 bits or 32 bits. </span>
<span id="t1d_82" class="t s3_82">The address-size attribute selects the sizes of addresses used to address memory: 16 bits or 32 </span><span id="t1e_82" class="t s3_82">bits. When the 16- </span>
<span id="t1f_82" class="t s3_82">bit address-size attribute is in force, segment offsets and displacements are 16 bits. This restriction limits the size </span>
<span id="t1g_82" class="t s3_82">of a segment to 64 KBytes. When the 32-bit address-size attribute is in force, segment offsets and displacements </span>
<span id="t1h_82" class="t s3_82">are 32 bits, allowing up to 4 GBytes to be addressed. </span>
<span id="t1i_82" class="t s3_82">The default operand-size attribute and/or address-size attribute can be overridden for a particular instruction by </span>
<span id="t1j_82" class="t s3_82">adding an operand-size and/or address-size prefix to an instruction. See Chapter 2, “Instruction Format,” in the </span>
<span id="t1k_82" class="t s3_82">Intel </span>
<span id="t1l_82" class="t s4_82">® </span>
<span id="t1m_82" class="t s3_82">64 and IA-32 Architectures Software Developer’s Manual, Volume 2A. The effect of this prefix applies only to </span>
<span id="t1n_82" class="t s3_82">the targeted instruction. </span>
<span id="t1o_82" class="t s3_82">Table 3-4 shows effective operand size and address size (when executing in protected mode or compatibility mode) </span>
<span id="t1p_82" class="t s3_82">depending on the settings of the D flag and the operand-size and address-size prefixes. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
