<profile>

<section name = "Vivado HLS Report for 'leds'" level="0">
<item name = "Date">Thu May 27 15:58:50 2021
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">final_project_hls_leds</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">8.00</item>
<item name = "Clock uncertainty (ns)">1.00</item>
<item name = "Estimated clock period (ns)">3.10</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 24, 3, 25, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 15, 1, -, -, 0 ~ 15, no</column>
<column name="- Loop 2">0, 7, 1, -, -, 0 ~ 7, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 31, 28</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 66</column>
<column name="Register">-, -, 34, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_160_p2">+, 0, 17, 9, 4, 1</column>
<column name="i_3_fu_177_p2">+, 0, 14, 9, 3, 1</column>
<column name="exitcond1_fu_155_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond_fu_172_p2">icmp, 0, 0, 1, 3, 3</column>
<column name="out_row_V_fu_189_p2">or, 0, 0, 7, 7, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="i_1_reg_130">9, 2, 3, 6</column>
<column name="i_reg_107">9, 2, 4, 8</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_1_reg_118">9, 2, 7, 14</column>
<column name="p_s_reg_94">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="i_1_reg_130">3, 0, 3, 0</column>
<column name="i_reg_107">4, 0, 4, 0</column>
<column name="p_1_reg_118">7, 0, 7, 0</column>
<column name="p_Result_1_reg_200">4, 0, 4, 0</column>
<column name="p_s_reg_94">10, 0, 10, 0</column>
<column name="tmp_reg_195">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, leds, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, leds, return value</column>
<column name="row_V">out, 7, ap_none, row_V, pointer</column>
<column name="col_V">out, 10, ap_none, col_V, pointer</column>
<column name="in_V_V_dout">in, 7, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.10</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'i'">phi, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, &apos;i&apos;, final_project_hls_leds/leds.cpp:22</column>
<column name="'exitcond1', final_project_hls_leds/leds.cpp:22">icmp, 3.10, 3.10, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
