{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449203469785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449203469790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 23:30:57 2015 " "Processing started: Thu Dec 03 23:30:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449203469790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449203469790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off user_pins -c user_pins " "Command: quartus_map --read_settings_files=on --write_settings_files=off user_pins -c user_pins" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449203469790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1449203470965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/user_input/user_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/user_input/user_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user_input-behavior " "Found design unit 1: user_input-behavior" {  } { { "../user_input/user_input.vhd" "" { Text "P:/323/lab5/user_input/user_input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471584 ""} { "Info" "ISGN_ENTITY_NAME" "1 user_input " "Found entity 1: user_input" {  } { { "../user_input/user_input.vhd" "" { Text "P:/323/lab5/user_input/user_input.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/user_input/user_pins.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/user_input/user_pins.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user_pins-arch " "Found design unit 1: user_pins-arch" {  } { { "../user_input/user_pins.vhd" "" { Text "P:/323/lab5/user_input/user_pins.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471606 ""} { "Info" "ISGN_ENTITY_NAME" "1 user_pins " "Found entity 1: user_pins" {  } { { "../user_input/user_pins.vhd" "" { Text "P:/323/lab5/user_input/user_pins.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_score_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_score_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_score_encoder-arch " "Found design unit 1: g24_score_encoder-arch" {  } { { "../g24_score_encoder.vhd" "" { Text "P:/323/lab5/g24_score_encoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471626 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_score_encoder " "Found entity 1: g24_score_encoder" {  } { { "../g24_score_encoder.vhd" "" { Text "P:/323/lab5/g24_score_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/color_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/color_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_counter-behavior " "Found design unit 1: color_counter-behavior" {  } { { "../color_counter.vhd" "" { Text "P:/323/lab5/color_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471650 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_counter " "Found entity 1: color_counter" {  } { { "../color_counter.vhd" "" { Text "P:/323/lab5/color_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-bdf_type " "Found design unit 1: datapath-bdf_type" {  } { { "../datapath.vhd" "" { Text "P:/323/lab5/datapath.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471684 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.vhd" "" { Text "P:/323/lab5/datapath.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_7_segment_decoder-arch " "Found design unit 1: g24_7_segment_decoder-arch" {  } { { "../g24_7_segment_decoder.vhd" "" { Text "P:/323/lab5/g24_7_segment_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471703 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_7_segment_decoder " "Found entity 1: g24_7_segment_decoder" {  } { { "../g24_7_segment_decoder.vhd" "" { Text "P:/323/lab5/g24_7_segment_decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_color_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_color_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_color_matches-arch " "Found design unit 1: g24_color_matches-arch" {  } { { "../g24_color_matches.vhd" "" { Text "P:/323/lab5/g24_color_matches.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471724 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_color_matches " "Found entity 1: g24_color_matches" {  } { { "../g24_color_matches.vhd" "" { Text "P:/323/lab5/g24_color_matches.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_comp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_comp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_comp6-bdf_type " "Found design unit 1: g24_comp6-bdf_type" {  } { { "../g24_comp6.vhd" "" { Text "P:/323/lab5/g24_comp6.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471748 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_comp6 " "Found entity 1: g24_comp6" {  } { { "../g24_comp6.vhd" "" { Text "P:/323/lab5/g24_comp6.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_mastermind_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_mastermind_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_mastermind_controller-arch " "Found design unit 1: g24_mastermind_controller-arch" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471771 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_mastermind_controller " "Found entity 1: g24_mastermind_controller" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_mastermind_score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_mastermind_score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_mastermind_score-arch " "Found design unit 1: g24_mastermind_score-arch" {  } { { "../g24_mastermind_score.vhd" "" { Text "P:/323/lab5/g24_mastermind_score.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471807 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_mastermind_score " "Found entity 1: g24_mastermind_score" {  } { { "../g24_mastermind_score.vhd" "" { Text "P:/323/lab5/g24_mastermind_score.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_minimum3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_minimum3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_minimum3-arch " "Found design unit 1: g24_minimum3-arch" {  } { { "../g24_minimum3.vhd" "" { Text "P:/323/lab5/g24_minimum3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471827 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_minimum3 " "Found entity 1: g24_minimum3" {  } { { "../g24_minimum3.vhd" "" { Text "P:/323/lab5/g24_minimum3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_num_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_num_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_num_matches-a " "Found design unit 1: g24_num_matches-a" {  } { { "../g24_num_matches.vhd" "" { Text "P:/323/lab5/g24_num_matches.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471853 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_num_matches " "Found entity 1: g24_num_matches" {  } { { "../g24_num_matches.vhd" "" { Text "P:/323/lab5/g24_num_matches.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_num1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_num1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_num1s-bdf_type " "Found design unit 1: g24_num1s-bdf_type" {  } { { "../g24_num1s.vhd" "" { Text "P:/323/lab5/g24_num1s.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471872 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_num1s " "Found entity 1: g24_num1s" {  } { { "../g24_num1s.vhd" "" { Text "P:/323/lab5/g24_num1s.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_possibility_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_possibility_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_possibility_table-behavior " "Found design unit 1: g24_possibility_table-behavior" {  } { { "../g24_possibility_table.vhd" "" { Text "P:/323/lab5/g24_possibility_table.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471897 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_possibility_table " "Found entity 1: g24_possibility_table" {  } { { "../g24_possibility_table.vhd" "" { Text "P:/323/lab5/g24_possibility_table.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/random_generator/random_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/random_generator/random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_generator-behavior " "Found design unit 1: random_generator-behavior" {  } { { "../random_generator/random_generator.vhd" "" { Text "P:/323/lab5/random_generator/random_generator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471913 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_generator " "Found entity 1: random_generator" {  } { { "../random_generator/random_generator.vhd" "" { Text "P:/323/lab5/random_generator/random_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203471913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203471913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "user_pins " "Elaborating entity \"user_pins\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449203472136 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "initial_guess user_pins.vhd(88) " "Verilog HDL or VHDL warning at user_pins.vhd(88): object \"initial_guess\" assigned a value but never read" {  } { { "../user_input/user_pins.vhd" "" { Text "P:/323/lab5/user_input/user_pins.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449203472137 "|user_pins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_7_segment_decoder g24_7_segment_decoder:dec0 " "Elaborating entity \"g24_7_segment_decoder\" for hierarchy \"g24_7_segment_decoder:dec0\"" {  } { { "../user_input/user_pins.vhd" "dec0" { Text "P:/323/lab5/user_input/user_pins.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_mastermind_controller g24_mastermind_controller:controller " "Elaborating entity \"g24_mastermind_controller\" for hierarchy \"g24_mastermind_controller:controller\"" {  } { { "../user_input/user_pins.vhd" "controller" { Text "P:/323/lab5/user_input/user_pins.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset g24_mastermind_controller.vhd(24) " "Verilog HDL or VHDL warning at g24_mastermind_controller.vhd(24): object \"reset\" assigned a value but never read" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449203472284 "|user_pins|g24_mastermind_controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_reset g24_mastermind_controller.vhd(25) " "Verilog HDL or VHDL warning at g24_mastermind_controller.vhd(25): object \"state_reset\" assigned a value but never read" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449203472284 "|user_pins|g24_mastermind_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch_input g24_mastermind_controller.vhd(32) " "VHDL Process Statement warning at g24_mastermind_controller.vhd(32): signal \"switch_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449203472286 "|user_pins|g24_mastermind_controller:controller"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "present_input_state " "Can't recognize finite state machine \"present_input_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1449203472286 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "present_state " "Can't recognize finite state machine \"present_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1449203472286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:main " "Elaborating entity \"datapath\" for hierarchy \"datapath:main\"" {  } { { "../user_input/user_pins.vhd" "main" { Text "P:/323/lab5/user_input/user_pins.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_mastermind_score datapath:main\|g24_mastermind_score:master_score " "Elaborating entity \"g24_mastermind_score\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\"" {  } { { "../datapath.vhd" "master_score" { Text "P:/323/lab5/datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_num_matches datapath:main\|g24_mastermind_score:master_score\|g24_num_matches:nm " "Elaborating entity \"g24_num_matches\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_num_matches:nm\"" {  } { { "../g24_mastermind_score.vhd" "nm" { Text "P:/323/lab5/g24_mastermind_score.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_comp6 datapath:main\|g24_mastermind_score:master_score\|g24_num_matches:nm\|g24_comp6:comp1 " "Elaborating entity \"g24_comp6\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_num_matches:nm\|g24_comp6:comp1\"" {  } { { "../g24_num_matches.vhd" "comp1" { Text "P:/323/lab5/g24_num_matches.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_num1s datapath:main\|g24_mastermind_score:master_score\|g24_num_matches:nm\|g24_num1s:comp " "Elaborating entity \"g24_num1s\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_num_matches:nm\|g24_num1s:comp\"" {  } { { "../g24_num_matches.vhd" "comp" { Text "P:/323/lab5/g24_num_matches.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_color_matches datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm " "Elaborating entity \"g24_color_matches\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\"" {  } { { "../g24_mastermind_score.vhd" "cm" { Text "P:/323/lab5/g24_mastermind_score.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1 " "Elaborating entity \"lpm_decode\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1\"" {  } { { "../g24_color_matches.vhd" "ld1" { Text "P:/323/lab5/g24_color_matches.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1 " "Elaborated megafunction instantiation \"datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1\"" {  } { { "../g24_color_matches.vhd" "" { Text "P:/323/lab5/g24_color_matches.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203472571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1 " "Instantiated megafunction \"datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472572 ""}  } { { "../g24_color_matches.vhd" "" { Text "P:/323/lab5/g24_color_matches.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449203472572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s6f " "Found entity 1: decode_s6f" {  } { { "db/decode_s6f.tdf" "" { Text "P:/323/lab5/user_pins/db/decode_s6f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203472647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203472647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s6f datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1\|decode_s6f:auto_generated " "Elaborating entity \"decode_s6f\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1\|decode_s6f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_minimum3 datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|g24_minimum3:min1 " "Elaborating entity \"g24_minimum3\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|g24_minimum3:min1\"" {  } { { "../g24_color_matches.vhd" "min1" { Text "P:/323/lab5/g24_color_matches.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_score_encoder datapath:main\|g24_mastermind_score:master_score\|g24_score_encoder:se " "Elaborating entity \"g24_score_encoder\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_score_encoder:se\"" {  } { { "../g24_mastermind_score.vhd" "se" { Text "P:/323/lab5/g24_mastermind_score.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_possibility_table datapath:main\|g24_possibility_table:table " "Elaborating entity \"g24_possibility_table\" for hierarchy \"datapath:main\|g24_possibility_table:table\"" {  } { { "../datapath.vhd" "table" { Text "P:/323/lab5/datapath.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472830 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_reached g24_possibility_table.vhd(106) " "VHDL Process Statement warning at g24_possibility_table.vhd(106): inferring latch(es) for signal or variable \"last_reached\", which holds its previous value in one or more paths through the process" {  } { { "../g24_possibility_table.vhd" "" { Text "P:/323/lab5/g24_possibility_table.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449203472927 "|user_pins|datapath:main|g24_possibility_table:table"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_reached g24_possibility_table.vhd(106) " "Inferred latch for \"last_reached\" at g24_possibility_table.vhd(106)" {  } { { "../g24_possibility_table.vhd" "" { Text "P:/323/lab5/g24_possibility_table.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449203472927 "|user_pins|datapath:main|g24_possibility_table:table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_counter datapath:main\|g24_possibility_table:table\|color_counter:color_counter0 " "Elaborating entity \"color_counter\" for hierarchy \"datapath:main\|g24_possibility_table:table\|color_counter:color_counter0\"" {  } { { "../g24_possibility_table.vhd" "color_counter0" { Text "P:/323/lab5/g24_possibility_table.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203472930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1 " "Elaborated megafunction instantiation \"datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1 " "Instantiated megafunction \"datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473058 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449203473058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cug1 " "Found entity 1: altsyncram_cug1" {  } { { "db/altsyncram_cug1.tdf" "" { Text "P:/323/lab5/user_pins/db/altsyncram_cug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449203473146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449203473146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cug1 datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1\|altsyncram_cug1:auto_generated " "Elaborating entity \"altsyncram_cug1\" for hierarchy \"datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1\|altsyncram_cug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_input user_input:input_receiver " "Elaborating entity \"user_input\" for hierarchy \"user_input:input_receiver\"" {  } { { "../user_input/user_pins.vhd" "input_receiver" { Text "P:/323/lab5/user_input/user_pins.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473171 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color user_input.vhd(21) " "VHDL Process Statement warning at user_input.vhd(21): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../user_input/user_input.vhd" "" { Text "P:/323/lab5/user_input/user_input.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449203473176 "|user_pins|user_input:input_receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_generator random_generator:rando " "Elaborating entity \"random_generator\" for hierarchy \"random_generator:rando\"" {  } { { "../user_input/user_pins.vhd" "rando" { Text "P:/323/lab5/user_input/user_pins.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449203473181 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "random_generator:rando\|g24_possibility_table:i1\|altsyncram:table_memory\[0\]__1\|altsyncram_cug1:auto_generated\|q_b\[0\] " "Synthesized away node \"random_generator:rando\|g24_possibility_table:i1\|altsyncram:table_memory\[0\]__1\|altsyncram_cug1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_cug1.tdf" "" { Text "P:/323/lab5/user_pins/db/altsyncram_cug1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../random_generator/random_generator.vhd" "" { Text "P:/323/lab5/random_generator/random_generator.vhd" 29 0 0 } } { "../user_input/user_pins.vhd" "" { Text "P:/323/lab5/user_input/user_pins.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203474130 "|user_pins|random_generator:rando|g24_possibility_table:i1|altsyncram:table_memory[0]__1|altsyncram_cug1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1449203474130 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1449203474130 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_input:input_receiver\|PATTERN\[1\] user_input:input_receiver\|PATTERN\[1\]~_emulated user_input:input_receiver\|PATTERN\[1\]~1 " "Register \"user_input:input_receiver\|PATTERN\[1\]\" is converted into an equivalent circuit using register \"user_input:input_receiver\|PATTERN\[1\]~_emulated\" and latch \"user_input:input_receiver\|PATTERN\[1\]~1\"" {  } { { "../user_input/user_input.vhd" "" { Text "P:/323/lab5/user_input/user_input.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|user_input:input_receiver|PATTERN[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_input:input_receiver\|PATTERN\[0\] user_input:input_receiver\|PATTERN\[0\]~_emulated user_input:input_receiver\|PATTERN\[0\]~5 " "Register \"user_input:input_receiver\|PATTERN\[0\]\" is converted into an equivalent circuit using register \"user_input:input_receiver\|PATTERN\[0\]~_emulated\" and latch \"user_input:input_receiver\|PATTERN\[0\]~5\"" {  } { { "../user_input/user_input.vhd" "" { Text "P:/323/lab5/user_input/user_input.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|user_input:input_receiver|PATTERN[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_input:input_receiver\|PATTERN\[2\] user_input:input_receiver\|PATTERN\[2\]~_emulated user_input:input_receiver\|PATTERN\[2\]~9 " "Register \"user_input:input_receiver\|PATTERN\[2\]\" is converted into an equivalent circuit using register \"user_input:input_receiver\|PATTERN\[2\]~_emulated\" and latch \"user_input:input_receiver\|PATTERN\[2\]~9\"" {  } { { "../user_input/user_input.vhd" "" { Text "P:/323/lab5/user_input/user_input.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|user_input:input_receiver|PATTERN[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|P_SEL g24_mastermind_controller:controller\|P_SEL~_emulated g24_mastermind_controller:controller\|P_SEL~1 " "Register \"g24_mastermind_controller:controller\|P_SEL\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|P_SEL~_emulated\" and latch \"g24_mastermind_controller:controller\|P_SEL~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|P_SEL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|GR_SEL g24_mastermind_controller:controller\|GR_SEL~_emulated g24_mastermind_controller:controller\|GR_SEL~1 " "Register \"g24_mastermind_controller:controller\|GR_SEL\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|GR_SEL~_emulated\" and latch \"g24_mastermind_controller:controller\|GR_SEL~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|GR_SEL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|GR_LD g24_mastermind_controller:controller\|GR_LD~_emulated g24_mastermind_controller:controller\|GR_LD~1 " "Register \"g24_mastermind_controller:controller\|GR_LD\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|GR_LD~_emulated\" and latch \"g24_mastermind_controller:controller\|GR_LD~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|GR_LD"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|TC_RST g24_mastermind_controller:controller\|TC_RST~_emulated g24_mastermind_controller:controller\|TC_RST~1 " "Register \"g24_mastermind_controller:controller\|TC_RST\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|TC_RST~_emulated\" and latch \"g24_mastermind_controller:controller\|TC_RST~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|TC_RST"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.H g24_mastermind_controller:controller\|present_state.H~_emulated g24_mastermind_controller:controller\|present_state.H~1 " "Register \"g24_mastermind_controller:controller\|present_state.H\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.H~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.H~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|present_state.H"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.B g24_mastermind_controller:controller\|present_state.B~_emulated g24_mastermind_controller:controller\|present_state.B~1 " "Register \"g24_mastermind_controller:controller\|present_state.B\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.B~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.B~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|present_state.B"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|SR_SEL g24_mastermind_controller:controller\|SR_SEL~_emulated g24_mastermind_controller:controller\|SR_SEL~1 " "Register \"g24_mastermind_controller:controller\|SR_SEL\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|SR_SEL~_emulated\" and latch \"g24_mastermind_controller:controller\|SR_SEL~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|SR_SEL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.A g24_mastermind_controller:controller\|present_state.A~_emulated g24_mastermind_controller:controller\|present_state.A~1 " "Register \"g24_mastermind_controller:controller\|present_state.A\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.A~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.A~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|present_state.A"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.D g24_mastermind_controller:controller\|present_state.D~_emulated g24_mastermind_controller:controller\|present_state.D~1 " "Register \"g24_mastermind_controller:controller\|present_state.D\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.D~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.D~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|present_state.D"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.F g24_mastermind_controller:controller\|present_state.F~_emulated g24_mastermind_controller:controller\|present_state.F~1 " "Register \"g24_mastermind_controller:controller\|present_state.F\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.F~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.F~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|present_state.F"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.G g24_mastermind_controller:controller\|present_state.G~_emulated g24_mastermind_controller:controller\|present_state.G~1 " "Register \"g24_mastermind_controller:controller\|present_state.G\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.G~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.G~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|present_state.G"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_input_state.INIT g24_mastermind_controller:controller\|present_input_state.INIT~_emulated g24_mastermind_controller:controller\|present_input_state.INIT~1 " "Register \"g24_mastermind_controller:controller\|present_input_state.INIT\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_input_state.INIT~_emulated\" and latch \"g24_mastermind_controller:controller\|present_input_state.INIT~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|present_input_state.INIT"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_input_state.HOLD g24_mastermind_controller:controller\|present_input_state.HOLD~_emulated g24_mastermind_controller:controller\|present_input_state.HOLD~1 " "Register \"g24_mastermind_controller:controller\|present_input_state.HOLD\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_input_state.HOLD~_emulated\" and latch \"g24_mastermind_controller:controller\|present_input_state.HOLD~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|present_input_state.HOLD"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.C g24_mastermind_controller:controller\|present_state.C~_emulated g24_mastermind_controller:controller\|present_state.C~1 " "Register \"g24_mastermind_controller:controller\|present_state.C\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.C~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.C~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|present_state.C"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|SR_LD g24_mastermind_controller:controller\|SR_LD~_emulated g24_mastermind_controller:controller\|SR_LD~1 " "Register \"g24_mastermind_controller:controller\|SR_LD\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|SR_LD~_emulated\" and latch \"g24_mastermind_controller:controller\|SR_LD~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449203475061 "|user_pins|g24_mastermind_controller:controller|SR_LD"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1449203475061 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449203475637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449203476189 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203476189 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "443 " "Implemented 443 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449203476451 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449203476451 ""} { "Info" "ICUT_CUT_TM_LCELLS" "398 " "Implemented 398 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449203476451 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449203476451 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449203476451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449203476586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 23:31:16 2015 " "Processing ended: Thu Dec 03 23:31:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449203476586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449203476586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449203476586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449203476586 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449203481564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449203481566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 23:31:18 2015 " "Processing started: Thu Dec 03 23:31:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449203481566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449203481566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off user_pins -c user_pins " "Command: quartus_fit --read_settings_files=off --write_settings_files=off user_pins -c user_pins" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449203481566 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449203481642 ""}
{ "Info" "0" "" "Project  = user_pins" {  } {  } 0 0 "Project  = user_pins" 0 0 "Fitter" 0 0 1449203481643 ""}
{ "Info" "0" "" "Revision = user_pins" {  } {  } 0 0 "Revision = user_pins" 0 0 "Fitter" 0 0 1449203481643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1449203482251 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "user_pins EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"user_pins\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449203483265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449203483295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449203483295 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449203483375 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449203483785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449203483785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449203483785 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449203483785 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/323/lab5/user_pins/" { { 0 { 0 ""} 0 923 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449203483787 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/323/lab5/user_pins/" { { 0 { 0 ""} 0 924 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449203483787 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/323/lab5/user_pins/" { { 0 { 0 ""} 0 925 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449203483787 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449203483787 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1449203483795 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449203484011 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "user_pins.sdc " "Synopsys Design Constraints File file not found: 'user_pins.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449203484012 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449203484012 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|GR_SEL~2\|combout " "Node \"controller\|GR_SEL~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484015 ""} { "Warning" "WSTA_SCC_NODE" "controller\|GR_SEL~7\|dataa " "Node \"controller\|GR_SEL~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484015 ""} { "Warning" "WSTA_SCC_NODE" "controller\|GR_SEL~7\|combout " "Node \"controller\|GR_SEL~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484015 ""} { "Warning" "WSTA_SCC_NODE" "controller\|GR_SEL~2\|datad " "Node \"controller\|GR_SEL~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484015 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484015 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|SR_LD~6\|combout " "Node \"controller\|SR_LD~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484015 ""} { "Warning" "WSTA_SCC_NODE" "controller\|SR_LD~2\|datad " "Node \"controller\|SR_LD~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484015 ""} { "Warning" "WSTA_SCC_NODE" "controller\|SR_LD~2\|combout " "Node \"controller\|SR_LD~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484015 ""} { "Warning" "WSTA_SCC_NODE" "controller\|SR_LD~6\|datab " "Node \"controller\|SR_LD~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484015 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484015 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state~3\|combout " "Node \"controller\|present_state~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484016 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.C~2\|datad " "Node \"controller\|present_state.C~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484016 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.C~2\|combout " "Node \"controller\|present_state.C~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484016 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~3\|dataa " "Node \"controller\|present_state~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484016 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state~0\|combout " "Node \"controller\|present_input_state~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484017 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state.INIT~2\|datad " "Node \"controller\|present_input_state.INIT~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484017 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state.INIT~2\|combout " "Node \"controller\|present_input_state.INIT~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484017 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state~0\|dataa " "Node \"controller\|present_input_state~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484017 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state~1\|combout " "Node \"controller\|present_input_state~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484018 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state.HOLD~2\|datad " "Node \"controller\|present_input_state.HOLD~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484018 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state.HOLD~2\|combout " "Node \"controller\|present_input_state.HOLD~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484018 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state~1\|datab " "Node \"controller\|present_input_state~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484018 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|GR_LD~7\|combout " "Node \"controller\|GR_LD~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484018 ""} { "Warning" "WSTA_SCC_NODE" "controller\|GR_LD~2\|datad " "Node \"controller\|GR_LD~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484018 ""} { "Warning" "WSTA_SCC_NODE" "controller\|GR_LD~2\|combout " "Node \"controller\|GR_LD~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484018 ""} { "Warning" "WSTA_SCC_NODE" "controller\|GR_LD~7\|dataa " "Node \"controller\|GR_LD~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484018 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|SR_SEL~2\|combout " "Node \"controller\|SR_SEL~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484018 ""} { "Warning" "WSTA_SCC_NODE" "controller\|SR_SEL~7\|dataa " "Node \"controller\|SR_SEL~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484018 ""} { "Warning" "WSTA_SCC_NODE" "controller\|SR_SEL~7\|combout " "Node \"controller\|SR_SEL~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484018 ""} { "Warning" "WSTA_SCC_NODE" "controller\|SR_SEL~2\|datad " "Node \"controller\|SR_SEL~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484018 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state~1\|combout " "Node \"controller\|present_state~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.H~2\|datad " "Node \"controller\|present_state.H~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.H~2\|combout " "Node \"controller\|present_state.H~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~1\|dataa " "Node \"controller\|present_state~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484020 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state.F~2\|combout " "Node \"controller\|present_state.F~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~2\|dataa " "Node \"controller\|present_state~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~2\|combout " "Node \"controller\|present_state~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.F~2\|datad " "Node \"controller\|present_state.F~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484020 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state.A~2\|combout " "Node \"controller\|present_state.A~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~4\|datab " "Node \"controller\|present_state~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~4\|combout " "Node \"controller\|present_state~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.A~2\|datad " "Node \"controller\|present_state.A~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484020 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state.D~2\|combout " "Node \"controller\|present_state.D~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~5\|dataa " "Node \"controller\|present_state~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~5\|combout " "Node \"controller\|present_state~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.D~2\|datad " "Node \"controller\|present_state.D~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484020 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484020 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state.B~2\|combout " "Node \"controller\|present_state.B~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484023 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~0\|dataa " "Node \"controller\|present_state~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484023 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~0\|combout " "Node \"controller\|present_state~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484023 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.B~2\|datad " "Node \"controller\|present_state.B~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484023 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484023 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|P_SEL~6\|combout " "Node \"controller\|P_SEL~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484024 ""} { "Warning" "WSTA_SCC_NODE" "controller\|P_SEL~2\|datad " "Node \"controller\|P_SEL~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484024 ""} { "Warning" "WSTA_SCC_NODE" "controller\|P_SEL~2\|combout " "Node \"controller\|P_SEL~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484024 ""} { "Warning" "WSTA_SCC_NODE" "controller\|P_SEL~6\|dataa " "Node \"controller\|P_SEL~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484024 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484024 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state~6\|combout " "Node \"controller\|present_state~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484024 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.G~2\|datad " "Node \"controller\|present_state.G~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484024 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.G~2\|combout " "Node \"controller\|present_state.G~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484024 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~6\|dataa " "Node \"controller\|present_state~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484024 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484024 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|TC_RST~2\|combout " "Node \"controller\|TC_RST~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484025 ""} { "Warning" "WSTA_SCC_NODE" "controller\|TC_RST~6\|dataa " "Node \"controller\|TC_RST~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484025 ""} { "Warning" "WSTA_SCC_NODE" "controller\|TC_RST~6\|combout " "Node \"controller\|TC_RST~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484025 ""} { "Warning" "WSTA_SCC_NODE" "controller\|TC_RST~2\|datad " "Node \"controller\|TC_RST~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203484025 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1449203484025 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449203484030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449203484054 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../user_input/user_pins.vhd" "" { Text "P:/323/lab5/user_input/user_pins.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/323/lab5/user_pins/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449203484054 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449203484150 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449203484150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449203484151 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449203484152 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449203484152 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449203484153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449203484153 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449203484153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449203484201 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449203484202 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449203484202 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449203484236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449203484832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449203485084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449203485095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449203486261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449203486261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449203486368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "P:/323/lab5/user_pins/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449203488272 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449203488272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449203489879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449203489881 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449203489881 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.89 " "Total time spent on timing analysis during the Fitter is 1.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449203489898 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449203489902 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "37 " "Found 37 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments0\[0\] 0 " "Pin \"segments0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments0\[1\] 0 " "Pin \"segments0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments0\[2\] 0 " "Pin \"segments0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments0\[3\] 0 " "Pin \"segments0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments0\[4\] 0 " "Pin \"segments0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments0\[5\] 0 " "Pin \"segments0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments0\[6\] 0 " "Pin \"segments0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[0\] 0 " "Pin \"segments1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[1\] 0 " "Pin \"segments1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[2\] 0 " "Pin \"segments1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[3\] 0 " "Pin \"segments1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[4\] 0 " "Pin \"segments1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[5\] 0 " "Pin \"segments1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments1\[6\] 0 " "Pin \"segments1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[0\] 0 " "Pin \"segments2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[1\] 0 " "Pin \"segments2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[2\] 0 " "Pin \"segments2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[3\] 0 " "Pin \"segments2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[4\] 0 " "Pin \"segments2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[5\] 0 " "Pin \"segments2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments2\[6\] 0 " "Pin \"segments2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[0\] 0 " "Pin \"segments3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[1\] 0 " "Pin \"segments3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[2\] 0 " "Pin \"segments3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[3\] 0 " "Pin \"segments3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[4\] 0 " "Pin \"segments3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[5\] 0 " "Pin \"segments3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments3\[6\] 0 " "Pin \"segments3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exact_score_pins\[0\] 0 " "Pin \"exact_score_pins\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exact_score_pins\[1\] 0 " "Pin \"exact_score_pins\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exact_score_pins\[2\] 0 " "Pin \"exact_score_pins\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exact_score_pins\[3\] 0 " "Pin \"exact_score_pins\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color_score_pins\[0\] 0 " "Pin \"color_score_pins\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color_score_pins\[1\] 0 " "Pin \"color_score_pins\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color_score_pins\[2\] 0 " "Pin \"color_score_pins\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color_score_pins\[3\] 0 " "Pin \"color_score_pins\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "last 0 " "Pin \"last\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449203489915 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1449203489915 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449203490065 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449203490113 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449203490253 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449203490522 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1449203490530 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1449203490601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/323/lab5/user_pins/output_files/user_pins.fit.smsg " "Generated suppressed messages file P:/323/lab5/user_pins/output_files/user_pins.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449203490753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1065 " "Peak virtual memory: 1065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449203491609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 23:31:31 2015 " "Processing ended: Thu Dec 03 23:31:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449203491609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449203491609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449203491609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449203491609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449203497358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449203497359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 23:31:34 2015 " "Processing started: Thu Dec 03 23:31:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449203497359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449203497359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off user_pins -c user_pins " "Command: quartus_asm --read_settings_files=off --write_settings_files=off user_pins -c user_pins" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449203497359 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449203498421 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449203498475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449203500697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 23:31:40 2015 " "Processing ended: Thu Dec 03 23:31:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449203500697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449203500697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449203500697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449203500697 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449203502291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449203505384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449203505386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 23:31:42 2015 " "Processing started: Thu Dec 03 23:31:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449203505386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449203505386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta user_pins -c user_pins " "Command: quartus_sta user_pins -c user_pins" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449203505386 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449203505466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1449203505679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449203505715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449203505715 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1449203505863 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "user_pins.sdc " "Synopsys Design Constraints File file not found: 'user_pins.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449203505977 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449203505977 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449203505979 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449203505979 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name shift shift " "create_clock -period 1.000 -name shift shift" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449203505979 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449203505979 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|GR_SEL~7\|combout " "Node \"controller\|GR_SEL~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505980 ""} { "Warning" "WSTA_SCC_NODE" "controller\|GR_SEL~2\|datab " "Node \"controller\|GR_SEL~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505980 ""} { "Warning" "WSTA_SCC_NODE" "controller\|GR_SEL~2\|combout " "Node \"controller\|GR_SEL~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505980 ""} { "Warning" "WSTA_SCC_NODE" "controller\|GR_SEL~7\|datad " "Node \"controller\|GR_SEL~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505980 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505980 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state~0\|combout " "Node \"controller\|present_input_state~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505982 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state.INIT~2\|dataa " "Node \"controller\|present_input_state.INIT~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505982 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state.INIT~2\|combout " "Node \"controller\|present_input_state.INIT~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505982 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state~0\|datab " "Node \"controller\|present_input_state~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505982 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505982 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state~1\|combout " "Node \"controller\|present_input_state~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505982 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state.HOLD~2\|dataa " "Node \"controller\|present_input_state.HOLD~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505982 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state.HOLD~2\|combout " "Node \"controller\|present_input_state.HOLD~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505982 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_input_state~1\|datad " "Node \"controller\|present_input_state~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505982 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505982 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|GR_LD~7\|combout " "Node \"controller\|GR_LD~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505983 ""} { "Warning" "WSTA_SCC_NODE" "controller\|GR_LD~2\|dataa " "Node \"controller\|GR_LD~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505983 ""} { "Warning" "WSTA_SCC_NODE" "controller\|GR_LD~2\|combout " "Node \"controller\|GR_LD~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505983 ""} { "Warning" "WSTA_SCC_NODE" "controller\|GR_LD~7\|datab " "Node \"controller\|GR_LD~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505983 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505983 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|SR_LD~6\|combout " "Node \"controller\|SR_LD~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505983 ""} { "Warning" "WSTA_SCC_NODE" "controller\|SR_LD~2\|dataa " "Node \"controller\|SR_LD~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505983 ""} { "Warning" "WSTA_SCC_NODE" "controller\|SR_LD~2\|combout " "Node \"controller\|SR_LD~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505983 ""} { "Warning" "WSTA_SCC_NODE" "controller\|SR_LD~6\|dataa " "Node \"controller\|SR_LD~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505983 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505983 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state.G~2\|combout " "Node \"controller\|present_state.G~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505984 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~6\|datad " "Node \"controller\|present_state~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505984 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~6\|combout " "Node \"controller\|present_state~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505984 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.G~2\|datab " "Node \"controller\|present_state.G~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505984 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505984 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state.D~2\|combout " "Node \"controller\|present_state.D~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505985 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~5\|datad " "Node \"controller\|present_state~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505985 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~5\|combout " "Node \"controller\|present_state~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505985 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.D~2\|dataa " "Node \"controller\|present_state.D~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505985 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505985 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state.A~2\|combout " "Node \"controller\|present_state.A~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505985 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~4\|dataa " "Node \"controller\|present_state~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505985 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~4\|combout " "Node \"controller\|present_state~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505985 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.A~2\|dataa " "Node \"controller\|present_state.A~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505985 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505985 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state.B~2\|combout " "Node \"controller\|present_state.B~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505985 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~0\|dataa " "Node \"controller\|present_state~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505985 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~0\|combout " "Node \"controller\|present_state~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505985 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.B~2\|dataa " "Node \"controller\|present_state.B~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505985 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505985 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state.H~2\|combout " "Node \"controller\|present_state.H~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505987 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~1\|datad " "Node \"controller\|present_state~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505987 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~1\|combout " "Node \"controller\|present_state~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505987 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.H~2\|datab " "Node \"controller\|present_state.H~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505987 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505987 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state.C~2\|combout " "Node \"controller\|present_state.C~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505987 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~3\|datad " "Node \"controller\|present_state~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505987 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~3\|combout " "Node \"controller\|present_state~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505987 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.C~2\|dataa " "Node \"controller\|present_state.C~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505987 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505987 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|present_state.F~2\|combout " "Node \"controller\|present_state.F~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505987 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~2\|datad " "Node \"controller\|present_state~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505987 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state~2\|combout " "Node \"controller\|present_state~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505987 ""} { "Warning" "WSTA_SCC_NODE" "controller\|present_state.F~2\|dataa " "Node \"controller\|present_state.F~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505987 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505987 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|SR_SEL~2\|combout " "Node \"controller\|SR_SEL~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505988 ""} { "Warning" "WSTA_SCC_NODE" "controller\|SR_SEL~7\|datad " "Node \"controller\|SR_SEL~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505988 ""} { "Warning" "WSTA_SCC_NODE" "controller\|SR_SEL~7\|combout " "Node \"controller\|SR_SEL~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505988 ""} { "Warning" "WSTA_SCC_NODE" "controller\|SR_SEL~2\|dataa " "Node \"controller\|SR_SEL~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505988 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505988 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|P_SEL~2\|combout " "Node \"controller\|P_SEL~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505989 ""} { "Warning" "WSTA_SCC_NODE" "controller\|P_SEL~6\|datac " "Node \"controller\|P_SEL~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505989 ""} { "Warning" "WSTA_SCC_NODE" "controller\|P_SEL~6\|combout " "Node \"controller\|P_SEL~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505989 ""} { "Warning" "WSTA_SCC_NODE" "controller\|P_SEL~2\|dataa " "Node \"controller\|P_SEL~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505989 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505989 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controller\|TC_RST~2\|combout " "Node \"controller\|TC_RST~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505989 ""} { "Warning" "WSTA_SCC_NODE" "controller\|TC_RST~6\|datac " "Node \"controller\|TC_RST~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505989 ""} { "Warning" "WSTA_SCC_NODE" "controller\|TC_RST~6\|combout " "Node \"controller\|TC_RST~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505989 ""} { "Warning" "WSTA_SCC_NODE" "controller\|TC_RST~2\|dataa " "Node \"controller\|TC_RST~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449203505989 ""}  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1449203505989 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449203505994 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1449203506054 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449203506092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.177 " "Worst-case setup slack is -14.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.177      -377.371 clk  " "  -14.177      -377.371 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.818       -47.585 reset  " "   -3.818       -47.585 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.444       -16.032 shift  " "   -1.444       -16.032 shift " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449203506111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.424 " "Worst-case hold slack is 0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 shift  " "    0.424         0.000 shift " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.950         0.000 reset  " "    0.950         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449203506133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.281 " "Worst-case recovery slack is -1.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.281       -30.315 clk  " "   -1.281       -30.315 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135         0.000 shift  " "    0.135         0.000 shift " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449203506153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.061 " "Worst-case removal slack is 0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061         0.000 shift  " "    0.061         0.000 shift " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288         0.000 clk  " "    0.288         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449203506178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -183.963 clk  " "   -2.064      -183.963 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -19.799 shift  " "   -1.469       -19.799 shift " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -16.133 reset  " "   -1.469       -16.133 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449203506195 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449203506574 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1449203506576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449203506640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.571 " "Worst-case setup slack is -4.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.571      -101.945 clk  " "   -4.571      -101.945 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.248       -15.769 reset  " "   -1.248       -15.769 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046        -0.219 shift  " "   -0.046        -0.219 shift " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449203506665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.222 " "Worst-case hold slack is -0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222        -1.220 clk  " "   -0.222        -1.220 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114         0.000 shift  " "    0.114         0.000 shift " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393         0.000 reset  " "    0.393         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449203506693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.032 " "Worst-case recovery slack is -0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032        -0.064 clk  " "   -0.032        -0.064 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324         0.000 shift  " "    0.324         0.000 shift " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449203506716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.262 " "Worst-case removal slack is -0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262        -1.106 clk  " "   -0.262        -1.106 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023         0.000 shift  " "    0.023         0.000 shift " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449203506740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -147.238 clk  " "   -1.627      -147.238 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -16.222 shift  " "   -1.222       -16.222 shift " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -13.222 reset  " "   -1.222       -13.222 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449203506762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449203506762 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449203507411 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449203507556 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449203507557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449203508024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 23:31:48 2015 " "Processing ended: Thu Dec 03 23:31:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449203508024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449203508024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449203508024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449203508024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449203515437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449203515438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 23:31:52 2015 " "Processing started: Thu Dec 03 23:31:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449203515438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449203515438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off user_pins -c user_pins " "Command: quartus_eda --read_settings_files=off --write_settings_files=off user_pins -c user_pins" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449203515439 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "user_pins.vho\", \"user_pins_fast.vho user_pins_vhd.sdo user_pins_vhd_fast.sdo P:/323/lab5/user_pins/simulation/modelsim/ simulation " "Generated files \"user_pins.vho\", \"user_pins_fast.vho\", \"user_pins_vhd.sdo\" and \"user_pins_vhd_fast.sdo\" in directory \"P:/323/lab5/user_pins/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1449203516687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449203516825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 23:31:56 2015 " "Processing ended: Thu Dec 03 23:31:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449203516825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449203516825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449203516825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449203516825 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 186 s " "Quartus II Full Compilation was successful. 0 errors, 186 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449203517616 ""}
