0.7
2020.2
Nov 18 2020
09:20:35
/home/osm/Documents/SECT-MAYO/MAYO/vivado/add_mod_test_project/add_mod_test_project.sim/sim_1/impl/timing/xsim/adder_tb_time_impl.v,1659378572,verilog,,,,adder;glbl,,,,,,,,
/home/osm/Documents/SECT-MAYO/MAYO/vivado/add_mod_test_project/add_mod_test_project.srcs/sim_1/new/adder_tb.vhd,1659378121,vhdl,,,,adder_tb,,,,,,,,
/home/osm/Documents/SECT-MAYO/MAYO/vivado/add_mod_test_project/add_mod_test_project.srcs/sources_1/new/mod.vhd,1659375411,vhdl,,,,modular,,,,,,,,
