#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan 17 01:44:46 2020
# Process ID: 14460
# Current directory: C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.runs/synth_1
# Command line: vivado.exe -log trabajo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source trabajo.tcl
# Log file: C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.runs/synth_1/trabajo.vds
# Journal file: C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source trabajo.tcl -notrace
Command: synth_design -top trabajo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 734.137 ; gain = 176.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'trabajo' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:59]
INFO: [Synth 8-3491] module 'maquina_cruce' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:34' bound to instance 'MAQUINA_SEMAFORO_CRUCE' of component 'maquina_cruce' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:93]
INFO: [Synth 8-638] synthesizing module 'maquina_cruce' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:46]
	Parameter MODULE bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'divisor_frecuencia' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:34' bound to instance 'TIMER' of component 'divisor_frecuencia' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:70]
INFO: [Synth 8-638] synthesizing module 'divisor_frecuencia' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
	Parameter MODULE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_frecuencia' (1#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
WARNING: [Synth 8-614] signal 'estado_cruce' is read in the process but is not in the sensitivity list [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'maquina_cruce' (2#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:46]
INFO: [Synth 8-3491] module 'maquina_paso' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:34' bound to instance 'MAQUINA_SEMAFORO_PASO' of component 'maquina_paso' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:104]
INFO: [Synth 8-638] synthesizing module 'maquina_paso' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:50]
	Parameter MODULE bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'divisor_frecuencia' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:34' bound to instance 'TIMER' of component 'divisor_frecuencia' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:85]
INFO: [Synth 8-638] synthesizing module 'divisor_frecuencia__parameterized1' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
	Parameter MODULE bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_frecuencia__parameterized1' (2#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
INFO: [Synth 8-3491] module 'decodificador_7_segm' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/decodificador_7_segm.vhd:34' bound to instance 'Decoder_7_segmentos' of component 'decodificador_7_segm' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:94]
INFO: [Synth 8-638] synthesizing module 'decodificador_7_segm' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/decodificador_7_segm.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'decodificador_7_segm' (3#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/decodificador_7_segm.vhd:41]
WARNING: [Synth 8-614] signal 'estado_paso' is read in the process but is not in the sensitivity list [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'maquina_paso' (4#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:50]
WARNING: [Synth 8-3848] Net led in module/entity trabajo does not have driver. [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:54]
WARNING: [Synth 8-3848] Net estado in module/entity trabajo does not have driver. [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'trabajo' (5#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:59]
WARNING: [Synth 8-3917] design trabajo has port digctrl[7] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[6] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[5] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[4] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[3] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[2] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[1] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[0] driven by constant 0
WARNING: [Synth 8-3331] design trabajo has unconnected port led
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[4]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[3]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[2]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[1]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 797.578 ; gain = 240.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 797.578 ; gain = 240.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 797.578 ; gain = 240.188
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/trabajo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/trabajo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 902.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 902.051 ; gain = 344.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 902.051 ; gain = 344.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 902.051 ; gain = 344.660
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'estado_cruce_reg' in module 'maquina_cruce'
INFO: [Synth 8-5544] ROM "Sem2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Sem1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "code" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_cruce_reg' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_cruce_reg' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:87]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                              000
                  iSTATE |                                1 |                              001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_cruce_reg' using encoding 'sequential' in module 'maquina_cruce'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_cruce_reg' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_paso_reg' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:108]
WARNING: [Synth 8-327] inferring latch for variable 'code_reg' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:161]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 902.051 ; gain = 344.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   3 Input     31 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divisor_frecuencia 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maquina_cruce 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module divisor_frecuencia__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module maquina_paso 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   3 Input     31 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design trabajo has port Sem1[0] driven by constant 0
WARNING: [Synth 8-3917] design trabajo has port Sem2[2] driven by constant 0
WARNING: [Synth 8-3917] design trabajo has port Sem2[1] driven by constant 0
WARNING: [Synth 8-3917] design trabajo has port Sem2[0] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[7] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[6] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[5] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[4] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[3] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[2] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[1] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[0] driven by constant 0
WARNING: [Synth 8-3331] design trabajo has unconnected port led
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[4]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[3]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[2]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[1]
WARNING: [Synth 8-3331] design trabajo has unconnected port estado[0]
INFO: [Synth 8-3886] merging instance 'MAQUINA_SEMAFORO_PASO/nextstate_paso_reg[2]' (LD) to 'MAQUINA_SEMAFORO_PASO/nextstate_paso_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MAQUINA_SEMAFORO_PASO/nextstate_paso_reg[1] )
INFO: [Synth 8-3886] merging instance 'MAQUINA_SEMAFORO_PASO/estado_paso_reg[2]' (FDR) to 'MAQUINA_SEMAFORO_PASO/estado_paso_reg[1]'
WARNING: [Synth 8-3332] Sequential element (MAQUINA_SEMAFORO_PASO/nextstate_paso_reg[1]) is unused and will be removed from module trabajo.
WARNING: [Synth 8-3332] Sequential element (MAQUINA_SEMAFORO_PASO/code_reg[3]) is unused and will be removed from module trabajo.
WARNING: [Synth 8-3332] Sequential element (MAQUINA_SEMAFORO_PASO/code_reg[2]) is unused and will be removed from module trabajo.
WARNING: [Synth 8-3332] Sequential element (MAQUINA_SEMAFORO_PASO/code_reg[1]) is unused and will be removed from module trabajo.
WARNING: [Synth 8-3332] Sequential element (MAQUINA_SEMAFORO_PASO/code_reg[0]) is unused and will be removed from module trabajo.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MAQUINA_SEMAFORO_PASO/code_reg[3]__0/Q' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:96]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MAQUINA_SEMAFORO_PASO/code_reg[2]__0/Q' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:96]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MAQUINA_SEMAFORO_PASO/code_reg[1]__0/Q' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:96]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MAQUINA_SEMAFORO_PASO/code_reg[0]__0/Q' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:96]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:96]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 902.051 ; gain = 344.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 902.051 ; gain = 344.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 902.051 ; gain = 344.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 902.148 ; gain = 344.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 917.945 ; gain = 360.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 917.945 ; gain = 360.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 917.945 ; gain = 360.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 917.945 ; gain = 360.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 917.945 ; gain = 360.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 917.945 ; gain = 360.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     4|
|4     |FDRE  |     2|
|5     |LD    |     2|
|6     |IBUF  |     4|
|7     |OBUF  |    26|
|8     |OBUFT |     6|
+------+------+------+

Report Instance Areas: 
+------+-------------------------+--------------+------+
|      |Instance                 |Module        |Cells |
+------+-------------------------+--------------+------+
|1     |top                      |              |    47|
|2     |  MAQUINA_SEMAFORO_CRUCE |maquina_cruce |     5|
|3     |  MAQUINA_SEMAFORO_PASO  |maquina_paso  |     5|
+------+-------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 917.945 ; gain = 360.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 917.945 ; gain = 256.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 917.945 ; gain = 360.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 935.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 46 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 935.027 ; gain = 638.785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 935.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.runs/synth_1/trabajo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file trabajo_utilization_synth.rpt -pb trabajo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 17 01:45:39 2020...
