<div id=toc></div>

# Table of Contents

- [cs.AR](#cs.AR) [Total: 2]


<div id='cs.AR'></div>

# cs.AR [[Back]](#toc)

### [1] [Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation](https://arxiv.org/abs/2601.00450)
*Elham Cheshmikhani,Hamed Farbeh,Hossein Asadi*

Main category: cs.AR

TL;DR: 提出REAP-cache方案，通过消除STT-MRAM缓存中因并行访问导致的读取干扰累积，将MTTF提升171倍，仅增加1%面积和2.7%能耗。


<details>
  <summary>Details</summary>
Motivation: STT-MRAM作为SRAM替代品具有高密度、低功耗等优势，但存在高读取干扰错误率问题。传统ECC方案在并行访问时，未请求的缓存块ECC未被检查，导致读取干扰累积，严重影响缓存可靠性。

Method: 提出REAP-cache方案，完全消除读取干扰累积而不影响缓存性能。首先识别并形式化读取干扰累积现象，然后设计预防机制。

Result: REAP-cache将缓存平均故障时间（MTTF）提升171倍，同时仅增加不到1%的缓存面积和2.7%的能耗消耗。

Conclusion: REAP-cache能有效解决STT-MRAM缓存中的读取干扰累积问题，显著提升可靠性，且硬件开销极小，是实用的解决方案。

Abstract: Spin-Transfer Torque Magnetic RAM (STT-MRAM) as one of the most promising replacements for SRAMs in on-chip cache memories benefits from higher density and scalability, near-zero leakage power, and non-volatility, but its reliability is threatened by high read disturbance error rate. Error-Correcting Codes (ECCs) are conventionally suggested to overcome the read disturbance errors in STT-MRAM caches. By employing aggressive ECCs and checking out a cache block on every read access, a high level of cache reliability is achieved. However, to minimize the cache access time in modern processors, all blocks in the target cache set are simultaneously read in parallel for tags comparison operation and only the requested block is sent out, if any, after checking its ECC. These extra cache block reads without checking their ECCs until requesting the blocks by the processor cause the accumulation of read disturbance error, which significantly degrade the cache reliability. In this paper, we first introduce and formulate the read disturbance accumulation phenomenon and reveal that this accumulation due to conventional parallel accesses of cache blocks significantly increases the cache error rate. Then, we propose a simple yet effective scheme, so-called Read Error Accumulation Preventer cache (REAP-cache), to completely eliminate the accumulation of read disturbances without compromising the cache performance. Our evaluations show that the proposed REAP-cache extends the cache Mean Time To Failure (MTTF) by 171x, while increases the cache area by less than 1% and energy consumption by only 2.7%.

</details>


### [2] [ROBIN: Incremental Oblique Interleaved ECC for Reliability Improvement in STT-MRAM Caches](https://arxiv.org/abs/2601.00456)
*Elham Cheshmikhani,Hamed Farbeh,Hossein Asadi*

Main category: cs.AR

TL;DR: 该论文针对STT-MRAM缓存中数据依赖的错误模式问题，提出了一种名为ROBIN的高效纠错码配置方案，相比传统ECC显著提升了纠错能力。


<details>
  <summary>Details</summary>
Motivation: STT-MRAM作为片上缓存的替代方案具有优势，但其高错误率是主要限制因素。研究发现传统纠错码因数据依赖的错误模式而效率降低，需要更有效的纠错方案。

Method: 首先对数据依赖的错误模式进行综合分析，揭示传统ECC效率低下的原因，然后提出名为ROBIN的高效ECC配置方案来提升纠错能力。

Result: 评估显示传统ECC的低效率使缓存错误率平均增加151.7%，而ROBIN方案将此值降低了28.6倍以上，显著改善了纠错性能。

Conclusion: ROBIN方案有效解决了STT-MRAM中数据依赖错误模式导致的传统ECC效率低下问题，为STT-MRAM在片上缓存应用中的可靠性提供了重要改进。

Abstract: Spin-Transfer Torque Magnetic RAM} (STT-MRAM) is a promising alternative for SRAMs in on-chip cache memories. Besides all its advantages, high error rate in STT-MRAM is a major limiting factor for on-chip cache memories. In this paper, we first present a comprehensive analysis that reveals that the conventional Error-Correcting Codes (ECCs) lose their efficiency due to data-dependent error patterns, and then propose an efficient ECC configuration, so-called ROBIN, to improve the correction capability. The evaluations show that the inefficiency of conventional ECC increases the cache error rate by an average of 151.7% while ROBIN reduces this value by more than 28.6x.

</details>
