#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Sep 17 14:51:17 2020
# Process ID: 3612
# Log file: D:/CE/2-1/Digital Logic/Lab/Lab4/planAhead_run_1/planAhead.log
# Journal file: D:/CE/2-1/Digital Logic/Lab/Lab4/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {D:/CE/2-1/Digital Logic/Lab/Lab4/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin P57 [get_ports B]
endgroup
startgroup
set_property package_pin P58 [get_ports D]
endgroup
set_property package_pin "" [get_ports [list  H]]
startgroup
set_property package_pin P59 [get_ports E]
endgroup
startgroup
set_property package_pin P61 [get_ports H]
endgroup
startgroup
set_property package_pin P62 [get_ports S]
endgroup
startgroup
set_property package_pin P83 [get_ports Y]
endgroup
startgroup
set_property package_pin P62 [get_ports S]
endgroup
set_property package_pin "" [get_ports [list  B]]
set_property is_loc_fixed false [get_ports [list  Y]]
startgroup
set_property package_pin P57 [get_ports H]
endgroup
set_property package_pin "" [get_ports [list  D]]
startgroup
set_property package_pin P58 [get_ports S]
endgroup
set_property package_pin "" [get_ports [list  E]]
set_property package_pin "" [get_ports [list  D]]
startgroup
set_property package_pin P59 [get_ports B]
endgroup
startgroup
set_property package_pin P61 [get_ports D]
endgroup
startgroup
set_property package_pin P62 [get_ports E]
endgroup
set_property is_loc_fixed true [get_ports [list  Y]]
save_constraints
