Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Mar  8 14:44:01 2025
| Host         : DESKTOP-C5JARVU running 64-bit major release  (build 9200)
| Command      : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
| Design       : main
| Device       : xc7a12ticsg325-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 114
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 17         |
| TIMING-18 | Warning  | Missing input or output delay | 97         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -26.838 ns between d_r_reg[5]/C (clocked by clock) and out_reg[16]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -26.912 ns between d_r_reg[5]/C (clocked by clock) and out_reg[13]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -26.948 ns between d_r_reg[5]/C (clocked by clock) and out_reg[11]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -26.963 ns between d_r_reg[5]/C (clocked by clock) and out_reg[12]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -26.965 ns between d_r_reg[5]/C (clocked by clock) and out_reg[10]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -26.995 ns between d_r_reg[5]/C (clocked by clock) and out_reg[7]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -27.037 ns between d_r_reg[5]/C (clocked by clock) and out_reg[6]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -27.069 ns between d_r_reg[5]/C (clocked by clock) and out_reg[14]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -27.198 ns between d_r_reg[5]/C (clocked by clock) and out_reg[15]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -27.201 ns between d_r_reg[5]/C (clocked by clock) and out_reg[8]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -27.202 ns between d_r_reg[5]/C (clocked by clock) and out_reg[5]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -27.212 ns between d_r_reg[5]/C (clocked by clock) and out_reg[0]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -27.215 ns between d_r_reg[5]/C (clocked by clock) and out_reg[9]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -27.226 ns between d_r_reg[5]/C (clocked by clock) and out_reg[1]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -27.391 ns between d_r_reg[5]/C (clocked by clock) and out_reg[2]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -27.394 ns between d_r_reg[5]/C (clocked by clock) and out_reg[4]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -27.397 ns between d_r_reg[5]/C (clocked by clock) and out_reg[3]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on a[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on a[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on a[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on a[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on a[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on a[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on a[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on a[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on a[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on a[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on a[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on a[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on a[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on a[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on a[9] relative to clock(s) clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on b[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on b[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on b[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on b[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on b[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on b[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on b[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on b[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on b[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on b[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on b[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on b[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on b[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on b[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on b[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on b[9] relative to clock(s) clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on c[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on c[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on c[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on c[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on c[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on c[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on c[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on c[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on c[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on c[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on c[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on c[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on c[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on c[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on c[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on c[9] relative to clock(s) clock
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on d[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on d[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on d[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on d[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on d[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on d[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on d[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on d[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on d[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on d[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on d[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on d[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on d[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on d[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on d[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on d[9] relative to clock(s) clock
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on e[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on e[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on e[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on e[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on e[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on e[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on e[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on e[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on e[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on e[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on e[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on e[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on e[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on e[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on e[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on e[9] relative to clock(s) clock
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on out[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on out[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on out[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on out[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on out[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on out[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on out[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on out[16] relative to clock(s) clock
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on out[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on out[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on out[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on out[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on out[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on out[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on out[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on out[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on out[9] relative to clock(s) clock
Related violations: <none>


