-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity DigitRec is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    training_samples_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    training_samples_ce0 : OUT STD_LOGIC;
    training_samples_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    training_samples_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    training_samples_ce1 : OUT STD_LOGIC;
    training_samples_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    test_set_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    test_set_ce0 : OUT STD_LOGIC;
    test_set_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    test_set_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    test_set_ce1 : OUT STD_LOGIC;
    test_set_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    training_labels_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    training_labels_ce0 : OUT STD_LOGIC;
    training_labels_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    results_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    results_ce0 : OUT STD_LOGIC;
    results_we0 : OUT STD_LOGIC;
    results_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of DigitRec is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "DigitRec_DigitRec,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.036094,HLS_SYN_LAT=6030001,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3160,HLS_SYN_LUT=3828,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_1F4 : STD_LOGIC_VECTOR (8 downto 0) := "111110100";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal t_1_reg_451 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_1_fu_259_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_reg_477 : STD_LOGIC_VECTOR (10 downto 0);
    signal test_set_load_reg_487 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln107_fu_310_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln107_reg_510 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal trunc_ln107_1_fu_315_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln107_1_reg_515 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln107_2_fu_320_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln107_2_reg_520 : STD_LOGIC_VECTOR (3 downto 0);
    signal votes_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal votes_ce0 : STD_LOGIC;
    signal votes_we0 : STD_LOGIC;
    signal votes_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal votes_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start : STD_LOGIC;
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_done : STD_LOGIC;
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_idle : STD_LOGIC;
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_ready : STD_LOGIC;
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_2_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_2_1_out_ap_vld : STD_LOGIC;
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_1_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_1_1_out_ap_vld : STD_LOGIC;
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_0_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_0_1_out_ap_vld : STD_LOGIC;
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_2_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_2_1_out_ap_vld : STD_LOGIC;
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_1_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_1_1_out_ap_vld : STD_LOGIC;
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_0_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_0_1_out_ap_vld : STD_LOGIC;
    signal grp_DigitRec_Pipeline_3_fu_172_ap_start : STD_LOGIC;
    signal grp_DigitRec_Pipeline_3_fu_172_ap_done : STD_LOGIC;
    signal grp_DigitRec_Pipeline_3_fu_172_ap_idle : STD_LOGIC;
    signal grp_DigitRec_Pipeline_3_fu_172_ap_ready : STD_LOGIC;
    signal grp_DigitRec_Pipeline_3_fu_172_votes_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DigitRec_Pipeline_3_fu_172_votes_ce0 : STD_LOGIC;
    signal grp_DigitRec_Pipeline_3_fu_172_votes_we0 : STD_LOGIC;
    signal grp_DigitRec_Pipeline_3_fu_172_votes_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_done : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_idle : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_ready : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_labels_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_labels_ce0 : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_ce0 : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_ce1 : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce0 : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce1 : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_2_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_2_3_out_ap_vld : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_1_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_1_3_out_ap_vld : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_0_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_0_3_out_ap_vld : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_2_3_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_2_3_out_o_ap_vld : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_1_3_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_1_3_out_o_ap_vld : STD_LOGIC;
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_0_3_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_0_3_out_o_ap_vld : STD_LOGIC;
    signal grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start : STD_LOGIC;
    signal grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_done : STD_LOGIC;
    signal grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_idle : STD_LOGIC;
    signal grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_ready : STD_LOGIC;
    signal grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_ce0 : STD_LOGIC;
    signal grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_we0 : STD_LOGIC;
    signal grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start : STD_LOGIC;
    signal grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_done : STD_LOGIC;
    signal grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_idle : STD_LOGIC;
    signal grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_ready : STD_LOGIC;
    signal grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_ce0 : STD_LOGIC;
    signal grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_max_label_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_max_label_out_ap_vld : STD_LOGIC;
    signal grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln96_fu_223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DigitRec_Pipeline_3_fu_172_ap_start_reg : STD_LOGIC := '0';
    signal grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal dists_2_0_fu_70 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_1_0_fu_66 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_0_0_fu_62 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal zext_ln35_fu_267_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln96_fu_340_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal t_fu_58 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln96_fu_229_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal labels_0_0_fu_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal labels_1_0_fu_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal labels_2_0_fu_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component DigitRec_DigitRec_Pipeline_SET_KNN_SET IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        labels_2_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        labels_1_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        labels_0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dists_2_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dists_1_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dists_0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        labels_2_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        labels_2_1_out_ap_vld : OUT STD_LOGIC;
        labels_1_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        labels_1_1_out_ap_vld : OUT STD_LOGIC;
        labels_0_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        labels_0_1_out_ap_vld : OUT STD_LOGIC;
        dists_2_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dists_2_1_out_ap_vld : OUT STD_LOGIC;
        dists_1_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dists_1_1_out_ap_vld : OUT STD_LOGIC;
        dists_0_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dists_0_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component DigitRec_DigitRec_Pipeline_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        votes_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        votes_ce0 : OUT STD_LOGIC;
        votes_we0 : OUT STD_LOGIC;
        votes_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DigitRec_DigitRec_Pipeline_TRAINING_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        labels_2_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        labels_1_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        labels_0_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dists_2_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dists_1_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dists_0_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        training_labels_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        training_labels_ce0 : OUT STD_LOGIC;
        training_labels_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        training_samples_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        training_samples_ce0 : OUT STD_LOGIC;
        training_samples_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        training_samples_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        training_samples_ce1 : OUT STD_LOGIC;
        training_samples_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        test_set_load : IN STD_LOGIC_VECTOR (63 downto 0);
        tmp_1 : IN STD_LOGIC_VECTOR (10 downto 0);
        test_set_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        test_set_ce0 : OUT STD_LOGIC;
        test_set_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        test_set_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        test_set_ce1 : OUT STD_LOGIC;
        test_set_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        labels_2_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        labels_2_3_out_ap_vld : OUT STD_LOGIC;
        labels_1_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        labels_1_3_out_ap_vld : OUT STD_LOGIC;
        labels_0_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        labels_0_3_out_ap_vld : OUT STD_LOGIC;
        dists_2_3_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        dists_2_3_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        dists_2_3_out_o_ap_vld : OUT STD_LOGIC;
        dists_1_3_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        dists_1_3_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        dists_1_3_out_o_ap_vld : OUT STD_LOGIC;
        dists_0_3_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        dists_0_3_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        dists_0_3_out_o_ap_vld : OUT STD_LOGIC );
    end component;


    component DigitRec_DigitRec_Pipeline_VITIS_LOOP_69_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty_20 : IN STD_LOGIC_VECTOR (3 downto 0);
        empty_21 : IN STD_LOGIC_VECTOR (3 downto 0);
        empty : IN STD_LOGIC_VECTOR (3 downto 0);
        votes_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        votes_ce0 : OUT STD_LOGIC;
        votes_we0 : OUT STD_LOGIC;
        votes_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        votes_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DigitRec_DigitRec_Pipeline_VITIS_LOOP_72_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        votes_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        votes_ce0 : OUT STD_LOGIC;
        votes_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_label_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_label_out_ap_vld : OUT STD_LOGIC );
    end component;


    component DigitRec_votes_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    votes_U : component DigitRec_votes_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => votes_address0,
        ce0 => votes_ce0,
        we0 => votes_we0,
        d0 => votes_d0,
        q0 => votes_q0);

    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156 : component DigitRec_DigitRec_Pipeline_SET_KNN_SET
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start,
        ap_done => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_done,
        ap_idle => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_idle,
        ap_ready => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_ready,
        labels_2_0 => labels_2_0_fu_82,
        labels_1_0 => labels_1_0_fu_78,
        labels_0_0 => labels_0_0_fu_74,
        dists_2_0 => dists_2_0_fu_70,
        dists_1_0 => dists_1_0_fu_66,
        dists_0_0 => dists_0_0_fu_62,
        labels_2_1_out => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_2_1_out,
        labels_2_1_out_ap_vld => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_2_1_out_ap_vld,
        labels_1_1_out => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_1_1_out,
        labels_1_1_out_ap_vld => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_1_1_out_ap_vld,
        labels_0_1_out => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_0_1_out,
        labels_0_1_out_ap_vld => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_0_1_out_ap_vld,
        dists_2_1_out => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_2_1_out,
        dists_2_1_out_ap_vld => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_2_1_out_ap_vld,
        dists_1_1_out => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_1_1_out,
        dists_1_1_out_ap_vld => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_1_1_out_ap_vld,
        dists_0_1_out => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_0_1_out,
        dists_0_1_out_ap_vld => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_0_1_out_ap_vld);

    grp_DigitRec_Pipeline_3_fu_172 : component DigitRec_DigitRec_Pipeline_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DigitRec_Pipeline_3_fu_172_ap_start,
        ap_done => grp_DigitRec_Pipeline_3_fu_172_ap_done,
        ap_idle => grp_DigitRec_Pipeline_3_fu_172_ap_idle,
        ap_ready => grp_DigitRec_Pipeline_3_fu_172_ap_ready,
        votes_address0 => grp_DigitRec_Pipeline_3_fu_172_votes_address0,
        votes_ce0 => grp_DigitRec_Pipeline_3_fu_172_votes_ce0,
        votes_we0 => grp_DigitRec_Pipeline_3_fu_172_votes_we0,
        votes_d0 => grp_DigitRec_Pipeline_3_fu_172_votes_d0);

    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177 : component DigitRec_DigitRec_Pipeline_TRAINING_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start,
        ap_done => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_done,
        ap_idle => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_idle,
        ap_ready => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_ready,
        labels_2_1_reload => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_2_1_out,
        labels_1_1_reload => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_1_1_out,
        labels_0_1_reload => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_0_1_out,
        dists_2_1_reload => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_2_1_out,
        dists_1_1_reload => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_1_1_out,
        dists_0_1_reload => grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_0_1_out,
        training_labels_address0 => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_labels_address0,
        training_labels_ce0 => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_labels_ce0,
        training_labels_q0 => training_labels_q0,
        training_samples_address0 => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_address0,
        training_samples_ce0 => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_ce0,
        training_samples_q0 => training_samples_q0,
        training_samples_address1 => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_address1,
        training_samples_ce1 => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_ce1,
        training_samples_q1 => training_samples_q1,
        test_set_load => test_set_load_reg_487,
        tmp_1 => tmp_1_reg_477,
        test_set_address0 => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_address0,
        test_set_ce0 => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce0,
        test_set_q0 => test_set_q0,
        test_set_address1 => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_address1,
        test_set_ce1 => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce1,
        test_set_q1 => test_set_q1,
        labels_2_3_out => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_2_3_out,
        labels_2_3_out_ap_vld => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_2_3_out_ap_vld,
        labels_1_3_out => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_1_3_out,
        labels_1_3_out_ap_vld => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_1_3_out_ap_vld,
        labels_0_3_out => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_0_3_out,
        labels_0_3_out_ap_vld => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_0_3_out_ap_vld,
        dists_2_3_out_i => dists_2_0_fu_70,
        dists_2_3_out_o => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_2_3_out_o,
        dists_2_3_out_o_ap_vld => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_2_3_out_o_ap_vld,
        dists_1_3_out_i => dists_1_0_fu_66,
        dists_1_3_out_o => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_1_3_out_o,
        dists_1_3_out_o_ap_vld => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_1_3_out_o_ap_vld,
        dists_0_3_out_i => dists_0_0_fu_62,
        dists_0_3_out_o => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_0_3_out_o,
        dists_0_3_out_o_ap_vld => grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_0_3_out_o_ap_vld);

    grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201 : component DigitRec_DigitRec_Pipeline_VITIS_LOOP_69_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start,
        ap_done => grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_done,
        ap_idle => grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_idle,
        ap_ready => grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_ready,
        empty_20 => trunc_ln107_2_reg_520,
        empty_21 => trunc_ln107_1_reg_515,
        empty => trunc_ln107_reg_510,
        votes_address0 => grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_address0,
        votes_ce0 => grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_ce0,
        votes_we0 => grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_we0,
        votes_d0 => grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_d0,
        votes_q0 => votes_q0);

    grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209 : component DigitRec_DigitRec_Pipeline_VITIS_LOOP_72_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start,
        ap_done => grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_done,
        ap_idle => grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_idle,
        ap_ready => grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_ready,
        votes_address0 => grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_address0,
        votes_ce0 => grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_ce0,
        votes_q0 => votes_q0,
        max_label_out => grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_max_label_out,
        max_label_out_ap_vld => grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_max_label_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_DigitRec_Pipeline_3_fu_172_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DigitRec_Pipeline_3_fu_172_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln96_fu_223_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_DigitRec_Pipeline_3_fu_172_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DigitRec_Pipeline_3_fu_172_ap_ready = ap_const_logic_1)) then 
                    grp_DigitRec_Pipeline_3_fu_172_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln96_fu_223_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_ready = ap_const_logic_1)) then 
                    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_ready = ap_const_logic_1)) then 
                    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_ready = ap_const_logic_1)) then 
                    grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_ready = ap_const_logic_1)) then 
                    grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_fu_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                t_fu_58 <= ap_const_lv9_0;
            elsif (((icmp_ln96_fu_223_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_fu_58 <= add_ln96_fu_229_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_0_3_out_o_ap_vld = ap_const_logic_1))) then
                dists_0_0_fu_62 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_0_3_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_1_3_out_o_ap_vld = ap_const_logic_1))) then
                dists_1_0_fu_66 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_1_3_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_2_3_out_o_ap_vld = ap_const_logic_1))) then
                dists_2_0_fu_70 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_2_3_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                labels_0_0_fu_74 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_0_3_out;
                labels_1_0_fu_78 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_1_3_out;
                labels_2_0_fu_82 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_2_3_out;
                trunc_ln107_1_reg_515 <= trunc_ln107_1_fu_315_p1;
                trunc_ln107_2_reg_520 <= trunc_ln107_2_fu_320_p1;
                trunc_ln107_reg_510 <= trunc_ln107_fu_310_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                t_1_reg_451 <= t_fu_58;
                    tmp_1_reg_477(10 downto 2) <= tmp_1_fu_259_p3(10 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                test_set_load_reg_487 <= test_set_q0;
            end if;
        end if;
    end process;
    tmp_1_reg_477(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_done, grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_done, grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_done, icmp_ln96_fu_223_p2, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln96_fu_223_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add_ln96_fu_229_p2 <= std_logic_vector(unsigned(t_fu_58) + unsigned(ap_const_lv9_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_done)
    begin
        if ((grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_done)
    begin
        if ((grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_done)
    begin
        if ((grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_done, grp_DigitRec_Pipeline_3_fu_172_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_DigitRec_Pipeline_3_fu_172_ap_done = ap_const_logic_0) or (grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln96_fu_223_p2)
    begin
        if (((icmp_ln96_fu_223_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln96_fu_223_p2)
    begin
        if (((icmp_ln96_fu_223_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_DigitRec_Pipeline_3_fu_172_ap_start <= grp_DigitRec_Pipeline_3_fu_172_ap_start_reg;
    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start <= grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg;
    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg;
    grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start <= grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg;
    grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start <= grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg;
    icmp_ln96_fu_223_p2 <= "1" when (t_fu_58 = ap_const_lv9_1F4) else "0";
    results_address0 <= zext_ln96_fu_340_p1(9 - 1 downto 0);

    results_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            results_ce0 <= ap_const_logic_1;
        else 
            results_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    results_d0 <= grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_max_label_out;

    results_we0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            results_we0 <= ap_const_logic_1;
        else 
            results_we0 <= ap_const_logic_0;
        end if; 
    end process;


    test_set_address0_assign_proc : process(ap_CS_fsm_state2, grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_address0, ap_CS_fsm_state5, zext_ln35_fu_267_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            test_set_address0 <= zext_ln35_fu_267_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            test_set_address0 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_address0;
        else 
            test_set_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    test_set_address1 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_address1;

    test_set_ce0_assign_proc : process(ap_CS_fsm_state2, grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            test_set_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            test_set_ce0 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce0;
        else 
            test_set_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    test_set_ce1_assign_proc : process(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            test_set_ce1 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce1;
        else 
            test_set_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_259_p3 <= (t_fu_58 & ap_const_lv2_0);
    training_labels_address0 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_labels_address0;
    training_labels_ce0 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_labels_ce0;
    training_samples_address0 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_address0;
    training_samples_address1 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_address1;
    training_samples_ce0 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_ce0;
    training_samples_ce1 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_ce1;
    trunc_ln107_1_fu_315_p1 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_1_3_out(4 - 1 downto 0);
    trunc_ln107_2_fu_320_p1 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_0_3_out(4 - 1 downto 0);
    trunc_ln107_fu_310_p1 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_2_3_out(4 - 1 downto 0);

    votes_address0_assign_proc : process(ap_CS_fsm_state3, grp_DigitRec_Pipeline_3_fu_172_votes_address0, grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_address0, grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            votes_address0 <= grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            votes_address0 <= grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            votes_address0 <= grp_DigitRec_Pipeline_3_fu_172_votes_address0;
        else 
            votes_address0 <= "XXXX";
        end if; 
    end process;


    votes_ce0_assign_proc : process(ap_CS_fsm_state3, grp_DigitRec_Pipeline_3_fu_172_votes_ce0, grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_ce0, grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            votes_ce0 <= grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            votes_ce0 <= grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            votes_ce0 <= grp_DigitRec_Pipeline_3_fu_172_votes_ce0;
        else 
            votes_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    votes_d0_assign_proc : process(ap_CS_fsm_state3, grp_DigitRec_Pipeline_3_fu_172_votes_d0, grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            votes_d0 <= grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            votes_d0 <= grp_DigitRec_Pipeline_3_fu_172_votes_d0;
        else 
            votes_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    votes_we0_assign_proc : process(ap_CS_fsm_state3, grp_DigitRec_Pipeline_3_fu_172_votes_we0, grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            votes_we0 <= grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            votes_we0 <= grp_DigitRec_Pipeline_3_fu_172_votes_we0;
        else 
            votes_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln35_fu_267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_259_p3),64));
    zext_ln96_fu_340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_1_reg_451),64));
end behav;
