<div id="pf1fa" class="pf w0 h0" data-page-no="1fa"><div class="pc pc1fa w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1fa.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">For 16-bit conversions, the code transitions only after the full code width is present, so</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">the quantization error is -1 LSB to 0 LSB and the code width of each step is 1 LSB.</div><div class="t m0 x9 h1b y2c8e ff1 fsc fc0 sc0 ls0 ws0">28.6.2.5<span class="_ _b"> </span>Linearity errors</div><div class="t m0 x9 hf y799 ff3 fs5 fc0 sc0 ls0 ws0">The ADC may also exhibit non-linearity of several forms. Every effort has been made to</div><div class="t m0 x9 hf ya31 ff3 fs5 fc0 sc0 ls0 ws0">reduce these errors, but the system designers must be aware of these errors because they</div><div class="t m0 x9 hf ya19 ff3 fs5 fc0 sc0 ls0 ws0">affect overall accuracy:</div><div class="t m0 x33 hf ya75 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Zero-scale error (E<span class="fs8 ws198 vc">ZS</span>), sometimes called offset: This error is defined as the difference</div><div class="t m0 x34 hf y62c ff3 fs5 fc0 sc0 ls0 ws0">between the actual code width of the first conversion and the ideal code width. This</div><div class="t m0 x34 hf y14cd ff3 fs5 fc0 sc0 ls0 ws0">is 1/2 LSB in 8-bit, 10-bit, or 12-bit modes and 1 LSB in 16-bit mode. If the first</div><div class="t m0 x34 hf y1545 ff3 fs5 fc0 sc0 ls0 ws0">conversion is 0x001, the difference between the actual 0x001 code width and its ideal</div><div class="t m0 x34 hf y18a6 ff3 fs5 fc0 sc0 ls0 ws0">(1 LSB) is used.</div><div class="t m0 x33 hf y14d0 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Full-scale error (E<span class="fs8 ws198 vc">FS</span>): This error is defined as the difference between the actual code</div><div class="t m0 x117 hf y14d1 ff3 fs5 fc0 sc0 ls0 ws0">width of the last conversion and the ideal code width. This is 1.5 LSB in 8-bit, 10-bit,</div><div class="t m0 x117 hf y14d2 ff3 fs5 fc0 sc0 ls0 ws0">or 12-bit modes and 1 LSB in 16-bit mode. If the last conversion is 0x3FE, the</div><div class="t m0 x117 hf y14d3 ff3 fs5 fc0 sc0 ls0 ws0">difference between the actual 0x3FE code width and its ideal (1 LSB) is used.</div><div class="t m0 x33 hf y2c8f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Differential non-linearity (DNL): This error is defined as the worst-case difference</div><div class="t m0 x117 hf y2c90 ff3 fs5 fc0 sc0 ls0 ws0">between the actual code width and the ideal code width for all conversions.</div><div class="t m0 x33 hf y22d9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Integral non-linearity (INL): This error is defined as the highest-value or absolute</div><div class="t m0 x117 hf y22da ff3 fs5 fc0 sc0 ls0 ws0">value that the running sum of DNL achieves. More simply, this is the worst-case</div><div class="t m0 x117 hf y22db ff3 fs5 fc0 sc0 ls0 ws0">difference of the actual transition voltage to a given code and its corresponding ideal</div><div class="t m0 x117 hf y2c91 ff3 fs5 fc0 sc0 ls0 ws0">transition voltage, for all codes.</div><div class="t m0 x33 hf y2c92 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Total unadjusted error (TUE): This error is defined as the difference between the</div><div class="t m0 x117 hf y2c93 ff3 fs5 fc0 sc0 ls0 ws0">actual transfer function and the ideal straight-line transfer function and includes all</div><div class="t m0 x117 hf y2c94 ff3 fs5 fc0 sc0 ls0 ws0">forms of error.</div><div class="t m0 x9 h1b y2c95 ff1 fsc fc0 sc0 ls0 ws0">28.6.2.6<span class="_ _b"> </span>Code jitter, non-monotonicity, and missing codes</div><div class="t m0 x9 hf y2c96 ff3 fs5 fc0 sc0 ls0 ws0">Analog-to-digital converters are susceptible to three special forms of error:</div><div class="t m0 x33 hf y2c97 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Code jitter: Code jitter is when, at certain points, a given input voltage converts to</div><div class="t m0 x117 hf y2c98 ff3 fs5 fc0 sc0 ls0 ws0">one of the two values when sampled repeatedly. Ideally, when the input voltage is</div><div class="t m0 x117 hf y2c99 ff3 fs5 fc0 sc0 ls0 ws0">infinitesimally smaller than the transition voltage, the converter yields the lower</div><div class="t m0 x117 hf y2c9a ff3 fs5 fc0 sc0 ls0 ws0">code, and vice-versa. However, even small amounts of system noise can cause the</div><div class="t m0 x117 hf y2c9b ff3 fs5 fc0 sc0 ls0 ws0">converter to be indeterminate, between two codes, for a range of input voltages</div><div class="t m0 x117 hf y2c9c ff3 fs5 fc0 sc0 ls0 ws0">around the transition voltage.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Application information</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">506<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
