ğŸ”¥ How to decide in just 5 questions (real Qualcomm checklist)

Ask yourself:
Q1: Does the logic require multiple steps in time?

YES â†’ FSM

NO â†’ normal RTL

Q2: Do outputs change based on â€œprevious cycle decisionsâ€?

YES â†’ FSM

NO â†’ datapath

Q3: Do I need to wait for something? (ready/valid, done, busy)

YES â†’ FSM

NO â†’ pure combinational/sequential

Q4: Do I have more than 3 nested if/else conditions?

YES â†’ probably an FSM hiding in there.

Q5: Could I draw my design as a flowchart?

If yes â†’ itâ€™s naturally an FSM.

ğŸ† Examples to make it crystal clear
1ï¸âƒ£ SYSTOLIC ARRAY

No FSM inside PEs

Just pipeline registers

2ï¸âƒ£ MATRIX CONTROLLER

Needs FSM (load â†’ compute â†’ drain)

3ï¸âƒ£ FIFO

No FSM

Just pointer logic

4ï¸âƒ£ SPI Master

Definitely FSM
(stages: idle â†’ load â†’ shift bits â†’ stop)

5ï¸âƒ£ ALU

No FSM

Pure combinational

6ï¸âƒ£ UART Receiver

FSM
(start bit â†’ shift â†’ stop bit)

ğŸ”¥ Want a cheat-table? (Super useful)
  | Situation                  | FSM? | Why                      |
| -------------------------- | ---- | ------------------------ |
| Multi-step control         | âœ”ï¸   | Must sequence operations |
| Protocol handling          | âœ”ï¸   | Start/stop/ack states    |
| Repetitive dataflow        | âŒ    | No state transitions     |
| Pipelines                  | âŒ    | Continuous flow          |
| Conditional flow           | âœ”ï¸   | Perfect FSM use          |
| Simple combinational block | âŒ    | No state needed          |
