// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Sun Dec 11 09:49:20 2022
// Host        : DESKTOP-CJI9H9H running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA
//               final project/vivado
//               projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/block_map/block_map_sim_netlist.v}
// Design      : block_map
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "block_map,dist_mem_gen_v8_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module block_map
   (a,
    d,
    dpra,
    clk,
    we,
    spo,
    dpo);
  input [9:0]a;
  input [0:0]d;
  input [9:0]dpra;
  input clk;
  input we;
  output [0:0]spo;
  output [0:0]dpo;

  wire [9:0]a;
  wire clk;
  wire [0:0]d;
  wire [0:0]dpo;
  wire [9:0]dpra;
  wire [0:0]spo;
  wire we;
  wire [0:0]NLW_U0_qdpo_UNCONNECTED;
  wire [0:0]NLW_U0_qspo_UNCONNECTED;

  (* C_FAMILY = "artix7" *) 
  (* C_HAS_CLK = "1" *) 
  (* C_HAS_D = "1" *) 
  (* C_HAS_WE = "1" *) 
  (* C_MEM_TYPE = "2" *) 
  (* c_addr_width = "10" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "896" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_dpo = "1" *) 
  (* c_has_dpra = "1" *) 
  (* c_has_i_ce = "0" *) 
  (* c_has_qdpo = "0" *) 
  (* c_has_qdpo_ce = "0" *) 
  (* c_has_qdpo_clk = "0" *) 
  (* c_has_qdpo_rst = "0" *) 
  (* c_has_qdpo_srst = "0" *) 
  (* c_has_qspo = "0" *) 
  (* c_has_qspo_ce = "0" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "1" *) 
  (* c_mem_init_file = "block_map.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_pipeline_stages = "0" *) 
  (* c_qce_joined = "0" *) 
  (* c_qualify_we = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_reg_dpra_input = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "1" *) 
  block_map_dist_mem_gen_v8_0_12 U0
       (.a(a),
        .clk(clk),
        .d(d),
        .dpo(dpo),
        .dpra(dpra),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(NLW_U0_qspo_UNCONNECTED[0]),
        .qspo_ce(1'b1),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(spo),
        .we(we));
endmodule

(* C_ADDR_WIDTH = "10" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "896" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "artix7" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "1" *) (* C_HAS_DPO = "1" *) (* C_HAS_DPRA = "1" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "0" *) (* C_HAS_QSPO_CE = "0" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "1" *) (* C_HAS_WE = "1" *) 
(* C_MEM_INIT_FILE = "block_map.mif" *) (* C_MEM_TYPE = "2" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "1" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module block_map_dist_mem_gen_v8_0_12
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [9:0]a;
  input [0:0]d;
  input [9:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [0:0]spo;
  output [0:0]dpo;
  output [0:0]qspo;
  output [0:0]qdpo;

  wire \<const0> ;
  wire [9:0]a;
  wire clk;
  wire [0:0]d;
  wire [0:0]dpo;
  wire [9:0]dpra;
  wire [0:0]spo;
  wire we;

  assign qdpo[0] = \<const0> ;
  assign qspo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  block_map_dist_mem_gen_v8_0_12_synth \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .d(d),
        .dpo(dpo),
        .dpra(dpra),
        .spo(spo),
        .we(we));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module block_map_dist_mem_gen_v8_0_12_synth
   (spo,
    dpo,
    clk,
    d,
    a,
    dpra,
    we);
  output [0:0]spo;
  output [0:0]dpo;
  input clk;
  input [0:0]d;
  input [9:0]a;
  input [9:0]dpra;
  input we;

  wire [9:0]a;
  wire clk;
  wire [0:0]d;
  wire [0:0]dpo;
  wire [9:0]dpra;
  wire [0:0]spo;
  wire we;

  block_map_dpram \gen_dp_ram.dpram_inst 
       (.a(a),
        .clk(clk),
        .d(d),
        .dpo(dpo),
        .dpra(dpra),
        .spo(spo),
        .we(we));
endmodule

(* ORIG_REF_NAME = "dpram" *) 
module block_map_dpram
   (spo,
    dpo,
    clk,
    d,
    a,
    dpra,
    we);
  output [0:0]spo;
  output [0:0]dpo;
  input clk;
  input [0:0]d;
  input [9:0]a;
  input [9:0]dpra;
  input we;

  wire [9:0]a;
  wire clk;
  wire [0:0]d;
  wire [0:0]dpo;
  wire \dpo[0]_INST_0_i_1_n_0 ;
  wire \dpo[0]_INST_0_i_2_n_0 ;
  wire [9:0]dpra;
  (* RTL_KEEP = "true" *) wire qdpo_int;
  (* RTL_KEEP = "true" *) wire qspo_int;
  wire ram_reg_0_127_0_0_i_1_n_0;
  wire ram_reg_0_127_0_0_n_0;
  wire ram_reg_0_127_0_0_n_1;
  wire ram_reg_128_255_0_0_i_1_n_0;
  wire ram_reg_128_255_0_0_n_0;
  wire ram_reg_128_255_0_0_n_1;
  wire ram_reg_256_383_0_0_i_1_n_0;
  wire ram_reg_256_383_0_0_n_0;
  wire ram_reg_256_383_0_0_n_1;
  wire ram_reg_384_511_0_0_i_1_n_0;
  wire ram_reg_384_511_0_0_n_0;
  wire ram_reg_384_511_0_0_n_1;
  wire ram_reg_512_639_0_0_i_1_n_0;
  wire ram_reg_512_639_0_0_n_0;
  wire ram_reg_512_639_0_0_n_1;
  wire ram_reg_640_767_0_0_i_1_n_0;
  wire ram_reg_640_767_0_0_n_0;
  wire ram_reg_640_767_0_0_n_1;
  wire ram_reg_768_895_0_0_i_1_n_0;
  wire ram_reg_768_895_0_0_n_0;
  wire ram_reg_768_895_0_0_n_1;
  wire [0:0]spo;
  wire \spo[0]_INST_0_i_1_n_0 ;
  wire \spo[0]_INST_0_i_2_n_0 ;
  wire we;

  MUXF7 \dpo[0]_INST_0 
       (.I0(\dpo[0]_INST_0_i_1_n_0 ),
        .I1(\dpo[0]_INST_0_i_2_n_0 ),
        .O(dpo),
        .S(dpra[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dpo[0]_INST_0_i_1 
       (.I0(ram_reg_384_511_0_0_n_0),
        .I1(ram_reg_256_383_0_0_n_0),
        .I2(dpra[8]),
        .I3(ram_reg_128_255_0_0_n_0),
        .I4(dpra[7]),
        .I5(ram_reg_0_127_0_0_n_0),
        .O(\dpo[0]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dpo[0]_INST_0_i_2 
       (.I0(ram_reg_768_895_0_0_n_0),
        .I1(dpra[8]),
        .I2(ram_reg_640_767_0_0_n_0),
        .I3(dpra[7]),
        .I4(ram_reg_512_639_0_0_n_0),
        .O(\dpo[0]_INST_0_i_2_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qdpo_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dpo),
        .Q(qdpo_int),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(spo),
        .Q(qspo_int),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM128X1D #(
    .INIT(128'h0000002240000710AA080288001E01C4)) 
    ram_reg_0_127_0_0
       (.A(a[6:0]),
        .D(d),
        .DPO(ram_reg_0_127_0_0_n_0),
        .DPRA(dpra[6:0]),
        .SPO(ram_reg_0_127_0_0_n_1),
        .WCLK(clk),
        .WE(ram_reg_0_127_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_127_0_0_i_1
       (.I0(we),
        .I1(a[9]),
        .I2(a[7]),
        .I3(a[8]),
        .O(ram_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM128X1D #(
    .INIT(128'h88800020406000022A2200080110E070)) 
    ram_reg_128_255_0_0
       (.A(a[6:0]),
        .D(d),
        .DPO(ram_reg_128_255_0_0_n_0),
        .DPRA(dpra[6:0]),
        .SPO(ram_reg_128_255_0_0_n_1),
        .WCLK(clk),
        .WE(ram_reg_128_255_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    ram_reg_128_255_0_0_i_1
       (.I0(a[8]),
        .I1(a[9]),
        .I2(a[7]),
        .I3(we),
        .O(ram_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM128X1D #(
    .INIT(128'h00280E04011F9C0200000A111F00A700)) 
    ram_reg_256_383_0_0
       (.A(a[6:0]),
        .D(d),
        .DPO(ram_reg_256_383_0_0_n_0),
        .DPRA(dpra[6:0]),
        .SPO(ram_reg_256_383_0_0_n_1),
        .WCLK(clk),
        .WE(ram_reg_256_383_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    ram_reg_256_383_0_0_i_1
       (.I0(a[7]),
        .I1(a[9]),
        .I2(a[8]),
        .I3(we),
        .O(ram_reg_256_383_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM128X1D #(
    .INIT(128'h200A150001C0002A00A0211F10703808)) 
    ram_reg_384_511_0_0
       (.A(a[6:0]),
        .D(d),
        .DPO(ram_reg_384_511_0_0_n_0),
        .DPRA(dpra[6:0]),
        .SPO(ram_reg_384_511_0_0_n_1),
        .WCLK(clk),
        .WE(ram_reg_384_511_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_384_511_0_0_i_1
       (.I0(we),
        .I1(a[9]),
        .I2(a[7]),
        .I3(a[8]),
        .O(ram_reg_384_511_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM128X1D #(
    .INIT(128'h0081000010008000800011F0E01C00A8)) 
    ram_reg_512_639_0_0
       (.A(a[6:0]),
        .D(d),
        .DPO(ram_reg_512_639_0_0_n_0),
        .DPRA(dpra[6:0]),
        .SPO(ram_reg_512_639_0_0_n_1),
        .WCLK(clk),
        .WE(ram_reg_512_639_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    ram_reg_512_639_0_0_i_1
       (.I0(a[7]),
        .I1(a[8]),
        .I2(a[9]),
        .I3(we),
        .O(ram_reg_512_639_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM128X1D #(
    .INIT(128'h0827774024800020023FFFF009120000)) 
    ram_reg_640_767_0_0
       (.A(a[6:0]),
        .D(d),
        .DPO(ram_reg_640_767_0_0_n_0),
        .DPRA(dpra[6:0]),
        .SPO(ram_reg_640_767_0_0_n_1),
        .WCLK(clk),
        .WE(ram_reg_640_767_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_640_767_0_0_i_1
       (.I0(we),
        .I1(a[8]),
        .I2(a[7]),
        .I3(a[9]),
        .O(ram_reg_640_767_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM128X1D #(
    .INIT(128'h05711463C6A88A0023DDCD0090A2A280)) 
    ram_reg_768_895_0_0
       (.A(a[6:0]),
        .D(d),
        .DPO(ram_reg_768_895_0_0_n_0),
        .DPRA(dpra[6:0]),
        .SPO(ram_reg_768_895_0_0_n_1),
        .WCLK(clk),
        .WE(ram_reg_768_895_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_768_895_0_0_i_1
       (.I0(we),
        .I1(a[7]),
        .I2(a[8]),
        .I3(a[9]),
        .O(ram_reg_768_895_0_0_i_1_n_0));
  MUXF7 \spo[0]_INST_0 
       (.I0(\spo[0]_INST_0_i_1_n_0 ),
        .I1(\spo[0]_INST_0_i_2_n_0 ),
        .O(spo),
        .S(a[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spo[0]_INST_0_i_1 
       (.I0(ram_reg_384_511_0_0_n_1),
        .I1(ram_reg_256_383_0_0_n_1),
        .I2(a[8]),
        .I3(ram_reg_128_255_0_0_n_1),
        .I4(a[7]),
        .I5(ram_reg_0_127_0_0_n_1),
        .O(\spo[0]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \spo[0]_INST_0_i_2 
       (.I0(ram_reg_768_895_0_0_n_1),
        .I1(a[8]),
        .I2(ram_reg_640_767_0_0_n_1),
        .I3(a[7]),
        .I4(ram_reg_512_639_0_0_n_1),
        .O(\spo[0]_INST_0_i_2_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
