module writeRegMux(in1 ,in2, RegDst, out);

output [4:0]out;
input [4:0] in1,in2;
input RegDst;
assign out=(RegDst)?in1:in2;

endmodule

module signExtend(in,out);
input [15:0] in;
output[31:0] out;
assign out = 32'(signed' (in)); //this is supposed to extend the sign
endmodule

module ALUSrcMux(in1,in2,ALUSrc, out);
input [31:0] in1,in2;
input ALUSrc;
output [31:0] out;
assign out= (ALUSrc)?in1:in2;

endmodule
