

================================================================
== Vivado HLS Report for 'l2_trigger'
================================================================
* Date:           Fri Apr 13 19:40:42 2018

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        l2_trigger
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z030ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+----------+----------------+-----------+-----------+-----------+----------+
        |                     |     Latency    |    Iteration   |  Initiation Interval  |    Trip   |          |
        |      Loop Name      | min |    max   |     Latency    |  achieved |   target  |   Count   | Pipelined|
        +---------------------+-----+----------+----------------+-----------+-----------+-----------+----------+
        |- Loop 1             |    0|     32767|               1|          -|          -| 0 ~ 32767 |    no    |
        |- Loop 2             |   16|    262152|    2 ~ 32769   |          -|          -|          8|    no    |
        | + Loop 2.1          |    0|     32767|               1|          -|          -| 0 ~ 32767 |    no    |
        |- Loop 3             |    ?|         ?| 260 ~ 88274558 |          -|          -|          ?|    no    |
        | + Loop 3.1          |    0|     32767|               1|          -|          -| 0 ~ 32767 |    no    |
        | + Loop 3.2          |  256|  88077952|   2 ~ 688109   |          -|          -|        128|    no    |
        |  ++ Loop 3.2.1      |    0|    688107|     18 ~ 21    |          -|          -| 0 ~ 32767 |    no    |
        |   +++ Loop 3.2.1.1  |   14|        14|               2|          -|          -|          7|    no    |
        | + Loop 3.3          |    0|    163835|               5|          -|          -| 0 ~ 32767 |    no    |
        +---------------------+-----+----------+----------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|    461|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     110|    152|
|Memory           |       58|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    528|
|Register         |        -|      -|     636|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       58|      4|     746|   1141|
+-----------------+---------+-------+--------+-------+
|Available        |      530|    400|  157200|  78600|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       10|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |l2_trigger_CTRL_BUS_s_axi_U  |l2_trigger_CTRL_BUS_s_axi  |        0|      0|  110|  152|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        0|      0|  110|  152|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------+---------+---+----+------+-----+------+-------------+
    |data_shift1_U  |l2_trigger_data_shift1  |       17|  0|   0|  9216|   17|     1|       156672|
    |data_shift2_U  |l2_trigger_data_shift1  |       17|  0|   0|  9216|   17|     1|       156672|
    |sum_overP1_U   |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |sum_overP2_U   |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |sum_pix1_U     |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |thresh1_U      |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |sum_pix2_U     |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |thresh2_U      |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    +---------------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                        |       58|  0|   0| 25344|  226|     8|       534528|
    +---------------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp_12_fu_1086_p2        |     *    |      2|  0|   1|          28|           8|
    |tmp_13_fu_1091_p2        |     *    |      2|  0|   1|          28|           8|
    |i_5_fu_658_p2            |     +    |      0|  0|  15|          15|           1|
    |i_6_fu_719_p2            |     +    |      0|  0|  15|          15|           1|
    |i_7_fu_741_p2            |     +    |      0|  0|  15|          15|           1|
    |i_8_fu_1021_p2           |     +    |      0|  0|  15|          15|           1|
    |i_9_fu_770_p2            |     +    |      0|  0|  15|          15|           1|
    |kk_2_fu_678_p2           |     +    |      0|  0|   4|           4|           1|
    |kk_3_fu_950_p2           |     +    |      0|  0|   4|           4|           2|
    |tmp_18_fu_804_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_20_fu_815_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_23_fu_956_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_24_fu_962_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_27_fu_884_p2         |     +    |      0|  0|   4|           4|           1|
    |tmp_29_fu_936_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_30_fu_943_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_31_fu_854_p2         |     +    |      0|  0|   7|          15|          15|
    |tmp_32_fu_860_p2         |     +    |      0|  0|   7|          15|          15|
    |tmp_3_fu_708_p2          |     +    |      0|  0|  15|          15|          15|
    |tmp_41_fu_914_p2         |     +    |      0|  0|   7|          15|          15|
    |tmp_42_fu_920_p2         |     +    |      0|  0|   7|          15|          15|
    |tmp_5_fu_759_p2          |     +    |      0|  0|   8|           8|           1|
    |tmp_8_fu_725_p2          |     +    |      0|  0|  15|          15|          15|
    |or_cond_fu_979_p2        |    and   |      0|  0|   1|           1|           1|
    |tmp_nbreadreq_fu_226_p9  |    and   |      0|  0|   1|           1|           0|
    |exitcond1_fu_672_p2      |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_653_p2      |   icmp   |      0|  0|   6|          15|          15|
    |exitcond6_fu_1016_p2     |   icmp   |      0|  0|   6|          15|          15|
    |exitcond7_fu_765_p2      |   icmp   |      0|  0|   6|          15|          15|
    |exitcond8_fu_736_p2      |   icmp   |      0|  0|   6|          15|          15|
    |exitcond9_fu_714_p2      |   icmp   |      0|  0|   6|          15|          15|
    |exitcond_fu_753_p2       |   icmp   |      0|  0|   3|           8|           9|
    |grp_fu_633_p2            |   icmp   |      0|  0|  11|          32|           1|
    |tmp_14_fu_1096_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_21_fu_1100_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_25_fu_968_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_35_fu_974_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_39_fu_992_p2         |    or    |      0|  0|  20|          16|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      4|  0| 461|         698|         528|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  18|         23|    1|         23|
    |ap_sig_ioackin_out_stream_TREADY  |   1|          2|    1|          2|
    |data_shift1_address0              |  14|          5|   14|         70|
    |data_shift1_d0                    |  17|          4|   17|         68|
    |data_shift2_address0              |  14|          5|   14|         70|
    |data_shift2_d0                    |  17|          4|   17|         68|
    |i_1_reg_524                       |  15|          2|   15|         30|
    |i_2_reg_535                       |  15|          2|   15|         30|
    |i_3_reg_569                       |  15|          2|   15|         30|
    |i_4_reg_622                       |  15|          2|   15|         30|
    |i_reg_502                         |  15|          2|   15|         30|
    |in_stream_TDATA_blk_n             |   1|          2|    1|          2|
    |itrig_1_reg_587                   |  32|          3|   32|         96|
    |itrig_reg_557                     |  32|          2|   32|         64|
    |k_reg_546                         |   8|          2|    8|         16|
    |kk_1_reg_610                      |   4|          2|    4|          8|
    |kk_reg_513                        |   4|          2|    4|          8|
    |out_stream_TDATA_blk_n            |   1|          2|    1|          2|
    |sum_overP1_address0               |  11|          3|   11|         33|
    |sum_overP1_d0                     |  32|          4|   32|        128|
    |sum_overP2_address0               |  11|          3|   11|         33|
    |sum_overP2_d0                     |  32|          4|   32|        128|
    |sum_pix1_address0                 |  11|          6|   11|         66|
    |sum_pix1_d0                       |  32|          3|   32|         96|
    |sum_pix2_address0                 |  11|          6|   11|         66|
    |sum_pix2_d0                       |  32|          3|   32|         96|
    |thresh1_address0                  |  11|          4|   11|         44|
    |thresh1_d0                        |  32|          4|   32|        128|
    |thresh2_address0                  |  11|          4|   11|         44|
    |thresh2_d0                        |  32|          4|   32|        128|
    |trig_data                         |  32|          5|   32|        160|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 528|        121|  511|       1797|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |LOW_THRESH_read_reg_1104          |  32|   0|   32|          0|
    |ap_CS_fsm                         |  22|   0|   22|          0|
    |ap_reg_ioackin_out_stream_TREADY  |   1|   0|    1|          0|
    |data_shift1_addr_1_reg_1206       |  14|   0|   14|          0|
    |data_shift2_addr_1_reg_1211       |  14|   0|   14|          0|
    |i_1_reg_524                       |  15|   0|   15|          0|
    |i_2_reg_535                       |  15|   0|   15|          0|
    |i_3_reg_569                       |  15|   0|   15|          0|
    |i_4_reg_622                       |  15|   0|   15|          0|
    |i_8_reg_1296                      |  15|   0|   15|          0|
    |i_9_reg_1178                      |  15|   0|   15|          0|
    |i_reg_502                         |  15|   0|   15|          0|
    |itrig_1_reg_587                   |  32|   0|   32|          0|
    |itrig_reg_557                     |  32|   0|   32|          0|
    |k_reg_546                         |   8|   0|    8|          0|
    |kk_1_reg_610                      |   4|   0|    4|          0|
    |kk_2_reg_1138                     |   4|   0|    4|          0|
    |kk_reg_513                        |   4|   0|    4|          0|
    |phitmp_reg_1221                   |  16|   0|   16|          0|
    |sum_overP1_addr_reg_1236          |  11|   0|   11|          0|
    |sum_overP2_addr_reg_1241          |  11|   0|   11|          0|
    |sum_pix1_addr_3_reg_1196          |  11|   0|   11|          0|
    |sum_pix2_addr_3_reg_1201          |  11|   0|   11|          0|
    |thresh1_addr_1_reg_1311           |  11|   0|   11|          0|
    |thresh2_addr_1_reg_1316           |  11|   0|   11|          0|
    |tmp_10_reg_1321                   |  25|   0|   25|          0|
    |tmp_11_reg_1326                   |  25|   0|   25|          0|
    |tmp_12_reg_1331                   |  32|   0|   32|          0|
    |tmp_13_reg_1337                   |  32|   0|   32|          0|
    |tmp_14_reg_1343                   |   1|   0|    1|          0|
    |tmp_15_reg_1186                   |  15|   0|   64|         49|
    |tmp_16_reg_1216                   |  16|   0|   16|          0|
    |tmp_17_reg_1226                   |  32|   0|   32|          0|
    |tmp_19_reg_1231                   |  32|   0|   32|          0|
    |tmp_1_reg_1112                    |   8|   0|   32|         24|
    |tmp_24_reg_1269                   |  32|   0|   32|          0|
    |tmp_2_reg_1118                    |  15|   0|   15|          0|
    |tmp_36_reg_1282                   |   1|   0|    1|          0|
    |tmp_3_reg_1143                    |   8|   0|   15|          7|
    |tmp_5_reg_1170                    |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 636|   0|  716|         80|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    6|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    6|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      l2_trigger     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      l2_trigger     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      l2_trigger     | return value |
|in_stream_TDATA         |  in |   32|    axis    |  in_stream_V_data_V |    pointer   |
|in_stream_TVALID        |  in |    1|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TREADY        | out |    1|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TDEST         |  in |    6|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TKEEP         |  in |    4|    axis    |  in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB         |  in |    4|    axis    |  in_stream_V_strb_V |    pointer   |
|in_stream_TUSER         |  in |    2|    axis    |  in_stream_V_user_V |    pointer   |
|in_stream_TLAST         |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TID           |  in |    5|    axis    |   in_stream_V_id_V  |    pointer   |
|out_stream_TDATA        | out |   64|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID       | out |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TREADY       |  in |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TDEST        | out |    6|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TKEEP        | out |    8|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB        | out |    8|    axis    | out_stream_V_strb_V |    pointer   |
|out_stream_TUSER        | out |    2|    axis    | out_stream_V_user_V |    pointer   |
|out_stream_TLAST        | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TID          | out |    5|    axis    |  out_stream_V_id_V  |    pointer   |
|trig_data               | out |   32|   ap_ovld  |      trig_data      |    pointer   |
|trig_data_ap_vld        | out |    1|   ap_ovld  |      trig_data      |    pointer   |
|trig_pixel              | out |   32|   ap_ovld  |      trig_pixel     |    pointer   |
|trig_pixel_ap_vld       | out |    1|   ap_ovld  |      trig_pixel     |    pointer   |
+------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2)
	2  / (!exitcond2)
3 --> 
	5  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	3  / (exitcond9)
	4  / (!exitcond9)
5 --> 
	6  / (tmp)
6 --> 
	7  / (exitcond8)
	6  / (!exitcond8)
7 --> 
	8  / (!exitcond)
	18  / (exitcond)
8 --> 
	7  / (exitcond7)
	9  / (!exitcond7)
9 --> 
	10  / true
10 --> 
	11  / (!tmp_22)
	12  / (tmp_22)
11 --> 
	10  / true
12 --> 
	13  / (!tmp_25)
	8  / (tmp_25 & !tmp_34)
	16  / (tmp_25 & tmp_34)
13 --> 
	8  / (!or_cond)
	14  / (or_cond)
14 --> 
	15  / true
15 --> 
	8  / true
16 --> 
	17  / true
17 --> 
	8  / true
18 --> 
	5  / (exitcond6)
	19  / (!exitcond6)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	18  / true
* FSM state operations: 

 <State 1>: 2.38ns
ST_1: stg_23 [1/1] 0.00ns
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V_data_V), !map !102

ST_1: stg_24 [1/1] 0.00ns
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_keep_V), !map !106

ST_1: stg_25 [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_strb_V), !map !110

ST_1: stg_26 [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %in_stream_V_user_V), !map !114

ST_1: stg_27 [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !118

ST_1: stg_28 [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_V_id_V), !map !122

ST_1: stg_29 [1/1] 0.00ns
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %in_stream_V_dest_V), !map !126

ST_1: stg_30 [1/1] 0.00ns
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_data_V), !map !130

ST_1: stg_31 [1/1] 0.00ns
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_keep_V), !map !134

ST_1: stg_32 [1/1] 0.00ns
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_strb_V), !map !138

ST_1: stg_33 [1/1] 0.00ns
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %out_stream_V_user_V), !map !142

ST_1: stg_34 [1/1] 0.00ns
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !146

ST_1: stg_35 [1/1] 0.00ns
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_V_id_V), !map !150

ST_1: stg_36 [1/1] 0.00ns
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_stream_V_dest_V), !map !154

ST_1: stg_37 [1/1] 0.00ns
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_pixels_in_bus), !map !158

ST_1: stg_38 [1/1] 0.00ns
arrayctor.loop1.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i8 %N_BG), !map !164

ST_1: stg_39 [1/1] 0.00ns
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %LOW_THRESH), !map !168

ST_1: stg_40 [1/1] 0.00ns
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap(i32* %trig_data), !map !172

ST_1: stg_41 [1/1] 0.00ns
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %trig_pixel), !map !176

ST_1: stg_42 [1/1] 0.00ns
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @l2_trigger_str) nounwind

ST_1: LOW_THRESH_read [1/1] 1.00ns
arrayctor.loop1.preheader:20  %LOW_THRESH_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %LOW_THRESH)

ST_1: N_BG_read [1/1] 1.00ns
arrayctor.loop1.preheader:21  %N_BG_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %N_BG)

ST_1: n_pixels_in_bus_read [1/1] 1.00ns
arrayctor.loop1.preheader:22  %n_pixels_in_bus_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %n_pixels_in_bus)

ST_1: sum_overP1 [1/1] 2.38ns
arrayctor.loop1.preheader:23  %sum_overP1 = alloca [1152 x i32], align 16

ST_1: sum_overP2 [1/1] 2.38ns
arrayctor.loop1.preheader:24  %sum_overP2 = alloca [1152 x i32], align 16

ST_1: sum_pix1 [1/1] 2.38ns
arrayctor.loop1.preheader:25  %sum_pix1 = alloca [1152 x i32], align 16

ST_1: data_shift1 [1/1] 2.38ns
arrayctor.loop1.preheader:26  %data_shift1 = alloca [9216 x i17], align 4

ST_1: thresh1 [1/1] 2.38ns
arrayctor.loop1.preheader:27  %thresh1 = alloca [1152 x i32], align 16

ST_1: sum_pix2 [1/1] 2.38ns
arrayctor.loop1.preheader:28  %sum_pix2 = alloca [1152 x i32], align 16

ST_1: data_shift2 [1/1] 2.38ns
arrayctor.loop1.preheader:29  %data_shift2 = alloca [9216 x i17], align 4

ST_1: thresh2 [1/1] 2.38ns
arrayctor.loop1.preheader:30  %thresh2 = alloca [1152 x i32], align 16

ST_1: stg_54 [1/1] 0.00ns
arrayctor.loop1.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V, [5 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_55 [1/1] 0.00ns
arrayctor.loop1.preheader:32  call void (...)* @_ssdm_op_SpecInterface(i32* %trig_data, [8 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_56 [1/1] 0.00ns
arrayctor.loop1.preheader:33  call void (...)* @_ssdm_op_SpecInterface(i32* %trig_pixel, [8 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_57 [1/1] 0.00ns
arrayctor.loop1.preheader:34  call void (...)* @_ssdm_op_SpecInterface(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, [5 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_58 [1/1] 0.00ns
arrayctor.loop1.preheader:35  call void (...)* @_ssdm_op_SpecInterface(i16 %n_pixels_in_bus, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: tmp_1 [1/1] 0.00ns
arrayctor.loop1.preheader:36  %tmp_1 = zext i8 %N_BG_read to i32

ST_1: stg_60 [1/1] 0.00ns
arrayctor.loop1.preheader:37  call void (...)* @_ssdm_op_SpecInterface(i8 %N_BG, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_61 [1/1] 0.00ns
arrayctor.loop1.preheader:38  call void (...)* @_ssdm_op_SpecInterface(i32 %LOW_THRESH, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_62 [1/1] 0.00ns
arrayctor.loop1.preheader:39  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_63 [1/1] 0.00ns
arrayctor.loop1.preheader:40  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 0)

ST_1: stg_64 [1/1] 0.00ns
arrayctor.loop1.preheader:41  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_pixel, i32 0)

ST_1: tmp_2 [1/1] 0.00ns
arrayctor.loop1.preheader:42  %tmp_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %n_pixels_in_bus_read, i32 1, i32 15)

ST_1: stg_66 [1/1] 1.31ns
arrayctor.loop1.preheader:43  br label %0


 <State 2>: 3.16ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i15 [ 0, %arrayctor.loop1.preheader ], [ %i_5, %1 ]

ST_2: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_2: exitcond2 [1/1] 1.85ns
:2  %exitcond2 = icmp eq i15 %i, %tmp_2

ST_2: i_5 [1/1] 1.60ns
:3  %i_5 = add i15 %i, 1

ST_2: stg_71 [1/1] 1.31ns
:4  br i1 %exitcond2, label %.preheader84, label %1

ST_2: tmp_4 [1/1] 0.00ns
:0  %tmp_4 = zext i15 %i to i64

ST_2: sum_pix1_addr [1/1] 0.00ns
:1  %sum_pix1_addr = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_4

ST_2: stg_74 [1/1] 2.38ns
:2  store i32 0, i32* %sum_pix1_addr, align 4

ST_2: sum_pix2_addr [1/1] 0.00ns
:3  %sum_pix2_addr = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_4

ST_2: stg_76 [1/1] 2.38ns
:4  store i32 0, i32* %sum_pix2_addr, align 4

ST_2: thresh1_addr [1/1] 0.00ns
:5  %thresh1_addr = getelementptr inbounds [1152 x i32]* %thresh1, i64 0, i64 %tmp_4

ST_2: stg_78 [1/1] 2.38ns
:6  store i32 25500, i32* %thresh1_addr, align 4

ST_2: thresh2_addr [1/1] 0.00ns
:7  %thresh2_addr = getelementptr inbounds [1152 x i32]* %thresh2, i64 0, i64 %tmp_4

ST_2: stg_80 [1/1] 2.38ns
:8  store i32 25500, i32* %thresh2_addr, align 4

ST_2: stg_81 [1/1] 0.00ns
:9  br label %0


 <State 3>: 1.60ns
ST_3: kk [1/1] 0.00ns
.preheader84:0  %kk = phi i4 [ 0, %0 ], [ %kk_2, %.preheader83 ]

ST_3: exitcond1 [1/1] 1.40ns
.preheader84:1  %exitcond1 = icmp eq i4 %kk, -8

ST_3: empty_7 [1/1] 0.00ns
.preheader84:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: kk_2 [1/1] 0.70ns
.preheader84:3  %kk_2 = add i4 %kk, 1

ST_3: stg_86 [1/1] 0.00ns
.preheader84:4  br i1 %exitcond1, label %.preheader82, label %.preheader83.preheader

ST_3: tmp_6 [1/1] 0.00ns
.preheader83.preheader:0  %tmp_6 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %kk, i10 0)

ST_3: p_shl_cast [1/1] 0.00ns
.preheader83.preheader:1  %p_shl_cast = zext i14 %tmp_6 to i15

ST_3: tmp_s [1/1] 0.00ns
.preheader83.preheader:2  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %kk, i7 0)

ST_3: p_shl1_cast [1/1] 0.00ns
.preheader83.preheader:3  %p_shl1_cast = zext i11 %tmp_s to i15

ST_3: tmp_3 [1/1] 1.60ns
.preheader83.preheader:4  %tmp_3 = add i15 %p_shl1_cast, %p_shl_cast

ST_3: stg_92 [1/1] 1.31ns
.preheader83.preheader:5  br label %.preheader83


 <State 4>: 3.98ns
ST_4: i_1 [1/1] 0.00ns
.preheader83:0  %i_1 = phi i15 [ %i_6, %2 ], [ 0, %.preheader83.preheader ]

ST_4: empty_8 [1/1] 0.00ns
.preheader83:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_4: exitcond9 [1/1] 1.85ns
.preheader83:2  %exitcond9 = icmp eq i15 %i_1, %tmp_2

ST_4: i_6 [1/1] 1.60ns
.preheader83:3  %i_6 = add i15 %i_1, 1

ST_4: stg_97 [1/1] 0.00ns
.preheader83:4  br i1 %exitcond9, label %.preheader84, label %2

ST_4: tmp_8 [1/1] 1.60ns
:0  %tmp_8 = add i15 %tmp_3, %i_1

ST_4: tmp_18_cast [1/1] 0.00ns
:1  %tmp_18_cast = zext i15 %tmp_8 to i64

ST_4: data_shift1_addr [1/1] 0.00ns
:2  %data_shift1_addr = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_18_cast

ST_4: data_shift2_addr [1/1] 0.00ns
:3  %data_shift2_addr = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_18_cast

ST_4: stg_102 [1/1] 2.38ns
:4  store i17 0, i17* %data_shift1_addr, align 4

ST_4: stg_103 [1/1] 2.38ns
:5  store i17 0, i17* %data_shift2_addr, align 4

ST_4: stg_104 [1/1] 0.00ns
:6  br label %.preheader83


 <State 5>: 1.31ns
ST_5: tmp [1/1] 0.00ns
.preheader82:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V, i32 1)

ST_5: stg_106 [1/1] 1.31ns
.preheader82:1  br i1 %tmp, label %.preheader81, label %14

ST_5: stg_107 [1/1] 0.00ns
:0  ret void


 <State 6>: 3.16ns
ST_6: i_2 [1/1] 0.00ns
.preheader81:0  %i_2 = phi i15 [ %i_7, %3 ], [ 0, %.preheader82 ]

ST_6: empty_9 [1/1] 0.00ns
.preheader81:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_6: exitcond8 [1/1] 1.85ns
.preheader81:2  %exitcond8 = icmp eq i15 %i_2, %tmp_2

ST_6: i_7 [1/1] 1.60ns
.preheader81:3  %i_7 = add i15 %i_2, 1

ST_6: stg_112 [1/1] 1.31ns
.preheader81:4  br i1 %exitcond8, label %.preheader80, label %3

ST_6: tmp_7 [1/1] 0.00ns
:0  %tmp_7 = zext i15 %i_2 to i64

ST_6: sum_pix1_addr_1 [1/1] 0.00ns
:1  %sum_pix1_addr_1 = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_7

ST_6: stg_115 [1/1] 2.38ns
:2  store i32 0, i32* %sum_pix1_addr_1, align 4

ST_6: sum_pix2_addr_1 [1/1] 0.00ns
:3  %sum_pix2_addr_1 = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_7

ST_6: stg_117 [1/1] 2.38ns
:4  store i32 0, i32* %sum_pix2_addr_1, align 4

ST_6: stg_118 [1/1] 0.00ns
:5  br label %.preheader81


 <State 7>: 2.94ns
ST_7: k [1/1] 0.00ns
.preheader80:0  %k = phi i8 [ 0, %.preheader81 ], [ %tmp_5, %.preheader79 ]

ST_7: itrig [1/1] 0.00ns
.preheader80:1  %itrig = phi i32 [ 0, %.preheader81 ], [ %itrig_1, %.preheader79 ]

ST_7: exitcond [1/1] 1.63ns
.preheader80:2  %exitcond = icmp eq i8 %k, -128

ST_7: empty_10 [1/1] 0.00ns
.preheader80:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_7: tmp_5 [1/1] 1.40ns
.preheader80:4  %tmp_5 = add i8 %k, 1

ST_7: stg_124 [1/1] 1.31ns
.preheader80:5  br i1 %exitcond, label %.preheader, label %.preheader79


 <State 8>: 2.38ns
ST_8: i_3 [1/1] 0.00ns
.preheader79:0  %i_3 = phi i15 [ 0, %.preheader80 ], [ %i_9, %10 ], [ %i_9, %9 ], [ %i_9, %8 ], [ %i_9, %7 ]

ST_8: itrig_1 [1/1] 0.00ns
.preheader79:1  %itrig_1 = phi i32 [ %itrig, %.preheader80 ], [ 1, %8 ], [ 1, %10 ], [ %itrig_1, %7 ], [ %itrig_1, %9 ]

ST_8: empty_11 [1/1] 0.00ns
.preheader79:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_8: exitcond7 [1/1] 1.85ns
.preheader79:3  %exitcond7 = icmp eq i15 %i_3, %tmp_2

ST_8: i_9 [1/1] 1.60ns
.preheader79:4  %i_9 = add i15 %i_3, 1

ST_8: stg_130 [1/1] 0.00ns
.preheader79:5  br i1 %exitcond7, label %.preheader80, label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_8: tmp_15 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_15 = zext i15 %i_3 to i64

ST_8: sum_pix1_addr_3 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %sum_pix1_addr_3 = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_15

ST_8: sum_pix1_load_1 [2/2] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %sum_pix1_load_1 = load i32* %sum_pix1_addr_3, align 4

ST_8: sum_pix2_addr_3 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %sum_pix2_addr_3 = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_15

ST_8: sum_pix2_load_1 [2/2] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %sum_pix2_load_1 = load i32* %sum_pix2_addr_3, align 4


 <State 9>: 6.76ns
ST_9: data_shift1_addr_1 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %data_shift1_addr_1 = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_15

ST_9: data_shift2_addr_1 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %data_shift2_addr_1 = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_15

ST_9: empty_12 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_9: tmp_data_V_2 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_data_V_2 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_9: tmp_16 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %tmp_16 = trunc i32 %tmp_data_V_2 to i16

ST_9: phitmp [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %phitmp = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V_2, i32 16, i32 31)

ST_9: tmp_17 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_17 = sext i16 %tmp_16 to i32

ST_9: sum_pix1_load_1 [1/2] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %sum_pix1_load_1 = load i32* %sum_pix1_addr_3, align 4

ST_9: tmp_18 [1/1] 2.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_18 = add i32 %sum_pix1_load_1, %tmp_17

ST_9: stg_145 [1/1] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  store i32 %tmp_18, i32* %sum_pix1_addr_3, align 4

ST_9: tmp_19 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %tmp_19 = sext i16 %phitmp to i32

ST_9: sum_pix2_load_1 [1/2] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %sum_pix2_load_1 = load i32* %sum_pix2_addr_3, align 4

ST_9: tmp_20 [1/1] 2.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_20 = add i32 %sum_pix2_load_1, %tmp_19

ST_9: stg_149 [1/1] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  store i32 %tmp_20, i32* %sum_pix2_addr_3, align 4

ST_9: sum_overP1_addr [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %sum_overP1_addr = getelementptr inbounds [1152 x i32]* %sum_overP1, i64 0, i64 %tmp_15

ST_9: stg_151 [1/1] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  store i32 0, i32* %sum_overP1_addr, align 4

ST_9: sum_overP2_addr [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %sum_overP2_addr = getelementptr inbounds [1152 x i32]* %sum_overP2, i64 0, i64 %tmp_15

ST_9: stg_153 [1/1] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  store i32 0, i32* %sum_overP2_addr, align 4

ST_9: stg_154 [1/1] 1.31ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  br label %4


 <State 10>: 5.38ns
ST_10: kk_1 [1/1] 0.00ns
:0  %kk_1 = phi i4 [ 6, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %kk_3, %5 ]

ST_10: tmp_22 [1/1] 0.00ns
:1  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %kk_1, i32 3)

ST_10: empty_13 [1/1] 0.00ns
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

ST_10: stg_158 [1/1] 0.00ns
:3  br i1 %tmp_22, label %6, label %5

ST_10: tmp_26 [1/1] 0.00ns
:0  %tmp_26 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %kk_1, i10 0)

ST_10: p_shl4_cast [1/1] 0.00ns
:1  %p_shl4_cast = sext i14 %tmp_26 to i15

ST_10: tmp_28 [1/1] 0.00ns
:2  %tmp_28 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %kk_1, i7 0)

ST_10: p_shl5_cast [1/1] 0.00ns
:3  %p_shl5_cast = sext i11 %tmp_28 to i15

ST_10: tmp_31 [1/1] 1.50ns
:4  %tmp_31 = add i15 %p_shl5_cast, %p_shl4_cast

ST_10: tmp_32 [1/1] 1.50ns
:5  %tmp_32 = add i15 %tmp_31, %i_3

ST_10: tmp_45_cast [1/1] 0.00ns
:6  %tmp_45_cast = zext i15 %tmp_32 to i64

ST_10: data_shift1_addr_2 [1/1] 0.00ns
:7  %data_shift1_addr_2 = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_45_cast

ST_10: data_shift2_addr_2 [1/1] 0.00ns
:8  %data_shift2_addr_2 = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_45_cast

ST_10: data_shift1_load [2/2] 2.38ns
:9  %data_shift1_load = load i17* %data_shift1_addr_2, align 4

ST_10: data_shift2_load [2/2] 2.38ns
:22  %data_shift2_load = load i17* %data_shift2_addr_2, align 4

ST_10: sum_overP1_load [2/2] 2.38ns
:25  %sum_overP1_load = load i32* %sum_overP1_addr, align 4

ST_10: sum_overP2_load [2/2] 2.38ns
:28  %sum_overP2_load = load i32* %sum_overP2_addr, align 4

ST_10: tmp_19_cast [1/1] 0.00ns
:0  %tmp_19_cast = sext i16 %tmp_16 to i17

ST_10: stg_173 [1/1] 2.38ns
:1  store i17 %tmp_19_cast, i17* %data_shift1_addr_1, align 4

ST_10: tmp_21_cast [1/1] 0.00ns
:2  %tmp_21_cast = sext i16 %phitmp to i17

ST_10: stg_175 [1/1] 2.38ns
:3  store i17 %tmp_21_cast, i17* %data_shift2_addr_1, align 4

ST_10: sum_overP1_load_1 [2/2] 2.38ns
:4  %sum_overP1_load_1 = load i32* %sum_overP1_addr, align 4

ST_10: sum_overP2_load_1 [2/2] 2.38ns
:7  %sum_overP2_load_1 = load i32* %sum_overP2_addr, align 4

ST_10: thresh1_addr_2 [1/1] 0.00ns
:10  %thresh1_addr_2 = getelementptr inbounds [1152 x i32]* %thresh1, i64 0, i64 %tmp_15

ST_10: thresh1_load [2/2] 2.38ns
:11  %thresh1_load = load i32* %thresh1_addr_2, align 4


 <State 11>: 6.76ns
ST_11: data_shift1_load [1/2] 2.38ns
:9  %data_shift1_load = load i17* %data_shift1_addr_2, align 4

ST_11: extLd [1/1] 0.00ns
:10  %extLd = sext i17 %data_shift1_load to i32

ST_11: tmp_27 [1/1] 0.70ns
:11  %tmp_27 = add i4 %kk_1, 1

ST_11: tmp_33 [1/1] 0.00ns
:12  %tmp_33 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %tmp_27, i10 0)

ST_11: p_shl2_cast [1/1] 0.00ns
:13  %p_shl2_cast = zext i14 %tmp_33 to i15

ST_11: tmp_40 [1/1] 0.00ns
:14  %tmp_40 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_27, i7 0)

ST_11: p_shl3_cast [1/1] 0.00ns
:15  %p_shl3_cast = zext i11 %tmp_40 to i15

ST_11: tmp_41 [1/1] 1.50ns
:16  %tmp_41 = add i15 %p_shl3_cast, %p_shl2_cast

ST_11: tmp_42 [1/1] 1.50ns
:17  %tmp_42 = add i15 %tmp_41, %i_3

ST_11: tmp_49_cast [1/1] 0.00ns
:18  %tmp_49_cast = zext i15 %tmp_42 to i64

ST_11: data_shift1_addr_3 [1/1] 0.00ns
:19  %data_shift1_addr_3 = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_49_cast

ST_11: data_shift2_addr_3 [1/1] 0.00ns
:20  %data_shift2_addr_3 = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_49_cast

ST_11: stg_192 [1/1] 2.38ns
:21  store i17 %data_shift1_load, i17* %data_shift1_addr_3, align 4

ST_11: data_shift2_load [1/2] 2.38ns
:22  %data_shift2_load = load i17* %data_shift2_addr_2, align 4

ST_11: extLd1 [1/1] 0.00ns
:23  %extLd1 = sext i17 %data_shift2_load to i32

ST_11: stg_195 [1/1] 2.38ns
:24  store i17 %data_shift2_load, i17* %data_shift2_addr_3, align 4

ST_11: sum_overP1_load [1/2] 2.38ns
:25  %sum_overP1_load = load i32* %sum_overP1_addr, align 4

ST_11: tmp_29 [1/1] 2.00ns
:26  %tmp_29 = add i32 %sum_overP1_load, %extLd

ST_11: stg_198 [1/1] 2.38ns
:27  store i32 %tmp_29, i32* %sum_overP1_addr, align 4

ST_11: sum_overP2_load [1/2] 2.38ns
:28  %sum_overP2_load = load i32* %sum_overP2_addr, align 4

ST_11: tmp_30 [1/1] 2.00ns
:29  %tmp_30 = add i32 %sum_overP2_load, %extLd1

ST_11: stg_201 [1/1] 2.38ns
:30  store i32 %tmp_30, i32* %sum_overP2_addr, align 4

ST_11: kk_3 [1/1] 0.70ns
:31  %kk_3 = add i4 %kk_1, -1

ST_11: stg_203 [1/1] 0.00ns
:32  br label %4


 <State 12>: 6.76ns
ST_12: sum_overP1_load_1 [1/2] 2.38ns
:4  %sum_overP1_load_1 = load i32* %sum_overP1_addr, align 4

ST_12: tmp_23 [1/1] 2.00ns
:5  %tmp_23 = add i32 %tmp_17, %sum_overP1_load_1

ST_12: stg_206 [1/1] 2.38ns
:6  store i32 %tmp_23, i32* %sum_overP1_addr, align 4

ST_12: sum_overP2_load_1 [1/2] 2.38ns
:7  %sum_overP2_load_1 = load i32* %sum_overP2_addr, align 4

ST_12: tmp_24 [1/1] 2.00ns
:8  %tmp_24 = add i32 %tmp_19, %sum_overP2_load_1

ST_12: stg_209 [1/1] 2.38ns
:9  store i32 %tmp_24, i32* %sum_overP2_addr, align 4

ST_12: thresh1_load [1/2] 2.38ns
:11  %thresh1_load = load i32* %thresh1_addr_2, align 4

ST_12: tmp_25 [1/1] 2.12ns
:12  %tmp_25 = icmp ugt i32 %tmp_23, %thresh1_load

ST_12: stg_212 [1/1] 0.00ns
:13  br i1 %tmp_25, label %7, label %9

ST_12: thresh2_addr_2 [1/1] 0.00ns
:0  %thresh2_addr_2 = getelementptr inbounds [1152 x i32]* %thresh2, i64 0, i64 %tmp_15

ST_12: thresh2_load [2/2] 2.38ns
:1  %thresh2_load = load i32* %thresh2_addr_2, align 4

ST_12: tmp_36 [1/1] 1.04ns
:3  %tmp_36 = icmp eq i32 %itrig_1, 0

ST_12: tmp_34 [1/1] 1.04ns
:0  %tmp_34 = icmp eq i32 %itrig_1, 0

ST_12: stg_217 [1/1] 0.00ns
:1  br i1 %tmp_34, label %8, label %.preheader79

ST_12: stg_218 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 1)


 <State 13>: 5.65ns
ST_13: thresh2_load [1/2] 2.38ns
:1  %thresh2_load = load i32* %thresh2_addr_2, align 4

ST_13: tmp_35 [1/1] 2.12ns
:2  %tmp_35 = icmp ugt i32 %tmp_24, %thresh2_load

ST_13: or_cond [1/1] 1.15ns
:4  %or_cond = and i1 %tmp_35, %tmp_36

ST_13: stg_222 [1/1] 0.00ns
:5  br i1 %or_cond, label %10, label %.preheader79

ST_13: stg_223 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 1)


 <State 14>: 0.00ns
ST_14: stg_224 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 0)


 <State 15>: 0.00ns
ST_15: tmp_38 [1/1] 0.00ns
:2  %tmp_38 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %i_3, i1 false)

ST_15: tmp_39 [1/1] 0.00ns
:3  %tmp_39 = or i16 %tmp_38, 1

ST_15: tmp_40_cast [1/1] 0.00ns
:4  %tmp_40_cast = zext i16 %tmp_39 to i32

ST_15: stg_228 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 %tmp_40_cast)

ST_15: stg_229 [1/1] 0.00ns
:6  br label %.preheader79


 <State 16>: 0.00ns
ST_16: stg_230 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 0)


 <State 17>: 0.00ns
ST_17: tmp_37 [1/1] 0.00ns
:2  %tmp_37 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %i_3, i1 false)

ST_17: tmp_38_cast [1/1] 0.00ns
:3  %tmp_38_cast = zext i16 %tmp_37 to i32

ST_17: stg_233 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 %tmp_38_cast)

ST_17: stg_234 [1/1] 0.00ns
:5  br label %.preheader79


 <State 18>: 2.38ns
ST_18: i_4 [1/1] 0.00ns
.preheader:0  %i_4 = phi i15 [ %i_8, %._crit_edge87 ], [ 0, %.preheader80 ]

ST_18: empty_14 [1/1] 0.00ns
.preheader:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_18: exitcond6 [1/1] 1.85ns
.preheader:2  %exitcond6 = icmp eq i15 %i_4, %tmp_2

ST_18: i_8 [1/1] 1.60ns
.preheader:3  %i_8 = add i15 %i_4, 1

ST_18: stg_239 [1/1] 0.00ns
.preheader:4  br i1 %exitcond6, label %.preheader82, label %11

ST_18: tmp_9 [1/1] 0.00ns
:0  %tmp_9 = zext i15 %i_4 to i64

ST_18: sum_pix2_addr_2 [1/1] 0.00ns
:1  %sum_pix2_addr_2 = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_9

ST_18: sum_pix2_load [2/2] 2.38ns
:2  %sum_pix2_load = load i32* %sum_pix2_addr_2, align 4

ST_18: sum_pix1_addr_2 [1/1] 0.00ns
:3  %sum_pix1_addr_2 = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_9

ST_18: sum_pix1_load [2/2] 2.38ns
:4  %sum_pix1_load = load i32* %sum_pix1_addr_2, align 4

ST_18: thresh1_addr_1 [1/1] 0.00ns
:14  %thresh1_addr_1 = getelementptr inbounds [1152 x i32]* %thresh1, i64 0, i64 %tmp_9

ST_18: thresh2_addr_1 [1/1] 0.00ns
:17  %thresh2_addr_1 = getelementptr inbounds [1152 x i32]* %thresh2, i64 0, i64 %tmp_9


 <State 19>: 2.38ns
ST_19: sum_pix2_load [1/2] 2.38ns
:2  %sum_pix2_load = load i32* %sum_pix2_addr_2, align 4

ST_19: sum_pix1_load [1/2] 2.38ns
:4  %sum_pix1_load = load i32* %sum_pix1_addr_2, align 4

ST_19: tmp_data_V [1/1] 0.00ns
:5  %tmp_data_V = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %sum_pix2_load, i32 %sum_pix1_load)

ST_19: stg_250 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, i64 %tmp_data_V, i8 -1, i8 -1, i2 undef, i1 undef, i5 undef, i6 undef)

ST_19: tmp_10 [1/1] 0.00ns
:7  %tmp_10 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %sum_pix1_load, i32 7, i32 31)

ST_19: tmp_11 [1/1] 0.00ns
:10  %tmp_11 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %sum_pix2_load, i32 7, i32 31)


 <State 20>: 7.65ns
ST_20: sum_pixP1 [1/1] 0.00ns
:8  %sum_pixP1 = call i28 @_ssdm_op_BitConcatenate.i28.i25.i3(i25 %tmp_10, i3 0)

ST_20: sum_pixP1_cast [1/1] 0.00ns
:9  %sum_pixP1_cast = zext i28 %sum_pixP1 to i32

ST_20: sum_pixP2 [1/1] 0.00ns
:11  %sum_pixP2 = call i28 @_ssdm_op_BitConcatenate.i28.i25.i3(i25 %tmp_11, i3 0)

ST_20: sum_pixP2_cast [1/1] 0.00ns
:12  %sum_pixP2_cast = zext i28 %sum_pixP2 to i32

ST_20: tmp_12 [1/1] 7.65ns
:13  %tmp_12 = mul i32 %sum_pixP1_cast, %tmp_1

ST_20: tmp_13 [1/1] 7.65ns
:16  %tmp_13 = mul i32 %sum_pixP2_cast, %tmp_1


 <State 21>: 2.38ns
ST_21: stg_259 [1/1] 2.38ns
:15  store i32 %tmp_12, i32* %thresh1_addr_1, align 4

ST_21: stg_260 [1/1] 2.38ns
:18  store i32 %tmp_13, i32* %thresh2_addr_1, align 4

ST_21: tmp_14 [1/1] 2.12ns
:19  %tmp_14 = icmp ult i32 %tmp_12, %LOW_THRESH_read

ST_21: stg_262 [1/1] 0.00ns
:20  br i1 %tmp_14, label %12, label %._crit_edge86


 <State 22>: 2.38ns
ST_22: stg_263 [1/1] 2.38ns
:0  store i32 %LOW_THRESH_read, i32* %thresh1_addr_1, align 4

ST_22: stg_264 [1/1] 0.00ns
:1  br label %._crit_edge86

ST_22: tmp_21 [1/1] 2.12ns
._crit_edge86:0  %tmp_21 = icmp ult i32 %tmp_13, %LOW_THRESH_read

ST_22: stg_266 [1/1] 0.00ns
._crit_edge86:1  br i1 %tmp_21, label %13, label %._crit_edge87

ST_22: stg_267 [1/1] 2.38ns
:0  store i32 %LOW_THRESH_read, i32* %thresh2_addr_1, align 4

ST_22: stg_268 [1/1] 0.00ns
:1  br label %._crit_edge87

ST_22: stg_269 [1/1] 0.00ns
._crit_edge87:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ n_pixels_in_bus]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N_BG]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LOW_THRESH]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trig_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trig_pixel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_23               (specbitsmap      ) [ 00000000000000000000000]
stg_24               (specbitsmap      ) [ 00000000000000000000000]
stg_25               (specbitsmap      ) [ 00000000000000000000000]
stg_26               (specbitsmap      ) [ 00000000000000000000000]
stg_27               (specbitsmap      ) [ 00000000000000000000000]
stg_28               (specbitsmap      ) [ 00000000000000000000000]
stg_29               (specbitsmap      ) [ 00000000000000000000000]
stg_30               (specbitsmap      ) [ 00000000000000000000000]
stg_31               (specbitsmap      ) [ 00000000000000000000000]
stg_32               (specbitsmap      ) [ 00000000000000000000000]
stg_33               (specbitsmap      ) [ 00000000000000000000000]
stg_34               (specbitsmap      ) [ 00000000000000000000000]
stg_35               (specbitsmap      ) [ 00000000000000000000000]
stg_36               (specbitsmap      ) [ 00000000000000000000000]
stg_37               (specbitsmap      ) [ 00000000000000000000000]
stg_38               (specbitsmap      ) [ 00000000000000000000000]
stg_39               (specbitsmap      ) [ 00000000000000000000000]
stg_40               (specbitsmap      ) [ 00000000000000000000000]
stg_41               (specbitsmap      ) [ 00000000000000000000000]
stg_42               (spectopmodule    ) [ 00000000000000000000000]
LOW_THRESH_read      (read             ) [ 00111111111111111111111]
N_BG_read            (read             ) [ 00000000000000000000000]
n_pixels_in_bus_read (read             ) [ 00000000000000000000000]
sum_overP1           (alloca           ) [ 00111111111111111111111]
sum_overP2           (alloca           ) [ 00111111111111111111111]
sum_pix1             (alloca           ) [ 00111111111111111111111]
data_shift1          (alloca           ) [ 00111111111111111111111]
thresh1              (alloca           ) [ 00111111111111111111111]
sum_pix2             (alloca           ) [ 00111111111111111111111]
data_shift2          (alloca           ) [ 00111111111111111111111]
thresh2              (alloca           ) [ 00111111111111111111111]
stg_54               (specinterface    ) [ 00000000000000000000000]
stg_55               (specinterface    ) [ 00000000000000000000000]
stg_56               (specinterface    ) [ 00000000000000000000000]
stg_57               (specinterface    ) [ 00000000000000000000000]
stg_58               (specinterface    ) [ 00000000000000000000000]
tmp_1                (zext             ) [ 00111111111111111111111]
stg_60               (specinterface    ) [ 00000000000000000000000]
stg_61               (specinterface    ) [ 00000000000000000000000]
stg_62               (specinterface    ) [ 00000000000000000000000]
stg_63               (write            ) [ 00000000000000000000000]
stg_64               (write            ) [ 00000000000000000000000]
tmp_2                (partselect       ) [ 00111111111111111111111]
stg_66               (br               ) [ 01100000000000000000000]
i                    (phi              ) [ 00100000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000]
exitcond2            (icmp             ) [ 00100000000000000000000]
i_5                  (add              ) [ 01100000000000000000000]
stg_71               (br               ) [ 00111000000000000000000]
tmp_4                (zext             ) [ 00000000000000000000000]
sum_pix1_addr        (getelementptr    ) [ 00000000000000000000000]
stg_74               (store            ) [ 00000000000000000000000]
sum_pix2_addr        (getelementptr    ) [ 00000000000000000000000]
stg_76               (store            ) [ 00000000000000000000000]
thresh1_addr         (getelementptr    ) [ 00000000000000000000000]
stg_78               (store            ) [ 00000000000000000000000]
thresh2_addr         (getelementptr    ) [ 00000000000000000000000]
stg_80               (store            ) [ 00000000000000000000000]
stg_81               (br               ) [ 01100000000000000000000]
kk                   (phi              ) [ 00010000000000000000000]
exitcond1            (icmp             ) [ 00011000000000000000000]
empty_7              (speclooptripcount) [ 00000000000000000000000]
kk_2                 (add              ) [ 00111000000000000000000]
stg_86               (br               ) [ 00000000000000000000000]
tmp_6                (bitconcatenate   ) [ 00000000000000000000000]
p_shl_cast           (zext             ) [ 00000000000000000000000]
tmp_s                (bitconcatenate   ) [ 00000000000000000000000]
p_shl1_cast          (zext             ) [ 00000000000000000000000]
tmp_3                (add              ) [ 00001000000000000000000]
stg_92               (br               ) [ 00011000000000000000000]
i_1                  (phi              ) [ 00001000000000000000000]
empty_8              (speclooptripcount) [ 00000000000000000000000]
exitcond9            (icmp             ) [ 00011000000000000000000]
i_6                  (add              ) [ 00011000000000000000000]
stg_97               (br               ) [ 00111000000000000000000]
tmp_8                (add              ) [ 00000000000000000000000]
tmp_18_cast          (zext             ) [ 00000000000000000000000]
data_shift1_addr     (getelementptr    ) [ 00000000000000000000000]
data_shift2_addr     (getelementptr    ) [ 00000000000000000000000]
stg_102              (store            ) [ 00000000000000000000000]
stg_103              (store            ) [ 00000000000000000000000]
stg_104              (br               ) [ 00011000000000000000000]
tmp                  (nbreadreq        ) [ 00000111111111111111111]
stg_106              (br               ) [ 00000111111111111111111]
stg_107              (ret              ) [ 00000000000000000000000]
i_2                  (phi              ) [ 00000010000000000000000]
empty_9              (speclooptripcount) [ 00000000000000000000000]
exitcond8            (icmp             ) [ 00000111111111111111111]
i_7                  (add              ) [ 00000111111111111111111]
stg_112              (br               ) [ 00000111111111111111111]
tmp_7                (zext             ) [ 00000000000000000000000]
sum_pix1_addr_1      (getelementptr    ) [ 00000000000000000000000]
stg_115              (store            ) [ 00000000000000000000000]
sum_pix2_addr_1      (getelementptr    ) [ 00000000000000000000000]
stg_117              (store            ) [ 00000000000000000000000]
stg_118              (br               ) [ 00000111111111111111111]
k                    (phi              ) [ 00000001000000000000000]
itrig                (phi              ) [ 00000001111111111100000]
exitcond             (icmp             ) [ 00000111111111111111111]
empty_10             (speclooptripcount) [ 00000000000000000000000]
tmp_5                (add              ) [ 00000111111111111111111]
stg_124              (br               ) [ 00000111111111111111111]
i_3                  (phi              ) [ 00000000111100111100000]
itrig_1              (phi              ) [ 00000111111111111111111]
empty_11             (speclooptripcount) [ 00000000000000000000000]
exitcond7            (icmp             ) [ 00000111111111111111111]
i_9                  (add              ) [ 00000111111111111111111]
stg_130              (br               ) [ 00000111111111111111111]
tmp_15               (zext             ) [ 00000000011110000000000]
sum_pix1_addr_3      (getelementptr    ) [ 00000000010000000000000]
sum_pix2_addr_3      (getelementptr    ) [ 00000000010000000000000]
data_shift1_addr_1   (getelementptr    ) [ 00000000001100000000000]
data_shift2_addr_1   (getelementptr    ) [ 00000000001100000000000]
empty_12             (read             ) [ 00000000000000000000000]
tmp_data_V_2         (extractvalue     ) [ 00000000000000000000000]
tmp_16               (trunc            ) [ 00000000001100000000000]
phitmp               (partselect       ) [ 00000000001100000000000]
tmp_17               (sext             ) [ 00000000001110000000000]
sum_pix1_load_1      (load             ) [ 00000000000000000000000]
tmp_18               (add              ) [ 00000000000000000000000]
stg_145              (store            ) [ 00000000000000000000000]
tmp_19               (sext             ) [ 00000000001110000000000]
sum_pix2_load_1      (load             ) [ 00000000000000000000000]
tmp_20               (add              ) [ 00000000000000000000000]
stg_149              (store            ) [ 00000000000000000000000]
sum_overP1_addr      (getelementptr    ) [ 00000000001110000000000]
stg_151              (store            ) [ 00000000000000000000000]
sum_overP2_addr      (getelementptr    ) [ 00000000001110000000000]
stg_153              (store            ) [ 00000000000000000000000]
stg_154              (br               ) [ 00000111111111111111111]
kk_1                 (phi              ) [ 00000000001100000000000]
tmp_22               (bitselect        ) [ 00000111111111111111111]
empty_13             (speclooptripcount) [ 00000000000000000000000]
stg_158              (br               ) [ 00000000000000000000000]
tmp_26               (bitconcatenate   ) [ 00000000000000000000000]
p_shl4_cast          (sext             ) [ 00000000000000000000000]
tmp_28               (bitconcatenate   ) [ 00000000000000000000000]
p_shl5_cast          (sext             ) [ 00000000000000000000000]
tmp_31               (add              ) [ 00000000000000000000000]
tmp_32               (add              ) [ 00000000000000000000000]
tmp_45_cast          (zext             ) [ 00000000000000000000000]
data_shift1_addr_2   (getelementptr    ) [ 00000000000100000000000]
data_shift2_addr_2   (getelementptr    ) [ 00000000000100000000000]
tmp_19_cast          (sext             ) [ 00000000000000000000000]
stg_173              (store            ) [ 00000000000000000000000]
tmp_21_cast          (sext             ) [ 00000000000000000000000]
stg_175              (store            ) [ 00000000000000000000000]
thresh1_addr_2       (getelementptr    ) [ 00000000000010000000000]
data_shift1_load     (load             ) [ 00000000000000000000000]
extLd                (sext             ) [ 00000000000000000000000]
tmp_27               (add              ) [ 00000000000000000000000]
tmp_33               (bitconcatenate   ) [ 00000000000000000000000]
p_shl2_cast          (zext             ) [ 00000000000000000000000]
tmp_40               (bitconcatenate   ) [ 00000000000000000000000]
p_shl3_cast          (zext             ) [ 00000000000000000000000]
tmp_41               (add              ) [ 00000000000000000000000]
tmp_42               (add              ) [ 00000000000000000000000]
tmp_49_cast          (zext             ) [ 00000000000000000000000]
data_shift1_addr_3   (getelementptr    ) [ 00000000000000000000000]
data_shift2_addr_3   (getelementptr    ) [ 00000000000000000000000]
stg_192              (store            ) [ 00000000000000000000000]
data_shift2_load     (load             ) [ 00000000000000000000000]
extLd1               (sext             ) [ 00000000000000000000000]
stg_195              (store            ) [ 00000000000000000000000]
sum_overP1_load      (load             ) [ 00000000000000000000000]
tmp_29               (add              ) [ 00000000000000000000000]
stg_198              (store            ) [ 00000000000000000000000]
sum_overP2_load      (load             ) [ 00000000000000000000000]
tmp_30               (add              ) [ 00000000000000000000000]
stg_201              (store            ) [ 00000000000000000000000]
kk_3                 (add              ) [ 00000111111111111111111]
stg_203              (br               ) [ 00000111111111111111111]
sum_overP1_load_1    (load             ) [ 00000000000000000000000]
tmp_23               (add              ) [ 00000000000000000000000]
stg_206              (store            ) [ 00000000000000000000000]
sum_overP2_load_1    (load             ) [ 00000000000000000000000]
tmp_24               (add              ) [ 00000000000001000000000]
stg_209              (store            ) [ 00000000000000000000000]
thresh1_load         (load             ) [ 00000000000000000000000]
tmp_25               (icmp             ) [ 00000111111111111111111]
stg_212              (br               ) [ 00000000000000000000000]
thresh2_addr_2       (getelementptr    ) [ 00000000000001000000000]
tmp_36               (icmp             ) [ 00000000000001000000000]
tmp_34               (icmp             ) [ 00000111111111111111111]
stg_217              (br               ) [ 00000111111111111111111]
stg_218              (write            ) [ 00000000000000000000000]
thresh2_load         (load             ) [ 00000000000000000000000]
tmp_35               (icmp             ) [ 00000000000000000000000]
or_cond              (and              ) [ 00000111111111111111111]
stg_222              (br               ) [ 00000111111111111111111]
stg_223              (write            ) [ 00000000000000000000000]
stg_224              (write            ) [ 00000000000000000000000]
tmp_38               (bitconcatenate   ) [ 00000000000000000000000]
tmp_39               (or               ) [ 00000000000000000000000]
tmp_40_cast          (zext             ) [ 00000000000000000000000]
stg_228              (write            ) [ 00000000000000000000000]
stg_229              (br               ) [ 00000111111111111111111]
stg_230              (write            ) [ 00000000000000000000000]
tmp_37               (bitconcatenate   ) [ 00000000000000000000000]
tmp_38_cast          (zext             ) [ 00000000000000000000000]
stg_233              (write            ) [ 00000000000000000000000]
stg_234              (br               ) [ 00000111111111111111111]
i_4                  (phi              ) [ 00000000000000000010000]
empty_14             (speclooptripcount) [ 00000000000000000000000]
exitcond6            (icmp             ) [ 00000111111111111111111]
i_8                  (add              ) [ 00000111111111111111111]
stg_239              (br               ) [ 00000000000000000000000]
tmp_9                (zext             ) [ 00000000000000000000000]
sum_pix2_addr_2      (getelementptr    ) [ 00000000000000000001000]
sum_pix1_addr_2      (getelementptr    ) [ 00000000000000000001000]
thresh1_addr_1       (getelementptr    ) [ 00000000000000000001111]
thresh2_addr_1       (getelementptr    ) [ 00000000000000000001111]
sum_pix2_load        (load             ) [ 00000000000000000000000]
sum_pix1_load        (load             ) [ 00000000000000000000000]
tmp_data_V           (bitconcatenate   ) [ 00000000000000000000000]
stg_250              (write            ) [ 00000000000000000000000]
tmp_10               (partselect       ) [ 00000000000000000000100]
tmp_11               (partselect       ) [ 00000000000000000000100]
sum_pixP1            (bitconcatenate   ) [ 00000000000000000000000]
sum_pixP1_cast       (zext             ) [ 00000000000000000000000]
sum_pixP2            (bitconcatenate   ) [ 00000000000000000000000]
sum_pixP2_cast       (zext             ) [ 00000000000000000000000]
tmp_12               (mul              ) [ 00000000000000000000010]
tmp_13               (mul              ) [ 00000000000000000000011]
stg_259              (store            ) [ 00000000000000000000000]
stg_260              (store            ) [ 00000000000000000000000]
tmp_14               (icmp             ) [ 00000000000000000000001]
stg_262              (br               ) [ 00000000000000000000000]
stg_263              (store            ) [ 00000000000000000000000]
stg_264              (br               ) [ 00000000000000000000000]
tmp_21               (icmp             ) [ 00000111111111111111111]
stg_266              (br               ) [ 00000000000000000000000]
stg_267              (store            ) [ 00000000000000000000000]
stg_268              (br               ) [ 00000000000000000000000]
stg_269              (br               ) [ 00000111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="n_pixels_in_bus">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_pixels_in_bus"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="N_BG">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_BG"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="LOW_THRESH">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOW_THRESH"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="trig_data">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trig_data"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="trig_pixel">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trig_pixel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l2_trigger_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i25.i3"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="sum_overP1_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_overP1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sum_overP2_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_overP2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sum_pix1_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="data_shift1_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_shift1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="thresh1_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thresh1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sum_pix2_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="data_shift2_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_shift2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="thresh2_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thresh2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="LOW_THRESH_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LOW_THRESH_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="N_BG_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_BG_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="n_pixels_in_bus_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_pixels_in_bus_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_63/1 stg_218/12 stg_223/13 stg_224/14 stg_228/15 stg_230/16 stg_233/17 "/>
</bind>
</comp>

<comp id="218" class="1004" name="stg_64_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_64/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_nbreadreq_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="0" index="3" bw="4" slack="0"/>
<pin id="231" dir="0" index="4" bw="2" slack="0"/>
<pin id="232" dir="0" index="5" bw="1" slack="0"/>
<pin id="233" dir="0" index="6" bw="5" slack="0"/>
<pin id="234" dir="0" index="7" bw="6" slack="0"/>
<pin id="235" dir="0" index="8" bw="1" slack="0"/>
<pin id="236" dir="1" index="9" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="empty_12_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="54" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="0" index="3" bw="4" slack="0"/>
<pin id="251" dir="0" index="4" bw="2" slack="0"/>
<pin id="252" dir="0" index="5" bw="1" slack="0"/>
<pin id="253" dir="0" index="6" bw="5" slack="0"/>
<pin id="254" dir="0" index="7" bw="6" slack="0"/>
<pin id="255" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_12/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="stg_250_write_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="0" index="3" bw="8" slack="0"/>
<pin id="270" dir="0" index="4" bw="2" slack="0"/>
<pin id="271" dir="0" index="5" bw="1" slack="0"/>
<pin id="272" dir="0" index="6" bw="5" slack="0"/>
<pin id="273" dir="0" index="7" bw="6" slack="0"/>
<pin id="274" dir="0" index="8" bw="64" slack="0"/>
<pin id="275" dir="0" index="9" bw="1" slack="0"/>
<pin id="276" dir="0" index="10" bw="1" slack="0"/>
<pin id="277" dir="0" index="11" bw="1" slack="0"/>
<pin id="278" dir="0" index="12" bw="1" slack="0"/>
<pin id="279" dir="0" index="13" bw="1" slack="0"/>
<pin id="280" dir="0" index="14" bw="1" slack="0"/>
<pin id="281" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_250/19 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sum_pix1_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="15" slack="0"/>
<pin id="300" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_74/2 stg_115/6 sum_pix1_load_1/8 stg_145/9 sum_pix1_load/18 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sum_pix2_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="15" slack="0"/>
<pin id="312" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_76/2 stg_117/6 sum_pix2_load_1/8 stg_149/9 sum_pix2_load/18 "/>
</bind>
</comp>

<comp id="320" class="1004" name="thresh1_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="15" slack="0"/>
<pin id="324" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh1_addr/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_78/2 thresh1_load/10 stg_259/21 stg_263/22 "/>
</bind>
</comp>

<comp id="332" class="1004" name="thresh2_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="15" slack="0"/>
<pin id="336" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh2_addr/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_80/2 thresh2_load/12 stg_260/21 stg_267/22 "/>
</bind>
</comp>

<comp id="344" class="1004" name="data_shift1_addr_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="15" slack="0"/>
<pin id="348" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift1_addr/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="data_shift2_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="15" slack="0"/>
<pin id="354" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift2_addr/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="14" slack="0"/>
<pin id="358" dir="0" index="1" bw="17" slack="0"/>
<pin id="359" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_102/4 data_shift1_load/10 stg_173/10 stg_192/11 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="14" slack="0"/>
<pin id="364" dir="0" index="1" bw="17" slack="0"/>
<pin id="365" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_103/4 data_shift2_load/10 stg_175/10 stg_195/11 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sum_pix1_addr_1_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="15" slack="0"/>
<pin id="372" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr_1/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sum_pix2_addr_1_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="15" slack="0"/>
<pin id="379" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr_1/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sum_pix1_addr_3_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="15" slack="0"/>
<pin id="386" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr_3/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sum_pix2_addr_3_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="15" slack="0"/>
<pin id="393" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr_3/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="data_shift1_addr_1_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="15" slack="1"/>
<pin id="400" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift1_addr_1/9 "/>
</bind>
</comp>

<comp id="402" class="1004" name="data_shift2_addr_1_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="15" slack="1"/>
<pin id="406" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift2_addr_1/9 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sum_overP1_addr_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="15" slack="1"/>
<pin id="412" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_overP1_addr/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_151/9 sum_overP1_load/10 sum_overP1_load_1/10 stg_198/11 stg_206/12 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sum_overP2_addr_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="15" slack="1"/>
<pin id="424" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_overP2_addr/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_153/9 sum_overP2_load/10 sum_overP2_load_1/10 stg_201/11 stg_209/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="data_shift1_addr_2_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="15" slack="0"/>
<pin id="436" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift1_addr_2/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="data_shift2_addr_2_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="15" slack="0"/>
<pin id="442" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift2_addr_2/10 "/>
</bind>
</comp>

<comp id="446" class="1004" name="thresh1_addr_2_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="15" slack="2"/>
<pin id="450" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh1_addr_2/10 "/>
</bind>
</comp>

<comp id="453" class="1004" name="data_shift1_addr_3_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="15" slack="0"/>
<pin id="457" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift1_addr_3/11 "/>
</bind>
</comp>

<comp id="459" class="1004" name="data_shift2_addr_3_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="15" slack="0"/>
<pin id="463" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift2_addr_3/11 "/>
</bind>
</comp>

<comp id="469" class="1004" name="thresh2_addr_2_gep_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="15" slack="3"/>
<pin id="473" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh2_addr_2/12 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sum_pix2_addr_2_gep_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="15" slack="0"/>
<pin id="480" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr_2/18 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sum_pix1_addr_2_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="15" slack="0"/>
<pin id="487" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr_2/18 "/>
</bind>
</comp>

<comp id="490" class="1004" name="thresh1_addr_1_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="15" slack="0"/>
<pin id="494" dir="1" index="3" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh1_addr_1/18 "/>
</bind>
</comp>

<comp id="496" class="1004" name="thresh2_addr_1_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="15" slack="0"/>
<pin id="500" dir="1" index="3" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh2_addr_1/18 "/>
</bind>
</comp>

<comp id="502" class="1005" name="i_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="15" slack="1"/>
<pin id="504" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="i_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="15" slack="0"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="kk_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="1"/>
<pin id="515" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kk (phireg) "/>
</bind>
</comp>

<comp id="517" class="1004" name="kk_phi_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="4" slack="0"/>
<pin id="521" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk/3 "/>
</bind>
</comp>

<comp id="524" class="1005" name="i_1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="15" slack="1"/>
<pin id="526" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="528" class="1004" name="i_1_phi_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="15" slack="0"/>
<pin id="530" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="531" dir="0" index="2" bw="1" slack="1"/>
<pin id="532" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="535" class="1005" name="i_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="15" slack="1"/>
<pin id="537" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="539" class="1004" name="i_2_phi_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="15" slack="0"/>
<pin id="541" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="542" dir="0" index="2" bw="1" slack="1"/>
<pin id="543" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="544" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="546" class="1005" name="k_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="1"/>
<pin id="548" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="550" class="1004" name="k_phi_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="553" dir="0" index="2" bw="8" slack="0"/>
<pin id="554" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="555" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="557" class="1005" name="itrig_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="itrig (phireg) "/>
</bind>
</comp>

<comp id="561" class="1004" name="itrig_phi_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="2" bw="2" slack="1"/>
<pin id="565" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="itrig/7 "/>
</bind>
</comp>

<comp id="569" class="1005" name="i_3_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="15" slack="1"/>
<pin id="571" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="573" class="1004" name="i_3_phi_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="15" slack="0"/>
<pin id="577" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="578" dir="0" index="4" bw="15" slack="0"/>
<pin id="579" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="6" bw="15" slack="0"/>
<pin id="581" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="8" bw="15" slack="0"/>
<pin id="583" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="10" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="587" class="1005" name="itrig_1_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="itrig_1 (phireg) "/>
</bind>
</comp>

<comp id="592" class="1004" name="itrig_1_phi_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="1"/>
<pin id="594" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="1" slack="1"/>
<pin id="596" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="4" bw="1" slack="1"/>
<pin id="598" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="599" dir="0" index="6" bw="2" slack="0"/>
<pin id="600" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="601" dir="0" index="8" bw="2" slack="0"/>
<pin id="602" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="itrig_1/8 "/>
</bind>
</comp>

<comp id="610" class="1005" name="kk_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="1"/>
<pin id="612" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kk_1 (phireg) "/>
</bind>
</comp>

<comp id="614" class="1004" name="kk_1_phi_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="1"/>
<pin id="616" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="617" dir="0" index="2" bw="4" slack="1"/>
<pin id="618" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk_1/10 "/>
</bind>
</comp>

<comp id="622" class="1005" name="i_4_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="15" slack="1"/>
<pin id="624" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="626" class="1004" name="i_4_phi_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="15" slack="0"/>
<pin id="628" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="629" dir="0" index="2" bw="1" slack="1"/>
<pin id="630" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="631" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/18 "/>
</bind>
</comp>

<comp id="633" class="1004" name="grp_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="2" slack="3"/>
<pin id="635" dir="0" index="1" bw="2" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/12 tmp_34/12 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="15" slack="0"/>
<pin id="645" dir="0" index="1" bw="16" slack="0"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="0" index="3" bw="5" slack="0"/>
<pin id="648" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="exitcond2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="15" slack="0"/>
<pin id="655" dir="0" index="1" bw="15" slack="1"/>
<pin id="656" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="i_5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="15" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_4_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="15" slack="0"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="exitcond1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="0"/>
<pin id="674" dir="0" index="1" bw="4" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="kk_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kk_2/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_6_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="14" slack="0"/>
<pin id="686" dir="0" index="1" bw="4" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_shl_cast_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="14" slack="0"/>
<pin id="694" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_s_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="0"/>
<pin id="698" dir="0" index="1" bw="4" slack="0"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_shl1_cast_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="11" slack="0"/>
<pin id="706" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_3_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="11" slack="0"/>
<pin id="710" dir="0" index="1" bw="14" slack="0"/>
<pin id="711" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="exitcond9_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="15" slack="0"/>
<pin id="716" dir="0" index="1" bw="15" slack="3"/>
<pin id="717" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="i_6_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="15" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_8_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="15" slack="1"/>
<pin id="727" dir="0" index="1" bw="15" slack="0"/>
<pin id="728" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_18_cast_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="15" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="exitcond8_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="15" slack="0"/>
<pin id="738" dir="0" index="1" bw="15" slack="4"/>
<pin id="739" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="i_7_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="15" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_7_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="15" slack="0"/>
<pin id="749" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="exitcond_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_5_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="765" class="1004" name="exitcond7_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="15" slack="0"/>
<pin id="767" dir="0" index="1" bw="15" slack="6"/>
<pin id="768" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/8 "/>
</bind>
</comp>

<comp id="770" class="1004" name="i_9_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="15" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_15_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="15" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_data_V_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="54" slack="0"/>
<pin id="784" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_16_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="0"/>
<pin id="788" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="790" class="1004" name="phitmp_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="0" index="1" bw="32" slack="0"/>
<pin id="793" dir="0" index="2" bw="6" slack="0"/>
<pin id="794" dir="0" index="3" bw="6" slack="0"/>
<pin id="795" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_17_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="0"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_18_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="0" index="1" bw="16" slack="0"/>
<pin id="807" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_19_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="16" slack="0"/>
<pin id="813" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_20_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="16" slack="0"/>
<pin id="818" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/9 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_22_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="4" slack="0"/>
<pin id="825" dir="0" index="2" bw="3" slack="0"/>
<pin id="826" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_26_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="14" slack="0"/>
<pin id="832" dir="0" index="1" bw="4" slack="0"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/10 "/>
</bind>
</comp>

<comp id="838" class="1004" name="p_shl4_cast_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="14" slack="0"/>
<pin id="840" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl4_cast/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_28_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="11" slack="0"/>
<pin id="844" dir="0" index="1" bw="4" slack="0"/>
<pin id="845" dir="0" index="2" bw="1" slack="0"/>
<pin id="846" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/10 "/>
</bind>
</comp>

<comp id="850" class="1004" name="p_shl5_cast_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="11" slack="0"/>
<pin id="852" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl5_cast/10 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_31_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="11" slack="0"/>
<pin id="856" dir="0" index="1" bw="14" slack="0"/>
<pin id="857" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/10 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_32_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="15" slack="0"/>
<pin id="862" dir="0" index="1" bw="15" slack="2"/>
<pin id="863" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/10 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_45_cast_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="15" slack="0"/>
<pin id="868" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_cast/10 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_19_cast_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="1"/>
<pin id="874" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast/10 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_21_cast_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="1"/>
<pin id="878" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/10 "/>
</bind>
</comp>

<comp id="880" class="1004" name="extLd_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="17" slack="0"/>
<pin id="882" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/11 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_27_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="4" slack="1"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/11 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_33_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="14" slack="0"/>
<pin id="892" dir="0" index="1" bw="4" slack="0"/>
<pin id="893" dir="0" index="2" bw="1" slack="0"/>
<pin id="894" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/11 "/>
</bind>
</comp>

<comp id="898" class="1004" name="p_shl2_cast_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="14" slack="0"/>
<pin id="900" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/11 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_40_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="11" slack="0"/>
<pin id="904" dir="0" index="1" bw="4" slack="0"/>
<pin id="905" dir="0" index="2" bw="1" slack="0"/>
<pin id="906" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/11 "/>
</bind>
</comp>

<comp id="910" class="1004" name="p_shl3_cast_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="11" slack="0"/>
<pin id="912" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/11 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_41_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="11" slack="0"/>
<pin id="916" dir="0" index="1" bw="14" slack="0"/>
<pin id="917" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/11 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_42_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="15" slack="0"/>
<pin id="922" dir="0" index="1" bw="15" slack="3"/>
<pin id="923" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/11 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_49_cast_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="15" slack="0"/>
<pin id="928" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast/11 "/>
</bind>
</comp>

<comp id="932" class="1004" name="extLd1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="17" slack="0"/>
<pin id="934" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd1/11 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_29_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="0" index="1" bw="17" slack="0"/>
<pin id="939" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/11 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_30_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="0" index="1" bw="17" slack="0"/>
<pin id="946" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/11 "/>
</bind>
</comp>

<comp id="950" class="1004" name="kk_3_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="4" slack="1"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kk_3/11 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_23_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="2"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/12 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_24_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="16" slack="2"/>
<pin id="964" dir="0" index="1" bw="32" slack="0"/>
<pin id="965" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/12 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_25_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="0"/>
<pin id="970" dir="0" index="1" bw="32" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/12 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_35_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="0" index="1" bw="32" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35/13 "/>
</bind>
</comp>

<comp id="979" class="1004" name="or_cond_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="0"/>
<pin id="981" dir="0" index="1" bw="1" slack="1"/>
<pin id="982" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/13 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_38_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="0"/>
<pin id="986" dir="0" index="1" bw="15" slack="6"/>
<pin id="987" dir="0" index="2" bw="1" slack="0"/>
<pin id="988" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/15 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_39_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="16" slack="0"/>
<pin id="994" dir="0" index="1" bw="16" slack="0"/>
<pin id="995" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39/15 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_40_cast_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="0"/>
<pin id="1000" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/15 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_37_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="0"/>
<pin id="1005" dir="0" index="1" bw="15" slack="5"/>
<pin id="1006" dir="0" index="2" bw="1" slack="0"/>
<pin id="1007" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/17 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_38_cast_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="16" slack="0"/>
<pin id="1013" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_cast/17 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="exitcond6_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="15" slack="0"/>
<pin id="1018" dir="0" index="1" bw="15" slack="6"/>
<pin id="1019" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/18 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="i_8_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="15" slack="0"/>
<pin id="1023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1024" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/18 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_9_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="15" slack="0"/>
<pin id="1029" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/18 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_data_V_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="64" slack="0"/>
<pin id="1037" dir="0" index="1" bw="32" slack="0"/>
<pin id="1038" dir="0" index="2" bw="32" slack="0"/>
<pin id="1039" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V/19 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_10_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="25" slack="0"/>
<pin id="1046" dir="0" index="1" bw="32" slack="0"/>
<pin id="1047" dir="0" index="2" bw="4" slack="0"/>
<pin id="1048" dir="0" index="3" bw="6" slack="0"/>
<pin id="1049" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/19 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_11_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="25" slack="0"/>
<pin id="1056" dir="0" index="1" bw="32" slack="0"/>
<pin id="1057" dir="0" index="2" bw="4" slack="0"/>
<pin id="1058" dir="0" index="3" bw="6" slack="0"/>
<pin id="1059" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/19 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="sum_pixP1_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="28" slack="0"/>
<pin id="1066" dir="0" index="1" bw="25" slack="1"/>
<pin id="1067" dir="0" index="2" bw="1" slack="0"/>
<pin id="1068" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum_pixP1/20 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="sum_pixP1_cast_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="28" slack="0"/>
<pin id="1073" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_pixP1_cast/20 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="sum_pixP2_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="28" slack="0"/>
<pin id="1077" dir="0" index="1" bw="25" slack="1"/>
<pin id="1078" dir="0" index="2" bw="1" slack="0"/>
<pin id="1079" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum_pixP2/20 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="sum_pixP2_cast_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="28" slack="0"/>
<pin id="1084" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_pixP2_cast/20 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_12_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="28" slack="0"/>
<pin id="1088" dir="0" index="1" bw="8" slack="8"/>
<pin id="1089" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12/20 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="tmp_13_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="28" slack="0"/>
<pin id="1093" dir="0" index="1" bw="8" slack="8"/>
<pin id="1094" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13/20 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_14_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="0" index="1" bw="32" slack="9"/>
<pin id="1099" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/21 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_21_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="2"/>
<pin id="1102" dir="0" index="1" bw="32" slack="10"/>
<pin id="1103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/22 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="LOW_THRESH_read_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="9"/>
<pin id="1106" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="LOW_THRESH_read "/>
</bind>
</comp>

<comp id="1112" class="1005" name="tmp_1_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="8"/>
<pin id="1114" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="tmp_2_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="15" slack="1"/>
<pin id="1120" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="i_5_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="15" slack="0"/>
<pin id="1132" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="kk_2_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="4" slack="0"/>
<pin id="1140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kk_2 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="tmp_3_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="15" slack="1"/>
<pin id="1145" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="i_6_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="15" slack="0"/>
<pin id="1153" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="i_7_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="15" slack="0"/>
<pin id="1164" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="tmp_5_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="0"/>
<pin id="1172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="i_9_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="15" slack="0"/>
<pin id="1180" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="tmp_15_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="64" slack="1"/>
<pin id="1188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="sum_pix1_addr_3_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="11" slack="1"/>
<pin id="1198" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix1_addr_3 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="sum_pix2_addr_3_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="11" slack="1"/>
<pin id="1203" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix2_addr_3 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="data_shift1_addr_1_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="14" slack="1"/>
<pin id="1208" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_shift1_addr_1 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="data_shift2_addr_1_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="14" slack="1"/>
<pin id="1213" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_shift2_addr_1 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp_16_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="16" slack="1"/>
<pin id="1218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="phitmp_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="16" slack="1"/>
<pin id="1223" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_17_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="2"/>
<pin id="1228" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="tmp_19_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="2"/>
<pin id="1233" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="sum_overP1_addr_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="11" slack="1"/>
<pin id="1238" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_overP1_addr "/>
</bind>
</comp>

<comp id="1241" class="1005" name="sum_overP2_addr_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="11" slack="1"/>
<pin id="1243" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_overP2_addr "/>
</bind>
</comp>

<comp id="1249" class="1005" name="data_shift1_addr_2_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="14" slack="1"/>
<pin id="1251" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_shift1_addr_2 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="data_shift2_addr_2_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="14" slack="1"/>
<pin id="1256" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_shift2_addr_2 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="thresh1_addr_2_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="11" slack="1"/>
<pin id="1261" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="thresh1_addr_2 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="kk_3_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="4" slack="1"/>
<pin id="1266" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kk_3 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="tmp_24_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="1"/>
<pin id="1271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="thresh2_addr_2_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="11" slack="1"/>
<pin id="1279" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="thresh2_addr_2 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="tmp_36_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="i_8_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="15" slack="0"/>
<pin id="1298" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="sum_pix2_addr_2_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="11" slack="1"/>
<pin id="1303" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix2_addr_2 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="sum_pix1_addr_2_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="11" slack="1"/>
<pin id="1308" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix1_addr_2 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="thresh1_addr_1_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="11" slack="3"/>
<pin id="1313" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="thresh1_addr_1 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="thresh2_addr_1_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="11" slack="3"/>
<pin id="1318" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="thresh2_addr_1 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="tmp_10_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="25" slack="1"/>
<pin id="1323" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="tmp_11_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="25" slack="1"/>
<pin id="1328" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="tmp_12_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="1"/>
<pin id="1333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="tmp_13_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="1"/>
<pin id="1339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_14_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="66" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="237"><net_src comp="104" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="240"><net_src comp="4" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="242"><net_src comp="8" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="226" pin=6"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="226" pin=7"/></net>

<net id="245"><net_src comp="70" pin="0"/><net_sink comp="226" pin=8"/></net>

<net id="256"><net_src comp="114" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="2" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="4" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="260"><net_src comp="6" pin="0"/><net_sink comp="246" pin=4"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="246" pin=5"/></net>

<net id="262"><net_src comp="10" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="246" pin=7"/></net>

<net id="264"><net_src comp="70" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="282"><net_src comp="140" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="284"><net_src comp="16" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="265" pin=4"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="265" pin=5"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="265" pin=6"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="265" pin=7"/></net>

<net id="290"><net_src comp="142" pin="0"/><net_sink comp="265" pin=9"/></net>

<net id="291"><net_src comp="142" pin="0"/><net_sink comp="265" pin=10"/></net>

<net id="292"><net_src comp="144" pin="0"/><net_sink comp="265" pin=11"/></net>

<net id="293"><net_src comp="146" pin="0"/><net_sink comp="265" pin=12"/></net>

<net id="294"><net_src comp="148" pin="0"/><net_sink comp="265" pin=13"/></net>

<net id="295"><net_src comp="150" pin="0"/><net_sink comp="265" pin=14"/></net>

<net id="301"><net_src comp="78" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="56" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="78" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="78" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="84" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="78" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="84" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="78" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="78" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="102" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="361"><net_src comp="344" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="102" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="367"><net_src comp="350" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="78" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="368" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="380"><net_src comp="78" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="375" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="387"><net_src comp="78" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="382" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="394"><net_src comp="78" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="389" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="401"><net_src comp="78" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="78" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="78" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="78" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="56" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="78" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="78" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="445"><net_src comp="438" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="451"><net_src comp="78" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="446" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="458"><net_src comp="78" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="78" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="356" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="466"><net_src comp="453" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="467"><net_src comp="362" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="468"><net_src comp="459" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="474"><net_src comp="78" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="469" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="481"><net_src comp="78" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="476" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="488"><net_src comp="78" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="489"><net_src comp="483" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="495"><net_src comp="78" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="78" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="74" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="86" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="513" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="74" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="524" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="538"><net_src comp="74" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="535" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="549"><net_src comp="106" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="56" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="567"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="561" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="572"><net_src comp="74" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="585"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="586"><net_src comp="573" pin="10"/><net_sink comp="569" pin=0"/></net>

<net id="590"><net_src comp="70" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="604"><net_src comp="557" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="605"><net_src comp="587" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="606"><net_src comp="587" pin="1"/><net_sink comp="592" pin=4"/></net>

<net id="607"><net_src comp="587" pin="1"/><net_sink comp="592" pin=6"/></net>

<net id="608"><net_src comp="587" pin="1"/><net_sink comp="592" pin=8"/></net>

<net id="609"><net_src comp="592" pin="10"/><net_sink comp="587" pin=0"/></net>

<net id="613"><net_src comp="122" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="614" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="625"><net_src comp="74" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="632"><net_src comp="622" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="637"><net_src comp="587" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="56" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="198" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="649"><net_src comp="68" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="204" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="70" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="652"><net_src comp="72" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="657"><net_src comp="506" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="506" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="82" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="506" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="671"><net_src comp="664" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="676"><net_src comp="517" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="88" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="517" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="92" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="94" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="517" pin="4"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="96" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="98" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="517" pin="4"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="100" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="704" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="692" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="528" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="528" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="82" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="528" pin="4"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="725" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="740"><net_src comp="539" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="539" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="82" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="539" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="757"><net_src comp="550" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="108" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="550" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="112" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="573" pin="10"/><net_sink comp="765" pin=0"/></net>

<net id="774"><net_src comp="573" pin="10"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="82" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="573" pin="10"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="785"><net_src comp="246" pin="8"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="796"><net_src comp="116" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="782" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="798"><net_src comp="118" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="799"><net_src comp="120" pin="0"/><net_sink comp="790" pin=3"/></net>

<net id="803"><net_src comp="786" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="302" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="800" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="810"><net_src comp="804" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="814"><net_src comp="790" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="314" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="811" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="821"><net_src comp="815" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="827"><net_src comp="124" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="614" pin="4"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="126" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="835"><net_src comp="94" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="614" pin="4"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="96" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="841"><net_src comp="830" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="847"><net_src comp="98" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="614" pin="4"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="100" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="853"><net_src comp="842" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="858"><net_src comp="850" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="838" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="854" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="569" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="869"><net_src comp="860" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="875"><net_src comp="872" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="879"><net_src comp="876" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="883"><net_src comp="356" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="888"><net_src comp="610" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="92" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="94" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="884" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="96" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="901"><net_src comp="890" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="907"><net_src comp="98" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="884" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="100" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="913"><net_src comp="902" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="910" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="898" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="569" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="929"><net_src comp="920" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="935"><net_src comp="362" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="940"><net_src comp="414" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="880" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="942"><net_src comp="936" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="947"><net_src comp="426" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="932" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="949"><net_src comp="943" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="954"><net_src comp="610" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="130" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="414" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="961"><net_src comp="956" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="966"><net_src comp="426" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="967"><net_src comp="962" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="972"><net_src comp="956" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="326" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="338" pin="2"/><net_sink comp="974" pin=1"/></net>

<net id="983"><net_src comp="974" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="989"><net_src comp="132" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="569" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="134" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="996"><net_src comp="984" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="136" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1001"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1008"><net_src comp="132" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="569" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="134" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1014"><net_src comp="1003" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1020"><net_src comp="626" pin="4"/><net_sink comp="1016" pin=0"/></net>

<net id="1025"><net_src comp="626" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="82" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="626" pin="4"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="1033"><net_src comp="1027" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="1034"><net_src comp="1027" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="1040"><net_src comp="138" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="314" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="302" pin="2"/><net_sink comp="1035" pin=2"/></net>

<net id="1043"><net_src comp="1035" pin="3"/><net_sink comp="265" pin=8"/></net>

<net id="1050"><net_src comp="152" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="302" pin="2"/><net_sink comp="1044" pin=1"/></net>

<net id="1052"><net_src comp="154" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1053"><net_src comp="120" pin="0"/><net_sink comp="1044" pin=3"/></net>

<net id="1060"><net_src comp="152" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="314" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1062"><net_src comp="154" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1063"><net_src comp="120" pin="0"/><net_sink comp="1054" pin=3"/></net>

<net id="1069"><net_src comp="156" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1070"><net_src comp="158" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1074"><net_src comp="1064" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1080"><net_src comp="156" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="158" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1085"><net_src comp="1075" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1090"><net_src comp="1071" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1095"><net_src comp="1082" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1107"><net_src comp="192" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1110"><net_src comp="1104" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1111"><net_src comp="1104" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1115"><net_src comp="639" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1121"><net_src comp="643" pin="4"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1124"><net_src comp="1118" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1125"><net_src comp="1118" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1126"><net_src comp="1118" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1133"><net_src comp="658" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1141"><net_src comp="678" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="1146"><net_src comp="708" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1154"><net_src comp="719" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1165"><net_src comp="741" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1173"><net_src comp="759" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1181"><net_src comp="770" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="573" pin=4"/></net>

<net id="1184"><net_src comp="1178" pin="1"/><net_sink comp="573" pin=6"/></net>

<net id="1185"><net_src comp="1178" pin="1"/><net_sink comp="573" pin=8"/></net>

<net id="1189"><net_src comp="776" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1192"><net_src comp="1186" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1193"><net_src comp="1186" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1194"><net_src comp="1186" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1195"><net_src comp="1186" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1199"><net_src comp="382" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1204"><net_src comp="389" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1209"><net_src comp="396" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1214"><net_src comp="402" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1219"><net_src comp="786" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1224"><net_src comp="790" pin="4"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1229"><net_src comp="800" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1234"><net_src comp="811" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1239"><net_src comp="408" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1244"><net_src comp="420" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1252"><net_src comp="432" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1257"><net_src comp="438" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1262"><net_src comp="446" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1267"><net_src comp="950" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1272"><net_src comp="962" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1280"><net_src comp="469" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1285"><net_src comp="633" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1299"><net_src comp="1021" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1304"><net_src comp="476" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1309"><net_src comp="483" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1314"><net_src comp="490" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1319"><net_src comp="496" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1324"><net_src comp="1044" pin="4"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1329"><net_src comp="1054" pin="4"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1334"><net_src comp="1086" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1336"><net_src comp="1331" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1340"><net_src comp="1091" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1342"><net_src comp="1337" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1346"><net_src comp="1096" pin="2"/><net_sink comp="1343" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {19 }
	Port: out_stream_V_keep_V | {19 }
	Port: out_stream_V_strb_V | {19 }
	Port: out_stream_V_user_V | {19 }
	Port: out_stream_V_last_V | {19 }
	Port: out_stream_V_id_V | {19 }
	Port: out_stream_V_dest_V | {19 }
	Port: trig_data | {1 12 13 14 15 16 17 }
	Port: trig_pixel | {1 }
 - Input state : 
	Port: l2_trigger : in_stream_V_data_V | {5 9 }
	Port: l2_trigger : in_stream_V_keep_V | {5 9 }
	Port: l2_trigger : in_stream_V_strb_V | {5 9 }
	Port: l2_trigger : in_stream_V_user_V | {5 9 }
	Port: l2_trigger : in_stream_V_last_V | {5 9 }
	Port: l2_trigger : in_stream_V_id_V | {5 9 }
	Port: l2_trigger : in_stream_V_dest_V | {5 9 }
	Port: l2_trigger : n_pixels_in_bus | {1 }
	Port: l2_trigger : N_BG | {1 }
	Port: l2_trigger : LOW_THRESH | {1 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_5 : 1
		stg_71 : 2
		tmp_4 : 1
		sum_pix1_addr : 2
		stg_74 : 3
		sum_pix2_addr : 2
		stg_76 : 3
		thresh1_addr : 2
		stg_78 : 3
		thresh2_addr : 2
		stg_80 : 3
	State 3
		exitcond1 : 1
		kk_2 : 1
		stg_86 : 2
		tmp_6 : 1
		p_shl_cast : 2
		tmp_s : 1
		p_shl1_cast : 2
		tmp_3 : 3
	State 4
		exitcond9 : 1
		i_6 : 1
		stg_97 : 2
		tmp_8 : 1
		tmp_18_cast : 2
		data_shift1_addr : 3
		data_shift2_addr : 3
		stg_102 : 4
		stg_103 : 4
	State 5
	State 6
		exitcond8 : 1
		i_7 : 1
		stg_112 : 2
		tmp_7 : 1
		sum_pix1_addr_1 : 2
		stg_115 : 3
		sum_pix2_addr_1 : 2
		stg_117 : 3
	State 7
		exitcond : 1
		tmp_5 : 1
		stg_124 : 2
	State 8
		exitcond7 : 1
		i_9 : 1
		stg_130 : 2
		tmp_15 : 1
		sum_pix1_addr_3 : 2
		sum_pix1_load_1 : 3
		sum_pix2_addr_3 : 2
		sum_pix2_load_1 : 3
	State 9
		tmp_16 : 1
		phitmp : 1
		tmp_17 : 2
		tmp_18 : 3
		stg_145 : 4
		tmp_19 : 2
		tmp_20 : 3
		stg_149 : 4
		stg_151 : 1
		stg_153 : 1
	State 10
		tmp_22 : 1
		stg_158 : 2
		tmp_26 : 1
		p_shl4_cast : 2
		tmp_28 : 1
		p_shl5_cast : 2
		tmp_31 : 3
		tmp_32 : 4
		tmp_45_cast : 5
		data_shift1_addr_2 : 6
		data_shift2_addr_2 : 6
		data_shift1_load : 7
		data_shift2_load : 7
		stg_173 : 1
		stg_175 : 1
		thresh1_load : 1
	State 11
		extLd : 1
		tmp_33 : 1
		p_shl2_cast : 2
		tmp_40 : 1
		p_shl3_cast : 2
		tmp_41 : 3
		tmp_42 : 4
		tmp_49_cast : 5
		data_shift1_addr_3 : 6
		data_shift2_addr_3 : 6
		stg_192 : 7
		extLd1 : 1
		stg_195 : 7
		tmp_29 : 2
		stg_198 : 3
		tmp_30 : 2
		stg_201 : 3
	State 12
		tmp_23 : 1
		stg_206 : 2
		tmp_24 : 1
		stg_209 : 2
		tmp_25 : 2
		stg_212 : 3
		thresh2_load : 1
		stg_217 : 1
	State 13
		tmp_35 : 1
		or_cond : 2
		stg_222 : 2
	State 14
	State 15
		tmp_39 : 1
		tmp_40_cast : 1
		stg_228 : 2
	State 16
	State 17
		tmp_38_cast : 1
		stg_233 : 2
	State 18
		exitcond6 : 1
		i_8 : 1
		stg_239 : 2
		tmp_9 : 1
		sum_pix2_addr_2 : 2
		sum_pix2_load : 3
		sum_pix1_addr_2 : 2
		sum_pix1_load : 3
		thresh1_addr_1 : 2
		thresh2_addr_1 : 2
	State 19
		tmp_data_V : 1
		stg_250 : 2
		tmp_10 : 1
		tmp_11 : 1
	State 20
		sum_pixP1_cast : 1
		sum_pixP2_cast : 1
		tmp_12 : 2
		tmp_13 : 2
	State 21
		stg_262 : 1
	State 22
		stg_266 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_5_fu_658            |    0    |    0    |    15   |
|          |            kk_2_fu_678           |    0    |    0    |    4    |
|          |           tmp_3_fu_708           |    0    |    0    |    14   |
|          |            i_6_fu_719            |    0    |    0    |    15   |
|          |           tmp_8_fu_725           |    0    |    0    |    15   |
|          |            i_7_fu_741            |    0    |    0    |    15   |
|          |           tmp_5_fu_759           |    0    |    0    |    8    |
|          |            i_9_fu_770            |    0    |    0    |    15   |
|          |           tmp_18_fu_804          |    0    |    0    |    32   |
|          |           tmp_20_fu_815          |    0    |    0    |    32   |
|    add   |           tmp_31_fu_854          |    0    |    0    |   7.5   |
|          |           tmp_32_fu_860          |    0    |    0    |   7.5   |
|          |           tmp_27_fu_884          |    0    |    0    |    4    |
|          |           tmp_41_fu_914          |    0    |    0    |   7.5   |
|          |           tmp_42_fu_920          |    0    |    0    |   7.5   |
|          |           tmp_29_fu_936          |    0    |    0    |    32   |
|          |           tmp_30_fu_943          |    0    |    0    |    32   |
|          |            kk_3_fu_950           |    0    |    0    |    4    |
|          |           tmp_23_fu_956          |    0    |    0    |    32   |
|          |           tmp_24_fu_962          |    0    |    0    |    32   |
|          |            i_8_fu_1021           |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_633            |    0    |    0    |    1    |
|          |         exitcond2_fu_653         |    0    |    0    |    6    |
|          |         exitcond1_fu_672         |    0    |    0    |    2    |
|          |         exitcond9_fu_714         |    0    |    0    |    6    |
|          |         exitcond8_fu_736         |    0    |    0    |    6    |
|   icmp   |          exitcond_fu_753         |    0    |    0    |    3    |
|          |         exitcond7_fu_765         |    0    |    0    |    6    |
|          |           tmp_25_fu_968          |    0    |    0    |    11   |
|          |           tmp_35_fu_974          |    0    |    0    |    11   |
|          |         exitcond6_fu_1016        |    0    |    0    |    6    |
|          |          tmp_14_fu_1096          |    0    |    0    |    11   |
|          |          tmp_21_fu_1100          |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          tmp_12_fu_1086          |    2    |    0    |    1    |
|          |          tmp_13_fu_1091          |    2    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|    and   |          or_cond_fu_979          |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|          |    LOW_THRESH_read_read_fu_192   |    0    |    0    |    0    |
|   read   |       N_BG_read_read_fu_198      |    0    |    0    |    0    |
|          | n_pixels_in_bus_read_read_fu_204 |    0    |    0    |    0    |
|          |       empty_12_read_fu_246       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         grp_write_fu_210         |    0    |    0    |    0    |
|   write  |        stg_64_write_fu_218       |    0    |    0    |    0    |
|          |       stg_250_write_fu_265       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| nbreadreq|       tmp_nbreadreq_fu_226       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_1_fu_639           |    0    |    0    |    0    |
|          |           tmp_4_fu_664           |    0    |    0    |    0    |
|          |         p_shl_cast_fu_692        |    0    |    0    |    0    |
|          |        p_shl1_cast_fu_704        |    0    |    0    |    0    |
|          |        tmp_18_cast_fu_730        |    0    |    0    |    0    |
|          |           tmp_7_fu_747           |    0    |    0    |    0    |
|          |           tmp_15_fu_776          |    0    |    0    |    0    |
|   zext   |        tmp_45_cast_fu_866        |    0    |    0    |    0    |
|          |        p_shl2_cast_fu_898        |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_910        |    0    |    0    |    0    |
|          |        tmp_49_cast_fu_926        |    0    |    0    |    0    |
|          |        tmp_40_cast_fu_998        |    0    |    0    |    0    |
|          |        tmp_38_cast_fu_1011       |    0    |    0    |    0    |
|          |           tmp_9_fu_1027          |    0    |    0    |    0    |
|          |      sum_pixP1_cast_fu_1071      |    0    |    0    |    0    |
|          |      sum_pixP2_cast_fu_1082      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_2_fu_643           |    0    |    0    |    0    |
|partselect|           phitmp_fu_790          |    0    |    0    |    0    |
|          |          tmp_10_fu_1044          |    0    |    0    |    0    |
|          |          tmp_11_fu_1054          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_6_fu_684           |    0    |    0    |    0    |
|          |           tmp_s_fu_696           |    0    |    0    |    0    |
|          |           tmp_26_fu_830          |    0    |    0    |    0    |
|          |           tmp_28_fu_842          |    0    |    0    |    0    |
|          |           tmp_33_fu_890          |    0    |    0    |    0    |
|bitconcatenate|           tmp_40_fu_902          |    0    |    0    |    0    |
|          |           tmp_38_fu_984          |    0    |    0    |    0    |
|          |          tmp_37_fu_1003          |    0    |    0    |    0    |
|          |        tmp_data_V_fu_1035        |    0    |    0    |    0    |
|          |         sum_pixP1_fu_1064        |    0    |    0    |    0    |
|          |         sum_pixP2_fu_1075        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|extractvalue|        tmp_data_V_2_fu_782       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |           tmp_16_fu_786          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_17_fu_800          |    0    |    0    |    0    |
|          |           tmp_19_fu_811          |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_838        |    0    |    0    |    0    |
|   sext   |        p_shl5_cast_fu_850        |    0    |    0    |    0    |
|          |        tmp_19_cast_fu_872        |    0    |    0    |    0    |
|          |        tmp_21_cast_fu_876        |    0    |    0    |    0    |
|          |           extLd_fu_880           |    0    |    0    |    0    |
|          |           extLd1_fu_932          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           tmp_22_fu_822          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    or    |           tmp_39_fu_992          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    4    |    0    |   429   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|data_shift1|   17   |    0   |    0   |
|data_shift2|   17   |    0   |    0   |
| sum_overP1|    4   |    0   |    0   |
| sum_overP2|    4   |    0   |    0   |
|  sum_pix1 |    4   |    0   |    0   |
|  sum_pix2 |    4   |    0   |    0   |
|  thresh1  |    4   |    0   |    0   |
|  thresh2  |    4   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |   58   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  LOW_THRESH_read_reg_1104 |   32   |
|data_shift1_addr_1_reg_1206|   14   |
|data_shift1_addr_2_reg_1249|   14   |
|data_shift2_addr_1_reg_1211|   14   |
|data_shift2_addr_2_reg_1254|   14   |
|        i_1_reg_524        |   15   |
|        i_2_reg_535        |   15   |
|        i_3_reg_569        |   15   |
|        i_4_reg_622        |   15   |
|        i_5_reg_1130       |   15   |
|        i_6_reg_1151       |   15   |
|        i_7_reg_1162       |   15   |
|        i_8_reg_1296       |   15   |
|        i_9_reg_1178       |   15   |
|         i_reg_502         |   15   |
|      itrig_1_reg_587      |   32   |
|       itrig_reg_557       |   32   |
|         k_reg_546         |    8   |
|        kk_1_reg_610       |    4   |
|       kk_2_reg_1138       |    4   |
|       kk_3_reg_1264       |    4   |
|         kk_reg_513        |    4   |
|      phitmp_reg_1221      |   16   |
|  sum_overP1_addr_reg_1236 |   11   |
|  sum_overP2_addr_reg_1241 |   11   |
|  sum_pix1_addr_2_reg_1306 |   11   |
|  sum_pix1_addr_3_reg_1196 |   11   |
|  sum_pix2_addr_2_reg_1301 |   11   |
|  sum_pix2_addr_3_reg_1201 |   11   |
|  thresh1_addr_1_reg_1311  |   11   |
|  thresh1_addr_2_reg_1259  |   11   |
|  thresh2_addr_1_reg_1316  |   11   |
|  thresh2_addr_2_reg_1277  |   11   |
|      tmp_10_reg_1321      |   25   |
|      tmp_11_reg_1326      |   25   |
|      tmp_12_reg_1331      |   32   |
|      tmp_13_reg_1337      |   32   |
|      tmp_14_reg_1343      |    1   |
|      tmp_15_reg_1186      |   64   |
|      tmp_16_reg_1216      |   16   |
|      tmp_17_reg_1226      |   32   |
|      tmp_19_reg_1231      |   32   |
|       tmp_1_reg_1112      |   32   |
|      tmp_24_reg_1269      |   32   |
|       tmp_2_reg_1118      |   15   |
|      tmp_36_reg_1282      |    1   |
|       tmp_3_reg_1143      |   15   |
|       tmp_5_reg_1170      |    8   |
+---------------------------+--------+
|           Total           |   814  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_210 |  p2  |   4  |  16  |   64   ||    16   |
| grp_access_fu_302 |  p0  |   6  |  11  |   66   ||    11   |
| grp_access_fu_302 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_314 |  p0  |   6  |  11  |   66   ||    11   |
| grp_access_fu_314 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_326 |  p0  |   4  |  11  |   44   ||    11   |
| grp_access_fu_326 |  p1  |   3  |  32  |   96   ||    32   |
| grp_access_fu_338 |  p0  |   4  |  11  |   44   ||    11   |
| grp_access_fu_338 |  p1  |   3  |  32  |   96   ||    32   |
| grp_access_fu_356 |  p0  |   5  |  14  |   70   ||    14   |
| grp_access_fu_356 |  p1  |   3  |  17  |   51   ||    17   |
| grp_access_fu_362 |  p0  |   5  |  14  |   70   ||    14   |
| grp_access_fu_362 |  p1  |   3  |  17  |   51   ||    17   |
| grp_access_fu_414 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_414 |  p1  |   3  |  32  |   96   ||    32   |
| grp_access_fu_426 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_426 |  p1  |   3  |  32  |   96   ||    32   |
|   itrig_reg_557   |  p0  |   2  |  32  |   64   ||    32   |
|    i_3_reg_569    |  p0  |   2  |  15  |   30   ||    15   |
|  itrig_1_reg_587  |  p0  |   2  |  32  |   64   ||    32   |
|    kk_1_reg_610   |  p0  |   2  |   4  |    8   ||    4    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1248  ||  28.763 ||   419   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   429  |
|   Memory  |   58   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   28   |    -   |   419  |
|  Register |    -   |    -   |    -   |   814  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   58   |    4   |   28   |   814  |   848  |
+-----------+--------+--------+--------+--------+--------+
