Project Informatione:\documents\science\computer_circuity\labs\palevo\pustovit\lab3\ram1.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/15/2012 20:04:13

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

ram1      EPM9320LC84-15   15       1        0      31      13          9  %

User Pins:                 15       1        0  



Project Informatione:\documents\science\computer_circuity\labs\palevo\pustovit\lab3\ram1.rpt

** FILE HIERARCHY **



|ram02:14|
|ram02:14|adapter:14|
|ram02:14|ram01:15|
|ram02:14|ram01:15|et:15|
|ram02:14|ram01:15|et:16|
|ram02:14|ram01:15|adapter:20|
|ram02:14|ram01:16|
|ram02:14|ram01:16|et:15|
|ram02:14|ram01:16|et:16|
|ram02:14|ram01:16|adapter:20|
|ram02:17|
|ram02:17|adapter:14|
|ram02:17|ram01:15|
|ram02:17|ram01:15|et:15|
|ram02:17|ram01:15|et:16|
|ram02:17|ram01:15|adapter:20|
|ram02:17|ram01:16|
|ram02:17|ram01:16|et:15|
|ram02:17|ram01:16|et:16|
|ram02:17|ram01:16|adapter:20|
|ram02:16|
|ram02:16|adapter:14|
|ram02:16|ram01:15|
|ram02:16|ram01:15|et:15|
|ram02:16|ram01:15|et:16|
|ram02:16|ram01:15|adapter:20|
|ram02:16|ram01:16|
|ram02:16|ram01:16|et:15|
|ram02:16|ram01:16|et:16|
|ram02:16|ram01:16|adapter:20|
|ram02:15|
|ram02:15|adapter:14|
|ram02:15|ram01:15|
|ram02:15|ram01:15|et:15|
|ram02:15|ram01:15|et:16|
|ram02:15|ram01:15|adapter:20|
|ram02:15|ram01:16|
|ram02:15|ram01:16|et:15|
|ram02:15|ram01:16|et:16|
|ram02:15|ram01:16|adapter:20|


Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab3\ram1.rpt
ram1

***** Logic for device 'ram1' compiled without errors.




Device: EPM9320LC84-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

                          R     R  R  R  R        R  R  R  R     R  R  R  R  
                          E     E  E  E  E        E  E  E  E     E  E  E  E  
                          S     S  S  S  S        S  S  S  S     S  S  S  S  
                          E     E  E  E  E        E  E  E  E  V  E  E  E  E  
                    D  D  R     R  R  R  R        R  R  R  R  C  R  R  R  R  
              D  A  C  C  V  G  V  V  V  V        V  V  V  V  C  V  V  V  V  
              C  1  6  6  E  N  E  E  E  E  W  D  E  E  E  E  I  E  E  E  E  
              1  3  0  2  D  D  D  D  D  D  R  I  D  D  D  D  O  D  D  D  D  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
     DC3 | 12                                                              74 | RESERVED 
     A12 | 13                                                              73 | RESERVED 
  VCCINT | 14                                                              72 | DC5 
   VCCIO | 15                                                              71 | VCCINT 
RESERVED | 16                                                              70 | GND 
RESERVED | 17                                                              69 | RESERVED 
     GND | 18                                                              68 | RESERVED 
RESERVED | 19                                                              67 | GND 
RESERVED | 20                                                              66 | RESERVED 
  VCCINT | 21                                                              65 | RESERVED 
      BI | 22                        EPM9320LC84-15                        64 | VCCINT 
RESERVED | 23                                                              63 | RESERVED 
     GND | 24                                                              62 | RESERVED 
     GND | 25                                                              61 | GND 
RESERVED | 26                                                              60 | VCCIO 
RESERVED | 27                                                              59 | RESERVED 
  VCCINT | 28                                                              58 | RESERVED 
    N.C. | 29                                                              57 | VCCINT 
    #TDO | 30                                                              56 | ^VPP 
     DC4 | 31                                                              55 | #TMS 
     DC2 | 32                                                              54 | RESERVED 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              C  D  D  R  V  R  R  R  R  #  #  R  R  R  R  G  R  R  R  R  R  
              l  C  C  D  C  E  E  E  E  T  T  E  E  E  E  N  E  E  E  E  E  
              o  6  6     C  S  S  S  S  D  C  S  S  S  S  D  S  S  S  S  S  
              c  3  1     I  E  E  E  E  I  K  E  E  E  E     E  E  E  E  E  
              k           O  R  R  R  R        R  R  R  R     R  R  R  R  R  
                             V  V  V  V        V  V  V  V     V  V  V  V  V  
                             E  E  E  E        E  E  E  E     E  E  E  E  E  
                             D  D  D  D        D  D  D  D     D  D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab3\ram1.rpt
ram1

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
B3      13/16( 81%)   0/16(  0%)   1/16(  6%)    0/2    0/2      29/33( 87%)   10/16( 62%)  
C1      12/16( 75%)   8/16( 50%)   1/16(  6%)    0/2    0/2      15/33( 45%)    3/16( 18%)  
C4       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2      11/33( 33%)    0/16(  0%)  
D2       5/16( 31%)   5/16( 31%)   0/16(  0%)    0/2    0/2      12/33( 36%)    0/16(  0%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            12/56     ( 21%)
Total logic cells used:                         31/320    (  9%)
Total shareable expanders used:                  1/320    (  1%)
Total Turbo logic cells used:                   31/320    (  9%)
Total shareable expanders not available (n/a):  12/320    (  3%)
Average fan-in:                                  10.70
Total fan-in:                                   332

Total input pins required:                      15
Total input I/O cell registers required:         0
Total output pins required:                      1
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                     31
Total flipflops required:                       16
Total product terms required:                  100
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           1
Total packed registers required:                 0

Synthesized logic cells:                        14/ 320   (  4%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:      0   0   0   0   0      0
 B:      0   0  13   0   0     13
 C:     12   0   0   1   0     13
 D:      0   5   0   0   0      5

Total:  12   5  13   1   0     31



Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab3\ram1.rpt
ram1

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  13      -    -    --      INPUT               0      0   0    0    0    0   29  A12
  10      -    -    01      INPUT               0      0   0    0    0    0   29  A13
  33      -    -    01      INPUT               0      0   0    0    0    0   16  Clock
  11      -    -    01      INPUT               0      0   0    0    0    0   18  DC1
  32      -    -    01      INPUT               0      0   0    0    0    0   18  DC2
  12      -    -    01      INPUT               0      0   0    0    0    0   18  DC3
  31      -    -    01      INPUT               0      0   0    0    0    0   18  DC4
  72      -    -    --      INPUT               0      0   0    0    0    0   18  DC5
   9      -    -    01      INPUT               0      0   0    0    0    0   13  DC60
  35      -    -    02      INPUT               0      0   0    0    0    0   17  DC61
   8      -    -    02      INPUT               0      0   0    0    0    0   17  DC62
  34      -    -    01      INPUT               0      0   0    0    0    0   17  DC63
  84      -    -    --      INPUT               0      0   0    0    0    0   16  DI
  36      -    -    02      INPUT               0      0   0    0    0    0    2  RD
   1      -    -    --      INPUT               0      0   0    0    0    0   16  WR


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab3\ram1.rpt
ram1

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  22      -    B    --        TRI               0      0   0    0    1    0    0  BI


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab3\ram1.rpt
ram1

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -     16    C    01       SOFT    s t        0      0   0    0    1    0    0  BI~1
   -      4    D    02       DFFE      t        0      0   0   11    0    0    3  |ram02:14|ram01:15|et:15|q (|ram02:14|ram01:15|et:15|:34)
   -      4    C    01       SOFT    s t        0      0   0   10    0    0    1  |ram02:14|ram01:15|et:15|~56~1~2~2~2~2
   -      4    B    03        OR2    s t        1      0   1    6    4    0    1  |ram02:14|ram01:15|et:15|~56~1~2~2~3~3
   -      5    B    03        OR2    s t        1      0   1    6    3    0    1  |ram02:14|ram01:15|et:15|~56~1~2~2~3~4
   -      6    B    03        OR2    s t        1      0   1    5    4    0    1  |ram02:14|ram01:15|et:15|~56~1~2~2~3~5
   -      8    B    03        OR2    s t        1      0   1    6    6    0    1  |ram02:14|ram01:15|et:15|~56~1~2~2~3~6
   -      9    B    03        OR2    s t        1      0   1    6    3    0    1  |ram02:14|ram01:15|et:15|~56~1~2~2~3~7
   -     10    B    03        OR2    s t        1      0   1    5    4    0    1  |ram02:14|ram01:15|et:15|~56~1~2~2~3~8
   -     13    B    03        OR2    s t        1      0   1    6    6    0    1  |ram02:14|ram01:15|et:15|~56~1~2~2~3~9
   -      7    C    01        OR2    s t        1      0   1    6    4    0    1  |ram02:14|ram01:15|et:15|~56~1~2~2~3~10
   -     11    C    01        OR2    s t        1      0   1    5    4    0    1  |ram02:14|ram01:15|et:15|~56~1~2~2~3~11
   -      8    C    01        OR2    s t        1      0   1    6    7    0    1  |ram02:14|ram01:15|et:15|~56~1~2~2~3~12
   -      2    B    03        OR2    s t        1      0   1    6    4    0    1  |ram02:14|ram01:15|et:15|~56~1~2~2~3~13
   -     12    B    03        OR2    s t        1      0   1    5    4    0    1  |ram02:14|ram01:15|et:15|~56~1~2~2~3~14
   -     11    B    03        XOR      t        1      0   0    8   16    1    0  |ram02:14|ram01:15|et:15|~56~1~2~2~3
   -     10    C    01       DFFE      t        0      0   0   11    0    0    3  |ram02:14|ram01:15|et:16|q (|ram02:14|ram01:15|et:16|:34)
   -      5    D    02       DFFE      t        0      0   0   11    0    0    2  |ram02:14|ram01:16|et:15|q (|ram02:14|ram01:16|et:15|:34)
   -      7    D    02       DFFE      t        0      0   0   11    0    0    2  |ram02:14|ram01:16|et:16|q (|ram02:14|ram01:16|et:16|:34)
   -      1    C    01       DFFE      t        0      0   0   11    0    0    5  |ram02:15|ram01:15|et:15|q (|ram02:15|ram01:15|et:15|:34)
   -      3    C    01       DFFE      t        0      0   0   11    0    0    5  |ram02:15|ram01:15|et:16|q (|ram02:15|ram01:15|et:16|:34)
   -      1    C    04       DFFE      t        0      0   0   11    0    0    4  |ram02:15|ram01:16|et:15|q (|ram02:15|ram01:16|et:15|:34)
   -      7    B    03       DFFE      t        0      0   0   11    0    0    4  |ram02:15|ram01:16|et:16|q (|ram02:15|ram01:16|et:16|:34)
   -      5    C    01       DFFE      t        0      0   0   11    0    0    4  |ram02:16|ram01:15|et:15|q (|ram02:16|ram01:15|et:15|:34)
   -      6    C    01       DFFE      t        0      0   0   11    0    0    4  |ram02:16|ram01:15|et:16|q (|ram02:16|ram01:15|et:16|:34)
   -      9    D    02       DFFE      t        0      0   0   11    0    0    4  |ram02:16|ram01:16|et:15|q (|ram02:16|ram01:16|et:15|:34)
   -     13    D    02       DFFE      t        0      0   0   11    0    0    4  |ram02:16|ram01:16|et:16|q (|ram02:16|ram01:16|et:16|:34)
   -      2    C    01       DFFE      t        0      0   0   11    0    0    4  |ram02:17|ram01:15|et:15|q (|ram02:17|ram01:15|et:15|:34)
   -      9    C    01       DFFE      t        0      0   0   11    0    0    3  |ram02:17|ram01:15|et:16|q (|ram02:17|ram01:15|et:16|:34)
   -      1    B    03       DFFE      t        0      0   0   11    0    0    3  |ram02:17|ram01:16|et:15|q (|ram02:17|ram01:16|et:15|:34)
   -      3    B    03       DFFE      t        0      0   0   11    0    0    3  |ram02:17|ram01:16|et:16|q (|ram02:17|ram01:16|et:16|:34)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab3\ram1.rpt
ram1

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/ 96(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
B:      30/ 96( 31%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
C:      16/ 96( 16%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
D:      12/ 96( 12%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     16/48( 33%)     8/20( 40%)      0/20(  0%)       0/20(  0%)
02:      8/48( 16%)     3/20( 15%)      0/20(  0%)       0/20(  0%)
03:      0/48(  0%)     0/20(  0%)      0/20(  0%)       0/20(  0%)
04:      1/48(  2%)     0/20(  0%)      0/20(  0%)       0/20(  0%)
05:      0/48(  0%)     0/20(  0%)      0/20(  0%)       0/20(  0%)


Device-Specific Information:e:\documents\science\computer_circuity\labs\palevo\pustovit\lab3\ram1.rpt
ram1

** EQUATIONS **

A12      : INPUT;
A13      : INPUT;
Clock    : INPUT;
DC1      : INPUT;
DC2      : INPUT;
DC3      : INPUT;
DC4      : INPUT;
DC5      : INPUT;
DC60     : INPUT;
DC61     : INPUT;
DC62     : INPUT;
DC63     : INPUT;
DI       : INPUT;
RD       : INPUT;
WR       : INPUT;

-- Node name is 'BI' 
-- Equation name is 'BI', type is output 
BI       = TRI(_LC11_B3, !_LC16_C1);

-- Node name is 'BI~1' 
-- Equation name is 'BI~1', location is LC16_C1, type is buried.
-- synthesized logic cell 
_LC16_C1 = LCELL(!_LC4_C1 $  GND);

-- Node name is '|ram02:14|ram01:15|et:15|:34' = '|ram02:14|ram01:15|et:15|q' 
-- Equation name is '_LC4_D2', type is buried 
_LC4_D2  = DFFE( DI $  GND,  _EQ001,  VCC,  VCC,  VCC);
  _EQ001 =  A12 &  A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC60 & 
              WR;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~2~2' 
-- Equation name is '_LC4_C1', type is buried 
-- synthesized logic cell 
_LC4_C1  = LCELL( _EQ002 $  GND);
  _EQ002 =  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC60 &  RD
         #  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC62 &  RD
         #  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC63 &  RD
         #  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC61 &  RD;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~3~3' 
-- Equation name is '_LC4_B3', type is buried 
-- synthesized logic cell 
_LC4_B3  = LCELL( _EQ003 $  GND);
  _EQ003 = !DC60 & !DC61 & !DC62 & !DC63
         # !A12 & !A13 & !DC60 & !DC61 & !DC62 &  _LC13_D2
         #  A12 & !A13 & !DC60 & !DC62 & !DC63 &  _LC3_C1
         # !A12 &  A13 & !DC60 & !DC62 & !DC63 &  _LC1_C4
         # !A12 & !A13 & !DC60 & !DC62 & !DC63 &  _LC7_B3;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~3~4' 
-- Equation name is '_LC5_B3', type is buried 
-- synthesized logic cell 
_LC5_B3  = LCELL( _EQ004 $  GND);
  _EQ004 = !A12 & !A13 & !DC60 &  _LC3_B3 &  _LC7_B3 &  _LC13_D2
         # !A12 & !A13 & !DC60 & !DC61 &  _LC3_B3 &  _LC13_D2
         # !A12 & !A13 & !DC60 & !DC63 &  _LC3_B3 &  _LC7_B3
         # !A12 & !A13 & !DC60 & !DC61 & !DC63 &  _LC3_B3
         # !A12 & !A13 & !DC60 & !DC62 &  _LC7_B3 &  _LC13_D2;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~3~5' 
-- Equation name is '_LC6_B3', type is buried 
-- synthesized logic cell 
_LC6_B3  = LCELL( _EQ005 $  GND);
  _EQ005 = !A12 & !A13 & !DC61 & !DC63 &  _LC3_B3 &  _LC7_D2
         # !A12 & !A13 & !DC62 &  _LC7_B3 &  _LC7_D2 &  _LC13_D2
         # !A12 & !A13 & !DC61 & !DC62 &  _LC7_D2 &  _LC13_D2
         # !A12 & !A13 & !DC62 & !DC63 &  _LC7_B3 &  _LC7_D2
         # !A12 & !A13 & !DC61 & !DC62 & !DC63 &  _LC7_D2;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~3~6' 
-- Equation name is '_LC8_B3', type is buried 
-- synthesized logic cell 
_LC8_B3  = LCELL( _EQ006 $  GND);
  _EQ006 = !A12 &  A13 & !DC60 & !DC61 & !DC62 &  _LC9_D2
         #  A12 &  A13 & !DC60 & !DC62 & !DC63 &  _LC1_C1
         # !A12 & !A13 &  _LC3_B3 &  _LC7_B3 &  _LC7_D2 &  _LC13_D2
         # !A12 & !A13 & !DC61 &  _LC3_B3 &  _LC7_D2 &  _LC13_D2
         # !A12 & !A13 & !DC63 &  _LC3_B3 &  _LC7_B3 &  _LC7_D2;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~3~7' 
-- Equation name is '_LC9_B3', type is buried 
-- synthesized logic cell 
_LC9_B3  = LCELL( _EQ007 $  GND);
  _EQ007 = !A12 &  A13 & !DC60 &  _LC1_B3 &  _LC1_C4 &  _LC9_D2
         # !A12 &  A13 & !DC60 & !DC61 &  _LC1_B3 &  _LC9_D2
         # !A12 &  A13 & !DC60 & !DC63 &  _LC1_B3 &  _LC1_C4
         # !A12 &  A13 & !DC60 & !DC61 & !DC63 &  _LC1_B3
         # !A12 &  A13 & !DC60 & !DC62 &  _LC1_C4 &  _LC9_D2;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~3~8' 
-- Equation name is '_LC10_B3', type is buried 
-- synthesized logic cell 
_LC10_B3 = LCELL( _EQ008 $  GND);
  _EQ008 = !A12 &  A13 & !DC61 & !DC63 &  _LC1_B3 &  _LC5_D2
         # !A12 &  A13 & !DC62 &  _LC1_C4 &  _LC5_D2 &  _LC9_D2
         # !A12 &  A13 & !DC61 & !DC62 &  _LC5_D2 &  _LC9_D2
         # !A12 &  A13 & !DC62 & !DC63 &  _LC1_C4 &  _LC5_D2
         # !A12 &  A13 & !DC61 & !DC62 & !DC63 &  _LC5_D2;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~3~9' 
-- Equation name is '_LC13_B3', type is buried 
-- synthesized logic cell 
_LC13_B3 = LCELL( _EQ009 $  GND);
  _EQ009 =  A12 & !A13 & !DC60 & !DC62 &  _LC3_C1 &  _LC6_C1
         #  A12 & !A13 & !DC60 & !DC61 & !DC62 &  _LC6_C1
         # !A12 &  A13 &  _LC1_B3 &  _LC1_C4 &  _LC5_D2 &  _LC9_D2
         # !A12 &  A13 & !DC61 &  _LC1_B3 &  _LC5_D2 &  _LC9_D2
         # !A12 &  A13 & !DC63 &  _LC1_B3 &  _LC1_C4 &  _LC5_D2;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~3~10' 
-- Equation name is '_LC7_C1', type is buried 
-- synthesized logic cell 
_LC7_C1  = LCELL( _EQ010 $  GND);
  _EQ010 =  A12 & !A13 & !DC61 & !DC62 & !DC63 &  _LC10_C1
         #  A12 & !A13 & !DC60 &  _LC3_C1 &  _LC6_C1 &  _LC9_C1
         #  A12 & !A13 & !DC60 & !DC61 &  _LC6_C1 &  _LC9_C1
         #  A12 & !A13 & !DC60 & !DC63 &  _LC3_C1 &  _LC9_C1
         #  A12 & !A13 & !DC60 & !DC61 & !DC63 &  _LC9_C1;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~3~11' 
-- Equation name is '_LC11_C1', type is buried 
-- synthesized logic cell 
_LC11_C1 = LCELL( _EQ011 $  GND);
  _EQ011 =  A12 & !A13 & !DC63 &  _LC3_C1 &  _LC9_C1 &  _LC10_C1
         #  A12 & !A13 & !DC61 & !DC63 &  _LC9_C1 &  _LC10_C1
         #  A12 & !A13 & !DC62 &  _LC3_C1 &  _LC6_C1 &  _LC10_C1
         #  A12 & !A13 & !DC61 & !DC62 &  _LC6_C1 &  _LC10_C1
         #  A12 & !A13 & !DC62 & !DC63 &  _LC3_C1 &  _LC10_C1;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~3~12' 
-- Equation name is '_LC8_C1', type is buried 
-- synthesized logic cell 
_LC8_C1  = LCELL( _EQ012 $  GND);
  _EQ012 =  A12 &  A13 & !DC60 & !DC61 & !DC63 &  _LC2_C1
         #  A12 &  A13 & !DC60 & !DC62 &  _LC1_C1 &  _LC5_C1
         #  A12 &  A13 & !DC60 & !DC61 & !DC62 &  _LC5_C1
         #  A12 & !A13 &  _LC3_C1 &  _LC6_C1 &  _LC9_C1 &  _LC10_C1
         #  A12 & !A13 & !DC61 &  _LC6_C1 &  _LC9_C1 &  _LC10_C1;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~3~13' 
-- Equation name is '_LC2_B3', type is buried 
-- synthesized logic cell 
_LC2_B3  = LCELL( _EQ013 $  GND);
  _EQ013 =  A12 &  A13 & !DC62 & !DC63 &  _LC1_C1 &  _LC4_D2
         #  A12 &  A13 & !DC61 & !DC62 & !DC63 &  _LC4_D2
         #  A12 &  A13 & !DC60 &  _LC1_C1 &  _LC2_C1 &  _LC5_C1
         #  A12 &  A13 & !DC60 & !DC61 &  _LC2_C1 &  _LC5_C1
         #  A12 &  A13 & !DC60 & !DC63 &  _LC1_C1 &  _LC2_C1;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~3~14' 
-- Equation name is '_LC12_B3', type is buried 
-- synthesized logic cell 
_LC12_B3 = LCELL( _EQ014 $  GND);
  _EQ014 =  A12 &  A13 & !DC61 &  _LC2_C1 &  _LC4_D2 &  _LC5_C1
         #  A12 &  A13 & !DC63 &  _LC1_C1 &  _LC2_C1 &  _LC4_D2
         #  A12 &  A13 & !DC61 & !DC63 &  _LC2_C1 &  _LC4_D2
         #  A12 &  A13 & !DC62 &  _LC1_C1 &  _LC4_D2 &  _LC5_C1
         #  A12 &  A13 & !DC61 & !DC62 &  _LC4_D2 &  _LC5_C1;

-- Node name is '|ram02:14|ram01:15|et:15|~56~1~2~2~3' 
-- Equation name is '_LC11_B3', type is buried 
_LC11_B3 = LCELL( VCC $  _EQ015);
  _EQ015 =  DC1 &  DC2 &  DC3 &  DC4 &  DC5 & !_LC2_B3 & !_LC4_B3 & !_LC5_B3 & 
             !_LC6_B3 & !_LC7_C1 & !_LC8_B3 & !_LC8_C1 & !_LC9_B3 & !_LC10_B3 & 
             !_LC11_C1 & !_LC12_B3 & !_LC13_B3 &  RD &  _X001;
  _X001  = EXP( A12 &  A13 &  _LC1_C1 &  _LC2_C1 &  _LC4_D2 &  _LC5_C1);

-- Node name is '|ram02:14|ram01:15|et:16|:34' = '|ram02:14|ram01:15|et:16|q' 
-- Equation name is '_LC10_C1', type is buried 
_LC10_C1 = DFFE( DI $  GND,  _EQ016,  VCC,  VCC,  VCC);
  _EQ016 =  A12 & !A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC60 & 
              WR;

-- Node name is '|ram02:14|ram01:16|et:15|:34' = '|ram02:14|ram01:16|et:15|q' 
-- Equation name is '_LC5_D2', type is buried 
_LC5_D2  = DFFE( DI $  GND,  _EQ017,  VCC,  VCC,  VCC);
  _EQ017 = !A12 &  A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC60 & 
              WR;

-- Node name is '|ram02:14|ram01:16|et:16|:34' = '|ram02:14|ram01:16|et:16|q' 
-- Equation name is '_LC7_D2', type is buried 
_LC7_D2  = DFFE( DI $  GND,  _EQ018,  VCC,  VCC,  VCC);
  _EQ018 = !A12 & !A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC60 & 
              WR;

-- Node name is '|ram02:15|ram01:15|et:15|:34' = '|ram02:15|ram01:15|et:15|q' 
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = DFFE( DI $  GND,  _EQ019,  VCC,  VCC,  VCC);
  _EQ019 =  A12 &  A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC61 & 
              WR;

-- Node name is '|ram02:15|ram01:15|et:16|:34' = '|ram02:15|ram01:15|et:16|q' 
-- Equation name is '_LC3_C1', type is buried 
_LC3_C1  = DFFE( DI $  GND,  _EQ020,  VCC,  VCC,  VCC);
  _EQ020 =  A12 & !A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC61 & 
              WR;

-- Node name is '|ram02:15|ram01:16|et:15|:34' = '|ram02:15|ram01:16|et:15|q' 
-- Equation name is '_LC1_C4', type is buried 
_LC1_C4  = DFFE( DI $  GND,  _EQ021,  VCC,  VCC,  VCC);
  _EQ021 = !A12 &  A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC61 & 
              WR;

-- Node name is '|ram02:15|ram01:16|et:16|:34' = '|ram02:15|ram01:16|et:16|q' 
-- Equation name is '_LC7_B3', type is buried 
_LC7_B3  = DFFE( DI $  GND,  _EQ022,  VCC,  VCC,  VCC);
  _EQ022 = !A12 & !A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC61 & 
              WR;

-- Node name is '|ram02:16|ram01:15|et:15|:34' = '|ram02:16|ram01:15|et:15|q' 
-- Equation name is '_LC5_C1', type is buried 
_LC5_C1  = DFFE( DI $  GND,  _EQ023,  VCC,  VCC,  VCC);
  _EQ023 =  A12 &  A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC63 & 
              WR;

-- Node name is '|ram02:16|ram01:15|et:16|:34' = '|ram02:16|ram01:15|et:16|q' 
-- Equation name is '_LC6_C1', type is buried 
_LC6_C1  = DFFE( DI $  GND,  _EQ024,  VCC,  VCC,  VCC);
  _EQ024 =  A12 & !A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC63 & 
              WR;

-- Node name is '|ram02:16|ram01:16|et:15|:34' = '|ram02:16|ram01:16|et:15|q' 
-- Equation name is '_LC9_D2', type is buried 
_LC9_D2  = DFFE( DI $  GND,  _EQ025,  VCC,  VCC,  VCC);
  _EQ025 = !A12 &  A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC63 & 
              WR;

-- Node name is '|ram02:16|ram01:16|et:16|:34' = '|ram02:16|ram01:16|et:16|q' 
-- Equation name is '_LC13_D2', type is buried 
_LC13_D2 = DFFE( DI $  GND,  _EQ026,  VCC,  VCC,  VCC);
  _EQ026 = !A12 & !A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC63 & 
              WR;

-- Node name is '|ram02:17|ram01:15|et:15|:34' = '|ram02:17|ram01:15|et:15|q' 
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = DFFE( DI $  GND,  _EQ027,  VCC,  VCC,  VCC);
  _EQ027 =  A12 &  A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC62 & 
              WR;

-- Node name is '|ram02:17|ram01:15|et:16|:34' = '|ram02:17|ram01:15|et:16|q' 
-- Equation name is '_LC9_C1', type is buried 
_LC9_C1  = DFFE( DI $  GND,  _EQ028,  VCC,  VCC,  VCC);
  _EQ028 =  A12 & !A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC62 & 
              WR;

-- Node name is '|ram02:17|ram01:16|et:15|:34' = '|ram02:17|ram01:16|et:15|q' 
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = DFFE( DI $  GND,  _EQ029,  VCC,  VCC,  VCC);
  _EQ029 = !A12 &  A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC62 & 
              WR;

-- Node name is '|ram02:17|ram01:16|et:16|:34' = '|ram02:17|ram01:16|et:16|q' 
-- Equation name is '_LC3_B3', type is buried 
_LC3_B3  = DFFE( DI $  GND,  _EQ030,  VCC,  VCC,  VCC);
  _EQ030 = !A12 & !A13 &  Clock &  DC1 &  DC2 &  DC3 &  DC4 &  DC5 &  DC62 & 
              WR;



Project Informatione:\documents\science\computer_circuity\labs\palevo\pustovit\lab3\ram1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 25,844K
