[View]
Entity=VGA7segDisplay_tb
Architecture=
TopLevelType=3
[file:.\src\VGA7segDisplay.v]
Enabled=1
[file:.\src\TestBench\VGA7segDisplay_TB.v]
Enabled=1
LIB=
[file:.\src\TestBench\VGA7segDisplay_TB_runtest.do]
Enabled=1
[file:.\src\VGA7segDisplay.xdc]
Enabled=1
[file:.\src\VGA7segDisplay.asdb]
Enabled=1
[file:.\src\VGA7segDisplay.awc]
Enabled=1
[file:.\src\DataTo7seg.v]
Enabled=1
[file:.\src\TestBench\DataTo7seg_TB.v]
Enabled=1
LIB=
[file:.\src\TestBench\DataTo7seg_TB_runtest.do]
Enabled=1
[file:.\src\DataTo7seg.asdb]
Enabled=1
[file:.\src\DataTo7seg.awc]
Enabled=1
[file:.\synthesis\VGA7segDisplay.edn]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=VGA7segDisplay_post_synthesis
SYNTHESIS.EXCLUDED=1
[file:.\synthesis\glbl.v]
Enabled=1
LIB=VGA7segDisplay_post_synthesis
SIM.FUNC.INCLUDED=0
SIM.POST.INCLUDED=1
SIM.POST.AUTO=1
[file:.\synthesis\VGA7segDisplay.v]
Enabled=1
LIB=VGA7segDisplay_post_synthesis
SIM.POST.INCLUDED=0
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=0
SIM.POST.INDEX=0
SYNTHESIS.EXCLUDED=1
[file:.\src\Prescaler.v]
Enabled=1
[file:.\src\Top.bde]
Enabled=1
[file:.\compile\Top.v]
Generated=TRUE
Enabled=1
[file:.\synthesis\Top.edn]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=VGA7segDisplay_post_synthesis
SYNTHESIS.EXCLUDED=1
[file:.\synthesis\Top.v]
Enabled=1
LIB=VGA7segDisplay_post_synthesis
SIM.POST.INCLUDED=1
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=1
SIM.POST.INDEX=0
SYNTHESIS.EXCLUDED=1
[file:.\implement\Top.v]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=VGA7segDisplay_timing
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
[file:.\implement\Top.sdf]
Enabled=1
[file:.\implement\glbl.v]
Enabled=1
LIB=VGA7segDisplay_timing
SIM.FUNC.INCLUDED=0
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
