// Seed: 1401048611
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output supply1 id_5,
    output tri1 id_6,
    input tri id_7,
    output uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri id_11,
    input supply0 id_12,
    output uwire id_13,
    output tri0 id_14,
    output wand id_15,
    output wire id_16,
    input wire id_17,
    output supply0 id_18,
    input uwire id_19,
    output supply1 id_20,
    output supply1 id_21,
    input supply1 id_22,
    output wor id_23,
    output supply1 id_24,
    output tri0 id_25,
    input tri1 id_26,
    input uwire id_27,
    input tri0 id_28,
    output uwire id_29,
    input tri0 id_30,
    input wor id_31,
    input tri1 id_32,
    input tri1 id_33,
    input tri1 id_34
);
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input tri id_2,
    input tri0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    inout wire id_6,
    output wor id_7,
    input supply1 id_8,
    input tri1 id_9,
    input uwire id_10,
    output wor id_11,
    input wor id_12
);
  id_14(
      1
  );
  nor (id_7, id_0, id_5, id_8, id_1, id_3, id_14, id_9, id_12, id_6, id_2);
  module_0(
      id_6,
      id_4,
      id_6,
      id_9,
      id_6,
      id_11,
      id_6,
      id_5,
      id_4,
      id_2,
      id_10,
      id_11,
      id_9,
      id_11,
      id_11,
      id_4,
      id_6,
      id_3,
      id_4,
      id_3,
      id_7,
      id_6,
      id_10,
      id_7,
      id_4,
      id_11,
      id_6,
      id_1,
      id_1,
      id_11,
      id_3,
      id_9,
      id_8,
      id_3,
      id_10
  );
endmodule
