$date
	Sun Oct 23 04:32:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#400447
b1001 !
1"
#400450
b1001 &
b1001 %
1$
#400451
0"
#400454
b11100 &
b11100 %
#400458
b1110 &
b1110 %
#400462
b111 &
b111 %
#400466
b10110 &
b10110 %
#400470
b1011 &
b1011 %
#400474
b100010 &
b100010 %
#400478
b10001 &
b10001 %
#400482
b110100 &
b110100 %
#400486
b11010 &
b11010 %
#400490
b1101 &
b1101 %
#400494
b101000 &
b101000 %
#400498
b10100 &
b10100 %
#400502
b1010 &
b1010 %
#400506
b101 &
b101 %
#400510
b10000 &
b10000 %
#400514
b1000 &
b1000 %
#400518
b100 &
b100 %
#400522
b10 &
b10 %
#400526
b1 &
1#
b1 %
#400530
b0 &
b0 %
0#
0$
#1398850
b1100 &
b1100 %
1$
b1100 !
1"
#1398851
0"
#1398854
b110 &
b110 %
#1398858
b11 &
b11 %
#1398862
b1010 &
b1010 %
#1398866
b101 &
b101 %
#1398870
b10000 &
b10000 %
#1398874
b1000 &
b1000 %
#1398878
b100 &
b100 %
#1398882
b10 &
b10 %
#1398886
b1 &
1#
b1 %
#1398890
b0 &
b0 %
0#
0$
#2366567
b1010 !
1"
#2366570
b1010 &
b1010 %
1$
#2366571
0"
#2366574
b101 &
b101 %
#2366578
b10000 &
b10000 %
#2366582
b1000 &
b1000 %
#2366586
b100 &
b100 %
#2366590
b10 &
b10 %
#2366594
b1 &
b1 %
1#
#2366598
b0 &
0#
b0 %
0$
#4500012
