<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>MPAMCFG_INTPARTID</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMCFG_INTPARTID, MPAM Internal PARTID Narrowing Configuration Register</h1><p>The MPAMCFG_INTPARTID characteristics are:</p><h2>Purpose</h2><p>MPAMCFG_INTPARTID is a 32-bit read/write register that controls the mapping of the PARTID selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a> into a narrower internal PARTID (intPARTID).</p><p>MPAMCFG_INTPARTID_s controls the mapping for the Secure PARTID selected by the Secure instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.
MPAMCFG_INTPARTID_ns controls the mapping for the Non-secure PARTID selected by the Non-secure instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.
MPAMCFG_INTPARTID_rt controls the mapping for the Root PARTID selected by the Root instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.
MPAMCFG_INTPARTID_rl controls the mapping for the Realm PARTID selected by the Realm instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.</p><p>The MPAMCFG_INTPARTID register associates the request PARTID (reqPARTID) in the <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a> register with an internal PARTID (intPARTID) in this register. To set that association, store reqPARTID into the <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a> register and then store the intPARTID into the MPAMCFG_INTPARTID register. To read the association, store reqPARTID into the MPAMCFG_PART_SEL register and then read MPAMCFG_INTPARTID.</p><p>If the intPARTID stored into MPAMCFG_INTPARTID is out-of-range or does not have the INTERNAL bit set, the association of reqPARTID to intPARTID is not written and <a href="ext-mpamf_esr.html">MPAMF_ESR</a> is set to indicate an intPARTID_Range error.</p><p>If <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.INTERNAL is 1 when MPAMCFG_INTPARTID is read or written, <a href="ext-mpamf_esr.html">MPAMF_ESR</a> is set to indicate an Unexpected_INTERNAL error.</p><h2>Configuration</h2><p><ins>The power domain of MPAMCFG_INTPARTID is </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.
    </ins></p><p>This register is present only when FEAT_MPAM is implemented and MPAMF_IDR.HAS_PARTID_NRW == 1. Otherwise, direct accesses to MPAMCFG_INTPARTID are <span class="arm-defined-word">RES0</span>.</p><p>The power and reset domain of each MSC component is specific to that component.</p><h2>Attributes</h2><p>MPAMCFG_INTPARTID is a 32-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="15"><a href="#fieldset_0-31_17">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-16_16">INTERNAL</a></td><td class="lr" colspan="16"><a href="#fieldset_0-15_0">INTPARTID</a></td></tr></tbody></table><h4 id="fieldset_0-31_17">Bits [31:17]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-16_16">INTERNAL, bit [16]</h4><div class="field"><p>Internal PARTID flag.</p><p>This bit must be 1 when written to the register. If written as 0, the write will not update the reqPARTID to intPARTID association.</p><p>On a read of this register, the bit will always read the value last written.</p></div><h4 id="fieldset_0-15_0">INTPARTID, bits [15:0]</h4><div class="field"><p>This field contains the intPARTID mapped to the reqPARTID in <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.</p><p>The maximum intPARTID supported is <a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a>.INTPARTID_MAX.</p></div><h2>Accessing MPAMCFG_INTPARTID</h2><p>This register is within the MPAM feature page memory frames.</p><p>In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:</p><ul><li>MPAMCFG_INTPARTID_s must only be accessible from the Secure MPAM feature page.
</li><li>MPAMCFG_INTPARTID_ns must only be accessible from the Non-secure MPAM feature page.
</li><li>MPAMCFG_INTPARTID_rt must only be accessible from the Root MPAM feature page.
</li><li>MPAMCFG_INTPARTID_rl must only be accessible from the Realm MPAM feature page.
</li></ul><p>MPAMCFG_INTPARTID_s, MPAMCFG_INTPARTID_ns, MPAMCFG_INTPARTID_rt, and MPAMCFG_INTPARTID_rl must be separate registers:</p><ul><li>The Secure instance (MPAMCFG_INTPARTID_s) accesses the PARTID narrowing used for Secure PARTIDs.
</li><li>The Non-secure instance (MPAMCFG_INTPARTID_ns) accesses the PARTID narrowing used for Non-secure PARTIDs.
</li><li>The Root instance (MPAMCFG_INTPARTID_rt) accesses the PARTID narrowing used for Root PARTIDs.
</li><li>The Realm instance (MPAMCFG_INTPARTID_rl) accesses the PARTID narrowing used for Realm PARTIDs.
</li></ul><p>When RIS is implemented, loads and stores to MPAMCFG_INTPARTID access the PARTID narrowing configuration settings without being affected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p><p>Loads and stores to MPAMCFG_INTPARTID access the PARTID narrowing configuration settings for the request PARTID selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.PARTID_SEL, and <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.INTERNAL must be 0.</p><h4>MPAMCFG_INTPARTID can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0600</span></td><td>MPAMCFG_INTPARTID_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0600</span></td><td>MPAMCFG_INTPARTID_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x0600</span></td><td>MPAMCFG_INTPARTID_rt</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x0600</span></td><td>MPAMCFG_INTPARTID_rl</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RW</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>07</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>