# Reading D:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ECE385/ECE385_FinalProject {D:/ECE385/ECE385_FinalProject/vga_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:04 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ECE385/ECE385_FinalProject" D:/ECE385/ECE385_FinalProject/vga_clk.v 
# -- Compiling module vga_clk
# 
# Top level modules:
# 	vga_clk
# End time: 15:24:05 on Jun 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ECE385/ECE385_FinalProject/db {D:/ECE385/ECE385_FinalProject/db/vga_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:05 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ECE385/ECE385_FinalProject/db" D:/ECE385/ECE385_FinalProject/db/vga_clk_altpll.v 
# -- Compiling module vga_clk_altpll
# 
# Top level modules:
# 	vga_clk_altpll
# End time: 15:24:05 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib nios_system
# ** Warning: (vlib-34) Library already exists at "nios_system".
# vmap nios_system nios_system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_system nios_system 
# Modifying modelsim.ini
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/nios_system.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:05 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/nios_system.v 
# ** Warning: (vlog-6) -- Waiting for lock by "OptiPlex3060@intl-d221-02, pid = 4232
# ". Lockfile is "D:/ECE385/ECE385_FinalProject/simulation/modelsim/nios_system/_lock".
# -- Compiling module nios_system
# 
# Top level modules:
# 	nios_system
# End time: 15:24:06 on Jun 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:06 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 15:24:06 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:06 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 15:24:06 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:06 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 
# -- Compiling module nios_system_mm_interconnect_0
# 
# Top level modules:
# 	nios_system_mm_interconnect_0
# End time: 15:24:06 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:06 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module nios_system_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	nios_system_mm_interconnect_0_avalon_st_adapter
# End time: 15:24:06 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:07 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 15:24:07 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:07 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v 
# -- Compiling module nios_system_sysid_qsys_0
# 
# Top level modules:
# 	nios_system_sysid_qsys_0
# End time: 15:24:07 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:07 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_sdram_pll.v 
# -- Compiling module nios_system_sdram_pll_dffpipe_l2c
# -- Compiling module nios_system_sdram_pll_stdsync_sv6
# -- Compiling module nios_system_sdram_pll_altpll_lqa2
# -- Compiling module nios_system_sdram_pll
# 
# Top level modules:
# 	nios_system_sdram_pll
# End time: 15:24:07 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:07 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_sdram.v 
# -- Compiling module nios_system_sdram_input_efifo_module
# -- Compiling module nios_system_sdram
# 
# Top level modules:
# 	nios_system_sdram
# End time: 15:24:07 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_otg_hpi_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:07 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_otg_hpi_data.v 
# ** Warning: (vlog-6) -- Waiting for lock by "OptiPlex3060@intl-d221-02, pid = 13360
# ". Lockfile is "D:/ECE385/ECE385_FinalProject/simulation/modelsim/nios_system/_lock".
# -- Compiling module nios_system_otg_hpi_data
# 
# Top level modules:
# 	nios_system_otg_hpi_data
# End time: 15:24:09 on Jun 06,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:09 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v 
# -- Compiling module nios_system_otg_hpi_cs
# 
# Top level modules:
# 	nios_system_otg_hpi_cs
# End time: 15:24:09 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_otg_hpi_address.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:09 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_otg_hpi_address.v 
# -- Compiling module nios_system_otg_hpi_address
# 
# Top level modules:
# 	nios_system_otg_hpi_address
# End time: 15:24:09 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:09 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v 
# -- Compiling module nios_system_onchip_memory2_0
# 
# Top level modules:
# 	nios_system_onchip_memory2_0
# End time: 15:24:09 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:09 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v 
# -- Compiling module nios_system_nios2_gen2_0
# 
# Top level modules:
# 	nios_system_nios2_gen2_0
# End time: 15:24:09 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:09 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v 
# -- Compiling module nios_system_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module nios_system_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module nios_system_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module nios_system_nios2_gen2_0_cpu
# 
# Top level modules:
# 	nios_system_nios2_gen2_0_cpu_nios2_performance_monitors
# 	nios_system_nios2_gen2_0_cpu
# End time: 15:24:09 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:10 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module nios_system_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	nios_system_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 15:24:10 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:10 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module nios_system_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	nios_system_nios2_gen2_0_cpu_debug_slave_tck
# End time: 15:24:10 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:10 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module nios_system_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	nios_system_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 15:24:10 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:10 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module nios_system_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	nios_system_nios2_gen2_0_cpu_test_bench
# End time: 15:24:10 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:10 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_keycode.v 
# -- Compiling module nios_system_keycode
# 
# Top level modules:
# 	nios_system_keycode
# End time: 15:24:10 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:10 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v 
# -- Compiling module nios_system_jtag_uart_0_sim_scfifo_w
# -- Compiling module nios_system_jtag_uart_0_scfifo_w
# -- Compiling module nios_system_jtag_uart_0_sim_scfifo_r
# -- Compiling module nios_system_jtag_uart_0_scfifo_r
# -- Compiling module nios_system_jtag_uart_0
# 
# Top level modules:
# 	nios_system_jtag_uart_0
# End time: 15:24:10 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nios_system +incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules {D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_Player_1_X_Pos.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:10 on Jun 06,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules" D:/ECE385/ECE385_FinalProject/nios_system/synthesis/submodules/nios_system_Player_1_X_Pos.v 
# -- Compiling module nios_system_Player_1_X_Pos
# 
# Top level modules:
# 	nios_system_Player_1_X_Pos
# End time: 15:24:10 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/ECE385_FinalProject {D:/ECE385/ECE385_FinalProject/mouse_interface_IP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:10 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/ECE385_FinalProject" D:/ECE385/ECE385_FinalProject/mouse_interface_IP.sv 
# -- Compiling module Mouse_interface
# -- Compiling module PS2_Controller
# ** Error (suppressible): D:/ECE385/ECE385_FinalProject/mouse_interface_IP.sv(191): (vlog-2388) 'ps2_clk_posedge' already declared in this scope (PS2_Controller).
# ** Error (suppressible): D:/ECE385/ECE385_FinalProject/mouse_interface_IP.sv(192): (vlog-2388) 'ps2_clk_negedge' already declared in this scope (PS2_Controller).
# ** Error (suppressible): D:/ECE385/ECE385_FinalProject/mouse_interface_IP.sv(194): (vlog-2388) 'start_receiving_data' already declared in this scope (PS2_Controller).
# ** Error (suppressible): D:/ECE385/ECE385_FinalProject/mouse_interface_IP.sv(195): (vlog-2388) 'wait_for_incoming_data' already declared in this scope (PS2_Controller).
# ** Error (suppressible): D:/ECE385/ECE385_FinalProject/mouse_interface_IP.sv(201): (vlog-2388) 'ps2_data_reg' already declared in this scope (PS2_Controller).
# -- Compiling module Altera_UP_PS2_Command_Out
# -- Compiling module Altera_UP_PS2_Data_In
# End time: 15:24:10 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: D:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab8_run_msim_rtl_verilog.do line 34
# D:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/ECE385/ECE385_FinalProject {D:/ECE385/ECE385_FinalProject/mouse_interface_IP.sv}"
