AArch64 LB+dmb.sys+pos
"DMB.SYsRW Rfe PosRW Rfe"
Cycle=Rfe PosRW Rfe DMB.SYsRW
Relax=
Safe=Rfe PosRW DMB.SYsRW
Prefetch=
Com=Rf Rf
Orig=DMB.SYsRW Rfe PosRW Rfe
{
0:X1=x;
1:X1=x;
}
 P0          | P1          ;
 LDR W0,[X1] | LDR W0,[X1] ;
 DMB SY      | MOV W2,#2   ;
 MOV W2,#1   | STR W2,[X1] ;
 STR W2,[X1] |             ;
exists (not (0:X0=0 /\ (1:X0=0 /\ (x=1 \/ x=2) \/ 1:X0=1 /\ x=2) \/ 0:X0=2 /\ 1:X0=0 /\ x=1))
