Entry                = 1060
Size of TLS image    = Undefined
Start address of TLS = Undefined
FS                   = Undefined
Sections:
318: .interp (28)                       338: .note.gnu.property (32)            358: .note.gnu.build-id (36)            37c: .note.ABI-tag (32)                 
3a0: .gnu.hash (36)                     3c8: .dynsym (168)                      470: .dynstr (152)                      508: .gnu.version (14)                  
518: .gnu.version_r (48)                548: .rela.dyn (192)                    608: .rela.plt (24)                     1000: .init (27)                        
1020: .plt (32)                         1040: .plt.got (16)                     1050: .plt.sec (16)                     1060: .text (469)                       
1238: .fini (13)                        2000: .rodata (4)                       2004: .eh_frame_hdr (68)                2048: .eh_frame (264)                   
3db8: .init_array (8)                   3dc0: .fini_array (8)                   3dc8: .dynamic (496)                    3fb8: .got (72)                         
4000: .data (16)                        4010: .bss (8)                          0: .comment (36)                        0: .symtab (1560)                       
0: .strtab (538)                        0: .shstrtab (282)                      
Addresses mapped to symbols:
1000: _init                             1060: _start                            1090: deregister_tm_clones              10c0: register_tm_clones                
1100: __do_global_dtors_aux             1140: frame_dummy                       1149: main                              11c0: __libc_csu_init                   
1230: __libc_csu_fini                   1238: _fini                             2000: _IO_stdin_used                    2004: __GNU_EH_FRAME_HDR                
214c: __FRAME_END__                     3db8: __init_array_start                3dc0: __init_array_end                  3dc8: _DYNAMIC                          
3fb8: _GLOBAL_OFFSET_TABLE_             3fd0: __stack_chk_fail                  3fd8: _ITM_deregisterTMCloneTable       3fe0: __libc_start_main                 
3fe8: __gmon_start__                    3ff0: _ITM_registerTMCloneTable         3ff8: __cxa_finalize                    4000: __data_start                      
4008: __dso_handle                      4010: __TMC_END__                       4018: _end                              

-------------------------
0
1060: ENDBR64  4
Edge from 1060 to 1064 with memory model: 
|
`- [RSP0, 8]

Postcondition = fromList [RIP = 4196,[RSP0,8] = 0_t]
-------------------------
0
1064: XOR Reg EBP, Reg EBP 2
Edge from 1064 to 1066 with memory model: 
|
`- [RSP0, 8]

Postcondition = fromList [RIP = 4198,RBP = 0,ZF = <31,0>(RBP0),CF = <31,0>(RBP0),SF = <31,0>(RBP0),OF = <31,0>(RBP0),PF = <31,0>(RBP0),[RSP0,8] = 0_t]
-------------------------
0
1066: MOV Reg R9, Reg RDX 3
Edge from 1066 to 1069 with memory model: 
|
`- [RSP0, 8]

Postcondition = fromList [RIP = 4201,RDX = RDX0,RBP = 0,R9 = RDX0,ZF = <31,0>(RBP0),CF = <31,0>(RBP0),SF = <31,0>(RBP0),OF = <31,0>(RBP0),PF = <31,0>(RBP0),[RSP0,8] = 0_t]
-------------------------
0
1069: POP Reg RSI 1
Edge from 1069 to 106a with memory model: 
|
`- [RSP0, 8]

Postcondition = fromList [RIP = 4202,RDX = RDX0,RSI = 0_t,RSP = (RSP0 + 8),RBP = 0,R9 = RDX0,ZF = <31,0>(RBP0),CF = <31,0>(RBP0),SF = <31,0>(RBP0),OF = <31,0>(RBP0),PF = <31,0>(RBP0),[RSP0,8] = 0_t]
-------------------------
0
106a: MOV Reg RDX, Reg RSP 3
Edge from 106a to 106d with memory model: 
|
`- [RSP0, 8]

Postcondition = fromList [RIP = 4205,RDX = (RSP0 + 8),RSI = 0_t,RSP = (RSP0 + 8),RBP = 0,R9 = RDX0,ZF = <31,0>(RBP0),CF = <31,0>(RBP0),SF = <31,0>(RBP0),OF = <31,0>(RBP0),PF = <31,0>(RBP0),[RSP0,8] = 0_t]
-------------------------
0
106d: AND Reg RSP, Immediate 18446744073709551600 4
Edge from 106d to 1071 with memory model: 
|
`- [RSP0, 8]

Postcondition = fromList [RIP = 4209,RDX = (RSP0 + 8),RSI = 0_t,RSP = AND((RSP0 + 8),18446744073709551600),RBP = 0,R9 = RDX0,ZF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),CF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),SF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),OF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),PF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),[RSP0,8] = 0_t]
-------------------------
0
1071: PUSH Reg RAX 1
Edge from 1071 to 1072 with memory model: 
|
+- [RSP0, 8]
|
`- [(AND((RSP0 + 8),18446744073709551600) - 8), 8]

Postcondition = fromList [RIP = 4210,RAX = RAX0,RDX = (RSP0 + 8),RSI = 0_t,RSP = (AND((RSP0 + 8),18446744073709551600) - 8),RBP = 0,R9 = RDX0,ZF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),CF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),SF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),OF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),PF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),[RSP0,8] = 0_t,[(AND((RSP0 + 8),18446744073709551600) - 8),8] = RAX0]
Edge from 1071 to 1072 with memory model: 
|
`- [RSP0, 8]:[(AND((RSP0 + 8),18446744073709551600) - 8), 8]

Postcondition = fromList [RIP = 4210,RAX = RAX0,RDX = (RSP0 + 8),RSI = 0_t,RSP = (AND((RSP0 + 8),18446744073709551600) - 8),RBP = 0,R9 = RDX0,ZF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),CF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),SF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),OF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),PF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),[(AND((RSP0 + 8),18446744073709551600) - 8),8] = RAX0]
-------------------------
1
1072: PUSH Reg RSP 1
Edge from 1072 to 1073 with memory model: 
|
+- [RSP0, 8]
|
+- [(AND((RSP0 + 8),18446744073709551600) - 8), 8]
|
`- [(AND((RSP0 + 8),18446744073709551600) - 16), 8]

Postcondition = fromList [RIP = 4211,RAX = RAX0,RDX = (RSP0 + 8),RSI = 0_t,RSP = (AND((RSP0 + 8),18446744073709551600) - 16),RBP = 0,R9 = RDX0,ZF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),CF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),SF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),OF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),PF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),[RSP0,8] = 0_t,[(AND((RSP0 + 8),18446744073709551600) - 8),8] = RAX0,[(AND((RSP0 + 8),18446744073709551600) - 16),8] = (AND((RSP0 + 8),18446744073709551600) - 16)]
-------------------------
1
1072: PUSH Reg RSP 1
Edge from 1072 to 1073 with memory model: 
|
+- [RSP0, 8]:[(AND((RSP0 + 8),18446744073709551600) - 8), 8]
|
`- [(AND((RSP0 + 8),18446744073709551600) - 16), 8]

Postcondition = fromList [RIP = 4211,RAX = RAX0,RDX = (RSP0 + 8),RSI = 0_t,RSP = (AND((RSP0 + 8),18446744073709551600) - 16),RBP = 0,R9 = RDX0,ZF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),CF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),SF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),OF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),PF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),[(AND((RSP0 + 8),18446744073709551600) - 8),8] = RAX0,[(AND((RSP0 + 8),18446744073709551600) - 16),8] = (AND((RSP0 + 8),18446744073709551600) - 16)]
-------------------------
1
1073: LEA Reg R8, Address (AddrPlus (FromReg RIP) (AddrImm 438)) 7
Edge from 1073 to 107a with memory model: 
|
+- [RSP0, 8]
|
+- [(AND((RSP0 + 8),18446744073709551600) - 8), 8]
|
`- [(AND((RSP0 + 8),18446744073709551600) - 16), 8]

Postcondition = fromList [RIP = 4218,RAX = RAX0,RDX = (RSP0 + 8),RSI = 0_t,RSP = (AND((RSP0 + 8),18446744073709551600) - 16),RBP = 0,R9 = RDX0,R8 = 4656,ZF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),CF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),SF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),OF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),PF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),[RSP0,8] = 0_t,[(AND((RSP0 + 8),18446744073709551600) - 8),8] = RAX0,[(AND((RSP0 + 8),18446744073709551600) - 16),8] = (AND((RSP0 + 8),18446744073709551600) - 16)]
-------------------------
1
1073: LEA Reg R8, Address (AddrPlus (FromReg RIP) (AddrImm 438)) 7
Edge from 1073 to 107a with memory model: 
|
+- [RSP0, 8]:[(AND((RSP0 + 8),18446744073709551600) - 8), 8]
|
`- [(AND((RSP0 + 8),18446744073709551600) - 16), 8]

Postcondition = fromList [RIP = 4218,RAX = RAX0,RDX = (RSP0 + 8),RSI = 0_t,RSP = (AND((RSP0 + 8),18446744073709551600) - 16),RBP = 0,R9 = RDX0,R8 = 4656,ZF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),CF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),SF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),OF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),PF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),[(AND((RSP0 + 8),18446744073709551600) - 8),8] = RAX0,[(AND((RSP0 + 8),18446744073709551600) - 16),8] = (AND((RSP0 + 8),18446744073709551600) - 16)]
-------------------------
1
107a: LEA Reg RCX, Address (AddrPlus (FromReg RIP) (AddrImm 319)) 7
Edge from 107a to 1081 with memory model: 
|
+- [RSP0, 8]
|
+- [(AND((RSP0 + 8),18446744073709551600) - 8), 8]
|
`- [(AND((RSP0 + 8),18446744073709551600) - 16), 8]

Postcondition = fromList [RIP = 4225,RAX = RAX0,RCX = 4544,RDX = (RSP0 + 8),RSI = 0_t,RSP = (AND((RSP0 + 8),18446744073709551600) - 16),RBP = 0,R9 = RDX0,R8 = 4656,ZF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),CF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),SF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),OF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),PF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),[RSP0,8] = 0_t,[(AND((RSP0 + 8),18446744073709551600) - 8),8] = RAX0,[(AND((RSP0 + 8),18446744073709551600) - 16),8] = (AND((RSP0 + 8),18446744073709551600) - 16)]
-------------------------
1
107a: LEA Reg RCX, Address (AddrPlus (FromReg RIP) (AddrImm 319)) 7
Edge from 107a to 1081 with memory model: 
|
+- [RSP0, 8]:[(AND((RSP0 + 8),18446744073709551600) - 8), 8]
|
`- [(AND((RSP0 + 8),18446744073709551600) - 16), 8]

Postcondition = fromList [RIP = 4225,RAX = RAX0,RCX = 4544,RDX = (RSP0 + 8),RSI = 0_t,RSP = (AND((RSP0 + 8),18446744073709551600) - 16),RBP = 0,R9 = RDX0,R8 = 4656,ZF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),CF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),SF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),OF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),PF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),[(AND((RSP0 + 8),18446744073709551600) - 8),8] = RAX0,[(AND((RSP0 + 8),18446744073709551600) - 16),8] = (AND((RSP0 + 8),18446744073709551600) - 16)]
-------------------------
1
1081: LEA Reg RDI, Address (AddrPlus (FromReg RIP) (AddrImm 193)) 7
Edge from 1081 to 1088 with memory model: 
|
+- [RSP0, 8]
|
+- [(AND((RSP0 + 8),18446744073709551600) - 8), 8]
|
`- [(AND((RSP0 + 8),18446744073709551600) - 16), 8]

Postcondition = fromList [RIP = 4232,RAX = RAX0,RCX = 4544,RDX = (RSP0 + 8),RDI = 4425,RSI = 0_t,RSP = (AND((RSP0 + 8),18446744073709551600) - 16),RBP = 0,R9 = RDX0,R8 = 4656,ZF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),CF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),SF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),OF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),PF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),[RSP0,8] = 0_t,[(AND((RSP0 + 8),18446744073709551600) - 8),8] = RAX0,[(AND((RSP0 + 8),18446744073709551600) - 16),8] = (AND((RSP0 + 8),18446744073709551600) - 16)]
-------------------------
1
1081: LEA Reg RDI, Address (AddrPlus (FromReg RIP) (AddrImm 193)) 7
Edge from 1081 to 1088 with memory model: 
|
+- [RSP0, 8]:[(AND((RSP0 + 8),18446744073709551600) - 8), 8]
|
`- [(AND((RSP0 + 8),18446744073709551600) - 16), 8]

Postcondition = fromList [RIP = 4232,RAX = RAX0,RCX = 4544,RDX = (RSP0 + 8),RDI = 4425,RSI = 0_t,RSP = (AND((RSP0 + 8),18446744073709551600) - 16),RBP = 0,R9 = RDX0,R8 = 4656,ZF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),CF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),SF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),OF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),PF = AND(AND((RSP0 + 8),18446744073709551600),18446744073709551600),[(AND((RSP0 + 8),18446744073709551600) - 8),8] = RAX0,[(AND((RSP0 + 8),18446744073709551600) - 16),8] = (AND((RSP0 + 8),18446744073709551600) - 16)]
-------------------------
1
1088: CALL __libc_start_main (external)
Executing __libc_start_main
Calling main function at address: 1149

Edge from 1088 to 1149 with memory model: 
|
`- [RSP0, 8]

Postcondition = fromList [RIP = 4425,[RSP0,8] = 0_t]
-------------------------
1
1088: CALL __libc_start_main (external)
Executing __libc_start_main
Calling main function at address: 1149

Edge from 1088 to 1149 with memory model: 
|
`- [RSP0, 8]

Postcondition = fromList [RIP = 4425,[RSP0,8] = 0_t]
-------------------------
0
1149: ENDBR64  4
Edge from 1149 to 114d with memory model: 
|
`- [RSP0, 8]

Postcondition = fromList [RIP = 4429,[RSP0,8] = 0_t]
-------------------------
0
114d: PUSH Reg RBP 1
Edge from 114d to 114e with memory model: 
|
+- [RSP0, 8]
|
`- [(RSP0 - 8), 8]

Postcondition = fromList [RIP = 4430,RSP = (RSP0 - 8),RBP = RBP0,[RSP0,8] = 0_t,[(RSP0 - 8),8] = RBP0]
-------------------------
0
114e: MOV Reg RBP, Reg RSP 3
Edge from 114e to 1151 with memory model: 
|
+- [RSP0, 8]
|
`- [(RSP0 - 8), 8]

Postcondition = fromList [RIP = 4433,RSP = (RSP0 - 8),RBP = (RSP0 - 8),[RSP0,8] = 0_t,[(RSP0 - 8),8] = RBP0]
-------------------------
0
1151: SUB Reg RSP, Immediate 48 4
Edge from 1151 to 1155 with memory model: 
|
+- [RSP0, 8]
|
`- [(RSP0 - 8), 8]

Postcondition = fromList [RIP = 4437,RSP = (RSP0 - 56),RBP = (RSP0 - 8),ZF = (RSP0 - 104),CF = (RSP0 - 104),SF = (RSP0 - 104),OF = (RSP0 - 104),PF = (RSP0 - 104),[RSP0,8] = 0_t,[(RSP0 - 8),8] = RBP0]
-------------------------
0
1155: MOV Address (SizeDir 32 (AddrMinus (FromReg RBP) (AddrImm 36))), Reg EDI 3
Edge from 1155 to 1158 with memory model: 
|
+- [RSP0, 8]
|
+- [(RSP0 - 8), 8]
|
`- [(RSP0 - 44), 4]

Postcondition = fromList [RIP = 4440,RDI = RDI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),ZF = (RSP0 - 104),CF = (RSP0 - 104),SF = (RSP0 - 104),OF = (RSP0 - 104),PF = (RSP0 - 104),[RSP0,8] = 0_t,[(RSP0 - 8),8] = RBP0,[(RSP0 - 44),4] = <31,0>(RDI0)]
-------------------------
0
1158: MOV Address (SizeDir 64 (AddrMinus (FromReg RBP) (AddrImm 48))), Reg RSI 4
Edge from 1158 to 115c with memory model: 
|
+- [RSP0, 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4444,RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),ZF = (RSP0 - 104),CF = (RSP0 - 104),SF = (RSP0 - 104),OF = (RSP0 - 104),PF = (RSP0 - 104),[RSP0,8] = 0_t,[(RSP0 - 8),8] = RBP0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0]
-------------------------
0
115c: MOV Reg RAX, Address (SizeDir 64 (AddrPlus (FromReg FS) (AddrImm 40))) 9
Edge from 115c to 1165 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4453,RAX = 64ADDvarFS0val40False0,RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSP0 - 104),CF = (RSP0 - 104),SF = (RSP0 - 104),OF = (RSP0 - 104),PF = (RSP0 - 104),[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0]
-------------------------
0
1165: MOV Address (SizeDir 64 (AddrMinus (FromReg RBP) (AddrImm 8))), Reg RAX 4
Edge from 1165 to 1169 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4457,RAX = 64ADDvarFS0val40False0,RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSP0 - 104),CF = (RSP0 - 104),SF = (RSP0 - 104),OF = (RSP0 - 104),PF = (RSP0 - 104),[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0]
-------------------------
0
1169: XOR Reg EAX, Reg EAX 2
Edge from 1169 to 116b with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4459,RAX = 0,RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = <31,0>(64ADDvarFS0val40False0),CF = <31,0>(64ADDvarFS0val40False0),SF = <31,0>(64ADDvarFS0val40False0),OF = <31,0>(64ADDvarFS0val40False0),PF = <31,0>(64ADDvarFS0val40False0),[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0]
-------------------------
0
116b: MOV Reg EAX, Address (SizeDir 32 (AddrMinus (FromReg RBP) (AddrImm 36))) 3
Edge from 116b to 116e with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4462,RAX = <31,0>(RDI0),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = <31,0>(64ADDvarFS0val40False0),CF = <31,0>(64ADDvarFS0val40False0),SF = <31,0>(64ADDvarFS0val40False0),OF = <31,0>(64ADDvarFS0val40False0),PF = <31,0>(64ADDvarFS0val40False0),[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0]
-------------------------
0
116e: CDQE  2
Edge from 116e to 1170 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4464,RAX = sextend(<31,0>(RDI0),32,64),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = <31,0>(64ADDvarFS0val40False0),CF = <31,0>(64ADDvarFS0val40False0),SF = <31,0>(64ADDvarFS0val40False0),OF = <31,0>(64ADDvarFS0val40False0),PF = <31,0>(64ADDvarFS0val40False0),[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0]
-------------------------
0
1170: MOV Address (SizeDir 32 (AddrMinus (AddrPlus (FromReg RBP) (AddrTimes (AddrImm 4) (FromReg RAX))) (AddrImm 32))), Immediate 4294967295 8
Edge from 1170 to 1178 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
+- [(RSP0 - 56), 8]
|
`- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]

Postcondition = fromList [RIP = 4472,RAX = sextend(<31,0>(RDI0),32,64),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = <31,0>(64ADDvarFS0val40False0),CF = <31,0>(64ADDvarFS0val40False0),SF = <31,0>(64ADDvarFS0val40False0),OF = <31,0>(64ADDvarFS0val40False0),PF = <31,0>(64ADDvarFS0val40False0),[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
Edge from 1170 to 1178 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]
   |
   `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]

Postcondition = fromList [RIP = 4472,RAX = sextend(<31,0>(RDI0),32,64),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = <31,0>(64ADDvarFS0val40False0),CF = <31,0>(64ADDvarFS0val40False0),SF = <31,0>(64ADDvarFS0val40False0),OF = <31,0>(64ADDvarFS0val40False0),PF = <31,0>(64ADDvarFS0val40False0),[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
Edge from 1170 to 1178 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]:[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4472,RAX = sextend(<31,0>(RDI0),32,64),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = <31,0>(64ADDvarFS0val40False0),CF = <31,0>(64ADDvarFS0val40False0),SF = <31,0>(64ADDvarFS0val40False0),OF = <31,0>(64ADDvarFS0val40False0),PF = <31,0>(64ADDvarFS0val40False0),[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
Edge from 1170 to 1178 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4472,RAX = sextend(<31,0>(RDI0),32,64),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = <31,0>(64ADDvarFS0val40False0),CF = <31,0>(64ADDvarFS0val40False0),SF = <31,0>(64ADDvarFS0val40False0),OF = <31,0>(64ADDvarFS0val40False0),PF = <31,0>(64ADDvarFS0val40False0),[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
Edge from 1170 to 1178 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4472,RAX = sextend(<31,0>(RDI0),32,64),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = <31,0>(64ADDvarFS0val40False0),CF = <31,0>(64ADDvarFS0val40False0),SF = <31,0>(64ADDvarFS0val40False0),OF = <31,0>(64ADDvarFS0val40False0),PF = <31,0>(64ADDvarFS0val40False0),[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
Edge from 1170 to 1178 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4472,RAX = sextend(<31,0>(RDI0),32,64),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = <31,0>(64ADDvarFS0val40False0),CF = <31,0>(64ADDvarFS0val40False0),SF = <31,0>(64ADDvarFS0val40False0),OF = <31,0>(64ADDvarFS0val40False0),PF = <31,0>(64ADDvarFS0val40False0),[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1178: MOV Reg RAX, Address (SizeDir 64 (AddrMinus (FromReg RBP) (AddrImm 48))) 4
Edge from 1178 to 117c with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4476,RAX = Unknown_117c_[(RSP0 - 56),8],RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = <31,0>(64ADDvarFS0val40False0),CF = <31,0>(64ADDvarFS0val40False0),SF = <31,0>(64ADDvarFS0val40False0),OF = <31,0>(64ADDvarFS0val40False0),PF = <31,0>(64ADDvarFS0val40False0),[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1178: MOV Reg RAX, Address (SizeDir 64 (AddrMinus (FromReg RBP) (AddrImm 48))) 4
Edge from 1178 to 117c with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4476,RAX = RSI0,RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = <31,0>(64ADDvarFS0val40False0),CF = <31,0>(64ADDvarFS0val40False0),SF = <31,0>(64ADDvarFS0val40False0),OF = <31,0>(64ADDvarFS0val40False0),PF = <31,0>(64ADDvarFS0val40False0),[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
117c: ADD Reg RAX, Immediate 8 4
Edge from 117c to 1180 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4480,RAX = (Unknown_117c_[(RSP0 - 56),8] + 8),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_117c_[(RSP0 - 56),8] + 16),CF = (Unknown_117c_[(RSP0 - 56),8] + 16),SF = (Unknown_117c_[(RSP0 - 56),8] + 16),OF = (Unknown_117c_[(RSP0 - 56),8] + 16),PF = (Unknown_117c_[(RSP0 - 56),8] + 16),[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
117c: ADD Reg RAX, Immediate 8 4
Edge from 117c to 1180 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4480,RAX = (RSI0 + 8),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 16),CF = (RSI0 + 16),SF = (RSI0 + 16),OF = (RSI0 + 16),PF = (RSI0 + 16),[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1180: MOV Reg RAX, Address (SizeDir 64 (FromReg RAX)) 3
Edge from 1180 to 1183 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(Unknown_117c_[(RSP0 - 56),8] + 8), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4483,RAX = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_117c_[(RSP0 - 56),8] + 16),CF = (Unknown_117c_[(RSP0 - 56),8] + 16),SF = (Unknown_117c_[(RSP0 - 56),8] + 16),OF = (Unknown_117c_[(RSP0 - 56),8] + 16),PF = (Unknown_117c_[(RSP0 - 56),8] + 16),[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1180: MOV Reg RAX, Address (SizeDir 64 (FromReg RAX)) 3
Edge from 1180 to 1183 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4483,RAX = 64ADDvarRSI0val8False0,RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 16),CF = (RSI0 + 16),SF = (RSI0 + 16),OF = (RSI0 + 16),PF = (RSI0 + 16),[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1183: MOVZX Reg EAX, Address (SizeDir 8 (FromReg RAX)) 3
Edge from 1183 to 1186 with memory model: 
|
+- [64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(Unknown_117c_[(RSP0 - 56),8] + 8), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4486,RAX = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_117c_[(RSP0 - 56),8] + 16),CF = (Unknown_117c_[(RSP0 - 56),8] + 16),SF = (Unknown_117c_[(RSP0 - 56),8] + 16),OF = (Unknown_117c_[(RSP0 - 56),8] + 16),PF = (Unknown_117c_[(RSP0 - 56),8] + 16),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
Edge from 1183 to 1186 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(Unknown_117c_[(RSP0 - 56),8] + 8), 8]
|  |
|  `- [64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0, 1]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4486,RAX = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_117c_[(RSP0 - 56),8] + 16),CF = (Unknown_117c_[(RSP0 - 56),8] + 16),SF = (Unknown_117c_[(RSP0 - 56),8] + 16),OF = (Unknown_117c_[(RSP0 - 56),8] + 16),PF = (Unknown_117c_[(RSP0 - 56),8] + 16),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1183: MOVZX Reg EAX, Address (SizeDir 8 (FromReg RAX)) 3
Edge from 1183 to 1186 with memory model: 
|
+- [64ADDvarRSI0val8False0, 1]
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4486,RAX = 8var64ADDvarRSI0val8False00,RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 16),CF = (RSI0 + 16),SF = (RSI0 + 16),OF = (RSI0 + 16),PF = (RSI0 + 16),[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
Edge from 1183 to 1186 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|  |
|  `- [64ADDvarRSI0val8False0, 1]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4486,RAX = 8var64ADDvarRSI0val8False00,RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 16),CF = (RSI0 + 16),SF = (RSI0 + 16),OF = (RSI0 + 16),PF = (RSI0 + 16),[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1186: MOVSX Reg EDX, Reg AL 3
Edge from 1186 to 1189 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(Unknown_117c_[(RSP0 - 56),8] + 8), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4489,RAX = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_117c_[(RSP0 - 56),8] + 16),CF = (Unknown_117c_[(RSP0 - 56),8] + 16),SF = (Unknown_117c_[(RSP0 - 56),8] + 16),OF = (Unknown_117c_[(RSP0 - 56),8] + 16),PF = (Unknown_117c_[(RSP0 - 56),8] + 16),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1186: MOVSX Reg EDX, Reg AL 3
Edge from 1186 to 1189 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4489,RAX = 8var64ADDvarRSI0val8False00,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 16),CF = (RSI0 + 16),SF = (RSI0 + 16),OF = (RSI0 + 16),PF = (RSI0 + 16),[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1189: MOV Reg RAX, Address (SizeDir 64 (AddrMinus (FromReg RBP) (AddrImm 48))) 4
Edge from 1189 to 118d with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(Unknown_117c_[(RSP0 - 56),8] + 8), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4493,RAX = Unknown_118d_[(RSP0 - 56),8],RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_117c_[(RSP0 - 56),8] + 16),CF = (Unknown_117c_[(RSP0 - 56),8] + 16),SF = (Unknown_117c_[(RSP0 - 56),8] + 16),OF = (Unknown_117c_[(RSP0 - 56),8] + 16),PF = (Unknown_117c_[(RSP0 - 56),8] + 16),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1189: MOV Reg RAX, Address (SizeDir 64 (AddrMinus (FromReg RBP) (AddrImm 48))) 4
Edge from 1189 to 118d with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4493,RAX = RSI0,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 16),CF = (RSI0 + 16),SF = (RSI0 + 16),OF = (RSI0 + 16),PF = (RSI0 + 16),[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
118d: ADD Reg RAX, Immediate 16 4
Edge from 118d to 1191 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(Unknown_117c_[(RSP0 - 56),8] + 8), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4497,RAX = (Unknown_118d_[(RSP0 - 56),8] + 16),RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_118d_[(RSP0 - 56),8] + 32),CF = (Unknown_118d_[(RSP0 - 56),8] + 32),SF = (Unknown_118d_[(RSP0 - 56),8] + 32),OF = (Unknown_118d_[(RSP0 - 56),8] + 32),PF = (Unknown_118d_[(RSP0 - 56),8] + 32),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
118d: ADD Reg RAX, Immediate 16 4
Edge from 118d to 1191 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4497,RAX = (RSI0 + 16),RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1191: MOV Reg RAX, Address (SizeDir 64 (FromReg RAX)) 3
Edge from 1191 to 1194 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(Unknown_117c_[(RSP0 - 56),8] + 8), 8]
|
+- [(Unknown_118d_[(RSP0 - 56),8] + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4500,RAX = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_118d_[(RSP0 - 56),8] + 32),CF = (Unknown_118d_[(RSP0 - 56),8] + 32),SF = (Unknown_118d_[(RSP0 - 56),8] + 32),OF = (Unknown_118d_[(RSP0 - 56),8] + 32),PF = (Unknown_118d_[(RSP0 - 56),8] + 32),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
Edge from 1191 to 1194 with memory model: 
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(Unknown_117c_[(RSP0 - 56),8] + 8), 8]:[(Unknown_118d_[(RSP0 - 56),8] + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4500,RAX = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_118d_[(RSP0 - 56),8] + 32),CF = (Unknown_118d_[(RSP0 - 56),8] + 32),SF = (Unknown_118d_[(RSP0 - 56),8] + 32),OF = (Unknown_118d_[(RSP0 - 56),8] + 32),PF = (Unknown_118d_[(RSP0 - 56),8] + 32),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1191: MOV Reg RAX, Address (SizeDir 64 (FromReg RAX)) 3
Edge from 1191 to 1194 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4500,RAX = 64ADDvarRSI0val16False0,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1194: MOVZX Reg EAX, Address (SizeDir 8 (FromReg RAX)) 3
Edge from 1194 to 1197 with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4503,RAX = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_118d_[(RSP0 - 56),8] + 32),CF = (Unknown_118d_[(RSP0 - 56),8] + 32),SF = (Unknown_118d_[(RSP0 - 56),8] + 32),OF = (Unknown_118d_[(RSP0 - 56),8] + 32),PF = (Unknown_118d_[(RSP0 - 56),8] + 32),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1194: MOVZX Reg EAX, Address (SizeDir 8 (FromReg RAX)) 3
Edge from 1194 to 1197 with memory model: 
|
+- [64ADDvarRSI0val16False0, 1]
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4503,RAX = 8var64ADDvarRSI0val16False00,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
Edge from 1194 to 1197 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|  |
|  `- [64ADDvarRSI0val16False0, 1]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4503,RAX = 8var64ADDvarRSI0val16False00,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
Edge from 1194 to 1197 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|  |
|  `- [64ADDvarRSI0val16False0, 1]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4503,RAX = 8var64ADDvarRSI0val16False00,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1197: MOVSX Reg EAX, Reg AL 3
Edge from 1197 to 119a with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4506,RAX = <31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_118d_[(RSP0 - 56),8] + 32),CF = (Unknown_118d_[(RSP0 - 56),8] + 32),SF = (Unknown_118d_[(RSP0 - 56),8] + 32),OF = (Unknown_118d_[(RSP0 - 56),8] + 32),PF = (Unknown_118d_[(RSP0 - 56),8] + 32),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
1197: MOVSX Reg EAX, Reg AL 3
Edge from 1197 to 119a with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4506,RAX = <31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
119a: CDQE  2
Edge from 119a to 119c with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4508,RAX = sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64),RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_118d_[(RSP0 - 56),8] + 32),CF = (Unknown_118d_[(RSP0 - 56),8] + 32),SF = (Unknown_118d_[(RSP0 - 56),8] + 32),OF = (Unknown_118d_[(RSP0 - 56),8] + 32),PF = (Unknown_118d_[(RSP0 - 56),8] + 32),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
119a: CDQE  2
Edge from 119a to 119c with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4508,RAX = sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64),RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295]
-------------------------
1
119c: MOV Reg EAX, Address (SizeDir 32 (AddrMinus (AddrPlus (FromReg RBP) (AddrTimes (AddrImm 4) (FromReg RAX))) (AddrImm 32))) 4
Edge from 119c to 11a0 with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
+- [(RSP0 - 56), 8]
|
`- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40), 4]

Postcondition = fromList [RIP = 4512,RAX = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0,RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_118d_[(RSP0 - 56),8] + 32),CF = (Unknown_118d_[(RSP0 - 56),8] + 32),SF = (Unknown_118d_[(RSP0 - 56),8] + 32),OF = (Unknown_118d_[(RSP0 - 56),8] + 32),PF = (Unknown_118d_[(RSP0 - 56),8] + 32),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0]
Edge from 119c to 11a0 with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]
   |
   `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40), 4]

Postcondition = fromList [RIP = 4512,RAX = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0,RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_118d_[(RSP0 - 56),8] + 32),CF = (Unknown_118d_[(RSP0 - 56),8] + 32),SF = (Unknown_118d_[(RSP0 - 56),8] + 32),OF = (Unknown_118d_[(RSP0 - 56),8] + 32),PF = (Unknown_118d_[(RSP0 - 56),8] + 32),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0]
Edge from 119c to 11a0 with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]:[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4512,RAX = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0,RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_118d_[(RSP0 - 56),8] + 32),CF = (Unknown_118d_[(RSP0 - 56),8] + 32),SF = (Unknown_118d_[(RSP0 - 56),8] + 32),OF = (Unknown_118d_[(RSP0 - 56),8] + 32),PF = (Unknown_118d_[(RSP0 - 56),8] + 32),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0]
Edge from 119c to 11a0 with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40), 4]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4512,RAX = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0,RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_118d_[(RSP0 - 56),8] + 32),CF = (Unknown_118d_[(RSP0 - 56),8] + 32),SF = (Unknown_118d_[(RSP0 - 56),8] + 32),OF = (Unknown_118d_[(RSP0 - 56),8] + 32),PF = (Unknown_118d_[(RSP0 - 56),8] + 32),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0]
Edge from 119c to 11a0 with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40), 4]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4512,RAX = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0,RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_118d_[(RSP0 - 56),8] + 32),CF = (Unknown_118d_[(RSP0 - 56),8] + 32),SF = (Unknown_118d_[(RSP0 - 56),8] + 32),OF = (Unknown_118d_[(RSP0 - 56),8] + 32),PF = (Unknown_118d_[(RSP0 - 56),8] + 32),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0]
Edge from 119c to 11a0 with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4512,RAX = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0,RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (Unknown_118d_[(RSP0 - 56),8] + 32),CF = (Unknown_118d_[(RSP0 - 56),8] + 32),SF = (Unknown_118d_[(RSP0 - 56),8] + 32),OF = (Unknown_118d_[(RSP0 - 56),8] + 32),PF = (Unknown_118d_[(RSP0 - 56),8] + 32),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0]
-------------------------
1
119c: MOV Reg EAX, Address (SizeDir 32 (AddrMinus (AddrPlus (FromReg RBP) (AddrTimes (AddrImm 4) (FromReg RAX))) (AddrImm 32))) 4
Edge from 119c to 11a0 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
+- [(RSP0 - 56), 8]
|
`- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40), 4]

Postcondition = fromList [RIP = 4512,RAX = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0]
Edge from 119c to 11a0 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]
   |
   `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40), 4]

Postcondition = fromList [RIP = 4512,RAX = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0]
Edge from 119c to 11a0 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]:[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4512,RAX = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0]
Edge from 119c to 11a0 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40), 4]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4512,RAX = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0]
Edge from 119c to 11a0 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40), 4]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4512,RAX = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0]
Edge from 119c to 11a0 with memory model: 
|
+- [RSP0, 8]
|  |
|  +- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4512,RAX = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0]
Edge from 119c to 11a0 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]:[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4512,RAX = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = (RSI0 + 32),CF = (RSI0 + 32),SF = (RSI0 + 32),OF = (RSI0 + 32),PF = (RSI0 + 32),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0]
-------------------------
1
11a0: ADD Reg EAX, Reg EDX 2
Edge from 11a0 to 11a2 with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4514,RAX = (<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0),RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = ((<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32))),CF = ((<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32))),SF = ((<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32))),OF = ((<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32))),PF = ((<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32))),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0]
-------------------------
1
11a0: ADD Reg EAX, Reg EDX 2
Edge from 11a0 to 11a2 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4514,RAX = (<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0),RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = ((<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32))),CF = ((<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32))),SF = ((<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32))),OF = ((<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32))),PF = ((<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32))),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0]
-------------------------
1
11a2: MOV Reg RCX, Address (SizeDir 64 (AddrMinus (FromReg RBP) (AddrImm 8))) 4
Edge from 11a2 to 11a6 with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4518,RAX = (<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0),RCX = Unknown_11a6_[(RSP0 - 16),8],RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = ((<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32))),CF = ((<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32))),SF = ((<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32))),OF = ((<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32))),PF = ((<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32))),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0]
-------------------------
1
11a2: MOV Reg RCX, Address (SizeDir 64 (AddrMinus (FromReg RBP) (AddrImm 8))) 4
Edge from 11a2 to 11a6 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4518,RAX = (<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0),RCX = 64ADDvarFS0val40False0,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = ((<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32))),CF = ((<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32))),SF = ((<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32))),OF = ((<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32))),PF = ((<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0) + <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32))),[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0]
-------------------------
1
11a6: XOR Reg RCX, Address (SizeDir 64 (AddrPlus (FromReg FS) (AddrImm 40))) 9
Edge from 11a6 to 11af with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4527,RAX = (<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0),RCX = XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),CF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),SF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),OF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),PF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0]
-------------------------
1
11a6: XOR Reg RCX, Address (SizeDir 64 (AddrPlus (FromReg FS) (AddrImm 40))) 9
Edge from 11a6 to 11af with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4527,RAX = (<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0),RCX = 0,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = 64ADDvarFS0val40False0,CF = 64ADDvarFS0val40False0,SF = 64ADDvarFS0val40False0,OF = 64ADDvarFS0val40False0,PF = 64ADDvarFS0val40False0,[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0]
-------------------------
1
11af: JZ 11b6 (resolved immediate)
Edge from 11af to 11b1 with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4529,RAX = (<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0),RCX = XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),CF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),SF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),OF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),PF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0]
Edge from 11af to 11b6 with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4534,RAX = (<31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0),RCX = XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),RDX = <31,0>(sextend(8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),CF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),SF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),OF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),PF = XOR(XOR(64ADDvarFS0val40False0,Unknown_11a6_[(RSP0 - 16),8]),64ADDvarFS0val40False0),[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0]
-------------------------
2
11af: JZ 11b6 (resolved immediate)
Edge from 11af to 11b1 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4529,RAX = (<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0),RCX = 0,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = 64ADDvarFS0val40False0,CF = 64ADDvarFS0val40False0,SF = 64ADDvarFS0val40False0,OF = 64ADDvarFS0val40False0,PF = 64ADDvarFS0val40False0,[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0]
Edge from 11af to 11b6 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4534,RAX = (<31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)) + 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0),RCX = 0,RDX = <31,0>(sextend(8var64ADDvarRSI0val8False00,8,32)),RDI = RDI0,RSI = RSI0,RSP = (RSP0 - 56),RBP = (RSP0 - 8),FS = FS0,ZF = 64ADDvarFS0val40False0,CF = 64ADDvarFS0val40False0,SF = 64ADDvarFS0val40False0,OF = 64ADDvarFS0val40False0,PF = 64ADDvarFS0val40False0,[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0]
-------------------------
3
11b1: CALL anon_func_1050 (internal)
Function starting at 1050 has not been called before. Start address = 1050, return address = 11b6
Edge from 11b1 to 1050 with memory model: 

Postcondition = fromList [RIP = 4176,RSP = RSP0,[RSP0,8] = 4534_t]
-------------------------
3
11b1: CALL anon_func_1050 (internal)
Function starting at 1050 has been called before: returning = False
-------------------------
2
1050: ENDBR64  4
Edge from 1050 to 1054 with memory model: 

Postcondition = fromList [RIP = 4180,RSP = RSP0,[RSP0,8] = 4534_t]
-------------------------
2
11b6: LEAVE  1
Edge from 11b6 to 11b7 with memory model: 
|
+- [64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0, 1]
|
+- [RSP0, 8]
|
+- [(FS0 + 40), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4535,RDI = RDI0,RSI = RSI0,RSP = RSP0,RBP = Unknown_11b7_[(RSP0 - 8),8],FS = FS0,[64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,1] = 8var64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False00,[64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,1] = 8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,[RSP0,8] = 0_t,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(Unknown_117c_[(RSP0 - 56),8] + 8),8] = 64ADDvarUnknown_117c_[(RSP0 - 56),8]val8False0,[(Unknown_118d_[(RSP0 - 56),8] + 16),8] = 64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarUnknown_118d_[(RSP0 - 56),8]val16False00val4Falseval40False0]
-------------------------
2
11b6: LEAVE  1
Edge from 11b6 to 11b7 with memory model: 
|
+- [RSP0, 8]
|  |
|  `- [((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40), 4]
|
+- [(FS0 + 40), 8]
|
+- [(RSI0 + 8), 8]
|
+- [(RSI0 + 16), 8]
|
+- [(RSP0 - 8), 8]
|
+- [(RSP0 - 16), 8]
|
+- [(RSP0 - 44), 4]
|
`- [(RSP0 - 56), 8]

Postcondition = fromList [RIP = 4535,RDI = RDI0,RSI = RSI0,RSP = RSP0,RBP = RBP0,FS = FS0,[64ADDvarRSI0val16False0,1] = 8var64ADDvarRSI0val16False00,[64ADDvarRSI0val8False0,1] = 8var64ADDvarRSI0val8False00,[(FS0 + 40),8] = 64ADDvarFS0val40False0,[(RSI0 + 8),8] = 64ADDvarRSI0val8False0,[(RSI0 + 16),8] = 64ADDvarRSI0val16False0,[(RSP0 - 8),8] = RBP0,[(RSP0 - 16),8] = 64ADDvarFS0val40False0,[(RSP0 - 44),4] = <31,0>(RDI0),[(RSP0 - 56),8] = RSI0,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(RDI0),32,64)) * 4))) - 40),4] = 4294967295,[((RSP0 + <63,0>((<63,0>(sextend(<31,0>(sextend(8var64ADDvarRSI0val16False00,8,32)),32,64)) * 4))) - 40),4] = 32SUBADDvarRSP0take63_0MULtake63_0sextend32_64take31_0sextend8_32var8var64ADDvarRSI0val16False00val4Falseval40False0]
-------------------------
2
1054: JMP anon_func_plt_1026 (jmp to external function)
Jump to external function: anon_func_plt_1026
-------------------------
1
11b7: RET  1
-------------------------
0
11b7: RET  1
