$date
	Tue Mar  4 00:41:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mem_stage_tb $end
$var wire 64 ! read_data [63:0] $end
$var wire 1 " mem_exception $end
$var reg 64 # address [63:0] $end
$var reg 1 $ clk $end
$var reg 3 % mem_size [2:0] $end
$var reg 1 & memread $end
$var reg 1 ' memwrite $end
$var reg 1 ( rst $end
$var reg 64 ) write_data [63:0] $end
$scope module uut $end
$var wire 64 * address [63:0] $end
$var wire 1 $ clk $end
$var wire 3 + mem_size [2:0] $end
$var wire 1 & memread $end
$var wire 1 ' memwrite $end
$var wire 1 ( rst $end
$var wire 64 , write_data [63:0] $end
$var reg 1 " mem_exception $end
$var reg 64 - read_data [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 *
b0 )
1(
0'
0&
b0 %
0$
b0 #
0"
b0 !
$end
#5000
1$
#10000
0$
0(
#15000
1$
#20000
0$
b10100101 )
b10100101 ,
1'
#25000
1$
#30000
0$
0'
#35000
1$
#40000
b1111111111111111111111111111111111111111111111111111111111101111 !
b1111111111111111111111111111111111111111111111111111111111101111 -
0$
1&
#45000
1$
#50000
0$
#55000
1$
#60000
b0 !
b0 -
0$
b1001000110100 )
b1001000110100 ,
b10 #
b10 *
b1 %
b1 +
1'
0&
#65000
1$
#70000
0$
0'
#75000
1$
#80000
b1111111111111111111111111111111111111111111111111010010110100101 !
b1111111111111111111111111111111111111111111111111010010110100101 -
0$
1&
#85000
1$
#90000
0$
#95000
1$
#100000
b0 !
b0 -
0$
b11011110101011011011111011101111 )
b11011110101011011011111011101111 ,
b100 #
b100 *
b10 %
b10 +
1'
0&
#105000
1$
#110000
0$
0'
#115000
1$
#120000
b1111111111111111111111111111111111111111111111111111111111111111 !
b1111111111111111111111111111111111111111111111111111111111111111 -
0$
1&
#125000
1$
#130000
0$
#135000
1$
#140000
1"
b0 !
b0 -
0$
b101 #
b101 *
#145000
1$
#150000
0$
#155000
1$
#160000
