/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module abc_flat(CP0_INULL_I, CP0_CDBUSOE_R, STCOP0_E_R_0, STCOP0_E_R_1, STCOP0_E_R_2, STCOP0_E_R_3, STCOP0_E_R_4, STCOP0_E_R_5, STCOP0_E_R_6, STCOP0_E_R_7, STCOP0_E_R_8, STCOP0_E_R_9, STCOP0_E_R_10, LDCOP0_M_R_0, LDCOP0_M_R_1, LDCOP0_M_R_2, LDCOP0_M_R_3, LDCOP0_M_R_4, LDCOP0_M_R_5, IMUXNOXB_I_P_0, IMUXNOXB_I_P_1
, IMUXNOXB_I_P_2, IMUXNOXB_I_P_3, IMUXNOXB_I_P_4, IMUXNOXB_I_P_5, IMUXNOXB_I_P_6, IMUXNOXB_I_P_7, IMUXNOXB_I_P_8, IMUXNOXB_I_P_9, IMUXBKUPNOX_I_P, IMUXBKUPIFXZ00_I_P, IMUXBKUPIFXZ01_I_P, IMUXXCPN_I_P, LDEPC_M_0, LDEPC_M_1, LDEPC_M_2, SELPC_S_0, SELPC_S_1, SELPC_S_2, SELPC_S_3, EXTEND_E_R, EXTEND_M_R
, EXTEND_W_R, JAL16_M_R, JAL16_WP1_R, BD_M_R, CE_M_R_0, CE_M_R_1, EXCCODEIN_M_0, EXCCODEIN_M_1, EXCCODEIN_M_2, EXCCODEIN_M_3, EXCCODEIN_M_4, CP0_NXCPN_M, POP_E_R, LDLINK_S, MODE2LINK_S, CP0_SLEEP_M_R, SDBBP_E_R, CP0_XCPN_M_C0, CP0_XCPN_M_C1, CP0_XCPN_M_C2, CEI_XCPN_M_C0
, CEI_XCPN_M_C1, CP0_JPINDJ_E_R, CP0_JPTYPE_M_R_0, CP0_JPTYPE_M_R_1, INULL_E_R, SYSCLK, TMODE, RESET_D1_R_N, CFG_INSTM16EN, INSTM32_S_R_N, INST_S_R_0, INST_S_R_1, INST_S_R_2, INST_S_R_3, INST_S_R_4, INST_S_R_5, INST_S_R_6, INST_S_R_7, INST_S_R_8, INST_S_R_9, INST_S_R_10
, INST_S_R_11, INST_S_R_12, INST_S_R_13, INST_S_R_14, INST_S_R_15, INST_S_R_16, INST_S_R_17, INST_S_R_18, INST_S_R_19, INST_S_R_20, INST_S_R_21, INST_S_R_22, INST_S_R_23, INST_S_R_24, INST_S_R_25, INST_S_R_26, INST_S_R_27, INST_S_R_28, INST_S_R_29, INST_S_R_30, INST_S_R_31
, CLMI_RHOLD, RALU_V_E, RALU_N_E_R, RALU_Z_E, ADELINST_M_R, ADELDATA_M, ADES_M, ADESLDATA_M_R, DSS_M_R, CI1_COND, CI2_COND, CI3_COND, INT, IEC_W_R, CU_W_R_0, CU_W_R_1, CU_W_R_2, CU_W_R_3, KUC_W_R, CE0_SEL_E_R, CE1_SEL_E_R
, CP0_JCTRLDM_M_R, CP0_JXCPN_M_R);
  output CP0_INULL_I;
  wire CP0_INULL_I;
  output CP0_CDBUSOE_R;
  reg CP0_CDBUSOE_R;
  output STCOP0_E_R_0;
  wire STCOP0_E_R_0;
  output STCOP0_E_R_1;
  wire STCOP0_E_R_1;
  output STCOP0_E_R_2;
  wire STCOP0_E_R_2;
  output STCOP0_E_R_3;
  wire STCOP0_E_R_3;
  output STCOP0_E_R_4;
  wire STCOP0_E_R_4;
  output STCOP0_E_R_5;
  wire STCOP0_E_R_5;
  output STCOP0_E_R_6;
  wire STCOP0_E_R_6;
  output STCOP0_E_R_7;
  wire STCOP0_E_R_7;
  output STCOP0_E_R_8;
  wire STCOP0_E_R_8;
  output STCOP0_E_R_9;
  wire STCOP0_E_R_9;
  output STCOP0_E_R_10;
  wire STCOP0_E_R_10;
  output LDCOP0_M_R_0;
  wire LDCOP0_M_R_0;
  output LDCOP0_M_R_1;
  wire LDCOP0_M_R_1;
  output LDCOP0_M_R_2;
  wire LDCOP0_M_R_2;
  output LDCOP0_M_R_3;
  wire LDCOP0_M_R_3;
  output LDCOP0_M_R_4;
  wire LDCOP0_M_R_4;
  output LDCOP0_M_R_5;
  wire LDCOP0_M_R_5;
  output IMUXNOXB_I_P_0;
  wire IMUXNOXB_I_P_0;
  output IMUXNOXB_I_P_1;
  wire IMUXNOXB_I_P_1;
  output IMUXNOXB_I_P_2;
  wire IMUXNOXB_I_P_2;
  output IMUXNOXB_I_P_3;
  wire IMUXNOXB_I_P_3;
  output IMUXNOXB_I_P_4;
  wire IMUXNOXB_I_P_4;
  output IMUXNOXB_I_P_5;
  wire IMUXNOXB_I_P_5;
  output IMUXNOXB_I_P_6;
  wire IMUXNOXB_I_P_6;
  output IMUXNOXB_I_P_7;
  wire IMUXNOXB_I_P_7;
  output IMUXNOXB_I_P_8;
  wire IMUXNOXB_I_P_8;
  output IMUXNOXB_I_P_9;
  wire IMUXNOXB_I_P_9;
  output IMUXBKUPNOX_I_P;
  wire IMUXBKUPNOX_I_P;
  output IMUXBKUPIFXZ00_I_P;
  wire IMUXBKUPIFXZ00_I_P;
  output IMUXBKUPIFXZ01_I_P;
  wire IMUXBKUPIFXZ01_I_P;
  output IMUXXCPN_I_P;
  wire IMUXXCPN_I_P;
  output LDEPC_M_0;
  wire LDEPC_M_0;
  output LDEPC_M_1;
  wire LDEPC_M_1;
  output LDEPC_M_2;
  wire LDEPC_M_2;
  output SELPC_S_0;
  wire SELPC_S_0;
  output SELPC_S_1;
  wire SELPC_S_1;
  output SELPC_S_2;
  wire SELPC_S_2;
  output SELPC_S_3;
  wire SELPC_S_3;
  output EXTEND_E_R;
  reg EXTEND_E_R;
  output EXTEND_M_R;
  reg EXTEND_M_R;
  output EXTEND_W_R;
  reg EXTEND_W_R;
  output JAL16_M_R;
  reg JAL16_M_R;
  output JAL16_WP1_R;
  reg JAL16_WP1_R;
  output BD_M_R;
  reg BD_M_R;
  output CE_M_R_0;
  wire CE_M_R_0;
  output CE_M_R_1;
  wire CE_M_R_1;
  output EXCCODEIN_M_0;
  wire EXCCODEIN_M_0;
  output EXCCODEIN_M_1;
  wire EXCCODEIN_M_1;
  output EXCCODEIN_M_2;
  wire EXCCODEIN_M_2;
  output EXCCODEIN_M_3;
  wire EXCCODEIN_M_3;
  output EXCCODEIN_M_4;
  wire EXCCODEIN_M_4;
  output CP0_NXCPN_M;
  wire CP0_NXCPN_M;
  output POP_E_R;
  reg POP_E_R;
  output LDLINK_S;
  wire LDLINK_S;
  output MODE2LINK_S;
  wire MODE2LINK_S;
  output CP0_SLEEP_M_R;
  reg CP0_SLEEP_M_R;
  output SDBBP_E_R;
  reg SDBBP_E_R;
  output CP0_XCPN_M_C0;
  wire CP0_XCPN_M_C0;
  output CP0_XCPN_M_C1;
  wire CP0_XCPN_M_C1;
  output CP0_XCPN_M_C2;
  wire CP0_XCPN_M_C2;
  output CEI_XCPN_M_C0;
  wire CEI_XCPN_M_C0;
  output CEI_XCPN_M_C1;
  wire CEI_XCPN_M_C1;
  output CP0_JPINDJ_E_R;
  reg CP0_JPINDJ_E_R;
  output CP0_JPTYPE_M_R_0;
  wire CP0_JPTYPE_M_R_0;
  output CP0_JPTYPE_M_R_1;
  wire CP0_JPTYPE_M_R_1;
  output INULL_E_R;
  reg INULL_E_R;
  input SYSCLK;
  wire SYSCLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input CFG_INSTM16EN;
  wire CFG_INSTM16EN;
  input INSTM32_S_R_N;
  wire INSTM32_S_R_N;
  input INST_S_R_0;
  wire INST_S_R_0;
  input INST_S_R_1;
  wire INST_S_R_1;
  input INST_S_R_2;
  wire INST_S_R_2;
  input INST_S_R_3;
  wire INST_S_R_3;
  input INST_S_R_4;
  wire INST_S_R_4;
  input INST_S_R_5;
  wire INST_S_R_5;
  input INST_S_R_6;
  wire INST_S_R_6;
  input INST_S_R_7;
  wire INST_S_R_7;
  input INST_S_R_8;
  wire INST_S_R_8;
  input INST_S_R_9;
  wire INST_S_R_9;
  input INST_S_R_10;
  wire INST_S_R_10;
  input INST_S_R_11;
  wire INST_S_R_11;
  input INST_S_R_12;
  wire INST_S_R_12;
  input INST_S_R_13;
  wire INST_S_R_13;
  input INST_S_R_14;
  wire INST_S_R_14;
  input INST_S_R_15;
  wire INST_S_R_15;
  input INST_S_R_16;
  wire INST_S_R_16;
  input INST_S_R_17;
  wire INST_S_R_17;
  input INST_S_R_18;
  wire INST_S_R_18;
  input INST_S_R_19;
  wire INST_S_R_19;
  input INST_S_R_20;
  wire INST_S_R_20;
  input INST_S_R_21;
  wire INST_S_R_21;
  input INST_S_R_22;
  wire INST_S_R_22;
  input INST_S_R_23;
  wire INST_S_R_23;
  input INST_S_R_24;
  wire INST_S_R_24;
  input INST_S_R_25;
  wire INST_S_R_25;
  input INST_S_R_26;
  wire INST_S_R_26;
  input INST_S_R_27;
  wire INST_S_R_27;
  input INST_S_R_28;
  wire INST_S_R_28;
  input INST_S_R_29;
  wire INST_S_R_29;
  input INST_S_R_30;
  wire INST_S_R_30;
  input INST_S_R_31;
  wire INST_S_R_31;
  input CLMI_RHOLD;
  wire CLMI_RHOLD;
  input RALU_V_E;
  wire RALU_V_E;
  input RALU_N_E_R;
  wire RALU_N_E_R;
  input RALU_Z_E;
  wire RALU_Z_E;
  input ADELINST_M_R;
  wire ADELINST_M_R;
  input ADELDATA_M;
  wire ADELDATA_M;
  input ADES_M;
  wire ADES_M;
  input ADESLDATA_M_R;
  wire ADESLDATA_M_R;
  input DSS_M_R;
  wire DSS_M_R;
  input CI1_COND;
  wire CI1_COND;
  input CI2_COND;
  wire CI2_COND;
  input CI3_COND;
  wire CI3_COND;
  input INT;
  wire INT;
  input IEC_W_R;
  wire IEC_W_R;
  input CU_W_R_0;
  wire CU_W_R_0;
  input CU_W_R_1;
  wire CU_W_R_1;
  input CU_W_R_2;
  wire CU_W_R_2;
  input CU_W_R_3;
  wire CU_W_R_3;
  input KUC_W_R;
  wire KUC_W_R;
  input CE0_SEL_E_R;
  wire CE0_SEL_E_R;
  input CE1_SEL_E_R;
  wire CE1_SEL_E_R;
  input CP0_JCTRLDM_M_R;
  wire CP0_JCTRLDM_M_R;
  input CP0_JXCPN_M_R;
  wire CP0_JXCPN_M_R;
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire BCzF;
  wire BCzT;
  reg BD_E_R;
  reg BD_W_R;
  wire Bbd32_S;
  wire Bbd_S;
  wire Bp_E_P;
  reg Bp_E_R;
  wire Bp_S;
  wire CE_E_R_0;
  wire CE_E_R_1;
  wire CE_S_0;
  wire CE_S_1;
  wire CP0_CDBUSOE_P;
  wire CP0_JPINDJ_E_P;
  reg CP0_XCPN_W_R;
  wire Copbren_1;
  wire Copbren_2;
  wire Copbren_3;
  wire CpCond_D1_R_1;
  wire CpCond_D1_R_2;
  wire CpCond_D1_R_3;
  wire CpU_E;
  wire CpUen32_S_0;
  wire CpUen32_S_1;
  wire CpUen32_S_2;
  wire CpUen32_S_3;
  wire CpUen_E_P_0;
  wire CpUen_E_P_1;
  wire CpUen_E_P_2;
  wire CpUen_E_P_3;
  wire CpUen_E_R_0;
  wire CpUen_E_R_1;
  wire CpUen_E_R_2;
  wire CpUen_E_R_3;
  wire CpUen_S_0;
  wire CpUen_S_1;
  wire CpUen_S_2;
  wire CpUen_S_3;
  wire EnEQ16_S;
  wire EnEQ32_S;
  wire EnEQ_E_P;
  reg EnEQ_E_R;
  wire EnEQ_S;
  wire EnGE32_S;
  wire EnGE_E_P;
  reg EnGE_E_R;
  wire EnGE_S;
  wire EnGT32_S;
  wire EnGT_E_P;
  reg EnGT_E_R;
  wire EnGT_S;
  wire EnJAL16_S_0;
  wire EnJAL16_S_1;
  wire EnJAL_E_P_0;
  wire EnJAL_E_P_1;
  wire EnJAL_E_R_0;
  wire EnJAL_E_R_1;
  wire EnJAL_S_0;
  wire EnJAL_S_1;
  wire EnJR16_S;
  wire EnJR32_S;
  reg EnJR_E_R;
  wire EnJR_S;
  wire EnLE32_S;
  wire EnLE_E_P;
  reg EnLE_E_R;
  wire EnLE_S;
  wire EnLT32_S;
  wire EnLT_E_P;
  reg EnLT_E_R;
  wire EnLT_S;
  wire EnNE16_S;
  wire EnNE32_S;
  wire EnNE_E_P;
  reg EnNE_E_R;
  wire EnNE_S;
  wire Extm16_E_P;
  reg Extm16_E_R;
  wire Extm16_M_P;
  reg Extm16_M_R;
  wire Extm16_S;
  wire Extm16_W_P;
  reg Extm16_W_R;
  wire IExcCode_E_0;
  wire IExcCode_E_1;
  wire IExcCode_E_2;
  wire IExcCode_E_3;
  wire IExcCode_E_4;
  wire IExcCode_M_R_0;
  wire IExcCode_M_R_1;
  wire IExcCode_M_R_2;
  wire IExcCode_M_R_3;
  wire IExcCode_M_R_4;
  wire IMUX_I_P_0;
  wire IMUX_I_P_1;
  wire IMUX_I_P_2;
  wire IMUX_I_P_3;
  wire IMUX_I_P_4;
  wire IMUX_I_P_5;
  wire IMUX_I_P_6;
  wire IMUX_I_P_7;
  wire IMUX_I_P_8;
  wire IMUX_I_P_9;
  wire IMUX_I_R_0;
  wire IMUX_I_R_1;
  wire IMUX_I_R_2;
  wire IMUX_I_R_3;
  wire IMUX_I_R_4;
  wire IMUX_I_R_5;
  wire IMUX_I_R_6;
  wire IMUX_I_R_7;
  wire IMUX_I_R_8;
  wire IMUX_I_R_9;
  reg INIT_D3_R_N;
  reg INIT_D4_R_N;
  reg INIT_D5_R_N;
  reg INSTM32_E_R;
  wire INSTM32_S_R;
  reg INULL_S_R;
  wire Iexcept_E;
  wire Iexcept_M_P;
  reg Iexcept_M_R;
  wire Imux16_I_P_0;
  wire Imux16_I_P_1;
  wire Imux16_I_P_2;
  wire Imux16_I_P_3;
  wire Imux16_I_P_4;
  wire Imux16_I_P_5;
  wire Imux16_I_P_6;
  wire Imux16_I_P_7;
  wire Imux16_I_P_8;
  wire Imux16_I_P_9;
  wire Imux32_I_P_0;
  wire Imux32_I_P_1;
  wire Imux32_I_P_2;
  wire Imux32_I_P_3;
  wire Imux32_I_P_4;
  wire Imux32_I_P_5;
  wire Imux32_I_P_6;
  wire Imux32_I_P_7;
  wire Imux32_I_P_8;
  wire Imux32_I_P_9;
  wire ImuxBkupNflag_I_P;
  wire Interrupt_E_P;
  reg Interrupt_E_R;
  wire Interrupt_I;
  wire Interrupt_S_P;
  reg Interrupt_S_R;
  wire InullSlot16_S_P;
  wire JALm16_E_P;
  reg JALm16_E_R;
  wire JALm16_M_P;
  reg JALm16_M_R;
  wire JALm16_S;
  reg JALm16_WP1_P;
  reg JALm16_WP1_R;
  wire JALm16_W_P;
  wire JPTYPE_M_P_0;
  wire JPTYPE_M_P_1;
  wire JRm16_E_P;
  reg JRm16_E_R;
  wire JRm16_S;
  wire Jmpr32_E_P;
  wire Jmpr_E_P;
  wire LDCOP032_S_0;
  wire LDCOP032_S_1;
  wire LDCOP032_S_2;
  wire LDCOP032_S_3;
  wire LDCOP032_S_4;
  wire LDCOP032_S_5;
  wire LDCOP0_E_P_0;
  wire LDCOP0_E_P_1;
  wire LDCOP0_E_P_2;
  wire LDCOP0_E_P_3;
  wire LDCOP0_E_P_4;
  wire LDCOP0_E_P_5;
  wire LDCOP0_E_R_0;
  wire LDCOP0_E_R_1;
  wire LDCOP0_E_R_2;
  wire LDCOP0_E_R_3;
  wire LDCOP0_E_R_4;
  wire LDCOP0_E_R_5;
  wire LDCOP0_M_P_0;
  wire LDCOP0_M_P_1;
  wire LDCOP0_M_P_2;
  wire LDCOP0_M_P_3;
  wire LDCOP0_M_P_4;
  wire LDCOP0_M_P_5;
  wire LDCOP0_S_0;
  wire LDCOP0_S_1;
  wire LDCOP0_S_2;
  wire LDCOP0_S_3;
  wire LDCOP0_S_4;
  wire LDCOP0_S_5;
  wire LdLink16_S;
  wire LdLink32_S;
  wire M16val_S;
  wire Mode2Link32_S;
  reg NXCPN_W_R;
  wire OvEn32_S;
  wire OvEn_E_P;
  reg OvEn_E_R;
  wire OvEn_S;
  wire Ovtrap_M_P;
  reg Ovtrap_M_R;
  wire POP_E_P;
  wire Pop_S;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire ResInst_E;
  wire Ri16_S;
  wire Ri32_S;
  wire RiCop0_E_P;
  reg RiCop0_E_R;
  wire Ri_S;
  wire SDBBP_E_P;
  wire SDBBP_S;
  wire SPCrel_S;
  wire STCOP0_E_P_0;
  wire STCOP0_E_P_1;
  wire STCOP0_E_P_10;
  wire STCOP0_E_P_2;
  wire STCOP0_E_P_3;
  wire STCOP0_E_P_4;
  wire STCOP0_E_P_5;
  wire STCOP0_E_P_6;
  wire STCOP0_E_P_7;
  wire STCOP0_E_P_8;
  wire STCOP0_E_P_9;
  wire Selst32_S_0;
  wire Selst32_S_1;
  wire Selst32_S_10;
  wire Selst32_S_2;
  wire Selst32_S_3;
  wire Selst32_S_4;
  wire Selst32_S_5;
  wire Selst32_S_6;
  wire Selst32_S_7;
  wire Selst32_S_8;
  wire Selst32_S_9;
  wire Selst_S_0;
  wire Selst_S_1;
  wire Selst_S_10;
  wire Selst_S_2;
  wire Selst_S_3;
  wire Selst_S_4;
  wire Selst_S_5;
  wire Selst_S_6;
  wire Selst_S_7;
  wire Selst_S_8;
  wire Selst_S_9;
  wire Sleep_E_P;
  reg Sleep_E_R;
  wire Sleep_M_P;
  wire Sleep_S;
  wire Sys_E_P;
  reg Sys_E_R;
  wire Sys_S;
  reg [0:0] \$auto$proc_rom.cc:155:do_switch$304  [31:0];
  initial begin
    \$auto$proc_rom.cc:155:do_switch$304 [0] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [1] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [2] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [3] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [4] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [5] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [6] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [7] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [8] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [9] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [10] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [11] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [12] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [13] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [14] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [15] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$304 [16] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [17] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [18] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [19] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [20] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [21] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [22] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [23] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [24] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [25] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [26] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [27] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [28] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [29] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [30] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$304 [31] = 1'h1;
  end
  assign _0240_ = \$auto$proc_rom.cc:155:do_switch$304 [{ INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 }];
  reg [10:0] \$auto$proc_rom.cc:155:do_switch$308  [31:0];
  initial begin
    \$auto$proc_rom.cc:155:do_switch$308 [0] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [1] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [2] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [3] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [4] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [5] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [6] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [7] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [8] = 11'h020;
    \$auto$proc_rom.cc:155:do_switch$308 [9] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [10] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [11] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [12] = 11'h400;
    \$auto$proc_rom.cc:155:do_switch$308 [13] = 11'h001;
    \$auto$proc_rom.cc:155:do_switch$308 [14] = 11'h040;
    \$auto$proc_rom.cc:155:do_switch$308 [15] = 11'h080;
    \$auto$proc_rom.cc:155:do_switch$308 [16] = 11'h004;
    \$auto$proc_rom.cc:155:do_switch$308 [17] = 11'h008;
    \$auto$proc_rom.cc:155:do_switch$308 [18] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [19] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [20] = 11'h002;
    \$auto$proc_rom.cc:155:do_switch$308 [21] = 11'h100;
    \$auto$proc_rom.cc:155:do_switch$308 [22] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [23] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [24] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [25] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [26] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [27] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [28] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [29] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [30] = 11'h200;
    \$auto$proc_rom.cc:155:do_switch$308 [31] = 11'h010;
  end
  assign { _0243_, _0251_, _0250_, _0249_, _0248_, _0247_, _0246_, _0245_, _0244_, _0242_, _0241_ } = \$auto$proc_rom.cc:155:do_switch$308 [{ INST_S_R_15, INST_S_R_14, INST_S_R_13, INST_S_R_12, INST_S_R_11 }];
  assign _0213_ = EnLT_E_R & _0305_;
  assign _0214_ = EnGE_E_R & RALU_N_E_R;
  assign _0215_ = EnGT_E_R & RALU_N_E_R;
  assign _0216_ = EnLE_E_R & _0306_;
  assign IMUXBKUPIFXZ00_I_P = INIT_D5_R_N & _0362_;
  assign IMUXBKUPIFXZ01_I_P = INIT_D5_R_N & _0364_;
  assign IMUXXCPN_I_P = INIT_D5_R_N & CEI_XCPN_M_C0;
  assign InullSlot16_S_P = _0365_ & INSTM32_S_R_N;
  assign _0217_ = _0254_ & _0255_;
  assign LdLink16_S = _0217_ & _0256_;
  assign MODE2LINK_S = CFG_INSTM16EN & _0366_;
  assign M16val_S = INSTM32_S_R_N & _0307_;
  assign JALm16_S = M16val_S & _0257_;
  assign Extm16_S = M16val_S & _0258_;
  assign _0218_ = M16val_S & _0259_;
  assign JRm16_S = _0218_ & _0260_;
  assign SPCrel_S = M16val_S & _0367_;
  assign Pop_S = INSTM32_S_R & _0263_;
  assign _0219_ = _0266_ & _0267_;
  assign _0220_ = _0268_ & _0269_;
  assign _0221_ = _0270_ & _0271_;
  assign _0222_ = INSTM32_S_R & _0272_;
  assign Sys_S = _0222_ & _0273_;
  assign _0223_ = _0309_ & KUC_W_R;
  assign _0224_ = _0274_ & _0275_;
  assign _0225_ = _0313_ & _0226_;
  assign _0226_ = _0276_ & _0277_;
  assign _0227_ = INT & IEC_W_R;
  assign _0228_ = _0227_ & _0314_;
  assign Interrupt_I = _0228_ & _0315_;
  assign _0229_ = RiCop0_E_R & _0316_;
  assign ResInst_E = _0229_ & _0317_;
  assign _0230_ = _0318_ & OvEn_E_R;
  assign Ovtrap_M_P = _0230_ & RALU_V_E;
  assign _0231_ = _0319_ & _0320_;
  assign _0232_ = _0231_ & _0321_;
  assign _0233_ = _0232_ & _0322_;
  assign CP0_NXCPN_M = _0233_ & _0373_;
  assign _0234_ = CP0_JXCPN_M_R & DSS_M_R;
  assign _0235_ = CP0_NXCPN_M & _0323_;
  assign LDEPC_M_2 = _0235_ & _0324_;
  assign _0236_ = CP0_NXCPN_M & _0375_;
  assign LDEPC_M_1 = _0236_ & _0325_;
  assign LDEPC_M_0 = CP0_NXCPN_M & JALm16_WP1_R;
  assign _0237_ = INSTM32_S_R & _0278_;
  assign _0238_ = _0237_ & INST_S_R_25;
  assign Sleep_S = _0238_ & _0279_;
  assign _0239_ = IMUX_I_R_0 & _0327_;
  assign SDBBP_E_P = _0328_ & SDBBP_S;
  assign POP_E_P = _0329_ & Pop_S;
  assign CP0_CDBUSOE_P = _0330_ & _0819_;
  assign { LDCOP0_E_P_5, LDCOP0_E_P_4, LDCOP0_E_P_3, LDCOP0_E_P_2, LDCOP0_E_P_1, LDCOP0_E_P_0 } = { _0331_, _0331_, _0331_, _0331_, _0331_, _0331_ } & { LDCOP0_S_5, LDCOP0_S_4, LDCOP0_S_3, LDCOP0_S_2, LDCOP0_S_1, LDCOP0_S_0 };
  assign { LDCOP0_M_P_5, LDCOP0_M_P_4, LDCOP0_M_P_3, LDCOP0_M_P_2, LDCOP0_M_P_1, LDCOP0_M_P_0 } = { _0332_, _0332_, _0332_, _0332_, _0332_, _0332_ } & { LDCOP0_E_R_5, LDCOP0_E_R_4, LDCOP0_E_R_3, LDCOP0_E_R_2, LDCOP0_E_R_1, LDCOP0_E_R_0 };
  assign { STCOP0_E_P_10, STCOP0_E_P_9, STCOP0_E_P_8, STCOP0_E_P_7, STCOP0_E_P_6, STCOP0_E_P_5, STCOP0_E_P_4, STCOP0_E_P_3, STCOP0_E_P_2, STCOP0_E_P_1, STCOP0_E_P_0 } = { _0333_, _0333_, _0333_, _0333_, _0333_, _0333_, _0333_, _0333_, _0333_, _0333_, _0333_ } & { Selst_S_10, Selst_S_9, Selst_S_8, Selst_S_7, Selst_S_6, Selst_S_5, Selst_S_4, Selst_S_3, Selst_S_2, Selst_S_1, Selst_S_0 };
  assign Sleep_E_P = _0334_ & Sleep_S;
  assign Sleep_M_P = _0335_ & Sleep_E_R;
  assign RiCop0_E_P = _0336_ & Ri_S;
  assign Sys_E_P = _0337_ & Sys_S;
  assign Bp_E_P = _0338_ & Bp_S;
  assign OvEn_E_P = _0339_ & OvEn_S;
  assign { CpUen_E_P_3, CpUen_E_P_2, CpUen_E_P_1, CpUen_E_P_0 } = { _0340_, _0340_, _0340_, _0340_ } & { CpUen_S_3, CpUen_S_2, CpUen_S_1, CpUen_S_0 };
  assign Iexcept_M_P = _0341_ & Iexcept_E;
  assign Interrupt_S_P = _0342_ & Interrupt_I;
  assign Interrupt_E_P = _0343_ & Interrupt_S_R;
  assign CP0_JPINDJ_E_P = _0344_ & EnJR_S;
  assign EnEQ_E_P = _0345_ & EnEQ_S;
  assign EnNE_E_P = _0346_ & EnNE_S;
  assign EnLE_E_P = _0347_ & EnLE_S;
  assign EnLT_E_P = _0348_ & EnLT_S;
  assign EnGE_E_P = _0349_ & EnGE_S;
  assign EnGT_E_P = _0350_ & EnGT_S;
  assign { EnJAL_E_P_1, EnJAL_E_P_0 } = { _0351_, _0351_ } & { EnJAL_S_1, EnJAL_S_0 };
  assign JRm16_E_P = _0352_ & JRm16_S;
  assign JALm16_E_P = _0353_ & JALm16_S;
  assign JALm16_M_P = _0354_ & JALm16_E_R;
  assign JALm16_W_P = _0355_ & JALm16_M_R;
  assign Extm16_E_P = _0356_ & Extm16_S;
  assign Extm16_M_P = _0357_ & Extm16_E_R;
  assign Extm16_W_P = _0358_ & Extm16_M_R;
  assign BCzF = _0280_ & _0281_;
  assign BCzT = _0282_ & _0283_;
  assign _0252_ = { INST_S_R_25, INST_S_R_24 } == 2'h2;
  assign _0253_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h1f;
  assign _0254_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0255_ = ! { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign _0256_ = { INST_S_R_7, INST_S_R_6, INST_S_R_5 } == 3'h2;
  assign _0257_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h03;
  assign _0258_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2e;
  assign _0259_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0260_ = ! { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign _0261_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h26;
  assign _0262_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _0263_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26, INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21, INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16, INST_S_R_15, INST_S_R_14, INST_S_R_13, INST_S_R_12, INST_S_R_11, INST_S_R_10, INST_S_R_9, INST_S_R_8, INST_S_R_7, INST_S_R_6, INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 32'd1107296272;
  assign _0264_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h18;
  assign _0265_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21, INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17 } == 9'h080;
  assign _0266_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0267_ = ! { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign _0268_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign _0269_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h0d;
  assign _0270_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0271_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h05;
  assign _0272_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign _0273_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h0c;
  assign _0274_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1c;
  assign _0275_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h3f;
  assign _0276_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0277_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h01;
  assign _0278_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0279_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h38;
  assign _0280_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 } == 5'h08;
  assign _0281_ = ! { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 };
  assign _0282_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 } == 5'h08;
  assign _0283_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h01;
  assign _0284_ = _0252_ && _0253_;
  assign _0285_ = INSTM32_E_R && _0287_;
  assign _0286_ = JALm16_M_R || _0285_;
  assign _0287_ = IMUX_I_R_1 || IMUX_I_R_7;
  assign _0288_ = INULL_E_R || Extm16_E_R;
  assign _0289_ = _0288_ || JALm16_E_R;
  assign _0290_ = _0289_ || CEI_XCPN_M_C0;
  assign _0291_ = _0290_ || CP0_XCPN_W_R;
  assign _0292_ = ~ EnJAL_E_R_1;
  assign _0293_ = ~ EnJAL_E_R_1;
  assign _0294_ = ~ EnJAL_E_R_1;
  assign _0295_ = ~ EnJAL_E_R_1;
  assign _0296_ = ~ EnJAL_E_R_1;
  assign _0297_ = ~ EnJAL_E_R_1;
  assign _0298_ = ~ EnJAL_E_R_1;
  assign _0299_ = ~ EnJAL_E_R_1;
  assign _0300_ = ~ EnJAL_E_R_1;
  assign _0301_ = ~ EnJAL_E_R_1;
  assign _0302_ = ~ EnJAL_E_R_1;
  assign _0303_ = ~ EnJAL_E_R_1;
  assign _0304_ = ~ EnJAL_E_R_0;
  assign _0305_ = ~ RALU_N_E_R;
  assign _0306_ = ~ RALU_N_E_R;
  assign _0307_ = ~ EnJAL_E_R_1;
  assign _0308_ = ~ CFG_INSTM16EN;
  assign _0309_ = ~ CU_W_R_0;
  assign _0310_ = ~ CU_W_R_1;
  assign _0311_ = ~ CU_W_R_2;
  assign _0312_ = ~ CU_W_R_3;
  assign _0313_ = ~ EnJAL_E_R_1;
  assign _0314_ = ~ BD_M_R;
  assign _0315_ = ~ CP0_INULL_I;
  assign _0316_ = ~ CE0_SEL_E_R;
  assign _0317_ = ~ CE1_SEL_E_R;
  assign _0318_ = ~ CEI_XCPN_M_C0;
  assign _0319_ = ~ NXCPN_W_R;
  assign _0320_ = ~ CP0_JCTRLDM_M_R;
  assign _0321_ = ~ _0234_;
  assign _0322_ = ~ JALm16_WP1_P;
  assign _0323_ = ~ _0374_;
  assign _0324_ = ~ JALm16_WP1_R;
  assign _0325_ = ~ JALm16_WP1_R;
  assign _0326_ = ~ INIT_D5_R_N;
  assign _0327_ = ~ IMUX_I_P_6;
  assign _0328_ = ~ CEI_XCPN_M_C0;
  assign _0329_ = ~ CEI_XCPN_M_C0;
  assign _0330_ = ~ CEI_XCPN_M_C0;
  assign _0331_ = ~ CEI_XCPN_M_C0;
  assign _0332_ = ~ CEI_XCPN_M_C0;
  assign _0333_ = ~ CEI_XCPN_M_C0;
  assign _0334_ = ~ CEI_XCPN_M_C0;
  assign _0335_ = ~ CEI_XCPN_M_C0;
  assign _0336_ = ~ CEI_XCPN_M_C0;
  assign _0337_ = ~ CEI_XCPN_M_C0;
  assign _0338_ = ~ CEI_XCPN_M_C0;
  assign _0339_ = ~ CEI_XCPN_M_C0;
  assign _0340_ = ~ CEI_XCPN_M_C0;
  assign _0341_ = ~ CEI_XCPN_M_C0;
  assign _0342_ = ~ CEI_XCPN_M_C0;
  assign _0343_ = ~ CEI_XCPN_M_C0;
  assign _0344_ = ~ CEI_XCPN_M_C0;
  assign _0345_ = ~ CEI_XCPN_M_C0;
  assign _0346_ = ~ CEI_XCPN_M_C0;
  assign _0347_ = ~ CEI_XCPN_M_C0;
  assign _0348_ = ~ CEI_XCPN_M_C0;
  assign _0349_ = ~ CEI_XCPN_M_C0;
  assign _0350_ = ~ CEI_XCPN_M_C0;
  assign _0351_ = ~ CEI_XCPN_M_C0;
  assign _0352_ = ~ CEI_XCPN_M_C0;
  assign _0353_ = ~ CEI_XCPN_M_C0;
  assign _0354_ = ~ CEI_XCPN_M_C0;
  assign _0355_ = ~ CEI_XCPN_M_C0;
  assign _0356_ = ~ CEI_XCPN_M_C0;
  assign _0357_ = ~ CEI_XCPN_M_C0;
  assign _0358_ = ~ CEI_XCPN_M_C0;
  assign _0359_ = ~ INSTM32_S_R_N;
  assign INSTM32_S_R = ~ INSTM32_S_R_N;
  assign _0360_ = _0213_ | _0214_;
  assign ImuxBkupNflag_I_P = _0360_ | _0215_;
  assign _0361_ = EnEQ_E_R | _0216_;
  assign _0362_ = _0361_ | ImuxBkupNflag_I_P;
  assign _0363_ = EnNE_E_R | EnGT_E_R;
  assign _0364_ = _0363_ | ImuxBkupNflag_I_P;
  assign _0365_ = Imux16_I_P_0 | Imux16_I_P_9;
  assign _0366_ = INSTM32_S_R_N | Mode2Link32_S;
  assign _0367_ = _0261_ | _0262_;
  assign _0368_ = Sys_E_R | ResInst_E;
  assign _0369_ = _0368_ | Bp_E_R;
  assign _0370_ = _0369_ | CpU_E;
  assign Iexcept_E = _0370_ | Interrupt_E_R;
  assign _0371_ = ADESLDATA_M_R | ADELINST_M_R;
  assign _0372_ = _0371_ | Ovtrap_M_R;
  assign _0373_ = _0372_ | Iexcept_M_R;
  assign _0374_ = BD_W_R | Extm16_W_R;
  assign _0375_ = BD_W_R | Extm16_W_R;
  assign _0376_ = IMUXBKUPNOX_I_P | EnJR_E_R;
  assign _0377_ = _0376_ | InullSlot16_S_P;
  assign _0378_ = _0377_ | CEI_XCPN_M_C0;
  assign CP0_INULL_I = _0378_ | _0326_;
  assign CEI_XCPN_M_C0 = CP0_NXCPN_M | CP0_JXCPN_M_R;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  assign _0379_ = Bbd_S | Jmpr_E_P;
  always @(posedge SYSCLK)
    POP_E_R <= _0082_;
  always @(posedge SYSCLK)
    NXCPN_W_R <= _0079_;
  always @(posedge SYSCLK)
    CP0_CDBUSOE_R <= _0008_;
  reg [10:0] _1120_;
  always @(posedge SYSCLK)
    _1120_ <= { _0087_, _0095_, _0094_, _0093_, _0092_, _0091_, _0090_, _0089_, _0088_, _0086_, _0085_ };
  assign { STCOP0_E_R_10, STCOP0_E_R_9, STCOP0_E_R_8, STCOP0_E_R_7, STCOP0_E_R_6, STCOP0_E_R_5, STCOP0_E_R_4, STCOP0_E_R_3, STCOP0_E_R_2, STCOP0_E_R_1, STCOP0_E_R_0 } = _1120_;
  reg [5:0] _1121_;
  always @(posedge SYSCLK)
    _1121_ <= { _0078_, _0077_, _0076_, _0075_, _0074_, _0073_ };
  assign { LDCOP0_M_R_5, LDCOP0_M_R_4, LDCOP0_M_R_3, LDCOP0_M_R_2, LDCOP0_M_R_1, LDCOP0_M_R_0 } = _1121_;
  reg [5:0] _1122_;
  always @(posedge SYSCLK)
    _1122_ <= { _0072_, _0071_, _0070_, _0069_, _0068_, _0067_ };
  assign { LDCOP0_E_R_5, LDCOP0_E_R_4, LDCOP0_E_R_3, LDCOP0_E_R_2, LDCOP0_E_R_1, LDCOP0_E_R_0 } = _1122_;
  always @(posedge SYSCLK)
    CP0_SLEEP_M_R <= _0012_;
  always @(posedge SYSCLK)
    Sleep_E_R <= _0096_;
  always @(posedge SYSCLK)
    EXTEND_E_R <= _0021_;
  always @(posedge SYSCLK)
    EXTEND_M_R <= _0022_;
  always @(posedge SYSCLK)
    EXTEND_W_R <= _0023_;
  always @(posedge SYSCLK)
    JAL16_M_R <= _0060_;
  always @(posedge SYSCLK)
    JAL16_WP1_R <= _0061_;
  always @(posedge SYSCLK)
    JRm16_E_R <= _0066_;
  always @(posedge SYSCLK)
    JALm16_E_R <= _0062_;
  always @(posedge SYSCLK)
    JALm16_M_R <= _0063_;
  always @(posedge SYSCLK)
    JALm16_WP1_P <= _0065_;
  always @(posedge SYSCLK)
    JALm16_WP1_R <= _0064_;
  always @(posedge SYSCLK)
    Extm16_E_R <= _0033_;
  always @(posedge SYSCLK)
    Extm16_M_R <= _0034_;
  always @(posedge SYSCLK)
    Extm16_W_R <= _0035_;
  always @(posedge SYSCLK)
    BD_M_R <= _0001_;
  reg [1:0] _1139_;
  always @(posedge SYSCLK)
    _1139_ <= { _0007_, _0006_ };
  assign { CE_M_R_1, CE_M_R_0 } = _1139_;
  reg [1:0] _1140_;
  always @(posedge SYSCLK)
    _1140_ <= { _0005_, _0004_ };
  assign { CE_E_R_1, CE_E_R_0 } = _1140_;
  always @(posedge SYSCLK)
    BD_E_R <= _0000_;
  always @(posedge SYSCLK)
    BD_W_R <= _0002_;
  reg [4:0] _1143_;
  always @(posedge SYSCLK)
    _1143_ <= { _0040_, _0039_, _0038_, _0037_, _0036_ };
  assign { IExcCode_M_R_4, IExcCode_M_R_3, IExcCode_M_R_2, IExcCode_M_R_1, IExcCode_M_R_0 } = _1143_;
  always @(posedge SYSCLK)
    RiCop0_E_R <= _0083_;
  always @(posedge SYSCLK)
    Sys_E_R <= _0097_;
  always @(posedge SYSCLK)
    Bp_E_R <= _0003_;
  reg [3:0] _1147_;
  always @(posedge SYSCLK)
    _1147_ <= { _0020_, _0019_, _0018_, _0017_ };
  assign { CpUen_E_R_3, CpUen_E_R_2, CpUen_E_R_1, CpUen_E_R_0 } = _1147_;
  always @(posedge SYSCLK)
    OvEn_E_R <= _0080_;
  always @(posedge SYSCLK)
    Ovtrap_M_R <= _0081_;
  always @(posedge SYSCLK)
    Interrupt_S_R <= _0059_;
  always @(posedge SYSCLK)
    Interrupt_E_R <= _0058_;
  always @(posedge SYSCLK)
    Iexcept_M_R <= _0057_;
  reg [2:0] _1153_;
  always @(posedge SYSCLK)
    _1153_ <= { _0016_, _0015_, _0014_ };
  assign { CpCond_D1_R_3, CpCond_D1_R_2, CpCond_D1_R_1 } = _1153_;
  always @(posedge SYSCLK)
    EnEQ_E_R <= _0024_;
  always @(posedge SYSCLK)
    EnNE_E_R <= _0032_;
  always @(posedge SYSCLK)
    EnLE_E_R <= _0030_;
  always @(posedge SYSCLK)
    EnLT_E_R <= _0031_;
  always @(posedge SYSCLK)
    EnGE_E_R <= _0025_;
  always @(posedge SYSCLK)
    EnGT_E_R <= _0026_;
  always @(posedge SYSCLK)
    EnJR_E_R <= _0029_;
  reg [1:0] _1161_;
  always @(posedge SYSCLK)
    _1161_ <= { _0028_, _0027_ };
  assign { EnJAL_E_R_1, EnJAL_E_R_0 } = _1161_;
  always @(posedge SYSCLK)
    INIT_D3_R_N <= _0051_;
  always @(posedge SYSCLK)
    INIT_D4_R_N <= _0052_;
  always @(posedge SYSCLK)
    INIT_D5_R_N <= _0053_;
  always @(posedge SYSCLK)
    RESET_X_R_N <= RESET_D1_R_N;
  always @(posedge SYSCLK)
    SDBBP_E_R <= _0084_;
  always @(posedge SYSCLK)
    CP0_JPINDJ_E_R <= _0009_;
  reg [1:0] _1168_;
  always @(posedge SYSCLK)
    _1168_ <= { _0011_, _0010_ };
  assign { CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } = _1168_;
  always @(posedge SYSCLK)
    INULL_E_R <= _0055_;
  reg [9:0] _1170_;
  always @(posedge SYSCLK)
    _1170_ <= { _0050_, _0049_, _0048_, _0047_, _0046_, _0045_, _0044_, _0043_, _0042_, _0041_ };
  assign { IMUX_I_R_9, IMUX_I_R_8, IMUX_I_R_7, IMUX_I_R_6, IMUX_I_R_5, IMUX_I_R_4, IMUX_I_R_3, IMUX_I_R_2, IMUX_I_R_1, IMUX_I_R_0 } = _1170_;
  always @(posedge SYSCLK)
    INULL_S_R <= _0056_;
  always @(posedge SYSCLK)
    INSTM32_E_R <= _0054_;
  always @(posedge SYSCLK)
    CP0_XCPN_W_R <= _0013_;
  assign _0380_ = _0381_ ? 1'h1 : 1'h0;
  assign _0381_ = { INST_S_R_15, INST_S_R_14, INST_S_R_13, INST_S_R_12, INST_S_R_11 } == 5'h0c;
  assign _0382_ = _0383_ ? _0380_ : 1'hx;
  assign _0383_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 } == 5'h04;
  assign _0176_ = _0384_ ? _0382_ : 1'hx;
  assign _0384_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0385_ = _0386_ ? 1'h1 : 1'h0;
  assign _0386_ = { INST_S_R_15, INST_S_R_14, INST_S_R_13, INST_S_R_12, INST_S_R_11 } == 5'h11;
  assign _0387_ = _0388_ ? _0385_ : 1'hx;
  assign _0388_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 } == 5'h04;
  assign _0180_ = _0389_ ? _0387_ : 1'hx;
  assign _0389_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0390_ = _0391_ ? 1'h1 : 1'h0;
  assign _0391_ = { INST_S_R_15, INST_S_R_14, INST_S_R_13, INST_S_R_12, INST_S_R_11 } == 5'h10;
  assign _0392_ = _0393_ ? _0390_ : 1'hx;
  assign _0393_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 } == 5'h04;
  assign _0179_ = _0394_ ? _0392_ : 1'hx;
  assign _0394_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0395_ = _0396_ ? 1'h1 : 1'h0;
  assign _0396_ = { INST_S_R_15, INST_S_R_14, INST_S_R_13, INST_S_R_12, INST_S_R_11 } == 5'h0d;
  assign _0397_ = _0398_ ? _0395_ : 1'hx;
  assign _0398_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 } == 5'h04;
  assign _0177_ = _0399_ ? _0397_ : 1'hx;
  assign _0399_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign { _0402_, _0410_, _0409_, _0408_, _0407_, _0406_, _0405_, _0404_, _0403_, _0401_, _0400_ } = _0411_ ? { _0243_, _0251_, _0250_, _0249_, _0248_, _0247_, _0246_, _0245_, _0244_, _0242_, _0241_ } : 11'hxxx;
  assign _0411_ = ! { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 };
  assign { _0185_, _0187_, _0195_, _0194_, _0193_, _0192_, _0191_, _0190_, _0189_, _0188_, _0186_ } = _0412_ ? { _0402_, _0410_, _0409_, _0408_, _0407_, _0406_, _0405_, _0404_, _0403_, _0401_, _0400_ } : 11'hxxx;
  assign _0412_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign { _0415_, _0423_, _0422_, _0421_, _0420_, _0419_, _0418_, _0417_, _0416_, _0414_, _0413_ } = _0424_ ? { _0187_, _0195_, _0194_, _0193_, _0192_, _0191_, _0190_, _0189_, _0188_, _0186_, _0185_ } : 11'h000;
  assign _0424_ = ! { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 };
  assign { _0159_, _0167_, _0166_, _0165_, _0164_, _0163_, _0162_, _0161_, _0160_, _0158_, _0157_ } = _0425_ ? { _0415_, _0423_, _0422_, _0421_, _0420_, _0419_, _0418_, _0417_, _0416_, _0414_, _0413_ } : 11'hxxx;
  assign _0425_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign { _0431_, _0430_, _0429_, _0428_, _0427_, _0426_ } = _0432_ ? { _0181_, _0180_, _0179_, _0178_, _0177_, _0176_ } : 6'h00;
  assign _0432_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 } == 5'h04;
  assign { _0151_, _0150_, _0149_, _0148_, _0147_, _0146_ } = _0433_ ? { _0431_, _0430_, _0429_, _0428_, _0427_, _0426_ } : 6'hxx;
  assign _0433_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign { LDCOP032_S_5, LDCOP032_S_4, LDCOP032_S_3, LDCOP032_S_2, LDCOP032_S_1, LDCOP032_S_0 } = _0434_ ? { _0151_, _0150_, _0149_, _0148_, _0147_, _0146_ } : 6'h00;
  assign _0434_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign { Selst32_S_10, Selst32_S_9, Selst32_S_8, Selst32_S_7, Selst32_S_6, Selst32_S_5, Selst32_S_4, Selst32_S_3, Selst32_S_2, Selst32_S_1, Selst32_S_0 } = _0435_ ? { _0159_, _0167_, _0166_, _0165_, _0164_, _0163_, _0162_, _0161_, _0160_, _0158_, _0157_ } : 11'h000;
  assign _0435_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  function [2:0] _1214_;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _1214_ = b[2:0];
      3'b?1?:
        _1214_ = b[5:3];
      3'b1??:
        _1214_ = b[8:6];
      default:
        _1214_ = a;
    endcase
  endfunction
  assign { IMUX_I_P_9, IMUX_I_P_8, IMUX_I_P_7 } = _1214_(3'hx, { IMUXNOXB_I_P_9, IMUXNOXB_I_P_8, IMUXNOXB_I_P_7, 6'h00 }, { _0437_, _0436_, IMUXXCPN_I_P });
  assign _0436_ = { IMUXXCPN_I_P, IMUXBKUPNOX_I_P } == 2'h1;
  assign _0437_ = ! { IMUXXCPN_I_P, IMUXBKUPNOX_I_P };
  function [0:0] _1217_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _1217_ = b[0:0];
      3'b?1?:
        _1217_ = b[1:1];
      3'b1??:
        _1217_ = b[2:2];
      default:
        _1217_ = a;
    endcase
  endfunction
  assign IMUX_I_P_3 = _1217_(1'hx, { IMUXNOXB_I_P_3, 2'h1 }, { _0439_, _0438_, IMUXXCPN_I_P });
  assign _0438_ = { IMUXXCPN_I_P, IMUXBKUPNOX_I_P } == 2'h1;
  assign _0439_ = ! { IMUXXCPN_I_P, IMUXBKUPNOX_I_P };
  function [2:0] _1220_;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _1220_ = b[2:0];
      3'b?1?:
        _1220_ = b[5:3];
      3'b1??:
        _1220_ = b[8:6];
      default:
        _1220_ = a;
    endcase
  endfunction
  assign { IMUX_I_P_2, IMUX_I_P_1, IMUX_I_P_0 } = _1220_(3'hx, { IMUXNOXB_I_P_2, IMUXNOXB_I_P_1, IMUXNOXB_I_P_0, 6'h00 }, { _0441_, _0440_, IMUXXCPN_I_P });
  assign _0440_ = { IMUXXCPN_I_P, IMUXBKUPNOX_I_P } == 2'h1;
  assign _0441_ = ! { IMUXXCPN_I_P, IMUXBKUPNOX_I_P };
  function [1:0] _1223_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _1223_ = b[1:0];
      3'b?1?:
        _1223_ = b[3:2];
      3'b1??:
        _1223_ = b[5:4];
      default:
        _1223_ = a;
    endcase
  endfunction
  assign { IMUX_I_P_5, IMUX_I_P_4 } = _1223_(2'hx, { IMUXNOXB_I_P_5, IMUXNOXB_I_P_4, 4'h0 }, { _0443_, _0442_, IMUXXCPN_I_P });
  assign _0442_ = { IMUXXCPN_I_P, IMUXBKUPNOX_I_P } == 2'h1;
  assign _0443_ = ! { IMUXXCPN_I_P, IMUXBKUPNOX_I_P };
  function [0:0] _1226_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _1226_ = b[0:0];
      3'b?1?:
        _1226_ = b[1:1];
      3'b1??:
        _1226_ = b[2:2];
      default:
        _1226_ = a;
    endcase
  endfunction
  assign IMUX_I_P_6 = _1226_(1'hx, { IMUXNOXB_I_P_6, 2'h2 }, { _0445_, _0444_, IMUXXCPN_I_P });
  assign _0444_ = { IMUXXCPN_I_P, IMUXBKUPNOX_I_P } == 2'h1;
  assign _0445_ = ! { IMUXXCPN_I_P, IMUXBKUPNOX_I_P };
  assign { IMUXNOXB_I_P_9, IMUXNOXB_I_P_8, IMUXNOXB_I_P_7, IMUXNOXB_I_P_6, IMUXNOXB_I_P_5 } = INIT_D5_R_N ? { _0142_, _0141_, _0140_, _0139_, _0138_ } : 5'h00;
  assign { IMUXNOXB_I_P_3, IMUXNOXB_I_P_2, IMUXNOXB_I_P_1, IMUXNOXB_I_P_0 } = INIT_D5_R_N ? { _0136_, _0135_, _0134_, _0133_ } : 4'h0;
  assign IMUXNOXB_I_P_4 = INIT_D5_R_N ? _0137_ : 1'h1;
  assign { _0142_, _0141_ } = EnJAL_E_R_1 ? 2'h0 : { _0118_, _0117_ };
  assign { _0139_, _0138_, _0137_, _0136_, _0135_ } = EnJAL_E_R_1 ? 5'h00 : { _0115_, _0114_, _0113_, _0112_, _0111_ };
  assign _0133_ = EnJAL_E_R_1 ? 1'h0 : _0109_;
  assign _0134_ = EnJAL_E_R_1 ? _0304_ : _0110_;
  assign _0140_ = EnJAL_E_R_1 ? EnJAL_E_R_0 : _0116_;
  assign { _0118_, _0117_, _0116_, _0115_ } = EnJR_E_R ? 4'h0 : { _0831_, _0830_, _0829_, _0828_ };
  assign { _0113_, _0112_, _0111_, _0110_, _0109_ } = EnJR_E_R ? 5'h00 : { _0826_, _0825_, _0824_, _0823_, _0822_ };
  assign _0114_ = EnJR_E_R ? 1'h1 : _0827_;
  assign _0446_ = _0447_ ? _0301_ : 1'h0;
  assign _0447_ = ! { INST_S_R_10, INST_S_R_9, INST_S_R_8 };
  assign _0127_ = _0448_ ? _0446_ : 1'hx;
  assign _0448_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  function [0:0] _1244_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1244_ = b[0:0];
      2'b1?:
        _1244_ = b[1:1];
      default:
        _1244_ = a;
    endcase
  endfunction
  assign _0449_ = _1244_(1'h0, { _0300_, _0302_ }, { _0451_, _0450_ });
  assign _0450_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h1;
  assign _0451_ = ! { INST_S_R_10, INST_S_R_9, INST_S_R_8 };
  assign _0204_ = _0452_ ? _0449_ : 1'hx;
  assign _0452_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0453_ = _0454_ ? _0303_ : 1'h0;
  assign _0454_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h1;
  assign _0132_ = _0455_ ? _0453_ : 1'hx;
  assign _0455_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  function [0:0] _1253_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1253_ = b[0:0];
      2'b1?:
        _1253_ = b[1:1];
      default:
        _1253_ = a;
    endcase
  endfunction
  assign _0456_ = _1253_(1'h1, 2'h0, { _0458_, _0457_ });
  assign _0457_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h1;
  assign _0458_ = ! { INST_S_R_10, INST_S_R_9, INST_S_R_8 };
  assign _0207_ = _0459_ ? _0456_ : 1'hx;
  assign _0459_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0460_ = _0461_ ? _0299_ : 1'h0;
  assign _0461_ = ! { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign _0129_ = _0462_ ? _0460_ : 1'hx;
  assign _0462_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0463_ = _0464_ ? _0298_ : 1'h1;
  assign _0464_ = ! { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign _0201_ = _0465_ ? _0463_ : 1'hx;
  assign _0465_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign Imux16_I_P_9 = _0473_ ? _0292_ : 1'h0;
  assign _0473_ = | { _0472_, _0471_, _0470_, _0469_, _0468_, _0467_, _0466_ };
  assign _0466_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h20;
  assign _0467_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h24;
  assign _0468_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h21;
  assign _0469_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h25;
  assign _0470_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h23;
  assign _0471_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h26;
  assign _0472_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h22;
  assign { EnJAL16_S_1, EnJAL16_S_0 } = _0474_ ? { _0821_, _0820_ } : 2'h0;
  assign _0474_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h03;
  assign EnJR16_S = _0475_ ? _0129_ : 1'h0;
  assign _0475_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  function [0:0] _1279_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1279_ = b[0:0];
      2'b1?:
        _1279_ = b[1:1];
      default:
        _1279_ = a;
    endcase
  endfunction
  assign EnNE16_S = _1279_(1'h0, { _0296_, _0132_ }, { _0477_, _0476_ });
  assign _0476_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0477_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  function [0:0] _1282_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1282_ = b[0:0];
      2'b1?:
        _1282_ = b[1:1];
      default:
        _1282_ = a;
    endcase
  endfunction
  assign EnEQ16_S = _1282_(1'h0, { _0294_, _0127_ }, { _0479_, _0478_ });
  assign _0478_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0479_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  function [0:0] _1285_;
    input [0:0] a;
    input [5:0] b;
    input [5:0] s;
    casez (s) // synopsys parallel_case
      6'b?????1:
        _1285_ = b[0:0];
      6'b????1?:
        _1285_ = b[1:1];
      6'b???1??:
        _1285_ = b[2:2];
      6'b??1???:
        _1285_ = b[3:3];
      6'b?1????:
        _1285_ = b[4:4];
      6'b1?????:
        _1285_ = b[5:5];
      default:
        _1285_ = a;
    endcase
  endfunction
  assign Imux16_I_P_2 = _1285_(1'h1, { 4'h0, _0201_, _0207_ }, { _0492_, _0484_, _0483_, _0482_, _0481_, _0480_ });
  assign _0480_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0481_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0482_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h02;
  assign _0483_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  assign _0484_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  assign _0492_ = | { _0491_, _0490_, _0489_, _0488_, _0487_, _0486_, _0485_ };
  assign _0485_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h20;
  assign _0486_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h24;
  assign _0487_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h21;
  assign _0488_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h25;
  assign _0489_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h23;
  assign _0490_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h26;
  assign _0491_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h22;
  function [0:0] _1299_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _1299_ = b[0:0];
      4'b??1?:
        _1299_ = b[1:1];
      4'b?1??:
        _1299_ = b[2:2];
      4'b1???:
        _1299_ = b[3:3];
      default:
        _1299_ = a;
    endcase
  endfunction
  assign Imux16_I_P_0 = _1299_(1'h0, { _0293_, _0295_, _0297_, _0204_ }, { _0496_, _0495_, _0494_, _0493_ });
  assign _0493_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0494_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h02;
  assign _0495_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  assign _0496_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  assign Imux32_I_P_8 = _0497_ ? _0212_ : 1'h0;
  assign _0497_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0498_ = Copbren_3 ? 1'h0 : 1'h1;
  assign _0103_ = _0499_ ? _0498_ : 1'hx;
  assign _0499_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  assign Imux32_I_P_7 = _0500_ ? _0210_ : 1'h0;
  assign _0500_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1d;
  assign _0501_ = Copbren_2 ? 1'h0 : 1'h1;
  assign _0101_ = _0502_ ? _0501_ : 1'hx;
  assign _0502_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign Imux32_I_P_1 = _0505_ ? 1'h1 : 1'h0;
  assign _0505_ = | { _0504_, _0503_ };
  assign _0503_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h02;
  assign _0504_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h03;
  assign _0506_ = Copbren_1 ? 1'h0 : 1'h1;
  assign _0099_ = _0507_ ? _0506_ : 1'hx;
  assign _0507_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0508_ = Copbren_2 ? 1'h1 : 1'h0;
  assign _0100_ = _0509_ ? _0508_ : 1'hx;
  assign _0509_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0510_ = _0284_ ? 1'h0 : 1'h1;
  assign _0211_ = _0511_ ? _0510_ : 1'hx;
  assign _0511_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  function [0:0] _1327_;
    input [0:0] a;
    input [7:0] b;
    input [7:0] s;
    casez (s) // synopsys parallel_case
      8'b???????1:
        _1327_ = b[0:0];
      8'b??????1?:
        _1327_ = b[1:1];
      8'b?????1??:
        _1327_ = b[2:2];
      8'b????1???:
        _1327_ = b[3:3];
      8'b???1????:
        _1327_ = b[4:4];
      8'b??1?????:
        _1327_ = b[5:5];
      8'b?1??????:
        _1327_ = b[6:6];
      8'b1???????:
        _1327_ = b[7:7];
      default:
        _1327_ = a;
    endcase
  endfunction
  assign Imux32_I_P_0 = _1327_(1'h0, { _0202_, 4'hf, _0098_, _0100_, _0102_ }, { _0519_, _0518_, _0517_, _0516_, _0515_, _0514_, _0513_, _0512_ });
  assign _0512_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  assign _0513_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0514_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0515_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h07;
  assign _0516_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign _0517_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  assign _0518_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  assign _0519_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _0520_ = CFG_INSTM16EN ? 1'h0 : 1'h1;
  assign _0208_ = _0521_ ? _0520_ : 1'hx;
  assign _0521_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1d;
  assign _0522_ = _0284_ ? 1'h1 : 1'h0;
  assign _0212_ = _0523_ ? _0522_ : 1'hx;
  assign _0523_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  function [0:0] _1342_;
    input [0:0] a;
    input [11:0] b;
    input [11:0] s;
    casez (s) // synopsys parallel_case
      12'b???????????1:
        _1342_ = b[0:0];
      12'b??????????1?:
        _1342_ = b[1:1];
      12'b?????????1??:
        _1342_ = b[2:2];
      12'b????????1???:
        _1342_ = b[3:3];
      12'b???????1????:
        _1342_ = b[4:4];
      12'b??????1?????:
        _1342_ = b[5:5];
      12'b?????1??????:
        _1342_ = b[6:6];
      12'b????1???????:
        _1342_ = b[7:7];
      12'b???1????????:
        _1342_ = b[8:8];
      12'b??1?????????:
        _1342_ = b[9:9];
      12'b?1??????????:
        _1342_ = b[10:10];
      12'b1???????????:
        _1342_ = b[11:11];
      default:
        _1342_ = a;
    endcase
  endfunction
  assign Imux32_I_P_2 = _1342_(1'h1, { _0173_, _0205_, 1'h0, _0208_, 4'h0, _0211_, _0099_, _0101_, _0103_ }, { _0537_, _0536_, _0535_, _0532_, _0531_, _0530_, _0529_, _0528_, _0527_, _0526_, _0525_, _0524_ });
  assign _0524_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  assign _0525_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0526_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0527_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0528_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h07;
  assign _0529_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign _0530_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  assign _0531_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  assign _0532_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1d;
  assign _0535_ = | { _0534_, _0533_ };
  assign _0533_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h02;
  assign _0534_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h03;
  assign _0536_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _0537_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [0:0] _1357_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1357_ = b[0:0];
      2'b1?:
        _1357_ = b[1:1];
      default:
        _1357_ = a;
    endcase
  endfunction
  assign _0538_ = _1357_(1'h0, 2'h3, { _0544_, _0541_ });
  assign _0541_ = | { _0540_, _0539_ };
  assign _0539_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h01;
  assign _0540_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h11;
  assign _0544_ = | { _0543_, _0542_ };
  assign _0542_ = ! { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 };
  assign _0543_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h10;
  assign _0202_ = _0545_ ? _0538_ : 1'hx;
  assign _0545_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _0546_ = _0549_ ? 1'h1 : 1'h0;
  assign _0549_ = | { _0548_, _0547_ };
  assign _0547_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h01;
  assign _0548_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h11;
  assign _0128_ = _0550_ ? _0546_ : 1'hx;
  assign _0550_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  function [0:0] _1372_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1372_ = b[0:0];
      2'b1?:
        _1372_ = b[1:1];
      default:
        _1372_ = a;
    endcase
  endfunction
  assign _0551_ = _1372_(1'h1, 2'h0, { _0557_, _0554_ });
  assign _0554_ = | { _0553_, _0552_ };
  assign _0552_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h01;
  assign _0553_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h11;
  assign _0557_ = | { _0556_, _0555_ };
  assign _0555_ = ! { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 };
  assign _0556_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h10;
  assign _0205_ = _0558_ ? _0551_ : 1'hx;
  assign _0558_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _0559_ = Copbren_1 ? 1'h1 : 1'h0;
  assign _0098_ = _0560_ ? _0559_ : 1'hx;
  assign _0560_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0561_ = _0564_ ? 1'h1 : 1'h0;
  assign _0564_ = | { _0563_, _0562_ };
  assign _0562_ = ! { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 };
  assign _0563_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h10;
  assign _0131_ = _0565_ ? _0561_ : 1'hx;
  assign _0565_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _0173_ = _0566_ ? 1'h1 : 1'hx;
  assign _0566_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign EnJR32_S = _0567_ ? _0130_ : 1'h0;
  assign _0567_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign _0568_ = Copbren_3 ? 1'h1 : 1'h0;
  assign _0102_ = _0569_ ? _0568_ : 1'hx;
  assign _0569_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  assign EnGT32_S = _0570_ ? 1'h1 : 1'h0;
  assign _0570_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h07;
  assign EnGE32_S = _0571_ ? _0128_ : 1'h0;
  assign _0571_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign EnLT32_S = _0572_ ? _0131_ : 1'h0;
  assign _0572_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign EnLE32_S = _0573_ ? 1'h1 : 1'h0;
  assign _0573_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign EnNE32_S = _0574_ ? 1'h1 : 1'h0;
  assign _0574_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  assign EnEQ32_S = _0575_ ? 1'h1 : 1'h0;
  assign _0575_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  assign _0576_ = CFG_INSTM16EN ? 1'h1 : 1'h0;
  assign _0210_ = _0577_ ? _0576_ : 1'hx;
  assign _0577_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1d;
  assign _0578_ = _0581_ ? 1'h1 : 1'h0;
  assign _0581_ = | { _0580_, _0579_ };
  assign _0579_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h08;
  assign _0580_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h09;
  assign _0130_ = _0582_ ? _0578_ : 1'hx;
  assign _0582_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign _0583_ = CLMI_RHOLD ? NXCPN_W_R : CP0_NXCPN_M;
  assign _0079_ = RESET_D2_R_N ? _0583_ : 1'h0;
  assign _0584_ = CLMI_RHOLD ? POP_E_R : POP_E_P;
  assign _0082_ = RESET_D2_R_N ? _0584_ : 1'h0;
  assign { _0590_, _0589_, _0588_, _0587_, _0586_, _0585_ } = CLMI_RHOLD ? { LDCOP0_E_R_5, LDCOP0_E_R_4, LDCOP0_E_R_3, LDCOP0_E_R_2, LDCOP0_E_R_1, LDCOP0_E_R_0 } : { LDCOP0_E_P_5, LDCOP0_E_P_4, LDCOP0_E_P_3, LDCOP0_E_P_2, LDCOP0_E_P_1, LDCOP0_E_P_0 };
  assign { _0072_, _0071_, _0070_, _0069_, _0068_, _0067_ } = RESET_D2_R_N ? { _0590_, _0589_, _0588_, _0587_, _0586_, _0585_ } : 6'h00;
  assign { _0596_, _0595_, _0594_, _0593_, _0592_, _0591_ } = CLMI_RHOLD ? { LDCOP0_M_R_5, LDCOP0_M_R_4, LDCOP0_M_R_3, LDCOP0_M_R_2, LDCOP0_M_R_1, LDCOP0_M_R_0 } : { LDCOP0_M_P_5, LDCOP0_M_P_4, LDCOP0_M_P_3, LDCOP0_M_P_2, LDCOP0_M_P_1, LDCOP0_M_P_0 };
  assign { _0078_, _0077_, _0076_, _0075_, _0074_, _0073_ } = RESET_D2_R_N ? { _0596_, _0595_, _0594_, _0593_, _0592_, _0591_ } : 6'h00;
  assign { _0599_, _0607_, _0606_, _0605_, _0604_, _0603_, _0602_, _0601_, _0600_, _0598_, _0597_ } = CLMI_RHOLD ? { STCOP0_E_R_10, STCOP0_E_R_9, STCOP0_E_R_8, STCOP0_E_R_7, STCOP0_E_R_6, STCOP0_E_R_5, STCOP0_E_R_4, STCOP0_E_R_3, STCOP0_E_R_2, STCOP0_E_R_1, STCOP0_E_R_0 } : { STCOP0_E_P_10, STCOP0_E_P_9, STCOP0_E_P_8, STCOP0_E_P_7, STCOP0_E_P_6, STCOP0_E_P_5, STCOP0_E_P_4, STCOP0_E_P_3, STCOP0_E_P_2, STCOP0_E_P_1, STCOP0_E_P_0 };
  assign { _0087_, _0095_, _0094_, _0093_, _0092_, _0091_, _0090_, _0089_, _0088_, _0086_, _0085_ } = RESET_D2_R_N ? { _0599_, _0607_, _0606_, _0605_, _0604_, _0603_, _0602_, _0601_, _0600_, _0598_, _0597_ } : 11'h000;
  assign _0608_ = CLMI_RHOLD ? CP0_CDBUSOE_R : CP0_CDBUSOE_P;
  assign _0008_ = RESET_D2_R_N ? _0608_ : 1'h0;
  assign _0609_ = CLMI_RHOLD ? Sleep_E_R : Sleep_E_P;
  assign _0096_ = RESET_D2_R_N ? _0609_ : 1'h0;
  assign _0610_ = CLMI_RHOLD ? CP0_SLEEP_M_R : Sleep_M_P;
  assign _0012_ = RESET_D2_R_N ? _0610_ : 1'h0;
  assign _0611_ = CLMI_RHOLD ? Extm16_W_R : Extm16_W_P;
  assign _0035_ = RESET_D2_R_N ? _0611_ : 1'h0;
  assign _0612_ = CLMI_RHOLD ? Extm16_M_R : Extm16_M_P;
  assign _0034_ = RESET_D2_R_N ? _0612_ : 1'h0;
  assign _0613_ = CLMI_RHOLD ? Extm16_E_R : Extm16_E_P;
  assign _0033_ = RESET_D2_R_N ? _0613_ : 1'h0;
  assign _0614_ = CLMI_RHOLD ? JALm16_WP1_R : JALm16_WP1_P;
  assign _0064_ = RESET_D2_R_N ? _0614_ : 1'h0;
  assign _0615_ = CLMI_RHOLD ? JALm16_WP1_P : JALm16_W_P;
  assign _0065_ = RESET_D2_R_N ? _0615_ : 1'h0;
  assign _0616_ = CLMI_RHOLD ? JALm16_M_R : JALm16_M_P;
  assign _0063_ = RESET_D2_R_N ? _0616_ : 1'h0;
  assign _0617_ = CLMI_RHOLD ? JALm16_E_R : JALm16_E_P;
  assign _0062_ = RESET_D2_R_N ? _0617_ : 1'h0;
  assign _0618_ = CLMI_RHOLD ? JRm16_E_R : JRm16_E_P;
  assign _0066_ = RESET_D2_R_N ? _0618_ : 1'h0;
  assign _0619_ = CLMI_RHOLD ? JAL16_WP1_R : JALm16_WP1_P;
  assign _0061_ = RESET_D2_R_N ? _0619_ : 1'h0;
  assign _0620_ = CLMI_RHOLD ? JAL16_M_R : JALm16_M_P;
  assign _0060_ = RESET_D2_R_N ? _0620_ : 1'h0;
  assign _0621_ = CLMI_RHOLD ? EXTEND_W_R : Extm16_W_P;
  assign _0023_ = RESET_D2_R_N ? _0621_ : 1'h0;
  assign _0622_ = CLMI_RHOLD ? EXTEND_M_R : Extm16_M_P;
  assign _0022_ = RESET_D2_R_N ? _0622_ : 1'h0;
  assign _0623_ = CLMI_RHOLD ? EXTEND_E_R : Extm16_E_P;
  assign _0021_ = RESET_D2_R_N ? _0623_ : 1'h0;
  assign { _0628_, _0627_, _0626_, _0625_, _0624_ } = CLMI_RHOLD ? { IExcCode_M_R_4, IExcCode_M_R_3, IExcCode_M_R_2, IExcCode_M_R_1, IExcCode_M_R_0 } : { IExcCode_E_4, IExcCode_E_3, IExcCode_E_2, IExcCode_E_1, IExcCode_E_0 };
  assign { _0040_, _0039_, _0038_, _0037_, _0036_ } = RESET_D2_R_N ? { _0628_, _0627_, _0626_, _0625_, _0624_ } : 5'h00;
  assign _0629_ = CLMI_RHOLD ? BD_W_R : BD_M_R;
  assign _0002_ = RESET_D2_R_N ? _0629_ : 1'h0;
  assign _0630_ = CLMI_RHOLD ? BD_E_R : _0379_;
  assign _0000_ = RESET_D2_R_N ? _0630_ : 1'h0;
  assign { _0632_, _0631_ } = CLMI_RHOLD ? { CE_E_R_1, CE_E_R_0 } : { CE_S_1, CE_S_0 };
  assign { _0005_, _0004_ } = RESET_D2_R_N ? { _0632_, _0631_ } : 2'h0;
  assign { _0634_, _0633_ } = CLMI_RHOLD ? { CE_M_R_1, CE_M_R_0 } : { CE_E_R_1, CE_E_R_0 };
  assign { _0007_, _0006_ } = RESET_D2_R_N ? { _0634_, _0633_ } : 2'h0;
  assign _0635_ = CLMI_RHOLD ? BD_M_R : BD_E_R;
  assign _0001_ = RESET_D2_R_N ? _0635_ : 1'h0;
  assign _0636_ = CLMI_RHOLD ? Iexcept_M_R : Iexcept_M_P;
  assign _0057_ = RESET_D2_R_N ? _0636_ : 1'h0;
  assign _0637_ = CLMI_RHOLD ? Interrupt_E_R : Interrupt_E_P;
  assign _0058_ = RESET_D2_R_N ? _0637_ : 1'h0;
  assign _0638_ = CLMI_RHOLD ? Interrupt_S_R : Interrupt_S_P;
  assign _0059_ = RESET_D2_R_N ? _0638_ : 1'h0;
  assign _0639_ = CLMI_RHOLD ? Ovtrap_M_R : Ovtrap_M_P;
  assign _0081_ = RESET_D2_R_N ? _0639_ : 1'h0;
  assign _0640_ = CLMI_RHOLD ? OvEn_E_R : OvEn_E_P;
  assign _0080_ = RESET_D2_R_N ? _0640_ : 1'h0;
  assign { _0644_, _0643_, _0642_, _0641_ } = CLMI_RHOLD ? { CpUen_E_R_3, CpUen_E_R_2, CpUen_E_R_1, CpUen_E_R_0 } : { CpUen_E_P_3, CpUen_E_P_2, CpUen_E_P_1, CpUen_E_P_0 };
  assign { _0020_, _0019_, _0018_, _0017_ } = RESET_D2_R_N ? { _0644_, _0643_, _0642_, _0641_ } : 4'h0;
  assign _0645_ = CLMI_RHOLD ? Bp_E_R : Bp_E_P;
  assign _0003_ = RESET_D2_R_N ? _0645_ : 1'h0;
  assign _0646_ = CLMI_RHOLD ? Sys_E_R : Sys_E_P;
  assign _0097_ = RESET_D2_R_N ? _0646_ : 1'h0;
  assign _0647_ = CLMI_RHOLD ? RiCop0_E_R : RiCop0_E_P;
  assign _0083_ = RESET_D2_R_N ? _0647_ : 1'h0;
  assign { _0016_, _0015_, _0014_ } = RESET_D2_R_N ? { CI3_COND, CI2_COND, CI1_COND } : 3'h0;
  assign { _0649_, _0648_ } = CLMI_RHOLD ? { EnJAL_E_R_1, EnJAL_E_R_0 } : { EnJAL_E_P_1, EnJAL_E_P_0 };
  assign { _0028_, _0027_ } = RESET_D2_R_N ? { _0649_, _0648_ } : 2'h0;
  assign _0650_ = CLMI_RHOLD ? EnJR_E_R : CP0_JPINDJ_E_P;
  assign _0029_ = RESET_D2_R_N ? _0650_ : 1'h0;
  assign _0651_ = CLMI_RHOLD ? EnGT_E_R : EnGT_E_P;
  assign _0026_ = RESET_D2_R_N ? _0651_ : 1'h0;
  assign _0652_ = CLMI_RHOLD ? EnGE_E_R : EnGE_E_P;
  assign _0025_ = RESET_D2_R_N ? _0652_ : 1'h0;
  assign _0653_ = CLMI_RHOLD ? EnLT_E_R : EnLT_E_P;
  assign _0031_ = RESET_D2_R_N ? _0653_ : 1'h0;
  assign _0654_ = CLMI_RHOLD ? EnLE_E_R : EnLE_E_P;
  assign _0030_ = RESET_D2_R_N ? _0654_ : 1'h0;
  assign _0655_ = CLMI_RHOLD ? EnNE_E_R : EnNE_E_P;
  assign _0032_ = RESET_D2_R_N ? _0655_ : 1'h0;
  assign _0656_ = CLMI_RHOLD ? EnEQ_E_R : EnEQ_E_P;
  assign _0024_ = RESET_D2_R_N ? _0656_ : 1'h0;
  assign _0053_ = RESET_D2_R_N ? INIT_D4_R_N : 1'h0;
  assign _0052_ = RESET_D2_R_N ? INIT_D3_R_N : 1'h0;
  assign _0051_ = RESET_D2_R_N ? 1'h1 : 1'h0;
  assign _0657_ = CLMI_RHOLD ? CP0_XCPN_W_R : CEI_XCPN_M_C0;
  assign _0013_ = RESET_D2_R_N ? _0657_ : 1'h0;
  assign _0658_ = CLMI_RHOLD ? INSTM32_E_R : _0359_;
  assign _0054_ = RESET_D2_R_N ? _0658_ : 1'h0;
  assign _0659_ = CLMI_RHOLD ? INULL_S_R : CP0_INULL_I;
  assign _0056_ = RESET_D2_R_N ? _0659_ : 1'h1;
  assign { _0669_, _0668_, _0667_, _0666_, _0665_, _0664_, _0663_, _0662_, _0661_, _0660_ } = CLMI_RHOLD ? { IMUX_I_R_9, IMUX_I_R_8, IMUX_I_R_7, IMUX_I_R_6, IMUX_I_R_5, IMUX_I_R_4, IMUX_I_R_3, IMUX_I_R_2, IMUX_I_R_1, IMUX_I_R_0 } : { IMUX_I_P_9, IMUX_I_P_8, IMUX_I_P_7, IMUX_I_P_6, IMUX_I_P_5, IMUX_I_P_4, IMUX_I_P_3, IMUX_I_P_2, IMUX_I_P_1, IMUX_I_P_0 };
  assign { _0050_, _0049_, _0048_, _0047_, _0046_, _0045_, _0044_, _0043_, _0042_, _0041_ } = RESET_D2_R_N ? { _0669_, _0668_, _0667_, _0666_, _0665_, _0664_, _0663_, _0662_, _0661_, _0660_ } : 10'h000;
  assign _0670_ = CLMI_RHOLD ? INULL_E_R : INULL_S_R;
  assign _0055_ = RESET_D2_R_N ? _0670_ : 1'h1;
  assign { _0672_, _0671_ } = CLMI_RHOLD ? { CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } : { JPTYPE_M_P_1, JPTYPE_M_P_0 };
  assign { _0011_, _0010_ } = RESET_D2_R_N ? { _0672_, _0671_ } : 2'h0;
  assign _0673_ = CLMI_RHOLD ? CP0_JPINDJ_E_R : CP0_JPINDJ_E_P;
  assign _0009_ = RESET_D2_R_N ? _0673_ : 1'h0;
  assign _0674_ = CLMI_RHOLD ? SDBBP_E_R : SDBBP_E_P;
  assign _0084_ = RESET_D2_R_N ? _0674_ : 1'h0;
  assign { JPTYPE_M_P_1, JPTYPE_M_P_0 } = _0291_ ? 2'h3 : { _0175_, _0174_ };
  assign { _0175_, _0174_ } = _0239_ ? 2'h1 : { _0144_, _0143_ };
  assign { _0144_, _0143_ } = _0286_ ? 2'h1 : { _0120_, _0119_ };
  assign { _0120_, _0119_ } = IMUX_I_P_5 ? 2'h2 : 2'h0;
  assign { EXCCODEIN_M_4, EXCCODEIN_M_3, EXCCODEIN_M_2, EXCCODEIN_M_1, EXCCODEIN_M_0 } = ADELINST_M_R ? 5'h04 : { _0200_, _0199_, _0198_, _0197_, _0196_ };
  assign { _0200_, _0199_, _0198_, _0197_, _0196_ } = Iexcept_M_R ? { IExcCode_M_R_4, IExcCode_M_R_3, IExcCode_M_R_2, IExcCode_M_R_1, IExcCode_M_R_0 } : { _0172_, _0171_, _0170_, _0169_, _0168_ };
  assign { _0172_, _0171_, _0170_, _0169_, _0168_ } = Ovtrap_M_R ? 5'h0c : { _0126_, _0125_, _0124_, _0123_, _0122_ };
  assign { _0126_, _0125_, _0124_, _0123_, _0122_ } = ADELDATA_M ? 5'h04 : { _0108_, _0107_, _0106_, _0105_, _0104_ };
  assign { _0108_, _0107_, _0106_, _0105_, _0104_ } = ADES_M ? 5'h05 : 5'h00;
  function [4:0] _1535_;
    input [4:0] a;
    input [19:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _1535_ = b[4:0];
      4'b??1?:
        _1535_ = b[9:5];
      4'b?1??:
        _1535_ = b[14:10];
      4'b1???:
        _1535_ = b[19:15];
      default:
        _1535_ = a;
    endcase
  endfunction
  assign { IExcCode_E_4, IExcCode_E_3, IExcCode_E_2, IExcCode_E_1, IExcCode_E_0 } = _1535_(5'h00, 20'h5a928, { _0678_, _0677_, _0676_, _0675_ });
  assign _0675_ = { Sys_E_R, Bp_E_R, ResInst_E, CpU_E } == 4'h8;
  assign _0676_ = { Sys_E_R, Bp_E_R, ResInst_E, CpU_E } == 4'h4;
  assign _0677_ = { Sys_E_R, Bp_E_R, ResInst_E, CpU_E } == 4'h2;
  assign _0678_ = { Sys_E_R, Bp_E_R, ResInst_E, CpU_E } == 4'h1;
  assign _0679_ = CpUen_E_R_3 ? _0312_ : 1'h0;
  assign _0680_ = CpUen_E_R_2 ? _0311_ : _0679_;
  assign _0681_ = CpUen_E_R_1 ? _0310_ : _0680_;
  assign CpU_E = CpUen_E_R_0 ? _0223_ : _0681_;
  assign CpUen32_S_3 = _0685_ ? 1'h1 : 1'h0;
  assign _0685_ = | { _0684_, _0683_, _0682_ };
  assign _0682_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  assign _0683_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h3b;
  assign _0684_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h33;
  assign CpUen32_S_0 = _0686_ ? 1'h1 : 1'h0;
  assign _0686_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign CpUen32_S_2 = _0690_ ? 1'h1 : 1'h0;
  assign _0690_ = | { _0689_, _0688_, _0687_ };
  assign _0687_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0688_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h3a;
  assign _0689_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h32;
  assign CpUen32_S_1 = _0694_ ? 1'h1 : 1'h0;
  assign _0694_ = | { _0693_, _0692_, _0691_ };
  assign _0691_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0692_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h39;
  assign _0693_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h31;
  function [0:0] _1561_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1561_ = b[0:0];
      2'b1?:
        _1561_ = b[1:1];
      default:
        _1561_ = a;
    endcase
  endfunction
  assign _0695_ = _1561_(1'h0, 2'h3, { _0697_, _0696_ });
  assign _0696_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h6;
  assign _0697_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h4;
  assign _0209_ = _0698_ ? _0695_ : 1'hx;
  assign _0698_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0699_ = _0700_ ? 1'h1 : 1'h0;
  assign _0700_ = { INST_S_R_1, INST_S_R_0 } == 2'h1;
  assign _0206_ = _0701_ ? _0699_ : 1'hx;
  assign _0701_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign _0702_ = INST_S_R_4 ? 1'h1 : 1'h0;
  assign _0203_ = _0703_ ? _0702_ : 1'hx;
  assign _0703_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h08;
  function [0:0] _1573_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1573_ = b[0:0];
      2'b1?:
        _1573_ = b[1:1];
      default:
        _1573_ = a;
    endcase
  endfunction
  assign _0704_ = _1573_(1'h0, 2'h3, { _0706_, _0705_ });
  assign _0705_ = { INST_S_R_1, INST_S_R_0 } == 2'h2;
  assign _0706_ = ! { INST_S_R_1, INST_S_R_0 };
  assign _0183_ = _0707_ ? _0704_ : 1'hx;
  assign _0707_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2c;
  assign _0155_ = _0708_ ? _0240_ : 1'hx;
  assign _0708_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  function [0:0] _1580_;
    input [0:0] a;
    input [8:0] b;
    input [8:0] s;
    casez (s) // synopsys parallel_case
      9'b????????1:
        _1580_ = b[0:0];
      9'b???????1?:
        _1580_ = b[1:1];
      9'b??????1??:
        _1580_ = b[2:2];
      9'b?????1???:
        _1580_ = b[3:3];
      9'b????1????:
        _1580_ = b[4:4];
      9'b???1?????:
        _1580_ = b[5:5];
      9'b??1??????:
        _1580_ = b[6:6];
      9'b?1???????:
        _1580_ = b[7:7];
      9'b1????????:
        _1580_ = b[8:8];
      default:
        _1580_ = a;
    endcase
  endfunction
  assign Ri16_S = _1580_(1'h0, { 4'hf, _0155_, _0183_, _0203_, _0206_, _0209_ }, { _0717_, _0716_, _0715_, _0714_, _0713_, _0712_, _0711_, _0710_, _0709_ });
  assign _0709_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0710_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign _0711_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h08;
  assign _0712_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2c;
  assign _0713_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0714_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2f;
  assign _0715_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h27;
  assign _0716_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0f;
  assign _0717_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h07;
  assign _0718_ = _0719_ ? 1'h0 : 1'h1;
  assign _0719_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h3f;
  assign _0184_ = _0720_ ? _0718_ : 1'hx;
  assign _0720_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1c;
  assign _0721_ = _0726_ ? 1'h1 : 1'h0;
  assign _0726_ = | { _0725_, _0724_, _0723_, _0722_ };
  assign _0722_ = ! { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 };
  assign _0723_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h01;
  assign _0724_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h10;
  assign _0725_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h11;
  assign _0121_ = _0727_ ? _0721_ : 1'hx;
  assign _0727_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  function [0:0] _1602_;
    input [0:0] a;
    input [7:0] b;
    input [7:0] s;
    casez (s) // synopsys parallel_case
      8'b???????1:
        _1602_ = b[0:0];
      8'b??????1?:
        _1602_ = b[1:1];
      8'b?????1??:
        _1602_ = b[2:2];
      8'b????1???:
        _1602_ = b[3:3];
      8'b???1????:
        _1602_ = b[4:4];
      8'b??1?????:
        _1602_ = b[5:5];
      8'b?1??????:
        _1602_ = b[6:6];
      8'b1???????:
        _1602_ = b[7:7];
      default:
        _1602_ = a;
    endcase
  endfunction
  assign _0728_ = _1602_(1'h0, 8'hff, { _0736_, _0735_, _0734_, _0733_, _0732_, _0731_, _0730_, _0729_ });
  assign _0729_ = { INST_S_R_5, INST_S_R_4 } == 2'h3;
  assign _0730_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2 } == 4'hb;
  assign _0731_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1 } == 5'h14;
  assign _0732_ = { INST_S_R_5, INST_S_R_4 } == 2'h1;
  assign _0733_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1 } == 5'h07;
  assign _0734_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1 } == 5'h05;
  assign _0735_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h05;
  assign _0736_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h01;
  assign _0156_ = _0737_ ? _0728_ : 1'hx;
  assign _0737_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign _0738_ = _0741_ ? 1'h1 : 1'h0;
  assign _0741_ = | { _0740_, _0739_ };
  assign _0739_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h08;
  assign _0740_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h09;
  assign _0145_ = _0742_ ? _0738_ : 1'hx;
  assign _0742_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign _0743_ = _0746_ ? 1'h1 : 1'h0;
  assign _0746_ = | { _0745_, _0744_ };
  assign _0744_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h20;
  assign _0745_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h22;
  assign _0154_ = _0747_ ? _0743_ : 1'hx;
  assign _0747_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [0:0] _1625_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _1625_ = b[0:0];
      3'b?1?:
        _1625_ = b[1:1];
      3'b1??:
        _1625_ = b[2:2];
      default:
        _1625_ = a;
    endcase
  endfunction
  assign Jmpr32_E_P = _1625_(1'h0, { _0145_, 1'h1, CFG_INSTM16EN }, { _0752_, _0751_, _0748_ });
  assign _0748_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1d;
  assign _0751_ = | { _0750_, _0749_ };
  assign _0749_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h02;
  assign _0750_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h03;
  assign _0752_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [0:0] _1631_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1631_ = b[0:0];
      2'b1?:
        _1631_ = b[1:1];
      default:
        _1631_ = a;
    endcase
  endfunction
  assign OvEn32_S = _1631_(1'h0, { _0154_, 1'h1 }, { _0754_, _0753_ });
  assign _0753_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h08;
  assign _0754_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [0:0] _1634_;
    input [0:0] a;
    input [16:0] b;
    input [16:0] s;
    casez (s) // synopsys parallel_case
      17'b????????????????1:
        _1634_ = b[0:0];
      17'b???????????????1?:
        _1634_ = b[1:1];
      17'b??????????????1??:
        _1634_ = b[2:2];
      17'b?????????????1???:
        _1634_ = b[3:3];
      17'b????????????1????:
        _1634_ = b[4:4];
      17'b???????????1?????:
        _1634_ = b[5:5];
      17'b??????????1??????:
        _1634_ = b[6:6];
      17'b?????????1???????:
        _1634_ = b[7:7];
      17'b????????1????????:
        _1634_ = b[8:8];
      17'b???????1?????????:
        _1634_ = b[9:9];
      17'b??????1??????????:
        _1634_ = b[10:10];
      17'b?????1???????????:
        _1634_ = b[11:11];
      17'b????1????????????:
        _1634_ = b[12:12];
      17'b???1?????????????:
        _1634_ = b[13:13];
      17'b??1??????????????:
        _1634_ = b[14:14];
      17'b?1???????????????:
        _1634_ = b[15:15];
      17'b1????????????????:
        _1634_ = b[16:16];
      default:
        _1634_ = a;
    endcase
  endfunction
  assign Ri32_S = _1634_(1'h0, { _0156_, _0264_, 2'h3, _0184_, _0308_, 11'h7ff }, { _0771_, _0770_, _0769_, _0768_, _0767_, _0766_, _0765_, _0764_, _0763_, _0762_, _0761_, _0760_, _0759_, _0758_, _0757_, _0756_, _0755_ });
  assign _0755_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27 } == 5'h1f;
  assign _0756_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h3d;
  assign _0757_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h3c;
  assign _0758_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h38;
  assign _0759_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28 } == 4'hd;
  assign _0760_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h30;
  assign _0761_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28 } == 4'hb;
  assign _0762_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2a;
  assign _0763_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27 } == 5'h13;
  assign _0764_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h22;
  assign _0765_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27 } == 5'h0f;
  assign _0766_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1d;
  assign _0767_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1c;
  assign _0768_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28 } == 4'h6;
  assign _0769_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28 } == 4'h5;
  assign _0770_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0771_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [0:0] _1652_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _1652_ = b[0:0];
      3'b?1?:
        _1652_ = b[1:1];
      3'b1??:
        _1652_ = b[2:2];
      default:
        _1652_ = a;
    endcase
  endfunction
  assign Bbd32_S = _1652_(1'h0, { _0121_, 1'h1, _0265_ }, { _0781_, _0780_, _0775_ });
  assign _0775_ = | { _0774_, _0773_, _0772_ };
  assign _0772_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0773_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0774_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  assign _0780_ = | { _0779_, _0778_, _0777_, _0776_ };
  assign _0776_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  assign _0777_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  assign _0778_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign _0779_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h07;
  assign _0781_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign SELPC_S_2 = _0782_ ? 1'h1 : 1'h0;
  assign _0782_ = { SPCrel_S, JRm16_E_R, JALm16_M_R, Extm16_E_R } == 4'ha;
  function [0:0] _1665_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _1665_ = b[0:0];
      4'b??1?:
        _1665_ = b[1:1];
      4'b?1??:
        _1665_ = b[2:2];
      4'b1???:
        _1665_ = b[3:3];
      default:
        _1665_ = a;
    endcase
  endfunction
  assign SELPC_S_3 = _1665_(1'h1, 4'h0, { _0786_, _0785_, _0784_, _0783_ });
  assign _0783_ = { SPCrel_S, JRm16_E_R, JALm16_M_R, Extm16_E_R } == 4'h9;
  assign _0784_ = { SPCrel_S, JRm16_E_R, JALm16_M_R, Extm16_E_R } == 4'ha;
  assign _0785_ = { SPCrel_S, JRm16_E_R, JALm16_M_R, Extm16_E_R } == 4'hc;
  assign _0786_ = { SPCrel_S, JRm16_E_R, JALm16_M_R, Extm16_E_R } == 4'h8;
  function [0:0] _1670_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1670_ = b[0:0];
      2'b1?:
        _1670_ = b[1:1];
      default:
        _1670_ = a;
    endcase
  endfunction
  assign SELPC_S_1 = _1670_(1'h0, 2'h3, { _0788_, _0787_ });
  assign _0787_ = { SPCrel_S, JRm16_E_R, JALm16_M_R, Extm16_E_R } == 4'h9;
  assign _0788_ = { SPCrel_S, JRm16_E_R, JALm16_M_R, Extm16_E_R } == 4'hc;
  assign SELPC_S_0 = _0789_ ? 1'h1 : 1'h0;
  assign _0789_ = { SPCrel_S, JRm16_E_R, JALm16_M_R, Extm16_E_R } == 4'h8;
  assign _0790_ = _0791_ ? 1'h1 : 1'h0;
  assign _0791_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h09;
  assign _0153_ = _0792_ ? _0790_ : 1'hx;
  assign _0792_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [0:0] _1679_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _1679_ = b[0:0];
      3'b?1?:
        _1679_ = b[1:1];
      3'b1??:
        _1679_ = b[2:2];
      default:
        _1679_ = a;
    endcase
  endfunction
  assign Mode2Link32_S = _1679_(1'h0, { _0153_, 2'h3 }, { _0795_, _0794_, _0793_ });
  assign _0793_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1d;
  assign _0794_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h03;
  assign _0795_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign _0796_ = _0799_ ? 1'h1 : 1'h0;
  assign _0799_ = | { _0798_, _0797_ };
  assign _0797_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h10;
  assign _0798_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h11;
  assign _0182_ = _0800_ ? _0796_ : 1'hx;
  assign _0800_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _0801_ = _0802_ ? 1'h1 : 1'h0;
  assign _0802_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h09;
  assign _0152_ = _0803_ ? _0801_ : 1'hx;
  assign _0803_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [0:0] _1693_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _1693_ = b[0:0];
      3'b?1?:
        _1693_ = b[1:1];
      3'b1??:
        _1693_ = b[2:2];
      default:
        _1693_ = a;
    endcase
  endfunction
  assign LdLink32_S = _1693_(1'h0, { _0152_, _0182_, 1'h1 }, { _0808_, _0807_, _0806_ });
  assign _0806_ = | { _0805_, _0804_ };
  assign _0804_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1d;
  assign _0805_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h03;
  assign _0807_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _0808_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign _0809_ = _0810_ ? 1'h1 : 1'h0;
  assign _0810_ = { INST_S_R_15, INST_S_R_14, INST_S_R_13, INST_S_R_12, INST_S_R_11 } == 5'h1f;
  assign _0811_ = _0812_ ? _0809_ : 1'hx;
  assign _0812_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 } == 5'h04;
  assign _0181_ = _0813_ ? _0811_ : 1'hx;
  assign _0813_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0814_ = _0815_ ? 1'h1 : 1'h0;
  assign _0815_ = { INST_S_R_15, INST_S_R_14, INST_S_R_13, INST_S_R_12, INST_S_R_11 } == 5'h14;
  assign _0816_ = _0817_ ? _0814_ : 1'hx;
  assign _0817_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 } == 5'h04;
  assign _0178_ = _0818_ ? _0816_ : 1'hx;
  assign _0818_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0819_ = | { STCOP0_E_R_10, STCOP0_E_R_9, STCOP0_E_R_8, STCOP0_E_R_7, STCOP0_E_R_6, STCOP0_E_R_5, STCOP0_E_R_4, STCOP0_E_R_3, STCOP0_E_R_2, STCOP0_E_R_1, STCOP0_E_R_0 };
  assign { _0821_, _0820_ } = EnJAL_E_R_1 ? 2'h0 : { 1'h1, INST_S_R_10 };
  assign { _0831_, _0830_, _0829_, _0828_, _0827_, _0826_, _0825_, _0824_, _0823_, _0822_ } = INSTM32_S_R_N ? { Imux16_I_P_9, 6'h00, Imux16_I_P_2, 1'h0, Imux16_I_P_0 } : { 1'h0, Imux32_I_P_8, Imux32_I_P_7, 4'h0, Imux32_I_P_2, Imux32_I_P_1, Imux32_I_P_0 };
  assign IMUXBKUPNOX_I_P = RALU_Z_E ? IMUXBKUPIFXZ01_I_P : IMUXBKUPIFXZ00_I_P;
  assign EnEQ_S = INSTM32_S_R_N ? EnEQ16_S : EnEQ32_S;
  assign EnNE_S = INSTM32_S_R_N ? EnNE16_S : EnNE32_S;
  assign EnJR_S = INSTM32_S_R_N ? EnJR16_S : EnJR32_S;
  assign EnLE_S = INSTM32_S_R_N ? 1'h0 : EnLE32_S;
  assign EnLT_S = INSTM32_S_R_N ? 1'h0 : EnLT32_S;
  assign EnGE_S = INSTM32_S_R_N ? 1'h0 : EnGE32_S;
  assign EnGT_S = INSTM32_S_R_N ? 1'h0 : EnGT32_S;
  assign { EnJAL_S_1, EnJAL_S_0 } = INSTM32_S_R_N ? { EnJAL16_S_1, EnJAL16_S_0 } : 2'h0;
  assign { _0857_, _0856_, _0854_, _0853_, _0852_, _0851_, _0850_, _0849_, _0848_, _0847_, _0846_, _0845_, _0843_, _0842_, _0841_, _0840_, _0839_, _0838_, _0837_, _0836_, _0835_, Selst_S_10, Selst_S_9, Selst_S_8, Selst_S_7, Selst_S_6, Selst_S_5, Selst_S_4, Selst_S_3, Selst_S_2, Selst_S_1, Selst_S_0 } = INSTM32_S_R_N ? 32'd0 : { 21'h000000, Selst32_S_10, Selst32_S_9, Selst32_S_8, Selst32_S_7, Selst32_S_6, Selst32_S_5, Selst32_S_4, Selst32_S_3, Selst32_S_2, Selst32_S_1, Selst32_S_0 };
  assign { _0889_, _0888_, _0886_, _0885_, _0884_, _0883_, _0882_, _0881_, _0880_, _0879_, _0878_, _0877_, _0875_, _0874_, _0873_, _0872_, _0871_, _0870_, _0869_, _0868_, _0867_, _0866_, _0895_, _0894_, _0893_, _0892_, LDCOP0_S_5, LDCOP0_S_4, LDCOP0_S_3, LDCOP0_S_2, LDCOP0_S_1, LDCOP0_S_0 } = INSTM32_S_R_N ? 32'd0 : { 26'h0000000, LDCOP032_S_5, LDCOP032_S_4, LDCOP032_S_3, LDCOP032_S_2, LDCOP032_S_1, LDCOP032_S_0 };
  assign LDLINK_S = INSTM32_S_R_N ? _0896_ : LdLink32_S;
  assign _0896_ = EnJAL_E_R_1 ? 1'h1 : LdLink16_S;
  assign Ri_S = INSTM32_S_R_N ? Ri16_S : Ri32_S;
  assign OvEn_S = INSTM32_S_R_N ? 1'h0 : OvEn32_S;
  assign Bbd_S = INSTM32_S_R_N ? 1'h0 : Bbd32_S;
  assign Jmpr_E_P = INSTM32_S_R_N ? _0897_ : Jmpr32_E_P;
  assign _0897_ = EnJAL_E_R_1 ? 1'h1 : _0219_;
  assign Bp_S = INSTM32_S_R_N ? _0221_ : _0220_;
  assign { CpUen_S_3, CpUen_S_2, CpUen_S_1, CpUen_S_0 } = INSTM32_S_R_N ? 4'h0 : { CpUen32_S_3, CpUen32_S_2, CpUen32_S_1, CpUen32_S_0 };
  assign { CE_S_1, CE_S_0 } = INSTM32_S_R_N ? 2'h0 : { INST_S_R_27, INST_S_R_26 };
  assign SDBBP_S = INSTM32_S_R_N ? _0225_ : _0224_;
  assign Copbren_3 = CpCond_D1_R_3 ? BCzT : BCzF;
  assign Copbren_2 = CpCond_D1_R_2 ? BCzT : BCzF;
  assign Copbren_1 = CpCond_D1_R_1 ? BCzT : BCzF;
  assign _0864_ = LDCOP0_S_0;
  assign _0865_ = LDCOP0_S_1;
  assign _0876_ = LDCOP0_S_2;
  assign _0887_ = LDCOP0_S_3;
  assign _0890_ = LDCOP0_S_4;
  assign _0891_ = LDCOP0_S_5;
  assign _0832_ = Selst_S_0;
  assign _0833_ = Selst_S_1;
  assign _0844_ = Selst_S_2;
  assign _0855_ = Selst_S_3;
  assign _0858_ = Selst_S_4;
  assign _0859_ = Selst_S_5;
  assign _0860_ = Selst_S_6;
  assign _0861_ = Selst_S_7;
  assign _0862_ = Selst_S_8;
  assign _0863_ = Selst_S_9;
  assign _0834_ = Selst_S_10;
  assign Imux16_I_P_1 = 1'h0;
  assign Imux16_I_P_3 = 1'h0;
  assign Imux16_I_P_4 = 1'h0;
  assign Imux16_I_P_5 = 1'h0;
  assign Imux16_I_P_6 = 1'h0;
  assign Imux16_I_P_7 = 1'h0;
  assign Imux16_I_P_8 = 1'h0;
  assign Imux32_I_P_3 = 1'h0;
  assign Imux32_I_P_4 = 1'h0;
  assign Imux32_I_P_5 = 1'h0;
  assign Imux32_I_P_6 = 1'h0;
  assign Imux32_I_P_9 = 1'h0;
  assign CEI_XCPN_M_C1 = CEI_XCPN_M_C0;
  assign CP0_XCPN_M_C2 = CEI_XCPN_M_C0;
  assign CP0_XCPN_M_C1 = CEI_XCPN_M_C0;
  assign CP0_XCPN_M_C0 = CEI_XCPN_M_C0;
endmodule
