{
    "src_rel.pl": {
        "EVCD/STIL_single": {
            "mandatory": {
                "vprod": {
                    "type": "string",
                    "description": "project name"
                },
                "vblk": {
                    "type": "string",
                    "description": "block options"
                },
                "file": {
                    "type": "string",
                    "description": "file name"
                },
                "sim": {
                    "type": "string",
                    "description": "sim options"
                },
                "mail": {
                    "type": "varchar",
                    "description": "email"
                },
                "message": {
                    "type": "string",
                    "description": "comment"
                }
            },
            "optional": {
                "": {}
            },
            "example": {
                "-vprod bitra -vblk ATPG -f tk_atpg_saf_lpc_se0_vapss_lsvs_ts_validation.stil.gz -sim gate -mail cmahesh -m EVCD/STIL_single ": {}
            },
            "Template": {
                "vprod <vprod>;vblk <vblk>;cd /prj/qct/chips/<vprod>/sandiego/test/work_vcd/<vblk>/SRC;t src_rel.pl -f <file> -sim <sim> -mail <mail> -m <message>": {}
            }
        },
        "EVCD/STIL_multiple": {
            "mandatory": {
                "vprod": {
                    "type": "string",
                    "description": "project name"
                },
                "vblk": {
                    "type": "string",
                    "description": "block options"
                },
                "scratch_dir": {
                    "type": "dir",
                    "description": "path",
					"choice":"/prj/qct/chips/<vprod>/sandiego/test/work_vcd/<vblk>/SRC/"
                },
                
                "l": {
                    "type": "INFILE",
                    "description": "list of vectors",
					"choice":"/prj/qct/chips/<vprod>/sandiego/test/work_vcd/<vblk>/SRC/veclist"
                },
                "sim": {
                    "type": "string",
                    "description": "sim options"
                },
                "mail": {
                    "type": "varchar",
                    "description": "email"
                },
                "message": {
                    "type": "string",
                    "description": "comment"
                }
            },
            "optional": {
                "": {}
            },
            "example": ["-vprod bitra -vblk ATPG -scratch_dir /prj/qct/chips/<vprod>/sandiego/test/work_vcd/<vblk>/SRC/  -l veclist -sim gate -mail cmahesh -m 'EVCD/STIL_single' ", ""],
			"ListTemplate": ["#vector_name|#tk_atpg_saf_lpc_se0_vapss_lsvs_ts_validation1.stil.gz|#tk_atpg_saf_lpc_se0_vapss_lsvs_ts_validation2.stil.gz|#tk_atpg_saf_lpc_se0_vapss_lsvs_ts_validation3.stil.gz", ""],
            "Template": {
                "vprod <vprod>;vblk <vblk>;cd -scratch_dir  <scratch_dir>;t src_rel.pl -l <l> -sim <sim> -mail <mail> -m <message>": ""
            }
        },
        "EVCD/STIL_patdb/tcd": {
            "mandatory": {
                "vprod": {
                    "type": "string",
                    "description": "project name"
                },
                "vblk": {
                    "type": "string",
                    "description": "block options"
                },
                "file": {
                    "type": "string",
                    "description": "list of vectors"
                },
                "sim": {
                    "type": "string",
                    "description": "sim options"
                },
                "mail": {
                    "type": "varchar",
                    "description": "email"
                },
                "message": {
                    "type": "string",
                    "description": "comment"
                },
                "include": {
                    "type": "file",
                    "description": "text file which contains patdb/tcd"
                }
            },
            "optional": {
                "": {}
            },
            "example": {
                "-vprod bitra -vblk ATPG -f tk_atpg_saf_lpc_se0_vapss_lsvs_ts_validation.stil.gz -sim gate -mail cmahesh -m 'EVCD/STIL_single' -include tk_atpg_saf_lpc.patdb ": {}
            },
            "Template": {
                "vprod <vprod> vblk <vblk>  t src_rel.pl -f <file> -sim <sim> -mail <mail> -m <message> -include <patdb files>": {}
            }
        },
        "EVCD/STIL_slice": {
            "mandatory": {
                "vprod": {
                    "type": "string",
                    "description": "project name"
                },
                "vblk": {
                    "type": "string",
                    "description": "block options"
                },
                "slice_list": {
                    "type": "string",
                    "description": "list of vectors"
                },
                "sim": {
                    "type": "string",
                    "description": "sim options"
                },
                "mail": {
                    "type": "varchar",
                    "description": "email"
                },
                "message": {
                    "type": "string",
                    "description": "comment"
                },
                "include": {
                    "type": "file",
                    "description": "text file which contains patdb/tcd"
                }
            },
            "optional": {
                "": {}
            },
            "example": {
                "-vprod bitra -vblk ATPG -slice_list slice_list -sim gate -mail cmahesh -m 'EVCD/STIL_single' -include tk_atpg_saf_lpc.patdb ": {}
            },
            "Template": {
                "vprod <vprod> vblk <vblk>  t src_rel.pl -slice_list <slice_list> -sim <sim> -mail <mail> -m <message> -include <patdb files>": {}
            }
        },
        "EVCD/STIL_flat": {
            "mandatory": {
                "vprod": {
                    "type": "string",
                    "description": "project name"
                },
                "vblk": {
                    "type": "string",
                    "description": "block options"
                },
                "file": {
                    "type": "string",
                    "description": "list of vectors"
                },
                "sim": {
                    "type": "string",
                    "description": "sim options"
                },
                "mail": {
                    "type": "varchar",
                    "description": "email"
                },
                "message": {
                    "type": "string",
                    "description": "comment"
                },
                "dest": {
                    "type": "dir",
                    "description": "flat file release directory"
                }
            },
            "optional": {
                "": {}
            },
            "example": {
                "-vprod bitra -vblk ATPG -file tk_atpg_saf.stil.gz:tk_atpg_saf -sim gate -mail cmahesh -m 'EVCD/STIL_single' -dest release_path ": {}
            },
            "Template": {
                "vprod <vprod> vblk <vblk>  t src_rel.pl -file <stil:flat> -sim <sim> -mail <mail> -m <message> -dest <release dir>": {}
            }
        }
    }
}