{"vcs1":{"timestamp_begin":1742287209.993187735, "rt":5.09, "ut":4.83, "st":0.21}}
{"vcselab":{"timestamp_begin":1742287215.162906512, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1742287215.496573605, "rt":0.25, "ut":0.11, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742287209.693328210}
{"VCS_COMP_START_TIME": 1742287209.693328210}
{"VCS_COMP_END_TIME": 1742287215.815201377}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 360788}}
{"vcselab": {"peak_mem": 158280}}
