{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/projects/holo/FPGA/Holo5/Holo.sv " "Source file: D:/projects/holo/FPGA/Holo5/Holo.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1615063781589 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/projects/holo/FPGA/Holo5/PosColRam.v " "Source file: D:/projects/holo/FPGA/Holo5/PosColRam.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1615063781589 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1615063781589 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/projects/holo/FPGA/Holo5/Holo.sv " "Source file: D:/projects/holo/FPGA/Holo5/Holo.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1615063781677 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/projects/holo/FPGA/Holo5/PosColRam.v " "Source file: D:/projects/holo/FPGA/Holo5/PosColRam.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1615063781677 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1615063781677 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/projects/holo/FPGA/Holo5/Holo.sv " "Source file: D:/projects/holo/FPGA/Holo5/Holo.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1615063781764 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/projects/holo/FPGA/Holo5/PosColRam.v " "Source file: D:/projects/holo/FPGA/Holo5/PosColRam.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1615063781764 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1615063781764 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615063782266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615063782273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 15:49:42 2021 " "Processing started: Sat Mar 06 15:49:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615063782273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063782273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off holo1 -c holo1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off holo1 -c holo1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063782273 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063782728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615063782763 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1615063782764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flashfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file flashfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlashFifo " "Found entity 1: FlashFifo" {  } { { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063791876 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "QPIFlash.sv(41) " "Verilog HDL warning at QPIFlash.sv(41): extended using \"x\" or \"z\"" {  } { { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615063791877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpiflash.sv 1 1 " "Found 1 design units, including 1 entities, in source file qpiflash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QPIFlash " "Found entity 1: QPIFlash" {  } { { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063791878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrtf.v 3 3 " "Found 3 design units, including 3 entities, in source file sqrtf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sqrtf_alt_sqrt_block_vjb " "Found entity 1: Sqrtf_alt_sqrt_block_vjb" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791910 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sqrtf_altfp_sqrt_8qc " "Found entity 2: Sqrtf_altfp_sqrt_8qc" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 1082 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791910 ""} { "Info" "ISGN_ENTITY_NAME" "3 Sqrtf " "Found entity 3: Sqrtf" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063791910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "holotop.sv 1 1 " "Found 1 design units, including 1 entities, in source file holotop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HoloTop " "Found entity 1: HoloTop" {  } { { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063791911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "pwm.sv" "" { Text "D:/projects/holo/FPGA/Holo5/pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063791913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwmctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PwmCtrl " "Found entity 1: PwmCtrl" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo5/PwmCtrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063791914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcphase.sv 1 1 " "Found 1 design units, including 1 entities, in source file calcphase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CalcPhase " "Found entity 1: CalcPhase" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063791916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int2float.v 12 12 " "Found 12 design units, including 12 entities, in source file int2float.v" { { "Info" "ISGN_ENTITY_NAME" "1 Int2Float_altbarrel_shift_lvf " "Found entity 1: Int2Float_altbarrel_shift_lvf" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791947 ""} { "Info" "ISGN_ENTITY_NAME" "2 Int2Float_altpriority_encoder_3v7 " "Found entity 2: Int2Float_altpriority_encoder_3v7" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791947 ""} { "Info" "ISGN_ENTITY_NAME" "3 Int2Float_altpriority_encoder_3e8 " "Found entity 3: Int2Float_altpriority_encoder_3e8" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791947 ""} { "Info" "ISGN_ENTITY_NAME" "4 Int2Float_altpriority_encoder_6v7 " "Found entity 4: Int2Float_altpriority_encoder_6v7" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791947 ""} { "Info" "ISGN_ENTITY_NAME" "5 Int2Float_altpriority_encoder_6e8 " "Found entity 5: Int2Float_altpriority_encoder_6e8" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791947 ""} { "Info" "ISGN_ENTITY_NAME" "6 Int2Float_altpriority_encoder_bv7 " "Found entity 6: Int2Float_altpriority_encoder_bv7" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791947 ""} { "Info" "ISGN_ENTITY_NAME" "7 Int2Float_altpriority_encoder_be8 " "Found entity 7: Int2Float_altpriority_encoder_be8" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791947 ""} { "Info" "ISGN_ENTITY_NAME" "8 Int2Float_altpriority_encoder_r08 " "Found entity 8: Int2Float_altpriority_encoder_r08" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791947 ""} { "Info" "ISGN_ENTITY_NAME" "9 Int2Float_altpriority_encoder_rf8 " "Found entity 9: Int2Float_altpriority_encoder_rf8" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791947 ""} { "Info" "ISGN_ENTITY_NAME" "10 Int2Float_altpriority_encoder_qb6 " "Found entity 10: Int2Float_altpriority_encoder_qb6" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791947 ""} { "Info" "ISGN_ENTITY_NAME" "11 Int2Float_altfp_convert_c1n " "Found entity 11: Int2Float_altfp_convert_c1n" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791947 ""} { "Info" "ISGN_ENTITY_NAME" "12 Int2Float " "Found entity 12: Int2Float" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 689 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063791947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multk.v 2 2 " "Found 2 design units, including 2 entities, in source file multk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultK_altfp_mult_mrn " "Found entity 1: MultK_altfp_mult_mrn" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791977 ""} { "Info" "ISGN_ENTITY_NAME" "2 MultK " "Found entity 2: MultK" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 511 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063791977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063791977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float2int.v 3 3 " "Found 3 design units, including 3 entities, in source file float2int.v" { { "Info" "ISGN_ENTITY_NAME" "1 Float2Int_altbarrel_shift_rvf " "Found entity 1: Float2Int_altbarrel_shift_rvf" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792007 ""} { "Info" "ISGN_ENTITY_NAME" "2 Float2Int_altfp_convert_e1n " "Found entity 2: Float2Int_altfp_convert_e1n" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792007 ""} { "Info" "ISGN_ENTITY_NAME" "3 Float2Int " "Found entity 3: Float2Int" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "D:/projects/holo/FPGA/Holo5/Pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reset " "Found entity 1: Reset" {  } { { "Reset.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "holo.sv 1 1 " "Found 1 design units, including 1 entities, in source file holo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Holo " "Found entity 1: Holo" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.sv 1 1 " "Found 1 design units, including 1 entities, in source file led.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "led.sv" "" { Text "D:/projects/holo/FPGA/Holo5/led.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "poscolram.v 1 1 " "Found 1 design units, including 1 entities, in source file poscolram.v" { { "Info" "ISGN_ENTITY_NAME" "1 PosColRam " "Found entity 1: PosColRam" {  } { { "PosColRam.v" "" { Text "D:/projects/holo/FPGA/Holo5/PosColRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate1d.sv 1 1 " "Found 1 design units, including 1 entities, in source file rotate1d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rotate1D " "Found entity 1: Rotate1D" {  } { { "Rotate1D.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeffmult.v 1 1 " "Found 1 design units, including 1 entities, in source file coeffmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoeffMult " "Found entity 1: CoeffMult" {  } { { "CoeffMult.v" "" { Text "D:/projects/holo/FPGA/Holo5/CoeffMult.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeffadd.v 1 1 " "Found 1 design units, including 1 entities, in source file coeffadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoeffAdd " "Found entity 1: CoeffAdd" {  } { { "CoeffAdd.v" "" { Text "D:/projects/holo/FPGA/Holo5/CoeffAdd.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HoloTop " "Elaborating entity \"HoloTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615063792156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 HoloTop.sv(54) " "Verilog HDL assignment warning at HoloTop.sv(54): truncated value with size 32 to match size of target (9)" {  } { { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792157 "|HoloTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:pll " "Elaborating entity \"Pll\" for hierarchy \"Pll:pll\"" {  } { { "HoloTop.sv" "pll" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Pll:pll\|altpll:altpll_component\"" {  } { { "Pll.v" "altpll_component" { Text "D:/projects/holo/FPGA/Holo5/Pll.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"Pll:pll\|altpll:altpll_component\"" {  } { { "Pll.v" "" { Text "D:/projects/holo/FPGA/Holo5/Pll.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll:pll\|altpll:altpll_component " "Instantiated megafunction \"Pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 12 " "Parameter \"clk1_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40690 " "Parameter \"inclk0_input_frequency\" = \"40690\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792210 ""}  } { { "Pll.v" "" { Text "D:/projects/holo/FPGA/Holo5/Pll.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063792210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_altpll " "Found entity 1: Pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/projects/holo/FPGA/Holo5/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated " "Elaborating entity \"Pll_altpll\" for hierarchy \"Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset Reset:reset " "Elaborating entity \"Reset\" for hierarchy \"Reset:reset\"" {  } { { "HoloTop.sv" "reset" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Holo Holo:holo " "Elaborating entity \"Holo\" for hierarchy \"Holo:holo\"" {  } { { "HoloTop.sv" "holo" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792262 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Holo.sv(360) " "Verilog HDL error at Holo.sv(360): constant value overflow" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 360 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1615063792263 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Holo.sv(149) " "Verilog HDL assignment warning at Holo.sv(149): truncated value with size 32 to match size of target (12)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792267 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Holo.sv(258) " "Verilog HDL assignment warning at Holo.sv(258): truncated value with size 32 to match size of target (12)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792269 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Holo.sv(267) " "Verilog HDL assignment warning at Holo.sv(267): truncated value with size 32 to match size of target (12)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792270 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Holo.sv(269) " "Verilog HDL assignment warning at Holo.sv(269): truncated value with size 32 to match size of target (13)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792270 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Holo.sv(277) " "Verilog HDL assignment warning at Holo.sv(277): truncated value with size 32 to match size of target (13)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792270 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Holo.sv(280) " "Verilog HDL assignment warning at Holo.sv(280): truncated value with size 32 to match size of target (12)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792270 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Holo.sv(328) " "Verilog HDL assignment warning at Holo.sv(328): truncated value with size 32 to match size of target (6)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792273 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Holo.sv(440) " "Verilog HDL assignment warning at Holo.sv(440): truncated value with size 32 to match size of target (4)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792275 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Holo.sv(485) " "Verilog HDL assignment warning at Holo.sv(485): truncated value with size 32 to match size of target (4)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792277 "|HoloTop|Holo:holo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalcPhase Holo:holo\|CalcPhase:calcPhase " "Elaborating entity \"CalcPhase\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\"" {  } { { "Holo.sv" "calcPhase" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CalcPhase.sv(252) " "Verilog HDL assignment warning at CalcPhase.sv(252): truncated value with size 32 to match size of target (7)" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792415 "|HoloTop|Holo:holo|CalcPhase:calcPhase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CalcPhase.sv(257) " "Verilog HDL assignment warning at CalcPhase.sv(257): truncated value with size 32 to match size of target (7)" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792415 "|HoloTop|Holo:holo|CalcPhase:calcPhase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CalcPhase.sv(288) " "Verilog HDL assignment warning at CalcPhase.sv(288): truncated value with size 32 to match size of target (6)" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792415 "|HoloTop|Holo:holo|CalcPhase:calcPhase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CalcPhase.sv(324) " "Verilog HDL assignment warning at CalcPhase.sv(324): truncated value with size 32 to match size of target (6)" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792415 "|HoloTop|Holo:holo|CalcPhase:calcPhase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CalcPhase.sv(330) " "Verilog HDL assignment warning at CalcPhase.sv(330): truncated value with size 32 to match size of target (6)" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063792415 "|HoloTop|Holo:holo|CalcPhase:calcPhase"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\"" {  } { { "CalcPhase.sv" "xSubOp" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792441 ""}  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063792441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g9e " "Found entity 1: add_sub_g9e" {  } { { "db/add_sub_g9e.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_g9e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g9e Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\|add_sub_g9e:auto_generated " "Elaborating entity \"add_sub_g9e\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\|add_sub_g9e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp " "Elaborating entity \"altsquare\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp\"" {  } { { "CalcPhase.sv" "xSqrOp" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_width 13 " "Parameter \"data_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_width 23 " "Parameter \"result_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Parameter \"pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation SIGNED " "Parameter \"representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792512 ""}  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063792512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsquare_8oe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsquare_8oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsquare_8oe " "Found entity 1: altsquare_8oe" {  } { { "db/altsquare_8oe.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsquare_8oe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare_8oe Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp\|altsquare_8oe:auto_generated " "Elaborating entity \"altsquare_8oe\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp\|altsquare_8oe:auto_generated\"" {  } { { "altsquare.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsquare.tdf" 52 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop\"" {  } { { "CalcPhase.sv" "sumXZop" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 159 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792568 ""}  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 159 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063792568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g8e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g8e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g8e " "Found entity 1: add_sub_g8e" {  } { { "db/add_sub_g8e.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_g8e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g8e Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop\|add_sub_g8e:auto_generated " "Elaborating entity \"add_sub_g8e\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop\|add_sub_g8e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float " "Elaborating entity \"Int2Float\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\"" {  } { { "CalcPhase.sv" "int2Float" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altfp_convert_c1n Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component " "Elaborating entity \"Int2Float_altfp_convert_c1n\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\"" {  } { { "Int2Float.v" "Int2Float_altfp_convert_c1n_component" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altbarrel_shift_lvf Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altbarrel_shift_lvf:altbarrel_shift5 " "Elaborating entity \"Int2Float_altbarrel_shift_lvf\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altbarrel_shift_lvf:altbarrel_shift5\"" {  } { { "Int2Float.v" "altbarrel_shift5" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_qb6 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"Int2Float_altpriority_encoder_qb6\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "Int2Float.v" "altpriority_encoder2" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_r08 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6 " "Elaborating entity \"Int2Float_altpriority_encoder_r08\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\"" {  } { { "Int2Float.v" "altpriority_encoder6" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_bv7 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8 " "Elaborating entity \"Int2Float_altpriority_encoder_bv7\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\"" {  } { { "Int2Float.v" "altpriority_encoder8" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_6v7 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6v7:altpriority_encoder10 " "Elaborating entity \"Int2Float_altpriority_encoder_6v7\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6v7:altpriority_encoder10\"" {  } { { "Int2Float.v" "altpriority_encoder10" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_3v7 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6v7:altpriority_encoder10\|Int2Float_altpriority_encoder_3v7:altpriority_encoder12 " "Elaborating entity \"Int2Float_altpriority_encoder_3v7\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6v7:altpriority_encoder10\|Int2Float_altpriority_encoder_3v7:altpriority_encoder12\"" {  } { { "Int2Float.v" "altpriority_encoder12" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_3e8 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6v7:altpriority_encoder10\|Int2Float_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"Int2Float_altpriority_encoder_3e8\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6v7:altpriority_encoder10\|Int2Float_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "Int2Float.v" "altpriority_encoder13" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_6e8 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"Int2Float_altpriority_encoder_6e8\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "Int2Float.v" "altpriority_encoder11" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_be8 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_be8:altpriority_encoder9 " "Elaborating entity \"Int2Float_altpriority_encoder_be8\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_be8:altpriority_encoder9\"" {  } { { "Int2Float.v" "altpriority_encoder9" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_rf8 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_rf8:altpriority_encoder7 " "Elaborating entity \"Int2Float_altpriority_encoder_rf8\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_rf8:altpriority_encoder7\"" {  } { { "Int2Float.v" "altpriority_encoder7" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1\"" {  } { { "Int2Float.v" "add_sub1" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1\"" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 596 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792836 ""}  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 596 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063792836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t0f " "Found entity 1: add_sub_t0f" {  } { { "db/add_sub_t0f.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_t0f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t0f Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1\|add_sub_t0f:auto_generated " "Elaborating entity \"add_sub_t0f\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1\|add_sub_t0f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3\"" {  } { { "Int2Float.v" "add_sub3" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3\"" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 621 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792883 ""}  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 621 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063792883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j0f " "Found entity 1: add_sub_j0f" {  } { { "db/add_sub_j0f.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_j0f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j0f Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3\|add_sub_j0f:auto_generated " "Elaborating entity \"add_sub_j0f\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3\|add_sub_j0f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4\"" {  } { { "Int2Float.v" "cmpr4" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4\"" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 647 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063792948 ""}  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 647 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063792948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vlg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vlg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vlg " "Found entity 1: cmpr_vlg" {  } { { "db/cmpr_vlg.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_vlg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063792990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063792990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vlg Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4\|cmpr_vlg:auto_generated " "Elaborating entity \"cmpr_vlg\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4\|cmpr_vlg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sqrtf Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp " "Elaborating entity \"Sqrtf\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\"" {  } { { "CalcPhase.sv" "sqrtfOp" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063792998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sqrtf_altfp_sqrt_8qc Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component " "Elaborating entity \"Sqrtf_altfp_sqrt_8qc\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\"" {  } { { "Sqrtf.v" "Sqrtf_altfp_sqrt_8qc_component" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sqrtf_alt_sqrt_block_vjb Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2 " "Elaborating entity \"Sqrtf_alt_sqrt_block_vjb\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\"" {  } { { "Sqrtf.v" "alt_sqrt_block2" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10\"" {  } { { "Sqrtf.v" "add_sub10" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 393 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793019 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 393 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nld " "Found entity 1: add_sub_nld" {  } { { "db/add_sub_nld.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_nld.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nld Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10\|add_sub_nld:auto_generated " "Elaborating entity \"add_sub_nld\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10\|add_sub_nld:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11\"" {  } { { "Sqrtf.v" "add_sub11" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 418 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793067 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 418 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vmd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vmd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vmd " "Found entity 1: add_sub_vmd" {  } { { "db/add_sub_vmd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_vmd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vmd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11\|add_sub_vmd:auto_generated " "Elaborating entity \"add_sub_vmd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11\|add_sub_vmd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12\"" {  } { { "Sqrtf.v" "add_sub12" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 443 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793113 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 443 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0nd " "Found entity 1: add_sub_0nd" {  } { { "db/add_sub_0nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_0nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12\|add_sub_0nd:auto_generated " "Elaborating entity \"add_sub_0nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12\|add_sub_0nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13\"" {  } { { "Sqrtf.v" "add_sub13" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 468 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793161 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 468 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1nd " "Found entity 1: add_sub_1nd" {  } { { "db/add_sub_1nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_1nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13\|add_sub_1nd:auto_generated " "Elaborating entity \"add_sub_1nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13\|add_sub_1nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14\"" {  } { { "Sqrtf.v" "add_sub14" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 493 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793206 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 493 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2nd " "Found entity 1: add_sub_2nd" {  } { { "db/add_sub_2nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_2nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14\|add_sub_2nd:auto_generated " "Elaborating entity \"add_sub_2nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14\|add_sub_2nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15\"" {  } { { "Sqrtf.v" "add_sub15" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793255 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3nd " "Found entity 1: add_sub_3nd" {  } { { "db/add_sub_3nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_3nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15\|add_sub_3nd:auto_generated " "Elaborating entity \"add_sub_3nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15\|add_sub_3nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19\"" {  } { { "Sqrtf.v" "add_sub19" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 618 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793310 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 618 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4nd " "Found entity 1: add_sub_4nd" {  } { { "db/add_sub_4nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_4nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19\|add_sub_4nd:auto_generated " "Elaborating entity \"add_sub_4nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19\|add_sub_4nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20\"" {  } { { "Sqrtf.v" "add_sub20" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 643 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793361 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 643 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5nd " "Found entity 1: add_sub_5nd" {  } { { "db/add_sub_5nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_5nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20\|add_sub_5nd:auto_generated " "Elaborating entity \"add_sub_5nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20\|add_sub_5nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21\"" {  } { { "Sqrtf.v" "add_sub21" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 668 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793407 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 668 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6nd " "Found entity 1: add_sub_6nd" {  } { { "db/add_sub_6nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_6nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21\|add_sub_6nd:auto_generated " "Elaborating entity \"add_sub_6nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21\|add_sub_6nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22\"" {  } { { "Sqrtf.v" "add_sub22" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 693 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793453 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 693 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7nd " "Found entity 1: add_sub_7nd" {  } { { "db/add_sub_7nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_7nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22\|add_sub_7nd:auto_generated " "Elaborating entity \"add_sub_7nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22\|add_sub_7nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23\"" {  } { { "Sqrtf.v" "add_sub23" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 718 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793501 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 718 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8nd " "Found entity 1: add_sub_8nd" {  } { { "db/add_sub_8nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_8nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23\|add_sub_8nd:auto_generated " "Elaborating entity \"add_sub_8nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23\|add_sub_8nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24\"" {  } { { "Sqrtf.v" "add_sub24" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 743 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793548 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 743 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9nd " "Found entity 1: add_sub_9nd" {  } { { "db/add_sub_9nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_9nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24\|add_sub_9nd:auto_generated " "Elaborating entity \"add_sub_9nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24\|add_sub_9nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25\"" {  } { { "Sqrtf.v" "add_sub25" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 768 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793600 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 768 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_and.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_and.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_and " "Found entity 1: add_sub_and" {  } { { "db/add_sub_and.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_and.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_and Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25\|add_sub_and:auto_generated " "Elaborating entity \"add_sub_and\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25\|add_sub_and:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26\"" {  } { { "Sqrtf.v" "add_sub26" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 793 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793647 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 793 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bnd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bnd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bnd " "Found entity 1: add_sub_bnd" {  } { { "db/add_sub_bnd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_bnd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bnd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26\|add_sub_bnd:auto_generated " "Elaborating entity \"add_sub_bnd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26\|add_sub_bnd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27\"" {  } { { "Sqrtf.v" "add_sub27" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 818 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793698 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 818 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cnd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cnd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cnd " "Found entity 1: add_sub_cnd" {  } { { "db/add_sub_cnd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_cnd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cnd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27\|add_sub_cnd:auto_generated " "Elaborating entity \"add_sub_cnd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27\|add_sub_cnd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28\"" {  } { { "Sqrtf.v" "add_sub28" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 843 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793746 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 843 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dnd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dnd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dnd " "Found entity 1: add_sub_dnd" {  } { { "db/add_sub_dnd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_dnd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dnd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28\|add_sub_dnd:auto_generated " "Elaborating entity \"add_sub_dnd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28\|add_sub_dnd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4\"" {  } { { "Sqrtf.v" "add_sub4" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 868 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793794 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 868 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hld " "Found entity 1: add_sub_hld" {  } { { "db/add_sub_hld.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_hld.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hld Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4\|add_sub_hld:auto_generated " "Elaborating entity \"add_sub_hld\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4\|add_sub_hld:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5\"" {  } { { "Sqrtf.v" "add_sub5" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 893 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793843 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 893 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ild.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ild.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ild " "Found entity 1: add_sub_ild" {  } { { "db/add_sub_ild.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_ild.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ild Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5\|add_sub_ild:auto_generated " "Elaborating entity \"add_sub_ild\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5\|add_sub_ild:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6\"" {  } { { "Sqrtf.v" "add_sub6" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 918 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793890 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 918 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jld " "Found entity 1: add_sub_jld" {  } { { "db/add_sub_jld.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_jld.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jld Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6\|add_sub_jld:auto_generated " "Elaborating entity \"add_sub_jld\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6\|add_sub_jld:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7\"" {  } { { "Sqrtf.v" "add_sub7" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 943 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793940 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 943 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kld " "Found entity 1: add_sub_kld" {  } { { "db/add_sub_kld.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_kld.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063793983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063793983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kld Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7\|add_sub_kld:auto_generated " "Elaborating entity \"add_sub_kld\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7\|add_sub_kld:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8\"" {  } { { "Sqrtf.v" "add_sub8" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 968 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063793988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063793988 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 968 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063793988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lld " "Found entity 1: add_sub_lld" {  } { { "db/add_sub_lld.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_lld.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lld Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8\|add_sub_lld:auto_generated " "Elaborating entity \"add_sub_lld\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8\|add_sub_lld:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9\"" {  } { { "Sqrtf.v" "add_sub9" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 993 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794039 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 993 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mld " "Found entity 1: add_sub_mld" {  } { { "db/add_sub_mld.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_mld.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mld Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9\|add_sub_mld:auto_generated " "Elaborating entity \"add_sub_mld\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9\|add_sub_mld:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultK Holo:holo\|CalcPhase:calcPhase\|MultK:multKop " "Elaborating entity \"MultK\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\"" {  } { { "CalcPhase.sv" "multKop" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultK_altfp_mult_mrn Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component " "Elaborating entity \"MultK_altfp_mult_mrn\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\"" {  } { { "MultK.v" "MultK_altfp_mult_mrn_component" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MultK.v" "exp_add_adder" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 376 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794109 ""}  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 376 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hge " "Found entity 1: add_sub_hge" {  } { { "db/add_sub_hge.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_hge.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hge Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder\|add_sub_hge:auto_generated " "Elaborating entity \"add_sub_hge\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder\|add_sub_hge:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MultK.v" "exp_adj_adder" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 400 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794157 ""}  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 400 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rra " "Found entity 1: add_sub_rra" {  } { { "db/add_sub_rra.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_rra.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rra Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder\|add_sub_rra:auto_generated " "Elaborating entity \"add_sub_rra\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder\|add_sub_rra:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MultK.v" "exp_bias_subtr" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 423 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794203 ""}  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 423 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pkg " "Found entity 1: add_sub_pkg" {  } { { "db/add_sub_pkg.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_pkg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pkg Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_pkg:auto_generated " "Elaborating entity \"add_sub_pkg\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_pkg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder\"" {  } { { "MultK.v" "man_round_adder" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder\"" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 449 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794252 ""}  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 449 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_itb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_itb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_itb " "Found entity 1: add_sub_itb" {  } { { "db/add_sub_itb.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_itb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_itb Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder\|add_sub_itb:auto_generated " "Elaborating entity \"add_sub_itb\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder\|add_sub_itb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult\"" {  } { { "MultK.v" "man_product2_mult" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult\"" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 471 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794320 ""}  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 471 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ujs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ujs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ujs " "Found entity 1: mult_ujs" {  } { { "db/mult_ujs.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/mult_ujs.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ujs Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult\|mult_ujs:auto_generated " "Elaborating entity \"mult_ujs\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult\|mult_ujs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Float2Int Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int " "Elaborating entity \"Float2Int\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\"" {  } { { "CalcPhase.sv" "float2Int" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Float2Int_altfp_convert_e1n Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component " "Elaborating entity \"Float2Int_altfp_convert_e1n\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\"" {  } { { "Float2Int.v" "Float2Int_altfp_convert_e1n_component" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Float2Int_altbarrel_shift_rvf Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|Float2Int_altbarrel_shift_rvf:altbarrel_shift6 " "Elaborating entity \"Float2Int_altbarrel_shift_rvf\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|Float2Int_altbarrel_shift_rvf:altbarrel_shift6\"" {  } { { "Float2Int.v" "altbarrel_shift6" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5\"" {  } { { "Float2Int.v" "add_sub5" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 644 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794426 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 644 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gve " "Found entity 1: add_sub_gve" {  } { { "db/add_sub_gve.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_gve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gve Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5\|add_sub_gve:auto_generated " "Elaborating entity \"add_sub_gve\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5\|add_sub_gve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7\"" {  } { { "Float2Int.v" "add_sub7" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 669 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794476 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 669 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pff " "Found entity 1: add_sub_pff" {  } { { "db/add_sub_pff.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_pff.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pff Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7\|add_sub_pff:auto_generated " "Elaborating entity \"add_sub_pff\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7\|add_sub_pff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8\"" {  } { { "Float2Int.v" "add_sub8" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 694 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794523 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 694 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rff " "Found entity 1: add_sub_rff" {  } { { "db/add_sub_rff.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_rff.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rff Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8\|add_sub_rff:auto_generated " "Elaborating entity \"add_sub_rff\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8\|add_sub_rff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9\"" {  } { { "Float2Int.v" "add_sub9" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 719 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794572 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 719 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_11f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_11f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_11f " "Found entity 1: add_sub_11f" {  } { { "db/add_sub_11f.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_11f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_11f Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9\|add_sub_11f:auto_generated " "Elaborating entity \"add_sub_11f\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9\|add_sub_11f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1\"" {  } { { "Float2Int.v" "cmpr1" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 745 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794619 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 745 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_20h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_20h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_20h " "Found entity 1: cmpr_20h" {  } { { "db/cmpr_20h.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_20h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_20h Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1\|cmpr_20h:auto_generated " "Elaborating entity \"cmpr_20h\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1\|cmpr_20h:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2\"" {  } { { "Float2Int.v" "cmpr2" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 770 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794664 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 770 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_olg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_olg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_olg " "Found entity 1: cmpr_olg" {  } { { "db/cmpr_olg.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_olg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_olg Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2\|cmpr_olg:auto_generated " "Elaborating entity \"cmpr_olg\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2\|cmpr_olg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare\"" {  } { { "Float2Int.v" "max_shift_compare" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 820 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794714 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 820 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_plg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_plg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_plg " "Found entity 1: cmpr_plg" {  } { { "db/cmpr_plg.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_plg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_plg Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare\|cmpr_plg:auto_generated " "Elaborating entity \"cmpr_plg\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare\|cmpr_plg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod " "Elaborating entity \"lpm_divide\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\"" {  } { { "CalcPhase.sv" "mod" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 227 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 10 " "Parameter \"lpm_widthd\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063794783 ""}  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 227 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063794783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_suq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_suq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_suq " "Found entity 1: lpm_divide_suq" {  } { { "db/lpm_divide_suq.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/lpm_divide_suq.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_suq Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated " "Elaborating entity \"lpm_divide_suq\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_g5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_g5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_g5h " "Found entity 1: abs_divider_g5h" {  } { { "db/abs_divider_g5h.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/abs_divider_g5h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_g5h Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider " "Elaborating entity \"abs_divider_g5h\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\"" {  } { { "db/lpm_divide_suq.tdf" "divider" { Text "D:/projects/holo/FPGA/Holo5/db/lpm_divide_suq.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4rf " "Found entity 1: alt_u_div_4rf" {  } { { "db/alt_u_div_4rf.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/alt_u_div_4rf.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_4rf Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|alt_u_div_4rf:divider " "Elaborating entity \"alt_u_div_4rf\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|alt_u_div_4rf:divider\"" {  } { { "db/abs_divider_g5h.tdf" "divider" { Text "D:/projects/holo/FPGA/Holo5/db/abs_divider_g5h.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0pc " "Found entity 1: add_sub_0pc" {  } { { "db/add_sub_0pc.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_0pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0pc Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|alt_u_div_4rf:divider\|add_sub_0pc:add_sub_0 " "Elaborating entity \"add_sub_0pc\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|alt_u_div_4rf:divider\|add_sub_0pc:add_sub_0\"" {  } { { "db/alt_u_div_4rf.tdf" "add_sub_0" { Text "D:/projects/holo/FPGA/Holo5/db/alt_u_div_4rf.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1pc " "Found entity 1: add_sub_1pc" {  } { { "db/add_sub_1pc.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_1pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063794990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063794990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1pc Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|alt_u_div_4rf:divider\|add_sub_1pc:add_sub_1 " "Elaborating entity \"add_sub_1pc\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|alt_u_div_4rf:divider\|add_sub_1pc:add_sub_1\"" {  } { { "db/alt_u_div_4rf.tdf" "add_sub_1" { Text "D:/projects/holo/FPGA/Holo5/db/alt_u_div_4rf.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063794991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_b0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_b0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_b0a " "Found entity 1: lpm_abs_b0a" {  } { { "db/lpm_abs_b0a.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/lpm_abs_b0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063795008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063795008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_b0a Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|lpm_abs_b0a:my_abs_num " "Elaborating entity \"lpm_abs_b0a\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|lpm_abs_b0a:my_abs_num\"" {  } { { "db/abs_divider_g5h.tdf" "my_abs_num" { Text "D:/projects/holo/FPGA/Holo5/db/abs_divider_g5h.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize\"" {  } { { "CalcPhase.sv" "normalize" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795013 ""}  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063795013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c8e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_c8e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c8e " "Found entity 1: add_sub_c8e" {  } { { "db/add_sub_c8e.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_c8e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063795058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063795058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_c8e Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize\|add_sub_c8e:auto_generated " "Elaborating entity \"add_sub_c8e\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize\|add_sub_c8e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PwmCtrl Holo:holo\|PwmCtrl:pwmCtrl " "Elaborating entity \"PwmCtrl\" for hierarchy \"Holo:holo\|PwmCtrl:pwmCtrl\"" {  } { { "Holo.sv" "pwmCtrl" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PwmCtrl.sv(52) " "Verilog HDL assignment warning at PwmCtrl.sv(52): truncated value with size 32 to match size of target (9)" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo5/PwmCtrl.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063795062 "|HoloTop|Holo:holo|PwmCtrl:pwmCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\] " "Elaborating entity \"PWM\" for hierarchy \"Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\]\"" {  } { { "PwmCtrl.sv" "pwm\[0\]" { Text "D:/projects/holo/FPGA/Holo5/PwmCtrl.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pwm.sv(15) " "Verilog HDL assignment warning at pwm.sv(15): truncated value with size 32 to match size of target (9)" {  } { { "pwm.sv" "" { Text "D:/projects/holo/FPGA/Holo5/pwm.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063795064 "|HoloTop|Holo:holo|PwmCtrl:pwmCtrl|PWM:pwm[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED Holo:holo\|LED:led\[0\] " "Elaborating entity \"LED\" for hierarchy \"Holo:holo\|LED:led\[0\]\"" {  } { { "Holo.sv" "led\[0\]" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 led.sv(17) " "Verilog HDL assignment warning at led.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "led.sv" "" { Text "D:/projects/holo/FPGA/Holo5/led.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063795077 "|HoloTop|Holo:holo|LED:led[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PosColRam Holo:holo\|PosColRam:posColRam " "Elaborating entity \"PosColRam\" for hierarchy \"Holo:holo\|PosColRam:posColRam\"" {  } { { "Holo.sv" "posColRam" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component\"" {  } { { "PosColRam.v" "altsyncram_component" { Text "D:/projects/holo/FPGA/Holo5/PosColRam.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component\"" {  } { { "PosColRam.v" "" { Text "D:/projects/holo/FPGA/Holo5/PosColRam.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 46 " "Parameter \"width_a\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 46 " "Parameter \"width_b\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795154 ""}  } { { "PosColRam.v" "" { Text "D:/projects/holo/FPGA/Holo5/PosColRam.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063795154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ton1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ton1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ton1 " "Found entity 1: altsyncram_ton1" {  } { { "db/altsyncram_ton1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_ton1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063795206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063795206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ton1 Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component\|altsyncram_ton1:auto_generated " "Elaborating entity \"altsyncram_ton1\" for hierarchy \"Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component\|altsyncram_ton1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QPIFlash Holo:holo\|QPIFlash:qpiFlash " "Elaborating entity \"QPIFlash\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\"" {  } { { "Holo.sv" "qpiFlash" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 QPIFlash.sv(80) " "Verilog HDL assignment warning at QPIFlash.sv(80): truncated value with size 32 to match size of target (4)" {  } { { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063795246 "|HoloTop|Holo:holo|QPIFlash:qpiFlash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 QPIFlash.sv(81) " "Verilog HDL assignment warning at QPIFlash.sv(81): truncated value with size 32 to match size of target (1)" {  } { { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063795246 "|HoloTop|Holo:holo|QPIFlash:qpiFlash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 QPIFlash.sv(339) " "Verilog HDL assignment warning at QPIFlash.sv(339): truncated value with size 32 to match size of target (4)" {  } { { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615063795246 "|HoloTop|Holo:holo|QPIFlash:qpiFlash"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlashFifo Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo " "Elaborating entity \"FlashFifo\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\"" {  } { { "QPIFlash.sv" "flashFifo" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\"" {  } { { "FlashFifo.v" "scfifo_component" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\"" {  } { { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component " "Instantiated megafunction \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795419 ""}  } { { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063795419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_nk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_nk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_nk31 " "Found entity 1: scfifo_nk31" {  } { { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063795463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063795463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_nk31 Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated " "Elaborating entity \"scfifo_nk31\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_uq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_uq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_uq31 " "Found entity 1: a_dpfifo_uq31" {  } { { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063795479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063795479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_uq31 Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo " "Elaborating entity \"a_dpfifo_uq31\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\"" {  } { { "db/scfifo_nk31.tdf" "dpfifo" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cqb1 " "Found entity 1: altsyncram_cqb1" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063795529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063795529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cqb1 Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram " "Elaborating entity \"altsyncram_cqb1\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\"" {  } { { "db/a_dpfifo_uq31.tdf" "FIFOram" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_es8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_es8 " "Found entity 1: cmpr_es8" {  } { { "db/cmpr_es8.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_es8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063795574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063795574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cmpr_es8:almost_full_comparer " "Elaborating entity \"cmpr_es8\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cmpr_es8:almost_full_comparer\"" {  } { { "db/a_dpfifo_uq31.tdf" "almost_full_comparer" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cmpr_es8:three_comparison " "Elaborating entity \"cmpr_es8\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cmpr_es8:three_comparison\"" {  } { { "db/a_dpfifo_uq31.tdf" "three_comparison" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rnb " "Found entity 1: cntr_rnb" {  } { { "db/cntr_rnb.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cntr_rnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063795619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063795619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rnb Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_rnb:rd_ptr_msb " "Elaborating entity \"cntr_rnb\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_rnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_uq31.tdf" "rd_ptr_msb" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8o7 " "Found entity 1: cntr_8o7" {  } { { "db/cntr_8o7.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cntr_8o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063795666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063795666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8o7 Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_8o7:usedw_counter " "Elaborating entity \"cntr_8o7\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_8o7:usedw_counter\"" {  } { { "db/a_dpfifo_uq31.tdf" "usedw_counter" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_snb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_snb " "Found entity 1: cntr_snb" {  } { { "db/cntr_snb.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cntr_snb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063795709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063795709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_snb Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_snb:wr_ptr " "Elaborating entity \"cntr_snb\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_snb:wr_ptr\"" {  } { { "db/a_dpfifo_uq31.tdf" "wr_ptr" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rotate1D Holo:holo\|Rotate1D:transformX " "Elaborating entity \"Rotate1D\" for hierarchy \"Holo:holo\|Rotate1D:transformX\"" {  } { { "Holo.sv" "transformX" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoeffMult Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult " "Elaborating entity \"CoeffMult\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\"" {  } { { "Rotate1D.sv" "coeff1Mult" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component\"" {  } { { "CoeffMult.v" "lpm_mult_component" { Text "D:/projects/holo/FPGA/Holo5/CoeffMult.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component\"" {  } { { "CoeffMult.v" "" { Text "D:/projects/holo/FPGA/Holo5/CoeffMult.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 13 " "Parameter \"lpm_widtha\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 21 " "Parameter \"lpm_widthp\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795724 ""}  } { { "CoeffMult.v" "" { Text "D:/projects/holo/FPGA/Holo5/CoeffMult.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063795724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i4p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i4p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i4p " "Found entity 1: mult_i4p" {  } { { "db/mult_i4p.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/mult_i4p.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063795767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063795767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_i4p Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component\|mult_i4p:auto_generated " "Elaborating entity \"mult_i4p\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component\|mult_i4p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoeffAdd Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1 " "Elaborating entity \"CoeffAdd\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\"" {  } { { "Rotate1D.sv" "coeffAdd1" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "CoeffAdd.v" "LPM_ADD_SUB_component" { Text "D:/projects/holo/FPGA/Holo5/CoeffAdd.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "CoeffAdd.v" "" { Text "D:/projects/holo/FPGA/Holo5/CoeffAdd.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795798 ""}  } { { "CoeffAdd.v" "" { Text "D:/projects/holo/FPGA/Holo5/CoeffAdd.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063795798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cak.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cak.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cak " "Found entity 1: add_sub_cak" {  } { { "db/add_sub_cak.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_cak.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063795841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063795841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cak Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_cak:auto_generated " "Elaborating entity \"add_sub_cak\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_cak:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp\"" {  } { { "Rotate1D.sv" "resultOp" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp " "Elaborated megafunction instantiation \"Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp\"" {  } { { "Rotate1D.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp " "Instantiated megafunction \"Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063795856 ""}  } { { "Rotate1D.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063795856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f8e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f8e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f8e " "Found entity 1: add_sub_f8e" {  } { { "db/add_sub_f8e.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_f8e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063795903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063795903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f8e Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp\|add_sub_f8e:auto_generated " "Elaborating entity \"add_sub_f8e\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp\|add_sub_f8e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063795903 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dataa resultOp 21 13 " "Port \"dataa\" on the entity instantiation of \"resultOp\" is connected to a signal of width 21. The formal width of the signal in the module is 13.  The extra bits will be ignored." {  } { { "Rotate1D.sv" "resultOp" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615063796349 "|HoloTop|Holo:holo|Rotate1D:transformX|lpm_add_sub:resultOp"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dataa resultOp 21 13 " "Port \"dataa\" on the entity instantiation of \"resultOp\" is connected to a signal of width 21. The formal width of the signal in the module is 13.  The extra bits will be ignored." {  } { { "Rotate1D.sv" "resultOp" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615063796352 "|HoloTop|Holo:holo|Rotate1D:transformX|lpm_add_sub:resultOp"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dataa resultOp 21 13 " "Port \"dataa\" on the entity instantiation of \"resultOp\" is connected to a signal of width 21. The formal width of the signal in the module is 13.  The extra bits will be ignored." {  } { { "Rotate1D.sv" "resultOp" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615063796354 "|HoloTop|Holo:holo|Rotate1D:transformX|lpm_add_sub:resultOp"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datab normalize 32 10 " "Port \"datab\" on the entity instantiation of \"normalize\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CalcPhase.sv" "normalize" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 239 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615063796369 "|HoloTop|Holo:holo|CalcPhase:calcPhase|lpm_add_sub:normalize"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "denom mod 32 10 " "Port \"denom\" on the entity instantiation of \"mod\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CalcPhase.sv" "mod" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 227 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615063796370 "|HoloTop|Holo:holo|CalcPhase:calcPhase|lpm_divide:mod"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i824 " "Found entity 1: altsyncram_i824" {  } { { "db/altsyncram_i824.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_i824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063798749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063798749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lsc " "Found entity 1: mux_lsc" {  } { { "db/mux_lsc.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/mux_lsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063798981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063798981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063799077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063799077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dii " "Found entity 1: cntr_dii" {  } { { "db/cntr_dii.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cntr_dii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063799201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063799201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063799257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063799257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6j " "Found entity 1: cntr_b6j" {  } { { "db/cntr_b6j.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cntr_b6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063799337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063799337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cntr_fgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063799456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063799456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jgc " "Found entity 1: cmpr_jgc" {  } { { "db/cmpr_jgc.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_jgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063799512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063799512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063799590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063799590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063799648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063799648 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063800251 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1615063800404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.06.15:50:04 Progress: Loading sld3bffbb64/alt_sld_fab_wrapper_hw.tcl " "2021.03.06.15:50:04 Progress: Loading sld3bffbb64/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063804155 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063806417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063806557 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063808409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063808520 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063808626 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063808759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063808765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063808766 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1615063809458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3bffbb64/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3bffbb64/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3bffbb64/alt_sld_fab.v" "" { Text "D:/projects/holo/FPGA/Holo5/db/ip/sld3bffbb64/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063809683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063809683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/projects/holo/FPGA/Holo5/db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063809771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063809771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/projects/holo/FPGA/Holo5/db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063809773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063809773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/projects/holo/FPGA/Holo5/db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063809851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063809851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/projects/holo/FPGA/Holo5/db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063809936 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/projects/holo/FPGA/Holo5/db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063809936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063809936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/projects/holo/FPGA/Holo5/db/ip/sld3bffbb64/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063809999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063809999 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 68 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063811166 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[2\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 98 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063811166 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[3\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 128 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063811166 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[5\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 188 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063811166 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[6\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 218 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063811166 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[7\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 248 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063811166 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1615063811166 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1615063811166 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 38 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063811170 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[4\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 158 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063811170 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1615063811170 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1615063811170 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1062 " "Ignored 1062 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "32 " "Ignored 32 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1615063811678 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "1030 " "Ignored 1030 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1615063811678 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1615063811678 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|exp_ff20c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|exp_ff20c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615063813809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615063813809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615063813809 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063813809 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|rad_ff1c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|rad_ff1c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615063813809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615063813809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615063813809 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063813809 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|exp_or_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|exp_or_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615063813809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615063813809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 28 " "Parameter WIDTH set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615063813809 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063813809 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|below_lower_limit2_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|below_lower_limit2_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615063813809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615063813809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615063813809 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063813809 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615063813809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|altshift_taps:exp_ff20c_rtl_0 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|altshift_taps:exp_ff20c_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063813922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|altshift_taps:exp_ff20c_rtl_0 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|altshift_taps:exp_ff20c_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063813923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063813923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063813923 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063813923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_i7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_i7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_i7m " "Found entity 1: shift_taps_i7m" {  } { { "db/shift_taps_i7m.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/shift_taps_i7m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063813967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063813967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lg81 " "Found entity 1: altsyncram_lg81" {  } { { "db/altsyncram_lg81.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_lg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063814025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063814025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gqf " "Found entity 1: cntr_gqf" {  } { { "db/cntr_gqf.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cntr_gqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063814085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063814085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|altshift_taps:rad_ff1c_rtl_0 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|altshift_taps:rad_ff1c_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063814190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|altshift_taps:rad_ff1c_rtl_0 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|altshift_taps:rad_ff1c_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063814190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063814190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063814190 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063814190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_26m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_26m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_26m " "Found entity 1: shift_taps_26m" {  } { { "db/shift_taps_26m.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/shift_taps_26m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063814233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063814233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hd81 " "Found entity 1: altsyncram_hd81" {  } { { "db/altsyncram_hd81.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_hd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063814303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063814303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vof " "Found entity 1: cntr_vof" {  } { { "db/cntr_vof.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cntr_vof.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063814362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063814362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hgc " "Found entity 1: cmpr_hgc" {  } { { "db/cmpr_hgc.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_hgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063814424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063814424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|altshift_taps:exp_or_reg1_rtl_0 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|altshift_taps:exp_or_reg1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063814532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|altshift_taps:exp_or_reg1_rtl_0 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|altshift_taps:exp_or_reg1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063814532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063814532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 28 " "Parameter \"WIDTH\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063814532 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063814532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/shift_taps_96m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063814574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063814574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_td81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_td81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_td81 " "Found entity 1: altsyncram_td81" {  } { { "db/altsyncram_td81.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_td81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063814633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063814633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tof " "Found entity 1: cntr_tof" {  } { { "db/cntr_tof.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cntr_tof.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063814697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063814697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|altshift_taps:below_lower_limit2_reg1_rtl_0 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063814790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|altshift_taps:below_lower_limit2_reg1_rtl_0 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063814790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063814790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615063814790 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615063814790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_16m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_16m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_16m " "Found entity 1: shift_taps_16m" {  } { { "db/shift_taps_16m.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/shift_taps_16m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063814833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063814833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kk31 " "Found entity 1: altsyncram_kk31" {  } { { "db/altsyncram_kk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_kk31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063814895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063814895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3e " "Found entity 1: add_sub_r3e" {  } { { "db/add_sub_r3e.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_r3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615063814952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063814952 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615063815417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063817223 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "118 " "118 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1615063819275 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\|add_sub_g9e:auto_generated\|pipeline_dffe\[0\]~37 " "Logic cell \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\|add_sub_g9e:auto_generated\|pipeline_dffe\[0\]~37\"" {  } { { "db/add_sub_g9e.tdf" "pipeline_dffe\[0\]~37" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_g9e.tdf" 31 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063819309 ""} { "Info" "ISCL_SCL_CELL_NAME" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:zSubOp\|add_sub_g9e:auto_generated\|pipeline_dffe\[0\]~37 " "Logic cell \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:zSubOp\|add_sub_g9e:auto_generated\|pipeline_dffe\[0\]~37\"" {  } { { "db/add_sub_g9e.tdf" "pipeline_dffe\[0\]~37" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_g9e.tdf" 31 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1615063819309 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1615063819309 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/projects/holo/FPGA/Holo5/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "Pll.v" "" { Text "D:/projects/holo/FPGA/Holo5/Pll.v" 95 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 33 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1615063819471 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063819490 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1615063820003 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1615063820003 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615063820003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615063820003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.690   CLK_24M576 " "  40.690   CLK_24M576" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615063820003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  48.828 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  48.828 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615063820003 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          sck " "   1.000          sck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615063820003 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063820003 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063820194 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 64 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 64 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1615063822556 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063822562 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1615063822654 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063822661 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/projects/holo/FPGA/Holo5/output_files/holo1.map.smsg " "Generated suppressed messages file D:/projects/holo/FPGA/Holo5/output_files/holo1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063823394 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 387 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 387 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1615063824700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615063824832 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615063824832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9059 " "Implemented 9059 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615063825537 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615063825537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8674 " "Implemented 8674 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615063825537 ""} { "Info" "ICUT_CUT_TM_RAMS" "286 " "Implemented 286 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1615063825537 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1615063825537 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Implemented 32 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1615063825537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615063825537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615063825630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 15:50:25 2021 " "Processing ended: Sat Mar 06 15:50:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615063825630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615063825630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615063825630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615063825630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1615063827117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615063827124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 15:50:26 2021 " "Processing started: Sat Mar 06 15:50:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615063827124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615063827124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off holo1 -c holo1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off holo1 -c holo1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615063827125 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1615063827237 ""}
{ "Info" "0" "" "Project  = holo1" {  } {  } 0 0 "Project  = holo1" 0 0 "Fitter" 0 0 1615063827238 ""}
{ "Info" "0" "" "Revision = holo1" {  } {  } 0 0 "Revision = holo1" 0 0 "Fitter" 0 0 1615063827238 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1615063827449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615063827457 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1615063827457 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "holo1 10CL010YE144C8G " "Selected device 10CL010YE144C8G for design \"holo1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615063827521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615063827564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615063827564 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 6 0 0 " "Implementing clock multiplication of 5, clock division of 6, and phase shift of 0 degrees (0 ps) for Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/projects/holo/FPGA/Holo5/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 5077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1615063827608 ""}  } { { "db/pll_altpll.v" "" { Text "D:/projects/holo/FPGA/Holo5/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 5077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1615063827608 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1615063827753 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615063827757 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YE144C8G " "Device 10CL006YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615063827929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615063827929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YE144C8G " "Device 10CL025YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615063827929 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1615063827929 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "CLK_24M576 " "Can't reserve pin CLK_24M576 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827985 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "CLK_24M576 " "Reserve pin assignment ignored because of existing pin with name \"CLK_24M576\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK_24M576 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_24M576" } } } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1615063827985 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "blue " "Can't reserve pin blue -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827985 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "blue " "Reserve pin assignment ignored because of existing pin with name \"blue\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { blue } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blue" } } } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1615063827985 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "f_ncs " "Can't reserve pin f_ncs -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827985 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "green " "Can't reserve pin green -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827985 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "green " "Reserve pin assignment ignored because of existing pin with name \"green\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { green } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "green" } } } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1615063827985 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "left " "Can't reserve pin left -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827985 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "left " "Reserve pin assignment ignored because of existing pin with name \"left\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { left } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "left" } } } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1615063827985 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "misc0 " "Can't reserve pin misc0 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827985 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "misc1 " "Can't reserve pin misc1 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "miso " "Can't reserve pin miso -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "mosi " "Can't reserve pin mosi -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "mosi " "Reserve pin assignment ignored because of existing pin with name \"mosi\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { mosi } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mosi" } } } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "ncs " "Can't reserve pin ncs -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "ncs " "Reserve pin assignment ignored because of existing pin with name \"ncs\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ncs } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ncs" } } } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "red " "Can't reserve pin red -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "red " "Reserve pin assignment ignored because of existing pin with name \"red\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { red } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "red" } } } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "sck " "Can't reserve pin sck -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "sck " "Reserve pin assignment ignored because of existing pin with name \"sck\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sck } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sck" } } } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "syncin " "Can't reserve pin syncin -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "syncin " "Reserve pin assignment ignored because of existing pin with name \"syncin\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { syncin } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "syncin" } } } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "syncout " "Can't reserve pin syncout -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "syncout " "Reserve pin assignment ignored because of existing pin with name \"syncout\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { syncout } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "syncout" } } } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "top " "Can't reserve pin top -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "top " "Reserve pin assignment ignored because of existing pin with name \"top\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { top } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top" } } } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1615063827986 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 22783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615063827994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 22785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615063827994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 22787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615063827994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 22789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615063827994 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1615063827994 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615063828002 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1615063828140 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone 10 LP Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone 10 LP' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1615063828361 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.0V 1 " "Configuration voltage level of 3.0V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.0V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1615063828361 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.0V 1 " "Configuration voltage level of 3.0V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.0V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1615063828361 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615063829263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615063829263 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615063829263 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1615063829263 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "holo1.sdc " "Synopsys Design Constraints File file not found: 'holo1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1615063829309 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_24M576 " "Node: CLK_24M576 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\]\|outRaw CLK_24M576 " "Register Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\]\|outRaw is being clocked by CLK_24M576" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615063829331 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1615063829331 "|HoloTop|CLK_24M576"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sck " "Node: sck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Holo:holo\|spiByteAvailable sck " "Register Holo:holo\|spiByteAvailable is being clocked by sck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615063829331 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1615063829331 "|HoloTop|sck"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.690 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.690" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1615063829400 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1615063829400 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1615063829400 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1615063829400 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1615063829400 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1615063829426 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615063829426 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615063829426 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615063829426 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1615063829426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615063829989 ""}  } { { "db/pll_altpll.v" "" { Text "D:/projects/holo/FPGA/Holo5/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 5077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615063829989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sck~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sck~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615063829989 ""}  } { { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 22761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615063829989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615063829989 ""}  } { { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 14152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615063829989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ncs~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node ncs~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615063829989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Holo:holo\|spiByte\[6\] " "Destination node Holo:holo\|spiByte\[6\]" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 483 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 4876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615063829989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Holo:holo\|spiByteBuffer\[7\]~0 " "Destination node Holo:holo\|spiByteBuffer\[7\]~0" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 483 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 8599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615063829989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Holo:holo\|spiByte\[5\] " "Destination node Holo:holo\|spiByte\[5\]" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 483 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 4877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615063829989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Holo:holo\|spiByte\[4\] " "Destination node Holo:holo\|spiByte\[4\]" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 483 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 4878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615063829989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Holo:holo\|spiByte\[3\] " "Destination node Holo:holo\|spiByte\[3\]" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 483 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 4879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615063829989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Holo:holo\|spiByte\[2\] " "Destination node Holo:holo\|spiByte\[2\]" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 483 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 4880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615063829989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Holo:holo\|spiByte\[1\] " "Destination node Holo:holo\|spiByte\[1\]" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 483 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 4881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615063829989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Holo:holo\|spiByte\[0\] " "Destination node Holo:holo\|spiByte\[0\]" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 483 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 4882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615063829989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Holo:holo\|ncsSync_pipe " "Destination node Holo:holo\|ncsSync_pipe" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 381 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 5051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615063829989 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615063829989 ""}  } { { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 22762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615063829989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615063829990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 18826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615063829990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 18899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615063829990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 14880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615063829990 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615063829990 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 0 { 0 ""} 0 16722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615063829990 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615063830890 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615063830904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615063830905 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615063830923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615063830953 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615063830980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615063831212 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "72 Embedded multiplier block " "Packed 72 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1615063831227 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "72 " "Created 72 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1615063831227 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615063831227 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1615063831495 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1615063832948 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "as_data0 " "Node \"as_data0\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "as_data0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615063833056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "as_dclk " "Node \"as_dclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "as_dclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615063833056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "as_ncs " "Node \"as_ncs\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "as_ncs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615063833056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "asdo " "Node \"asdo\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "asdo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615063833056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f_io0 " "Node \"f_io0\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "f_io0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615063833056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f_io1 " "Node \"f_io1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "f_io1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615063833056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f_io3 " "Node \"f_io3\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "f_io3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615063833056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f_sck " "Node \"f_sck\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "f_sck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615063833056 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1615063833056 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615063833056 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1615063833074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615063833997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615063835483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615063835552 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615063853329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615063853329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615063854448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/projects/holo/FPGA/Holo5/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615063858206 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615063858206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615063862724 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.36 " "Total time spent on timing analysis during the Fitter is 3.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615063863020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615063863082 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615063863763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615063863766 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615063864693 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615063866236 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone 10 LP Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone 10 LP' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1615063866669 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.0V 1 " "Configuration voltage level of 3.0V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.0V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1615063866669 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.0V 1 " "Configuration voltage level of 3.0V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.0V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1615063866669 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1615063866736 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/projects/holo/FPGA/Holo5/output_files/holo1.fit.smsg " "Generated suppressed messages file D:/projects/holo/FPGA/Holo5/output_files/holo1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615063867300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5608 " "Peak virtual memory: 5608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615063869145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 15:51:09 2021 " "Processing ended: Sat Mar 06 15:51:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615063869145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615063869145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615063869145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615063869145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615063870288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615063870295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 15:51:10 2021 " "Processing started: Sat Mar 06 15:51:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615063870295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1615063870295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off holo1 -c holo1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off holo1 -c holo1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1615063870295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1615063870807 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1615063871757 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1615063871782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615063872464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 15:51:12 2021 " "Processing ended: Sat Mar 06 15:51:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615063872464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615063872464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615063872464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1615063872464 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1615063873163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1615063873883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615063873890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 15:51:13 2021 " "Processing started: Sat Mar 06 15:51:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615063873890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1615063873890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta holo1 -c holo1 " "Command: quartus_sta holo1 -c holo1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1615063873890 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1615063874011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1615063874348 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1615063874348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063874389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063874390 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615063874878 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615063874878 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615063874878 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1615063874878 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "holo1.sdc " "Synopsys Design Constraints File file not found: 'holo1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1615063874919 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_24M576 " "Node: CLK_24M576 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\]\|outRaw CLK_24M576 " "Register Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\]\|outRaw is being clocked by CLK_24M576" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615063874939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615063874939 "|HoloTop|CLK_24M576"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sck " "Node: sck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Holo:holo\|spiByteAvailable sck " "Register Holo:holo\|spiByteAvailable is being clocked by sck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615063874939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615063874939 "|HoloTop|sck"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.690 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.690" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1615063875004 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615063875004 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1615063875005 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1615063875005 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1615063875005 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1615063875024 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615063875038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.326 " "Worst-case setup slack is 46.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.326               0.000 altera_reserved_tck  " "   46.326               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063875075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063875090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.474 " "Worst-case recovery slack is 96.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.474               0.000 altera_reserved_tck  " "   96.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063875102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.127 " "Worst-case removal slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 altera_reserved_tck  " "    1.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063875114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.355 " "Worst-case minimum pulse width slack is 49.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.355               0.000 altera_reserved_tck  " "   49.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063875126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063875126 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615063875211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615063875242 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615063876212 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_24M576 " "Node: CLK_24M576 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\]\|outRaw CLK_24M576 " "Register Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\]\|outRaw is being clocked by CLK_24M576" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615063876539 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615063876539 "|HoloTop|CLK_24M576"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sck " "Node: sck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Holo:holo\|spiByteAvailable sck " "Register Holo:holo\|spiByteAvailable is being clocked by sck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615063876540 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615063876540 "|HoloTop|sck"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.690 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.690" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1615063876583 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615063876583 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1615063876583 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1615063876583 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1615063876583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.630 " "Worst-case setup slack is 46.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.630               0.000 altera_reserved_tck  " "   46.630               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063876638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063876654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.761 " "Worst-case recovery slack is 96.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.761               0.000 altera_reserved_tck  " "   96.761               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063876667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.028 " "Worst-case removal slack is 1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028               0.000 altera_reserved_tck  " "    1.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063876681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.212 " "Worst-case minimum pulse width slack is 49.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.212               0.000 altera_reserved_tck  " "   49.212               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063876694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063876694 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615063876784 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_24M576 " "Node: CLK_24M576 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\]\|outRaw CLK_24M576 " "Register Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\]\|outRaw is being clocked by CLK_24M576" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615063877027 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615063877027 "|HoloTop|CLK_24M576"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sck " "Node: sck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Holo:holo\|spiByteAvailable sck " "Register Holo:holo\|spiByteAvailable is being clocked by sck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615063877027 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615063877027 "|HoloTop|sck"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.690 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.690" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1615063877068 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615063877068 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1615063877068 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1615063877068 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1615063877068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.769 " "Worst-case setup slack is 48.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.769               0.000 altera_reserved_tck  " "   48.769               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063877102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063877116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.369 " "Worst-case recovery slack is 98.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.369               0.000 altera_reserved_tck  " "   98.369               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063877130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.492 " "Worst-case removal slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 altera_reserved_tck  " "    0.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063877145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.310 " "Worst-case minimum pulse width slack is 49.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.310               0.000 altera_reserved_tck  " "   49.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615063877159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615063877159 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615063877619 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615063877621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615063877777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 15:51:17 2021 " "Processing ended: Sat Mar 06 15:51:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615063877777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615063877777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615063877777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615063877777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1615063878901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615063878907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 15:51:18 2021 " "Processing started: Sat Mar 06 15:51:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615063878907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1615063878907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off holo1 -c holo1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off holo1 -c holo1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1615063878907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1615063879590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "holo1.svo D:/projects/holo/FPGA/Holo5/simulation/modelsim/ simulation " "Generated file holo1.svo in folder \"D:/projects/holo/FPGA/Holo5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1615063881048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615063882186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 15:51:22 2021 " "Processing ended: Sat Mar 06 15:51:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615063882186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615063882186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615063882186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1615063882186 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "EDA Netlist Writer" 0 -1 1615063882879 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 114 s " "Quartus Prime Full Compilation was successful. 0 errors, 114 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1615063882883 ""}
