// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module memcachedPipeline_flashSetPathNoFilter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        flashDemux2setPathMetadata_V_dout,
        flashDemux2setPathMetadata_V_empty_n,
        flashDemux2setPathMetadata_V_read,
        flashDemux2setPathValue_V_dout,
        flashDemux2setPathValue_V_empty_n,
        flashDemux2setPathValue_V_read,
        memWrCmd_V_TREADY,
        memWrData_V_V_TREADY,
        memWrCmd_V_TDATA,
        memWrCmd_V_TVALID,
        memWrData_V_V_TDATA,
        memWrData_V_V_TVALID
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [47:0] flashDemux2setPathMetadata_V_dout;
input   flashDemux2setPathMetadata_V_empty_n;
output   flashDemux2setPathMetadata_V_read;
input  [65:0] flashDemux2setPathValue_V_dout;
input   flashDemux2setPathValue_V_empty_n;
output   flashDemux2setPathValue_V_read;
input   memWrCmd_V_TREADY;
input   memWrData_V_V_TREADY;
output  [47:0] memWrCmd_V_TDATA;
output   memWrCmd_V_TVALID;
output  [63:0] memWrData_V_V_TDATA;
output   memWrData_V_V_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg flashDemux2setPathMetadata_V_read;
reg flashDemux2setPathValue_V_read;
reg memWrCmd_V_TVALID;
reg[63:0] memWrData_V_V_TDATA;
reg memWrData_V_V_TVALID;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_23;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_34;
wire   [0:0] tmp_nbreadreq_fu_88_p3;
wire   [0:0] grp_nbreadreq_fu_96_p3;
reg    ap_sig_bdd_70;
reg   [0:0] flashSetState_load_reg_234 = 1'b0;
wire   [0:0] ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0;
reg   [0:0] tmp_reg_238 = 1'b0;
wire   [0:0] ap_reg_ppstg_tmp_reg_238_pp0_it0;
reg   [0:0] tmp_82_reg_242 = 1'b0;
wire   [0:0] ap_reg_ppstg_tmp_82_reg_242_pp0_it0;
reg   [0:0] tmp_702_reg_261 = 1'b0;
wire   [0:0] ap_reg_ppstg_tmp_702_reg_261_pp0_it0;
reg    ap_sig_ioackin_memWrCmd_V_TREADY;
reg    ap_sig_ioackin_memWrData_V_V_TREADY;
reg   [0:0] tmp_81_reg_265 = 1'b0;
wire   [0:0] ap_reg_ppstg_tmp_81_reg_265_pp0_it0;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_111;
reg   [0:0] flashSetState = 1'b0;
wire   [31:0] setCtrlWord_address_V_fu_135_p1;
reg   [31:0] setCtrlWord_address_V_reg_246 = 32'b00000000000000000000000000000000;
wire   [12:0] setCtrlWord_count_V_fu_179_p3;
reg   [12:0] setCtrlWord_count_V_reg_251 = 13'b0000000000000;
wire   [63:0] tmp_V_111_fu_187_p1;
reg   [63:0] tmp_V_111_reg_256 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_702_fu_191_p3;
wire   [63:0] tmp_V_fu_205_p1;
reg   [63:0] tmp_V_reg_269 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_699_fu_209_p3;
reg    ap_reg_ioackin_memWrCmd_V_TREADY = 1'b0;
reg    ap_reg_ioackin_memWrData_V_V_TREADY = 1'b0;
wire   [12:0] tmp_101_fu_149_p4;
wire   [15:0] tmp_length_V_load_new6_fu_139_p4;
wire   [15:0] op2_assign_fu_159_p3;
wire   [0:0] tmp_73_fu_167_p2;
wire   [12:0] tmp_104_fu_173_p2;
wire   [44:0] tmp_2_fu_223_p3;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg    ap_sig_bdd_272;
reg    ap_sig_bdd_271;
reg    ap_sig_bdd_277;
reg    ap_sig_bdd_279;
reg    ap_sig_bdd_276;
reg    ap_sig_bdd_89;
reg    ap_sig_bdd_104;
reg    ap_sig_bdd_172;




/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ioackin_memWrCmd_V_TREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_memWrCmd_V_TREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_memWrCmd_V_TREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_271) begin
            if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) begin
                ap_reg_ioackin_memWrCmd_V_TREADY <= ap_const_logic_0;
            end else if (ap_sig_bdd_272) begin
                ap_reg_ioackin_memWrCmd_V_TREADY <= ap_const_logic_1;
            end
        end
    end
end

/// ap_reg_ioackin_memWrData_V_V_TREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_memWrData_V_V_TREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_memWrData_V_V_TREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))))) begin
            ap_reg_ioackin_memWrData_V_V_TREADY <= ap_const_logic_0;
        end else if ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_1 == memWrData_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_1 == memWrData_V_V_TREADY)))) begin
            ap_reg_ioackin_memWrData_V_V_TREADY <= ap_const_logic_1;
        end
    end
end

/// flashSetState assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_flashSetState
    if (ap_rst == 1'b1) begin
        flashSetState <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_276) begin
            if (ap_sig_bdd_279) begin
                flashSetState <= ap_const_lv1_0;
            end else if (ap_sig_bdd_277) begin
                flashSetState <= ap_const_lv1_1;
            end
        end
    end
end

/// flashSetState_load_reg_234 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_flashSetState_load_reg_234
    if (ap_rst == 1'b1) begin
        flashSetState_load_reg_234 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            flashSetState_load_reg_234 <= flashSetState;
        end
    end
end

/// setCtrlWord_address_V_reg_246 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_setCtrlWord_address_V_reg_246
    if (ap_rst == 1'b1) begin
        setCtrlWord_address_V_reg_246 <= ap_const_lv32_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashSetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_88_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            setCtrlWord_address_V_reg_246 <= setCtrlWord_address_V_fu_135_p1;
        end
    end
end

/// setCtrlWord_count_V_reg_251 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_setCtrlWord_count_V_reg_251
    if (ap_rst == 1'b1) begin
        setCtrlWord_count_V_reg_251 <= ap_const_lv13_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashSetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_88_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            setCtrlWord_count_V_reg_251 <= setCtrlWord_count_V_fu_179_p3;
        end
    end
end

/// tmp_702_reg_261 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_702_reg_261
    if (ap_rst == 1'b1) begin
        tmp_702_reg_261 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashSetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_88_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_702_reg_261 <= flashDemux2setPathValue_V_dout[ap_const_lv32_40];
        end
    end
end

/// tmp_81_reg_265 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_81_reg_265
    if (ap_rst == 1'b1) begin
        tmp_81_reg_265 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(flashSetState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_81_reg_265 <= grp_nbreadreq_fu_96_p3;
        end
    end
end

/// tmp_82_reg_242 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_82_reg_242
    if (ap_rst == 1'b1) begin
        tmp_82_reg_242 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashSetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_88_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_82_reg_242 <= grp_nbreadreq_fu_96_p3;
        end
    end
end

/// tmp_V_111_reg_256 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_V_111_reg_256
    if (ap_rst == 1'b1) begin
        tmp_V_111_reg_256 <= ap_const_lv64_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashSetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_88_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_V_111_reg_256 <= tmp_V_111_fu_187_p1;
        end
    end
end

/// tmp_V_reg_269 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_V_reg_269
    if (ap_rst == 1'b1) begin
        tmp_V_reg_269 <= ap_const_lv64_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~(flashSetState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_V_reg_269 <= tmp_V_fu_205_p1;
        end
    end
end

/// tmp_reg_238 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_reg_238
    if (ap_rst == 1'b1) begin
        tmp_reg_238 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashSetState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_reg_238 <= tmp_nbreadreq_fu_88_p3;
        end
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 or ap_reg_ppstg_tmp_reg_238_pp0_it0 or ap_reg_ppstg_tmp_82_reg_242_pp0_it0 or ap_reg_ppstg_tmp_702_reg_261_pp0_it0 or ap_sig_ioackin_memWrCmd_V_TREADY or ap_sig_ioackin_memWrData_V_V_TREADY or ap_reg_ppstg_tmp_81_reg_265_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_70 or ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 or ap_reg_ppstg_tmp_reg_238_pp0_it0 or ap_reg_ppstg_tmp_82_reg_242_pp0_it0 or ap_reg_ppstg_tmp_702_reg_261_pp0_it0 or ap_sig_ioackin_memWrCmd_V_TREADY or ap_sig_ioackin_memWrData_V_V_TREADY or ap_reg_ppstg_tmp_81_reg_265_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_111)
begin
    if (ap_sig_bdd_111) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_memWrCmd_V_TREADY assign process. ///
always @ (memWrCmd_V_TREADY or ap_reg_ioackin_memWrCmd_V_TREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_memWrCmd_V_TREADY)) begin
        ap_sig_ioackin_memWrCmd_V_TREADY = memWrCmd_V_TREADY;
    end else begin
        ap_sig_ioackin_memWrCmd_V_TREADY = ap_const_logic_1;
    end
end

/// ap_sig_ioackin_memWrData_V_V_TREADY assign process. ///
always @ (memWrData_V_V_TREADY or ap_reg_ioackin_memWrData_V_V_TREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_memWrData_V_V_TREADY)) begin
        ap_sig_ioackin_memWrData_V_V_TREADY = memWrData_V_V_TREADY;
    end else begin
        ap_sig_ioackin_memWrData_V_V_TREADY = ap_const_logic_1;
    end
end

/// flashDemux2setPathMetadata_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_88_p3 or grp_nbreadreq_fu_96_p3 or ap_sig_bdd_70 or ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 or ap_reg_ppstg_tmp_reg_238_pp0_it0 or ap_reg_ppstg_tmp_82_reg_242_pp0_it0 or ap_reg_ppstg_tmp_702_reg_261_pp0_it0 or ap_sig_ioackin_memWrCmd_V_TREADY or ap_sig_ioackin_memWrData_V_V_TREADY or ap_reg_ppstg_tmp_81_reg_265_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1 or flashSetState)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashSetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_88_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        flashDemux2setPathMetadata_V_read = ap_const_logic_1;
    end else begin
        flashDemux2setPathMetadata_V_read = ap_const_logic_0;
    end
end

/// flashDemux2setPathValue_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_88_p3 or grp_nbreadreq_fu_96_p3 or ap_sig_bdd_70 or ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 or ap_reg_ppstg_tmp_reg_238_pp0_it0 or ap_reg_ppstg_tmp_82_reg_242_pp0_it0 or ap_reg_ppstg_tmp_702_reg_261_pp0_it0 or ap_sig_ioackin_memWrCmd_V_TREADY or ap_sig_ioackin_memWrData_V_V_TREADY or ap_reg_ppstg_tmp_81_reg_265_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1 or flashSetState)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashSetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_88_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~(flashSetState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        flashDemux2setPathValue_V_read = ap_const_logic_1;
    end else begin
        flashDemux2setPathValue_V_read = ap_const_logic_0;
    end
end

/// memWrCmd_V_TVALID assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 or ap_reg_ppstg_tmp_reg_238_pp0_it0 or ap_reg_ppstg_tmp_82_reg_242_pp0_it0 or ap_reg_ppstg_tmp_702_reg_261_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_ioackin_memWrCmd_V_TREADY)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_0 == ap_reg_ioackin_memWrCmd_V_TREADY))) begin
        memWrCmd_V_TVALID = ap_const_logic_1;
    end else begin
        memWrCmd_V_TVALID = ap_const_logic_0;
    end
end

/// memWrData_V_V_TDATA assign process. ///
always @ (tmp_V_111_reg_256 or tmp_V_reg_269 or ap_sig_bdd_89 or ap_sig_bdd_104 or ap_sig_bdd_172)
begin
    if (ap_sig_bdd_172) begin
        if (ap_sig_bdd_104) begin
            memWrData_V_V_TDATA = tmp_V_reg_269;
        end else if (ap_sig_bdd_89) begin
            memWrData_V_V_TDATA = tmp_V_111_reg_256;
        end else begin
            memWrData_V_V_TDATA = 'bx;
        end
    end else begin
        memWrData_V_V_TDATA = 'bx;
    end
end

/// memWrData_V_V_TVALID assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 or ap_reg_ppstg_tmp_reg_238_pp0_it0 or ap_reg_ppstg_tmp_82_reg_242_pp0_it0 or ap_reg_ppstg_tmp_702_reg_261_pp0_it0 or ap_reg_ppstg_tmp_81_reg_265_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_ioackin_memWrData_V_V_TREADY)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_0 == ap_reg_ioackin_memWrData_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_0 == ap_reg_ioackin_memWrData_V_V_TREADY)))) begin
        memWrData_V_V_TVALID = ap_const_logic_1;
    end else begin
        memWrData_V_V_TVALID = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_70 or ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 or ap_reg_ppstg_tmp_reg_238_pp0_it0 or ap_reg_ppstg_tmp_82_reg_242_pp0_it0 or ap_reg_ppstg_tmp_702_reg_261_pp0_it0 or ap_sig_ioackin_memWrCmd_V_TREADY or ap_sig_ioackin_memWrData_V_V_TREADY or ap_reg_ppstg_tmp_81_reg_265_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & ~ap_sig_bdd_70)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_70)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_70 or ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 or ap_reg_ppstg_tmp_reg_238_pp0_it0 or ap_reg_ppstg_tmp_82_reg_242_pp0_it0 or ap_reg_ppstg_tmp_702_reg_261_pp0_it0 or ap_sig_ioackin_memWrCmd_V_TREADY or ap_sig_ioackin_memWrData_V_V_TREADY or ap_reg_ppstg_tmp_81_reg_265_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

assign ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 = flashSetState_load_reg_234;
assign ap_reg_ppstg_tmp_702_reg_261_pp0_it0 = tmp_702_reg_261;
assign ap_reg_ppstg_tmp_81_reg_265_pp0_it0 = tmp_81_reg_265;
assign ap_reg_ppstg_tmp_82_reg_242_pp0_it0 = tmp_82_reg_242;
assign ap_reg_ppstg_tmp_reg_238_pp0_it0 = tmp_reg_238;

/// ap_sig_bdd_104 assign process. ///
always @ (ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 or ap_reg_ppstg_tmp_81_reg_265_pp0_it0)
begin
    ap_sig_bdd_104 = (~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0));
end

/// ap_sig_bdd_111 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_111 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end

/// ap_sig_bdd_172 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_172 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~(ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_23 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_271 assign process. ///
always @ (ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 or ap_reg_ppstg_tmp_reg_238_pp0_it0 or ap_reg_ppstg_tmp_82_reg_242_pp0_it0 or ap_reg_ppstg_tmp_702_reg_261_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_271 = ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1));
end

/// ap_sig_bdd_272 assign process. ///
always @ (ap_done_reg or memWrCmd_V_TREADY)
begin
    ap_sig_bdd_272 = (~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_1 == memWrCmd_V_TREADY));
end

/// ap_sig_bdd_276 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_96_p3 or ap_sig_bdd_70 or ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 or ap_reg_ppstg_tmp_reg_238_pp0_it0 or ap_reg_ppstg_tmp_82_reg_242_pp0_it0 or ap_reg_ppstg_tmp_702_reg_261_pp0_it0 or ap_sig_ioackin_memWrCmd_V_TREADY or ap_sig_ioackin_memWrData_V_V_TREADY or ap_reg_ppstg_tmp_81_reg_265_pp0_it0 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_276 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_70 | ((((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrCmd_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0) & (ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY)) | ((ap_const_logic_0 == ap_sig_ioackin_memWrData_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_81_reg_265_pp0_it0))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))));
end

/// ap_sig_bdd_277 assign process. ///
always @ (tmp_nbreadreq_fu_88_p3 or flashSetState or tmp_702_fu_191_p3)
begin
    ap_sig_bdd_277 = ((flashSetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_88_p3) & ~(ap_const_lv1_0 == tmp_702_fu_191_p3));
end

/// ap_sig_bdd_279 assign process. ///
always @ (flashSetState or tmp_699_fu_209_p3)
begin
    ap_sig_bdd_279 = (~(flashSetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_699_fu_209_p3));
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_34 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_70 assign process. ///
always @ (ap_start or ap_done_reg or flashDemux2setPathMetadata_V_empty_n or tmp_nbreadreq_fu_88_p3 or grp_nbreadreq_fu_96_p3 or flashDemux2setPathValue_V_empty_n or flashSetState)
begin
    ap_sig_bdd_70 = (((flashDemux2setPathMetadata_V_empty_n == ap_const_logic_0) & (flashSetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_88_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3)) | ((flashSetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_88_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & (flashDemux2setPathValue_V_empty_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p3) & (flashDemux2setPathValue_V_empty_n == ap_const_logic_0) & ~(flashSetState == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_89 assign process. ///
always @ (ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 or ap_reg_ppstg_tmp_reg_238_pp0_it0 or ap_reg_ppstg_tmp_82_reg_242_pp0_it0 or ap_reg_ppstg_tmp_702_reg_261_pp0_it0)
begin
    ap_sig_bdd_89 = ((ap_const_lv1_0 == ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_238_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_82_reg_242_pp0_it0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_702_reg_261_pp0_it0));
end
assign grp_nbreadreq_fu_96_p3 = flashDemux2setPathValue_V_empty_n;
assign memWrCmd_V_TDATA = tmp_2_fu_223_p3;
assign op2_assign_fu_159_p3 = {{tmp_101_fu_149_p4}, {ap_const_lv3_0}};
assign setCtrlWord_address_V_fu_135_p1 = flashDemux2setPathMetadata_V_dout[31:0];
assign setCtrlWord_count_V_fu_179_p3 = ((tmp_73_fu_167_p2[0:0]===1'b1)? tmp_104_fu_173_p2: tmp_101_fu_149_p4);
assign tmp_101_fu_149_p4 = {{flashDemux2setPathMetadata_V_dout[ap_const_lv32_2F : ap_const_lv32_23]}};
assign tmp_104_fu_173_p2 = (ap_const_lv13_1 + tmp_101_fu_149_p4);
assign tmp_2_fu_223_p3 = {{setCtrlWord_count_V_reg_251}, {setCtrlWord_address_V_reg_246}};
assign tmp_699_fu_209_p3 = flashDemux2setPathValue_V_dout[ap_const_lv32_41];
assign tmp_702_fu_191_p3 = flashDemux2setPathValue_V_dout[ap_const_lv32_40];
assign tmp_73_fu_167_p2 = (tmp_length_V_load_new6_fu_139_p4 > op2_assign_fu_159_p3? 1'b1: 1'b0);
assign tmp_V_111_fu_187_p1 = flashDemux2setPathValue_V_dout[63:0];
assign tmp_V_fu_205_p1 = flashDemux2setPathValue_V_dout[63:0];
assign tmp_length_V_load_new6_fu_139_p4 = {{flashDemux2setPathMetadata_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
assign tmp_nbreadreq_fu_88_p3 = flashDemux2setPathMetadata_V_empty_n;


endmodule //memcachedPipeline_flashSetPathNoFilter

