0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.gen/sources_1/bd/Rams_512/hdl/Rams_512_wrapper.v,1672849287,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sources_1/new/m_op_512.v,,Rams_512_wrapper,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.gen/sources_1/bd/buffer_rams/hdl/buffer_rams_wrapper.v,1672303146,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.gen/sources_1/bd/frame_buffer/hdl/frame_buffer_wrapper.v,,buffer_rams_wrapper,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.gen/sources_1/bd/frame_buffer/hdl/frame_buffer_wrapper.v,1671624275,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sources_1/new/matrix_operations.v,,frame_buffer_wrapper,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.gen/sources_1/bd/sprite_mem/hdl/sprite_mem_wrapper.v,1671548259,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sources_1/new/vdp.v,,sprite_mem_wrapper,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/Rams_512/ip/Rams_512_UPPER_PREVIOUS_512_mem_gen_0_0/sim/Rams_512_UPPER_PREVIOUS_512_mem_gen_0_0.v,1672849287,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/Rams_512/sim/Rams_512.v,,Rams_512_UPPER_PREVIOUS_512_mem_gen_0_0,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/Rams_512/ip/Rams_512_blk_mem_gen_0_0/sim/Rams_512_blk_mem_gen_0_0.v,1672849287,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/Rams_512/ip/Rams_512_blk_mem_gen_0_1/sim/Rams_512_blk_mem_gen_0_1.v,,Rams_512_blk_mem_gen_0_0,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/Rams_512/ip/Rams_512_blk_mem_gen_0_1/sim/Rams_512_blk_mem_gen_0_1.v,1672849287,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/Rams_512/ip/Rams_512_blk_mem_gen_0_2/sim/Rams_512_blk_mem_gen_0_2.v,,Rams_512_blk_mem_gen_0_1,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/Rams_512/ip/Rams_512_blk_mem_gen_0_2/sim/Rams_512_blk_mem_gen_0_2.v,1672849287,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/Rams_512/ip/Rams_512_UPPER_PREVIOUS_512_mem_gen_0_0/sim/Rams_512_UPPER_PREVIOUS_512_mem_gen_0_0.v,,Rams_512_blk_mem_gen_0_2,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/Rams_512/sim/Rams_512.v,1672849286,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.gen/sources_1/bd/Rams_512/hdl/Rams_512_wrapper.v,,Rams_512,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/buffer_rams/ip/buffer_rams_blk_mem_gen_0_0/sim/buffer_rams_blk_mem_gen_0_0.v,1672303146,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/buffer_rams/ip/buffer_rams_blk_mem_gen_0_3/sim/buffer_rams_blk_mem_gen_0_3.v,,buffer_rams_blk_mem_gen_0_0,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/buffer_rams/ip/buffer_rams_blk_mem_gen_0_3/sim/buffer_rams_blk_mem_gen_0_3.v,1672303146,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/buffer_rams/sim/buffer_rams.v,,buffer_rams_blk_mem_gen_0_3,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/buffer_rams/sim/buffer_rams.v,1672303146,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.gen/sources_1/bd/buffer_rams/hdl/buffer_rams_wrapper.v,,buffer_rams,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/frame_buffer/ip/frame_buffer_blk_mem_gen_0_0/sim/frame_buffer_blk_mem_gen_0_0.v,1671624275,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/frame_buffer/sim/frame_buffer.v,,frame_buffer_blk_mem_gen_0_0,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/frame_buffer/sim/frame_buffer.v,1671624275,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/buffer_rams/ip/buffer_rams_blk_mem_gen_0_0/sim/buffer_rams_blk_mem_gen_0_0.v,,frame_buffer,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/sprite_mem/ip/sprite_mem_blk_mem_gen_0_0/sim/sprite_mem_blk_mem_gen_0_0.v,1671532930,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/sprite_mem/sim/sprite_mem.v,,sprite_mem_blk_mem_gen_0_0,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/sprite_mem/sim/sprite_mem.v,1671532930,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.ip_user_files/bd/frame_buffer/ip/frame_buffer_blk_mem_gen_0_0/sim/frame_buffer_blk_mem_gen_0_0.v,,sprite_mem,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.sim/sim_1/behav/xsim/glbl.v,1671532930,verilog,,,,glbl,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sim_1/new/test_memory.v,1672763428,verilog,,,,test_memory,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sim_1/new/test_memory_512.v,1672917182,verilog,,,,test_memory_512,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sources_1/new/m_op_512.v,1672843029,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sources_1/new/memory_manager_512.v,,matrix_operations_512,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sources_1/new/matrix_operations.v,1672305973,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.gen/sources_1/bd/sprite_mem/hdl/sprite_mem_wrapper.v,,matrix_operations,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sources_1/new/memory_manager_512.v,1672925402,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sources_1/new/we_512.v,,memory_manager_512,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sources_1/new/vdp.v,1672823228,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sources_1/new/write_enable.v,,memory_manager,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sources_1/new/we_512.v,1672840433,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sim_1/new/test_memory_512.v,,write_enable_512,,,,,,,,
C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sources_1/new/write_enable.v,1672303146,verilog,,C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sim_1/new/test_memory.v,,write_enable,,,,,,,,
