
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: detector_in[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: phase_map_out[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v detector_in[0] (in)
     1    0.00                           detector_in[0] (net)
                  0.01    0.00    2.01 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.10    2.11 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.05    0.00    2.11 v _4_/A (sky130_fd_sc_hd__or2_1)
                  0.06    0.25    2.36 v _4_/X (sky130_fd_sc_hd__or2_1)
     1    0.01                           _1_ (net)
                  0.06    0.00    2.36 v _5_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.11    2.47 v _5_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net4 (net)
                  0.04    0.00    2.47 v output4/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19    2.66 v output4/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           phase_map_out[1] (net)
                  0.08    0.00    2.66 v phase_map_out[1] (out)
                                  2.66   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.66   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: detector_in[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: phase_map_out[0] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ detector_in[1] (in)
     1    0.00                           detector_in[1] (net)
                  0.02    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.10    0.12    2.13 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           net2 (net)
                  0.10    0.00    2.13 ^ _2_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.11    2.24 ^ _2_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _0_ (net)
                  0.06    0.00    2.24 ^ _3_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.11    2.34 ^ _3_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net3 (net)
                  0.07    0.00    2.34 ^ output3/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.20    2.55 ^ output3/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           phase_map_out[0] (net)
                  0.11    0.00    2.55 ^ phase_map_out[0] (out)
                                  2.55   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                  5.20   slack (MET)



