library(xt_fm4) { 
technology(fpga); 
fpga_technology : "xx_fm4";
date : "Thu Jul  7 17:47:21 2005 ";
revision : 7.1i_sp3;
comment : "library version 1.20 ";
comment : "speeds file version 1.54 ";
comment : "default IO_STABDARD = LVCMOS25, SLEW = S, DRIVE = 12 ";
  define ("iostandard", "library","string");  
  define ("slew", "library","string");  
  define ("drive", "library","string");  
  iostandard : "LVCMOS25";  
  slew : "SLOW";  
  drive : "2";  
  define ("fpga_retargettable_cell",cell,boolean); 
  force_inverter_removal : true;  
  time_unit : "1ns";  
  voltage_unit : "1V";  
  current_unit : "1mA";  
  pulling_resistance_unit : "1kohm";
  capacitive_load_unit( 1.0,pf );  
  define(port_is_pad, pin, boolean);  
  nom_process     : 1.0;  
  nom_temperature : 70;  
  nom_voltage     : 3.3;  
  operating_conditions(WCCOM) {  
    process         : 1.0;  
    temperature     : 70;  
    voltage         : 4.75;  
    tree_type       : "worst_case_tree";  
  }  
  bus_naming_style : "%s[%d]";  
  default_wire_load_mode       : top ;  
  default_operating_conditions : WCCOM ;  
  preferred_output_pad_slew_rate_control : "high";  
  default_fanout_load          :   1.00;
  default_input_pin_cap        :   0.00;
  default_inout_pin_cap        :   0.00;  
  default_output_pin_cap       :   0.00;  
  default_intrinsic_fall       : 0.143000
  default_intrinsic_rise       : 0.143000
  UNLIMITED = 100000;  
  define("dont_connect_to_register", "pin", "integer");  
  define("dont_connect_to_register", "bus", "integer");  
  OUTBUF_DRIVE_CURRENT_2 = 2.0;  
  PAD_CAP      = 0.0;
  INPUT_CAP    = 0.0;
 input_voltage( LVCMOS25 ) {  
    vil   : 0.7;
    vih   : 1.7;  
    vimin : 0.0;  
    vimax : 3.3;
  }  
  output_voltage( LVCMOS25 ) {  
    vol   : 0.40;
    voh   : 1.90;  
    vomin : 0.00;  
    vomax : 2.70;
  } 
define ("fpga_domain_style", "library", "string"); 
define ("fpga_domain_style", "cell", "string"); 
fpga_domain_style : "speed"; 
poly_template(ibuf_template) {  
   variables(total_output_net_capacitance);  
   variable_1_range(1,10);  
   domain("speed10:") {  
      calc_mode : "speed10:"; 
   } 
   domain("speed10:LVTTL") {  
      calc_mode : "speed10:LVTTL"; 
   } 
   domain("speed10:LVCMOS33") {  
      calc_mode : "speed10:LVCMOS33"; 
   } 
   domain("speed10:LVCMOS25") {  
      calc_mode : "speed10:LVCMOS25"; 
   } 
   domain("speed10:LVCMOS18") {  
      calc_mode : "speed10:LVCMOS18"; 
   } 
   domain("speed10:LVCMOS15") {  
      calc_mode : "speed10:LVCMOS15"; 
   } 
   domain("speed10:LVDCI_33") {  
      calc_mode : "speed10:LVDCI_33"; 
   } 
   domain("speed10:LVDCI_25") {  
      calc_mode : "speed10:LVDCI_25"; 
   } 
   domain("speed10:LVDCI_18") {  
      calc_mode : "speed10:LVDCI_18"; 
   } 
   domain("speed10:LVDCI_15") {  
      calc_mode : "speed10:LVDCI_15"; 
   } 
   domain("speed10:LVDCI_DV2_25") {  
      calc_mode : "speed10:LVDCI_DV2_25"; 
   } 
   domain("speed10:LVDCI_DV2_18") {  
      calc_mode : "speed10:LVDCI_DV2_18"; 
   } 
   domain("speed10:LVDCI_DV2_15") {  
      calc_mode : "speed10:LVDCI_DV2_15"; 
   } 
   domain("speed10:PCIX") {  
      calc_mode : "speed10:PCIX"; 
   } 
   domain("speed10:PCI33_3") {  
      calc_mode : "speed10:PCI33_3"; 
   } 
   domain("speed10:PCI66_3") {  
      calc_mode : "speed10:PCI66_3"; 
   } 
   domain("speed10:GTL") {  
      calc_mode : "speed10:GTL"; 
   } 
   domain("speed10:GTLP") {  
      calc_mode : "speed10:GTLP"; 
   } 
   domain("speed10:GTL_DCI") {  
      calc_mode : "speed10:GTL_DCI"; 
   } 
   domain("speed10:GTLP_DCI") {  
      calc_mode : "speed10:GTLP_DCI"; 
   } 
   domain("speed10:HSTL_I") {  
      calc_mode : "speed10:HSTL_I"; 
   } 
   domain("speed10:HSTL_II") {  
      calc_mode : "speed10:HSTL_II"; 
   } 
   domain("speed10:HSTL_III") {  
      calc_mode : "speed10:HSTL_III"; 
   } 
   domain("speed10:HSTL_IV") {  
      calc_mode : "speed10:HSTL_IV"; 
   } 
   domain("speed10:HSTL_I_DCI") {  
      calc_mode : "speed10:HSTL_I_DCI"; 
   } 
   domain("speed10:HSTL_II_DCI") {  
      calc_mode : "speed10:HSTL_II_DCI"; 
   } 
   domain("speed10:HSTL_III_DCI") {  
      calc_mode : "speed10:HSTL_III_DCI"; 
   } 
   domain("speed10:HSTL_IV_DCI") {  
      calc_mode : "speed10:HSTL_IV_DCI"; 
   } 
   domain("speed10:HSTL_I_18") {  
      calc_mode : "speed10:HSTL_I_18"; 
   } 
   domain("speed10:HSTL_II_18") {  
      calc_mode : "speed10:HSTL_II_18"; 
   } 
   domain("speed10:HSTL_III_18") {  
      calc_mode : "speed10:HSTL_III_18"; 
   } 
   domain("speed10:HSTL_IV_18") {  
      calc_mode : "speed10:HSTL_IV_18"; 
   } 
   domain("speed10:HSTL_I_DCI_18") {  
      calc_mode : "speed10:HSTL_I_DCI_18"; 
   } 
   domain("speed10:HSTL_II_DCI_18") {  
      calc_mode : "speed10:HSTL_II_DCI_18"; 
   } 
   domain("speed10:HSTL_III_DCI_18") {  
      calc_mode : "speed10:HSTL_III_DCI_18"; 
   } 
   domain("speed10:HSTL_IV_DCI_18") {  
      calc_mode : "speed10:HSTL_IV_DCI_18"; 
   } 
   domain("speed10:SSTL2_I") {  
      calc_mode : "speed10:SSTL2_I"; 
   } 
   domain("speed10:SSTL2_II") {  
      calc_mode : "speed10:SSTL2_II"; 
   } 
   domain("speed10:SSTL18_I") {  
      calc_mode : "speed10:SSTL18_I"; 
   } 
   domain("speed10:SSTL18_II") {  
      calc_mode : "speed10:SSTL18_II"; 
   } 
   domain("speed10:SSTL2_I_DCI") {  
      calc_mode : "speed10:SSTL2_I_DCI"; 
   } 
   domain("speed10:SSTL2_II_DCI") {  
      calc_mode : "speed10:SSTL2_II_DCI"; 
   } 
   domain("speed10:SSTL18_I_DCI") {  
      calc_mode : "speed10:SSTL18_I_DCI"; 
   } 
   domain("speed10:SSTL18_II_DCI") {  
      calc_mode : "speed10:SSTL18_II_DCI"; 
   } 
   domain("speed11:") {  
      calc_mode : "speed11:"; 
   } 
   domain("speed11:LVTTL") {  
      calc_mode : "speed11:LVTTL"; 
   } 
   domain("speed11:LVCMOS33") {  
      calc_mode : "speed11:LVCMOS33"; 
   } 
   domain("speed11:LVCMOS25") {  
      calc_mode : "speed11:LVCMOS25"; 
   } 
   domain("speed11:LVCMOS18") {  
      calc_mode : "speed11:LVCMOS18"; 
   } 
   domain("speed11:LVCMOS15") {  
      calc_mode : "speed11:LVCMOS15"; 
   } 
   domain("speed11:LVDCI_33") {  
      calc_mode : "speed11:LVDCI_33"; 
   } 
   domain("speed11:LVDCI_25") {  
      calc_mode : "speed11:LVDCI_25"; 
   } 
   domain("speed11:LVDCI_18") {  
      calc_mode : "speed11:LVDCI_18"; 
   } 
   domain("speed11:LVDCI_15") {  
      calc_mode : "speed11:LVDCI_15"; 
   } 
   domain("speed11:LVDCI_DV2_25") {  
      calc_mode : "speed11:LVDCI_DV2_25"; 
   } 
   domain("speed11:LVDCI_DV2_18") {  
      calc_mode : "speed11:LVDCI_DV2_18"; 
   } 
   domain("speed11:LVDCI_DV2_15") {  
      calc_mode : "speed11:LVDCI_DV2_15"; 
   } 
   domain("speed11:PCIX") {  
      calc_mode : "speed11:PCIX"; 
   } 
   domain("speed11:PCI33_3") {  
      calc_mode : "speed11:PCI33_3"; 
   } 
   domain("speed11:PCI66_3") {  
      calc_mode : "speed11:PCI66_3"; 
   } 
   domain("speed11:GTL") {  
      calc_mode : "speed11:GTL"; 
   } 
   domain("speed11:GTLP") {  
      calc_mode : "speed11:GTLP"; 
   } 
   domain("speed11:GTL_DCI") {  
      calc_mode : "speed11:GTL_DCI"; 
   } 
   domain("speed11:GTLP_DCI") {  
      calc_mode : "speed11:GTLP_DCI"; 
   } 
   domain("speed11:HSTL_I") {  
      calc_mode : "speed11:HSTL_I"; 
   } 
   domain("speed11:HSTL_II") {  
      calc_mode : "speed11:HSTL_II"; 
   } 
   domain("speed11:HSTL_III") {  
      calc_mode : "speed11:HSTL_III"; 
   } 
   domain("speed11:HSTL_IV") {  
      calc_mode : "speed11:HSTL_IV"; 
   } 
   domain("speed11:HSTL_I_DCI") {  
      calc_mode : "speed11:HSTL_I_DCI"; 
   } 
   domain("speed11:HSTL_II_DCI") {  
      calc_mode : "speed11:HSTL_II_DCI"; 
   } 
   domain("speed11:HSTL_III_DCI") {  
      calc_mode : "speed11:HSTL_III_DCI"; 
   } 
   domain("speed11:HSTL_IV_DCI") {  
      calc_mode : "speed11:HSTL_IV_DCI"; 
   } 
   domain("speed11:HSTL_I_18") {  
      calc_mode : "speed11:HSTL_I_18"; 
   } 
   domain("speed11:HSTL_II_18") {  
      calc_mode : "speed11:HSTL_II_18"; 
   } 
   domain("speed11:HSTL_III_18") {  
      calc_mode : "speed11:HSTL_III_18"; 
   } 
   domain("speed11:HSTL_IV_18") {  
      calc_mode : "speed11:HSTL_IV_18"; 
   } 
   domain("speed11:HSTL_I_DCI_18") {  
      calc_mode : "speed11:HSTL_I_DCI_18"; 
   } 
   domain("speed11:HSTL_II_DCI_18") {  
      calc_mode : "speed11:HSTL_II_DCI_18"; 
   } 
   domain("speed11:HSTL_III_DCI_18") {  
      calc_mode : "speed11:HSTL_III_DCI_18"; 
   } 
   domain("speed11:HSTL_IV_DCI_18") {  
      calc_mode : "speed11:HSTL_IV_DCI_18"; 
   } 
   domain("speed11:SSTL2_I") {  
      calc_mode : "speed11:SSTL2_I"; 
   } 
   domain("speed11:SSTL2_II") {  
      calc_mode : "speed11:SSTL2_II"; 
   } 
   domain("speed11:SSTL18_I") {  
      calc_mode : "speed11:SSTL18_I"; 
   } 
   domain("speed11:SSTL18_II") {  
      calc_mode : "speed11:SSTL18_II"; 
   } 
   domain("speed11:SSTL2_I_DCI") {  
      calc_mode : "speed11:SSTL2_I_DCI"; 
   } 
   domain("speed11:SSTL2_II_DCI") {  
      calc_mode : "speed11:SSTL2_II_DCI"; 
   } 
   domain("speed11:SSTL18_I_DCI") {  
      calc_mode : "speed11:SSTL18_I_DCI"; 
   } 
   domain("speed11:SSTL18_II_DCI") {  
      calc_mode : "speed11:SSTL18_II_DCI"; 
   } 
   domain("speed12:") {  
      calc_mode : "speed12:"; 
   } 
   domain("speed12:LVTTL") {  
      calc_mode : "speed12:LVTTL"; 
   } 
   domain("speed12:LVCMOS33") {  
      calc_mode : "speed12:LVCMOS33"; 
   } 
   domain("speed12:LVCMOS25") {  
      calc_mode : "speed12:LVCMOS25"; 
   } 
   domain("speed12:LVCMOS18") {  
      calc_mode : "speed12:LVCMOS18"; 
   } 
   domain("speed12:LVCMOS15") {  
      calc_mode : "speed12:LVCMOS15"; 
   } 
   domain("speed12:LVDCI_33") {  
      calc_mode : "speed12:LVDCI_33"; 
   } 
   domain("speed12:LVDCI_25") {  
      calc_mode : "speed12:LVDCI_25"; 
   } 
   domain("speed12:LVDCI_18") {  
      calc_mode : "speed12:LVDCI_18"; 
   } 
   domain("speed12:LVDCI_15") {  
      calc_mode : "speed12:LVDCI_15"; 
   } 
   domain("speed12:LVDCI_DV2_25") {  
      calc_mode : "speed12:LVDCI_DV2_25"; 
   } 
   domain("speed12:LVDCI_DV2_18") {  
      calc_mode : "speed12:LVDCI_DV2_18"; 
   } 
   domain("speed12:LVDCI_DV2_15") {  
      calc_mode : "speed12:LVDCI_DV2_15"; 
   } 
   domain("speed12:PCIX") {  
      calc_mode : "speed12:PCIX"; 
   } 
   domain("speed12:PCI33_3") {  
      calc_mode : "speed12:PCI33_3"; 
   } 
   domain("speed12:PCI66_3") {  
      calc_mode : "speed12:PCI66_3"; 
   } 
   domain("speed12:GTL") {  
      calc_mode : "speed12:GTL"; 
   } 
   domain("speed12:GTLP") {  
      calc_mode : "speed12:GTLP"; 
   } 
   domain("speed12:GTL_DCI") {  
      calc_mode : "speed12:GTL_DCI"; 
   } 
   domain("speed12:GTLP_DCI") {  
      calc_mode : "speed12:GTLP_DCI"; 
   } 
   domain("speed12:HSTL_I") {  
      calc_mode : "speed12:HSTL_I"; 
   } 
   domain("speed12:HSTL_II") {  
      calc_mode : "speed12:HSTL_II"; 
   } 
   domain("speed12:HSTL_III") {  
      calc_mode : "speed12:HSTL_III"; 
   } 
   domain("speed12:HSTL_IV") {  
      calc_mode : "speed12:HSTL_IV"; 
   } 
   domain("speed12:HSTL_I_DCI") {  
      calc_mode : "speed12:HSTL_I_DCI"; 
   } 
   domain("speed12:HSTL_II_DCI") {  
      calc_mode : "speed12:HSTL_II_DCI"; 
   } 
   domain("speed12:HSTL_III_DCI") {  
      calc_mode : "speed12:HSTL_III_DCI"; 
   } 
   domain("speed12:HSTL_IV_DCI") {  
      calc_mode : "speed12:HSTL_IV_DCI"; 
   } 
   domain("speed12:HSTL_I_18") {  
      calc_mode : "speed12:HSTL_I_18"; 
   } 
   domain("speed12:HSTL_II_18") {  
      calc_mode : "speed12:HSTL_II_18"; 
   } 
   domain("speed12:HSTL_III_18") {  
      calc_mode : "speed12:HSTL_III_18"; 
   } 
   domain("speed12:HSTL_IV_18") {  
      calc_mode : "speed12:HSTL_IV_18"; 
   } 
   domain("speed12:HSTL_I_DCI_18") {  
      calc_mode : "speed12:HSTL_I_DCI_18"; 
   } 
   domain("speed12:HSTL_II_DCI_18") {  
      calc_mode : "speed12:HSTL_II_DCI_18"; 
   } 
   domain("speed12:HSTL_III_DCI_18") {  
      calc_mode : "speed12:HSTL_III_DCI_18"; 
   } 
   domain("speed12:HSTL_IV_DCI_18") {  
      calc_mode : "speed12:HSTL_IV_DCI_18"; 
   } 
   domain("speed12:SSTL2_I") {  
      calc_mode : "speed12:SSTL2_I"; 
   } 
   domain("speed12:SSTL2_II") {  
      calc_mode : "speed12:SSTL2_II"; 
   } 
   domain("speed12:SSTL18_I") {  
      calc_mode : "speed12:SSTL18_I"; 
   } 
   domain("speed12:SSTL18_II") {  
      calc_mode : "speed12:SSTL18_II"; 
   } 
   domain("speed12:SSTL2_I_DCI") {  
      calc_mode : "speed12:SSTL2_I_DCI"; 
   } 
   domain("speed12:SSTL2_II_DCI") {  
      calc_mode : "speed12:SSTL2_II_DCI"; 
   } 
   domain("speed12:SSTL18_I_DCI") {  
      calc_mode : "speed12:SSTL18_I_DCI"; 
   } 
   domain("speed12:SSTL18_II_DCI") {  
      calc_mode : "speed12:SSTL18_II_DCI"; 
   } 
} 
poly_template(obuf_template) {  
   variables(total_output_net_capacitance);  
   variable_1_range(1,10);  
   domain("speed10:::") {  
      calc_mode : "speed10:::"; 
   } 
   domain("speed10::FAST:12") {  
      calc_mode : "speed10::FAST:12"; 
   } 
   domain("speed10::FAST:16") {  
      calc_mode : "speed10::FAST:16"; 
   } 
   domain("speed10::FAST:2") {  
      calc_mode : "speed10::FAST:2"; 
   } 
   domain("speed10::FAST:24") {  
      calc_mode : "speed10::FAST:24"; 
   } 
   domain("speed10::FAST:4") {  
      calc_mode : "speed10::FAST:4"; 
   } 
   domain("speed10::FAST:6") {  
      calc_mode : "speed10::FAST:6"; 
   } 
   domain("speed10::FAST:8") {  
      calc_mode : "speed10::FAST:8"; 
   } 
   domain("speed10:GTL::") {  
      calc_mode : "speed10:GTL::"; 
   } 
   domain("speed10:GTLP::") {  
      calc_mode : "speed10:GTLP::"; 
   } 
   domain("speed10:GTLP_DCI::") {  
      calc_mode : "speed10:GTLP_DCI::"; 
   } 
   domain("speed10:GTL_DCI::") {  
      calc_mode : "speed10:GTL_DCI::"; 
   } 
   domain("speed10:HSTL_I::") {  
      calc_mode : "speed10:HSTL_I::"; 
   } 
   domain("speed10:HSTL_II::") {  
      calc_mode : "speed10:HSTL_II::"; 
   } 
   domain("speed10:HSTL_III::") {  
      calc_mode : "speed10:HSTL_III::"; 
   } 
   domain("speed10:HSTL_III_18::") {  
      calc_mode : "speed10:HSTL_III_18::"; 
   } 
   domain("speed10:HSTL_III_DCI::") {  
      calc_mode : "speed10:HSTL_III_DCI::"; 
   } 
   domain("speed10:HSTL_III_DCI_18::") {  
      calc_mode : "speed10:HSTL_III_DCI_18::"; 
   } 
   domain("speed10:HSTL_II_18::") {  
      calc_mode : "speed10:HSTL_II_18::"; 
   } 
   domain("speed10:HSTL_II_DCI::") {  
      calc_mode : "speed10:HSTL_II_DCI::"; 
   } 
   domain("speed10:HSTL_II_DCI_18::") {  
      calc_mode : "speed10:HSTL_II_DCI_18::"; 
   } 
   domain("speed10:HSTL_IV::") {  
      calc_mode : "speed10:HSTL_IV::"; 
   } 
   domain("speed10:HSTL_IV_18::") {  
      calc_mode : "speed10:HSTL_IV_18::"; 
   } 
   domain("speed10:HSTL_IV_DCI::") {  
      calc_mode : "speed10:HSTL_IV_DCI::"; 
   } 
   domain("speed10:HSTL_IV_DCI_18::") {  
      calc_mode : "speed10:HSTL_IV_DCI_18::"; 
   } 
   domain("speed10:HSTL_I_18::") {  
      calc_mode : "speed10:HSTL_I_18::"; 
   } 
   domain("speed10:HSTL_I_DCI::") {  
      calc_mode : "speed10:HSTL_I_DCI::"; 
   } 
   domain("speed10:HSTL_I_DCI_18::") {  
      calc_mode : "speed10:HSTL_I_DCI_18::"; 
   } 
   domain("speed10:LVCMOS15::") {  
      calc_mode : "speed10:LVCMOS15::"; 
   } 
   domain("speed10:LVCMOS15:FAST:12") {  
      calc_mode : "speed10:LVCMOS15:FAST:12"; 
   } 
   domain("speed10:LVCMOS15:FAST:16") {  
      calc_mode : "speed10:LVCMOS15:FAST:16"; 
   } 
   domain("speed10:LVCMOS15:FAST:2") {  
      calc_mode : "speed10:LVCMOS15:FAST:2"; 
   } 
   domain("speed10:LVCMOS15:FAST:4") {  
      calc_mode : "speed10:LVCMOS15:FAST:4"; 
   } 
   domain("speed10:LVCMOS15:FAST:6") {  
      calc_mode : "speed10:LVCMOS15:FAST:6"; 
   } 
   domain("speed10:LVCMOS15:FAST:8") {  
      calc_mode : "speed10:LVCMOS15:FAST:8"; 
   } 
   domain("speed10:LVCMOS15:SLOW:12") {  
      calc_mode : "speed10:LVCMOS15:SLOW:12"; 
   } 
   domain("speed10:LVCMOS15:SLOW:16") {  
      calc_mode : "speed10:LVCMOS15:SLOW:16"; 
   } 
   domain("speed10:LVCMOS15:SLOW:2") {  
      calc_mode : "speed10:LVCMOS15:SLOW:2"; 
   } 
   domain("speed10:LVCMOS15:SLOW:4") {  
      calc_mode : "speed10:LVCMOS15:SLOW:4"; 
   } 
   domain("speed10:LVCMOS15:SLOW:6") {  
      calc_mode : "speed10:LVCMOS15:SLOW:6"; 
   } 
   domain("speed10:LVCMOS15:SLOW:8") {  
      calc_mode : "speed10:LVCMOS15:SLOW:8"; 
   } 
   domain("speed10:LVCMOS18::") {  
      calc_mode : "speed10:LVCMOS18::"; 
   } 
   domain("speed10:LVCMOS18:FAST:12") {  
      calc_mode : "speed10:LVCMOS18:FAST:12"; 
   } 
   domain("speed10:LVCMOS18:FAST:16") {  
      calc_mode : "speed10:LVCMOS18:FAST:16"; 
   } 
   domain("speed10:LVCMOS18:FAST:2") {  
      calc_mode : "speed10:LVCMOS18:FAST:2"; 
   } 
   domain("speed10:LVCMOS18:FAST:4") {  
      calc_mode : "speed10:LVCMOS18:FAST:4"; 
   } 
   domain("speed10:LVCMOS18:FAST:6") {  
      calc_mode : "speed10:LVCMOS18:FAST:6"; 
   } 
   domain("speed10:LVCMOS18:FAST:8") {  
      calc_mode : "speed10:LVCMOS18:FAST:8"; 
   } 
   domain("speed10:LVCMOS18:SLOW:12") {  
      calc_mode : "speed10:LVCMOS18:SLOW:12"; 
   } 
   domain("speed10:LVCMOS18:SLOW:16") {  
      calc_mode : "speed10:LVCMOS18:SLOW:16"; 
   } 
   domain("speed10:LVCMOS18:SLOW:2") {  
      calc_mode : "speed10:LVCMOS18:SLOW:2"; 
   } 
   domain("speed10:LVCMOS18:SLOW:4") {  
      calc_mode : "speed10:LVCMOS18:SLOW:4"; 
   } 
   domain("speed10:LVCMOS18:SLOW:6") {  
      calc_mode : "speed10:LVCMOS18:SLOW:6"; 
   } 
   domain("speed10:LVCMOS18:SLOW:8") {  
      calc_mode : "speed10:LVCMOS18:SLOW:8"; 
   } 
   domain("speed10:LVCMOS25::") {  
      calc_mode : "speed10:LVCMOS25::"; 
   } 
   domain("speed10:LVCMOS25:FAST:12") {  
      calc_mode : "speed10:LVCMOS25:FAST:12"; 
   } 
   domain("speed10:LVCMOS25:FAST:16") {  
      calc_mode : "speed10:LVCMOS25:FAST:16"; 
   } 
   domain("speed10:LVCMOS25:FAST:2") {  
      calc_mode : "speed10:LVCMOS25:FAST:2"; 
   } 
   domain("speed10:LVCMOS25:FAST:24") {  
      calc_mode : "speed10:LVCMOS25:FAST:24"; 
   } 
   domain("speed10:LVCMOS25:FAST:4") {  
      calc_mode : "speed10:LVCMOS25:FAST:4"; 
   } 
   domain("speed10:LVCMOS25:FAST:6") {  
      calc_mode : "speed10:LVCMOS25:FAST:6"; 
   } 
   domain("speed10:LVCMOS25:FAST:8") {  
      calc_mode : "speed10:LVCMOS25:FAST:8"; 
   } 
   domain("speed10:LVCMOS25:SLOW:12") {  
      calc_mode : "speed10:LVCMOS25:SLOW:12"; 
   } 
   domain("speed10:LVCMOS25:SLOW:16") {  
      calc_mode : "speed10:LVCMOS25:SLOW:16"; 
   } 
   domain("speed10:LVCMOS25:SLOW:2") {  
      calc_mode : "speed10:LVCMOS25:SLOW:2"; 
   } 
   domain("speed10:LVCMOS25:SLOW:24") {  
      calc_mode : "speed10:LVCMOS25:SLOW:24"; 
   } 
   domain("speed10:LVCMOS25:SLOW:4") {  
      calc_mode : "speed10:LVCMOS25:SLOW:4"; 
   } 
   domain("speed10:LVCMOS25:SLOW:6") {  
      calc_mode : "speed10:LVCMOS25:SLOW:6"; 
   } 
   domain("speed10:LVCMOS25:SLOW:8") {  
      calc_mode : "speed10:LVCMOS25:SLOW:8"; 
   } 
   domain("speed10:LVCMOS33::") {  
      calc_mode : "speed10:LVCMOS33::"; 
   } 
   domain("speed10:LVCMOS33:FAST:12") {  
      calc_mode : "speed10:LVCMOS33:FAST:12"; 
   } 
   domain("speed10:LVCMOS33:FAST:16") {  
      calc_mode : "speed10:LVCMOS33:FAST:16"; 
   } 
   domain("speed10:LVCMOS33:FAST:2") {  
      calc_mode : "speed10:LVCMOS33:FAST:2"; 
   } 
   domain("speed10:LVCMOS33:FAST:24") {  
      calc_mode : "speed10:LVCMOS33:FAST:24"; 
   } 
   domain("speed10:LVCMOS33:FAST:4") {  
      calc_mode : "speed10:LVCMOS33:FAST:4"; 
   } 
   domain("speed10:LVCMOS33:FAST:6") {  
      calc_mode : "speed10:LVCMOS33:FAST:6"; 
   } 
   domain("speed10:LVCMOS33:FAST:8") {  
      calc_mode : "speed10:LVCMOS33:FAST:8"; 
   } 
   domain("speed10:LVCMOS33:SLOW:12") {  
      calc_mode : "speed10:LVCMOS33:SLOW:12"; 
   } 
   domain("speed10:LVCMOS33:SLOW:16") {  
      calc_mode : "speed10:LVCMOS33:SLOW:16"; 
   } 
   domain("speed10:LVCMOS33:SLOW:2") {  
      calc_mode : "speed10:LVCMOS33:SLOW:2"; 
   } 
   domain("speed10:LVCMOS33:SLOW:24") {  
      calc_mode : "speed10:LVCMOS33:SLOW:24"; 
   } 
   domain("speed10:LVCMOS33:SLOW:4") {  
      calc_mode : "speed10:LVCMOS33:SLOW:4"; 
   } 
   domain("speed10:LVCMOS33:SLOW:6") {  
      calc_mode : "speed10:LVCMOS33:SLOW:6"; 
   } 
   domain("speed10:LVCMOS33:SLOW:8") {  
      calc_mode : "speed10:LVCMOS33:SLOW:8"; 
   } 
   domain("speed10:LVDCI_15::") {  
      calc_mode : "speed10:LVDCI_15::"; 
   } 
   domain("speed10:LVDCI_18::") {  
      calc_mode : "speed10:LVDCI_18::"; 
   } 
   domain("speed10:LVDCI_25::") {  
      calc_mode : "speed10:LVDCI_25::"; 
   } 
   domain("speed10:LVDCI_33::") {  
      calc_mode : "speed10:LVDCI_33::"; 
   } 
   domain("speed10:LVDCI_DV2_15::") {  
      calc_mode : "speed10:LVDCI_DV2_15::"; 
   } 
   domain("speed10:LVDCI_DV2_18::") {  
      calc_mode : "speed10:LVDCI_DV2_18::"; 
   } 
   domain("speed10:LVDCI_DV2_25::") {  
      calc_mode : "speed10:LVDCI_DV2_25::"; 
   } 
   domain("speed10:LVTTL::") {  
      calc_mode : "speed10:LVTTL::"; 
   } 
   domain("speed10:LVTTL:FAST:12") {  
      calc_mode : "speed10:LVTTL:FAST:12"; 
   } 
   domain("speed10:LVTTL:FAST:16") {  
      calc_mode : "speed10:LVTTL:FAST:16"; 
   } 
   domain("speed10:LVTTL:FAST:2") {  
      calc_mode : "speed10:LVTTL:FAST:2"; 
   } 
   domain("speed10:LVTTL:FAST:24") {  
      calc_mode : "speed10:LVTTL:FAST:24"; 
   } 
   domain("speed10:LVTTL:FAST:4") {  
      calc_mode : "speed10:LVTTL:FAST:4"; 
   } 
   domain("speed10:LVTTL:FAST:6") {  
      calc_mode : "speed10:LVTTL:FAST:6"; 
   } 
   domain("speed10:LVTTL:FAST:8") {  
      calc_mode : "speed10:LVTTL:FAST:8"; 
   } 
   domain("speed10:LVTTL:SLOW:12") {  
      calc_mode : "speed10:LVTTL:SLOW:12"; 
   } 
   domain("speed10:LVTTL:SLOW:16") {  
      calc_mode : "speed10:LVTTL:SLOW:16"; 
   } 
   domain("speed10:LVTTL:SLOW:2") {  
      calc_mode : "speed10:LVTTL:SLOW:2"; 
   } 
   domain("speed10:LVTTL:SLOW:24") {  
      calc_mode : "speed10:LVTTL:SLOW:24"; 
   } 
   domain("speed10:LVTTL:SLOW:4") {  
      calc_mode : "speed10:LVTTL:SLOW:4"; 
   } 
   domain("speed10:LVTTL:SLOW:6") {  
      calc_mode : "speed10:LVTTL:SLOW:6"; 
   } 
   domain("speed10:LVTTL:SLOW:8") {  
      calc_mode : "speed10:LVTTL:SLOW:8"; 
   } 
   domain("speed10:PCI33_3::") {  
      calc_mode : "speed10:PCI33_3::"; 
   } 
   domain("speed10:PCI66_3::") {  
      calc_mode : "speed10:PCI66_3::"; 
   } 
   domain("speed10:PCIX::") {  
      calc_mode : "speed10:PCIX::"; 
   } 
   domain("speed10:SSTL18_I::") {  
      calc_mode : "speed10:SSTL18_I::"; 
   } 
   domain("speed10:SSTL18_II::") {  
      calc_mode : "speed10:SSTL18_II::"; 
   } 
   domain("speed10:SSTL18_II_DCI::") {  
      calc_mode : "speed10:SSTL18_II_DCI::"; 
   } 
   domain("speed10:SSTL18_I_DCI::") {  
      calc_mode : "speed10:SSTL18_I_DCI::"; 
   } 
   domain("speed10:SSTL2_I::") {  
      calc_mode : "speed10:SSTL2_I::"; 
   } 
   domain("speed10:SSTL2_II::") {  
      calc_mode : "speed10:SSTL2_II::"; 
   } 
   domain("speed10:SSTL2_II_DCI::") {  
      calc_mode : "speed10:SSTL2_II_DCI::"; 
   } 
   domain("speed10:SSTL2_I_DCI::") {  
      calc_mode : "speed10:SSTL2_I_DCI::"; 
   } 
   domain("speed10::SLOW:12") {  
      calc_mode : "speed10::SLOW:12"; 
   } 
   domain("speed10::SLOW:16") {  
      calc_mode : "speed10::SLOW:16"; 
   } 
   domain("speed10::SLOW:2") {  
      calc_mode : "speed10::SLOW:2"; 
   } 
   domain("speed10::SLOW:24") {  
      calc_mode : "speed10::SLOW:24"; 
   } 
   domain("speed10::SLOW:4") {  
      calc_mode : "speed10::SLOW:4"; 
   } 
   domain("speed10::SLOW:6") {  
      calc_mode : "speed10::SLOW:6"; 
   } 
   domain("speed10::SLOW:8") {  
      calc_mode : "speed10::SLOW:8"; 
   } 
   domain("speed11:::") {  
      calc_mode : "speed11:::"; 
   } 
   domain("speed11::FAST:12") {  
      calc_mode : "speed11::FAST:12"; 
   } 
   domain("speed11::FAST:16") {  
      calc_mode : "speed11::FAST:16"; 
   } 
   domain("speed11::FAST:2") {  
      calc_mode : "speed11::FAST:2"; 
   } 
   domain("speed11::FAST:24") {  
      calc_mode : "speed11::FAST:24"; 
   } 
   domain("speed11::FAST:4") {  
      calc_mode : "speed11::FAST:4"; 
   } 
   domain("speed11::FAST:6") {  
      calc_mode : "speed11::FAST:6"; 
   } 
   domain("speed11::FAST:8") {  
      calc_mode : "speed11::FAST:8"; 
   } 
   domain("speed11:GTL::") {  
      calc_mode : "speed11:GTL::"; 
   } 
   domain("speed11:GTLP::") {  
      calc_mode : "speed11:GTLP::"; 
   } 
   domain("speed11:GTLP_DCI::") {  
      calc_mode : "speed11:GTLP_DCI::"; 
   } 
   domain("speed11:GTL_DCI::") {  
      calc_mode : "speed11:GTL_DCI::"; 
   } 
   domain("speed11:HSTL_I::") {  
      calc_mode : "speed11:HSTL_I::"; 
   } 
   domain("speed11:HSTL_II::") {  
      calc_mode : "speed11:HSTL_II::"; 
   } 
   domain("speed11:HSTL_III::") {  
      calc_mode : "speed11:HSTL_III::"; 
   } 
   domain("speed11:HSTL_III_18::") {  
      calc_mode : "speed11:HSTL_III_18::"; 
   } 
   domain("speed11:HSTL_III_DCI::") {  
      calc_mode : "speed11:HSTL_III_DCI::"; 
   } 
   domain("speed11:HSTL_III_DCI_18::") {  
      calc_mode : "speed11:HSTL_III_DCI_18::"; 
   } 
   domain("speed11:HSTL_II_18::") {  
      calc_mode : "speed11:HSTL_II_18::"; 
   } 
   domain("speed11:HSTL_II_DCI::") {  
      calc_mode : "speed11:HSTL_II_DCI::"; 
   } 
   domain("speed11:HSTL_II_DCI_18::") {  
      calc_mode : "speed11:HSTL_II_DCI_18::"; 
   } 
   domain("speed11:HSTL_IV::") {  
      calc_mode : "speed11:HSTL_IV::"; 
   } 
   domain("speed11:HSTL_IV_18::") {  
      calc_mode : "speed11:HSTL_IV_18::"; 
   } 
   domain("speed11:HSTL_IV_DCI::") {  
      calc_mode : "speed11:HSTL_IV_DCI::"; 
   } 
   domain("speed11:HSTL_IV_DCI_18::") {  
      calc_mode : "speed11:HSTL_IV_DCI_18::"; 
   } 
   domain("speed11:HSTL_I_18::") {  
      calc_mode : "speed11:HSTL_I_18::"; 
   } 
   domain("speed11:HSTL_I_DCI::") {  
      calc_mode : "speed11:HSTL_I_DCI::"; 
   } 
   domain("speed11:HSTL_I_DCI_18::") {  
      calc_mode : "speed11:HSTL_I_DCI_18::"; 
   } 
   domain("speed11:LVCMOS15::") {  
      calc_mode : "speed11:LVCMOS15::"; 
   } 
   domain("speed11:LVCMOS15:FAST:12") {  
      calc_mode : "speed11:LVCMOS15:FAST:12"; 
   } 
   domain("speed11:LVCMOS15:FAST:16") {  
      calc_mode : "speed11:LVCMOS15:FAST:16"; 
   } 
   domain("speed11:LVCMOS15:FAST:2") {  
      calc_mode : "speed11:LVCMOS15:FAST:2"; 
   } 
   domain("speed11:LVCMOS15:FAST:4") {  
      calc_mode : "speed11:LVCMOS15:FAST:4"; 
   } 
   domain("speed11:LVCMOS15:FAST:6") {  
      calc_mode : "speed11:LVCMOS15:FAST:6"; 
   } 
   domain("speed11:LVCMOS15:FAST:8") {  
      calc_mode : "speed11:LVCMOS15:FAST:8"; 
   } 
   domain("speed11:LVCMOS15:SLOW:12") {  
      calc_mode : "speed11:LVCMOS15:SLOW:12"; 
   } 
   domain("speed11:LVCMOS15:SLOW:16") {  
      calc_mode : "speed11:LVCMOS15:SLOW:16"; 
   } 
   domain("speed11:LVCMOS15:SLOW:2") {  
      calc_mode : "speed11:LVCMOS15:SLOW:2"; 
   } 
   domain("speed11:LVCMOS15:SLOW:4") {  
      calc_mode : "speed11:LVCMOS15:SLOW:4"; 
   } 
   domain("speed11:LVCMOS15:SLOW:6") {  
      calc_mode : "speed11:LVCMOS15:SLOW:6"; 
   } 
   domain("speed11:LVCMOS15:SLOW:8") {  
      calc_mode : "speed11:LVCMOS15:SLOW:8"; 
   } 
   domain("speed11:LVCMOS18::") {  
      calc_mode : "speed11:LVCMOS18::"; 
   } 
   domain("speed11:LVCMOS18:FAST:12") {  
      calc_mode : "speed11:LVCMOS18:FAST:12"; 
   } 
   domain("speed11:LVCMOS18:FAST:16") {  
      calc_mode : "speed11:LVCMOS18:FAST:16"; 
   } 
   domain("speed11:LVCMOS18:FAST:2") {  
      calc_mode : "speed11:LVCMOS18:FAST:2"; 
   } 
   domain("speed11:LVCMOS18:FAST:4") {  
      calc_mode : "speed11:LVCMOS18:FAST:4"; 
   } 
   domain("speed11:LVCMOS18:FAST:6") {  
      calc_mode : "speed11:LVCMOS18:FAST:6"; 
   } 
   domain("speed11:LVCMOS18:FAST:8") {  
      calc_mode : "speed11:LVCMOS18:FAST:8"; 
   } 
   domain("speed11:LVCMOS18:SLOW:12") {  
      calc_mode : "speed11:LVCMOS18:SLOW:12"; 
   } 
   domain("speed11:LVCMOS18:SLOW:16") {  
      calc_mode : "speed11:LVCMOS18:SLOW:16"; 
   } 
   domain("speed11:LVCMOS18:SLOW:2") {  
      calc_mode : "speed11:LVCMOS18:SLOW:2"; 
   } 
   domain("speed11:LVCMOS18:SLOW:4") {  
      calc_mode : "speed11:LVCMOS18:SLOW:4"; 
   } 
   domain("speed11:LVCMOS18:SLOW:6") {  
      calc_mode : "speed11:LVCMOS18:SLOW:6"; 
   } 
   domain("speed11:LVCMOS18:SLOW:8") {  
      calc_mode : "speed11:LVCMOS18:SLOW:8"; 
   } 
   domain("speed11:LVCMOS25::") {  
      calc_mode : "speed11:LVCMOS25::"; 
   } 
   domain("speed11:LVCMOS25:FAST:12") {  
      calc_mode : "speed11:LVCMOS25:FAST:12"; 
   } 
   domain("speed11:LVCMOS25:FAST:16") {  
      calc_mode : "speed11:LVCMOS25:FAST:16"; 
   } 
   domain("speed11:LVCMOS25:FAST:2") {  
      calc_mode : "speed11:LVCMOS25:FAST:2"; 
   } 
   domain("speed11:LVCMOS25:FAST:24") {  
      calc_mode : "speed11:LVCMOS25:FAST:24"; 
   } 
   domain("speed11:LVCMOS25:FAST:4") {  
      calc_mode : "speed11:LVCMOS25:FAST:4"; 
   } 
   domain("speed11:LVCMOS25:FAST:6") {  
      calc_mode : "speed11:LVCMOS25:FAST:6"; 
   } 
   domain("speed11:LVCMOS25:FAST:8") {  
      calc_mode : "speed11:LVCMOS25:FAST:8"; 
   } 
   domain("speed11:LVCMOS25:SLOW:12") {  
      calc_mode : "speed11:LVCMOS25:SLOW:12"; 
   } 
   domain("speed11:LVCMOS25:SLOW:16") {  
      calc_mode : "speed11:LVCMOS25:SLOW:16"; 
   } 
   domain("speed11:LVCMOS25:SLOW:2") {  
      calc_mode : "speed11:LVCMOS25:SLOW:2"; 
   } 
   domain("speed11:LVCMOS25:SLOW:24") {  
      calc_mode : "speed11:LVCMOS25:SLOW:24"; 
   } 
   domain("speed11:LVCMOS25:SLOW:4") {  
      calc_mode : "speed11:LVCMOS25:SLOW:4"; 
   } 
   domain("speed11:LVCMOS25:SLOW:6") {  
      calc_mode : "speed11:LVCMOS25:SLOW:6"; 
   } 
   domain("speed11:LVCMOS25:SLOW:8") {  
      calc_mode : "speed11:LVCMOS25:SLOW:8"; 
   } 
   domain("speed11:LVCMOS33::") {  
      calc_mode : "speed11:LVCMOS33::"; 
   } 
   domain("speed11:LVCMOS33:FAST:12") {  
      calc_mode : "speed11:LVCMOS33:FAST:12"; 
   } 
   domain("speed11:LVCMOS33:FAST:16") {  
      calc_mode : "speed11:LVCMOS33:FAST:16"; 
   } 
   domain("speed11:LVCMOS33:FAST:2") {  
      calc_mode : "speed11:LVCMOS33:FAST:2"; 
   } 
   domain("speed11:LVCMOS33:FAST:24") {  
      calc_mode : "speed11:LVCMOS33:FAST:24"; 
   } 
   domain("speed11:LVCMOS33:FAST:4") {  
      calc_mode : "speed11:LVCMOS33:FAST:4"; 
   } 
   domain("speed11:LVCMOS33:FAST:6") {  
      calc_mode : "speed11:LVCMOS33:FAST:6"; 
   } 
   domain("speed11:LVCMOS33:FAST:8") {  
      calc_mode : "speed11:LVCMOS33:FAST:8"; 
   } 
   domain("speed11:LVCMOS33:SLOW:12") {  
      calc_mode : "speed11:LVCMOS33:SLOW:12"; 
   } 
   domain("speed11:LVCMOS33:SLOW:16") {  
      calc_mode : "speed11:LVCMOS33:SLOW:16"; 
   } 
   domain("speed11:LVCMOS33:SLOW:2") {  
      calc_mode : "speed11:LVCMOS33:SLOW:2"; 
   } 
   domain("speed11:LVCMOS33:SLOW:24") {  
      calc_mode : "speed11:LVCMOS33:SLOW:24"; 
   } 
   domain("speed11:LVCMOS33:SLOW:4") {  
      calc_mode : "speed11:LVCMOS33:SLOW:4"; 
   } 
   domain("speed11:LVCMOS33:SLOW:6") {  
      calc_mode : "speed11:LVCMOS33:SLOW:6"; 
   } 
   domain("speed11:LVCMOS33:SLOW:8") {  
      calc_mode : "speed11:LVCMOS33:SLOW:8"; 
   } 
   domain("speed11:LVDCI_15::") {  
      calc_mode : "speed11:LVDCI_15::"; 
   } 
   domain("speed11:LVDCI_18::") {  
      calc_mode : "speed11:LVDCI_18::"; 
   } 
   domain("speed11:LVDCI_25::") {  
      calc_mode : "speed11:LVDCI_25::"; 
   } 
   domain("speed11:LVDCI_33::") {  
      calc_mode : "speed11:LVDCI_33::"; 
   } 
   domain("speed11:LVDCI_DV2_15::") {  
      calc_mode : "speed11:LVDCI_DV2_15::"; 
   } 
   domain("speed11:LVDCI_DV2_18::") {  
      calc_mode : "speed11:LVDCI_DV2_18::"; 
   } 
   domain("speed11:LVDCI_DV2_25::") {  
      calc_mode : "speed11:LVDCI_DV2_25::"; 
   } 
   domain("speed11:LVTTL::") {  
      calc_mode : "speed11:LVTTL::"; 
   } 
   domain("speed11:LVTTL:FAST:12") {  
      calc_mode : "speed11:LVTTL:FAST:12"; 
   } 
   domain("speed11:LVTTL:FAST:16") {  
      calc_mode : "speed11:LVTTL:FAST:16"; 
   } 
   domain("speed11:LVTTL:FAST:2") {  
      calc_mode : "speed11:LVTTL:FAST:2"; 
   } 
   domain("speed11:LVTTL:FAST:24") {  
      calc_mode : "speed11:LVTTL:FAST:24"; 
   } 
   domain("speed11:LVTTL:FAST:4") {  
      calc_mode : "speed11:LVTTL:FAST:4"; 
   } 
   domain("speed11:LVTTL:FAST:6") {  
      calc_mode : "speed11:LVTTL:FAST:6"; 
   } 
   domain("speed11:LVTTL:FAST:8") {  
      calc_mode : "speed11:LVTTL:FAST:8"; 
   } 
   domain("speed11:LVTTL:SLOW:12") {  
      calc_mode : "speed11:LVTTL:SLOW:12"; 
   } 
   domain("speed11:LVTTL:SLOW:16") {  
      calc_mode : "speed11:LVTTL:SLOW:16"; 
   } 
   domain("speed11:LVTTL:SLOW:2") {  
      calc_mode : "speed11:LVTTL:SLOW:2"; 
   } 
   domain("speed11:LVTTL:SLOW:24") {  
      calc_mode : "speed11:LVTTL:SLOW:24"; 
   } 
   domain("speed11:LVTTL:SLOW:4") {  
      calc_mode : "speed11:LVTTL:SLOW:4"; 
   } 
   domain("speed11:LVTTL:SLOW:6") {  
      calc_mode : "speed11:LVTTL:SLOW:6"; 
   } 
   domain("speed11:LVTTL:SLOW:8") {  
      calc_mode : "speed11:LVTTL:SLOW:8"; 
   } 
   domain("speed11:PCI33_3::") {  
      calc_mode : "speed11:PCI33_3::"; 
   } 
   domain("speed11:PCI66_3::") {  
      calc_mode : "speed11:PCI66_3::"; 
   } 
   domain("speed11:PCIX::") {  
      calc_mode : "speed11:PCIX::"; 
   } 
   domain("speed11:SSTL18_I::") {  
      calc_mode : "speed11:SSTL18_I::"; 
   } 
   domain("speed11:SSTL18_II::") {  
      calc_mode : "speed11:SSTL18_II::"; 
   } 
   domain("speed11:SSTL18_II_DCI::") {  
      calc_mode : "speed11:SSTL18_II_DCI::"; 
   } 
   domain("speed11:SSTL18_I_DCI::") {  
      calc_mode : "speed11:SSTL18_I_DCI::"; 
   } 
   domain("speed11:SSTL2_I::") {  
      calc_mode : "speed11:SSTL2_I::"; 
   } 
   domain("speed11:SSTL2_II::") {  
      calc_mode : "speed11:SSTL2_II::"; 
   } 
   domain("speed11:SSTL2_II_DCI::") {  
      calc_mode : "speed11:SSTL2_II_DCI::"; 
   } 
   domain("speed11:SSTL2_I_DCI::") {  
      calc_mode : "speed11:SSTL2_I_DCI::"; 
   } 
   domain("speed11::SLOW:12") {  
      calc_mode : "speed11::SLOW:12"; 
   } 
   domain("speed11::SLOW:16") {  
      calc_mode : "speed11::SLOW:16"; 
   } 
   domain("speed11::SLOW:2") {  
      calc_mode : "speed11::SLOW:2"; 
   } 
   domain("speed11::SLOW:24") {  
      calc_mode : "speed11::SLOW:24"; 
   } 
   domain("speed11::SLOW:4") {  
      calc_mode : "speed11::SLOW:4"; 
   } 
   domain("speed11::SLOW:6") {  
      calc_mode : "speed11::SLOW:6"; 
   } 
   domain("speed11::SLOW:8") {  
      calc_mode : "speed11::SLOW:8"; 
   } 
   domain("speed12:::") {  
      calc_mode : "speed12:::"; 
   } 
   domain("speed12::FAST:12") {  
      calc_mode : "speed12::FAST:12"; 
   } 
   domain("speed12::FAST:16") {  
      calc_mode : "speed12::FAST:16"; 
   } 
   domain("speed12::FAST:2") {  
      calc_mode : "speed12::FAST:2"; 
   } 
   domain("speed12::FAST:24") {  
      calc_mode : "speed12::FAST:24"; 
   } 
   domain("speed12::FAST:4") {  
      calc_mode : "speed12::FAST:4"; 
   } 
   domain("speed12::FAST:6") {  
      calc_mode : "speed12::FAST:6"; 
   } 
   domain("speed12::FAST:8") {  
      calc_mode : "speed12::FAST:8"; 
   } 
   domain("speed12:GTL::") {  
      calc_mode : "speed12:GTL::"; 
   } 
   domain("speed12:GTLP::") {  
      calc_mode : "speed12:GTLP::"; 
   } 
   domain("speed12:GTLP_DCI::") {  
      calc_mode : "speed12:GTLP_DCI::"; 
   } 
   domain("speed12:GTL_DCI::") {  
      calc_mode : "speed12:GTL_DCI::"; 
   } 
   domain("speed12:HSTL_I::") {  
      calc_mode : "speed12:HSTL_I::"; 
   } 
   domain("speed12:HSTL_II::") {  
      calc_mode : "speed12:HSTL_II::"; 
   } 
   domain("speed12:HSTL_III::") {  
      calc_mode : "speed12:HSTL_III::"; 
   } 
   domain("speed12:HSTL_III_18::") {  
      calc_mode : "speed12:HSTL_III_18::"; 
   } 
   domain("speed12:HSTL_III_DCI::") {  
      calc_mode : "speed12:HSTL_III_DCI::"; 
   } 
   domain("speed12:HSTL_III_DCI_18::") {  
      calc_mode : "speed12:HSTL_III_DCI_18::"; 
   } 
   domain("speed12:HSTL_II_18::") {  
      calc_mode : "speed12:HSTL_II_18::"; 
   } 
   domain("speed12:HSTL_II_DCI::") {  
      calc_mode : "speed12:HSTL_II_DCI::"; 
   } 
   domain("speed12:HSTL_II_DCI_18::") {  
      calc_mode : "speed12:HSTL_II_DCI_18::"; 
   } 
   domain("speed12:HSTL_IV::") {  
      calc_mode : "speed12:HSTL_IV::"; 
   } 
   domain("speed12:HSTL_IV_18::") {  
      calc_mode : "speed12:HSTL_IV_18::"; 
   } 
   domain("speed12:HSTL_IV_DCI::") {  
      calc_mode : "speed12:HSTL_IV_DCI::"; 
   } 
   domain("speed12:HSTL_IV_DCI_18::") {  
      calc_mode : "speed12:HSTL_IV_DCI_18::"; 
   } 
   domain("speed12:HSTL_I_18::") {  
      calc_mode : "speed12:HSTL_I_18::"; 
   } 
   domain("speed12:HSTL_I_DCI::") {  
      calc_mode : "speed12:HSTL_I_DCI::"; 
   } 
   domain("speed12:HSTL_I_DCI_18::") {  
      calc_mode : "speed12:HSTL_I_DCI_18::"; 
   } 
   domain("speed12:LVCMOS15::") {  
      calc_mode : "speed12:LVCMOS15::"; 
   } 
   domain("speed12:LVCMOS15:FAST:12") {  
      calc_mode : "speed12:LVCMOS15:FAST:12"; 
   } 
   domain("speed12:LVCMOS15:FAST:16") {  
      calc_mode : "speed12:LVCMOS15:FAST:16"; 
   } 
   domain("speed12:LVCMOS15:FAST:2") {  
      calc_mode : "speed12:LVCMOS15:FAST:2"; 
   } 
   domain("speed12:LVCMOS15:FAST:4") {  
      calc_mode : "speed12:LVCMOS15:FAST:4"; 
   } 
   domain("speed12:LVCMOS15:FAST:6") {  
      calc_mode : "speed12:LVCMOS15:FAST:6"; 
   } 
   domain("speed12:LVCMOS15:FAST:8") {  
      calc_mode : "speed12:LVCMOS15:FAST:8"; 
   } 
   domain("speed12:LVCMOS15:SLOW:12") {  
      calc_mode : "speed12:LVCMOS15:SLOW:12"; 
   } 
   domain("speed12:LVCMOS15:SLOW:16") {  
      calc_mode : "speed12:LVCMOS15:SLOW:16"; 
   } 
   domain("speed12:LVCMOS15:SLOW:2") {  
      calc_mode : "speed12:LVCMOS15:SLOW:2"; 
   } 
   domain("speed12:LVCMOS15:SLOW:4") {  
      calc_mode : "speed12:LVCMOS15:SLOW:4"; 
   } 
   domain("speed12:LVCMOS15:SLOW:6") {  
      calc_mode : "speed12:LVCMOS15:SLOW:6"; 
   } 
   domain("speed12:LVCMOS15:SLOW:8") {  
      calc_mode : "speed12:LVCMOS15:SLOW:8"; 
   } 
   domain("speed12:LVCMOS18::") {  
      calc_mode : "speed12:LVCMOS18::"; 
   } 
   domain("speed12:LVCMOS18:FAST:12") {  
      calc_mode : "speed12:LVCMOS18:FAST:12"; 
   } 
   domain("speed12:LVCMOS18:FAST:16") {  
      calc_mode : "speed12:LVCMOS18:FAST:16"; 
   } 
   domain("speed12:LVCMOS18:FAST:2") {  
      calc_mode : "speed12:LVCMOS18:FAST:2"; 
   } 
   domain("speed12:LVCMOS18:FAST:4") {  
      calc_mode : "speed12:LVCMOS18:FAST:4"; 
   } 
   domain("speed12:LVCMOS18:FAST:6") {  
      calc_mode : "speed12:LVCMOS18:FAST:6"; 
   } 
   domain("speed12:LVCMOS18:FAST:8") {  
      calc_mode : "speed12:LVCMOS18:FAST:8"; 
   } 
   domain("speed12:LVCMOS18:SLOW:12") {  
      calc_mode : "speed12:LVCMOS18:SLOW:12"; 
   } 
   domain("speed12:LVCMOS18:SLOW:16") {  
      calc_mode : "speed12:LVCMOS18:SLOW:16"; 
   } 
   domain("speed12:LVCMOS18:SLOW:2") {  
      calc_mode : "speed12:LVCMOS18:SLOW:2"; 
   } 
   domain("speed12:LVCMOS18:SLOW:4") {  
      calc_mode : "speed12:LVCMOS18:SLOW:4"; 
   } 
   domain("speed12:LVCMOS18:SLOW:6") {  
      calc_mode : "speed12:LVCMOS18:SLOW:6"; 
   } 
   domain("speed12:LVCMOS18:SLOW:8") {  
      calc_mode : "speed12:LVCMOS18:SLOW:8"; 
   } 
   domain("speed12:LVCMOS25::") {  
      calc_mode : "speed12:LVCMOS25::"; 
   } 
   domain("speed12:LVCMOS25:FAST:12") {  
      calc_mode : "speed12:LVCMOS25:FAST:12"; 
   } 
   domain("speed12:LVCMOS25:FAST:16") {  
      calc_mode : "speed12:LVCMOS25:FAST:16"; 
   } 
   domain("speed12:LVCMOS25:FAST:2") {  
      calc_mode : "speed12:LVCMOS25:FAST:2"; 
   } 
   domain("speed12:LVCMOS25:FAST:24") {  
      calc_mode : "speed12:LVCMOS25:FAST:24"; 
   } 
   domain("speed12:LVCMOS25:FAST:4") {  
      calc_mode : "speed12:LVCMOS25:FAST:4"; 
   } 
   domain("speed12:LVCMOS25:FAST:6") {  
      calc_mode : "speed12:LVCMOS25:FAST:6"; 
   } 
   domain("speed12:LVCMOS25:FAST:8") {  
      calc_mode : "speed12:LVCMOS25:FAST:8"; 
   } 
   domain("speed12:LVCMOS25:SLOW:12") {  
      calc_mode : "speed12:LVCMOS25:SLOW:12"; 
   } 
   domain("speed12:LVCMOS25:SLOW:16") {  
      calc_mode : "speed12:LVCMOS25:SLOW:16"; 
   } 
   domain("speed12:LVCMOS25:SLOW:2") {  
      calc_mode : "speed12:LVCMOS25:SLOW:2"; 
   } 
   domain("speed12:LVCMOS25:SLOW:24") {  
      calc_mode : "speed12:LVCMOS25:SLOW:24"; 
   } 
   domain("speed12:LVCMOS25:SLOW:4") {  
      calc_mode : "speed12:LVCMOS25:SLOW:4"; 
   } 
   domain("speed12:LVCMOS25:SLOW:6") {  
      calc_mode : "speed12:LVCMOS25:SLOW:6"; 
   } 
   domain("speed12:LVCMOS25:SLOW:8") {  
      calc_mode : "speed12:LVCMOS25:SLOW:8"; 
   } 
   domain("speed12:LVCMOS33::") {  
      calc_mode : "speed12:LVCMOS33::"; 
   } 
   domain("speed12:LVCMOS33:FAST:12") {  
      calc_mode : "speed12:LVCMOS33:FAST:12"; 
   } 
   domain("speed12:LVCMOS33:FAST:16") {  
      calc_mode : "speed12:LVCMOS33:FAST:16"; 
   } 
   domain("speed12:LVCMOS33:FAST:2") {  
      calc_mode : "speed12:LVCMOS33:FAST:2"; 
   } 
   domain("speed12:LVCMOS33:FAST:24") {  
      calc_mode : "speed12:LVCMOS33:FAST:24"; 
   } 
   domain("speed12:LVCMOS33:FAST:4") {  
      calc_mode : "speed12:LVCMOS33:FAST:4"; 
   } 
   domain("speed12:LVCMOS33:FAST:6") {  
      calc_mode : "speed12:LVCMOS33:FAST:6"; 
   } 
   domain("speed12:LVCMOS33:FAST:8") {  
      calc_mode : "speed12:LVCMOS33:FAST:8"; 
   } 
   domain("speed12:LVCMOS33:SLOW:12") {  
      calc_mode : "speed12:LVCMOS33:SLOW:12"; 
   } 
   domain("speed12:LVCMOS33:SLOW:16") {  
      calc_mode : "speed12:LVCMOS33:SLOW:16"; 
   } 
   domain("speed12:LVCMOS33:SLOW:2") {  
      calc_mode : "speed12:LVCMOS33:SLOW:2"; 
   } 
   domain("speed12:LVCMOS33:SLOW:24") {  
      calc_mode : "speed12:LVCMOS33:SLOW:24"; 
   } 
   domain("speed12:LVCMOS33:SLOW:4") {  
      calc_mode : "speed12:LVCMOS33:SLOW:4"; 
   } 
   domain("speed12:LVCMOS33:SLOW:6") {  
      calc_mode : "speed12:LVCMOS33:SLOW:6"; 
   } 
   domain("speed12:LVCMOS33:SLOW:8") {  
      calc_mode : "speed12:LVCMOS33:SLOW:8"; 
   } 
   domain("speed12:LVDCI_15::") {  
      calc_mode : "speed12:LVDCI_15::"; 
   } 
   domain("speed12:LVDCI_18::") {  
      calc_mode : "speed12:LVDCI_18::"; 
   } 
   domain("speed12:LVDCI_25::") {  
      calc_mode : "speed12:LVDCI_25::"; 
   } 
   domain("speed12:LVDCI_33::") {  
      calc_mode : "speed12:LVDCI_33::"; 
   } 
   domain("speed12:LVDCI_DV2_15::") {  
      calc_mode : "speed12:LVDCI_DV2_15::"; 
   } 
   domain("speed12:LVDCI_DV2_18::") {  
      calc_mode : "speed12:LVDCI_DV2_18::"; 
   } 
   domain("speed12:LVDCI_DV2_25::") {  
      calc_mode : "speed12:LVDCI_DV2_25::"; 
   } 
   domain("speed12:LVTTL::") {  
      calc_mode : "speed12:LVTTL::"; 
   } 
   domain("speed12:LVTTL:FAST:12") {  
      calc_mode : "speed12:LVTTL:FAST:12"; 
   } 
   domain("speed12:LVTTL:FAST:16") {  
      calc_mode : "speed12:LVTTL:FAST:16"; 
   } 
   domain("speed12:LVTTL:FAST:2") {  
      calc_mode : "speed12:LVTTL:FAST:2"; 
   } 
   domain("speed12:LVTTL:FAST:24") {  
      calc_mode : "speed12:LVTTL:FAST:24"; 
   } 
   domain("speed12:LVTTL:FAST:4") {  
      calc_mode : "speed12:LVTTL:FAST:4"; 
   } 
   domain("speed12:LVTTL:FAST:6") {  
      calc_mode : "speed12:LVTTL:FAST:6"; 
   } 
   domain("speed12:LVTTL:FAST:8") {  
      calc_mode : "speed12:LVTTL:FAST:8"; 
   } 
   domain("speed12:LVTTL:SLOW:12") {  
      calc_mode : "speed12:LVTTL:SLOW:12"; 
   } 
   domain("speed12:LVTTL:SLOW:16") {  
      calc_mode : "speed12:LVTTL:SLOW:16"; 
   } 
   domain("speed12:LVTTL:SLOW:2") {  
      calc_mode : "speed12:LVTTL:SLOW:2"; 
   } 
   domain("speed12:LVTTL:SLOW:24") {  
      calc_mode : "speed12:LVTTL:SLOW:24"; 
   } 
   domain("speed12:LVTTL:SLOW:4") {  
      calc_mode : "speed12:LVTTL:SLOW:4"; 
   } 
   domain("speed12:LVTTL:SLOW:6") {  
      calc_mode : "speed12:LVTTL:SLOW:6"; 
   } 
   domain("speed12:LVTTL:SLOW:8") {  
      calc_mode : "speed12:LVTTL:SLOW:8"; 
   } 
   domain("speed12:PCI33_3::") {  
      calc_mode : "speed12:PCI33_3::"; 
   } 
   domain("speed12:PCI66_3::") {  
      calc_mode : "speed12:PCI66_3::"; 
   } 
   domain("speed12:PCIX::") {  
      calc_mode : "speed12:PCIX::"; 
   } 
   domain("speed12:SSTL18_I::") {  
      calc_mode : "speed12:SSTL18_I::"; 
   } 
   domain("speed12:SSTL18_II::") {  
      calc_mode : "speed12:SSTL18_II::"; 
   } 
   domain("speed12:SSTL18_II_DCI::") {  
      calc_mode : "speed12:SSTL18_II_DCI::"; 
   } 
   domain("speed12:SSTL18_I_DCI::") {  
      calc_mode : "speed12:SSTL18_I_DCI::"; 
   } 
   domain("speed12:SSTL2_I::") {  
      calc_mode : "speed12:SSTL2_I::"; 
   } 
   domain("speed12:SSTL2_II::") {  
      calc_mode : "speed12:SSTL2_II::"; 
   } 
   domain("speed12:SSTL2_II_DCI::") {  
      calc_mode : "speed12:SSTL2_II_DCI::"; 
   } 
   domain("speed12:SSTL2_I_DCI::") {  
      calc_mode : "speed12:SSTL2_I_DCI::"; 
   } 
   domain("speed12::SLOW:12") {  
      calc_mode : "speed12::SLOW:12"; 
   } 
   domain("speed12::SLOW:16") {  
      calc_mode : "speed12::SLOW:16"; 
   } 
   domain("speed12::SLOW:2") {  
      calc_mode : "speed12::SLOW:2"; 
   } 
   domain("speed12::SLOW:24") {  
      calc_mode : "speed12::SLOW:24"; 
   } 
   domain("speed12::SLOW:4") {  
      calc_mode : "speed12::SLOW:4"; 
   } 
   domain("speed12::SLOW:6") {  
      calc_mode : "speed12::SLOW:6"; 
   } 
   domain("speed12::SLOW:8") {  
      calc_mode : "speed12::SLOW:8"; 
   } 
} 
cell(BUFG) {  
  area : 0;  
  resource_usage(BUFG,1);  
  pin(O) {  
    direction : output;  
    function : "I";  
    dont_connect_to_register : 1;  
    max_fanout : UNLIMITED;  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.080;
            intrinsic_fall : 0.080;
        related_pin : "I";
    }  
  }  
  pin(I) {  
    capacitance : INPUT_CAP;  
    direction : input;  
  }  
}  
cell(IBUF) {  
  fpga_domain_style : "speed:iostandard";  
  area : 0;  
  preferred : true;  
  pad_cell : true;  
  pin(O) {  
    direction : output;  
    function : "I";  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.888;
            intrinsic_fall : 0.888;
        related_pin : "I";
    }  
  }  
  pin(I) {  
    direction : input;  
    capacitance : PAD_CAP;  
    is_pad : true;  
    multicell_pad_pin : true;  
    input_voltage : LVCMOS25;  
  }  
} 
cell(OBUF) {  
  fpga_domain_style : "speed:iostandard:slew:drive";  
  area : 0;  
  preferred : true;  
  pad_cell : true;  
  pin(O) {  
    direction : output;  
    function : "IO";  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.888;
            intrinsic_fall : 0.888;
        related_pin : "IO";
    }  
  }  
  pin(IO) {  
    direction : inout;  
    is_pad : true;  
    multicell_pad_pin : true;  
    slew_control : high;  
    input_voltage : LVCMOS25;  
    output_voltage : LVCMOS25;  
    drive_current : OUTBUF_DRIVE_CURRENT_2;  
    function : "I";  
    three_state : "T";  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 2.857;
            intrinsic_fall : 2.857;
        related_pin : "I";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 2.857;
            intrinsic_fall : 2.857;
        related_pin : "T";
    }  
    timing() {  
      timing_type : three_state_disable;  
            intrinsic_rise : 2.857;
            intrinsic_fall : 2.857;
        related_pin : "T";
    }  
  }  
  pin(I T) {  
    direction : input;  
    capacitance : INPUT_CAP;  
  }  
}  
cell(CARRY4) {
  bus(DI) {
    bus_type : bus4;
    direction : input;
  }
  bus(S) {
    bus_type : bus4;
    direction : input;
  }
  bus(CO) {
    bus_type : bus4;
    direction : output;
    pin(CO[0]) {
      direction : output;
      timing() {
        timing_type : combinational;
        intrinsic_rise : 0.172;
        intrinsic_fall : 0.172;
        related_pin : "DI[0]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.172;
        intrinsic_fall : 0.172;
        related_pin : "S[0]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.140;
        intrinsic_fall : 0.140;
        related_pin : "CI";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.278;
        intrinsic_fall : 0.278;
        related_pin : "CYINIT";
      }
    }
    pin(CO[1]) {
      direction : output;
      timing() {
        timing_type : combinational;
        intrinsic_rise : 0.229;
        intrinsic_fall : 0.229;
        related_pin : "DI[1]";
      }
      timing() {
        timing_type : combinational;
        intrinsic_rise : 0.239;
        intrinsic_fall : 0.239;
        related_pin : "DI[0]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.230;
        intrinsic_fall : 0.230;
        related_pin : "S[1]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.213;
        intrinsic_fall : 0.213;
        related_pin : "S[0]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.086;
        intrinsic_fall : 0.086;
        related_pin : "CI";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.258;
        intrinsic_fall : 0.258;
        related_pin : "CYINIT";
      } 
    }
    pin(CO[2]) {
      direction : output;
      timing() {
        timing_type : combinational;
        intrinsic_rise : 0.185;
        intrinsic_fall : 0.185;
        related_pin : "DI[2]";
      }
      timing() {
        timing_type : combinational;
        intrinsic_rise : 0.269;
        intrinsic_fall : 0.269;
        related_pin : "DI[1]";
      }
      timing() {
        timing_type : combinational;
        intrinsic_rise : 0.280;
        intrinsic_fall : 0.280;
        related_pin : "DI[0]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.133;
        intrinsic_fall : 0.133;
        related_pin : "S[2]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.270;
        intrinsic_fall : 0.270;
        related_pin : "S[1]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.255;
        intrinsic_fall : 0.255;
        related_pin : "S[0]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.123;
        intrinsic_fall : 0.123;
        related_pin : "CI";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.300;
        intrinsic_fall : 0.300;
        related_pin : "CYINIT";
      } 
    }
    pin(CO[3]) {
      direction : output;
      timing() {
        timing_type : combinational;
        intrinsic_rise : 0.184;
        intrinsic_fall : 0.184;
        related_pin : "DI[3]";
      }
      timing() {
        timing_type : combinational;
        intrinsic_rise : 0.191;
        intrinsic_fall : 0.191;
        related_pin : "DI[2]";
      }
      timing() {
        timing_type : combinational;
        intrinsic_rise : 0.242;
        intrinsic_fall : 0.242;
        related_pin : "DI[1]";
     }
      timing() {
        timing_type : combinational;
        intrinsic_rise : 0.262;
        intrinsic_fall : 0.262;
        related_pin : "DI[0]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.177;
        intrinsic_fall : 0.177;
        related_pin : "S[3]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.178;
        intrinsic_fall : 0.178;
        related_pin : "S[2]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.245;
        intrinsic_fall : 0.245;
        related_pin : "S[1]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.240;
        intrinsic_fall : 0.240;
        related_pin : "S[0]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.049;
        intrinsic_fall : 0.049;
        related_pin : "CI";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.279;
        intrinsic_fall : 0.279;
        related_pin : "CYINIT";
      }  
    }
  }
  bus(O) {
    bus_type : bus4;
    direction : output;
    pin(O[0]) {
      direction : output;
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.243;
        intrinsic_fall : 0.243;
        related_pin : "CYINIT";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.110;
        intrinsic_fall : 0.110;
        related_pin : "CI";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.110;
        intrinsic_fall : 0.110;
        related_pin : "S[0]";
      }
    }
    pin(O[1]) {
      direction : output;
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.094;
        intrinsic_fall : 0.094;
        related_pin : "S[1]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.196;
        intrinsic_fall : 0.196;
        related_pin : "S[0]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.296;
        intrinsic_fall : 0.296;
        related_pin : "CYINIT";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.159;
        intrinsic_fall : 0.159;
        related_pin : "CI";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.194;
        intrinsic_fall : 0.194;
        related_pin : "DI[0]";
      }
    }
    pin(O[2]) {
      direction : output;
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.103;
        intrinsic_fall : 0.103;
        related_pin : "S[2]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.259;
        intrinsic_fall : 0.259;
        related_pin : "S[1]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.245;
        intrinsic_fall : 0.245;
        related_pin : "S[0]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.258;
        intrinsic_fall : 0.258;
        related_pin : "DI[1]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.268;
        intrinsic_fall : 0.268;
        related_pin : "DI[0]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.288;
        intrinsic_fall : 0.288;
        related_pin : "CYINIT";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.114;
        intrinsic_fall : 0.114;
        related_pin : "CI";
      }
    }
    pin(O[3]) {
      direction : output;
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.102;
        intrinsic_fall : 0.102;
        related_pin : "S[3]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.163;
        intrinsic_fall : 0.163;
        related_pin : "S[2]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.288;
        intrinsic_fall : 0.288;
        related_pin : "S[1]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.287;
        intrinsic_fall : 0.287;
        related_pin : "S[0]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.217;
        intrinsic_fall : 0.217;
        related_pin : "DI[2]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.288;
        intrinsic_fall : 0.288;
        related_pin : "DI[1]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.308;
        intrinsic_fall : 0.308;
        related_pin : "DI[0]";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.324;
        intrinsic_fall : 0.324;
        related_pin : "CYINIT";
      }
      timing() { 
        timing_type : combinational;
        intrinsic_rise : 0.152;
        intrinsic_fall : 0.152;
        related_pin : "CI";
      }
    }
  }
  pin(CI) {
    direction : input;
  }
  pin(CYINIT) {
    direction : input;
  }
}
cell(DSP48E1) {
  bus(ACOUT) {
    bus_type : bus30 ;
    direction : output;
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ACASCREG_0_A_INPUT_DIRECT";
			intrinsic_rise : 0.453;
			intrinsic_fall : 0.453;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ACASCREG_0_A_INPUT_CASCADE";
			intrinsic_rise : 0.315;
			intrinsic_fall : 0.315;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ACASCREG_1";
			intrinsic_rise : 0.542;
			intrinsic_fall : 0.542;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ACASCREG_2";
			intrinsic_rise : 0.542;
			intrinsic_fall : 0.542;
			related_pin : "CLK";
		}
  }
  bus(BCOUT) {
    bus_type : bus18 ;
    direction : output;
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BCASCREG_0_B_INPUT_DIRECT";
			intrinsic_rise : 0.462;
			intrinsic_fall : 0.462;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BCASCREG_0_B_INPUT_CASCADE";
			intrinsic_rise : 0.298;
			intrinsic_fall : 0.298;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.BCASCREG_1";
			intrinsic_rise : 0.525;
			intrinsic_fall : 0.525;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.BCASCREG_2";
			intrinsic_rise : 0.525;
			intrinsic_fall : 0.525;
			related_pin : "CLK";
		}
  }
  pin(CARRYCASCOUT) {
    direction : output;
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.434;
			intrinsic_fall : 3.434;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.434;
			intrinsic_fall : 3.434;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.6;
			intrinsic_fall : 2.6;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.6;
			intrinsic_fall : 2.6;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.5;
			intrinsic_fall : 1.5;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.5;
			intrinsic_fall : 1.5;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.297;
			intrinsic_fall : 3.297;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.297;
			intrinsic_fall : 3.297;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.361;
			intrinsic_fall : 1.361;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.463;
			intrinsic_fall : 2.463;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.463;
			intrinsic_fall : 2.463;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.361;
			intrinsic_fall : 1.361;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.361;
			intrinsic_fall : 1.361;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_PREG_0";
			intrinsic_rise : 1.536;
			intrinsic_fall : 1.536;
			related_pin : "ALUMODE[3] ALUMODE[2] ALUMODE[1] ALUMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.489;
			intrinsic_fall : 2.489;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.489;
			intrinsic_fall : 2.489;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.488;
			intrinsic_fall : 1.488;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.488;
			intrinsic_fall : 1.488;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.325;
			intrinsic_fall : 2.325;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.325;
			intrinsic_fall : 2.325;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.325;
			intrinsic_fall : 1.325;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.325;
			intrinsic_fall : 1.325;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CREG_0_PREG_0";
			intrinsic_rise : 1.332;
			intrinsic_fall : 1.332;
			related_pin : "C[47] C[46] C[45] C[44] C[43] C[42] C[41] C[40] C[39] C[38] C[37] C[36] C[35] C[34] C[33] C[32] C[31] C[30] C[29] C[28] C[27] C[26] C[25] C[24] C[23] C[22] C[21] C[20] C[19] C[18] C[17] C[16] C[15] C[14] C[13] C[12] C[11] C[10] C[9] C[8] C[7] C[6] C[5] C[4] C[3] C[2] C[1] C[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 0.934;
			intrinsic_fall : 0.934;
			related_pin : "CARRYCASCIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINREG_0_PREG_0";
			intrinsic_rise : 1.101;
			intrinsic_fall : 1.101;
			related_pin : "CARRYIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_PREG_0";
			intrinsic_rise : 1.406;
			intrinsic_fall : 1.406;
			related_pin : "CARRYINSEL[2] CARRYINSEL[1] CARRYINSEL[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.359;
			intrinsic_fall : 3.359;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.359;
			intrinsic_fall : 3.359;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.653;
			intrinsic_fall : 2.653;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.653;
			intrinsic_fall : 2.653;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.487;
			intrinsic_fall : 3.487;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.487;
			intrinsic_fall : 3.487;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.546;
			intrinsic_fall : 2.546;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.546;
			intrinsic_fall : 2.546;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 1.147;
			intrinsic_fall : 1.147;
			related_pin : "MULTSIGNIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.OPMODEREG_0_PREG_0";
			intrinsic_rise : 1.644;
			intrinsic_fall : 1.644;
			related_pin : "OPMODE[6] OPMODE[5] OPMODE[4] OPMODE[3] OPMODE[2] OPMODE[1] OPMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 1.147;
			intrinsic_fall : 1.147;
			related_pin : "PCIN[47] PCIN[46] PCIN[45] PCIN[44] PCIN[43] PCIN[42] PCIN[41] PCIN[40] PCIN[39] PCIN[38] PCIN[37] PCIN[36] PCIN[35] PCIN[34] PCIN[33] PCIN[32] PCIN[31] PCIN[30] PCIN[29] PCIN[28] PCIN[27] PCIN[26] PCIN[25] PCIN[24] PCIN[23] PCIN[22] PCIN[21] PCIN[20] PCIN[19] PCIN[18] PCIN[17] PCIN[16] PCIN[15] PCIN[14] PCIN[13] PCIN[12] PCIN[11] PCIN[10] PCIN[9] PCIN[8] PCIN[7] PCIN[6] PCIN[5] PCIN[4] PCIN[3] PCIN[2] PCIN[1] PCIN[0] ";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.323;
			intrinsic_fall : 1.323;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.323;
			intrinsic_fall : 1.323;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.523;
			intrinsic_fall : 1.523;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.523;
			intrinsic_fall : 1.523;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.638;
			intrinsic_fall : 1.638;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.638;
			intrinsic_fall : 1.638;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.635;
			intrinsic_fall : 1.635;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.635;
			intrinsic_fall : 1.635;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.52;
			intrinsic_fall : 3.52;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.52;
			intrinsic_fall : 3.52;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.592;
			intrinsic_fall : 2.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.592;
			intrinsic_fall : 2.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.52;
			intrinsic_fall : 3.52;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.52;
			intrinsic_fall : 3.52;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.592;
			intrinsic_fall : 2.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.592;
			intrinsic_fall : 2.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.52;
			intrinsic_fall : 3.52;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.612;
			intrinsic_fall : 3.612;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.612;
			intrinsic_fall : 3.612;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.543;
			intrinsic_fall : 3.543;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.543;
			intrinsic_fall : 3.543;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.543;
			intrinsic_fall : 3.543;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.543;
			intrinsic_fall : 3.543;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.506;
			intrinsic_fall : 2.506;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.506;
			intrinsic_fall : 2.506;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.624;
			intrinsic_fall : 1.624;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.624;
			intrinsic_fall : 1.624;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.323;
			intrinsic_fall : 1.323;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.323;
			intrinsic_fall : 1.323;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.323;
			intrinsic_fall : 1.323;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.323;
			intrinsic_fall : 1.323;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.323;
			intrinsic_fall : 1.323;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.523;
			intrinsic_fall : 1.523;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.523;
			intrinsic_fall : 1.523;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.523;
			intrinsic_fall : 1.523;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.523;
			intrinsic_fall : 1.523;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.523;
			intrinsic_fall : 1.523;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.638;
			intrinsic_fall : 1.638;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.638;
			intrinsic_fall : 1.638;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.638;
			intrinsic_fall : 1.638;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.638;
			intrinsic_fall : 1.638;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.638;
			intrinsic_fall : 1.638;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.635;
			intrinsic_fall : 1.635;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.635;
			intrinsic_fall : 1.635;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.778;
			intrinsic_fall : 2.778;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.778;
			intrinsic_fall : 2.778;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.592;
			intrinsic_fall : 2.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.592;
			intrinsic_fall : 2.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.579;
			intrinsic_fall : 1.579;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.579;
			intrinsic_fall : 1.579;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.579;
			intrinsic_fall : 1.579;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.592;
			intrinsic_fall : 2.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.592;
			intrinsic_fall : 2.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.579;
			intrinsic_fall : 1.579;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.579;
			intrinsic_fall : 1.579;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.579;
			intrinsic_fall : 1.579;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.709;
			intrinsic_fall : 2.709;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.709;
			intrinsic_fall : 2.709;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.592;
			intrinsic_fall : 1.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.592;
			intrinsic_fall : 1.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.592;
			intrinsic_fall : 1.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.709;
			intrinsic_fall : 2.709;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.709;
			intrinsic_fall : 2.709;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.592;
			intrinsic_fall : 1.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.592;
			intrinsic_fall : 1.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.592;
			intrinsic_fall : 1.592;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.635;
			intrinsic_fall : 1.635;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.635;
			intrinsic_fall : 1.635;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.OPMODEREG_1_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.635;
			intrinsic_fall : 1.635;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.PREG_1";
			intrinsic_rise : 0.44;
			intrinsic_fall : 0.44;
			related_pin : "CLK";
		}
  }
  pin(MULTSIGNOUT) {
    direction : output;
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.207;
			intrinsic_fall : 3.207;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.207;
			intrinsic_fall : 3.207;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.373;
			intrinsic_fall : 2.373;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.373;
			intrinsic_fall : 2.373;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.273;
			intrinsic_fall : 1.273;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.273;
			intrinsic_fall : 1.273;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.07;
			intrinsic_fall : 3.07;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.07;
			intrinsic_fall : 3.07;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.135;
			intrinsic_fall : 1.135;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.236;
			intrinsic_fall : 2.236;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.236;
			intrinsic_fall : 2.236;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.135;
			intrinsic_fall : 1.135;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.135;
			intrinsic_fall : 1.135;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_PREG_0";
			intrinsic_rise : 1.309;
			intrinsic_fall : 1.309;
			related_pin : "ALUMODE[3] ALUMODE[2] ALUMODE[1] ALUMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.262;
			intrinsic_fall : 2.262;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.262;
			intrinsic_fall : 2.262;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.262;
			intrinsic_fall : 1.262;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.262;
			intrinsic_fall : 1.262;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.099;
			intrinsic_fall : 2.099;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.099;
			intrinsic_fall : 2.099;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.098;
			intrinsic_fall : 1.098;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.098;
			intrinsic_fall : 1.098;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CREG_0_PREG_0";
			intrinsic_rise : 1.106;
			intrinsic_fall : 1.106;
			related_pin : "C[47] C[46] C[45] C[44] C[43] C[42] C[41] C[40] C[39] C[38] C[37] C[36] C[35] C[34] C[33] C[32] C[31] C[30] C[29] C[28] C[27] C[26] C[25] C[24] C[23] C[22] C[21] C[20] C[19] C[18] C[17] C[16] C[15] C[14] C[13] C[12] C[11] C[10] C[9] C[8] C[7] C[6] C[5] C[4] C[3] C[2] C[1] C[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 0.707;
			intrinsic_fall : 0.707;
			related_pin : "CARRYCASCIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINREG_0_PREG_0";
			intrinsic_rise : 0.875;
			intrinsic_fall : 0.875;
			related_pin : "CARRYIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_PREG_0";
			intrinsic_rise : 1.179;
			intrinsic_fall : 1.179;
			related_pin : "CARRYINSEL[2] CARRYINSEL[1] CARRYINSEL[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.132;
			intrinsic_fall : 3.132;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.132;
			intrinsic_fall : 3.132;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.426;
			intrinsic_fall : 2.426;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.426;
			intrinsic_fall : 2.426;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.26;
			intrinsic_fall : 3.26;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.26;
			intrinsic_fall : 3.26;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.319;
			intrinsic_fall : 2.319;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.319;
			intrinsic_fall : 2.319;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 0.92;
			intrinsic_fall : 0.92;
			related_pin : "MULTSIGNIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.OPMODEREG_0_PREG_0";
			intrinsic_rise : 1.418;
			intrinsic_fall : 1.418;
			related_pin : "OPMODE[6] OPMODE[5] OPMODE[4] OPMODE[3] OPMODE[2] OPMODE[1] OPMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 0.92;
			intrinsic_fall : 0.92;
			related_pin : "PCIN[47] PCIN[46] PCIN[45] PCIN[44] PCIN[43] PCIN[42] PCIN[41] PCIN[40] PCIN[39] PCIN[38] PCIN[37] PCIN[36] PCIN[35] PCIN[34] PCIN[33] PCIN[32] PCIN[31] PCIN[30] PCIN[29] PCIN[28] PCIN[27] PCIN[26] PCIN[25] PCIN[24] PCIN[23] PCIN[22] PCIN[21] PCIN[20] PCIN[19] PCIN[18] PCIN[17] PCIN[16] PCIN[15] PCIN[14] PCIN[13] PCIN[12] PCIN[11] PCIN[10] PCIN[9] PCIN[8] PCIN[7] PCIN[6] PCIN[5] PCIN[4] PCIN[3] PCIN[2] PCIN[1] PCIN[0] ";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.213;
			intrinsic_fall : 1.213;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.213;
			intrinsic_fall : 1.213;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.096;
			intrinsic_fall : 1.096;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.096;
			intrinsic_fall : 1.096;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.296;
			intrinsic_fall : 1.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.296;
			intrinsic_fall : 1.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.408;
			intrinsic_fall : 1.408;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.408;
			intrinsic_fall : 1.408;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.294;
			intrinsic_fall : 3.294;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.294;
			intrinsic_fall : 3.294;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.365;
			intrinsic_fall : 2.365;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.365;
			intrinsic_fall : 2.365;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.294;
			intrinsic_fall : 3.294;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.294;
			intrinsic_fall : 3.294;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.365;
			intrinsic_fall : 2.365;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.365;
			intrinsic_fall : 2.365;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.294;
			intrinsic_fall : 3.294;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.294;
			intrinsic_fall : 3.294;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.385;
			intrinsic_fall : 3.385;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.385;
			intrinsic_fall : 3.385;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.317;
			intrinsic_fall : 3.317;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.317;
			intrinsic_fall : 3.317;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.317;
			intrinsic_fall : 3.317;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.317;
			intrinsic_fall : 3.317;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.28;
			intrinsic_fall : 2.28;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.28;
			intrinsic_fall : 2.28;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.398;
			intrinsic_fall : 1.398;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.398;
			intrinsic_fall : 1.398;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.213;
			intrinsic_fall : 1.213;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.213;
			intrinsic_fall : 1.213;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.213;
			intrinsic_fall : 1.213;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.213;
			intrinsic_fall : 1.213;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.213;
			intrinsic_fall : 1.213;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.096;
			intrinsic_fall : 1.096;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.096;
			intrinsic_fall : 1.096;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.096;
			intrinsic_fall : 1.096;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.096;
			intrinsic_fall : 1.096;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.096;
			intrinsic_fall : 1.096;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.296;
			intrinsic_fall : 1.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.296;
			intrinsic_fall : 1.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.296;
			intrinsic_fall : 1.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.296;
			intrinsic_fall : 1.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.296;
			intrinsic_fall : 1.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.408;
			intrinsic_fall : 1.408;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.408;
			intrinsic_fall : 1.408;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.551;
			intrinsic_fall : 2.551;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.551;
			intrinsic_fall : 2.551;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.365;
			intrinsic_fall : 2.365;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.365;
			intrinsic_fall : 2.365;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.352;
			intrinsic_fall : 1.352;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.352;
			intrinsic_fall : 1.352;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.352;
			intrinsic_fall : 1.352;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.365;
			intrinsic_fall : 2.365;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.365;
			intrinsic_fall : 2.365;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.352;
			intrinsic_fall : 1.352;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.352;
			intrinsic_fall : 1.352;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.352;
			intrinsic_fall : 1.352;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.482;
			intrinsic_fall : 2.482;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.482;
			intrinsic_fall : 2.482;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.366;
			intrinsic_fall : 1.366;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.366;
			intrinsic_fall : 1.366;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.366;
			intrinsic_fall : 1.366;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.482;
			intrinsic_fall : 2.482;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.482;
			intrinsic_fall : 2.482;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.366;
			intrinsic_fall : 1.366;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.366;
			intrinsic_fall : 1.366;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.366;
			intrinsic_fall : 1.366;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.408;
			intrinsic_fall : 1.408;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.408;
			intrinsic_fall : 1.408;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.OPMODEREG_1_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.408;
			intrinsic_fall : 1.408;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.PREG_1";
			intrinsic_rise : 0.368;
			intrinsic_fall : 0.368;
			related_pin : "CLK";
		}
  }
  bus(PCOUT) {
    bus_type : bus48 ;
    direction : output;
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.351;
			intrinsic_fall : 3.351;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.351;
			intrinsic_fall : 3.351;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.517;
			intrinsic_fall : 2.517;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.517;
			intrinsic_fall : 2.517;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.416;
			intrinsic_fall : 1.416;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.416;
			intrinsic_fall : 1.416;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.214;
			intrinsic_fall : 3.214;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.214;
			intrinsic_fall : 3.214;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.278;
			intrinsic_fall : 1.278;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.38;
			intrinsic_fall : 2.38;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.38;
			intrinsic_fall : 2.38;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.278;
			intrinsic_fall : 1.278;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.278;
			intrinsic_fall : 1.278;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_PREG_0";
			intrinsic_rise : 1.453;
			intrinsic_fall : 1.453;
			related_pin : "ALUMODE[3] ALUMODE[2] ALUMODE[1] ALUMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.406;
			intrinsic_fall : 2.406;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.406;
			intrinsic_fall : 2.406;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.405;
			intrinsic_fall : 1.405;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.405;
			intrinsic_fall : 1.405;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.242;
			intrinsic_fall : 2.242;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.242;
			intrinsic_fall : 2.242;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.242;
			intrinsic_fall : 1.242;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.242;
			intrinsic_fall : 1.242;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CREG_0_PREG_0";
			intrinsic_rise : 1.249;
			intrinsic_fall : 1.249;
			related_pin : "C[47] C[46] C[45] C[44] C[43] C[42] C[41] C[40] C[39] C[38] C[37] C[36] C[35] C[34] C[33] C[32] C[31] C[30] C[29] C[28] C[27] C[26] C[25] C[24] C[23] C[22] C[21] C[20] C[19] C[18] C[17] C[16] C[15] C[14] C[13] C[12] C[11] C[10] C[9] C[8] C[7] C[6] C[5] C[4] C[3] C[2] C[1] C[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 0.851;
			intrinsic_fall : 0.851;
			related_pin : "CARRYCASCIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINREG_0_PREG_0";
			intrinsic_rise : 1.018;
			intrinsic_fall : 1.018;
			related_pin : "CARRYIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_PREG_0";
			intrinsic_rise : 1.323;
			intrinsic_fall : 1.323;
			related_pin : "CARRYINSEL[2] CARRYINSEL[1] CARRYINSEL[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.136;
			intrinsic_fall : 3.136;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.136;
			intrinsic_fall : 3.136;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.57;
			intrinsic_fall : 2.57;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.57;
			intrinsic_fall : 2.57;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.404;
			intrinsic_fall : 3.404;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.404;
			intrinsic_fall : 3.404;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.463;
			intrinsic_fall : 2.463;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.463;
			intrinsic_fall : 2.463;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 1.064;
			intrinsic_fall : 1.064;
			related_pin : "MULTSIGNIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.OPMODEREG_0_PREG_0";
			intrinsic_rise : 1.561;
			intrinsic_fall : 1.561;
			related_pin : "OPMODE[6] OPMODE[5] OPMODE[4] OPMODE[3] OPMODE[2] OPMODE[1] OPMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.OPMODEREG_0_PREG_0";
			intrinsic_rise : 1.064;
			intrinsic_fall : 1.064;
			related_pin : "PCIN[47] PCIN[46] PCIN[45] PCIN[44] PCIN[43] PCIN[42] PCIN[41] PCIN[40] PCIN[39] PCIN[38] PCIN[37] PCIN[36] PCIN[35] PCIN[34] PCIN[33] PCIN[32] PCIN[31] PCIN[30] PCIN[29] PCIN[28] PCIN[27] PCIN[26] PCIN[25] PCIN[24] PCIN[23] PCIN[22] PCIN[21] PCIN[20] PCIN[19] PCIN[18] PCIN[17] PCIN[16] PCIN[15] PCIN[14] PCIN[13] PCIN[12] PCIN[11] PCIN[10] PCIN[9] PCIN[8] PCIN[7] PCIN[6] PCIN[5] PCIN[4] PCIN[3] PCIN[2] PCIN[1] PCIN[0] ";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.356;
			intrinsic_fall : 1.356;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.356;
			intrinsic_fall : 1.356;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.24;
			intrinsic_fall : 1.24;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.24;
			intrinsic_fall : 1.24;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.555;
			intrinsic_fall : 1.555;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.555;
			intrinsic_fall : 1.555;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.552;
			intrinsic_fall : 1.552;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.552;
			intrinsic_fall : 1.552;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.437;
			intrinsic_fall : 3.437;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.437;
			intrinsic_fall : 3.437;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.508;
			intrinsic_fall : 2.508;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.508;
			intrinsic_fall : 2.508;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.437;
			intrinsic_fall : 3.437;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.437;
			intrinsic_fall : 3.437;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.508;
			intrinsic_fall : 2.508;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.508;
			intrinsic_fall : 2.508;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.437;
			intrinsic_fall : 3.437;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.437;
			intrinsic_fall : 3.437;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.529;
			intrinsic_fall : 3.529;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.529;
			intrinsic_fall : 3.529;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.46;
			intrinsic_fall : 3.46;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.46;
			intrinsic_fall : 3.46;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.46;
			intrinsic_fall : 3.46;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.46;
			intrinsic_fall : 3.46;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.423;
			intrinsic_fall : 2.423;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.423;
			intrinsic_fall : 2.423;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.541;
			intrinsic_fall : 1.541;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.541;
			intrinsic_fall : 1.541;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.356;
			intrinsic_fall : 1.356;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.356;
			intrinsic_fall : 1.356;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.356;
			intrinsic_fall : 1.356;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.356;
			intrinsic_fall : 1.356;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.356;
			intrinsic_fall : 1.356;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.24;
			intrinsic_fall : 1.24;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.24;
			intrinsic_fall : 1.24;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.24;
			intrinsic_fall : 1.24;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.24;
			intrinsic_fall : 1.24;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.24;
			intrinsic_fall : 1.24;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.439;
			intrinsic_fall : 1.439;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.555;
			intrinsic_fall : 1.555;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.555;
			intrinsic_fall : 1.555;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.555;
			intrinsic_fall : 1.555;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.555;
			intrinsic_fall : 1.555;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.555;
			intrinsic_fall : 1.555;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.552;
			intrinsic_fall : 1.552;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.552;
			intrinsic_fall : 1.552;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.695;
			intrinsic_fall : 2.695;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.695;
			intrinsic_fall : 2.695;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.508;
			intrinsic_fall : 2.508;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.508;
			intrinsic_fall : 2.508;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.496;
			intrinsic_fall : 1.496;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.496;
			intrinsic_fall : 1.496;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.496;
			intrinsic_fall : 1.496;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.508;
			intrinsic_fall : 2.508;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.508;
			intrinsic_fall : 2.508;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.496;
			intrinsic_fall : 1.496;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.496;
			intrinsic_fall : 1.496;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.496;
			intrinsic_fall : 1.496;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.626;
			intrinsic_fall : 2.626;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.626;
			intrinsic_fall : 2.626;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.509;
			intrinsic_fall : 1.509;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.509;
			intrinsic_fall : 1.509;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.509;
			intrinsic_fall : 1.509;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.626;
			intrinsic_fall : 2.626;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.626;
			intrinsic_fall : 2.626;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.509;
			intrinsic_fall : 1.509;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.509;
			intrinsic_fall : 1.509;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.509;
			intrinsic_fall : 1.509;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.552;
			intrinsic_fall : 1.552;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.552;
			intrinsic_fall : 1.552;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.OPMODEREG_1_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.552;
			intrinsic_fall : 1.552;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.PREG_1";
			intrinsic_rise : 0.368;
			intrinsic_fall : 0.368;
			related_pin : "CLK";
		}
  }
  pin(OVERFLOW) {
    direction : output;
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.PREG_1";
			intrinsic_rise : 0.454;
			intrinsic_fall : 0.454;
			related_pin : "CLK";
		}
  }
  pin(PATTERNBDETECT) {
    direction : output;
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.587;
			intrinsic_fall : 3.587;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.587;
			intrinsic_fall : 3.587;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.753;
			intrinsic_fall : 2.753;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.753;
			intrinsic_fall : 2.753;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.652;
			intrinsic_fall : 1.652;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.652;
			intrinsic_fall : 1.652;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.449;
			intrinsic_fall : 3.449;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.449;
			intrinsic_fall : 3.449;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.514;
			intrinsic_fall : 1.514;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.615;
			intrinsic_fall : 2.615;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.615;
			intrinsic_fall : 2.615;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.514;
			intrinsic_fall : 1.514;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.514;
			intrinsic_fall : 1.514;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_PREG_0";
			intrinsic_rise : 1.548;
			intrinsic_fall : 1.548;
			related_pin : "ALUMODE[3] ALUMODE[2] ALUMODE[1] ALUMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.641;
			intrinsic_fall : 2.641;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.641;
			intrinsic_fall : 2.641;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.64;
			intrinsic_fall : 1.64;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.64;
			intrinsic_fall : 1.64;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.477;
			intrinsic_fall : 2.477;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.477;
			intrinsic_fall : 2.477;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.478;
			intrinsic_fall : 1.478;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.478;
			intrinsic_fall : 1.478;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CREG_0_PREG_0";
			intrinsic_rise : 1.484;
			intrinsic_fall : 1.484;
			related_pin : "C[47] C[46] C[45] C[44] C[43] C[42] C[41] C[40] C[39] C[38] C[37] C[36] C[35] C[34] C[33] C[32] C[31] C[30] C[29] C[28] C[27] C[26] C[25] C[24] C[23] C[22] C[21] C[20] C[19] C[18] C[17] C[16] C[15] C[14] C[13] C[12] C[11] C[10] C[9] C[8] C[7] C[6] C[5] C[4] C[3] C[2] C[1] C[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 1.086;
			intrinsic_fall : 1.086;
			related_pin : "CARRYCASCIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINREG_0_PREG_0";
			intrinsic_rise : 1.253;
			intrinsic_fall : 1.253;
			related_pin : "CARRYIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_PREG_0";
			intrinsic_rise : 1.558;
			intrinsic_fall : 1.558;
			related_pin : "CARRYINSEL[2] CARRYINSEL[1] CARRYINSEL[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.511;
			intrinsic_fall : 3.511;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.511;
			intrinsic_fall : 3.511;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.805;
			intrinsic_fall : 2.805;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.805;
			intrinsic_fall : 2.805;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.639;
			intrinsic_fall : 3.639;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.639;
			intrinsic_fall : 3.639;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.699;
			intrinsic_fall : 2.699;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.699;
			intrinsic_fall : 2.699;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 1.299;
			intrinsic_fall : 1.299;
			related_pin : "MULTSIGNIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.OPMODEREG_0_PREG_0";
			intrinsic_rise : 1.797;
			intrinsic_fall : 1.797;
			related_pin : "OPMODE[6] OPMODE[5] OPMODE[4] OPMODE[3] OPMODE[2] OPMODE[1] OPMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 1.299;
			intrinsic_fall : 1.299;
			related_pin : "PCIN[47] PCIN[46] PCIN[45] PCIN[44] PCIN[43] PCIN[42] PCIN[41] PCIN[40] PCIN[39] PCIN[38] PCIN[37] PCIN[36] PCIN[35] PCIN[34] PCIN[33] PCIN[32] PCIN[31] PCIN[30] PCIN[29] PCIN[28] PCIN[27] PCIN[26] PCIN[25] PCIN[24] PCIN[23] PCIN[22] PCIN[21] PCIN[20] PCIN[19] PCIN[18] PCIN[17] PCIN[16] PCIN[15] PCIN[14] PCIN[13] PCIN[12] PCIN[11] PCIN[10] PCIN[9] PCIN[8] PCIN[7] PCIN[6] PCIN[5] PCIN[4] PCIN[3] PCIN[2] PCIN[1] PCIN[0] ";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.673;
			intrinsic_fall : 3.673;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.673;
			intrinsic_fall : 3.673;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.673;
			intrinsic_fall : 3.673;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.673;
			intrinsic_fall : 3.673;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.673;
			intrinsic_fall : 3.673;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.673;
			intrinsic_fall : 3.673;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.765;
			intrinsic_fall : 3.765;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.765;
			intrinsic_fall : 3.765;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.696;
			intrinsic_fall : 3.696;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.696;
			intrinsic_fall : 3.696;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.696;
			intrinsic_fall : 3.696;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.696;
			intrinsic_fall : 3.696;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.658;
			intrinsic_fall : 2.658;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.658;
			intrinsic_fall : 2.658;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.777;
			intrinsic_fall : 1.777;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.777;
			intrinsic_fall : 1.777;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.931;
			intrinsic_fall : 2.931;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.931;
			intrinsic_fall : 2.931;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.731;
			intrinsic_fall : 1.731;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.731;
			intrinsic_fall : 1.731;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.731;
			intrinsic_fall : 1.731;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.731;
			intrinsic_fall : 1.731;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.731;
			intrinsic_fall : 1.731;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.731;
			intrinsic_fall : 1.731;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.862;
			intrinsic_fall : 2.862;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.862;
			intrinsic_fall : 2.862;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.744;
			intrinsic_fall : 1.744;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.744;
			intrinsic_fall : 1.744;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.744;
			intrinsic_fall : 1.744;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.744;
			intrinsic_fall : 1.744;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.744;
			intrinsic_fall : 1.744;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.OPMODEREG_1_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.PREG_1";
			intrinsic_rise : 0.43;
			intrinsic_fall : 0.43;
			related_pin : "CLK";
		}
  }
  pin(PATTERNDETECT) {
    direction : output;
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.587;
			intrinsic_fall : 3.587;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.587;
			intrinsic_fall : 3.587;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.753;
			intrinsic_fall : 2.753;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.753;
			intrinsic_fall : 2.753;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.652;
			intrinsic_fall : 1.652;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.652;
			intrinsic_fall : 1.652;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.449;
			intrinsic_fall : 3.449;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.449;
			intrinsic_fall : 3.449;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.514;
			intrinsic_fall : 1.514;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.615;
			intrinsic_fall : 2.615;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.615;
			intrinsic_fall : 2.615;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.514;
			intrinsic_fall : 1.514;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.514;
			intrinsic_fall : 1.514;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_PREG_0";
			intrinsic_rise : 1.548;
			intrinsic_fall : 1.548;
			related_pin : "ALUMODE[3] ALUMODE[2] ALUMODE[1] ALUMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.641;
			intrinsic_fall : 2.641;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.641;
			intrinsic_fall : 2.641;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.64;
			intrinsic_fall : 1.64;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.64;
			intrinsic_fall : 1.64;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.477;
			intrinsic_fall : 2.477;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.477;
			intrinsic_fall : 2.477;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.478;
			intrinsic_fall : 1.478;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.478;
			intrinsic_fall : 1.478;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CREG_0_PREG_0";
			intrinsic_rise : 1.484;
			intrinsic_fall : 1.484;
			related_pin : "C[47] C[46] C[45] C[44] C[43] C[42] C[41] C[40] C[39] C[38] C[37] C[36] C[35] C[34] C[33] C[32] C[31] C[30] C[29] C[28] C[27] C[26] C[25] C[24] C[23] C[22] C[21] C[20] C[19] C[18] C[17] C[16] C[15] C[14] C[13] C[12] C[11] C[10] C[9] C[8] C[7] C[6] C[5] C[4] C[3] C[2] C[1] C[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 1.086;
			intrinsic_fall : 1.086;
			related_pin : "CARRYCASCIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINREG_0_PREG_0";
			intrinsic_rise : 1.253;
			intrinsic_fall : 1.253;
			related_pin : "CARRYIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_PREG_0";
			intrinsic_rise : 1.558;
			intrinsic_fall : 1.558;
			related_pin : "CARRYINSEL[2] CARRYINSEL[1] CARRYINSEL[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.511;
			intrinsic_fall : 3.511;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.511;
			intrinsic_fall : 3.511;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.805;
			intrinsic_fall : 2.805;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.805;
			intrinsic_fall : 2.805;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.639;
			intrinsic_fall : 3.639;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.639;
			intrinsic_fall : 3.639;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.699;
			intrinsic_fall : 2.699;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.699;
			intrinsic_fall : 2.699;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 1.299;
			intrinsic_fall : 1.299;
			related_pin : "MULTSIGNIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.OPMODEREG_0_PREG_0";
			intrinsic_rise : 1.797;
			intrinsic_fall : 1.797;
			related_pin : "OPMODE[6] OPMODE[5] OPMODE[4] OPMODE[3] OPMODE[2] OPMODE[1] OPMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 1.299;
			intrinsic_fall : 1.299;
			related_pin : "PCIN[47] PCIN[46] PCIN[45] PCIN[44] PCIN[43] PCIN[42] PCIN[41] PCIN[40] PCIN[39] PCIN[38] PCIN[37] PCIN[36] PCIN[35] PCIN[34] PCIN[33] PCIN[32] PCIN[31] PCIN[30] PCIN[29] PCIN[28] PCIN[27] PCIN[26] PCIN[25] PCIN[24] PCIN[23] PCIN[22] PCIN[21] PCIN[20] PCIN[19] PCIN[18] PCIN[17] PCIN[16] PCIN[15] PCIN[14] PCIN[13] PCIN[12] PCIN[11] PCIN[10] PCIN[9] PCIN[8] PCIN[7] PCIN[6] PCIN[5] PCIN[4] PCIN[3] PCIN[2] PCIN[1] PCIN[0] ";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.673;
			intrinsic_fall : 3.673;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.673;
			intrinsic_fall : 3.673;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.673;
			intrinsic_fall : 3.673;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.673;
			intrinsic_fall : 3.673;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.673;
			intrinsic_fall : 3.673;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.673;
			intrinsic_fall : 3.673;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.765;
			intrinsic_fall : 3.765;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.765;
			intrinsic_fall : 3.765;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.696;
			intrinsic_fall : 3.696;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.696;
			intrinsic_fall : 3.696;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.696;
			intrinsic_fall : 3.696;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.696;
			intrinsic_fall : 3.696;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.658;
			intrinsic_fall : 2.658;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.658;
			intrinsic_fall : 2.658;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.777;
			intrinsic_fall : 1.777;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.777;
			intrinsic_fall : 1.777;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.591;
			intrinsic_fall : 1.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.476;
			intrinsic_fall : 1.476;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.674;
			intrinsic_fall : 1.674;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.791;
			intrinsic_fall : 1.791;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.931;
			intrinsic_fall : 2.931;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.931;
			intrinsic_fall : 2.931;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.731;
			intrinsic_fall : 1.731;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.731;
			intrinsic_fall : 1.731;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.731;
			intrinsic_fall : 1.731;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.745;
			intrinsic_fall : 2.745;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.731;
			intrinsic_fall : 1.731;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.731;
			intrinsic_fall : 1.731;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.731;
			intrinsic_fall : 1.731;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.862;
			intrinsic_fall : 2.862;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.862;
			intrinsic_fall : 2.862;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.744;
			intrinsic_fall : 1.744;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.744;
			intrinsic_fall : 1.744;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.744;
			intrinsic_fall : 1.744;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.862;
			intrinsic_fall : 2.862;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.862;
			intrinsic_fall : 2.862;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.744;
			intrinsic_fall : 1.744;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.744;
			intrinsic_fall : 1.744;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.744;
			intrinsic_fall : 1.744;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.OPMODEREG_1_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.788;
			intrinsic_fall : 1.788;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.PREG_1";
			intrinsic_rise : 0.43;
			intrinsic_fall : 0.43;
			related_pin : "CLK";
		}
  }
  pin(UNDERFLOW) {
    direction : output;
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.PREG_1";
			intrinsic_rise : 0.339;
			intrinsic_fall : 0.339;
			related_pin : "CLK";
		}
  }
  bus(CARRYOUT) {
    bus_type : bus4 ;
    direction : output;
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.21;
			intrinsic_fall : 3.21;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.21;
			intrinsic_fall : 3.21;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.376;
			intrinsic_fall : 2.376;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.376;
			intrinsic_fall : 2.376;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.275;
			intrinsic_fall : 1.275;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.275;
			intrinsic_fall : 1.275;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.073;
			intrinsic_fall : 3.073;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.073;
			intrinsic_fall : 3.073;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.138;
			intrinsic_fall : 1.138;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.239;
			intrinsic_fall : 2.239;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.239;
			intrinsic_fall : 2.239;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.138;
			intrinsic_fall : 1.138;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.138;
			intrinsic_fall : 1.138;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_PREG_0";
			intrinsic_rise : 1.312;
			intrinsic_fall : 1.312;
			related_pin : "ALUMODE[3] ALUMODE[2] ALUMODE[1] ALUMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.265;
			intrinsic_fall : 2.265;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.265;
			intrinsic_fall : 2.265;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.265;
			intrinsic_fall : 1.265;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.265;
			intrinsic_fall : 1.265;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.102;
			intrinsic_fall : 2.102;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.102;
			intrinsic_fall : 2.102;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.101;
			intrinsic_fall : 1.101;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.101;
			intrinsic_fall : 1.101;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CREG_0_PREG_0";
			intrinsic_rise : 1.109;
			intrinsic_fall : 1.109;
			related_pin : "C[47] C[46] C[45] C[44] C[43] C[42] C[41] C[40] C[39] C[38] C[37] C[36] C[35] C[34] C[33] C[32] C[31] C[30] C[29] C[28] C[27] C[26] C[25] C[24] C[23] C[22] C[21] C[20] C[19] C[18] C[17] C[16] C[15] C[14] C[13] C[12] C[11] C[10] C[9] C[8] C[7] C[6] C[5] C[4] C[3] C[2] C[1] C[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 0.709;
			intrinsic_fall : 0.709;
			related_pin : "CARRYCASCIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINREG_0_PREG_0";
			intrinsic_rise : 0.878;
			intrinsic_fall : 0.878;
			related_pin : "CARRYIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_PREG_0";
			intrinsic_rise : 1.182;
			intrinsic_fall : 1.182;
			related_pin : "CARRYINSEL[2] CARRYINSEL[1] CARRYINSEL[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.136;
			intrinsic_fall : 3.136;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.136;
			intrinsic_fall : 3.136;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.429;
			intrinsic_fall : 2.429;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.429;
			intrinsic_fall : 2.429;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.264;
			intrinsic_fall : 3.264;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.264;
			intrinsic_fall : 3.264;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.322;
			intrinsic_fall : 2.322;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.322;
			intrinsic_fall : 2.322;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 0.924;
			intrinsic_fall : 0.924;
			related_pin : "MULTSIGNIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.OPMODEREG_0_PREG_0";
			intrinsic_rise : 1.421;
			intrinsic_fall : 1.421;
			related_pin : "OPMODE[6] OPMODE[5] OPMODE[4] OPMODE[3] OPMODE[2] OPMODE[1] OPMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 0.924;
			intrinsic_fall : 0.924;
			related_pin : "PCIN[47] PCIN[46] PCIN[45] PCIN[44] PCIN[43] PCIN[42] PCIN[41] PCIN[40] PCIN[39] PCIN[38] PCIN[37] PCIN[36] PCIN[35] PCIN[34] PCIN[33] PCIN[32] PCIN[31] PCIN[30] PCIN[29] PCIN[28] PCIN[27] PCIN[26] PCIN[25] PCIN[24] PCIN[23] PCIN[22] PCIN[21] PCIN[20] PCIN[19] PCIN[18] PCIN[17] PCIN[16] PCIN[15] PCIN[14] PCIN[13] PCIN[12] PCIN[11] PCIN[10] PCIN[9] PCIN[8] PCIN[7] PCIN[6] PCIN[5] PCIN[4] PCIN[3] PCIN[2] PCIN[1] PCIN[0] ";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.216;
			intrinsic_fall : 1.216;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.216;
			intrinsic_fall : 1.216;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.099;
			intrinsic_fall : 1.099;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.099;
			intrinsic_fall : 1.099;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.299;
			intrinsic_fall : 1.299;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.299;
			intrinsic_fall : 1.299;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.414;
			intrinsic_fall : 1.414;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.414;
			intrinsic_fall : 1.414;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.297;
			intrinsic_fall : 3.297;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.297;
			intrinsic_fall : 3.297;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.368;
			intrinsic_fall : 2.368;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.368;
			intrinsic_fall : 2.368;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.297;
			intrinsic_fall : 3.297;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.297;
			intrinsic_fall : 3.297;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.368;
			intrinsic_fall : 2.368;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.368;
			intrinsic_fall : 2.368;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.297;
			intrinsic_fall : 3.297;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.297;
			intrinsic_fall : 3.297;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.388;
			intrinsic_fall : 3.388;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.388;
			intrinsic_fall : 3.388;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.32;
			intrinsic_fall : 3.32;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.32;
			intrinsic_fall : 3.32;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.32;
			intrinsic_fall : 3.32;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.32;
			intrinsic_fall : 3.32;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.283;
			intrinsic_fall : 2.283;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.283;
			intrinsic_fall : 2.283;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.401;
			intrinsic_fall : 1.401;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.401;
			intrinsic_fall : 1.401;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.216;
			intrinsic_fall : 1.216;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.216;
			intrinsic_fall : 1.216;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.216;
			intrinsic_fall : 1.216;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.216;
			intrinsic_fall : 1.216;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.216;
			intrinsic_fall : 1.216;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.099;
			intrinsic_fall : 1.099;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.099;
			intrinsic_fall : 1.099;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.099;
			intrinsic_fall : 1.099;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.099;
			intrinsic_fall : 1.099;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.099;
			intrinsic_fall : 1.099;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.299;
			intrinsic_fall : 1.299;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.299;
			intrinsic_fall : 1.299;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.299;
			intrinsic_fall : 1.299;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.299;
			intrinsic_fall : 1.299;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.299;
			intrinsic_fall : 1.299;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.414;
			intrinsic_fall : 1.414;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.414;
			intrinsic_fall : 1.414;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.414;
			intrinsic_fall : 1.414;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.414;
			intrinsic_fall : 1.414;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.414;
			intrinsic_fall : 1.414;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.554;
			intrinsic_fall : 2.554;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.554;
			intrinsic_fall : 2.554;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.368;
			intrinsic_fall : 2.368;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.368;
			intrinsic_fall : 2.368;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.355;
			intrinsic_fall : 1.355;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.355;
			intrinsic_fall : 1.355;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.355;
			intrinsic_fall : 1.355;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.368;
			intrinsic_fall : 2.368;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.368;
			intrinsic_fall : 2.368;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.355;
			intrinsic_fall : 1.355;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.355;
			intrinsic_fall : 1.355;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.355;
			intrinsic_fall : 1.355;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.486;
			intrinsic_fall : 2.486;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.486;
			intrinsic_fall : 2.486;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.369;
			intrinsic_fall : 1.369;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.369;
			intrinsic_fall : 1.369;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.369;
			intrinsic_fall : 1.369;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.486;
			intrinsic_fall : 2.486;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.486;
			intrinsic_fall : 2.486;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.369;
			intrinsic_fall : 1.369;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.369;
			intrinsic_fall : 1.369;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.369;
			intrinsic_fall : 1.369;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.OPMODEREG_1_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.411;
			intrinsic_fall : 1.411;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.PREG_1";
			intrinsic_rise : 0.265;
			intrinsic_fall : 0.265;
			related_pin : "CLK";
		}
  }
  bus(P) {
    bus_type : bus48 ;
    direction : output;
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.226;
			intrinsic_fall : 3.226;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.226;
			intrinsic_fall : 3.226;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.392;
			intrinsic_fall : 2.392;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.392;
			intrinsic_fall : 2.392;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.291;
			intrinsic_fall : 1.291;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.291;
			intrinsic_fall : 1.291;
			related_pin : "A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.088;
			intrinsic_fall : 3.088;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.088;
			intrinsic_fall : 3.088;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.153;
			intrinsic_fall : 1.153;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.254;
			intrinsic_fall : 2.254;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.254;
			intrinsic_fall : 2.254;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.153;
			intrinsic_fall : 1.153;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.153;
			intrinsic_fall : 1.153;
			related_pin : "ACIN[29] ACIN[28] ACIN[27] ACIN[26] ACIN[25] ACIN[24] ACIN[23] ACIN[22] ACIN[21] ACIN[20] ACIN[19] ACIN[18] ACIN[17] ACIN[16] ACIN[15] ACIN[14] ACIN[13] ACIN[12] ACIN[11] ACIN[10] ACIN[9] ACIN[8] ACIN[7] ACIN[6] ACIN[5] ACIN[4] ACIN[3] ACIN[2] ACIN[1] ACIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_PREG_0";
			intrinsic_rise : 1.328;
			intrinsic_fall : 1.328;
			related_pin : "ALUMODE[3] ALUMODE[2] ALUMODE[1] ALUMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.28;
			intrinsic_fall : 2.28;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.28;
			intrinsic_fall : 2.28;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.279;
			intrinsic_fall : 1.279;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.279;
			intrinsic_fall : 1.279;
			related_pin : "B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.116;
			intrinsic_fall : 2.116;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.116;
			intrinsic_fall : 2.116;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.117;
			intrinsic_fall : 1.117;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.117;
			intrinsic_fall : 1.117;
			related_pin : "BCIN[17] BCIN[16] BCIN[15] BCIN[14] BCIN[13] BCIN[12] BCIN[11] BCIN[10] BCIN[9] BCIN[8] BCIN[7] BCIN[6] BCIN[5] BCIN[4] BCIN[3] BCIN[2] BCIN[1] BCIN[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CREG_0_PREG_0";
			intrinsic_rise : 1.123;
			intrinsic_fall : 1.123;
			related_pin : "C[47] C[46] C[45] C[44] C[43] C[42] C[41] C[40] C[39] C[38] C[37] C[36] C[35] C[34] C[33] C[32] C[31] C[30] C[29] C[28] C[27] C[26] C[25] C[24] C[23] C[22] C[21] C[20] C[19] C[18] C[17] C[16] C[15] C[14] C[13] C[12] C[11] C[10] C[9] C[8] C[7] C[6] C[5] C[4] C[3] C[2] C[1] C[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 0.725;
			intrinsic_fall : 0.725;
			related_pin : "CARRYCASCIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINREG_0_PREG_0";
			intrinsic_rise : 0.892;
			intrinsic_fall : 0.892;
			related_pin : "CARRYIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_PREG_0";
			intrinsic_rise : 1.197;
			intrinsic_fall : 1.197;
			related_pin : "CARRYINSEL[2] CARRYINSEL[1] CARRYINSEL[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.15;
			intrinsic_fall : 3.15;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.15;
			intrinsic_fall : 3.15;
			related_pin : "D[24] D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.444;
			intrinsic_fall : 2.444;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.444;
			intrinsic_fall : 2.444;
			related_pin : "INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.278;
			intrinsic_fall : 3.278;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.278;
			intrinsic_fall : 3.278;
			related_pin : "INMODE[3] INMODE[2] INMODE[1] INMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.338;
			intrinsic_fall : 2.338;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.338;
			intrinsic_fall : 2.338;
			related_pin : "INMODE[4]";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 0.938;
			intrinsic_fall : 0.938;
			related_pin : "MULTSIGNIN";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.OPMODEREG_0_PREG_0";
			intrinsic_rise : 1.436;
			intrinsic_fall : 1.436;
			related_pin : "OPMODE[6] OPMODE[5] OPMODE[4] OPMODE[3] OPMODE[2] OPMODE[1] OPMODE[0] ";
		}
		timing() {
			timing_type : combinational;
			fpga_arc_condition : "dsp48e1.PREG_0";
			intrinsic_rise : 0.938;
			intrinsic_fall : 0.938;
			related_pin : "PCIN[47] PCIN[46] PCIN[45] PCIN[44] PCIN[43] PCIN[42] PCIN[41] PCIN[40] PCIN[39] PCIN[38] PCIN[37] PCIN[36] PCIN[35] PCIN[34] PCIN[33] PCIN[32] PCIN[31] PCIN[30] PCIN[29] PCIN[28] PCIN[27] PCIN[26] PCIN[25] PCIN[24] PCIN[23] PCIN[22] PCIN[21] PCIN[20] PCIN[19] PCIN[18] PCIN[17] PCIN[16] PCIN[15] PCIN[14] PCIN[13] PCIN[12] PCIN[11] PCIN[10] PCIN[9] PCIN[8] PCIN[7] PCIN[6] PCIN[5] PCIN[4] PCIN[3] PCIN[2] PCIN[1] PCIN[0] ";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.23;
			intrinsic_fall : 1.23;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.23;
			intrinsic_fall : 1.23;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.115;
			intrinsic_fall : 1.115;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.115;
			intrinsic_fall : 1.115;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.314;
			intrinsic_fall : 1.314;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.314;
			intrinsic_fall : 1.314;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.43;
			intrinsic_fall : 1.43;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.43;
			intrinsic_fall : 1.43;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.427;
			intrinsic_fall : 1.427;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.427;
			intrinsic_fall : 1.427;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.312;
			intrinsic_fall : 3.312;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.312;
			intrinsic_fall : 3.312;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.384;
			intrinsic_fall : 2.384;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.384;
			intrinsic_fall : 2.384;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.312;
			intrinsic_fall : 3.312;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.312;
			intrinsic_fall : 3.312;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.384;
			intrinsic_fall : 2.384;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.384;
			intrinsic_fall : 2.384;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.312;
			intrinsic_fall : 3.312;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.312;
			intrinsic_fall : 3.312;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.404;
			intrinsic_fall : 3.404;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.404;
			intrinsic_fall : 3.404;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.335;
			intrinsic_fall : 3.335;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.335;
			intrinsic_fall : 3.335;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 3.335;
			intrinsic_fall : 3.335;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 3.335;
			intrinsic_fall : 3.335;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.297;
			intrinsic_fall : 2.297;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.297;
			intrinsic_fall : 2.297;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.416;
			intrinsic_fall : 1.416;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.416;
			intrinsic_fall : 1.416;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.23;
			intrinsic_fall : 1.23;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.23;
			intrinsic_fall : 1.23;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.23;
			intrinsic_fall : 1.23;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.23;
			intrinsic_fall : 1.23;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.23;
			intrinsic_fall : 1.23;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.115;
			intrinsic_fall : 1.115;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.115;
			intrinsic_fall : 1.115;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.115;
			intrinsic_fall : 1.115;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.115;
			intrinsic_fall : 1.115;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.115;
			intrinsic_fall : 1.115;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.314;
			intrinsic_fall : 1.314;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.314;
			intrinsic_fall : 1.314;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.314;
			intrinsic_fall : 1.314;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.314;
			intrinsic_fall : 1.314;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1_AREG_0_BREG_0_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.314;
			intrinsic_fall : 1.314;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.43;
			intrinsic_fall : 1.43;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.43;
			intrinsic_fall : 1.43;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.43;
			intrinsic_fall : 1.43;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.43;
			intrinsic_fall : 1.43;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_CREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.43;
			intrinsic_fall : 1.43;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.427;
			intrinsic_fall : 1.427;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.427;
			intrinsic_fall : 1.427;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.57;
			intrinsic_fall : 2.57;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.57;
			intrinsic_fall : 2.57;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.384;
			intrinsic_fall : 2.384;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.384;
			intrinsic_fall : 2.384;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.37;
			intrinsic_fall : 1.37;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.37;
			intrinsic_fall : 1.37;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.37;
			intrinsic_fall : 1.37;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.384;
			intrinsic_fall : 2.384;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.384;
			intrinsic_fall : 2.384;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.37;
			intrinsic_fall : 1.37;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.37;
			intrinsic_fall : 1.37;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_0_BREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.37;
			intrinsic_fall : 1.37;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.501;
			intrinsic_fall : 2.501;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.501;
			intrinsic_fall : 2.501;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.383;
			intrinsic_fall : 1.383;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.383;
			intrinsic_fall : 1.383;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.383;
			intrinsic_fall : 1.383;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.501;
			intrinsic_fall : 2.501;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.501;
			intrinsic_fall : 2.501;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.416;
			intrinsic_fall : 1.416;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.416;
			intrinsic_fall : 1.416;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.AREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.383;
			intrinsic_fall : 1.383;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.427;
			intrinsic_fall : 1.427;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.MREG_1_OPMODEREG_1_PREG_0_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.427;
			intrinsic_fall : 1.427;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.OPMODEREG_1_PREG_0_USE_MULT_NONE";
			intrinsic_rise : 1.427;
			intrinsic_fall : 1.427;
			related_pin : "CLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "dsp48e1.PREG_1";
			intrinsic_rise : 0.324;
			intrinsic_fall : 0.324;
			related_pin : "CLK";
		}
  }
  bus(ACIN) {
    bus_type : bus30 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 3.017;
			intrinsic_fall : 3.017;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.247;
			intrinsic_fall : -0.247;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 3.264;
			intrinsic_fall : 3.264;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.291;
			intrinsic_fall : -0.291;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 3.017;
			intrinsic_fall : 3.017;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.605;
			intrinsic_fall : -0.605;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 3.264;
			intrinsic_fall : 3.264;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.65;
			intrinsic_fall : -0.65;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.896;
			intrinsic_fall : 1.896;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : -0.133;
			intrinsic_fall : -0.133;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.896;
			intrinsic_fall : 1.896;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : -0.133;
			intrinsic_fall : -0.133;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_CASCADE_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 0.951;
			intrinsic_fall : 0.951;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_CASCADE_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : -0.004;
			intrinsic_fall : -0.004;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_CASCADE_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 0.951;
			intrinsic_fall : 0.951;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_CASCADE_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : -0.004;
			intrinsic_fall : -0.004;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 2.183;
			intrinsic_fall : 2.183;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.247;
			intrinsic_fall : -0.247;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 2.43;
			intrinsic_fall : 2.43;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.291;
			intrinsic_fall : -0.291;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 2.183;
			intrinsic_fall : 2.183;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.547;
			intrinsic_fall : -0.547;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 2.43;
			intrinsic_fall : 2.43;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.591;
			intrinsic_fall : -0.591;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.062;
			intrinsic_fall : 1.062;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : -0.075;
			intrinsic_fall : -0.075;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.062;
			intrinsic_fall : 1.062;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_MREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : -0.075;
			intrinsic_fall : -0.075;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 1.082;
			intrinsic_fall : 1.082;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.247;
			intrinsic_fall : -0.247;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 1.328;
			intrinsic_fall : 1.328;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_CASCADE_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.291;
			intrinsic_fall : -0.291;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_1_A_INPUT_CASCADE";
			intrinsic_rise : 0.206;
			intrinsic_fall : 0.206;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_1_A_INPUT_CASCADE";
			intrinsic_rise : 0.117;
			intrinsic_fall : 0.117;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_2_A_INPUT_CASCADE";
			intrinsic_rise : 0.206;
			intrinsic_fall : 0.206;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_2_A_INPUT_CASCADE";
			intrinsic_rise : 0.117;
			intrinsic_fall : 0.117;
			related_pin : "CLK";
		}
  }
  bus(BCIN) {
    bus_type : bus18 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 2.046;
			intrinsic_fall : 2.046;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.243;
			intrinsic_fall : -0.243;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 2.292;
			intrinsic_fall : 2.292;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.289;
			intrinsic_fall : -0.289;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 2.046;
			intrinsic_fall : 2.046;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.488;
			intrinsic_fall : -0.488;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 2.292;
			intrinsic_fall : 2.292;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.533;
			intrinsic_fall : -0.533;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_1_USE_MULT_DYNAMIC";
			intrinsic_rise : 0.924;
			intrinsic_fall : 0.924;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_1_USE_MULT_DYNAMIC";
			intrinsic_rise : -0.016;
			intrinsic_fall : -0.016;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_1_USE_MULT_MULTIPLY";
			intrinsic_rise : 0.924;
			intrinsic_fall : 0.924;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_MREG_1_USE_MULT_MULTIPLY";
			intrinsic_rise : -0.016;
			intrinsic_fall : -0.016;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 1.045;
			intrinsic_fall : 1.045;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_CASCADE_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.243;
			intrinsic_fall : -0.243;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_1_B_INPUT_CASCADE";
			intrinsic_rise : 0.212;
			intrinsic_fall : 0.212;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_1_B_INPUT_CASCADE";
			intrinsic_rise : 0.122;
			intrinsic_fall : 0.122;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_2_B_INPUT_CASCADE";
			intrinsic_rise : 0.212;
			intrinsic_fall : 0.212;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_2_B_INPUT_CASCADE";
			intrinsic_rise : 0.122;
			intrinsic_fall : 0.122;
			related_pin : "CLK";
		}
  }
  pin(CARRYCASCIN) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 0.654;
			intrinsic_fall : 0.654;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.16;
			intrinsic_fall : -0.16;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 0.9;
			intrinsic_fall : 0.9;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.205;
			intrinsic_fall : -0.205;
			related_pin : "CLK";
		}
  }
  pin(MULTSIGNIN) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 0.868;
			intrinsic_fall : 0.868;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.135;
			intrinsic_fall : -0.135;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 1.114;
			intrinsic_fall : 1.114;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.179;
			intrinsic_fall : -0.179;
			related_pin : "CLK";
		}
  }
  bus(PCIN) {
    bus_type : bus48 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 0.868;
			intrinsic_fall : 0.868;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.135;
			intrinsic_fall : -0.135;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 1.114;
			intrinsic_fall : 1.114;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.179;
			intrinsic_fall : -0.179;
			related_pin : "CLK";
		}
  }
  bus(ALUMODE) {
    bus_type : bus4 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 1.257;
			intrinsic_fall : 1.257;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.356;
			intrinsic_fall : -0.356;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 1.503;
			intrinsic_fall : 1.503;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_0_PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.401;
			intrinsic_fall : -0.401;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1";
			intrinsic_rise : 0.144;
			intrinsic_fall : 0.144;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1";
			intrinsic_rise : 0.136;
			intrinsic_fall : 0.136;
			related_pin : "CLK";
		}
  }
  bus(CARRYINSEL) {
    bus_type : bus3 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 1.127;
			intrinsic_fall : 1.127;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.317;
			intrinsic_fall : -0.317;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 1.373;
			intrinsic_fall : 1.373;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.362;
			intrinsic_fall : -0.362;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_1";
			intrinsic_rise : 0.115;
			intrinsic_fall : 0.115;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_1";
			intrinsic_rise : 0.116;
			intrinsic_fall : 0.116;
			related_pin : "CLK";
		}
  }
  pin(CLK) {
    direction : input;
    clock : true;
  }
  bus(INMODE) {
    bus_type : bus5;
    direction : input;
    pin(INMODE[0]) {
      direction : input;
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 3.208;
  			intrinsic_fall : 3.208;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.612;
  			intrinsic_fall : -0.612;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 3.454;
  			intrinsic_fall : 3.454;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.656;
  			intrinsic_fall : -0.656;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 3.208;
  			intrinsic_fall : 3.208;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.612;
  			intrinsic_fall : -0.612;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 3.454;
  			intrinsic_fall : 3.454;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.656;
  			intrinsic_fall : -0.656;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 2.086;
  			intrinsic_fall : 2.086;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : -0.14;
  			intrinsic_fall : -0.14;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 2.086;
  			intrinsic_fall : 2.086;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : -0.14;
  			intrinsic_fall : -0.14;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 1.296;
  			intrinsic_fall : 1.296;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : -0.012;
  			intrinsic_fall : -0.012;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 1.296;
  			intrinsic_fall : 1.296;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : -0.012;
  			intrinsic_fall : -0.012;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 2.373;
  			intrinsic_fall : 2.373;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.624;
  			intrinsic_fall : -0.624;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 2.62;
  			intrinsic_fall : 2.62;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.669;
  			intrinsic_fall : -0.669;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 2.373;
  			intrinsic_fall : 2.373;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.624;
  			intrinsic_fall : -0.624;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 2.373;
  			intrinsic_fall : 2.373;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.624;
  			intrinsic_fall : -0.624;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 1.252;
  			intrinsic_fall : 1.252;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
  			intrinsic_rise : -0.152;
  			intrinsic_fall : -0.152;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 1.252;
  			intrinsic_fall : 1.252;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
  			intrinsic_rise : -0.152;
  			intrinsic_fall : -0.152;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_MULT_DYNAMIC";
  			intrinsic_rise : 0.281;
  			intrinsic_fall : 0.281;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_MULT_DYNAMIC";
  			intrinsic_rise : 0.117;
  			intrinsic_fall : 0.117;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_MULT_MULTIPLY";
  			intrinsic_rise : 0.281;
  			intrinsic_fall : 0.281;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_MULT_MULTIPLY";
  			intrinsic_rise : 0.117;
  			intrinsic_fall : 0.117;
  			related_pin : "CLK";
  		}
    }
    pin(INMODE[1]) {
      direction : input;
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 3.208;
  			intrinsic_fall : 3.208;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.612;
  			intrinsic_fall : -0.612;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 3.454;
  			intrinsic_fall : 3.454;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.656;
  			intrinsic_fall : -0.656;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 3.208;
  			intrinsic_fall : 3.208;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.612;
  			intrinsic_fall : -0.612;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 3.454;
  			intrinsic_fall : 3.454;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.656;
  			intrinsic_fall : -0.656;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 2.086;
  			intrinsic_fall : 2.086;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : -0.14;
  			intrinsic_fall : -0.14;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 2.086;
  			intrinsic_fall : 2.086;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : -0.14;
  			intrinsic_fall : -0.14;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 1.296;
  			intrinsic_fall : 1.296;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : -0.012;
  			intrinsic_fall : -0.012;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 1.296;
  			intrinsic_fall : 1.296;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : -0.012;
  			intrinsic_fall : -0.012;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 2.373;
  			intrinsic_fall : 2.373;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.624;
  			intrinsic_fall : -0.624;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 2.62;
  			intrinsic_fall : 2.62;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.669;
  			intrinsic_fall : -0.669;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 2.373;
  			intrinsic_fall : 2.373;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.624;
  			intrinsic_fall : -0.624;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 2.373;
  			intrinsic_fall : 2.373;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.624;
  			intrinsic_fall : -0.624;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 1.252;
  			intrinsic_fall : 1.252;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
  			intrinsic_rise : -0.152;
  			intrinsic_fall : -0.152;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 1.252;
  			intrinsic_fall : 1.252;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
  			intrinsic_rise : -0.152;
  			intrinsic_fall : -0.152;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_MULT_DYNAMIC";
  			intrinsic_rise : 0.281;
  			intrinsic_fall : 0.281;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_MULT_DYNAMIC";
  			intrinsic_rise : 0.117;
  			intrinsic_fall : 0.117;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_MULT_MULTIPLY";
  			intrinsic_rise : 0.281;
  			intrinsic_fall : 0.281;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_MULT_MULTIPLY";
  			intrinsic_rise : 0.117;
  			intrinsic_fall : 0.117;
  			related_pin : "CLK";
  		}
    }
    pin(INMODE[2]) {
      direction : input;
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 3.208;
  			intrinsic_fall : 3.208;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.612;
  			intrinsic_fall : -0.612;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 3.454;
  			intrinsic_fall : 3.454;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.656;
  			intrinsic_fall : -0.656;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 3.208;
  			intrinsic_fall : 3.208;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.612;
  			intrinsic_fall : -0.612;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 3.454;
  			intrinsic_fall : 3.454;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.656;
  			intrinsic_fall : -0.656;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 2.086;
  			intrinsic_fall : 2.086;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : -0.14;
  			intrinsic_fall : -0.14;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 2.086;
  			intrinsic_fall : 2.086;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : -0.14;
  			intrinsic_fall : -0.14;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 1.296;
  			intrinsic_fall : 1.296;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : -0.012;
  			intrinsic_fall : -0.012;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 1.296;
  			intrinsic_fall : 1.296;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : -0.012;
  			intrinsic_fall : -0.012;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 0.281;
  			intrinsic_fall : 0.281;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 0.117;
  			intrinsic_fall : 0.117;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 0.281;
  			intrinsic_fall : 0.281;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 0.117;
  			intrinsic_fall : 0.117;
  			related_pin : "CLK";
  		}
    }
    pin(INMODE[3]) {
      direction : input;
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 3.208;
  			intrinsic_fall : 3.208;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.612;
  			intrinsic_fall : -0.612;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 3.454;
  			intrinsic_fall : 3.454;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.656;
  			intrinsic_fall : -0.656;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 3.208;
  			intrinsic_fall : 3.208;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.612;
  			intrinsic_fall : -0.612;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 3.454;
  			intrinsic_fall : 3.454;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.656;
  			intrinsic_fall : -0.656;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 2.086;
  			intrinsic_fall : 2.086;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : -0.14;
  			intrinsic_fall : -0.14;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 2.086;
  			intrinsic_fall : 2.086;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : -0.14;
  			intrinsic_fall : -0.14;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 1.296;
  			intrinsic_fall : 1.296;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : -0.012;
  			intrinsic_fall : -0.012;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 1.296;
  			intrinsic_fall : 1.296;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : -0.012;
  			intrinsic_fall : -0.012;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 0.281;
  			intrinsic_fall : 0.281;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
  			intrinsic_rise : 0.117;
  			intrinsic_fall : 0.117;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 0.281;
  			intrinsic_fall : 0.281;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
  			intrinsic_rise : 0.117;
  			intrinsic_fall : 0.117;
  			related_pin : "CLK";
  		}
    }
    pin(INMODE[4]) {
      direction : input;
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 2.373;
  			intrinsic_fall : 2.373;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.624;
  			intrinsic_fall : -0.624;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 2.373;
  			intrinsic_fall : 2.373;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.624;
  			intrinsic_fall : -0.624;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : 2.373;
  			intrinsic_fall : 2.373;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
  			intrinsic_rise : -0.624;
  			intrinsic_fall : -0.624;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : 2.62;
  			intrinsic_fall : 2.62;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
  			intrinsic_rise : -0.669;
  			intrinsic_fall : -0.669;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_1_USE_MULT_DYNAMIC";
  			intrinsic_rise : 2.086;
  			intrinsic_fall : 2.086;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_1_USE_MULT_DYNAMIC";
  			intrinsic_rise : -0.14;
  			intrinsic_fall : -0.14;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_1_USE_MULT_MULTIPLY";
  			intrinsic_rise : 1.252;
  			intrinsic_fall : 1.252;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_0_MREG_1_USE_MULT_MULTIPLY";
  			intrinsic_rise : -0.152;
  			intrinsic_fall : -0.152;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_MULT_DYNAMIC";
  			intrinsic_rise : 0.281;
  			intrinsic_fall : 0.281;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_MULT_DYNAMIC";
  			intrinsic_rise : 0.117;
  			intrinsic_fall : 0.117;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : setup_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_MULT_MULTIPLY";
  			intrinsic_rise : 0.281;
  			intrinsic_fall : 0.281;
  			related_pin : "CLK";
  		}
  		timing() {
  			timing_type : hold_rising;
  			fpga_arc_condition : "dsp48e1.INMODEREG_1_USE_MULT_MULTIPLY";
  			intrinsic_rise : 0.117;
  			intrinsic_fall : 0.117;
  			related_pin : "CLK";
  		}
    }
  }
  bus(OPMODE) {
    bus_type : bus7 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.OPMODEREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 1.365;
			intrinsic_fall : 1.365;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.OPMODEREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.409;
			intrinsic_fall : -0.409;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.OPMODEREG_0_PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 1.611;
			intrinsic_fall : 1.611;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.OPMODEREG_0_PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.453;
			intrinsic_fall : -0.453;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.OPMODEREG_1";
			intrinsic_rise : 0.245;
			intrinsic_fall : 0.245;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.OPMODEREG_1";
			intrinsic_rise : 0.147;
			intrinsic_fall : 0.147;
			related_pin : "CLK";
		}
  }
  bus(A) {
    bus_type : bus30 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 3.155;
			intrinsic_fall : 3.155;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.35;
			intrinsic_fall : -0.35;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 3.401;
			intrinsic_fall : 3.401;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.394;
			intrinsic_fall : -0.394;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 3.155;
			intrinsic_fall : 3.155;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.708;
			intrinsic_fall : -0.708;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 3.401;
			intrinsic_fall : 3.401;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.752;
			intrinsic_fall : -0.752;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 2.033;
			intrinsic_fall : 2.033;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : -0.235;
			intrinsic_fall : -0.235;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 2.033;
			intrinsic_fall : 2.033;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : -0.235;
			intrinsic_fall : -0.235;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_DIRECT_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.088;
			intrinsic_fall : 1.088;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_DIRECT_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : -0.108;
			intrinsic_fall : -0.108;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_DIRECT_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.088;
			intrinsic_fall : 1.088;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_AREG_0_A_INPUT_DIRECT_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : -0.108;
			intrinsic_fall : -0.108;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 2.32;
			intrinsic_fall : 2.32;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.35;
			intrinsic_fall : -0.35;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 2.567;
			intrinsic_fall : 2.567;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.394;
			intrinsic_fall : -0.394;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 2.32;
			intrinsic_fall : 2.32;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.65;
			intrinsic_fall : -0.65;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 2.567;
			intrinsic_fall : 2.567;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.695;
			intrinsic_fall : -0.695;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.199;
			intrinsic_fall : 1.199;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC";
			intrinsic_rise : -0.178;
			intrinsic_fall : -0.178;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.199;
			intrinsic_fall : 1.199;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_MREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY";
			intrinsic_rise : -0.178;
			intrinsic_fall : -0.178;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 1.22;
			intrinsic_fall : 1.22;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.35;
			intrinsic_fall : -0.35;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 1.466;
			intrinsic_fall : 1.466;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_0_A_INPUT_DIRECT_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.394;
			intrinsic_fall : -0.394;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_1_A_INPUT_DIRECT";
			intrinsic_rise : 0.232;
			intrinsic_fall : 0.232;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_1_A_INPUT_DIRECT";
			intrinsic_rise : 0.117;
			intrinsic_fall : 0.117;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_2_A_INPUT_DIRECT";
			intrinsic_rise : 0.232;
			intrinsic_fall : 0.232;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_2_A_INPUT_DIRECT";
			intrinsic_rise : 0.117;
			intrinsic_fall : 0.117;
			related_pin : "CLK";
		}
  }
  bus(B) {
    bus_type : bus18 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 2.209;
			intrinsic_fall : 2.209;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.353;
			intrinsic_fall : -0.353;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 2.456;
			intrinsic_fall : 2.456;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.397;
			intrinsic_fall : -0.397;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 2.209;
			intrinsic_fall : 2.209;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.598;
			intrinsic_fall : -0.598;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 2.456;
			intrinsic_fall : 2.456;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.642;
			intrinsic_fall : -0.642;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_1_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.088;
			intrinsic_fall : 1.088;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_1_USE_MULT_DYNAMIC";
			intrinsic_rise : -0.125;
			intrinsic_fall : -0.125;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_1_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.088;
			intrinsic_fall : 1.088;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_MREG_1_USE_MULT_MULTIPLY";
			intrinsic_rise : -0.125;
			intrinsic_fall : -0.125;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 1.209;
			intrinsic_fall : 1.209;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.353;
			intrinsic_fall : -0.353;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 1.455;
			intrinsic_fall : 1.455;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_0_B_INPUT_DIRECT_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.397;
			intrinsic_fall : -0.397;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_1_B_INPUT_DIRECT";
			intrinsic_rise : 0.275;
			intrinsic_fall : 0.275;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_1_B_INPUT_DIRECT";
			intrinsic_rise : 0.122;
			intrinsic_fall : 0.122;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_2_B_INPUT_DIRECT";
			intrinsic_rise : 0.275;
			intrinsic_fall : 0.275;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_2_B_INPUT_DIRECT";
			intrinsic_rise : 0.122;
			intrinsic_fall : 0.122;
			related_pin : "CLK";
		}
  }
  bus(C) {
    bus_type : bus48 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 1.053;
			intrinsic_fall : 1.053;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.22;
			intrinsic_fall : -0.22;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CREG_0_PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 1.299;
			intrinsic_fall : 1.299;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CREG_0_PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.265;
			intrinsic_fall : -0.265;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CREG_1";
			intrinsic_rise : 0.142;
			intrinsic_fall : 0.142;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CREG_1";
			intrinsic_rise : 0.144;
			intrinsic_fall : 0.144;
			related_pin : "CLK";
		}
  }
  pin(CARRYIN) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 0.822;
			intrinsic_fall : 0.822;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.3;
			intrinsic_fall : -0.3;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_0_PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 1.068;
			intrinsic_fall : 1.068;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_0_PREG_1_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.344;
			intrinsic_fall : -0.344;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_1";
			intrinsic_rise : 0.119;
			intrinsic_fall : 0.119;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_1";
			intrinsic_rise : 0.112;
			intrinsic_fall : 0.112;
			related_pin : "CLK";
		}
  }
  bus(D) {
    bus_type : bus25 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 3.08;
			intrinsic_fall : 3.08;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.621;
			intrinsic_fall : -0.621;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 3.325;
			intrinsic_fall : 3.325;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.666;
			intrinsic_fall : -0.666;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : 3.08;
			intrinsic_fall : 3.08;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET";
			intrinsic_rise : -0.621;
			intrinsic_fall : -0.621;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : 3.325;
			intrinsic_fall : 3.325;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET";
			intrinsic_rise : -0.666;
			intrinsic_fall : -0.666;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : 1.957;
			intrinsic_fall : 1.957;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC";
			intrinsic_rise : -0.149;
			intrinsic_fall : -0.149;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : 1.957;
			intrinsic_fall : 1.957;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY";
			intrinsic_rise : -0.149;
			intrinsic_fall : -0.149;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_DREG_0_USE_DPORT_TRUE";
			intrinsic_rise : 1.013;
			intrinsic_fall : 1.013;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_DREG_0_USE_DPORT_TRUE";
			intrinsic_rise : -0.02;
			intrinsic_fall : -0.02;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.DREG_1_USE_DPORT_TRUE";
			intrinsic_rise : 0.21;
			intrinsic_fall : 0.21;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.DREG_1_USE_DPORT_TRUE";
			intrinsic_rise : 0.182;
			intrinsic_fall : 0.182;
			related_pin : "CLK";
		}
  }
  pin(CEA1) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_1";
			intrinsic_rise : 0.298;
			intrinsic_fall : 0.298;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_1";
			intrinsic_rise : 0.027;
			intrinsic_fall : 0.027;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_2";
			intrinsic_rise : 0.298;
			intrinsic_fall : 0.298;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_2";
			intrinsic_rise : 0.027;
			intrinsic_fall : 0.027;
			related_pin : "CLK";
		}
  }
  pin(CEA2) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_1";
			intrinsic_rise : 0.298;
			intrinsic_fall : 0.298;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_1";
			intrinsic_rise : 0.027;
			intrinsic_fall : 0.027;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_2";
			intrinsic_rise : 0.298;
			intrinsic_fall : 0.298;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_2";
			intrinsic_rise : 0.027;
			intrinsic_fall : 0.027;
			related_pin : "CLK";
		}
  }
  pin(CEAD) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1";
			intrinsic_rise : 0.238;
			intrinsic_fall : 0.238;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1";
			intrinsic_rise : -0.021;
			intrinsic_fall : -0.021;
			related_pin : "CLK";
		}
  }
  pin(CEALUMODE) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1";
			intrinsic_rise : 0.227;
			intrinsic_fall : 0.227;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1";
			intrinsic_rise : 0.079;
			intrinsic_fall : 0.079;
			related_pin : "CLK";
		}
  }
  pin(CEB1) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_1";
			intrinsic_rise : 0.296;
			intrinsic_fall : 0.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_1";
			intrinsic_rise : 0.045;
			intrinsic_fall : 0.045;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_2";
			intrinsic_rise : 0.296;
			intrinsic_fall : 0.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_2";
			intrinsic_rise : 0.045;
			intrinsic_fall : 0.045;
			related_pin : "CLK";
		}
  }
  pin(CEB2) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_1";
			intrinsic_rise : 0.296;
			intrinsic_fall : 0.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_1";
			intrinsic_rise : 0.045;
			intrinsic_fall : 0.045;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_2";
			intrinsic_rise : 0.296;
			intrinsic_fall : 0.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_2";
			intrinsic_rise : 0.045;
			intrinsic_fall : 0.045;
			related_pin : "CLK";
		}
  }
  pin(CEC) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CREG_1";
			intrinsic_rise : 0.237;
			intrinsic_fall : 0.237;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CREG_1";
			intrinsic_rise : 0.079;
			intrinsic_fall : 0.079;
			related_pin : "CLK";
		}
  }
  pin(CECARRYIN) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_1";
			intrinsic_rise : 0.385;
			intrinsic_fall : 0.385;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_1";
			intrinsic_rise : -0.016;
			intrinsic_fall : -0.016;
			related_pin : "CLK";
		}
  }
  pin(CECTRL) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_OPMODEREG_1";
			intrinsic_rise : 0.238;
			intrinsic_fall : 0.238;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_OPMODEREG_1";
			intrinsic_rise : 0.08;
			intrinsic_fall : 0.08;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_1_OPMODEREG_0";
			intrinsic_rise : 0.238;
			intrinsic_fall : 0.238;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_1_OPMODEREG_0";
			intrinsic_rise : 0.08;
			intrinsic_fall : 0.08;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_1_OPMODEREG_1";
			intrinsic_rise : 0.238;
			intrinsic_fall : 0.238;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_1_OPMODEREG_1";
			intrinsic_rise : 0.08;
			intrinsic_fall : 0.08;
			related_pin : "CLK";
		}
  }
  pin(CED) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.DREG_1";
			intrinsic_rise : 0.305;
			intrinsic_fall : 0.305;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.DREG_1";
			intrinsic_rise : -0.029;
			intrinsic_fall : -0.029;
			related_pin : "CLK";
		}
  }
  pin(CEINMODE) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.INMODEREG_1";
			intrinsic_rise : 0.351;
			intrinsic_fall : 0.351;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.INMODEREG_1";
			intrinsic_rise : 0.136;
			intrinsic_fall : 0.136;
			related_pin : "CLK";
		}
  }
  pin(CEM) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.MREG_1";
			intrinsic_rise : 0.255;
			intrinsic_fall : 0.255;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.MREG_1";
			intrinsic_rise : 0.148;
			intrinsic_fall : 0.148;
			related_pin : "CLK";
		}
  }
  pin(CEP) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.PREG_1";
			intrinsic_rise : 0.304;
			intrinsic_fall : 0.304;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.PREG_1";
			intrinsic_rise : 0.002;
			intrinsic_fall : 0.002;
			related_pin : "CLK";
		}
  }
  pin(RSTA) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_1";
			intrinsic_rise : 0.32;
			intrinsic_fall : 0.32;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_1";
			intrinsic_rise : 0.072;
			intrinsic_fall : 0.072;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.AREG_2";
			intrinsic_rise : 0.32;
			intrinsic_fall : 0.32;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.AREG_2";
			intrinsic_rise : 0.072;
			intrinsic_fall : 0.072;
			related_pin : "CLK";
		}
  }
  pin(RSTALLCARRYIN) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_0_MREG_1";
			intrinsic_rise : 0.178;
			intrinsic_fall : 0.178;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_0_MREG_1";
			intrinsic_rise : 0.084;
			intrinsic_fall : 0.084;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_1_MREG_0";
			intrinsic_rise : 0.176;
			intrinsic_fall : 0.176;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_1_MREG_0";
			intrinsic_rise : 0.084;
			intrinsic_fall : 0.084;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_1_MREG_1";
			intrinsic_rise : 0.178;
			intrinsic_fall : 0.178;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINREG_1_MREG_1";
			intrinsic_rise : 0.084;
			intrinsic_fall : 0.084;
			related_pin : "CLK";
		}
  }
  pin(RSTALUMODE) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1";
			intrinsic_rise : 0.263;
			intrinsic_fall : 0.263;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ALUMODEREG_1";
			intrinsic_rise : 0.049;
			intrinsic_fall : 0.049;
			related_pin : "CLK";
		}
  }
  pin(RSTB) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_1";
			intrinsic_rise : 0.34;
			intrinsic_fall : 0.34;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_1";
			intrinsic_rise : 0.093;
			intrinsic_fall : 0.093;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.BREG_2";
			intrinsic_rise : 0.34;
			intrinsic_fall : 0.34;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.BREG_2";
			intrinsic_rise : 0.093;
			intrinsic_fall : 0.093;
			related_pin : "CLK";
		}
  }
  pin(RSTC) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CREG_1";
			intrinsic_rise : 0.058;
			intrinsic_fall : 0.058;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CREG_1";
			intrinsic_rise : 0.216;
			intrinsic_fall : 0.216;
			related_pin : "CLK";
		}
  }
  pin(RSTCTRL) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_OPMODEREG_1";
			intrinsic_rise : 0.296;
			intrinsic_fall : 0.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_0_OPMODEREG_1";
			intrinsic_rise : 0.049;
			intrinsic_fall : 0.049;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_1_OPMODEREG_0";
			intrinsic_rise : 0.296;
			intrinsic_fall : 0.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_1_OPMODEREG_0";
			intrinsic_rise : 0.049;
			intrinsic_fall : 0.049;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_1_OPMODEREG_1";
			intrinsic_rise : 0.296;
			intrinsic_fall : 0.296;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.CARRYINSELREG_1_OPMODEREG_1";
			intrinsic_rise : 0.049;
			intrinsic_fall : 0.049;
			related_pin : "CLK";
		}
  }
  pin(RSTD) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_1";
			intrinsic_rise : 0.366;
			intrinsic_fall : 0.366;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_0_DREG_1";
			intrinsic_rise : 0.055;
			intrinsic_fall : 0.055;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_DREG_0";
			intrinsic_rise : 0.366;
			intrinsic_fall : 0.366;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_DREG_0";
			intrinsic_rise : 0.055;
			intrinsic_fall : 0.055;
			related_pin : "CLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_DREG_1";
			intrinsic_rise : 0.366;
			intrinsic_fall : 0.366;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.ADREG_1_DREG_1";
			intrinsic_rise : 0.055;
			intrinsic_fall : 0.055;
			related_pin : "CLK";
		}
  }
  pin(RSTINMODE) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.INMODEREG_1";
			intrinsic_rise : 0.372;
			intrinsic_fall : 0.372;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.INMODEREG_1";
			intrinsic_rise : 0.046;
			intrinsic_fall : 0.046;
			related_pin : "CLK";
		}
  }
  pin(RSTM) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.MREG_1";
			intrinsic_rise : 0.172;
			intrinsic_fall : 0.172;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.MREG_1";
			intrinsic_rise : 0.18;
			intrinsic_fall : 0.18;
			related_pin : "CLK";
		}
  }
  pin(RSTP) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "dsp48e1.PREG_1";
			intrinsic_rise : 0.232;
			intrinsic_fall : 0.232;
			related_pin : "CLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "dsp48e1.PREG_1";
			intrinsic_rise : 0.005;
			intrinsic_fall : 0.005;
			related_pin : "CLK";
		}
  }
	fpga_condition(dsp48e1) {
		fpga_condition_value(ACASCREG_0_A_INPUT_DIRECT) {
			fpga_arc_condition : "ACASCREG == '0' && A_INPUT == 'DIRECT' "
		}
		fpga_condition_value(ACASCREG_0_A_INPUT_CASCADE) {
			fpga_arc_condition : "ACASCREG == '0' && A_INPUT == 'CASCADE' "
		}
		fpga_condition_value(BCASCREG_0_B_INPUT_DIRECT) {
			fpga_arc_condition : "BCASCREG == '0' && B_INPUT == 'DIRECT' "
		}
		fpga_condition_value(BCASCREG_0_B_INPUT_CASCADE) {
			fpga_arc_condition : "BCASCREG == '0' && B_INPUT == 'CASCADE' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'DIRECT' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'DIRECT' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'DIRECT' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'DIRECT' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_A_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'DIRECT' && MREG == '0' && PREG == '0' && USE_MULT == 'NONE' "
		}
		fpga_condition_value(AREG_0_A_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'DIRECT' && MREG == '1' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_1_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '1' && AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_A_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '0' && USE_MULT == 'NONE' "
		}
		fpga_condition_value(AREG_0_A_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'CASCADE' && MREG == '1' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ALUMODEREG_0_PREG_0) {
			fpga_arc_condition : "ALUMODEREG == '0' && PREG == '0' "
		}
		fpga_condition_value(BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'DIRECT' && MREG == '0' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'DIRECT' && MREG == '0' && PREG == '0' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(BREG_0_B_INPUT_DIRECT_MREG_0_PREG_0_USE_MULT_NONE) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'DIRECT' && MREG == '0' && PREG == '0' && USE_MULT == 'NONE' "
		}
		fpga_condition_value(BREG_0_B_INPUT_DIRECT_MREG_1_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'DIRECT' && MREG == '1' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'CASCADE' && MREG == '0' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'CASCADE' && MREG == '0' && PREG == '0' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(BREG_0_B_INPUT_CASCADE_MREG_0_PREG_0_USE_MULT_NONE) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'CASCADE' && MREG == '0' && PREG == '0' && USE_MULT == 'NONE' "
		}
		fpga_condition_value(BREG_0_B_INPUT_CASCADE_MREG_1_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'CASCADE' && MREG == '1' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(CREG_0_PREG_0) {
			fpga_arc_condition : "CREG == '0' && PREG == '0' "
		}
		fpga_condition_value(PREG_0) {
			fpga_arc_condition : "PREG == '0' "
		}
		fpga_condition_value(CARRYINREG_0_PREG_0) {
			fpga_arc_condition : "CARRYINREG == '0' && PREG == '0' "
		}
		fpga_condition_value(CARRYINSELREG_0_PREG_0) {
			fpga_arc_condition : "CARRYINSELREG == '0' && PREG == '0' "
		}
		fpga_condition_value(ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && DREG == '0' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_DREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && DREG == '0' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(INMODEREG_0_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && INMODEREG == '0' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && INMODEREG == '0' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(INMODEREG_0_MREG_0_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '0' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(INMODEREG_0_MREG_0_PREG_0_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '0' && PREG == '0' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(OPMODEREG_0_PREG_0) {
			fpga_arc_condition : "OPMODEREG == '0' && PREG == '0' "
		}
		fpga_condition_value(ACASCREG_1) {
			fpga_arc_condition : "ACASCREG == '1' "
		}
		fpga_condition_value(ACASCREG_2) {
			fpga_arc_condition : "ACASCREG == '2' "
		}
		fpga_condition_value(BCASCREG_1) {
			fpga_arc_condition : "BCASCREG == '1' "
		}
		fpga_condition_value(BCASCREG_2) {
			fpga_arc_condition : "BCASCREG == '2' "
		}
		fpga_condition_value(PREG_1) {
			fpga_arc_condition : "PREG == '1' "
		}
		fpga_condition_value(ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '0' && CARRYINSELREG == '1' && CREG == '0' && DREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '0' && CARRYINSELREG == '1' && CREG == '0' && DREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '1' && CREG == '0' && DREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '1' && CREG == '0' && DREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && ALUMODEREG == '1' && AREG == '0' && BREG == '0' && CREG == '0' && DREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_ALUMODEREG_1_AREG_0_BREG_0_CREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && ALUMODEREG == '1' && AREG == '0' && BREG == '0' && CREG == '0' && DREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '0' && CREG == '1' && DREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_0_CREG_1_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '0' && CREG == '1' && DREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '0' && DREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '1' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_0_DREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '0' && DREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '1' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '0' && DREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_0_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '0' && DREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '1' && DREG == '0' && INMODEREG == '0' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_1_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '1' && DREG == '0' && INMODEREG == '0' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '1' && DREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_1_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '1' && DREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '2' && DREG == '0' && INMODEREG == '0' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_2_DREG_0_INMODEREG_0_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '2' && DREG == '0' && INMODEREG == '0' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '2' && DREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && DREG == '0' && INMODEREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_0_DREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && DREG == '0' && INMODEREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '2' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_2_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '2' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '0' && CARRYINSELREG == '0' && CREG == '0' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '0' && CARRYINSELREG == '0' && CREG == '0' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '0' && CARRYINSELREG == '1' && CREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '0' && CARRYINSELREG == '1' && CREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '0' && CARRYINSELREG == '1' && CREG == '0' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '0' && CARRYINSELREG == '1' && CREG == '0' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_0_CARRYINSELREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE) {
			fpga_arc_condition : "ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '0' && CARRYINSELREG == '1' && CREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'NONE' "
		}
		fpga_condition_value(ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '1' && CREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '1' && CREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '1' && CREG == '0' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '1' && CREG == '0' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ALUMODEREG_0_AREG_0_BREG_0_CARRYINREG_1_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE) {
			fpga_arc_condition : "ALUMODEREG == '0' && AREG == '0' && BREG == '0' && CARRYINREG == '1' && CREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'NONE' "
		}
		fpga_condition_value(ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ALUMODEREG == '1' && AREG == '0' && BREG == '0' && CREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ALUMODEREG_1_AREG_0_BREG_0_CREG_0_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ALUMODEREG == '1' && AREG == '0' && BREG == '0' && CREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ALUMODEREG == '1' && AREG == '0' && BREG == '0' && CREG == '0' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ALUMODEREG_1_AREG_0_BREG_0_CREG_0_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ALUMODEREG == '1' && AREG == '0' && BREG == '0' && CREG == '0' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ALUMODEREG_1_AREG_0_BREG_0_CREG_0_OPMODEREG_0_PREG_0_USE_MULT_NONE) {
			fpga_arc_condition : "ALUMODEREG == '1' && AREG == '0' && BREG == '0' && CREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'NONE' "
		}
		fpga_condition_value(AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && BREG == '0' && CREG == '1' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_0_BREG_0_CREG_1_INMODEREG_0_MREG_0_OPMODEREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '0' && BREG == '0' && CREG == '1' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && BREG == '0' && CREG == '1' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_0_BREG_0_CREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '0' && BREG == '0' && CREG == '1' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_BREG_0_CREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE) {
			fpga_arc_condition : "AREG == '0' && BREG == '0' && CREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'NONE' "
		}
		fpga_condition_value(AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && BREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '1' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_0_BREG_0_INMODEREG_0_MREG_0_OPMODEREG_1_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '0' && BREG == '0' && INMODEREG == '0' && MREG == '0' && OPMODEREG == '1' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && BREG == '0' && INMODEREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_0_BREG_0_INMODEREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '0' && BREG == '0' && INMODEREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && BREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_0_BREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '0' && BREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && BREG == '1' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_0_BREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '0' && BREG == '1' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_BREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE) {
			fpga_arc_condition : "AREG == '0' && BREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'NONE' "
		}
		fpga_condition_value(AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && BREG == '2' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_0_BREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '0' && BREG == '2' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && BREG == '2' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_0_BREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '0' && BREG == '2' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_BREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE) {
			fpga_arc_condition : "AREG == '0' && BREG == '2' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'NONE' "
		}
		fpga_condition_value(AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_1_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '1' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_1_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '1' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_1_OPMODEREG_0_PREG_0_USE_MULT_NONE) {
			fpga_arc_condition : "AREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'NONE' "
		}
		fpga_condition_value(AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '2' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_2_MREG_0_PREG_0_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '2' && MREG == '0' && PREG == '0' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '2' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_2_MREG_1_OPMODEREG_0_PREG_0_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '2' && MREG == '1' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_2_OPMODEREG_0_PREG_0_USE_MULT_NONE) {
			fpga_arc_condition : "AREG == '2' && OPMODEREG == '0' && PREG == '0' && USE_MULT == 'NONE' "
		}
		fpga_condition_value(MREG_1_OPMODEREG_1_PREG_0_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "MREG == '1' && OPMODEREG == '1' && PREG == '0' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(MREG_1_OPMODEREG_1_PREG_0_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "MREG == '1' && OPMODEREG == '1' && PREG == '0' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(OPMODEREG_1_PREG_0_USE_MULT_NONE) {
			fpga_arc_condition : "OPMODEREG == '1' && PREG == '0' && USE_MULT == 'NONE' "
		}
		fpga_condition_value(ADREG_0_AREG_0_BREG_2_DREG_1_MREG_0_PREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && BREG == '2' && DREG == '1' && MREG == '0' && PREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'DIRECT' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'DIRECT' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'DIRECT' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'DIRECT' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'DIRECT' && MREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_DIRECT_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'DIRECT' && MREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_1_AREG_0_A_INPUT_DIRECT_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '1' && AREG == '0' && A_INPUT == 'DIRECT' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_1_AREG_0_A_INPUT_DIRECT_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '1' && AREG == '0' && A_INPUT == 'DIRECT' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'DIRECT' && MREG == '0' && PREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'DIRECT' && MREG == '0' && PREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'DIRECT' && MREG == '0' && PREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(AREG_0_A_INPUT_DIRECT_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'DIRECT' && MREG == '0' && PREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(AREG_0_A_INPUT_DIRECT_MREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'DIRECT' && MREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_0_A_INPUT_DIRECT_MREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'DIRECT' && MREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_A_INPUT_DIRECT_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'DIRECT' && PREG == '1' && USE_MULT == 'NONE' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(AREG_0_A_INPUT_DIRECT_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'DIRECT' && PREG == '1' && USE_MULT == 'NONE' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(AREG_1_A_INPUT_DIRECT) {
			fpga_arc_condition : "AREG == '1' && A_INPUT == 'DIRECT' "
		}
		fpga_condition_value(AREG_2_A_INPUT_DIRECT) {
			fpga_arc_condition : "AREG == '2' && A_INPUT == 'DIRECT' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'CASCADE' && MREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_AREG_0_A_INPUT_CASCADE_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && AREG == '0' && A_INPUT == 'CASCADE' && MREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_1_AREG_0_A_INPUT_CASCADE_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '1' && AREG == '0' && A_INPUT == 'CASCADE' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_1_AREG_0_A_INPUT_CASCADE_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '1' && AREG == '0' && A_INPUT == 'CASCADE' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(AREG_0_A_INPUT_CASCADE_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'CASCADE' && MREG == '0' && PREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(AREG_0_A_INPUT_CASCADE_MREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'CASCADE' && MREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(AREG_0_A_INPUT_CASCADE_MREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'CASCADE' && MREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(AREG_0_A_INPUT_CASCADE_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'CASCADE' && PREG == '1' && USE_MULT == 'NONE' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(AREG_0_A_INPUT_CASCADE_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "AREG == '0' && A_INPUT == 'CASCADE' && PREG == '1' && USE_MULT == 'NONE' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(AREG_1_A_INPUT_CASCADE) {
			fpga_arc_condition : "AREG == '1' && A_INPUT == 'CASCADE' "
		}
		fpga_condition_value(AREG_2_A_INPUT_CASCADE) {
			fpga_arc_condition : "AREG == '2' && A_INPUT == 'CASCADE' "
		}
		fpga_condition_value(ALUMODEREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "ALUMODEREG == '0' && PREG == '1' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(ALUMODEREG_0_PREG_1_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "ALUMODEREG == '0' && PREG == '1' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(ALUMODEREG_1) {
			fpga_arc_condition : "ALUMODEREG == '1' "
		}
		fpga_condition_value(BREG_0_B_INPUT_DIRECT_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'DIRECT' && MREG == '0' && PREG == '1' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(BREG_0_B_INPUT_DIRECT_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'DIRECT' && MREG == '0' && PREG == '1' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(BREG_0_B_INPUT_DIRECT_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'DIRECT' && MREG == '0' && PREG == '1' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(BREG_0_B_INPUT_DIRECT_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'DIRECT' && MREG == '0' && PREG == '1' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(BREG_0_B_INPUT_DIRECT_MREG_1_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'DIRECT' && MREG == '1' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(BREG_0_B_INPUT_DIRECT_MREG_1_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'DIRECT' && MREG == '1' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(BREG_0_B_INPUT_DIRECT_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'DIRECT' && PREG == '1' && USE_MULT == 'NONE' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(BREG_0_B_INPUT_DIRECT_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'DIRECT' && PREG == '1' && USE_MULT == 'NONE' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(BREG_1_B_INPUT_DIRECT) {
			fpga_arc_condition : "BREG == '1' && B_INPUT == 'DIRECT' "
		}
		fpga_condition_value(BREG_2_B_INPUT_DIRECT) {
			fpga_arc_condition : "BREG == '2' && B_INPUT == 'DIRECT' "
		}
		fpga_condition_value(BREG_0_B_INPUT_CASCADE_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'CASCADE' && MREG == '0' && PREG == '1' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(BREG_0_B_INPUT_CASCADE_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'CASCADE' && MREG == '0' && PREG == '1' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(BREG_0_B_INPUT_CASCADE_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'CASCADE' && MREG == '0' && PREG == '1' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(BREG_0_B_INPUT_CASCADE_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'CASCADE' && MREG == '0' && PREG == '1' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(BREG_0_B_INPUT_CASCADE_MREG_1_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'CASCADE' && MREG == '1' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(BREG_0_B_INPUT_CASCADE_MREG_1_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'CASCADE' && MREG == '1' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(BREG_0_B_INPUT_CASCADE_PREG_1_USE_MULT_NONE_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "BREG == '0' && B_INPUT == 'CASCADE' && PREG == '1' && USE_MULT == 'NONE' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(BREG_1_B_INPUT_CASCADE) {
			fpga_arc_condition : "BREG == '1' && B_INPUT == 'CASCADE' "
		}
		fpga_condition_value(BREG_2_B_INPUT_CASCADE) {
			fpga_arc_condition : "BREG == '2' && B_INPUT == 'CASCADE' "
		}
		fpga_condition_value(CREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "CREG == '0' && PREG == '1' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(CREG_0_PREG_1_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "CREG == '0' && PREG == '1' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(CREG_1) {
			fpga_arc_condition : "CREG == '1' "
		}
		fpga_condition_value(PREG_1_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "PREG == '1' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(PREG_1_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "PREG == '1' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(CARRYINREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "CARRYINREG == '0' && PREG == '1' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(CARRYINREG_0_PREG_1_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "CARRYINREG == '0' && PREG == '1' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(CARRYINREG_1) {
			fpga_arc_condition : "CARRYINREG == '1' "
		}
		fpga_condition_value(CARRYINSELREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "CARRYINSELREG == '0' && PREG == '1' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(CARRYINSELREG_0_PREG_1_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "CARRYINSELREG == '0' && PREG == '1' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(CARRYINSELREG_1) {
			fpga_arc_condition : "CARRYINSELREG == '1' "
		}
		fpga_condition_value(AREG_1) {
			fpga_arc_condition : "AREG == '1' "
		}
		fpga_condition_value(AREG_2) {
			fpga_arc_condition : "AREG == '2' "
		}
		fpga_condition_value(ADREG_1) {
			fpga_arc_condition : "ADREG == '1' "
		}
		fpga_condition_value(BREG_1) {
			fpga_arc_condition : "BREG == '1' "
		}
		fpga_condition_value(BREG_2) {
			fpga_arc_condition : "BREG == '2' "
		}
		fpga_condition_value(CARRYINSELREG_0_OPMODEREG_1) {
			fpga_arc_condition : "CARRYINSELREG == '0' && OPMODEREG == '1' "
		}
		fpga_condition_value(CARRYINSELREG_1_OPMODEREG_0) {
			fpga_arc_condition : "CARRYINSELREG == '1' && OPMODEREG == '0' "
		}
		fpga_condition_value(CARRYINSELREG_1_OPMODEREG_1) {
			fpga_arc_condition : "CARRYINSELREG == '1' && OPMODEREG == '1' "
		}
		fpga_condition_value(DREG_1) {
			fpga_arc_condition : "DREG == '1' "
		}
		fpga_condition_value(INMODEREG_1) {
			fpga_arc_condition : "INMODEREG == '1' "
		}
		fpga_condition_value(MREG_1) {
			fpga_arc_condition : "MREG == '1' "
		}
		fpga_condition_value(ADREG_0_DREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "ADREG == '0' && DREG == '0' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(ADREG_0_DREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "ADREG == '0' && DREG == '0' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(ADREG_0_DREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "ADREG == '0' && DREG == '0' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(ADREG_0_DREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "ADREG == '0' && DREG == '0' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(ADREG_0_DREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && DREG == '0' && MREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_DREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && DREG == '0' && MREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_1_DREG_0_USE_DPORT_TRUE) {
			fpga_arc_condition : "ADREG == '1' && DREG == '0' && USE_DPORT == 'TRUE' "
		}
		fpga_condition_value(DREG_1_USE_DPORT_TRUE) {
			fpga_arc_condition : "DREG == '1' && USE_DPORT == 'TRUE' "
		}
		fpga_condition_value(ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "ADREG == '0' && INMODEREG == '0' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "ADREG == '0' && INMODEREG == '0' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "ADREG == '0' && INMODEREG == '0' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(ADREG_0_INMODEREG_0_MREG_0_PREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "ADREG == '0' && INMODEREG == '0' && MREG == '0' && PREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '0' && INMODEREG == '0' && MREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_0_INMODEREG_0_MREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '0' && INMODEREG == '0' && MREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "ADREG == '1' && INMODEREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(ADREG_1_INMODEREG_0_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "ADREG == '1' && INMODEREG == '0' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '0' && PREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '0' && PREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '0' && PREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(INMODEREG_0_MREG_0_PREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '0' && PREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(INMODEREG_0_MREG_1_USE_DPORT_FALSE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(INMODEREG_0_MREG_1_USE_DPORT_FALSE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '1' && USE_DPORT == 'FALSE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(INMODEREG_1_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "INMODEREG == '1' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(INMODEREG_1_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "INMODEREG == '1' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(INMODEREG_1_USE_DPORT_TRUE_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "INMODEREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(INMODEREG_1_USE_DPORT_TRUE_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "INMODEREG == '1' && USE_DPORT == 'TRUE' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(INMODEREG_0_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '0' && PREG == '1' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(INMODEREG_0_MREG_0_PREG_1_USE_MULT_DYNAMIC_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '0' && PREG == '1' && USE_MULT == 'DYNAMIC' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(INMODEREG_0_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '0' && PREG == '1' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(INMODEREG_0_MREG_0_PREG_1_USE_MULT_MULTIPLY_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '0' && PREG == '1' && USE_MULT == 'MULTIPLY' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(INMODEREG_0_MREG_1_USE_MULT_DYNAMIC) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '1' && USE_MULT == 'DYNAMIC' "
		}
		fpga_condition_value(INMODEREG_0_MREG_1_USE_MULT_MULTIPLY) {
			fpga_arc_condition : "INMODEREG == '0' && MREG == '1' && USE_MULT == 'MULTIPLY' "
		}
		fpga_condition_value(OPMODEREG_0_PREG_1_USE_PATTERN_DETECT_NO_PATDET) {
			fpga_arc_condition : "OPMODEREG == '0' && PREG == '1' && USE_PATTERN_DETECT == 'NO_PATDET' "
		}
		fpga_condition_value(OPMODEREG_0_PREG_1_USE_PATTERN_DETECT_PATDET) {
			fpga_arc_condition : "OPMODEREG == '0' && PREG == '1' && USE_PATTERN_DETECT == 'PATDET' "
		}
		fpga_condition_value(OPMODEREG_1) {
			fpga_arc_condition : "OPMODEREG == '1' "
		}
		fpga_condition_value(CARRYINREG_0_MREG_1) {
			fpga_arc_condition : "CARRYINREG == '0' && MREG == '1' "
		}
		fpga_condition_value(CARRYINREG_1_MREG_0) {
			fpga_arc_condition : "CARRYINREG == '1' && MREG == '0' "
		}
		fpga_condition_value(CARRYINREG_1_MREG_1) {
			fpga_arc_condition : "CARRYINREG == '1' && MREG == '1' "
		}
		fpga_condition_value(ADREG_0_DREG_1) {
			fpga_arc_condition : "ADREG == '0' && DREG == '1' "
		}
		fpga_condition_value(ADREG_1_DREG_0) {
			fpga_arc_condition : "ADREG == '1' && DREG == '0' "
		}
		fpga_condition_value(ADREG_1_DREG_1) {
			fpga_arc_condition : "ADREG == '1' && DREG == '1' "
		}
	}
}
cell(RAMB36E1) {
  pin(CASCADEOUTA) {
    direction : output;
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_0_RAM_EXTENSION_A_LOWER";
			intrinsic_rise : 1.915;
			intrinsic_fall : 1.915;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_RAM_EXTENSION_A_LOWER";
			intrinsic_rise : 0.687;
			intrinsic_fall : 0.687;
			related_pin : "CLKARDCLK";
		}
  }
  pin(CASCADEOUTB) {
    direction : output;
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOB_REG_0_RAM_EXTENSION_B_LOWER";
			intrinsic_rise : 1.915;
			intrinsic_fall : 1.915;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOB_REG_1_RAM_EXTENSION_B_LOWER";
			intrinsic_rise : 0.687;
			intrinsic_fall : 0.687;
			related_pin : "CLKBWRCLK";
		}
  }
  pin(DBITERR) {
    direction : output;
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_0_EN_ECC_READ_TRUE";
			intrinsic_rise : 2.163;
			intrinsic_fall : 2.163;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_EN_ECC_READ_TRUE";
			intrinsic_rise : 0.57;
			intrinsic_fall : 0.57;
			related_pin : "CLKARDCLK";
		}
  }
  bus(ECCPARITY) {
    bus_type : bus8 ;
    direction : output;
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE";
			intrinsic_rise : 0.658;
			intrinsic_fall : 0.658;
			related_pin : "CLKBWRCLK";
		}
  }
  bus(RDADDRECC) {
    bus_type : bus9 ;
    direction : output;
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_0_EN_ECC_READ_TRUE_RAM_MODE_SDP";
			intrinsic_rise : 0.633;
			intrinsic_fall : 0.633;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_EN_ECC_READ_TRUE_RAM_MODE_SDP";
			intrinsic_rise : 0.705;
			intrinsic_fall : 0.705;
			related_pin : "CLKARDCLK";
		}
  }
  pin(SBITERR) {
    direction : output;
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_0_EN_ECC_READ_TRUE";
			intrinsic_rise : 2.124;
			intrinsic_fall : 2.124;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_EN_ECC_READ_TRUE";
			intrinsic_rise : 0.573;
			intrinsic_fall : 0.573;
			related_pin : "CLKARDCLK";
		}
  }
  bus(DOADO) {
    bus_type : bus32 ;
    direction : output;
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_0_EN_ECC_READ_FALSE_RAM_MODE_SDP";
			intrinsic_rise : 1.564;
			intrinsic_fall : 1.564;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_0_EN_ECC_READ_FALSE_RAM_MODE_TDP";
			intrinsic_rise : 1.564;
			intrinsic_fall : 1.564;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_0_EN_ECC_READ_TRUE";
			intrinsic_rise : 2.343;
			intrinsic_fall : 2.343;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_EN_ECC_READ_FALSE_RAM_MODE_SDP";
			intrinsic_rise : 0.539;
			intrinsic_fall : 0.539;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_EN_ECC_READ_FALSE_RAM_MODE_TDP";
			intrinsic_rise : 0.539;
			intrinsic_fall : 0.539;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_EN_ECC_READ_TRUE";
			intrinsic_rise : 0.612;
			intrinsic_fall : 0.612;
			related_pin : "CLKARDCLK";
		}
  }
  bus(DOPADOP) {
    bus_type : bus4 ;
    direction : output;
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_0_EN_ECC_READ_FALSE_RAM_MODE_SDP";
			intrinsic_rise : 1.564;
			intrinsic_fall : 1.564;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_0_EN_ECC_READ_FALSE_RAM_MODE_TDP";
			intrinsic_rise : 1.564;
			intrinsic_fall : 1.564;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_0_EN_ECC_READ_TRUE";
			intrinsic_rise : 2.343;
			intrinsic_fall : 2.343;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_EN_ECC_READ_FALSE_RAM_MODE_SDP";
			intrinsic_rise : 0.539;
			intrinsic_fall : 0.539;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_EN_ECC_READ_FALSE_RAM_MODE_TDP";
			intrinsic_rise : 0.539;
			intrinsic_fall : 0.539;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_EN_ECC_READ_TRUE";
			intrinsic_rise : 0.612;
			intrinsic_fall : 0.612;
			related_pin : "CLKARDCLK";
		}
  }
  bus(DOBDO) {
    bus_type : bus32 ;
    direction : output;
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOB_REG_0_EN_ECC_READ_FALSE_RAM_MODE_SDP";
			intrinsic_rise : 1.564;
			intrinsic_fall : 1.564;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOB_REG_0_EN_ECC_READ_TRUE";
			intrinsic_rise : 2.343;
			intrinsic_fall : 2.343;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOB_REG_1_EN_ECC_READ_FALSE_RAM_MODE_SDP";
			intrinsic_rise : 0.539;
			intrinsic_fall : 0.539;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOB_REG_1_EN_ECC_READ_TRUE";
			intrinsic_rise : 0.612;
			intrinsic_fall : 0.612;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOB_REG_0_RAM_MODE_TDP";
			intrinsic_rise : 1.564;
			intrinsic_fall : 1.564;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOB_REG_1_RAM_MODE_TDP";
			intrinsic_rise : 0.539;
			intrinsic_fall : 0.539;
			related_pin : "CLKBWRCLK";
		}
  }
  bus(DOPBDOP) {
    bus_type : bus4 ;
    direction : output;
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_0_EN_ECC_READ_FALSE_RAM_MODE_SDP";
			intrinsic_rise : 1.564;
			intrinsic_fall : 1.564;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_0_EN_ECC_READ_TRUE";
			intrinsic_rise : 2.343;
			intrinsic_fall : 2.343;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_EN_ECC_READ_FALSE_RAM_MODE_SDP";
			intrinsic_rise : 0.539;
			intrinsic_fall : 0.539;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_EN_ECC_READ_TRUE";
			intrinsic_rise : 0.612;
			intrinsic_fall : 0.612;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOB_REG_0_RAM_MODE_TDP";
			intrinsic_rise : 1.564;
			intrinsic_fall : 1.564;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOB_REG_1_RAM_MODE_TDP";
			intrinsic_rise : 0.539;
			intrinsic_fall : 0.539;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_EN_ECC_READ_FALSE_RAM_MODE_SDP";
			intrinsic_rise : 0.539;
			intrinsic_fall : 0.539;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOA_REG_1_EN_ECC_READ_TRUE";
			intrinsic_rise : 0.612;
			intrinsic_fall : 0.612;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOB_REG_0_RAM_MODE_TDP";
			intrinsic_rise : 1.564;
			intrinsic_fall : 1.564;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : rising_edge;
			fpga_arc_condition : "ramb36e1.DOB_REG_1_RAM_MODE_TDP";
			intrinsic_rise : 0.539;
			intrinsic_fall : 0.539;
			related_pin : "CLKBWRCLK";
		}
  }
  pin(CASCADEINA) {
    direction : input;
  }
  pin(CASCADEINB) {
    direction : input;
  }
  pin(INJECTDBITERR) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			intrinsic_rise : 0.486;
			intrinsic_fall : 0.486;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
  }
  pin(INJECTSBITERR) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			intrinsic_rise : 0.486;
			intrinsic_fall : 0.486;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
  }
  bus(ADDRARDADDR) {
    bus_type : bus16 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			intrinsic_rise : 0.375;
			intrinsic_fall : 0.375;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
  }
  pin(CLKARDCLK) {
    direction : input;
    clock : true;
  }
  pin(ENARDEN) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP";
			intrinsic_rise : 0.295;
			intrinsic_fall : 0.295;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP";
			intrinsic_rise : 0.295;
			intrinsic_fall : 0.295;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
  }
  pin(REGCEAREGCE) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			intrinsic_rise : 0.202;
			intrinsic_fall : 0.202;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
  }
  pin(RSTRAMARSTRAM) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP";
			intrinsic_rise : 0.266;
			intrinsic_fall : 0.266;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP";
			intrinsic_rise : 0.266;
			intrinsic_fall : 0.266;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
  }
  pin(RSTREGARSTREG) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			intrinsic_rise : 0.247;
			intrinsic_fall : 0.247;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
  }
  bus(WEA) {
    bus_type : bus4 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP";
			intrinsic_rise : 0.371;
			intrinsic_fall : 0.371;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
  }
  bus(DIADI) {
    bus_type : bus32 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_PERFORMANCE_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_PERFORMANCE_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_A_NO_CHANGE";
			intrinsic_rise : 0.489;
			intrinsic_fall : 0.489;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_A_NO_CHANGE";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0.489;
			intrinsic_fall : 0.489;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0.489;
			intrinsic_fall : 0.489;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.781;
			intrinsic_fall : 0.781;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0.881;
			intrinsic_fall : 0.881;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.419;
			intrinsic_fall : 0.419;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0.881;
			intrinsic_fall : 0.881;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.419;
			intrinsic_fall : 0.419;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0.881;
			intrinsic_fall : 0.881;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0.489;
			intrinsic_fall : 0.489;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0.781;
			intrinsic_fall : 0.781;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0.881;
			intrinsic_fall : 0.881;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0.419;
			intrinsic_fall : 0.419;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0.881;
			intrinsic_fall : 0.881;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_PERFORMANCE_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_PERFORMANCE_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_B_NO_CHANGE";
			intrinsic_rise : 0.489;
			intrinsic_fall : 0.489;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_B_NO_CHANGE";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0.489;
			intrinsic_fall : 0.489;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
  }
  bus(DIPADIP) {
    bus_type : bus4 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_PERFORMANCE_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_PERFORMANCE_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_A_NO_CHANGE";
			intrinsic_rise : 0.489;
			intrinsic_fall : 0.489;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_A_NO_CHANGE";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0.489;
			intrinsic_fall : 0.489;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKARDCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0.489;
			intrinsic_fall : 0.489;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.781;
			intrinsic_fall : 0.781;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0.881;
			intrinsic_fall : 0.881;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.419;
			intrinsic_fall : 0.419;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0.881;
			intrinsic_fall : 0.881;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0.419;
			intrinsic_fall : 0.419;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0.881;
			intrinsic_fall : 0.881;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
  }
  bus(ADDRBWRADDR) {
    bus_type : bus16 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			intrinsic_rise : 0.375;
			intrinsic_fall : 0.375;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
  }
  pin(CLKBWRCLK) {
    direction : input;
    clock : true;
  }
  pin(ENBWREN) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP";
			intrinsic_rise : 0.295;
			intrinsic_fall : 0.295;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP";
			intrinsic_rise : 0.295;
			intrinsic_fall : 0.295;
			related_pin : "CLKBWRCLK";
		}
  }
  pin(REGCEB) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			intrinsic_rise : 0.202;
			intrinsic_fall : 0.202;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
  }
  pin(RSTRAMB) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP";
			intrinsic_rise : 0.266;
			intrinsic_fall : 0.266;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP";
			intrinsic_rise : 0.266;
			intrinsic_fall : 0.266;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
  }
  pin(RSTREGB) {
    direction : input;
		timing() {
			timing_type : setup_rising;
			intrinsic_rise : 0.247;
			intrinsic_fall : 0.247;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
  }
  bus(WEBWE) {
    bus_type : bus8 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP_WRITE_WIDTH_B_18";
			intrinsic_rise : 0.371;
			intrinsic_fall : 0.371;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP_WRITE_WIDTH_B_18";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP_WRITE_WIDTH_B_36";
			intrinsic_rise : 0.371;
			intrinsic_fall : 0.371;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP_WRITE_WIDTH_B_36";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP_WRITE_WIDTH_B_72";
			intrinsic_rise : 0.371;
			intrinsic_fall : 0.371;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_SDP_WRITE_WIDTH_B_72";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP";
			intrinsic_rise : 0.371;
			intrinsic_fall : 0.371;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
  }
  bus(DIBDI) {
    bus_type : bus32 ;
    direction : input;
  }
  bus(DIPBDIP) {
    bus_type : bus4 ;
    direction : input;
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0.489;
			intrinsic_fall : 0.489;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0.781;
			intrinsic_fall : 0.781;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0.881;
			intrinsic_fall : 0.881;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0.419;
			intrinsic_fall : 0.419;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0.881;
			intrinsic_fall : 0.881;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_PERFORMANCE_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_PERFORMANCE_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_B_NO_CHANGE";
			intrinsic_rise : 0.489;
			intrinsic_fall : 0.489;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_B_NO_CHANGE";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0.168;
			intrinsic_fall : 0.168;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_B_READ_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : setup_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0.489;
			intrinsic_fall : 0.489;
			related_pin : "CLKBWRCLK";
		}
		timing() {
			timing_type : hold_rising;
			fpga_arc_condition : "ramb36e1.RAM_MODE_TDP_WRITE_MODE_B_WRITE_FIRST";
			intrinsic_rise : 0;
			intrinsic_fall : 0;
			related_pin : "CLKBWRCLK";
		}
  }
	fpga_condition(ramb36e1) {
		fpga_condition_value(DOA_REG_0_RAM_EXTENSION_A_LOWER) {
			fpga_arc_condition : "DOA_REG == '0' && RAM_EXTENSION_A == 'LOWER' "
		}
		fpga_condition_value(DOA_REG_1_RAM_EXTENSION_A_LOWER) {
			fpga_arc_condition : "DOA_REG == '1' && RAM_EXTENSION_A == 'LOWER' "
		}
		fpga_condition_value(DOB_REG_0_RAM_EXTENSION_B_LOWER) {
			fpga_arc_condition : "DOB_REG == '0' && RAM_EXTENSION_B == 'LOWER' "
		}
		fpga_condition_value(DOB_REG_1_RAM_EXTENSION_B_LOWER) {
			fpga_arc_condition : "DOB_REG == '1' && RAM_EXTENSION_B == 'LOWER' "
		}
		fpga_condition_value(DOA_REG_0_EN_ECC_READ_TRUE) {
			fpga_arc_condition : "DOA_REG == '0' && EN_ECC_READ == 'TRUE' "
		}
		fpga_condition_value(DOA_REG_1_EN_ECC_READ_TRUE) {
			fpga_arc_condition : "DOA_REG == '1' && EN_ECC_READ == 'TRUE' "
		}
		fpga_condition_value(DOA_REG_0_EN_ECC_READ_FALSE_RAM_MODE_SDP) {
			fpga_arc_condition : "DOA_REG == '0' && EN_ECC_READ == 'FALSE' && RAM_MODE == 'SDP' "
		}
		fpga_condition_value(DOA_REG_0_EN_ECC_READ_FALSE_RAM_MODE_TDP) {
			fpga_arc_condition : "DOA_REG == '0' && EN_ECC_READ == 'FALSE' && RAM_MODE == 'TDP' "
		}
		fpga_condition_value(DOA_REG_1_EN_ECC_READ_FALSE_RAM_MODE_SDP) {
			fpga_arc_condition : "DOA_REG == '1' && EN_ECC_READ == 'FALSE' && RAM_MODE == 'SDP' "
		}
		fpga_condition_value(DOA_REG_1_EN_ECC_READ_FALSE_RAM_MODE_TDP) {
			fpga_arc_condition : "DOA_REG == '1' && EN_ECC_READ == 'FALSE' && RAM_MODE == 'TDP' "
		}
		fpga_condition_value(DOB_REG_0_EN_ECC_READ_FALSE_RAM_MODE_SDP) {
			fpga_arc_condition : "DOB_REG == '0' && EN_ECC_READ == 'FALSE' && RAM_MODE == 'SDP' "
		}
		fpga_condition_value(DOB_REG_0_EN_ECC_READ_TRUE) {
			fpga_arc_condition : "DOB_REG == '0' && EN_ECC_READ == 'TRUE' "
		}
		fpga_condition_value(DOB_REG_1_EN_ECC_READ_FALSE_RAM_MODE_SDP) {
			fpga_arc_condition : "DOB_REG == '1' && EN_ECC_READ == 'FALSE' && RAM_MODE == 'SDP' "
		}
		fpga_condition_value(DOB_REG_1_EN_ECC_READ_TRUE) {
			fpga_arc_condition : "DOB_REG == '1' && EN_ECC_READ == 'TRUE' "
		}
		fpga_condition_value(DOB_REG_0_RAM_MODE_TDP) {
			fpga_arc_condition : "DOB_REG == '0' && RAM_MODE == 'TDP' "
		}
		fpga_condition_value(DOB_REG_1_RAM_MODE_TDP) {
			fpga_arc_condition : "DOB_REG == '1' && RAM_MODE == 'TDP' "
		}
		fpga_condition_value(EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE) {
			fpga_arc_condition : "EN_ECC_READ == 'FALSE' && EN_ECC_WRITE == 'TRUE' "
		}
		fpga_condition_value(DOA_REG_0_EN_ECC_READ_TRUE_RAM_MODE_SDP) {
			fpga_arc_condition : "DOA_REG == '0' && EN_ECC_READ == 'TRUE' && RAM_MODE == 'SDP' "
		}
		fpga_condition_value(DOA_REG_1_EN_ECC_READ_TRUE_RAM_MODE_SDP) {
			fpga_arc_condition : "DOA_REG == '1' && EN_ECC_READ == 'TRUE' && RAM_MODE == 'SDP' "
		}
		fpga_condition_value(RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE_WRITE_MODE_A_READ_FIRST) {
			fpga_arc_condition : "RAM_MODE == 'TDP' && RDADDR_COLLISION_HWCONFIG == 'DELAYED_WRITE' && WRITE_MODE_A == 'READ_FIRST' "
		}
		fpga_condition_value(RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_PERFORMANCE_WRITE_MODE_A_READ_FIRST) {
			fpga_arc_condition : "RAM_MODE == 'TDP' && RDADDR_COLLISION_HWCONFIG == 'PERFORMANCE' && WRITE_MODE_A == 'READ_FIRST' "
		}
		fpga_condition_value(RAM_MODE_TDP_WRITE_MODE_A_NO_CHANGE) {
			fpga_arc_condition : "RAM_MODE == 'TDP' && WRITE_MODE_A == 'NO_CHANGE' "
		}
		fpga_condition_value(RAM_MODE_TDP_WRITE_MODE_A_READ_FIRST) {
			fpga_arc_condition : "RAM_MODE == 'TDP' && WRITE_MODE_A == 'READ_FIRST' "
		}
		fpga_condition_value(RAM_MODE_TDP_WRITE_MODE_A_WRITE_FIRST) {
			fpga_arc_condition : "RAM_MODE == 'TDP' && WRITE_MODE_A == 'WRITE_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'FALSE' && EN_ECC_WRITE == 'FALSE' && RAM_MODE == 'SDP' && WRITE_MODE_A == 'READ_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'FALSE' && EN_ECC_WRITE == 'FALSE' && RAM_MODE == 'SDP' && WRITE_MODE_A == 'WRITE_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'FALSE' && EN_ECC_WRITE == 'TRUE' && RAM_MODE == 'SDP' && WRITE_MODE_A == 'READ_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'FALSE' && EN_ECC_WRITE == 'TRUE' && RAM_MODE == 'SDP' && WRITE_MODE_A == 'WRITE_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_TRUE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'TRUE' && EN_ECC_WRITE == 'FALSE' && RAM_MODE == 'SDP' && WRITE_MODE_A == 'READ_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_TRUE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'TRUE' && EN_ECC_WRITE == 'FALSE' && RAM_MODE == 'SDP' && WRITE_MODE_A == 'WRITE_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_READ_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'TRUE' && EN_ECC_WRITE == 'TRUE' && RAM_MODE == 'SDP' && WRITE_MODE_A == 'READ_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_A_WRITE_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'TRUE' && EN_ECC_WRITE == 'TRUE' && RAM_MODE == 'SDP' && WRITE_MODE_A == 'WRITE_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'FALSE' && EN_ECC_WRITE == 'FALSE' && RAM_MODE == 'SDP' && WRITE_MODE_B == 'READ_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_FALSE_EN_ECC_WRITE_FALSE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'FALSE' && EN_ECC_WRITE == 'FALSE' && RAM_MODE == 'SDP' && WRITE_MODE_B == 'WRITE_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'FALSE' && EN_ECC_WRITE == 'TRUE' && RAM_MODE == 'SDP' && WRITE_MODE_B == 'READ_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_FALSE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'FALSE' && EN_ECC_WRITE == 'TRUE' && RAM_MODE == 'SDP' && WRITE_MODE_B == 'WRITE_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_READ_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'TRUE' && EN_ECC_WRITE == 'TRUE' && RAM_MODE == 'SDP' && WRITE_MODE_B == 'READ_FIRST' "
		}
		fpga_condition_value(EN_ECC_READ_TRUE_EN_ECC_WRITE_TRUE_RAM_MODE_SDP_WRITE_MODE_B_WRITE_FIRST) {
			fpga_arc_condition : "EN_ECC_READ == 'TRUE' && EN_ECC_WRITE == 'TRUE' && RAM_MODE == 'SDP' && WRITE_MODE_B == 'WRITE_FIRST' "
		}
		fpga_condition_value(RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE_WRITE_MODE_B_READ_FIRST) {
			fpga_arc_condition : "RAM_MODE == 'TDP' && RDADDR_COLLISION_HWCONFIG == 'DELAYED_WRITE' && WRITE_MODE_B == 'READ_FIRST' "
		}
		fpga_condition_value(RAM_MODE_TDP_RDADDR_COLLISION_HWCONFIG_PERFORMANCE_WRITE_MODE_B_READ_FIRST) {
			fpga_arc_condition : "RAM_MODE == 'TDP' && RDADDR_COLLISION_HWCONFIG == 'PERFORMANCE' && WRITE_MODE_B == 'READ_FIRST' "
		}
		fpga_condition_value(RAM_MODE_TDP_WRITE_MODE_B_NO_CHANGE) {
			fpga_arc_condition : "RAM_MODE == 'TDP' && WRITE_MODE_B == 'NO_CHANGE' "
		}
		fpga_condition_value(RAM_MODE_TDP_WRITE_MODE_B_READ_FIRST) {
			fpga_arc_condition : "RAM_MODE == 'TDP' && WRITE_MODE_B == 'READ_FIRST' "
		}
		fpga_condition_value(RAM_MODE_TDP_WRITE_MODE_B_WRITE_FIRST) {
			fpga_arc_condition : "RAM_MODE == 'TDP' && WRITE_MODE_B == 'WRITE_FIRST' "
		}
		fpga_condition_value(RAM_MODE_SDP) {
			fpga_arc_condition : "RAM_MODE == 'SDP' "
		}
		fpga_condition_value(RAM_MODE_TDP) {
			fpga_arc_condition : "RAM_MODE == 'TDP' "
		}
		fpga_condition_value(RAM_MODE_SDP_WRITE_WIDTH_B_18) {
			fpga_arc_condition : "RAM_MODE == 'SDP' && WRITE_WIDTH_B == '18' "
		}
		fpga_condition_value(RAM_MODE_SDP_WRITE_WIDTH_B_36) {
			fpga_arc_condition : "RAM_MODE == 'SDP' && WRITE_WIDTH_B == '36' "
		}
		fpga_condition_value(RAM_MODE_SDP_WRITE_WIDTH_B_72) {
			fpga_arc_condition : "RAM_MODE == 'SDP' && WRITE_WIDTH_B == '72' "
		}
	}
}
cell(FDRE) {  
  area : 1;  
  pin(Q)  {  
    direction : output;  
    function : "IQ";  
    timing() {  
      timing_type : rising_edge;  
            intrinsic_rise : 0.162;
            intrinsic_fall : 0.162;
        related_pin : "C";
    }  
  }  
  pin(D)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;
            intrinsic_rise : -0.041;
            intrinsic_fall : -0.041;
        related_pin : "C";
    }  
    timing() {  
      timing_type : hold_rising;
            intrinsic_rise : 0.129;
            intrinsic_fall : 0.129;
        related_pin : "C";
    }  
  }  
  pin(C) {  
    direction : input;  
    capacitance : INPUT_CAP;  
    clock : true;  
     timing() {
        timing_type : min_pulse_width;
            min_pulse_width_high : 0.369;
            min_pulse_width_low : 0.369;
     }
  }  
  pin(R)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;  
            intrinsic_rise : 0.288;
            intrinsic_fall : 0.288;
        related_pin : "C";
    }  
    timing() {  
      timing_type : hold_rising;  
            intrinsic_rise : -0.002;
            intrinsic_fall : -0.002;
        related_pin : "C";
    }  
  }  
  pin(CE)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;  
            intrinsic_rise : 0.140;
            intrinsic_fall : 0.140;
        related_pin : "C";
    }  
    timing() {  
      timing_type : hold_rising;  
            intrinsic_rise : 0.050;
            intrinsic_fall : 0.050;
        related_pin : "C";
    }  
  }  
  ff ("IQ","IQN") {  
    next_state : "!R * (CE*D + !CE*IQ)";  
    clocked_on : "C";  
  }  
}
cell(FDSE) {  
  area : 1;  
  pin(Q)  {  
    direction : output;  
    function : "IQ";  
    timing() {  
      timing_type : rising_edge;  
            intrinsic_rise : 0.162;
            intrinsic_fall : 0.162;
        related_pin : "C";
    }  
  }  
  pin(D)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;
            intrinsic_rise : -0.041;
            intrinsic_fall : -0.041;
        related_pin : "C";
    }  
    timing() {  
      timing_type : hold_rising;
            intrinsic_rise : 0.129;
            intrinsic_fall : 0.129;
        related_pin : "C";
    }  
  }  
  pin(C) {  
    direction : input;  
    capacitance : INPUT_CAP;  
    clock : true;  
     timing() {
        timing_type : min_pulse_width;
            min_pulse_width_high : 0.369;
            min_pulse_width_low : 0.369;
     }
  }  
  pin(S)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;  
            intrinsic_rise : 0.288;
            intrinsic_fall : 0.288;
        related_pin : "C";
    }  
    timing() {  
      timing_type : hold_rising;  
            intrinsic_rise : -0.002;
            intrinsic_fall : -0.002;
        related_pin : "C";
    }  
  }  
  pin(CE)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;  
            intrinsic_rise : 0.140;
            intrinsic_fall : 0.140;
        related_pin : "C";
    }  
    timing() {  
      timing_type : hold_rising;  
            intrinsic_rise : 0.050;
            intrinsic_fall : 0.050;
        related_pin : "C";
    }  
  }  
  ff ("IQ","IQN") {  
    next_state : "S + CE*D + !CE*IQ";  
    clocked_on : "C";  
  }  
} 
cell(FDPE) {  
  area : 1;  
  pin(Q)  {  
    direction : output;  
    function : "IQ";  
    timing() {  
      timing_type : rising_edge;  
            intrinsic_rise : 0.162;
            intrinsic_fall : 0.162;
        related_pin : "C";
    }  
    timing() {  
      timing_type : preset;  
        timing_sense : positive_unate;
            intrinsic_rise : 0.313;
        related_pin : "PRE";
    }  
  }  
  pin(D)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;
            intrinsic_rise : -0.041;
            intrinsic_fall : -0.041;
        related_pin : "C";
    }  
    timing() {  
      timing_type : hold_rising;
            intrinsic_rise : 0.129;
            intrinsic_fall : 0.129;
        related_pin : "C";
    }  
  }  
  pin(C) {  
    direction : input;  
    capacitance : INPUT_CAP;  
    clock : true;  
     timing() {
        timing_type : min_pulse_width;
            min_pulse_width_high : 0.369;
            min_pulse_width_low : 0.369;
     }
  }  
  pin(PRE) {  
    direction : input;  
    capacitance : INPUT_CAP;  
     timing() {
        timing_type : min_pulse_width;
            min_pulse_width_high : 0.738;
        }
    timing() {  
      timing_type : recovery_rising;
            intrinsic_fall : 0.199;
        related_pin : "C";
    }  
    timing() { 
      timing_type : removal_rising; 
            intrinsic_fall : -0.131;
        related_pin : "C";
    } 
  }  
  pin(CE)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;  
            intrinsic_rise : 0.140;
            intrinsic_fall : 0.140;
        related_pin : "C";
    }  
    timing() {  
      timing_type : hold_rising;  
            intrinsic_rise : 0.050;
            intrinsic_fall : 0.050;
        related_pin : "C";
    }  
  }  
  ff ("IQ","IQN") {  
    next_state : "CE*D + !CE*IQ";  
    clocked_on : "C";  
    preset : "PRE";  
  }  
} 
cell(FDCE) {  
  area : 1;  
  pin(Q)  {  
    direction : output;  
    function : "IQ";  
    timing() {  
      timing_type : rising_edge;  
            intrinsic_rise : 0.162;
            intrinsic_fall : 0.162;
        related_pin : "C";
    }  
    timing() {  
      timing_type : clear;  
        timing_sense : negative_unate;
            intrinsic_fall : 0.390;
        related_pin : "CLR";
    }  
  }  
  pin(D)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;
            intrinsic_rise : -0.041;
            intrinsic_fall : -0.041;
        related_pin : "C";
    }  
    timing() {  
      timing_type : hold_rising;
            intrinsic_rise : 0.129;
            intrinsic_fall : 0.129;
        related_pin : "C";
    }  
  }  
  pin(C) {  
    direction : input;  
    capacitance : INPUT_CAP;  
    clock : true;  
     timing() {
        timing_type : min_pulse_width;
            min_pulse_width_high : 0.369;
            min_pulse_width_low : 0.369;
     }
  }  
  pin(CLR) {  
    direction : input;  
    capacitance : INPUT_CAP;  
     timing() {
        timing_type : min_pulse_width;
            min_pulse_width_high : 0.738;
        }
    timing() {  
      timing_type : recovery_rising;  
            intrinsic_fall : 0.199;
        related_pin : "C";
    }  
    timing() { 
      timing_type : removal_rising; 
            intrinsic_fall : -0.131;
        related_pin : "C";
    } 
  }  
  pin(CE)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;  
            intrinsic_rise : 0.140;
            intrinsic_fall : 0.140;
        related_pin : "C";
    }  
    timing() {  
      timing_type : hold_rising;  
            intrinsic_rise : 0.050;
            intrinsic_fall : 0.050;
        related_pin : "C";
    }  
  }  
  ff ("IQ","IQN") {  
    next_state : "CE*D + !CE*IQ";  
    clocked_on : "C";  
    clear : "CLR";  
  }  
} 
cell(LUT1) {  
  area : 1;  
  pin(I0) {  
    capacitance : INPUT_CAP;  
    direction : input;  
  }  
  lut(L) {  
       input_pins : "I0 ";  
  }  
  pin(O) {  
    direction : output;  
    function : "L";  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I0";
    }  
  }  
} 
cell(LUT2) {  
  area : 1;  
  pin(I0,I1) {  
    capacitance : INPUT_CAP;  
    direction : input;  
  }  
    lut(L) {  
    input_pins : "I0 I1 ";  
  }  
  pin(O) {  
    direction : output;  
    function : "L";  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I0";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I1";
    }  
  }  
} 
cell(LUT3) {  
  area : 1;  
  pin(I0,I1,I2) {  
    capacitance : INPUT_CAP;  
    direction : input;  
  }  
  lut(L) {  
    input_pins : "I0 I1 I2 ";  
  }  
  pin(O) {  
    direction : output;  
    function : "L";  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I0";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I1";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I2";
    }  
  }  
}  
cell(LUT4) {  
  area : 1;  
  pin(I0,I1,I2,I3) {  
    capacitance : INPUT_CAP;  
    direction : input;  
  }  
  lut(L) {  
    input_pins : "I0 I1 I2 I3 ";  
  }  
  pin(O) {  
    direction : output;  
    function : "L";  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I0";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I1";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I2";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I3";
    }  
  }  
}  
cell(LUT5) {  
  area : 1;  
  pin(I0,I1,I2,I3,I4) {  
    capacitance : INPUT_CAP;  
    direction : input;  
  }  
  lut(L) {  
    input_pins : "I0 I1 I2 I3 I4";  
  }  
  pin(O) {  
    direction : output;  
    function : "L";  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I0";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I1";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I2";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I3";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I4";
    }  
  }  
} 
cell(LUT6) {  
  area : 1;  
  pin(I0,I1,I2,I3,I4,I5) {  
    capacitance : INPUT_CAP;  
    direction : input;  
  }  
  lut(L) {  
    input_pins : "I0 I1 I2 I3 I4 I5";  
  }  
  pin(O) {  
    direction : output;  
    function : "L";  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I0";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I1";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I2";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I3";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I4";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "I5";
    }  
  }  
} 
cell(ROM64X1) {  
    area : 1.00;  
    pin(O) {  
        capacitance : 0;  
        direction : output;  
        timing() {  
            timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
            related_pin : "A5 A4 A3 A2 A1 A0";
        }  
    }  
    pin(A5,A4,A3,A2,A1,A0) {  
        capacitance : 0;  
        direction : input;  
    }  
} 
cell(RAM32X1D) {
  pin(DPO) {
    direction : output;
    timing() {  
      timing_type : rising_edge;  
            intrinsic_rise : 0.591;
            intrinsic_fall : 0.591;
        related_pin : "WCLK";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "A4 A3 A2 A1 A0";
    }  
  }
  pin(SPO) {
    direction : output;
    timing() {  
      timing_type : rising_edge;  
            intrinsic_rise : 0.605;
            intrinsic_fall : 0.605;
        related_pin : "WCLK";
    }  
    timing() {  
        timing_type : combinational;  
            intrinsic_rise : 0.043;
            intrinsic_fall : 0.043;
        related_pin : "A4 A3 A2 A1 A0";
    }  
  }
  pin(WE)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;  
            intrinsic_rise : 0.355;
            intrinsic_fall : 0.355;
        related_pin : "WCLK";
    }  
    timing() {  
      timing_type : hold_rising;  
            intrinsic_rise : 0.003;
            intrinsic_fall : 0.003;
        related_pin : "WCLK";
    }  
  }  
  pin(D)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;  
            intrinsic_rise : 0.182;
            intrinsic_fall : 0.182;
        related_pin : "WCLK";
    }  
    timing() {  
      timing_type : hold_rising;  
            intrinsic_rise : 0.113;
            intrinsic_fall : 0.113;
        related_pin : "WCLK";
    }  
  }  
  pin(WCLK) {  
    direction : input;  
    capacitance : INPUT_CAP;  
    clock : true;  
     timing() {
        timing_type : min_pulse_width;
            min_pulse_width_high : 0.505;
            min_pulse_width_low : 0.000;
     }
  }  
  pin(A0)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;  
            intrinsic_rise : 0.072;
            intrinsic_fall : 0.072;
        related_pin : "WCLK";
    }  
    timing() {  
      timing_type : hold_rising;  
            intrinsic_rise : 0.413;
            intrinsic_fall : 0.413;
        related_pin : "WCLK";
    }  
  }  
  pin(A1)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;  
            intrinsic_rise : 0.068;
            intrinsic_fall : 0.068;
        related_pin : "WCLK";
    }  
    timing() {  
      timing_type : hold_rising;  
            intrinsic_rise : 0.408;
            intrinsic_fall : 0.408;
        related_pin : "WCLK";
    }  
  }  
  pin(A2)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;  
            intrinsic_rise : 0.116;
            intrinsic_fall : 0.116;
        related_pin : "WCLK";
    }  
    timing() {  
      timing_type : hold_rising;  
            intrinsic_rise : 0.326;
            intrinsic_fall : 0.326;
        related_pin : "WCLK";
    }  
  }  
  pin(A3)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;  
            intrinsic_rise : 0.149;
            intrinsic_fall : 0.149;
        related_pin : "WCLK";
    }  
    timing() {  
      timing_type : hold_rising;  
            intrinsic_rise : 0.300;
            intrinsic_fall : 0.300;
        related_pin : "WCLK";
    }  
  }  
  pin(A4)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
    timing() {  
      timing_type : setup_rising;  
            intrinsic_rise : 0.156;
            intrinsic_fall : 0.156;
        related_pin : "WCLK";
    }  
    timing() {  
      timing_type : hold_rising;  
            intrinsic_rise : 0.233;
            intrinsic_fall : 0.233;
        related_pin : "WCLK";
    }  
  }  
  pin(DPRA0, DPRA1, DPRA2, DPRA3, DPRA4)  {  
    direction : input;  
    capacitance : INPUT_CAP;  
  }  
}
}