/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RX */
.set RX__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set RX__0__MASK, 0x01
.set RX__0__PC, CYREG_PRT0_PC0
.set RX__0__PORT, 0
.set RX__0__SHIFT, 0
.set RX__AG, CYREG_PRT0_AG
.set RX__AMUX, CYREG_PRT0_AMUX
.set RX__BIE, CYREG_PRT0_BIE
.set RX__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RX__BYP, CYREG_PRT0_BYP
.set RX__CTL, CYREG_PRT0_CTL
.set RX__DM0, CYREG_PRT0_DM0
.set RX__DM1, CYREG_PRT0_DM1
.set RX__DM2, CYREG_PRT0_DM2
.set RX__DR, CYREG_PRT0_DR
.set RX__INP_DIS, CYREG_PRT0_INP_DIS
.set RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RX__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RX__LCD_EN, CYREG_PRT0_LCD_EN
.set RX__MASK, 0x01
.set RX__PORT, 0
.set RX__PRT, CYREG_PRT0_PRT
.set RX__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RX__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RX__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RX__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RX__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RX__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RX__PS, CYREG_PRT0_PS
.set RX__SHIFT, 0
.set RX__SLW, CYREG_PRT0_SLW

/* TX */
.set TX__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set TX__0__MASK, 0x04
.set TX__0__PC, CYREG_PRT3_PC2
.set TX__0__PORT, 3
.set TX__0__SHIFT, 2
.set TX__AG, CYREG_PRT3_AG
.set TX__AMUX, CYREG_PRT3_AMUX
.set TX__BIE, CYREG_PRT3_BIE
.set TX__BIT_MASK, CYREG_PRT3_BIT_MASK
.set TX__BYP, CYREG_PRT3_BYP
.set TX__CTL, CYREG_PRT3_CTL
.set TX__DM0, CYREG_PRT3_DM0
.set TX__DM1, CYREG_PRT3_DM1
.set TX__DM2, CYREG_PRT3_DM2
.set TX__DR, CYREG_PRT3_DR
.set TX__INP_DIS, CYREG_PRT3_INP_DIS
.set TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set TX__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set TX__LCD_EN, CYREG_PRT3_LCD_EN
.set TX__MASK, 0x04
.set TX__PORT, 3
.set TX__PRT, CYREG_PRT3_PRT
.set TX__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set TX__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set TX__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set TX__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set TX__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set TX__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set TX__PS, CYREG_PRT3_PS
.set TX__SHIFT, 2
.set TX__SLW, CYREG_PRT3_SLW

/* LCD */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* ADC1 */
.set ADC1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC1_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC1_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC1_Bypass__0__MASK, 0x04
.set ADC1_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC1_Bypass__0__PORT, 0
.set ADC1_Bypass__0__SHIFT, 2
.set ADC1_Bypass__AG, CYREG_PRT0_AG
.set ADC1_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC1_Bypass__BIE, CYREG_PRT0_BIE
.set ADC1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC1_Bypass__BYP, CYREG_PRT0_BYP
.set ADC1_Bypass__CTL, CYREG_PRT0_CTL
.set ADC1_Bypass__DM0, CYREG_PRT0_DM0
.set ADC1_Bypass__DM1, CYREG_PRT0_DM1
.set ADC1_Bypass__DM2, CYREG_PRT0_DM2
.set ADC1_Bypass__DR, CYREG_PRT0_DR
.set ADC1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC1_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC1_Bypass__MASK, 0x04
.set ADC1_Bypass__PORT, 0
.set ADC1_Bypass__PRT, CYREG_PRT0_PRT
.set ADC1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC1_Bypass__PS, CYREG_PRT0_PS
.set ADC1_Bypass__SHIFT, 2
.set ADC1_Bypass__SLW, CYREG_PRT0_SLW
.set ADC1_In__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set ADC1_In__0__MASK, 0x01
.set ADC1_In__0__PC, CYREG_PRT3_PC0
.set ADC1_In__0__PORT, 3
.set ADC1_In__0__SHIFT, 0
.set ADC1_In__AG, CYREG_PRT3_AG
.set ADC1_In__AMUX, CYREG_PRT3_AMUX
.set ADC1_In__BIE, CYREG_PRT3_BIE
.set ADC1_In__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ADC1_In__BYP, CYREG_PRT3_BYP
.set ADC1_In__CTL, CYREG_PRT3_CTL
.set ADC1_In__DM0, CYREG_PRT3_DM0
.set ADC1_In__DM1, CYREG_PRT3_DM1
.set ADC1_In__DM2, CYREG_PRT3_DM2
.set ADC1_In__DR, CYREG_PRT3_DR
.set ADC1_In__INP_DIS, CYREG_PRT3_INP_DIS
.set ADC1_In__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ADC1_In__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ADC1_In__LCD_EN, CYREG_PRT3_LCD_EN
.set ADC1_In__MASK, 0x01
.set ADC1_In__PORT, 3
.set ADC1_In__PRT, CYREG_PRT3_PRT
.set ADC1_In__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ADC1_In__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ADC1_In__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ADC1_In__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ADC1_In__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ADC1_In__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ADC1_In__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ADC1_In__PS, CYREG_PRT3_PS
.set ADC1_In__SHIFT, 0
.set ADC1_In__SLW, CYREG_PRT3_SLW
.set ADC1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC1_IRQ__INTC_MASK, 0x01
.set ADC1_IRQ__INTC_NUMBER, 0
.set ADC1_IRQ__INTC_PRIOR_NUM, 7
.set ADC1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC1_theACLK__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set ADC1_theACLK__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set ADC1_theACLK__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set ADC1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC1_theACLK__INDEX, 0x03
.set ADC1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC1_theACLK__PM_ACT_MSK, 0x08
.set ADC1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC1_theACLK__PM_STBY_MSK, 0x08

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB01_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB01_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB01_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB01_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB01_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB05_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB05_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB05_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB05_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB05_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB05_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB02_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB09_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB09_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB09_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB09_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB09_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB09_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x06
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x40
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x40

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set Pin_1__0__MASK, 0x40
.set Pin_1__0__PC, CYREG_PRT6_PC6
.set Pin_1__0__PORT, 6
.set Pin_1__0__SHIFT, 6
.set Pin_1__AG, CYREG_PRT6_AG
.set Pin_1__AMUX, CYREG_PRT6_AMUX
.set Pin_1__BIE, CYREG_PRT6_BIE
.set Pin_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_1__BYP, CYREG_PRT6_BYP
.set Pin_1__CTL, CYREG_PRT6_CTL
.set Pin_1__DM0, CYREG_PRT6_DM0
.set Pin_1__DM1, CYREG_PRT6_DM1
.set Pin_1__DM2, CYREG_PRT6_DM2
.set Pin_1__DR, CYREG_PRT6_DR
.set Pin_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_1__MASK, 0x40
.set Pin_1__PORT, 6
.set Pin_1__PRT, CYREG_PRT6_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_1__PS, CYREG_PRT6_PS
.set Pin_1__SHIFT, 6
.set Pin_1__SLW, CYREG_PRT6_SLW

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x08
.set isr_1__INTC_NUMBER, 3
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_2 */
.set isr_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_2__INTC_MASK, 0x10
.set isr_2__INTC_NUMBER, 4
.set isr_2__INTC_PRIOR_NUM, 7
.set isr_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* rx_int */
.set rx_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set rx_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set rx_int__INTC_MASK, 0x20
.set rx_int__INTC_NUMBER, 5
.set rx_int__INTC_PRIOR_NUM, 7
.set rx_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set rx_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set rx_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* tx_int */
.set tx_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set tx_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set tx_int__INTC_MASK, 0x40
.set tx_int__INTC_NUMBER, 6
.set tx_int__INTC_PRIOR_NUM, 7
.set tx_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set tx_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set tx_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x05
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x20
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x20

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x04
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x10
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x10

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x07
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x80
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x80

/* Motor_A */
.set Motor_A__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Motor_A__0__MASK, 0x40
.set Motor_A__0__PC, CYREG_PRT3_PC6
.set Motor_A__0__PORT, 3
.set Motor_A__0__SHIFT, 6
.set Motor_A__AG, CYREG_PRT3_AG
.set Motor_A__AMUX, CYREG_PRT3_AMUX
.set Motor_A__BIE, CYREG_PRT3_BIE
.set Motor_A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Motor_A__BYP, CYREG_PRT3_BYP
.set Motor_A__CTL, CYREG_PRT3_CTL
.set Motor_A__DM0, CYREG_PRT3_DM0
.set Motor_A__DM1, CYREG_PRT3_DM1
.set Motor_A__DM2, CYREG_PRT3_DM2
.set Motor_A__DR, CYREG_PRT3_DR
.set Motor_A__INP_DIS, CYREG_PRT3_INP_DIS
.set Motor_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Motor_A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Motor_A__LCD_EN, CYREG_PRT3_LCD_EN
.set Motor_A__MASK, 0x40
.set Motor_A__PORT, 3
.set Motor_A__PRT, CYREG_PRT3_PRT
.set Motor_A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Motor_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Motor_A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Motor_A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Motor_A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Motor_A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Motor_A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Motor_A__PS, CYREG_PRT3_PS
.set Motor_A__SHIFT, 6
.set Motor_A__SLW, CYREG_PRT3_SLW

/* Motor_B */
.set Motor_B__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Motor_B__0__MASK, 0x80
.set Motor_B__0__PC, CYREG_PRT3_PC7
.set Motor_B__0__PORT, 3
.set Motor_B__0__SHIFT, 7
.set Motor_B__AG, CYREG_PRT3_AG
.set Motor_B__AMUX, CYREG_PRT3_AMUX
.set Motor_B__BIE, CYREG_PRT3_BIE
.set Motor_B__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Motor_B__BYP, CYREG_PRT3_BYP
.set Motor_B__CTL, CYREG_PRT3_CTL
.set Motor_B__DM0, CYREG_PRT3_DM0
.set Motor_B__DM1, CYREG_PRT3_DM1
.set Motor_B__DM2, CYREG_PRT3_DM2
.set Motor_B__DR, CYREG_PRT3_DR
.set Motor_B__INP_DIS, CYREG_PRT3_INP_DIS
.set Motor_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Motor_B__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Motor_B__LCD_EN, CYREG_PRT3_LCD_EN
.set Motor_B__MASK, 0x80
.set Motor_B__PORT, 3
.set Motor_B__PRT, CYREG_PRT3_PRT
.set Motor_B__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Motor_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Motor_B__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Motor_B__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Motor_B__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Motor_B__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Motor_B__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Motor_B__PS, CYREG_PRT3_PS
.set Motor_B__SHIFT, 7
.set Motor_B__SLW, CYREG_PRT3_SLW

/* Counter_1 */
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Counter_1_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Counter_1_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Counter_1_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Counter_1_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Counter_1_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Counter_1_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Counter_1_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Counter_1_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Counter_1_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Counter_1_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Counter_1_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Counter_1_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Counter_1_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Counter_1_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Counter_1_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Counter_1_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Counter_1_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Counter_1_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Counter_1_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Counter_1_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Counter_1_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Counter_1_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Counter_1_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Counter_1_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Counter_1_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Counter_1_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Counter_1_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Counter_1_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Counter_1_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Counter_1_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set Counter_1_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set Counter_1_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Counter_1_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set Counter_1_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set Counter_1_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Counter_1_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set Counter_1_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B1_UDB07_F1
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* Shoulder_A */
.set Shoulder_A__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Shoulder_A__0__MASK, 0x08
.set Shoulder_A__0__PC, CYREG_PRT3_PC3
.set Shoulder_A__0__PORT, 3
.set Shoulder_A__0__SHIFT, 3
.set Shoulder_A__AG, CYREG_PRT3_AG
.set Shoulder_A__AMUX, CYREG_PRT3_AMUX
.set Shoulder_A__BIE, CYREG_PRT3_BIE
.set Shoulder_A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Shoulder_A__BYP, CYREG_PRT3_BYP
.set Shoulder_A__CTL, CYREG_PRT3_CTL
.set Shoulder_A__DM0, CYREG_PRT3_DM0
.set Shoulder_A__DM1, CYREG_PRT3_DM1
.set Shoulder_A__DM2, CYREG_PRT3_DM2
.set Shoulder_A__DR, CYREG_PRT3_DR
.set Shoulder_A__INP_DIS, CYREG_PRT3_INP_DIS
.set Shoulder_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Shoulder_A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Shoulder_A__LCD_EN, CYREG_PRT3_LCD_EN
.set Shoulder_A__MASK, 0x08
.set Shoulder_A__PORT, 3
.set Shoulder_A__PRT, CYREG_PRT3_PRT
.set Shoulder_A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Shoulder_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Shoulder_A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Shoulder_A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Shoulder_A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Shoulder_A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Shoulder_A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Shoulder_A__PS, CYREG_PRT3_PS
.set Shoulder_A__SHIFT, 3
.set Shoulder_A__SLW, CYREG_PRT3_SLW

/* Shoulder_B */
.set Shoulder_B__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Shoulder_B__0__MASK, 0x10
.set Shoulder_B__0__PC, CYREG_PRT3_PC4
.set Shoulder_B__0__PORT, 3
.set Shoulder_B__0__SHIFT, 4
.set Shoulder_B__AG, CYREG_PRT3_AG
.set Shoulder_B__AMUX, CYREG_PRT3_AMUX
.set Shoulder_B__BIE, CYREG_PRT3_BIE
.set Shoulder_B__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Shoulder_B__BYP, CYREG_PRT3_BYP
.set Shoulder_B__CTL, CYREG_PRT3_CTL
.set Shoulder_B__DM0, CYREG_PRT3_DM0
.set Shoulder_B__DM1, CYREG_PRT3_DM1
.set Shoulder_B__DM2, CYREG_PRT3_DM2
.set Shoulder_B__DR, CYREG_PRT3_DR
.set Shoulder_B__INP_DIS, CYREG_PRT3_INP_DIS
.set Shoulder_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Shoulder_B__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Shoulder_B__LCD_EN, CYREG_PRT3_LCD_EN
.set Shoulder_B__MASK, 0x10
.set Shoulder_B__PORT, 3
.set Shoulder_B__PRT, CYREG_PRT3_PRT
.set Shoulder_B__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Shoulder_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Shoulder_B__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Shoulder_B__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Shoulder_B__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Shoulder_B__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Shoulder_B__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Shoulder_B__PS, CYREG_PRT3_PS
.set Shoulder_B__SHIFT, 4
.set Shoulder_B__SLW, CYREG_PRT3_SLW

/* Shoulder_I */
.set Shoulder_I__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Shoulder_I__0__MASK, 0x20
.set Shoulder_I__0__PC, CYREG_PRT3_PC5
.set Shoulder_I__0__PORT, 3
.set Shoulder_I__0__SHIFT, 5
.set Shoulder_I__AG, CYREG_PRT3_AG
.set Shoulder_I__AMUX, CYREG_PRT3_AMUX
.set Shoulder_I__BIE, CYREG_PRT3_BIE
.set Shoulder_I__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Shoulder_I__BYP, CYREG_PRT3_BYP
.set Shoulder_I__CTL, CYREG_PRT3_CTL
.set Shoulder_I__DM0, CYREG_PRT3_DM0
.set Shoulder_I__DM1, CYREG_PRT3_DM1
.set Shoulder_I__DM2, CYREG_PRT3_DM2
.set Shoulder_I__DR, CYREG_PRT3_DR
.set Shoulder_I__INP_DIS, CYREG_PRT3_INP_DIS
.set Shoulder_I__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Shoulder_I__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Shoulder_I__LCD_EN, CYREG_PRT3_LCD_EN
.set Shoulder_I__MASK, 0x20
.set Shoulder_I__PORT, 3
.set Shoulder_I__PRT, CYREG_PRT3_PRT
.set Shoulder_I__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Shoulder_I__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Shoulder_I__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Shoulder_I__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Shoulder_I__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Shoulder_I__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Shoulder_I__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Shoulder_I__PS, CYREG_PRT3_PS
.set Shoulder_I__SHIFT, 5
.set Shoulder_I__SLW, CYREG_PRT3_SLW

/* QuadDec_Motor */
.set QuadDec_Motor_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_Motor_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_Motor_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_Motor_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_Motor_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set QuadDec_Motor_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set QuadDec_Motor_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_Motor_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_Motor_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_Motor_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_Motor_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_Motor_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB08_MSK
.set QuadDec_Motor_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set QuadDec_Motor_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB08_ST
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set QuadDec_Motor_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_Motor_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_Motor_isr__INTC_MASK, 0x02
.set QuadDec_Motor_isr__INTC_NUMBER, 1
.set QuadDec_Motor_isr__INTC_PRIOR_NUM, 7
.set QuadDec_Motor_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set QuadDec_Motor_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_Motor_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* GlitchFilter_1 */
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG, CYREG_B0_UDB00_A0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG, CYREG_B0_UDB00_A1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG, CYREG_B0_UDB00_D0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG, CYREG_B0_UDB00_D1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG, CYREG_B0_UDB00_F0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG, CYREG_B0_UDB00_F1

/* Clock_Enc_Motor */
.set Clock_Enc_Motor__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_Enc_Motor__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_Enc_Motor__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_Enc_Motor__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Enc_Motor__INDEX, 0x00
.set Clock_Enc_Motor__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Enc_Motor__PM_ACT_MSK, 0x01
.set Clock_Enc_Motor__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Enc_Motor__PM_STBY_MSK, 0x01

/* QuadDec_Shoulder */
.set QuadDec_Shoulder_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_Shoulder_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_Shoulder_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_Shoulder_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_Shoulder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_Shoulder_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set QuadDec_Shoulder_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_Shoulder_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_Shoulder_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_Shoulder_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_Shoulder_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_Shoulder_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set QuadDec_Shoulder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_Shoulder_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set QuadDec_Shoulder_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_Shoulder_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_Shoulder_isr__INTC_MASK, 0x04
.set QuadDec_Shoulder_isr__INTC_NUMBER, 2
.set QuadDec_Shoulder_isr__INTC_PRIOR_NUM, 7
.set QuadDec_Shoulder_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set QuadDec_Shoulder_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_Shoulder_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_Enc_Shoulder */
.set Clock_Enc_Shoulder__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_Enc_Shoulder__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_Enc_Shoulder__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_Enc_Shoulder__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Enc_Shoulder__INDEX, 0x01
.set Clock_Enc_Shoulder__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Enc_Shoulder__PM_ACT_MSK, 0x02
.set Clock_Enc_Shoulder__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Enc_Shoulder__PM_STBY_MSK, 0x02

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
