// Seed: 2877341424
module module_0 (
    id_1
);
  inout wire id_1;
  id_2 :
  assert property (@(*) -1);
  assign module_1.id_11 = 0;
  logic id_3;
  wire id_4, id_5[1 : -1];
  int id_6, id_7;
  assign id_2.id_7 = 1;
  always id_6 <= 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd96,
    parameter id_9 = 32'd79
) (
    output tri1 id_0
    , id_13,
    input supply1 id_1,
    input wand id_2,
    output tri id_3,
    input tri _id_4,
    output tri0 id_5,
    output wire id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 _id_9,
    input supply1 id_10,
    output wire id_11
);
  assign id_13 = -1;
  wire [id_4 : id_9] id_14;
  wire id_15, id_16;
  assign id_3 = -1'b0;
  module_0 modCall_1 (id_16);
  localparam [1 : -1] id_17 = 1;
endmodule
