Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\opencores_spi_standalone.qsys --block-symbol-file --output-directory=C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\opencores_spi_standalone --family="Arria 10" --part=10AS066H2F34I1SG
Progress: Loading arria10/opencores_spi_standalone.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding opencores_spi [opencores_spi 1.0]
Progress: Parameterizing module opencores_spi
Progress: Adding opencores_spi_aux_control_in [altera_avalon_pio 18.1]
Progress: Parameterizing module opencores_spi_aux_control_in
Progress: Adding opencores_spi_aux_control_out [altera_avalon_pio 18.1]
Progress: Parameterizing module opencores_spi_aux_control_out
Progress: Adding opencores_spi_currently_active [altera_avalon_pio 18.1]
Progress: Parameterizing module opencores_spi_currently_active
Progress: Adding opencores_spi_debug_tag_word [altera_avalon_pio 18.1]
Progress: Parameterizing module opencores_spi_debug_tag_word
Progress: Adding opencores_spi_manual_reset [altera_avalon_pio 18.1]
Progress: Parameterizing module opencores_spi_manual_reset
Progress: Adding opencores_spi_sdio_helper [altera_avalon_pio 18.1]
Progress: Parameterizing module opencores_spi_sdio_helper
Progress: Adding simple_master_connection_without_burst_0 [simple_master_connection_without_burst 1.0]
Progress: Parameterizing module simple_master_connection_without_burst_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: opencores_spi_standalone.opencores_spi_aux_control_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\opencores_spi_standalone.qsys --synthesis=VERILOG --output-directory=C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\opencores_spi_standalone --family="Arria 10" --part=10AS066H2F34I1SG
Progress: Loading arria10/opencores_spi_standalone.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding opencores_spi [opencores_spi 1.0]
Progress: Parameterizing module opencores_spi
Progress: Adding opencores_spi_aux_control_in [altera_avalon_pio 18.1]
Progress: Parameterizing module opencores_spi_aux_control_in
Progress: Adding opencores_spi_aux_control_out [altera_avalon_pio 18.1]
Progress: Parameterizing module opencores_spi_aux_control_out
Progress: Adding opencores_spi_currently_active [altera_avalon_pio 18.1]
Progress: Parameterizing module opencores_spi_currently_active
Progress: Adding opencores_spi_debug_tag_word [altera_avalon_pio 18.1]
Progress: Parameterizing module opencores_spi_debug_tag_word
Progress: Adding opencores_spi_manual_reset [altera_avalon_pio 18.1]
Progress: Parameterizing module opencores_spi_manual_reset
Progress: Adding opencores_spi_sdio_helper [altera_avalon_pio 18.1]
Progress: Parameterizing module opencores_spi_sdio_helper
Progress: Adding simple_master_connection_without_burst_0 [simple_master_connection_without_burst 1.0]
Progress: Parameterizing module simple_master_connection_without_burst_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: opencores_spi_standalone.opencores_spi_aux_control_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: opencores_spi_standalone: "Transforming system: opencores_spi_standalone"
Info: opencores_spi_standalone: Running transform generation_view_transform
Info: opencores_spi_standalone: Running transform generation_view_transform took 0.000s
Info: opencores_spi: Running transform generation_view_transform
Info: opencores_spi: Running transform generation_view_transform took 0.000s
Info: opencores_spi_aux_control_in: Running transform generation_view_transform
Info: opencores_spi_aux_control_in: Running transform generation_view_transform took 0.000s
Info: opencores_spi_aux_control_out: Running transform generation_view_transform
Info: opencores_spi_aux_control_out: Running transform generation_view_transform took 0.000s
Info: opencores_spi_currently_active: Running transform generation_view_transform
Info: opencores_spi_currently_active: Running transform generation_view_transform took 0.001s
Info: opencores_spi_debug_tag_word: Running transform generation_view_transform
Info: opencores_spi_debug_tag_word: Running transform generation_view_transform took 0.000s
Info: opencores_spi_manual_reset: Running transform generation_view_transform
Info: opencores_spi_manual_reset: Running transform generation_view_transform took 0.000s
Info: opencores_spi_sdio_helper: Running transform generation_view_transform
Info: opencores_spi_sdio_helper: Running transform generation_view_transform took 0.000s
Info: simple_master_connection_without_burst_0: Running transform generation_view_transform
Info: simple_master_connection_without_burst_0: Running transform generation_view_transform took 0.000s
Info: opencores_spi_standalone: Running transform merlin_avalon_transform
Info: opencores_spi_standalone: Running transform merlin_avalon_transform took 2.437s
Info: mm_interconnect_0: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: Running transform merlin_avalon_transform took 5.199s
Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.018s
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_003: Running transform merlin_avalon_transform
Info: avalon_st_adapter_003: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_004: Running transform merlin_avalon_transform
Info: avalon_st_adapter_004: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_005: Running transform merlin_avalon_transform
Info: avalon_st_adapter_005: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_006: Running transform merlin_avalon_transform
Info: avalon_st_adapter_006: Running transform merlin_avalon_transform took 0.007s
Info: opencores_spi_standalone: "Naming system components in system: opencores_spi_standalone"
Info: opencores_spi_standalone: "Processing generation queue"
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone"
Info: opencores_spi_standalone: "Generating: opencores_spi_top"
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_altera_avalon_pio_181_wnfkwui"
Info: opencores_spi_aux_control_in: Starting RTL generation for module 'opencores_spi_standalone_altera_avalon_pio_181_wnfkwui'
Info: opencores_spi_aux_control_in:   Generation command is [exec J:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/18.1/quartus/bin64/perl/lib -I J:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/18.1/quartus/sopc_builder/bin -I J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=opencores_spi_standalone_altera_avalon_pio_181_wnfkwui --dir=C:/Users/user/AppData/Local/Temp/alt7894_4171086229934695472.dir/0003_opencores_spi_aux_control_in_gen/ --quartus_dir=J:/intelfpga/18.1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt7894_4171086229934695472.dir/0003_opencores_spi_aux_control_in_gen//opencores_spi_standalone_altera_avalon_pio_181_wnfkwui_component_configuration.pl  --do_build_sim=0  ]
Info: opencores_spi_aux_control_in: Done RTL generation for module 'opencores_spi_standalone_altera_avalon_pio_181_wnfkwui'
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_altera_avalon_pio_181_4esfkty"
Info: opencores_spi_aux_control_out: Starting RTL generation for module 'opencores_spi_standalone_altera_avalon_pio_181_4esfkty'
Info: opencores_spi_aux_control_out:   Generation command is [exec J:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/18.1/quartus/bin64/perl/lib -I J:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/18.1/quartus/sopc_builder/bin -I J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=opencores_spi_standalone_altera_avalon_pio_181_4esfkty --dir=C:/Users/user/AppData/Local/Temp/alt7894_4171086229934695472.dir/0004_opencores_spi_aux_control_out_gen/ --quartus_dir=J:/intelfpga/18.1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt7894_4171086229934695472.dir/0004_opencores_spi_aux_control_out_gen//opencores_spi_standalone_altera_avalon_pio_181_4esfkty_component_configuration.pl  --do_build_sim=0  ]
Info: opencores_spi_aux_control_out: Done RTL generation for module 'opencores_spi_standalone_altera_avalon_pio_181_4esfkty'
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_altera_avalon_pio_181_sn3rwoy"
Info: opencores_spi_currently_active: Starting RTL generation for module 'opencores_spi_standalone_altera_avalon_pio_181_sn3rwoy'
Info: opencores_spi_currently_active:   Generation command is [exec J:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/18.1/quartus/bin64/perl/lib -I J:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/18.1/quartus/sopc_builder/bin -I J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=opencores_spi_standalone_altera_avalon_pio_181_sn3rwoy --dir=C:/Users/user/AppData/Local/Temp/alt7894_4171086229934695472.dir/0005_opencores_spi_currently_active_gen/ --quartus_dir=J:/intelfpga/18.1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt7894_4171086229934695472.dir/0005_opencores_spi_currently_active_gen//opencores_spi_standalone_altera_avalon_pio_181_sn3rwoy_component_configuration.pl  --do_build_sim=0  ]
Info: opencores_spi_currently_active: Done RTL generation for module 'opencores_spi_standalone_altera_avalon_pio_181_sn3rwoy'
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_altera_avalon_pio_181_kaakf6y"
Info: opencores_spi_debug_tag_word: Starting RTL generation for module 'opencores_spi_standalone_altera_avalon_pio_181_kaakf6y'
Info: opencores_spi_debug_tag_word:   Generation command is [exec J:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/18.1/quartus/bin64/perl/lib -I J:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/18.1/quartus/sopc_builder/bin -I J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=opencores_spi_standalone_altera_avalon_pio_181_kaakf6y --dir=C:/Users/user/AppData/Local/Temp/alt7894_4171086229934695472.dir/0006_opencores_spi_debug_tag_word_gen/ --quartus_dir=J:/intelfpga/18.1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt7894_4171086229934695472.dir/0006_opencores_spi_debug_tag_word_gen//opencores_spi_standalone_altera_avalon_pio_181_kaakf6y_component_configuration.pl  --do_build_sim=0  ]
Info: opencores_spi_debug_tag_word: Done RTL generation for module 'opencores_spi_standalone_altera_avalon_pio_181_kaakf6y'
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_altera_avalon_pio_181_ogj6yyi"
Info: opencores_spi_manual_reset: Starting RTL generation for module 'opencores_spi_standalone_altera_avalon_pio_181_ogj6yyi'
Info: opencores_spi_manual_reset:   Generation command is [exec J:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/18.1/quartus/bin64/perl/lib -I J:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/18.1/quartus/sopc_builder/bin -I J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=opencores_spi_standalone_altera_avalon_pio_181_ogj6yyi --dir=C:/Users/user/AppData/Local/Temp/alt7894_4171086229934695472.dir/0007_opencores_spi_manual_reset_gen/ --quartus_dir=J:/intelfpga/18.1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt7894_4171086229934695472.dir/0007_opencores_spi_manual_reset_gen//opencores_spi_standalone_altera_avalon_pio_181_ogj6yyi_component_configuration.pl  --do_build_sim=0  ]
Info: opencores_spi_manual_reset: Done RTL generation for module 'opencores_spi_standalone_altera_avalon_pio_181_ogj6yyi'
Info: opencores_spi_standalone: "Generating: simple_master_connection_without_burst"
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_altera_mm_interconnect_181_tt5wkpa"
Info: opencores_spi_standalone: "Generating: altera_reset_controller"
Info: opencores_spi_standalone: "Generating: altera_merlin_master_translator"
Info: opencores_spi_standalone: "Generating: altera_merlin_slave_translator"
Info: opencores_spi_standalone: "Generating: altera_merlin_master_agent"
Info: opencores_spi_standalone: "Generating: altera_merlin_slave_agent"
Info: opencores_spi_standalone: "Generating: altera_avalon_sc_fifo"
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_altera_merlin_router_181_dj5fney"
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_altera_merlin_router_181_blcvsvy"
Info: opencores_spi_standalone: "Generating: altera_merlin_burst_adapter"
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_altera_merlin_demultiplexer_181_3wh45wq"
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_altera_merlin_multiplexer_181_n3vffxi"
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_altera_merlin_demultiplexer_181_n22n4ua"
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_altera_merlin_multiplexer_181_hw72j2y"
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_altera_avalon_st_adapter_181_awjdnay"
Info: opencores_spi_standalone: "Generating: opencores_spi_standalone_error_adapter_181_6bjmpii"
Info: opencores_spi_standalone: Done "opencores_spi_standalone" with 24 modules, 45 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
