C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\synwork\m2s010_som_comp.srs  -top  work.m2s010_som  -hdllog  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\synlog\m2s010_som_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -encrypt  -pro  -dmgen  C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008  -ignore_undefined_lib  -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_fwft.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync_scntr.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\FIFOs.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\AFE_RX_SM.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\IdleLineDetector.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\CRC16_Generator.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_Collision_Detector.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesEncoder.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Debounce.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TriDebounce.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\CommsFPGA_top.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\GPIO_7\m2s010_som_sb_GPIO_7_IO.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\m2s010_som_sb.vhd -lib COREAPB3_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd -lib COREAPB3_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd -lib COREAPB3_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd -lib COREAPB3_LIB C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd -lib work C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som\m2s010_som.vhd 
rc:0 success:1 runtime:3
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\synwork\m2s010_som_comp.srs|io:o|time:1504898406|size:210313|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\synthesis\rev_9\synlog\m2s010_som_compiler.srr|io:o|time:1504898406|size:153710|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd|io:i|time:1491486885|size:3588|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd|io:i|time:1491486885|size:3064|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd|io:i|time:1502996492|size:1879|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd|io:i|time:1491486885|size:56583|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd|io:i|time:1491486885|size:14862|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd|io:i|time:1491486885|size:38500|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd|io:i|time:1491486885|size:29005|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd|io:i|time:1491486885|size:6763|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd|io:i|time:1491486885|size:2084|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd|io:i|time:1491486885|size:67341|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd|io:i|time:1491486885|size:8335|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd|io:i|time:1503057102|size:3588|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd|io:i|time:1503057102|size:3064|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd|io:i|time:1503057102|size:56583|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_fwft.vhd|io:i|time:1503057102|size:14862|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync.vhd|io:i|time:1503057102|size:38500|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync_scntr.vhd|io:i|time:1503057102|size:29005|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd|io:i|time:1503057102|size:6745|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd|io:i|time:1503057101|size:2084|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd|io:i|time:1503057102|size:67341|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd|io:i|time:1503057103|size:8333|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\FIFOs.vhd|io:i|time:1504367257|size:13271|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\AFE_RX_SM.vhd|io:i|time:1504380945|size:10076|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\IdleLineDetector.vhd|io:i|time:1504352902|size:5521|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder_Adapter.vhd|io:i|time:1504806450|size:11367|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\CRC16_Generator.vhd|io:i|time:1503425414|size:3876|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ReadFIFO_Write_SM.vhd|io:i|time:1504817952|size:27734|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesDecoder.vhd|io:i|time:1501077420|size:8694|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_Collision_Detector.vhd|io:i|time:1504816027|size:10770|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TX_SM.vhd|io:i|time:1504897876|size:23100|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\ManchesEncoder.vhd|io:i|time:1504806541|size:10227|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Debounce.vhd|io:i|time:1490122720|size:1999|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\TriDebounce.vhd|io:i|time:1490122720|size:2290|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\Interrupts.vhd|io:i|time:1503686137|size:18844|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\uP_if.vhd|io:i|time:1504806174|size:36242|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\hdl\CommsFPGA_top.vhd|io:i|time:1504367495|size:20886|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd|io:i|time:1503668226|size:5689|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd|io:i|time:1503668227|size:849|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd|io:i|time:1497640216|size:32692|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd|io:i|time:1497640216|size:9297|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd|io:i|time:1497640216|size:75039|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd|io:i|time:1503424783|size:877|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd|io:i|time:1503424784|size:877|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd|io:i|time:1503424785|size:5549|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd|io:i|time:1498678485|size:2164|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd|io:i|time:1503424787|size:1909|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd|io:i|time:1503424788|size:898|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd|io:i|time:1503424789|size:898|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\GPIO_7\m2s010_som_sb_GPIO_7_IO.vhd|io:i|time:1503424790|size:856|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd|io:i|time:1504354498|size:123476|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd|io:i|time:1504354501|size:161624|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd|io:i|time:1503424791|size:877|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som_sb\m2s010_som_sb.vhd|io:i|time:1503424791|size:70345|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd|io:i|time:1500639526|size:9523|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd|io:i|time:1500639526|size:5757|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd|io:i|time:1500639526|size:78851|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd|io:i|time:1500639526|size:6172|exec:0
file:C:\Users\gcallsen\Documents\GitHub\IRAIL-1.6-FPGA\component\work\m2s010_som\m2s010_som.vhd|io:i|time:1503668227|size:42281|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\c_hdl.exe|io:i|time:1479391564|size:1337856|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_hdl.exe|io:i|time:1479391768|size:1973248|exec:1
