{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721773781424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721773781424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 19:29:41 2024 " "Processing started: Tue Jul 23 19:29:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721773781424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721773781424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal_prj -c ProjetoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal_prj -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721773781424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1721773782924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "../src/top_tb.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/seq4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/seq4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ4 " "Found entity 1: SEQ4" {  } { { "../src/SEQ4.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/SEQ4.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/seq3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/seq3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ3 " "Found entity 1: SEQ3" {  } { { "../src/SEQ3.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/SEQ3.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/seq2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/seq2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ2 " "Found entity 1: SEQ2" {  } { { "../src/SEQ2.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/SEQ2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/seq1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/seq1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ1 " "Found entity 1: SEQ1" {  } { { "../src/SEQ1.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/SEQ1.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/reg_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/reg_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_user " "Found entity 1: REG_user" {  } { { "../src/REG_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/REG_user.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/reg_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/reg_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_setup " "Found entity 1: REG_setup" {  } { { "../src/REG_setup.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/REG_setup.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/reg_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/reg_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_fpga " "Found entity 1: REG_fpga" {  } { { "../src/REG_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/REG_fpga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/mux4x1_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/mux4x1_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4b " "Found entity 1: mux4x1_4b" {  } { { "../src/mux4x1_4b.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/mux4x1_4b.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/mux4x1_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/mux4x1_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_1b " "Found entity 1: mux4x1_1b" {  } { { "../src/mux4x1_1b.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/mux4x1_1b.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "../src/mux2x1.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/mux2x1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/logica.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/logica.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logica " "Found entity 1: Logica" {  } { { "../src/Logica.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Logica.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/fsm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/fsm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_clock " "Found entity 1: FSM_clock" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/FSM_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/dec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/dec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "../src/dec7seg.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/dec7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../src/Datapath.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/counter_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/counter_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_user " "Found entity 1: Counter_user" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/counter_time.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/counter_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_time " "Found entity 1: Counter_time" {  } { { "../src/Counter_time.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_time.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/counter_round.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/counter_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_round " "Found entity 1: Counter_round" {  } { { "../src/Counter_round.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_round.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/counter_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/counter_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_fpga " "Found entity 1: Counter_fpga" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/comp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMP " "Found entity 1: COMP" {  } { { "../src/COMP.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/COMP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacare/documents/hdl/projeto final/src/buttonsync.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacare/documents/hdl/projeto final/src/buttonsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "../src/ButtonSync.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/ButtonSync.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773783674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773783674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1721773785549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:U0_DP " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:U0_DP\"" {  } { { "../src/top.v" "U0_DP" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773785628 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR_o Datapath.v(11) " "Output port \"LEDR_o\" at Datapath.v(11) has no driver" {  } { { "../src/Datapath.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1721773785643 "|top|Datapath:U0_DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logica Datapath:U0_DP\|Logica:U_L " "Elaborating entity \"Logica\" for hierarchy \"Datapath:U0_DP\|Logica:U_L\"" {  } { { "../src/Datapath.v" "U_L" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773785674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_time Datapath:U0_DP\|Counter_time:U0_CT " "Elaborating entity \"Counter_time\" for hierarchy \"Datapath:U0_DP\|Counter_time:U0_CT\"" {  } { { "../src/Datapath.v" "U0_CT" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773785706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_round Datapath:U0_DP\|Counter_round:U1_CR " "Elaborating entity \"Counter_round\" for hierarchy \"Datapath:U0_DP\|Counter_round:U1_CR\"" {  } { { "../src/Datapath.v" "U1_CR" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773785737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_fpga Datapath:U0_DP\|Counter_fpga:U2_CF " "Elaborating entity \"Counter_fpga\" for hierarchy \"Datapath:U0_DP\|Counter_fpga:U2_CF\"" {  } { { "../src/Datapath.v" "U2_CF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773785768 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "data Counter_fpga.v(23) " "Verilog HDL Event Control warning at Counter_fpga.v(23): posedge or negedge of vector \"data\" depends solely on its least-significant bit" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 23 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1721773785768 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total Counter_fpga.v(23) " "Verilog HDL Always Construct warning at Counter_fpga.v(23): inferring latch(es) for variable \"total\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721773785768 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tc Counter_fpga.v(23) " "Verilog HDL Always Construct warning at Counter_fpga.v(23): inferring latch(es) for variable \"tc\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721773785768 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SEQFPGA Counter_fpga.v(23) " "Verilog HDL Always Construct warning at Counter_fpga.v(23): inferring latch(es) for variable \"SEQFPGA\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721773785768 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEQFPGA\[0\] Counter_fpga.v(28) " "Inferred latch for \"SEQFPGA\[0\]\" at Counter_fpga.v(28)" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785768 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEQFPGA\[1\] Counter_fpga.v(28) " "Inferred latch for \"SEQFPGA\[1\]\" at Counter_fpga.v(28)" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785768 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEQFPGA\[2\] Counter_fpga.v(28) " "Inferred latch for \"SEQFPGA\[2\]\" at Counter_fpga.v(28)" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785768 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEQFPGA\[3\] Counter_fpga.v(28) " "Inferred latch for \"SEQFPGA\[3\]\" at Counter_fpga.v(28)" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785768 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tc Counter_fpga.v(28) " "Inferred latch for \"tc\" at Counter_fpga.v(28)" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785768 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[0\] Counter_fpga.v(28) " "Inferred latch for \"total\[0\]\" at Counter_fpga.v(28)" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785768 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[1\] Counter_fpga.v(28) " "Inferred latch for \"total\[1\]\" at Counter_fpga.v(28)" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785768 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[2\] Counter_fpga.v(28) " "Inferred latch for \"total\[2\]\" at Counter_fpga.v(28)" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785768 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[3\] Counter_fpga.v(28) " "Inferred latch for \"total\[3\]\" at Counter_fpga.v(28)" {  } { { "../src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785768 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ1 Datapath:U0_DP\|SEQ1:U21_CF " "Elaborating entity \"SEQ1\" for hierarchy \"Datapath:U0_DP\|SEQ1:U21_CF\"" {  } { { "../src/Datapath.v" "U21_CF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773785799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ2 Datapath:U0_DP\|SEQ2:U22_CF " "Elaborating entity \"SEQ2\" for hierarchy \"Datapath:U0_DP\|SEQ2:U22_CF\"" {  } { { "../src/Datapath.v" "U22_CF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773785815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ3 Datapath:U0_DP\|SEQ3:U23_CF " "Elaborating entity \"SEQ3\" for hierarchy \"Datapath:U0_DP\|SEQ3:U23_CF\"" {  } { { "../src/Datapath.v" "U23_CF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773785846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ4 Datapath:U0_DP\|SEQ4:U24_CF " "Elaborating entity \"SEQ4\" for hierarchy \"Datapath:U0_DP\|SEQ4:U24_CF\"" {  } { { "../src/Datapath.v" "U24_CF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773785862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_4b Datapath:U0_DP\|mux4x1_4b:U25_CF " "Elaborating entity \"mux4x1_4b\" for hierarchy \"Datapath:U0_DP\|mux4x1_4b:U25_CF\"" {  } { { "../src/Datapath.v" "U25_CF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773785893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_user Datapath:U0_DP\|Counter_user:U3_CU " "Elaborating entity \"Counter_user\" for hierarchy \"Datapath:U0_DP\|Counter_user:U3_CU\"" {  } { { "../src/Datapath.v" "U3_CU" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773785924 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "data Counter_user.v(19) " "Verilog HDL Event Control warning at Counter_user.v(19): posedge or negedge of vector \"data\" depends solely on its least-significant bit" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 19 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1721773785924 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total Counter_user.v(19) " "Verilog HDL Always Construct warning at Counter_user.v(19): inferring latch(es) for variable \"total\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721773785924 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tc Counter_user.v(19) " "Verilog HDL Always Construct warning at Counter_user.v(19): inferring latch(es) for variable \"tc\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721773785924 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tc Counter_user.v(23) " "Inferred latch for \"tc\" at Counter_user.v(23)" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785924 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[0\] Counter_user.v(23) " "Inferred latch for \"total\[0\]\" at Counter_user.v(23)" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785924 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[1\] Counter_user.v(23) " "Inferred latch for \"total\[1\]\" at Counter_user.v(23)" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785924 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[2\] Counter_user.v(23) " "Inferred latch for \"total\[2\]\" at Counter_user.v(23)" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785924 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[3\] Counter_user.v(23) " "Inferred latch for \"total\[3\]\" at Counter_user.v(23)" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773785924 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_clock Datapath:U0_DP\|FSM_clock:U4_FSM " "Elaborating entity \"FSM_clock\" for hierarchy \"Datapath:U0_DP\|FSM_clock:U4_FSM\"" {  } { { "../src/Datapath.v" "U4_FSM" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773785940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 FSM_clock.v(32) " "Verilog HDL assignment warning at FSM_clock.v(32): truncated value with size 32 to match size of target (28)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/FSM_clock.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1721773785956 "|top|Datapath:U0_DP|FSM_clock:U4_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_1b Datapath:U0_DP\|mux4x1_1b:U41_FSM_MUX " "Elaborating entity \"mux4x1_1b\" for hierarchy \"Datapath:U0_DP\|mux4x1_1b:U41_FSM_MUX\"" {  } { { "../src/Datapath.v" "U41_FSM_MUX" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773786018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_setup Datapath:U0_DP\|REG_setup:U5_REGS " "Elaborating entity \"REG_setup\" for hierarchy \"Datapath:U0_DP\|REG_setup:U5_REGS\"" {  } { { "../src/Datapath.v" "U5_REGS" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773786034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_fpga Datapath:U0_DP\|REG_fpga:U6_REGF " "Elaborating entity \"REG_fpga\" for hierarchy \"Datapath:U0_DP\|REG_fpga:U6_REGF\"" {  } { { "../src/Datapath.v" "U6_REGF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773786065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q3_o REG_fpga.v(21) " "Verilog HDL or VHDL warning at REG_fpga.v(21): object \"q3_o\" assigned a value but never read" {  } { { "../src/REG_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/REG_fpga.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721773786065 "|top|Datapath:U0_DP|REG_fpga:U6_REGF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_user Datapath:U0_DP\|REG_user:U7_REGU " "Elaborating entity \"REG_user\" for hierarchy \"Datapath:U0_DP\|REG_user:U7_REGU\"" {  } { { "../src/Datapath.v" "U7_REGU" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773786112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Datapath:U0_DP\|mux2x1:MUX0 " "Elaborating entity \"mux2x1\" for hierarchy \"Datapath:U0_DP\|mux2x1:MUX0\"" {  } { { "../src/Datapath.v" "MUX0" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773786159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg Datapath:U0_DP\|dec7seg:DEC0 " "Elaborating entity \"dec7seg\" for hierarchy \"Datapath:U0_DP\|dec7seg:DEC0\"" {  } { { "../src/Datapath.v" "DEC0" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773786174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:U1_CT " "Elaborating entity \"Controle\" for hierarchy \"Controle:U1_CT\"" {  } { { "../src/top.v" "U1_CT" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721773786268 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"R1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721773786268 "|top|Controle:U1_CT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"R2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721773786268 "|top|Controle:U1_CT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E1_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"E1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721773786268 "|top|Controle:U1_CT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E3_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"E3_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721773786268 "|top|Controle:U1_CT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E4_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"E4_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721773786268 "|top|Controle:U1_CT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E2_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"E2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721773786268 "|top|Controle:U1_CT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SEL_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"SEL_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721773786284 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_o Controle.v(58) " "Inferred latch for \"SEL_o\" at Controle.v(58)" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773786284 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E2_o Controle.v(58) " "Inferred latch for \"E2_o\" at Controle.v(58)" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773786284 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E4_o Controle.v(58) " "Inferred latch for \"E4_o\" at Controle.v(58)" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773786284 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E3_o Controle.v(58) " "Inferred latch for \"E3_o\" at Controle.v(58)" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773786284 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E1_o Controle.v(58) " "Inferred latch for \"E1_o\" at Controle.v(58)" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773786284 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2_o Controle.v(58) " "Inferred latch for \"R2_o\" at Controle.v(58)" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773786284 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1_o Controle.v(58) " "Inferred latch for \"R1_o\" at Controle.v(58)" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721773786284 "|top|Controle:U1_CT"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5t14 " "Found entity 1: altsyncram_5t14" {  } { { "db/altsyncram_5t14.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/prj/db/altsyncram_5t14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773790940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773790940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lrc " "Found entity 1: mux_lrc" {  } { { "db/mux_lrc.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/prj/db/mux_lrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773791409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773791409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/prj/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773791690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773791690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fi " "Found entity 1: cntr_5fi" {  } { { "db/cntr_5fi.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/prj/db/cntr_5fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773792081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773792081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/prj/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773792299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773792299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c5j " "Found entity 1: cntr_c5j" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/prj/db/cntr_c5j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773792502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773792502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fi " "Found entity 1: cntr_8fi" {  } { { "db/cntr_8fi.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/prj/db/cntr_8fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773793471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773793471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/prj/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773793628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773793628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/prj/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773793831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773793831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/prj/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721773793987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721773793987 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721773794221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:U0_DP\|Counter_user:U3_CU\|total\[3\] " "LATCH primitive \"Datapath:U0_DP\|Counter_user:U3_CU\|total\[3\]\" is permanently disabled" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1721773795346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:U0_DP\|Counter_user:U3_CU\|total\[2\] " "LATCH primitive \"Datapath:U0_DP\|Counter_user:U3_CU\|total\[2\]\" is permanently disabled" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1721773795346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:U0_DP\|Counter_user:U3_CU\|total\[1\] " "LATCH primitive \"Datapath:U0_DP\|Counter_user:U3_CU\|total\[1\]\" is permanently disabled" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1721773795346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:U0_DP\|Counter_user:U3_CU\|total\[0\] " "LATCH primitive \"Datapath:U0_DP\|Counter_user:U3_CU\|total\[0\]\" is permanently disabled" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1721773795346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:U0_DP\|Counter_user:U3_CU\|tc " "LATCH primitive \"Datapath:U0_DP\|Counter_user:U3_CU\|tc\" is permanently disabled" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1721773795346 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1721773796746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controle:U1_CT\|R1_o " "Latch Controle:U1_CT\|R1_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_CT\|state.Setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_CT\|state.Setup" {  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721773796887 ""}  } { { "../src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721773796887 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[0\] GND " "Pin \"LEDR_o\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|LEDR_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[1\] GND " "Pin \"LEDR_o\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|LEDR_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[2\] GND " "Pin \"LEDR_o\[2\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|LEDR_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[3\] GND " "Pin \"LEDR_o\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|LEDR_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[4\] GND " "Pin \"LEDR_o\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|LEDR_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[5\] GND " "Pin \"LEDR_o\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|LEDR_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[6\] GND " "Pin \"LEDR_o\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|LEDR_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[7\] GND " "Pin \"LEDR_o\[7\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|LEDR_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[8\] GND " "Pin \"LEDR_o\[8\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|LEDR_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[9\] GND " "Pin \"LEDR_o\[9\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|LEDR_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[3\] GND " "Pin \"HEX2_o\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|HEX2_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[4\] VCC " "Pin \"HEX2_o\[4\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|HEX2_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[6\] VCC " "Pin \"HEX2_o\[6\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|HEX2_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[0\] VCC " "Pin \"HEX3_o\[0\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|HEX3_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[3\] VCC " "Pin \"HEX3_o\[3\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|HEX3_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[5\] VCC " "Pin \"HEX3_o\[5\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|HEX3_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[6\] VCC " "Pin \"HEX3_o\[6\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|HEX3_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[0\] VCC " "Pin \"HEX4_o\[0\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|HEX4_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[1\] GND " "Pin \"HEX4_o\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|HEX4_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[5\] VCC " "Pin \"HEX4_o\[5\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|HEX4_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[6\] VCC " "Pin \"HEX4_o\[6\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|HEX4_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[4\] VCC " "Pin \"HEX5_o\[4\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|HEX5_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[5\] VCC " "Pin \"HEX5_o\[5\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773796949 "|top|HEX5_o[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1721773796949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721773797184 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "144 " "144 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1721773797449 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1721773797574 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1721773797574 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721773797684 "|top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1721773797684 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721773797887 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 0 31 0 0 31 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 0 of its 31 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 31 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1721773799871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1721773799918 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721773799918 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721773800715 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721773800715 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721773800715 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721773800715 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1721773800715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "797 " "Implemented 797 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1721773800715 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1721773800715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "710 " "Implemented 710 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1721773800715 ""} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1721773800715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1721773800715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721773800996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 19:30:00 2024 " "Processing ended: Tue Jul 23 19:30:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721773800996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721773800996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721773800996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721773800996 ""}
