{
  "module_name": "vega10_ip_offset.h",
  "hash_id": "5f6e0ca8e997518d6b66838ee52c1c3e77fc6d4039284284fc34496099ae8c7e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/vega10_ip_offset.h",
  "human_readable_source": " \n#ifndef _vega10_ip_offset_HEADER\n#define _vega10_ip_offset_HEADER\n\n#define MAX_INSTANCE                                       5\n#define MAX_SEGMENT                                        5\n\nstruct IP_BASE_INSTANCE\n{\n    unsigned int segment[MAX_SEGMENT];\n};\n\nstruct IP_BASE\n{\n    struct IP_BASE_INSTANCE instance[MAX_INSTANCE];\n};\n\n\nstatic const struct IP_BASE __maybe_unused NBIF_BASE\t= { { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused NBIO_BASE\t= { { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused DCE_BASE\t= { { { { 0x00000012, 0x000000C0, 0x000034C0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused DCN_BASE\t= { { { { 0x00000012, 0x000000C0, 0x000034C0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused MP0_BASE\t= { { { { 0x00016000, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused MP1_BASE\t= { { { { 0x00016000, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused MP2_BASE\t= { { { { 0x00016000, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused DF_BASE\t= { { { { 0x00007000, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused UVD_BASE\t= { { { { 0x00007800, 0x00007E00, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };  \nstatic const struct IP_BASE __maybe_unused VCN_BASE\t= { { { { 0x00007800, 0x00007E00, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };  \nstatic const struct IP_BASE __maybe_unused DBGU_BASE\t= { { { { 0x00000180, 0x000001A0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } }; \nstatic const struct IP_BASE __maybe_unused DBGU_NBIO_BASE\t= { { { { 0x000001C0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } }; \nstatic const struct IP_BASE __maybe_unused DBGU_IO_BASE\t= { { { { 0x000001E0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } }; \nstatic const struct IP_BASE __maybe_unused DFX_DAP_BASE\t= { { { { 0x000005A0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } }; \nstatic const struct IP_BASE __maybe_unused DFX_BASE\t= { { { { 0x00000580, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } }; \nstatic const struct IP_BASE __maybe_unused ISP_BASE\t= { { { { 0x00018000, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } }; \nstatic const struct IP_BASE __maybe_unused SYSTEMHUB_BASE\t= { { { { 0x00000EA0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } }; \nstatic const struct IP_BASE __maybe_unused L2IMU_BASE\t= { { { { 0x00007DC0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused IOHC_BASE\t= { { { { 0x00010000, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused ATHUB_BASE\t= { { { { 0x00000C20, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused VCE_BASE\t= { { { { 0x00007E00, 0x00048800, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused GC_BASE\t= { { { { 0x00002000, 0x0000A000, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused MMHUB_BASE\t= { { { { 0x0001A000, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused RSMU_BASE\t= { { { { 0x00012000, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused HDP_BASE\t= { { { { 0x00000F20, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused OSSSYS_BASE\t = { { { { 0x000010A0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused SDMA0_BASE\t= { { { { 0x00001260, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused SDMA1_BASE\t= { { { { 0x00001460, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused XDMA_BASE\t= { { { { 0x00003400, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused UMC_BASE\t= { { { { 0x00014000, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused THM_BASE\t= { { { { 0x00016600, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused SMUIO_BASE\t= { { { { 0x00016800, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused PWR_BASE\t= { { { { 0x00016A00, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused CLK_BASE\t= { { { { 0x00016C00, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0x00016E00, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0x00017000, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0x00017200, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0x00017E00, 0, 0, 0, 0 } } } };\nstatic const struct IP_BASE __maybe_unused FUSE_BASE\t= { { { { 0x00017400, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } },\n\t\t\t\t\t\t\t\t\t\t{ { 0, 0, 0, 0, 0 } } } };\n\n\n#define NBIF_BASE__INST0_SEG0                     0x00000000\n#define NBIF_BASE__INST0_SEG1                     0x00000014\n#define NBIF_BASE__INST0_SEG2                     0x00000D20\n#define NBIF_BASE__INST0_SEG3                     0x00010400\n#define NBIF_BASE__INST0_SEG4                     0\n\n#define NBIF_BASE__INST1_SEG0                     0\n#define NBIF_BASE__INST1_SEG1                     0\n#define NBIF_BASE__INST1_SEG2                     0\n#define NBIF_BASE__INST1_SEG3                     0\n#define NBIF_BASE__INST1_SEG4                     0\n\n#define NBIF_BASE__INST2_SEG0                     0\n#define NBIF_BASE__INST2_SEG1                     0\n#define NBIF_BASE__INST2_SEG2                     0\n#define NBIF_BASE__INST2_SEG3                     0\n#define NBIF_BASE__INST2_SEG4                     0\n\n#define NBIF_BASE__INST3_SEG0                     0\n#define NBIF_BASE__INST3_SEG1                     0\n#define NBIF_BASE__INST3_SEG2                     0\n#define NBIF_BASE__INST3_SEG3                     0\n#define NBIF_BASE__INST3_SEG4                     0\n\n#define NBIF_BASE__INST4_SEG0                     0\n#define NBIF_BASE__INST4_SEG1                     0\n#define NBIF_BASE__INST4_SEG2                     0\n#define NBIF_BASE__INST4_SEG3                     0\n#define NBIF_BASE__INST4_SEG4                     0\n\n#define NBIO_BASE__INST0_SEG0                     0x00000000\n#define NBIO_BASE__INST0_SEG1                     0x00000014\n#define NBIO_BASE__INST0_SEG2                     0x00000D20\n#define NBIO_BASE__INST0_SEG3                     0x00010400\n#define NBIO_BASE__INST0_SEG4                     0\n\n#define NBIO_BASE__INST1_SEG0                     0\n#define NBIO_BASE__INST1_SEG1                     0\n#define NBIO_BASE__INST1_SEG2                     0\n#define NBIO_BASE__INST1_SEG3                     0\n#define NBIO_BASE__INST1_SEG4                     0\n\n#define NBIO_BASE__INST2_SEG0                     0\n#define NBIO_BASE__INST2_SEG1                     0\n#define NBIO_BASE__INST2_SEG2                     0\n#define NBIO_BASE__INST2_SEG3                     0\n#define NBIO_BASE__INST2_SEG4                     0\n\n#define NBIO_BASE__INST3_SEG0                     0\n#define NBIO_BASE__INST3_SEG1                     0\n#define NBIO_BASE__INST3_SEG2                     0\n#define NBIO_BASE__INST3_SEG3                     0\n#define NBIO_BASE__INST3_SEG4                     0\n\n#define NBIO_BASE__INST4_SEG0                     0\n#define NBIO_BASE__INST4_SEG1                     0\n#define NBIO_BASE__INST4_SEG2                     0\n#define NBIO_BASE__INST4_SEG3                     0\n#define NBIO_BASE__INST4_SEG4                     0\n\n#define DCE_BASE__INST0_SEG0                      0x00000012\n#define DCE_BASE__INST0_SEG1                      0x000000C0\n#define DCE_BASE__INST0_SEG2                      0x000034C0\n#define DCE_BASE__INST0_SEG3                      0\n#define DCE_BASE__INST0_SEG4                      0\n\n#define DCE_BASE__INST1_SEG0                      0\n#define DCE_BASE__INST1_SEG1                      0\n#define DCE_BASE__INST1_SEG2                      0\n#define DCE_BASE__INST1_SEG3                      0\n#define DCE_BASE__INST1_SEG4                      0\n\n#define DCE_BASE__INST2_SEG0                      0\n#define DCE_BASE__INST2_SEG1                      0\n#define DCE_BASE__INST2_SEG2                      0\n#define DCE_BASE__INST2_SEG3                      0\n#define DCE_BASE__INST2_SEG4                      0\n\n#define DCE_BASE__INST3_SEG0                      0\n#define DCE_BASE__INST3_SEG1                      0\n#define DCE_BASE__INST3_SEG2                      0\n#define DCE_BASE__INST3_SEG3                      0\n#define DCE_BASE__INST3_SEG4                      0\n\n#define DCE_BASE__INST4_SEG0                      0\n#define DCE_BASE__INST4_SEG1                      0\n#define DCE_BASE__INST4_SEG2                      0\n#define DCE_BASE__INST4_SEG3                      0\n#define DCE_BASE__INST4_SEG4                      0\n\n#define DCN_BASE__INST0_SEG0                      0x00000012\n#define DCN_BASE__INST0_SEG1                      0x000000C0\n#define DCN_BASE__INST0_SEG2                      0x000034C0\n#define DCN_BASE__INST0_SEG3                      0\n#define DCN_BASE__INST0_SEG4                      0\n\n#define DCN_BASE__INST1_SEG0                      0\n#define DCN_BASE__INST1_SEG1                      0\n#define DCN_BASE__INST1_SEG2                      0\n#define DCN_BASE__INST1_SEG3                      0\n#define DCN_BASE__INST1_SEG4                      0\n\n#define DCN_BASE__INST2_SEG0                      0\n#define DCN_BASE__INST2_SEG1                      0\n#define DCN_BASE__INST2_SEG2                      0\n#define DCN_BASE__INST2_SEG3                      0\n#define DCN_BASE__INST2_SEG4                      0\n\n#define DCN_BASE__INST3_SEG0                      0\n#define DCN_BASE__INST3_SEG1                      0\n#define DCN_BASE__INST3_SEG2                      0\n#define DCN_BASE__INST3_SEG3                      0\n#define DCN_BASE__INST3_SEG4                      0\n\n#define DCN_BASE__INST4_SEG0                      0\n#define DCN_BASE__INST4_SEG1                      0\n#define DCN_BASE__INST4_SEG2                      0\n#define DCN_BASE__INST4_SEG3                      0\n#define DCN_BASE__INST4_SEG4                      0\n\n#define MP0_BASE__INST0_SEG0                      0x00016000\n#define MP0_BASE__INST0_SEG1                      0\n#define MP0_BASE__INST0_SEG2                      0\n#define MP0_BASE__INST0_SEG3                      0\n#define MP0_BASE__INST0_SEG4                      0\n\n#define MP0_BASE__INST1_SEG0                      0\n#define MP0_BASE__INST1_SEG1                      0\n#define MP0_BASE__INST1_SEG2                      0\n#define MP0_BASE__INST1_SEG3                      0\n#define MP0_BASE__INST1_SEG4                      0\n\n#define MP0_BASE__INST2_SEG0                      0\n#define MP0_BASE__INST2_SEG1                      0\n#define MP0_BASE__INST2_SEG2                      0\n#define MP0_BASE__INST2_SEG3                      0\n#define MP0_BASE__INST2_SEG4                      0\n\n#define MP0_BASE__INST3_SEG0                      0\n#define MP0_BASE__INST3_SEG1                      0\n#define MP0_BASE__INST3_SEG2                      0\n#define MP0_BASE__INST3_SEG3                      0\n#define MP0_BASE__INST3_SEG4                      0\n\n#define MP0_BASE__INST4_SEG0                      0\n#define MP0_BASE__INST4_SEG1                      0\n#define MP0_BASE__INST4_SEG2                      0\n#define MP0_BASE__INST4_SEG3                      0\n#define MP0_BASE__INST4_SEG4                      0\n\n#define MP1_BASE__INST0_SEG0                      0x00016200\n#define MP1_BASE__INST0_SEG1                      0\n#define MP1_BASE__INST0_SEG2                      0\n#define MP1_BASE__INST0_SEG3                      0\n#define MP1_BASE__INST0_SEG4                      0\n\n#define MP1_BASE__INST1_SEG0                      0\n#define MP1_BASE__INST1_SEG1                      0\n#define MP1_BASE__INST1_SEG2                      0\n#define MP1_BASE__INST1_SEG3                      0\n#define MP1_BASE__INST1_SEG4                      0\n\n#define MP1_BASE__INST2_SEG0                      0\n#define MP1_BASE__INST2_SEG1                      0\n#define MP1_BASE__INST2_SEG2                      0\n#define MP1_BASE__INST2_SEG3                      0\n#define MP1_BASE__INST2_SEG4                      0\n\n#define MP1_BASE__INST3_SEG0                      0\n#define MP1_BASE__INST3_SEG1                      0\n#define MP1_BASE__INST3_SEG2                      0\n#define MP1_BASE__INST3_SEG3                      0\n#define MP1_BASE__INST3_SEG4                      0\n\n#define MP1_BASE__INST4_SEG0                      0\n#define MP1_BASE__INST4_SEG1                      0\n#define MP1_BASE__INST4_SEG2                      0\n#define MP1_BASE__INST4_SEG3                      0\n#define MP1_BASE__INST4_SEG4                      0\n\n#define MP2_BASE__INST0_SEG0                      0x00016400\n#define MP2_BASE__INST0_SEG1                      0\n#define MP2_BASE__INST0_SEG2                      0\n#define MP2_BASE__INST0_SEG3                      0\n#define MP2_BASE__INST0_SEG4                      0\n\n#define MP2_BASE__INST1_SEG0                      0\n#define MP2_BASE__INST1_SEG1                      0\n#define MP2_BASE__INST1_SEG2                      0\n#define MP2_BASE__INST1_SEG3                      0\n#define MP2_BASE__INST1_SEG4                      0\n\n#define MP2_BASE__INST2_SEG0                      0\n#define MP2_BASE__INST2_SEG1                      0\n#define MP2_BASE__INST2_SEG2                      0\n#define MP2_BASE__INST2_SEG3                      0\n#define MP2_BASE__INST2_SEG4                      0\n\n#define MP2_BASE__INST3_SEG0                      0\n#define MP2_BASE__INST3_SEG1                      0\n#define MP2_BASE__INST3_SEG2                      0\n#define MP2_BASE__INST3_SEG3                      0\n#define MP2_BASE__INST3_SEG4                      0\n\n#define MP2_BASE__INST4_SEG0                      0\n#define MP2_BASE__INST4_SEG1                      0\n#define MP2_BASE__INST4_SEG2                      0\n#define MP2_BASE__INST4_SEG3                      0\n#define MP2_BASE__INST4_SEG4                      0\n\n#define DF_BASE__INST0_SEG0                       0x00007000\n#define DF_BASE__INST0_SEG1                       0\n#define DF_BASE__INST0_SEG2                       0\n#define DF_BASE__INST0_SEG3                       0\n#define DF_BASE__INST0_SEG4                       0\n\n#define DF_BASE__INST1_SEG0                       0\n#define DF_BASE__INST1_SEG1                       0\n#define DF_BASE__INST1_SEG2                       0\n#define DF_BASE__INST1_SEG3                       0\n#define DF_BASE__INST1_SEG4                       0\n\n#define DF_BASE__INST2_SEG0                       0\n#define DF_BASE__INST2_SEG1                       0\n#define DF_BASE__INST2_SEG2                       0\n#define DF_BASE__INST2_SEG3                       0\n#define DF_BASE__INST2_SEG4                       0\n\n#define DF_BASE__INST3_SEG0                       0\n#define DF_BASE__INST3_SEG1                       0\n#define DF_BASE__INST3_SEG2                       0\n#define DF_BASE__INST3_SEG3                       0\n#define DF_BASE__INST3_SEG4                       0\n\n#define DF_BASE__INST4_SEG0                       0\n#define DF_BASE__INST4_SEG1                       0\n#define DF_BASE__INST4_SEG2                       0\n#define DF_BASE__INST4_SEG3                       0\n#define DF_BASE__INST4_SEG4                       0\n\n#define UVD_BASE__INST0_SEG0                      0x00007800\n#define UVD_BASE__INST0_SEG1                      0x00007E00\n#define UVD_BASE__INST0_SEG2                      0\n#define UVD_BASE__INST0_SEG3                      0\n#define UVD_BASE__INST0_SEG4                      0\n\n#define UVD_BASE__INST1_SEG0                      0\n#define UVD_BASE__INST1_SEG1                      0\n#define UVD_BASE__INST1_SEG2                      0\n#define UVD_BASE__INST1_SEG3                      0\n#define UVD_BASE__INST1_SEG4                      0\n\n#define UVD_BASE__INST2_SEG0                      0\n#define UVD_BASE__INST2_SEG1                      0\n#define UVD_BASE__INST2_SEG2                      0\n#define UVD_BASE__INST2_SEG3                      0\n#define UVD_BASE__INST2_SEG4                      0\n\n#define UVD_BASE__INST3_SEG0                      0\n#define UVD_BASE__INST3_SEG1                      0\n#define UVD_BASE__INST3_SEG2                      0\n#define UVD_BASE__INST3_SEG3                      0\n#define UVD_BASE__INST3_SEG4                      0\n\n#define UVD_BASE__INST4_SEG0                      0\n#define UVD_BASE__INST4_SEG1                      0\n#define UVD_BASE__INST4_SEG2                      0\n#define UVD_BASE__INST4_SEG3                      0\n#define UVD_BASE__INST4_SEG4                      0\n\n#define VCN_BASE__INST0_SEG0                      0x00007800\n#define VCN_BASE__INST0_SEG1                      0x00007E00\n#define VCN_BASE__INST0_SEG2                      0\n#define VCN_BASE__INST0_SEG3                      0\n#define VCN_BASE__INST0_SEG4                      0\n\n#define VCN_BASE__INST1_SEG0                      0\n#define VCN_BASE__INST1_SEG1                      0\n#define VCN_BASE__INST1_SEG2                      0\n#define VCN_BASE__INST1_SEG3                      0\n#define VCN_BASE__INST1_SEG4                      0\n\n#define VCN_BASE__INST2_SEG0                      0\n#define VCN_BASE__INST2_SEG1                      0\n#define VCN_BASE__INST2_SEG2                      0\n#define VCN_BASE__INST2_SEG3                      0\n#define VCN_BASE__INST2_SEG4                      0\n\n#define VCN_BASE__INST3_SEG0                      0\n#define VCN_BASE__INST3_SEG1                      0\n#define VCN_BASE__INST3_SEG2                      0\n#define VCN_BASE__INST3_SEG3                      0\n#define VCN_BASE__INST3_SEG4                      0\n\n#define VCN_BASE__INST4_SEG0                      0\n#define VCN_BASE__INST4_SEG1                      0\n#define VCN_BASE__INST4_SEG2                      0\n#define VCN_BASE__INST4_SEG3                      0\n#define VCN_BASE__INST4_SEG4                      0\n\n#define DBGU_BASE__INST0_SEG0                     0x00000180\n#define DBGU_BASE__INST0_SEG1                     0x000001A0\n#define DBGU_BASE__INST0_SEG2                     0\n#define DBGU_BASE__INST0_SEG3                     0\n#define DBGU_BASE__INST0_SEG4                     0\n\n#define DBGU_BASE__INST1_SEG0                     0\n#define DBGU_BASE__INST1_SEG1                     0\n#define DBGU_BASE__INST1_SEG2                     0\n#define DBGU_BASE__INST1_SEG3                     0\n#define DBGU_BASE__INST1_SEG4                     0\n\n#define DBGU_BASE__INST2_SEG0                     0\n#define DBGU_BASE__INST2_SEG1                     0\n#define DBGU_BASE__INST2_SEG2                     0\n#define DBGU_BASE__INST2_SEG3                     0\n#define DBGU_BASE__INST2_SEG4                     0\n\n#define DBGU_BASE__INST3_SEG0                     0\n#define DBGU_BASE__INST3_SEG1                     0\n#define DBGU_BASE__INST3_SEG2                     0\n#define DBGU_BASE__INST3_SEG3                     0\n#define DBGU_BASE__INST3_SEG4                     0\n\n#define DBGU_BASE__INST4_SEG0                     0\n#define DBGU_BASE__INST4_SEG1                     0\n#define DBGU_BASE__INST4_SEG2                     0\n#define DBGU_BASE__INST4_SEG3                     0\n#define DBGU_BASE__INST4_SEG4                     0\n\n#define DBGU_NBIO_BASE__INST0_SEG0                0x000001C0\n#define DBGU_NBIO_BASE__INST0_SEG1                0\n#define DBGU_NBIO_BASE__INST0_SEG2                0\n#define DBGU_NBIO_BASE__INST0_SEG3                0\n#define DBGU_NBIO_BASE__INST0_SEG4                0\n\n#define DBGU_NBIO_BASE__INST1_SEG0                0\n#define DBGU_NBIO_BASE__INST1_SEG1                0\n#define DBGU_NBIO_BASE__INST1_SEG2                0\n#define DBGU_NBIO_BASE__INST1_SEG3                0\n#define DBGU_NBIO_BASE__INST1_SEG4                0\n\n#define DBGU_NBIO_BASE__INST2_SEG0                0\n#define DBGU_NBIO_BASE__INST2_SEG1                0\n#define DBGU_NBIO_BASE__INST2_SEG2                0\n#define DBGU_NBIO_BASE__INST2_SEG3                0\n#define DBGU_NBIO_BASE__INST2_SEG4                0\n\n#define DBGU_NBIO_BASE__INST3_SEG0                0\n#define DBGU_NBIO_BASE__INST3_SEG1                0\n#define DBGU_NBIO_BASE__INST3_SEG2                0\n#define DBGU_NBIO_BASE__INST3_SEG3                0\n#define DBGU_NBIO_BASE__INST3_SEG4                0\n\n#define DBGU_NBIO_BASE__INST4_SEG0                0\n#define DBGU_NBIO_BASE__INST4_SEG1                0\n#define DBGU_NBIO_BASE__INST4_SEG2                0\n#define DBGU_NBIO_BASE__INST4_SEG3                0\n#define DBGU_NBIO_BASE__INST4_SEG4                0\n\n#define DBGU_IO_BASE__INST0_SEG0                  0x000001E0\n#define DBGU_IO_BASE__INST0_SEG1                  0\n#define DBGU_IO_BASE__INST0_SEG2                  0\n#define DBGU_IO_BASE__INST0_SEG3                  0\n#define DBGU_IO_BASE__INST0_SEG4                  0\n\n#define DBGU_IO_BASE__INST1_SEG0                  0\n#define DBGU_IO_BASE__INST1_SEG1                  0\n#define DBGU_IO_BASE__INST1_SEG2                  0\n#define DBGU_IO_BASE__INST1_SEG3                  0\n#define DBGU_IO_BASE__INST1_SEG4                  0\n\n#define DBGU_IO_BASE__INST2_SEG0                  0\n#define DBGU_IO_BASE__INST2_SEG1                  0\n#define DBGU_IO_BASE__INST2_SEG2                  0\n#define DBGU_IO_BASE__INST2_SEG3                  0\n#define DBGU_IO_BASE__INST2_SEG4                  0\n\n#define DBGU_IO_BASE__INST3_SEG0                  0\n#define DBGU_IO_BASE__INST3_SEG1                  0\n#define DBGU_IO_BASE__INST3_SEG2                  0\n#define DBGU_IO_BASE__INST3_SEG3                  0\n#define DBGU_IO_BASE__INST3_SEG4                  0\n\n#define DBGU_IO_BASE__INST4_SEG0                  0\n#define DBGU_IO_BASE__INST4_SEG1                  0\n#define DBGU_IO_BASE__INST4_SEG2                  0\n#define DBGU_IO_BASE__INST4_SEG3                  0\n#define DBGU_IO_BASE__INST4_SEG4                  0\n\n#define DFX_DAP_BASE__INST0_SEG0                  0x000005A0\n#define DFX_DAP_BASE__INST0_SEG1                  0\n#define DFX_DAP_BASE__INST0_SEG2                  0\n#define DFX_DAP_BASE__INST0_SEG3                  0\n#define DFX_DAP_BASE__INST0_SEG4                  0\n\n#define DFX_DAP_BASE__INST1_SEG0                  0\n#define DFX_DAP_BASE__INST1_SEG1                  0\n#define DFX_DAP_BASE__INST1_SEG2                  0\n#define DFX_DAP_BASE__INST1_SEG3                  0\n#define DFX_DAP_BASE__INST1_SEG4                  0\n\n#define DFX_DAP_BASE__INST2_SEG0                  0\n#define DFX_DAP_BASE__INST2_SEG1                  0\n#define DFX_DAP_BASE__INST2_SEG2                  0\n#define DFX_DAP_BASE__INST2_SEG3                  0\n#define DFX_DAP_BASE__INST2_SEG4                  0\n\n#define DFX_DAP_BASE__INST3_SEG0                  0\n#define DFX_DAP_BASE__INST3_SEG1                  0\n#define DFX_DAP_BASE__INST3_SEG2                  0\n#define DFX_DAP_BASE__INST3_SEG3                  0\n#define DFX_DAP_BASE__INST3_SEG4                  0\n\n#define DFX_DAP_BASE__INST4_SEG0                  0\n#define DFX_DAP_BASE__INST4_SEG1                  0\n#define DFX_DAP_BASE__INST4_SEG2                  0\n#define DFX_DAP_BASE__INST4_SEG3                  0\n#define DFX_DAP_BASE__INST4_SEG4                  0\n\n#define DFX_BASE__INST0_SEG0                      0x00000580\n#define DFX_BASE__INST0_SEG1                      0\n#define DFX_BASE__INST0_SEG2                      0\n#define DFX_BASE__INST0_SEG3                      0\n#define DFX_BASE__INST0_SEG4                      0\n\n#define DFX_BASE__INST1_SEG0                      0\n#define DFX_BASE__INST1_SEG1                      0\n#define DFX_BASE__INST1_SEG2                      0\n#define DFX_BASE__INST1_SEG3                      0\n#define DFX_BASE__INST1_SEG4                      0\n\n#define DFX_BASE__INST2_SEG0                      0\n#define DFX_BASE__INST2_SEG1                      0\n#define DFX_BASE__INST2_SEG2                      0\n#define DFX_BASE__INST2_SEG3                      0\n#define DFX_BASE__INST2_SEG4                      0\n\n#define DFX_BASE__INST3_SEG0                      0\n#define DFX_BASE__INST3_SEG1                      0\n#define DFX_BASE__INST3_SEG2                      0\n#define DFX_BASE__INST3_SEG3                      0\n#define DFX_BASE__INST3_SEG4                      0\n\n#define DFX_BASE__INST4_SEG0                      0\n#define DFX_BASE__INST4_SEG1                      0\n#define DFX_BASE__INST4_SEG2                      0\n#define DFX_BASE__INST4_SEG3                      0\n#define DFX_BASE__INST4_SEG4                      0\n\n#define ISP_BASE__INST0_SEG0                      0x00018000\n#define ISP_BASE__INST0_SEG1                      0\n#define ISP_BASE__INST0_SEG2                      0\n#define ISP_BASE__INST0_SEG3                      0\n#define ISP_BASE__INST0_SEG4                      0\n\n#define ISP_BASE__INST1_SEG0                      0\n#define ISP_BASE__INST1_SEG1                      0\n#define ISP_BASE__INST1_SEG2                      0\n#define ISP_BASE__INST1_SEG3                      0\n#define ISP_BASE__INST1_SEG4                      0\n\n#define ISP_BASE__INST2_SEG0                      0\n#define ISP_BASE__INST2_SEG1                      0\n#define ISP_BASE__INST2_SEG2                      0\n#define ISP_BASE__INST2_SEG3                      0\n#define ISP_BASE__INST2_SEG4                      0\n\n#define ISP_BASE__INST3_SEG0                      0\n#define ISP_BASE__INST3_SEG1                      0\n#define ISP_BASE__INST3_SEG2                      0\n#define ISP_BASE__INST3_SEG3                      0\n#define ISP_BASE__INST3_SEG4                      0\n\n#define ISP_BASE__INST4_SEG0                      0\n#define ISP_BASE__INST4_SEG1                      0\n#define ISP_BASE__INST4_SEG2                      0\n#define ISP_BASE__INST4_SEG3                      0\n#define ISP_BASE__INST4_SEG4                      0\n\n#define SYSTEMHUB_BASE__INST0_SEG0                0x00000EA0\n#define SYSTEMHUB_BASE__INST0_SEG1                0\n#define SYSTEMHUB_BASE__INST0_SEG2                0\n#define SYSTEMHUB_BASE__INST0_SEG3                0\n#define SYSTEMHUB_BASE__INST0_SEG4                0\n\n#define SYSTEMHUB_BASE__INST1_SEG0                0\n#define SYSTEMHUB_BASE__INST1_SEG1                0\n#define SYSTEMHUB_BASE__INST1_SEG2                0\n#define SYSTEMHUB_BASE__INST1_SEG3                0\n#define SYSTEMHUB_BASE__INST1_SEG4                0\n\n#define SYSTEMHUB_BASE__INST2_SEG0                0\n#define SYSTEMHUB_BASE__INST2_SEG1                0\n#define SYSTEMHUB_BASE__INST2_SEG2                0\n#define SYSTEMHUB_BASE__INST2_SEG3                0\n#define SYSTEMHUB_BASE__INST2_SEG4                0\n\n#define SYSTEMHUB_BASE__INST3_SEG0                0\n#define SYSTEMHUB_BASE__INST3_SEG1                0\n#define SYSTEMHUB_BASE__INST3_SEG2                0\n#define SYSTEMHUB_BASE__INST3_SEG3                0\n#define SYSTEMHUB_BASE__INST3_SEG4                0\n\n#define SYSTEMHUB_BASE__INST4_SEG0                0\n#define SYSTEMHUB_BASE__INST4_SEG1                0\n#define SYSTEMHUB_BASE__INST4_SEG2                0\n#define SYSTEMHUB_BASE__INST4_SEG3                0\n#define SYSTEMHUB_BASE__INST4_SEG4                0\n\n#define L2IMU_BASE__INST0_SEG0                    0x00007DC0\n#define L2IMU_BASE__INST0_SEG1                    0\n#define L2IMU_BASE__INST0_SEG2                    0\n#define L2IMU_BASE__INST0_SEG3                    0\n#define L2IMU_BASE__INST0_SEG4                    0\n\n#define L2IMU_BASE__INST1_SEG0                    0\n#define L2IMU_BASE__INST1_SEG1                    0\n#define L2IMU_BASE__INST1_SEG2                    0\n#define L2IMU_BASE__INST1_SEG3                    0\n#define L2IMU_BASE__INST1_SEG4                    0\n\n#define L2IMU_BASE__INST2_SEG0                    0\n#define L2IMU_BASE__INST2_SEG1                    0\n#define L2IMU_BASE__INST2_SEG2                    0\n#define L2IMU_BASE__INST2_SEG3                    0\n#define L2IMU_BASE__INST2_SEG4                    0\n\n#define L2IMU_BASE__INST3_SEG0                    0\n#define L2IMU_BASE__INST3_SEG1                    0\n#define L2IMU_BASE__INST3_SEG2                    0\n#define L2IMU_BASE__INST3_SEG3                    0\n#define L2IMU_BASE__INST3_SEG4                    0\n\n#define L2IMU_BASE__INST4_SEG0                    0\n#define L2IMU_BASE__INST4_SEG1                    0\n#define L2IMU_BASE__INST4_SEG2                    0\n#define L2IMU_BASE__INST4_SEG3                    0\n#define L2IMU_BASE__INST4_SEG4                    0\n\n#define IOHC_BASE__INST0_SEG0                     0x00010000\n#define IOHC_BASE__INST0_SEG1                     0\n#define IOHC_BASE__INST0_SEG2                     0\n#define IOHC_BASE__INST0_SEG3                     0\n#define IOHC_BASE__INST0_SEG4                     0\n\n#define IOHC_BASE__INST1_SEG0                     0\n#define IOHC_BASE__INST1_SEG1                     0\n#define IOHC_BASE__INST1_SEG2                     0\n#define IOHC_BASE__INST1_SEG3                     0\n#define IOHC_BASE__INST1_SEG4                     0\n\n#define IOHC_BASE__INST2_SEG0                     0\n#define IOHC_BASE__INST2_SEG1                     0\n#define IOHC_BASE__INST2_SEG2                     0\n#define IOHC_BASE__INST2_SEG3                     0\n#define IOHC_BASE__INST2_SEG4                     0\n\n#define IOHC_BASE__INST3_SEG0                     0\n#define IOHC_BASE__INST3_SEG1                     0\n#define IOHC_BASE__INST3_SEG2                     0\n#define IOHC_BASE__INST3_SEG3                     0\n#define IOHC_BASE__INST3_SEG4                     0\n\n#define IOHC_BASE__INST4_SEG0                     0\n#define IOHC_BASE__INST4_SEG1                     0\n#define IOHC_BASE__INST4_SEG2                     0\n#define IOHC_BASE__INST4_SEG3                     0\n#define IOHC_BASE__INST4_SEG4                     0\n\n#define ATHUB_BASE__INST0_SEG0                    0x00000C20\n#define ATHUB_BASE__INST0_SEG1                    0\n#define ATHUB_BASE__INST0_SEG2                    0\n#define ATHUB_BASE__INST0_SEG3                    0\n#define ATHUB_BASE__INST0_SEG4                    0\n\n#define ATHUB_BASE__INST1_SEG0                    0\n#define ATHUB_BASE__INST1_SEG1                    0\n#define ATHUB_BASE__INST1_SEG2                    0\n#define ATHUB_BASE__INST1_SEG3                    0\n#define ATHUB_BASE__INST1_SEG4                    0\n\n#define ATHUB_BASE__INST2_SEG0                    0\n#define ATHUB_BASE__INST2_SEG1                    0\n#define ATHUB_BASE__INST2_SEG2                    0\n#define ATHUB_BASE__INST2_SEG3                    0\n#define ATHUB_BASE__INST2_SEG4                    0\n\n#define ATHUB_BASE__INST3_SEG0                    0\n#define ATHUB_BASE__INST3_SEG1                    0\n#define ATHUB_BASE__INST3_SEG2                    0\n#define ATHUB_BASE__INST3_SEG3                    0\n#define ATHUB_BASE__INST3_SEG4                    0\n\n#define ATHUB_BASE__INST4_SEG0                    0\n#define ATHUB_BASE__INST4_SEG1                    0\n#define ATHUB_BASE__INST4_SEG2                    0\n#define ATHUB_BASE__INST4_SEG3                    0\n#define ATHUB_BASE__INST4_SEG4                    0\n\n#define VCE_BASE__INST0_SEG0                      0x00007E00\n#define VCE_BASE__INST0_SEG1                      0x00048800\n#define VCE_BASE__INST0_SEG2                      0\n#define VCE_BASE__INST0_SEG3                      0\n#define VCE_BASE__INST0_SEG4                      0\n\n#define VCE_BASE__INST1_SEG0                      0\n#define VCE_BASE__INST1_SEG1                      0\n#define VCE_BASE__INST1_SEG2                      0\n#define VCE_BASE__INST1_SEG3                      0\n#define VCE_BASE__INST1_SEG4                      0\n\n#define VCE_BASE__INST2_SEG0                      0\n#define VCE_BASE__INST2_SEG1                      0\n#define VCE_BASE__INST2_SEG2                      0\n#define VCE_BASE__INST2_SEG3                      0\n#define VCE_BASE__INST2_SEG4                      0\n\n#define VCE_BASE__INST3_SEG0                      0\n#define VCE_BASE__INST3_SEG1                      0\n#define VCE_BASE__INST3_SEG2                      0\n#define VCE_BASE__INST3_SEG3                      0\n#define VCE_BASE__INST3_SEG4                      0\n\n#define VCE_BASE__INST4_SEG0                      0\n#define VCE_BASE__INST4_SEG1                      0\n#define VCE_BASE__INST4_SEG2                      0\n#define VCE_BASE__INST4_SEG3                      0\n#define VCE_BASE__INST4_SEG4                      0\n\n#define GC_BASE__INST0_SEG0                       0x00002000\n#define GC_BASE__INST0_SEG1                       0x0000A000\n#define GC_BASE__INST0_SEG2                       0\n#define GC_BASE__INST0_SEG3                       0\n#define GC_BASE__INST0_SEG4                       0\n\n#define GC_BASE__INST1_SEG0                       0\n#define GC_BASE__INST1_SEG1                       0\n#define GC_BASE__INST1_SEG2                       0\n#define GC_BASE__INST1_SEG3                       0\n#define GC_BASE__INST1_SEG4                       0\n\n#define GC_BASE__INST2_SEG0                       0\n#define GC_BASE__INST2_SEG1                       0\n#define GC_BASE__INST2_SEG2                       0\n#define GC_BASE__INST2_SEG3                       0\n#define GC_BASE__INST2_SEG4                       0\n\n#define GC_BASE__INST3_SEG0                       0\n#define GC_BASE__INST3_SEG1                       0\n#define GC_BASE__INST3_SEG2                       0\n#define GC_BASE__INST3_SEG3                       0\n#define GC_BASE__INST3_SEG4                       0\n\n#define GC_BASE__INST4_SEG0                       0\n#define GC_BASE__INST4_SEG1                       0\n#define GC_BASE__INST4_SEG2                       0\n#define GC_BASE__INST4_SEG3                       0\n#define GC_BASE__INST4_SEG4                       0\n\n#define MMHUB_BASE__INST0_SEG0                    0x0001A000\n#define MMHUB_BASE__INST0_SEG1                    0\n#define MMHUB_BASE__INST0_SEG2                    0\n#define MMHUB_BASE__INST0_SEG3                    0\n#define MMHUB_BASE__INST0_SEG4                    0\n\n#define MMHUB_BASE__INST1_SEG0                    0\n#define MMHUB_BASE__INST1_SEG1                    0\n#define MMHUB_BASE__INST1_SEG2                    0\n#define MMHUB_BASE__INST1_SEG3                    0\n#define MMHUB_BASE__INST1_SEG4                    0\n\n#define MMHUB_BASE__INST2_SEG0                    0\n#define MMHUB_BASE__INST2_SEG1                    0\n#define MMHUB_BASE__INST2_SEG2                    0\n#define MMHUB_BASE__INST2_SEG3                    0\n#define MMHUB_BASE__INST2_SEG4                    0\n\n#define MMHUB_BASE__INST3_SEG0                    0\n#define MMHUB_BASE__INST3_SEG1                    0\n#define MMHUB_BASE__INST3_SEG2                    0\n#define MMHUB_BASE__INST3_SEG3                    0\n#define MMHUB_BASE__INST3_SEG4                    0\n\n#define MMHUB_BASE__INST4_SEG0                    0\n#define MMHUB_BASE__INST4_SEG1                    0\n#define MMHUB_BASE__INST4_SEG2                    0\n#define MMHUB_BASE__INST4_SEG3                    0\n#define MMHUB_BASE__INST4_SEG4                    0\n\n#define RSMU_BASE__INST0_SEG0                     0x00012000\n#define RSMU_BASE__INST0_SEG1                     0\n#define RSMU_BASE__INST0_SEG2                     0\n#define RSMU_BASE__INST0_SEG3                     0\n#define RSMU_BASE__INST0_SEG4                     0\n\n#define RSMU_BASE__INST1_SEG0                     0\n#define RSMU_BASE__INST1_SEG1                     0\n#define RSMU_BASE__INST1_SEG2                     0\n#define RSMU_BASE__INST1_SEG3                     0\n#define RSMU_BASE__INST1_SEG4                     0\n\n#define RSMU_BASE__INST2_SEG0                     0\n#define RSMU_BASE__INST2_SEG1                     0\n#define RSMU_BASE__INST2_SEG2                     0\n#define RSMU_BASE__INST2_SEG3                     0\n#define RSMU_BASE__INST2_SEG4                     0\n\n#define RSMU_BASE__INST3_SEG0                     0\n#define RSMU_BASE__INST3_SEG1                     0\n#define RSMU_BASE__INST3_SEG2                     0\n#define RSMU_BASE__INST3_SEG3                     0\n#define RSMU_BASE__INST3_SEG4                     0\n\n#define RSMU_BASE__INST4_SEG0                     0\n#define RSMU_BASE__INST4_SEG1                     0\n#define RSMU_BASE__INST4_SEG2                     0\n#define RSMU_BASE__INST4_SEG3                     0\n#define RSMU_BASE__INST4_SEG4                     0\n\n#define HDP_BASE__INST0_SEG0                      0x00000F20\n#define HDP_BASE__INST0_SEG1                      0\n#define HDP_BASE__INST0_SEG2                      0\n#define HDP_BASE__INST0_SEG3                      0\n#define HDP_BASE__INST0_SEG4                      0\n\n#define HDP_BASE__INST1_SEG0                      0\n#define HDP_BASE__INST1_SEG1                      0\n#define HDP_BASE__INST1_SEG2                      0\n#define HDP_BASE__INST1_SEG3                      0\n#define HDP_BASE__INST1_SEG4                      0\n\n#define HDP_BASE__INST2_SEG0                      0\n#define HDP_BASE__INST2_SEG1                      0\n#define HDP_BASE__INST2_SEG2                      0\n#define HDP_BASE__INST2_SEG3                      0\n#define HDP_BASE__INST2_SEG4                      0\n\n#define HDP_BASE__INST3_SEG0                      0\n#define HDP_BASE__INST3_SEG1                      0\n#define HDP_BASE__INST3_SEG2                      0\n#define HDP_BASE__INST3_SEG3                      0\n#define HDP_BASE__INST3_SEG4                      0\n\n#define HDP_BASE__INST4_SEG0                      0\n#define HDP_BASE__INST4_SEG1                      0\n#define HDP_BASE__INST4_SEG2                      0\n#define HDP_BASE__INST4_SEG3                      0\n#define HDP_BASE__INST4_SEG4                      0\n\n#define OSSSYS_BASE__INST0_SEG0                   0x000010A0\n#define OSSSYS_BASE__INST0_SEG1                   0\n#define OSSSYS_BASE__INST0_SEG2                   0\n#define OSSSYS_BASE__INST0_SEG3                   0\n#define OSSSYS_BASE__INST0_SEG4                   0\n\n#define OSSSYS_BASE__INST1_SEG0                   0\n#define OSSSYS_BASE__INST1_SEG1                   0\n#define OSSSYS_BASE__INST1_SEG2                   0\n#define OSSSYS_BASE__INST1_SEG3                   0\n#define OSSSYS_BASE__INST1_SEG4                   0\n\n#define OSSSYS_BASE__INST2_SEG0                   0\n#define OSSSYS_BASE__INST2_SEG1                   0\n#define OSSSYS_BASE__INST2_SEG2                   0\n#define OSSSYS_BASE__INST2_SEG3                   0\n#define OSSSYS_BASE__INST2_SEG4                   0\n\n#define OSSSYS_BASE__INST3_SEG0                   0\n#define OSSSYS_BASE__INST3_SEG1                   0\n#define OSSSYS_BASE__INST3_SEG2                   0\n#define OSSSYS_BASE__INST3_SEG3                   0\n#define OSSSYS_BASE__INST3_SEG4                   0\n\n#define OSSSYS_BASE__INST4_SEG0                   0\n#define OSSSYS_BASE__INST4_SEG1                   0\n#define OSSSYS_BASE__INST4_SEG2                   0\n#define OSSSYS_BASE__INST4_SEG3                   0\n#define OSSSYS_BASE__INST4_SEG4                   0\n\n#define SDMA0_BASE__INST0_SEG0                    0x00001260\n#define SDMA0_BASE__INST0_SEG1                    0\n#define SDMA0_BASE__INST0_SEG2                    0\n#define SDMA0_BASE__INST0_SEG3                    0\n#define SDMA0_BASE__INST0_SEG4                    0\n\n#define SDMA0_BASE__INST1_SEG0                    0\n#define SDMA0_BASE__INST1_SEG1                    0\n#define SDMA0_BASE__INST1_SEG2                    0\n#define SDMA0_BASE__INST1_SEG3                    0\n#define SDMA0_BASE__INST1_SEG4                    0\n\n#define SDMA0_BASE__INST2_SEG0                    0\n#define SDMA0_BASE__INST2_SEG1                    0\n#define SDMA0_BASE__INST2_SEG2                    0\n#define SDMA0_BASE__INST2_SEG3                    0\n#define SDMA0_BASE__INST2_SEG4                    0\n\n#define SDMA0_BASE__INST3_SEG0                    0\n#define SDMA0_BASE__INST3_SEG1                    0\n#define SDMA0_BASE__INST3_SEG2                    0\n#define SDMA0_BASE__INST3_SEG3                    0\n#define SDMA0_BASE__INST3_SEG4                    0\n\n#define SDMA0_BASE__INST4_SEG0                    0\n#define SDMA0_BASE__INST4_SEG1                    0\n#define SDMA0_BASE__INST4_SEG2                    0\n#define SDMA0_BASE__INST4_SEG3                    0\n#define SDMA0_BASE__INST4_SEG4                    0\n\n#define SDMA1_BASE__INST0_SEG0                    0x00001460\n#define SDMA1_BASE__INST0_SEG1                    0\n#define SDMA1_BASE__INST0_SEG2                    0\n#define SDMA1_BASE__INST0_SEG3                    0\n#define SDMA1_BASE__INST0_SEG4                    0\n\n#define SDMA1_BASE__INST1_SEG0                    0\n#define SDMA1_BASE__INST1_SEG1                    0\n#define SDMA1_BASE__INST1_SEG2                    0\n#define SDMA1_BASE__INST1_SEG3                    0\n#define SDMA1_BASE__INST1_SEG4                    0\n\n#define SDMA1_BASE__INST2_SEG0                    0\n#define SDMA1_BASE__INST2_SEG1                    0\n#define SDMA1_BASE__INST2_SEG2                    0\n#define SDMA1_BASE__INST2_SEG3                    0\n#define SDMA1_BASE__INST2_SEG4                    0\n\n#define SDMA1_BASE__INST3_SEG0                    0\n#define SDMA1_BASE__INST3_SEG1                    0\n#define SDMA1_BASE__INST3_SEG2                    0\n#define SDMA1_BASE__INST3_SEG3                    0\n#define SDMA1_BASE__INST3_SEG4                    0\n\n#define SDMA1_BASE__INST4_SEG0                    0\n#define SDMA1_BASE__INST4_SEG1                    0\n#define SDMA1_BASE__INST4_SEG2                    0\n#define SDMA1_BASE__INST4_SEG3                    0\n#define SDMA1_BASE__INST4_SEG4                    0\n\n#define XDMA_BASE__INST0_SEG0                     0x00003400\n#define XDMA_BASE__INST0_SEG1                     0\n#define XDMA_BASE__INST0_SEG2                     0\n#define XDMA_BASE__INST0_SEG3                     0\n#define XDMA_BASE__INST0_SEG4                     0\n\n#define XDMA_BASE__INST1_SEG0                     0\n#define XDMA_BASE__INST1_SEG1                     0\n#define XDMA_BASE__INST1_SEG2                     0\n#define XDMA_BASE__INST1_SEG3                     0\n#define XDMA_BASE__INST1_SEG4                     0\n\n#define XDMA_BASE__INST2_SEG0                     0\n#define XDMA_BASE__INST2_SEG1                     0\n#define XDMA_BASE__INST2_SEG2                     0\n#define XDMA_BASE__INST2_SEG3                     0\n#define XDMA_BASE__INST2_SEG4                     0\n\n#define XDMA_BASE__INST3_SEG0                     0\n#define XDMA_BASE__INST3_SEG1                     0\n#define XDMA_BASE__INST3_SEG2                     0\n#define XDMA_BASE__INST3_SEG3                     0\n#define XDMA_BASE__INST3_SEG4                     0\n\n#define XDMA_BASE__INST4_SEG0                     0\n#define XDMA_BASE__INST4_SEG1                     0\n#define XDMA_BASE__INST4_SEG2                     0\n#define XDMA_BASE__INST4_SEG3                     0\n#define XDMA_BASE__INST4_SEG4                     0\n\n#define UMC_BASE__INST0_SEG0                      0x00014000\n#define UMC_BASE__INST0_SEG1                      0\n#define UMC_BASE__INST0_SEG2                      0\n#define UMC_BASE__INST0_SEG3                      0\n#define UMC_BASE__INST0_SEG4                      0\n\n#define UMC_BASE__INST1_SEG0                      0\n#define UMC_BASE__INST1_SEG1                      0\n#define UMC_BASE__INST1_SEG2                      0\n#define UMC_BASE__INST1_SEG3                      0\n#define UMC_BASE__INST1_SEG4                      0\n\n#define UMC_BASE__INST2_SEG0                      0\n#define UMC_BASE__INST2_SEG1                      0\n#define UMC_BASE__INST2_SEG2                      0\n#define UMC_BASE__INST2_SEG3                      0\n#define UMC_BASE__INST2_SEG4                      0\n\n#define UMC_BASE__INST3_SEG0                      0\n#define UMC_BASE__INST3_SEG1                      0\n#define UMC_BASE__INST3_SEG2                      0\n#define UMC_BASE__INST3_SEG3                      0\n#define UMC_BASE__INST3_SEG4                      0\n\n#define UMC_BASE__INST4_SEG0                      0\n#define UMC_BASE__INST4_SEG1                      0\n#define UMC_BASE__INST4_SEG2                      0\n#define UMC_BASE__INST4_SEG3                      0\n#define UMC_BASE__INST4_SEG4                      0\n\n#define THM_BASE__INST0_SEG0                      0x00016600\n#define THM_BASE__INST0_SEG1                      0\n#define THM_BASE__INST0_SEG2                      0\n#define THM_BASE__INST0_SEG3                      0\n#define THM_BASE__INST0_SEG4                      0\n\n#define THM_BASE__INST1_SEG0                      0\n#define THM_BASE__INST1_SEG1                      0\n#define THM_BASE__INST1_SEG2                      0\n#define THM_BASE__INST1_SEG3                      0\n#define THM_BASE__INST1_SEG4                      0\n\n#define THM_BASE__INST2_SEG0                      0\n#define THM_BASE__INST2_SEG1                      0\n#define THM_BASE__INST2_SEG2                      0\n#define THM_BASE__INST2_SEG3                      0\n#define THM_BASE__INST2_SEG4                      0\n\n#define THM_BASE__INST3_SEG0                      0\n#define THM_BASE__INST3_SEG1                      0\n#define THM_BASE__INST3_SEG2                      0\n#define THM_BASE__INST3_SEG3                      0\n#define THM_BASE__INST3_SEG4                      0\n\n#define THM_BASE__INST4_SEG0                      0\n#define THM_BASE__INST4_SEG1                      0\n#define THM_BASE__INST4_SEG2                      0\n#define THM_BASE__INST4_SEG3                      0\n#define THM_BASE__INST4_SEG4                      0\n\n#define SMUIO_BASE__INST0_SEG0                    0x00016800\n#define SMUIO_BASE__INST0_SEG1                    0\n#define SMUIO_BASE__INST0_SEG2                    0\n#define SMUIO_BASE__INST0_SEG3                    0\n#define SMUIO_BASE__INST0_SEG4                    0\n\n#define SMUIO_BASE__INST1_SEG0                    0\n#define SMUIO_BASE__INST1_SEG1                    0\n#define SMUIO_BASE__INST1_SEG2                    0\n#define SMUIO_BASE__INST1_SEG3                    0\n#define SMUIO_BASE__INST1_SEG4                    0\n\n#define SMUIO_BASE__INST2_SEG0                    0\n#define SMUIO_BASE__INST2_SEG1                    0\n#define SMUIO_BASE__INST2_SEG2                    0\n#define SMUIO_BASE__INST2_SEG3                    0\n#define SMUIO_BASE__INST2_SEG4                    0\n\n#define SMUIO_BASE__INST3_SEG0                    0\n#define SMUIO_BASE__INST3_SEG1                    0\n#define SMUIO_BASE__INST3_SEG2                    0\n#define SMUIO_BASE__INST3_SEG3                    0\n#define SMUIO_BASE__INST3_SEG4                    0\n\n#define SMUIO_BASE__INST4_SEG0                    0\n#define SMUIO_BASE__INST4_SEG1                    0\n#define SMUIO_BASE__INST4_SEG2                    0\n#define SMUIO_BASE__INST4_SEG3                    0\n#define SMUIO_BASE__INST4_SEG4                    0\n\n#define PWR_BASE__INST0_SEG0                      0x00016A00\n#define PWR_BASE__INST0_SEG1                      0\n#define PWR_BASE__INST0_SEG2                      0\n#define PWR_BASE__INST0_SEG3                      0\n#define PWR_BASE__INST0_SEG4                      0\n\n#define PWR_BASE__INST1_SEG0                      0\n#define PWR_BASE__INST1_SEG1                      0\n#define PWR_BASE__INST1_SEG2                      0\n#define PWR_BASE__INST1_SEG3                      0\n#define PWR_BASE__INST1_SEG4                      0\n\n#define PWR_BASE__INST2_SEG0                      0\n#define PWR_BASE__INST2_SEG1                      0\n#define PWR_BASE__INST2_SEG2                      0\n#define PWR_BASE__INST2_SEG3                      0\n#define PWR_BASE__INST2_SEG4                      0\n\n#define PWR_BASE__INST3_SEG0                      0\n#define PWR_BASE__INST3_SEG1                      0\n#define PWR_BASE__INST3_SEG2                      0\n#define PWR_BASE__INST3_SEG3                      0\n#define PWR_BASE__INST3_SEG4                      0\n\n#define PWR_BASE__INST4_SEG0                      0\n#define PWR_BASE__INST4_SEG1                      0\n#define PWR_BASE__INST4_SEG2                      0\n#define PWR_BASE__INST4_SEG3                      0\n#define PWR_BASE__INST4_SEG4                      0\n\n#define CLK_BASE__INST0_SEG0                      0x00016C00\n#define CLK_BASE__INST0_SEG1                      0\n#define CLK_BASE__INST0_SEG2                      0\n#define CLK_BASE__INST0_SEG3                      0\n#define CLK_BASE__INST0_SEG4                      0\n\n#define CLK_BASE__INST1_SEG0                      0x00016E00\n#define CLK_BASE__INST1_SEG1                      0\n#define CLK_BASE__INST1_SEG2                      0\n#define CLK_BASE__INST1_SEG3                      0\n#define CLK_BASE__INST1_SEG4                      0\n\n#define CLK_BASE__INST2_SEG0                      0x00017000\n#define CLK_BASE__INST2_SEG1                      0\n#define CLK_BASE__INST2_SEG2                      0\n#define CLK_BASE__INST2_SEG3                      0\n#define CLK_BASE__INST2_SEG4                      0\n\n#define CLK_BASE__INST3_SEG0                      0x00017200\n#define CLK_BASE__INST3_SEG1                      0\n#define CLK_BASE__INST3_SEG2                      0\n#define CLK_BASE__INST3_SEG3                      0\n#define CLK_BASE__INST3_SEG4                      0\n\n#define CLK_BASE__INST4_SEG0                      0x00017E00\n#define CLK_BASE__INST4_SEG1                      0\n#define CLK_BASE__INST4_SEG2                      0\n#define CLK_BASE__INST4_SEG3                      0\n#define CLK_BASE__INST4_SEG4                      0\n\n#define FUSE_BASE__INST0_SEG0                     0x00017400\n#define FUSE_BASE__INST0_SEG1                     0\n#define FUSE_BASE__INST0_SEG2                     0\n#define FUSE_BASE__INST0_SEG3                     0\n#define FUSE_BASE__INST0_SEG4                     0\n\n#define FUSE_BASE__INST1_SEG0                     0\n#define FUSE_BASE__INST1_SEG1                     0\n#define FUSE_BASE__INST1_SEG2                     0\n#define FUSE_BASE__INST1_SEG3                     0\n#define FUSE_BASE__INST1_SEG4                     0\n\n#define FUSE_BASE__INST2_SEG0                     0\n#define FUSE_BASE__INST2_SEG1                     0\n#define FUSE_BASE__INST2_SEG2                     0\n#define FUSE_BASE__INST2_SEG3                     0\n#define FUSE_BASE__INST2_SEG4                     0\n\n#define FUSE_BASE__INST3_SEG0                     0\n#define FUSE_BASE__INST3_SEG1                     0\n#define FUSE_BASE__INST3_SEG2                     0\n#define FUSE_BASE__INST3_SEG3                     0\n#define FUSE_BASE__INST3_SEG4                     0\n\n#define FUSE_BASE__INST4_SEG0                     0\n#define FUSE_BASE__INST4_SEG1                     0\n#define FUSE_BASE__INST4_SEG2                     0\n#define FUSE_BASE__INST4_SEG3                     0\n#define FUSE_BASE__INST4_SEG4                     0\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}