/*
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:    trident3_cmic.c
 * Purpose: Maintains all the debug information for cmic
 *          feature for Trident3.
*/

#include <appl/diag/techsupport.h>
#include <soc/mcm/allenum.h>

extern char * techsupport_cmic_diag_cmdlist[];
extern char * techsupport_cmic_sw_dump_cmdlist[];

/* "cmic" feature's diag command list valid only for Trident3*/
char * techsupport_cmic_trident3_diag_cmdlist[] = {
    NULL /* Must be the last element in this structure */
};

#ifndef BCM_SW_STATE_DUMP_DISABLE
/* "cmic" feature's software dump command list valid only for Trident3*/
char * techsupport_cmic_trident3_sw_dump_cmdlist[] = {
    NULL /* Must be the last element in this structure */
};
#endif /* BCM_SW_STATE_DUMP_DISABLE */


/* Structure that maintains memory list for
 * "cmic" feature for trident3 chipset. */
static soc_mem_t techsupport_cmic_trident3_memory_table_list[] = {
    INVALIDm /* Must be the last element in this structure */
};

/* Structure that maintains register list for
 * "cmic" feature for trident3 chipset. */
techsupport_reg_t techsupport_cmic_trident3_reg_list[] = {
    {CMIC_BROADSYNC_REF_CLK_GEN_CTRLr                                   , register_type_global },
    {CMIC_BS0_CLK_CTRLr                                                 , register_type_global },
    {CMIC_BS0_CONFIGr                                                   , register_type_global },
    {CMIC_BS0_HEARTBEAT_CTRLr                                           , register_type_global },
    {CMIC_BS0_HEARTBEAT_DOWN_DURATIONr                                  , register_type_global },
    {CMIC_BS0_HEARTBEAT_UP_DURATIONr                                    , register_type_global },
    {CMIC_BS0_INITIAL_CRCr                                              , register_type_global },
    {CMIC_BS0_INPUT_TIME_0r                                             , register_type_global },
    {CMIC_BS0_INPUT_TIME_1r                                             , register_type_global },
    {CMIC_BS0_INPUT_TIME_2r                                             , register_type_global },
    {CMIC_BS0_OUTPUT_TIME_0r                                            , register_type_global },
    {CMIC_BS0_OUTPUT_TIME_1r                                            , register_type_global },
    {CMIC_BS0_OUTPUT_TIME_2r                                            , register_type_global },
    {CMIC_BS1_CLK_CTRLr                                                 , register_type_global },
    {CMIC_BS1_CONFIGr                                                   , register_type_global },
    {CMIC_BS1_HEARTBEAT_CTRLr                                           , register_type_global },
    {CMIC_BS1_HEARTBEAT_DOWN_DURATIONr                                  , register_type_global },
    {CMIC_BS1_HEARTBEAT_UP_DURATIONr                                    , register_type_global },
    {CMIC_BS1_INITIAL_CRCr                                              , register_type_global },
    {CMIC_BS1_INPUT_TIME_0r                                             , register_type_global },
    {CMIC_BS1_INPUT_TIME_1r                                             , register_type_global },
    {CMIC_BS1_INPUT_TIME_2r                                             , register_type_global },
    {CMIC_BS1_OUTPUT_TIME_0r                                            , register_type_global },
    {CMIC_BS1_OUTPUT_TIME_1r                                            , register_type_global },
    {CMIC_BS1_OUTPUT_TIME_2r                                            , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_CFGr                                          , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr                            , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr                            , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr                            , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr                            , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr                                  , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr                                   , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr                               , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr                                  , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr                      , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr                      , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr                      , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr                      , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_STATr                                         , register_type_global },
    {CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr                                   , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_CFGr                                          , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr                            , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr                            , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr                            , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr                            , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr                                  , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr                                   , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr                               , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr                                  , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr                      , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr                      , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr                      , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr                      , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_STATr                                         , register_type_global },
    {CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr                                   , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_CTRLr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_INTR_COALr                                    , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC0_PKTDMA_CH0_STATr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_CTRLr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_INTR_COALr                                    , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC0_PKTDMA_CH1_STATr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_CTRLr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_INTR_COALr                                    , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC0_PKTDMA_CH2_STATr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_CTRLr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_INTR_COALr                                    , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC0_PKTDMA_CH3_STATr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_CTRLr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_INTR_COALr                                    , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC0_PKTDMA_CH4_STATr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_CTRLr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_INTR_COALr                                    , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC0_PKTDMA_CH5_STATr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_CTRLr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_INTR_COALr                                    , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC0_PKTDMA_CH6_STATr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_CTRLr                                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_INTR_COALr                                    , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC0_PKTDMA_CH7_STATr                                         , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_CONTROLr                                     , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_COUNTr                                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr                         , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr                         , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr                            , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr                    , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr                   , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr                                 , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr                                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr                              , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr                    , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr                    , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr                                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_OPCODEr                                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_REQUESTr                                     , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr                          , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr                               , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr                           , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr                   , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr                   , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_STATUSr                                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_TIMERr                                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr                                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_CONTROLr                                     , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_COUNTr                                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr                         , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr                         , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr                            , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr                    , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr                   , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr                                 , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr                                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr                              , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr                    , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr                    , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr                                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_OPCODEr                                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_REQUESTr                                     , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr                          , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr                               , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr                           , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr                   , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr                   , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_STATUSr                                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_TIMERr                                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr                                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_CONTROLr                                     , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_COUNTr                                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr                         , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr                         , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr                            , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr                    , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr                   , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr                                 , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr                                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr                              , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr                    , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr                    , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr                                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_OPCODEr                                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_REQUESTr                                     , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr                          , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr                               , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr                           , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr                   , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr                   , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_STATUSr                                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_TIMERr                                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr                                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_CONTROLr                                     , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_COUNTr                                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr                         , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr                         , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr                            , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr                    , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr                   , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr                                 , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr                                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr                              , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr                    , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr                    , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr                                  , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_OPCODEr                                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_REQUESTr                                     , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr                          , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr                               , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr                           , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr                   , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr                   , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_STATUSr                                      , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_TIMERr                                       , register_type_global },
    {CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr                                  , register_type_global },
    {CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr                            , register_type_global },
    {CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr                     , register_type_global },
    {CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr                            , register_type_global },
    {CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr                     , register_type_global },
    {CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr                            , register_type_global },
    {CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr                                  , register_type_global },
    {CMIC_CMC0_SHARED_AXI_PER_ID_STATr                                  , register_type_global },
    {CMIC_CMC0_SHARED_AXI_STATr                                         , register_type_global },
    {CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr                             , register_type_global },
    {CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr                         , register_type_global },
    {CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr                            , register_type_global },
    {CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr                        , register_type_global },
    {CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr                       , register_type_global },
    {CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr                        , register_type_global },
    {CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr                 , register_type_global },
    {CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr           , register_type_global },
    {CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr                        , register_type_global },
    {CMIC_CMC0_SHARED_CONFIGr                                           , register_type_global },
    {CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr        , register_type_global },
    {CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr              , register_type_global },
    {CMIC_CMC0_SHARED_IRQ_STAT_CLR0r                                    , register_type_global },
    {CMIC_CMC0_SHARED_IRQ_STAT0r                                        , register_type_global },
    {CMIC_CMC0_SHARED_IRQ_STAT1r                                        , register_type_global },
    {CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr                         , register_type_global },
    {CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr                     , register_type_global },
    {CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr                        , register_type_global },
    {CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r                   , register_type_global },
    {CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r                   , register_type_global },
    {CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr                                  , register_type_global },
    {CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr                              , register_type_global },
    {CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr                                  , register_type_global },
    {CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr                              , register_type_global },
    {CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r                           , register_type_global },
    {CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r                           , register_type_global },
    {CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr                        , register_type_global },
    {CMIC_CMC0_SHARED_RXBUF_CONFIGr                                     , register_type_global },
    {CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr                  , register_type_global },
    {CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr                   , register_type_global },
    {CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr                                , register_type_global },
    {CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr                                 , register_type_global },
    {CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr                             , register_type_global },
    {CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr                           , register_type_global },
    {CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr                                 , register_type_global },
    {CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr                           , register_type_global },
    {CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr                       , register_type_global },
    {CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr                          , register_type_global },
    {CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr                      , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr                  , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr                   , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_DEBUGr                                      , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr                                , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr                                 , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr                             , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr                             , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr                             , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr                        , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr                            , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr                             , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr                             , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr                             , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr                             , register_type_global },
    {CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr                                 , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_CFGr                                          , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr                            , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr                            , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr                            , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr                            , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr                                  , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr                                   , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr                               , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr                                  , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr                      , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr                      , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr                      , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr                      , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_STATr                                         , register_type_global },
    {CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr                                   , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_CFGr                                          , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr                            , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr                            , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr                            , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr                            , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr                                  , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr                                   , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr                               , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr                                  , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr                      , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr                      , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr                      , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr                      , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_STATr                                         , register_type_global },
    {CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr                                   , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_CTRLr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_INTR_COALr                                    , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC1_PKTDMA_CH0_STATr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_CTRLr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_INTR_COALr                                    , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC1_PKTDMA_CH1_STATr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_CTRLr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_INTR_COALr                                    , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC1_PKTDMA_CH2_STATr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_CTRLr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_INTR_COALr                                    , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC1_PKTDMA_CH3_STATr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_CTRLr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_INTR_COALr                                    , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC1_PKTDMA_CH4_STATr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_CTRLr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_INTR_COALr                                    , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC1_PKTDMA_CH5_STATr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_CTRLr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_INTR_COALr                                    , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC1_PKTDMA_CH6_STATr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_CTRLr                                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr                                 , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr                               , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr                                , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr                            , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr                          , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_INTR_COALr                                    , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr                         , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr                              , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr                       , register_type_global },
    {CMIC_CMC1_PKTDMA_CH7_STATr                                         , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_CONTROLr                                     , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_COUNTr                                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr                         , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr                         , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr                            , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr                    , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr                   , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr                                 , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr                                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr                              , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr                    , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr                    , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr                                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_OPCODEr                                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_REQUESTr                                     , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr                          , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr                               , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr                           , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr                   , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr                   , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_STATUSr                                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_TIMERr                                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr                                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_CONTROLr                                     , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_COUNTr                                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr                         , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr                         , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr                            , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr                    , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr                   , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr                                 , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr                                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr                              , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr                    , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr                    , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr                                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_OPCODEr                                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_REQUESTr                                     , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr                          , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr                               , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr                           , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr                   , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr                   , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_STATUSr                                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_TIMERr                                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr                                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_CONTROLr                                     , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_COUNTr                                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr                         , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr                         , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr                            , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr                    , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr                   , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr                                 , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr                                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr                              , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr                    , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr                    , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr                                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_OPCODEr                                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_REQUESTr                                     , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr                          , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr                               , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr                           , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr                   , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr                   , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_STATUSr                                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_TIMERr                                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr                                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_CONTROLr                                     , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_COUNTr                                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr                         , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr                         , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr                            , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr                    , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr                   , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr                                 , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr                                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr                              , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr                    , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr                    , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr                                  , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_OPCODEr                                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_REQUESTr                                     , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr                          , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr                               , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr                           , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr                   , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr                   , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_STATUSr                                      , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_TIMERr                                       , register_type_global },
    {CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr                                  , register_type_global },
    {CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr                            , register_type_global },
    {CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr                     , register_type_global },
    {CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr                            , register_type_global },
    {CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr                     , register_type_global },
    {CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr                            , register_type_global },
    {CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr                                  , register_type_global },
    {CMIC_CMC1_SHARED_AXI_PER_ID_STATr                                  , register_type_global },
    {CMIC_CMC1_SHARED_AXI_STATr                                         , register_type_global },
    {CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr                             , register_type_global },
    {CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr                         , register_type_global },
    {CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr                            , register_type_global },
    {CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr                        , register_type_global },
    {CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr                       , register_type_global },
    {CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr                        , register_type_global },
    {CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr                 , register_type_global },
    {CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr           , register_type_global },
    {CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr                        , register_type_global },
    {CMIC_CMC1_SHARED_CONFIGr                                           , register_type_global },
    {CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr        , register_type_global },
    {CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr              , register_type_global },
    {CMIC_CMC1_SHARED_IRQ_STAT_CLR0r                                    , register_type_global },
    {CMIC_CMC1_SHARED_IRQ_STAT0r                                        , register_type_global },
    {CMIC_CMC1_SHARED_IRQ_STAT1r                                        , register_type_global },
    {CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr                         , register_type_global },
    {CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr                     , register_type_global },
    {CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr                        , register_type_global },
    {CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r                   , register_type_global },
    {CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r                   , register_type_global },
    {CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr                                  , register_type_global },
    {CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr                              , register_type_global },
    {CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr                                  , register_type_global },
    {CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr                              , register_type_global },
    {CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r                           , register_type_global },
    {CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r                           , register_type_global },
    {CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr                        , register_type_global },
    {CMIC_CMC1_SHARED_RXBUF_CONFIGr                                     , register_type_global },
    {CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr                  , register_type_global },
    {CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr                   , register_type_global },
    {CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr                                , register_type_global },
    {CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr                                 , register_type_global },
    {CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr                             , register_type_global },
    {CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr                           , register_type_global },
    {CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr                                 , register_type_global },
    {CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr                           , register_type_global },
    {CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr                       , register_type_global },
    {CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr                          , register_type_global },
    {CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr                      , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr                  , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr                   , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_DEBUGr                                      , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr                                , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr                                 , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr                             , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr                             , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr                             , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr                        , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr                            , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr                             , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr                             , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr                             , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr                             , register_type_global },
    {CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr                                 , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr                              , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r                            , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr                   , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr                           , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr                             , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr                         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr                              , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r                            , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr                   , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr                           , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr                             , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr                         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr                             , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r                           , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr        , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr        , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr                     , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr                  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr        , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr        , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr                          , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr              , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr                            , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr                        , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr                             , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r                           , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr        , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr        , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr                     , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr                  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr        , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr        , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr                          , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr              , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr                            , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr                        , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr                              , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r                            , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr                   , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr                           , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr                             , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr                         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr                              , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r                            , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr                   , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr                           , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr                             , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr                         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr                              , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r                            , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr                   , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr                           , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr                             , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr                         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr                              , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r                            , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr                   , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr                           , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr                             , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr                         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr                              , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r                            , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr                   , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr                           , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr                             , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr                         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr                              , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r                            , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr                   , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr                           , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr                             , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr                         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr                              , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r                            , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr                   , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr                           , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr                             , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr                         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr                              , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r                            , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr                      , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr                       , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr                   , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr                , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr  , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr                           , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr               , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr                             , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr                         , register_type_global },
    {CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr                       , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr                    , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH0_CTRLr                                   , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH0_ERRr                                    , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr                                , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr                    , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH1_CTRLr                                   , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH1_ERRr                                    , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr                                , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr                    , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH2_CTRLr                                   , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH2_ERRr                                    , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr                                , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr                    , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH3_CTRLr                                   , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH3_ERRr                                    , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr                                , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr                    , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH4_CTRLr                                   , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH4_ERRr                                    , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr                                , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr                  , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr                            , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr   , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr   , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr                          , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr, register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr, register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr                  , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr                            , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr   , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr   , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr                          , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr, register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr, register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr                            , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr                          , register_type_global },
    {CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr                             , register_type_global },
    {CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr                     , register_type_global },
    {CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr              , register_type_global },
    {CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr                     , register_type_global },
    {CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr              , register_type_global },
    {CMIC_COMMON_POOL_SHARED_CONFIGr                                    , register_type_global },
    {CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr                   , register_type_global },
    {CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr               , register_type_global },
    {CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r             , register_type_global },
    {CMIC_COMMON_POOL_SHARED_IRQ_STAT0r                                 , register_type_global },
    {CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr                 , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r                                    , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r                                    , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r                                    , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r                                    , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r                                    , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r                                    , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r                                    , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r                                    , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_STAT0r                                      , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_STAT1r                                      , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_STAT2r                                      , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_STAT3r                                      , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_STAT4r                                      , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_STAT5r                                      , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_STAT6r                                      , register_type_global },
    {CMIC_IPROC_TO_RCPU_IRQ_STAT7r                                      , register_type_global },
    {CMIC_RPE_1BIT_ECC_ERROR_STATUSr                                    , register_type_global },
    {CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr                             , register_type_global },
    {CMIC_RPE_2BIT_ECC_ERROR_STATUSr                                    , register_type_global },
    {CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr                             , register_type_global },
    {CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr                                    , register_type_global },
    {CMIC_RPE_AXI_AR_COUNT_TXr                                          , register_type_global },
    {CMIC_RPE_AXI_STATr                                                 , register_type_global },
    {CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr                               , register_type_global },
    {CMIC_RPE_COMPLETION_BUF_ECC_STATUSr                                , register_type_global },
    {CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr                         , register_type_global },
    {CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr                   , register_type_global },
    {CMIC_RPE_COMPLETION_BUF_TM_CONTROLr                                , register_type_global },
    {CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr                      , register_type_global },
    {CMIC_RPE_INTR_PKT_PACING_DELAYr                                    , register_type_global },
    {CMIC_RPE_IRQ_STATr                                                 , register_type_global },
    {CMIC_RPE_IRQ_STAT_CLRr                                             , register_type_global },
    {CMIC_RPE_PIO_MEMDMA_COS_0r                                         , register_type_global },
    {CMIC_RPE_PIO_MEMDMA_COS_1r                                         , register_type_global },
    {CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr                               , register_type_global },
    {CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr                                , register_type_global },
    {CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr                                , register_type_global },
    {CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr                        , register_type_global },
    {CMIC_RPE_PKT_COS_QUEUES_HIr                                        , register_type_global },
    {CMIC_RPE_PKT_COS_QUEUES_LOr                                        , register_type_global },
    {CMIC_RPE_PKT_COUNT_FROMCPUr                                        , register_type_global },
    {CMIC_RPE_PKT_COUNT_FROMCPU_MHr                                     , register_type_global },
    {CMIC_RPE_PKT_COUNT_INTRr                                           , register_type_global },
    {CMIC_RPE_PKT_COUNT_MEMDMAr                                         , register_type_global },
    {CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr                                   , register_type_global },
    {CMIC_RPE_PKT_COUNT_PIOr                                            , register_type_global },
    {CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr                                , register_type_global },
    {CMIC_RPE_PKT_COUNT_PIO_REPLYr                                      , register_type_global },
    {CMIC_RPE_PKT_COUNT_RXPKTr                                          , register_type_global },
    {CMIC_RPE_PKT_COUNT_RXPKT_ERRr                                      , register_type_global },
    {CMIC_RPE_PKT_COUNT_SBUSDMAr                                        , register_type_global },
    {CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr                                  , register_type_global },
    {CMIC_RPE_PKT_COUNT_SCHANr                                          , register_type_global },
    {CMIC_RPE_PKT_COUNT_SCHAN_REPr                                      , register_type_global },
    {CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr                             , register_type_global },
    {CMIC_RPE_PKT_COUNT_TOCPUDr                                         , register_type_global },
    {CMIC_RPE_PKT_COUNT_TOCPUDMr                                        , register_type_global },
    {CMIC_RPE_PKT_COUNT_TOCPUEr                                         , register_type_global },
    {CMIC_RPE_PKT_COUNT_TOCPUEMr                                        , register_type_global },
    {CMIC_RPE_PKT_COUNT_TXPKTr                                          , register_type_global },
    {CMIC_RPE_PKT_COUNT_TXPKT_ERRr                                      , register_type_global },
    {CMIC_RPE_PKT_CTRLr                                                 , register_type_global },
    {CMIC_RPE_PKT_ETHER_SIGr                                            , register_type_global },
    {CMIC_RPE_PKT_LMAC0_HIr                                             , register_type_global },
    {CMIC_RPE_PKT_LMAC0_LOr                                             , register_type_global },
    {CMIC_RPE_PKT_LMAC1_HIr                                             , register_type_global },
    {CMIC_RPE_PKT_LMAC1_LOr                                             , register_type_global },
    {CMIC_RPE_PKT_PORTS_0r                                              , register_type_global },
    {CMIC_RPE_PKT_PORTS_1r                                              , register_type_global },
    {CMIC_RPE_PKT_PORTS_2r                                              , register_type_global },
    {CMIC_RPE_PKT_PORTS_3r                                              , register_type_global },
    {CMIC_RPE_PKT_PORTS_4r                                              , register_type_global },
    {CMIC_RPE_PKT_PORTS_5r                                              , register_type_global },
    {CMIC_RPE_PKT_PORTS_6r                                              , register_type_global },
    {CMIC_RPE_PKT_PORTS_7r                                              , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r                                , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r                                , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r                                , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r                                , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r                               , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r                                , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r                                , register_type_global },
    {CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r                                , register_type_global },
    {CMIC_RPE_PKT_REASON_0_TYPEr                                        , register_type_global },
    {CMIC_RPE_PKT_REASON_1_TYPEr                                        , register_type_global },
    {CMIC_RPE_PKT_REASON_2_TYPEr                                        , register_type_global },
    {CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr                                 , register_type_global },
    {CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr                                 , register_type_global },
    {CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr                                 , register_type_global },
    {CMIC_RPE_PKT_REASON_MINI_0_TYPEr                                   , register_type_global },
    {CMIC_RPE_PKT_REASON_MINI_1_TYPEr                                   , register_type_global },
    {CMIC_RPE_PKT_REASON_MINI_2_TYPEr                                   , register_type_global },
    {CMIC_RPE_PKT_RMACr                                                 , register_type_global },
    {CMIC_RPE_PKT_RMAC_HIr                                              , register_type_global },
    {CMIC_RPE_PKT_RMH0r                                                 , register_type_global },
    {CMIC_RPE_PKT_RMH1r                                                 , register_type_global },
    {CMIC_RPE_PKT_RMH2r                                                 , register_type_global },
    {CMIC_RPE_PKT_RMH3r                                                 , register_type_global },
    {CMIC_RPE_PKT_VLANr                                                 , register_type_global },
    {CMIC_RPE_PKTDMA_COS_0r                                             , register_type_global },
    {CMIC_RPE_PKTDMA_COS_1r                                             , register_type_global },
    {CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr                            , register_type_global },
    {CMIC_RPE_SCHAN_SBUSDMA_COS_0r                                      , register_type_global },
    {CMIC_RPE_SCHAN_SBUSDMA_COS_1r                                      , register_type_global },
    {CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr                            , register_type_global },
    {CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr                             , register_type_global },
    {CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr                             , register_type_global },
    {CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr                     , register_type_global },
    {CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r                            , register_type_global },
    {CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r                            , register_type_global },
    {CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr                         , register_type_global },
    {CMIC_RPE_SHARED_RXBUF_CONFIGr                                      , register_type_global },
    {CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr                   , register_type_global },
    {CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr                    , register_type_global },
    {CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr                                 , register_type_global },
    {CMIC_RPE_SHARED_RXBUF_ECC_STATUSr                                  , register_type_global },
    {CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr                              , register_type_global },
    {CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr                            , register_type_global },
    {CMIC_RPE_SHARED_RXBUF_TM_CONTROLr                                  , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr                   , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr                    , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_DEBUGr                                       , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr                                 , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_ECC_STATUSr                                  , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr                              , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr                              , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr                              , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr                         , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr                             , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr                              , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr                              , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr                              , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr                              , register_type_global },
    {CMIC_RPE_SHARED_TXBUF_TM_CONTROLr                                  , register_type_global },
    {CMIC_SEMAPHORE_1r                                                  , register_type_global },
    {CMIC_SEMAPHORE_1_SHADOWr                                           , register_type_global },
    {CMIC_SEMAPHORE_10r                                                 , register_type_global },
    {CMIC_SEMAPHORE_10_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_11r                                                 , register_type_global },
    {CMIC_SEMAPHORE_11_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_12r                                                 , register_type_global },
    {CMIC_SEMAPHORE_12_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_13r                                                 , register_type_global },
    {CMIC_SEMAPHORE_13_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_14r                                                 , register_type_global },
    {CMIC_SEMAPHORE_14_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_15r                                                 , register_type_global },
    {CMIC_SEMAPHORE_15_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_16r                                                 , register_type_global },
    {CMIC_SEMAPHORE_16_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_17r                                                 , register_type_global },
    {CMIC_SEMAPHORE_17_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_18r                                                 , register_type_global },
    {CMIC_SEMAPHORE_18_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_19r                                                 , register_type_global },
    {CMIC_SEMAPHORE_19_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_2r                                                  , register_type_global },
    {CMIC_SEMAPHORE_2_SHADOWr                                           , register_type_global },
    {CMIC_SEMAPHORE_20r                                                 , register_type_global },
    {CMIC_SEMAPHORE_20_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_21r                                                 , register_type_global },
    {CMIC_SEMAPHORE_21_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_22r                                                 , register_type_global },
    {CMIC_SEMAPHORE_22_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_23r                                                 , register_type_global },
    {CMIC_SEMAPHORE_23_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_24r                                                 , register_type_global },
    {CMIC_SEMAPHORE_24_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_25r                                                 , register_type_global },
    {CMIC_SEMAPHORE_25_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_26r                                                 , register_type_global },
    {CMIC_SEMAPHORE_26_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_27r                                                 , register_type_global },
    {CMIC_SEMAPHORE_27_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_28r                                                 , register_type_global },
    {CMIC_SEMAPHORE_28_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_29r                                                 , register_type_global },
    {CMIC_SEMAPHORE_29_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_3r                                                  , register_type_global },
    {CMIC_SEMAPHORE_3_SHADOWr                                           , register_type_global },
    {CMIC_SEMAPHORE_30r                                                 , register_type_global },
    {CMIC_SEMAPHORE_30_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_31r                                                 , register_type_global },
    {CMIC_SEMAPHORE_31_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_32r                                                 , register_type_global },
    {CMIC_SEMAPHORE_32_SHADOWr                                          , register_type_global },
    {CMIC_SEMAPHORE_4r                                                  , register_type_global },
    {CMIC_SEMAPHORE_4_SHADOWr                                           , register_type_global },
    {CMIC_SEMAPHORE_5r                                                  , register_type_global },
    {CMIC_SEMAPHORE_5_SHADOWr                                           , register_type_global },
    {CMIC_SEMAPHORE_6r                                                  , register_type_global },
    {CMIC_SEMAPHORE_6_SHADOWr                                           , register_type_global },
    {CMIC_SEMAPHORE_7r                                                  , register_type_global },
    {CMIC_SEMAPHORE_7_SHADOWr                                           , register_type_global },
    {CMIC_SEMAPHORE_8r                                                  , register_type_global },
    {CMIC_SEMAPHORE_8_SHADOWr                                           , register_type_global },
    {CMIC_SEMAPHORE_9r                                                  , register_type_global },
    {CMIC_SEMAPHORE_9_SHADOWr                                           , register_type_global },
    {CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr                           , register_type_global },
    {CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr                           , register_type_global },
    {CMIC_TIMESYNC_CAPTURE_STATUS_1r                                    , register_type_global },
    {CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r                                , register_type_global },
    {CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr                               , register_type_global },
    {CMIC_TIMESYNC_DEBUG_CTRLr                                          , register_type_global },
    {CMIC_TIMESYNC_FIFO_ECC_CONFIGr                                     , register_type_global },
    {CMIC_TIMESYNC_FIFO_ECC_STATUSr                                     , register_type_global },
    {CMIC_TIMESYNC_FIFO_STATUSr                                         , register_type_global },
    {CMIC_TIMESYNC_GPIO_0_CTRLr                                         , register_type_global },
    {CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr                              , register_type_global },
    {CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr                           , register_type_global },
    {CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr                           , register_type_global },
    {CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_1_CTRLr                                         , register_type_global },
    {CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr                              , register_type_global },
    {CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr                           , register_type_global },
    {CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr                           , register_type_global },
    {CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_2_CTRLr                                         , register_type_global },
    {CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr                              , register_type_global },
    {CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr                           , register_type_global },
    {CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr                           , register_type_global },
    {CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_3_CTRLr                                         , register_type_global },
    {CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr                              , register_type_global },
    {CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr                           , register_type_global },
    {CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr                           , register_type_global },
    {CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_4_CTRLr                                         , register_type_global },
    {CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr                              , register_type_global },
    {CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr                           , register_type_global },
    {CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr                           , register_type_global },
    {CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_5_CTRLr                                         , register_type_global },
    {CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr                              , register_type_global },
    {CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr                                , register_type_global },
    {CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr                           , register_type_global },
    {CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr                           , register_type_global },
    {CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr                                , register_type_global },
    {CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr                            , register_type_global },
    {CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr                            , register_type_global },
    {CMIC_TIMESYNC_INTERRUPT_CLRr                                       , register_type_global },
    {CMIC_TIMESYNC_INTERRUPT_ENABLEr                                    , register_type_global },
    {CMIC_TIMESYNC_INTERRUPT_STATUSr                                    , register_type_global },
    {CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr                               , register_type_global },
    {CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr                               , register_type_global },
    {CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr                               , register_type_global },
    {CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr                               , register_type_global },
    {CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr                               , register_type_global },
    {CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr                                , register_type_global },
    {CMIC_TIMESYNC_TIME_CAPTURE_MODEr                                   , register_type_global },
    {CMIC_TIMESYNC_TMr                                                  , register_type_global },
    {CMIC_TIMESYNC_TS0_COUNTER_ENABLEr                                  , register_type_global },
    {CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr                                  , register_type_global },
    {CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr                                 , register_type_global },
    {CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr                                 , register_type_global },
    {CMIC_TIMESYNC_TS1_COUNTER_ENABLEr                                  , register_type_global },
    {CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr                                  , register_type_global },
    {CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr                                 , register_type_global },
    {CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr                                 , register_type_global },
    {CMIC_TOP_CONFIGr                                                   , register_type_global },
    {CMIC_TOP_EP_TO_CPU_HEADER_SIZEr                                    , register_type_global },
    {CMIC_TOP_EPINTF_BUF_DEPTHr                                         , register_type_global },
    {CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr                             , register_type_global },
    {CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr                               , register_type_global },
    {CMIC_TOP_IPINTF_BUF_DEPTHr                                         , register_type_global },
    {CMIC_TOP_IPINTF_INTERFACE_CREDITSr                                 , register_type_global },
    {CMIC_TOP_IPINTF_WRR_ARB_CTRLr                                      , register_type_global },
    {CMIC_TOP_PKT_COUNT_RXPKTr                                          , register_type_global },
    {CMIC_TOP_PKT_COUNT_RXPKT_DROPr                                     , register_type_global },
    {CMIC_TOP_PKT_COUNT_RXPKT_ERRr                                      , register_type_global },
    {CMIC_TOP_PKT_COUNT_TXPKTr                                          , register_type_global },
    {CMIC_TOP_PKT_COUNT_TXPKT_ERRr                                      , register_type_global },
    {CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr                               , register_type_global },
    {CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r                             , register_type_global },
    {CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr                             , register_type_global },
    {CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr                               , register_type_global },
    {CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr                                 , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_0_7r                                        , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_104_111r                                    , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_112_119r                                    , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_120_127r                                    , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_16_23r                                      , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_24_31r                                      , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_32_39r                                      , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_40_47r                                      , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_48_55r                                      , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_56_63r                                      , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_64_71r                                      , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_72_79r                                      , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_8_15r                                       , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_80_87r                                      , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_88_95r                                      , register_type_global },
    {CMIC_TOP_SBUS_RING_MAP_96_103r                                     , register_type_global },
    {CMIC_TOP_SBUS_TIMEOUTr                                             , register_type_global },
    {CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr                                 , register_type_global },
    {CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr                                 , register_type_global },
    {CMICX_M0_IDM_IDM_INTERRUPT_STATUSr                                 , register_type_global },
    {CMICX_M0_IDM_IDM_RESET_CONTROLr                                    , register_type_global },
    {CMICX_M0_IDM_IDM_RESET_STATUSr                                     , register_type_global },
    {CMICX_M0_IDM_IO_CONTROL_DIRECTr                                    , register_type_global },
    {CMICX_M0_IDM_IO_STATUSr                                            , register_type_global },
    {CMICX_M1_IDM_IDM_INTERRUPT_STATUSr                                 , register_type_global },
    {CMICX_M1_IDM_IDM_RESET_CONTROLr                                    , register_type_global },
    {CMICX_M1_IDM_IDM_RESET_STATUSr                                     , register_type_global },
    {CMICX_M1_IDM_IO_CONTROL_DIRECTr                                    , register_type_global },
    {CMICX_M1_IDM_IO_STATUSr                                            , register_type_global },
    {CMICX_M2_IDM_IDM_INTERRUPT_STATUSr                                 , register_type_global },
    {CMICX_M2_IDM_IDM_RESET_CONTROLr                                    , register_type_global },
    {CMICX_M2_IDM_IDM_RESET_STATUSr                                     , register_type_global },
    {CMICX_M2_IDM_IO_CONTROL_DIRECTr                                    , register_type_global },
    {CMICX_M2_IDM_IO_STATUSr                                            , register_type_global },
    {CMICX_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr                               , register_type_global },
    {CMICX_S0_IDM_IDM_ERROR_LOG_COMPLETEr                               , register_type_global },
    {CMICX_S0_IDM_IDM_ERROR_LOG_CONTROLr                                , register_type_global },
    {CMICX_S0_IDM_IDM_ERROR_LOG_FLAGSr                                  , register_type_global },
    {CMICX_S0_IDM_IDM_ERROR_LOG_IDr                                     , register_type_global },
    {CMICX_S0_IDM_IDM_ERROR_LOG_STATUSr                                 , register_type_global },
    {CMICX_S0_IDM_IDM_INTERRUPT_STATUSr                                 , register_type_global },
    {CMICX_S0_IDM_IDM_IO_CONTROL_DIRECTr                                , register_type_global },
    {CMICX_S0_IDM_IDM_IO_STATUSr                                        , register_type_global },
    {CMICX_S0_IDM_IDM_RESET_CONTROLr                                    , register_type_global },
    {CMICX_S0_IDM_IDM_RESET_READ_IDr                                    , register_type_global },
    {CMICX_S0_IDM_IDM_RESET_STATUSr                                     , register_type_global },
    {CMICX_S0_IDM_IDM_RESET_WRITE_IDr                                   , register_type_global },
    {ICFG_CMIC_RCPU_SW_PROG_INTRr                                       , register_type_global },
    {ICFG_CMICX_BASE_ADDRESSr                                           , register_type_global },
    {PAXB_0_CMICD_TO_PCIE_INTR_ENr                                      , register_type_global },
    {INVALIDr, register_type_global } /* Must be the last element in this structure */
};

/* Structure that maintains  diag cmdlist, reg_list, mem_list  for
 * "cmic" feature for trident3 chipset. */
techsupport_data_t techsupport_cmic_trident3_data = {
    techsupport_cmic_diag_cmdlist,
    techsupport_cmic_trident3_reg_list,
    techsupport_cmic_trident3_memory_table_list,
    techsupport_cmic_trident3_diag_cmdlist
#ifndef BCM_SW_STATE_DUMP_DISABLE
    , techsupport_cmic_sw_dump_cmdlist,
    techsupport_cmic_trident3_sw_dump_cmdlist
#endif /* BCM_SW_STATE_DUMP_DISABLE */
};

