{
  "module_name": "r500_reg.h",
  "hash_id": "1f7a676973d351fdc576229aedec6b26d4c0b5431caf2ce2b438705be0409c89",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/r500_reg.h",
  "human_readable_source": " \n#ifndef __R500_REG_H__\n#define __R500_REG_H__\n\n \n#define R300_GA_POLY_MODE\t\t\t\t0x4288\n#       define R300_FRONT_PTYPE_POINT                   (0 << 4)\n#       define R300_FRONT_PTYPE_LINE                    (1 << 4)\n#       define R300_FRONT_PTYPE_TRIANGE                 (2 << 4)\n#       define R300_BACK_PTYPE_POINT                    (0 << 7)\n#       define R300_BACK_PTYPE_LINE                     (1 << 7)\n#       define R300_BACK_PTYPE_TRIANGE                  (2 << 7)\n#define R300_GA_ROUND_MODE\t\t\t\t0x428c\n#       define R300_GEOMETRY_ROUND_TRUNC                (0 << 0)\n#       define R300_GEOMETRY_ROUND_NEAREST              (1 << 0)\n#       define R300_COLOR_ROUND_TRUNC                   (0 << 2)\n#       define R300_COLOR_ROUND_NEAREST                 (1 << 2)\n#define R300_GB_MSPOS0\t\t\t\t        0x4010\n#       define R300_MS_X0_SHIFT                         0\n#       define R300_MS_Y0_SHIFT                         4\n#       define R300_MS_X1_SHIFT                         8\n#       define R300_MS_Y1_SHIFT                         12\n#       define R300_MS_X2_SHIFT                         16\n#       define R300_MS_Y2_SHIFT                         20\n#       define R300_MSBD0_Y_SHIFT                       24\n#       define R300_MSBD0_X_SHIFT                       28\n#define R300_GB_MSPOS1\t\t\t\t        0x4014\n#       define R300_MS_X3_SHIFT                         0\n#       define R300_MS_Y3_SHIFT                         4\n#       define R300_MS_X4_SHIFT                         8\n#       define R300_MS_Y4_SHIFT                         12\n#       define R300_MS_X5_SHIFT                         16\n#       define R300_MS_Y5_SHIFT                         20\n#       define R300_MSBD1_SHIFT                         24\n\n#define R300_GA_ENHANCE\t\t\t\t        0x4274\n#       define R300_GA_DEADLOCK_CNTL                    (1 << 0)\n#       define R300_GA_FASTSYNC_CNTL                    (1 << 1)\n#define R300_RB3D_DSTCACHE_CTLSTAT              0x4e4c\n#\tdefine R300_RB3D_DC_FLUSH\t\t(2 << 0)\n#\tdefine R300_RB3D_DC_FREE\t\t(2 << 2)\n#\tdefine R300_RB3D_DC_FINISH\t\t(1 << 4)\n#define R300_RB3D_ZCACHE_CTLSTAT\t\t\t0x4f18\n#       define R300_ZC_FLUSH                            (1 << 0)\n#       define R300_ZC_FREE                             (1 << 1)\n#       define R300_ZC_FLUSH_ALL                        0x3\n#define R400_GB_PIPE_SELECT             0x402c\n#define R500_DYN_SCLK_PWMEM_PIPE        0x000d  \n#define R500_SU_REG_DEST                0x42c8\n#define R300_GB_TILE_CONFIG             0x4018\n#       define R300_ENABLE_TILING       (1 << 0)\n#       define R300_PIPE_COUNT_RV350    (0 << 1)\n#       define R300_PIPE_COUNT_R300     (3 << 1)\n#       define R300_PIPE_COUNT_R420_3P  (6 << 1)\n#       define R300_PIPE_COUNT_R420     (7 << 1)\n#       define R300_TILE_SIZE_8         (0 << 4)\n#       define R300_TILE_SIZE_16        (1 << 4)\n#       define R300_TILE_SIZE_32        (2 << 4)\n#       define R300_SUBPIXEL_1_12       (0 << 16)\n#       define R300_SUBPIXEL_1_16       (1 << 16)\n#define R300_DST_PIPE_CONFIG            0x170c\n#       define R300_PIPE_AUTO_CONFIG    (1 << 31)\n#define R300_RB2D_DSTCACHE_MODE         0x3428\n#       define R300_DC_AUTOFLUSH_ENABLE (1 << 8)\n#       define R300_DC_DC_DISABLE_IGNORE_PE (1 << 17)\n\n#define RADEON_CP_STAT\t\t0x7C0\n#define RADEON_RBBM_CMDFIFO_ADDR\t0xE70\n#define RADEON_RBBM_CMDFIFO_DATA\t0xE74\n#define RADEON_ISYNC_CNTL\t\t0x1724\n#\tdefine RADEON_ISYNC_ANY2D_IDLE3D\t(1 << 0)\n#\tdefine RADEON_ISYNC_ANY3D_IDLE2D\t(1 << 1)\n#\tdefine RADEON_ISYNC_TRIG2D_IDLE3D\t(1 << 2)\n#\tdefine RADEON_ISYNC_TRIG3D_IDLE2D\t(1 << 3)\n#\tdefine RADEON_ISYNC_WAIT_IDLEGUI\t(1 << 4)\n#\tdefine RADEON_ISYNC_CPSCRATCH_IDLEGUI\t(1 << 5)\n\n#define RS480_NB_MC_INDEX               0x168\n#\tdefine RS480_NB_MC_IND_WR_EN\t(1 << 8)\n#define RS480_NB_MC_DATA                0x16c\n\n \n#define RS690_MCCFG_FB_LOCATION\t\t0x100\n#define\t\tRS690_MC_FB_START_MASK\t\t0x0000FFFF\n#define\t\tRS690_MC_FB_START_SHIFT\t\t0\n#define\t\tRS690_MC_FB_TOP_MASK\t\t0xFFFF0000\n#define\t\tRS690_MC_FB_TOP_SHIFT\t\t16\n#define RS690_MCCFG_AGP_LOCATION\t0x101\n#define\t\tRS690_MC_AGP_START_MASK\t\t0x0000FFFF\n#define\t\tRS690_MC_AGP_START_SHIFT\t0\n#define\t\tRS690_MC_AGP_TOP_MASK\t\t0xFFFF0000\n#define\t\tRS690_MC_AGP_TOP_SHIFT\t\t16\n#define RS690_MCCFG_AGP_BASE\t\t0x102\n#define RS690_MCCFG_AGP_BASE_2\t\t0x103\n#define RS690_MC_INIT_MISC_LAT_TIMER            0x104\n#define RS690_HDP_FB_LOCATION\t\t0x0134\n#define RS690_MC_INDEX\t\t\t\t0x78\n#\tdefine RS690_MC_INDEX_MASK\t\t0x1ff\n#\tdefine RS690_MC_INDEX_WR_EN\t\t(1 << 9)\n#\tdefine RS690_MC_INDEX_WR_ACK\t\t0x7f\n#define RS690_MC_DATA\t\t\t\t0x7c\n#define RS690_MC_STATUS                         0x90\n#define RS690_MC_STATUS_IDLE                    (1 << 0)\n#define RS480_AGP_BASE_2\t\t0x0164\n#define RS480_MC_MISC_CNTL              0x18\n#\tdefine RS480_DISABLE_GTW\t(1 << 1)\n#\tdefine RS480_GART_INDEX_REG_EN\t(1 << 12)\n#\tdefine RS690_BLOCK_GFX_D3_EN\t(1 << 14)\n#define RS480_GART_FEATURE_ID           0x2b\n#\tdefine RS480_HANG_EN\t        (1 << 11)\n#\tdefine RS480_TLB_ENABLE\t        (1 << 18)\n#\tdefine RS480_P2P_ENABLE\t        (1 << 19)\n#\tdefine RS480_GTW_LAC_EN\t        (1 << 25)\n#\tdefine RS480_2LEVEL_GART\t(0 << 30)\n#\tdefine RS480_1LEVEL_GART\t(1 << 30)\n#\tdefine RS480_PDC_EN\t        (1 << 31)\n#define RS480_GART_BASE                 0x2c\n#define RS480_GART_CACHE_CNTRL          0x2e\n#\tdefine RS480_GART_CACHE_INVALIDATE (1 << 0)  \n#define RS480_AGP_ADDRESS_SPACE_SIZE    0x38\n#\tdefine RS480_GART_EN\t        (1 << 0)\n#\tdefine RS480_VA_SIZE_32MB\t(0 << 1)\n#\tdefine RS480_VA_SIZE_64MB\t(1 << 1)\n#\tdefine RS480_VA_SIZE_128MB\t(2 << 1)\n#\tdefine RS480_VA_SIZE_256MB\t(3 << 1)\n#\tdefine RS480_VA_SIZE_512MB\t(4 << 1)\n#\tdefine RS480_VA_SIZE_1GB\t(5 << 1)\n#\tdefine RS480_VA_SIZE_2GB\t(6 << 1)\n#define RS480_AGP_MODE_CNTL             0x39\n#\tdefine RS480_POST_GART_Q_SIZE\t(1 << 18)\n#\tdefine RS480_NONGART_SNOOP\t(1 << 19)\n#\tdefine RS480_AGP_RD_BUF_SIZE\t(1 << 20)\n#\tdefine RS480_REQ_TYPE_SNOOP_SHIFT 22\n#\tdefine RS480_REQ_TYPE_SNOOP_MASK  0x3\n#\tdefine RS480_REQ_TYPE_SNOOP_DIS\t(1 << 24)\n\n#define RS690_AIC_CTRL_SCRATCH\t\t0x3A\n#\tdefine RS690_DIS_OUT_OF_PCI_GART_ACCESS\t(1 << 1)\n\n \n#define RS600_MC_STATUS                         0x0\n#define RS600_MC_STATUS_IDLE                    (1 << 0)\n#define RS600_MC_INDEX                          0x70\n#       define RS600_MC_ADDR_MASK               0xffff\n#       define RS600_MC_IND_SEQ_RBS_0           (1 << 16)\n#       define RS600_MC_IND_SEQ_RBS_1           (1 << 17)\n#       define RS600_MC_IND_SEQ_RBS_2           (1 << 18)\n#       define RS600_MC_IND_SEQ_RBS_3           (1 << 19)\n#       define RS600_MC_IND_AIC_RBS             (1 << 20)\n#       define RS600_MC_IND_CITF_ARB0           (1 << 21)\n#       define RS600_MC_IND_CITF_ARB1           (1 << 22)\n#       define RS600_MC_IND_WR_EN               (1 << 23)\n#define RS600_MC_DATA                           0x74\n#define RS600_MC_STATUS                         0x0\n#       define RS600_MC_IDLE                    (1 << 1)\n#define RS600_MC_FB_LOCATION                    0x4\n#define\t\tRS600_MC_FB_START_MASK\t\t0x0000FFFF\n#define\t\tRS600_MC_FB_START_SHIFT\t\t0\n#define\t\tRS600_MC_FB_TOP_MASK\t\t0xFFFF0000\n#define\t\tRS600_MC_FB_TOP_SHIFT\t\t16\n#define RS600_MC_AGP_LOCATION                   0x5\n#define\t\tRS600_MC_AGP_START_MASK\t\t0x0000FFFF\n#define\t\tRS600_MC_AGP_START_SHIFT\t0\n#define\t\tRS600_MC_AGP_TOP_MASK\t\t0xFFFF0000\n#define\t\tRS600_MC_AGP_TOP_SHIFT\t\t16\n#define RS600_MC_AGP_BASE                          0x6\n#define RS600_MC_AGP_BASE_2                        0x7\n#define RS600_MC_CNTL1                          0x9\n#       define RS600_ENABLE_PAGE_TABLES         (1 << 26)\n#define RS600_MC_PT0_CNTL                       0x100\n#       define RS600_ENABLE_PT                  (1 << 0)\n#       define RS600_EFFECTIVE_L2_CACHE_SIZE(x) ((x) << 15)\n#       define RS600_EFFECTIVE_L2_QUEUE_SIZE(x) ((x) << 21)\n#       define RS600_INVALIDATE_ALL_L1_TLBS     (1 << 28)\n#       define RS600_INVALIDATE_L2_CACHE        (1 << 29)\n#define RS600_MC_PT0_CONTEXT0_CNTL              0x102\n#       define RS600_ENABLE_PAGE_TABLE          (1 << 0)\n#       define RS600_PAGE_TABLE_TYPE_FLAT       (0 << 1)\n#define RS600_MC_PT0_SYSTEM_APERTURE_LOW_ADDR   0x112\n#define RS600_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR  0x114\n#define RS600_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR 0x11c\n#define RS600_MC_PT0_CONTEXT0_FLAT_BASE_ADDR    0x12c\n#define RS600_MC_PT0_CONTEXT0_FLAT_START_ADDR   0x13c\n#define RS600_MC_PT0_CONTEXT0_FLAT_END_ADDR     0x14c\n#define RS600_MC_PT0_CLIENT0_CNTL               0x16c\n#       define RS600_ENABLE_TRANSLATION_MODE_OVERRIDE       (1 << 0)\n#       define RS600_TRANSLATION_MODE_OVERRIDE              (1 << 1)\n#       define RS600_SYSTEM_ACCESS_MODE_MASK                (3 << 8)\n#       define RS600_SYSTEM_ACCESS_MODE_PA_ONLY             (0 << 8)\n#       define RS600_SYSTEM_ACCESS_MODE_USE_SYS_MAP         (1 << 8)\n#       define RS600_SYSTEM_ACCESS_MODE_IN_SYS              (2 << 8)\n#       define RS600_SYSTEM_ACCESS_MODE_NOT_IN_SYS          (3 << 8)\n#       define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASSTHROUGH        (0 << 10)\n#       define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE       (1 << 10)\n#       define RS600_EFFECTIVE_L1_CACHE_SIZE(x) ((x) << 11)\n#       define RS600_ENABLE_FRAGMENT_PROCESSING (1 << 14)\n#       define RS600_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 15)\n#       define RS600_INVALIDATE_L1_TLB          (1 << 20)\n \n#\tdefine RS600_BUS_MASTER_DIS\t\t(1 << 14)\n#\tdefine RS600_MSI_REARM\t\t        (1 << 20)\n \n\n\n\n#define RV515_MC_FB_LOCATION\t\t0x01\n#define\t\tRV515_MC_FB_START_MASK\t\t0x0000FFFF\n#define\t\tRV515_MC_FB_START_SHIFT\t\t0\n#define\t\tRV515_MC_FB_TOP_MASK\t\t0xFFFF0000\n#define\t\tRV515_MC_FB_TOP_SHIFT\t\t16\n#define RV515_MC_AGP_LOCATION\t\t0x02\n#define\t\tRV515_MC_AGP_START_MASK\t\t0x0000FFFF\n#define\t\tRV515_MC_AGP_START_SHIFT\t0\n#define\t\tRV515_MC_AGP_TOP_MASK\t\t0xFFFF0000\n#define\t\tRV515_MC_AGP_TOP_SHIFT\t\t16\n#define RV515_MC_AGP_BASE\t\t0x03\n#define RV515_MC_AGP_BASE_2\t\t0x04\n\n#define R520_MC_FB_LOCATION\t\t0x04\n#define\t\tR520_MC_FB_START_MASK\t\t0x0000FFFF\n#define\t\tR520_MC_FB_START_SHIFT\t\t0\n#define\t\tR520_MC_FB_TOP_MASK\t\t0xFFFF0000\n#define\t\tR520_MC_FB_TOP_SHIFT\t\t16\n#define R520_MC_AGP_LOCATION\t\t0x05\n#define\t\tR520_MC_AGP_START_MASK\t\t0x0000FFFF\n#define\t\tR520_MC_AGP_START_SHIFT\t\t0\n#define\t\tR520_MC_AGP_TOP_MASK\t\t0xFFFF0000\n#define\t\tR520_MC_AGP_TOP_SHIFT\t\t16\n#define R520_MC_AGP_BASE\t\t0x06\n#define R520_MC_AGP_BASE_2\t\t0x07\n\n\n#define AVIVO_MC_INDEX\t\t\t\t\t\t0x0070\n#define R520_MC_STATUS 0x00\n#define R520_MC_STATUS_IDLE (1<<1)\n#define RV515_MC_STATUS 0x08\n#define RV515_MC_STATUS_IDLE (1<<4)\n#define RV515_MC_INIT_MISC_LAT_TIMER            0x09\n#define AVIVO_MC_DATA\t\t\t\t\t\t0x0074\n\n#define R520_MC_IND_INDEX 0x70\n#define R520_MC_IND_WR_EN (1 << 24)\n#define R520_MC_IND_DATA  0x74\n\n#define RV515_MC_CNTL          0x5\n#\tdefine RV515_MEM_NUM_CHANNELS_MASK  0x3\n#define R520_MC_CNTL0          0x8\n#\tdefine R520_MEM_NUM_CHANNELS_MASK  (0x3 << 24)\n#\tdefine R520_MEM_NUM_CHANNELS_SHIFT  24\n#\tdefine R520_MC_CHANNEL_SIZE  (1 << 23)\n\n#define AVIVO_CP_DYN_CNTL                              0x000f  \n#       define AVIVO_CP_FORCEON                        (1 << 0)\n#define AVIVO_E2_DYN_CNTL                              0x0011  \n#       define AVIVO_E2_FORCEON                        (1 << 0)\n#define AVIVO_IDCT_DYN_CNTL                            0x0013  \n#       define AVIVO_IDCT_FORCEON                      (1 << 0)\n\n#define AVIVO_HDP_FB_LOCATION 0x134\n\n#define AVIVO_VGA_RENDER_CONTROL\t\t\t\t0x0300\n#       define AVIVO_VGA_VSTATUS_CNTL_MASK                      (3 << 16)\n#define AVIVO_D1VGA_CONTROL\t\t\t\t\t0x0330\n#       define AVIVO_DVGA_CONTROL_MODE_ENABLE (1<<0)\n#       define AVIVO_DVGA_CONTROL_TIMING_SELECT (1<<8)\n#       define AVIVO_DVGA_CONTROL_SYNC_POLARITY_SELECT (1<<9)\n#       define AVIVO_DVGA_CONTROL_OVERSCAN_TIMING_SELECT (1<<10)\n#       define AVIVO_DVGA_CONTROL_OVERSCAN_COLOR_EN (1<<16)\n#       define AVIVO_DVGA_CONTROL_ROTATE (1<<24)\n#define AVIVO_D2VGA_CONTROL\t\t\t\t\t0x0338\n\n#define AVIVO_EXT1_PPLL_REF_DIV_SRC                             0x400\n#define AVIVO_EXT1_PPLL_REF_DIV                                 0x404\n#define AVIVO_EXT1_PPLL_UPDATE_LOCK                             0x408\n#define AVIVO_EXT1_PPLL_UPDATE_CNTL                             0x40c\n\n#define AVIVO_EXT2_PPLL_REF_DIV_SRC                             0x410\n#define AVIVO_EXT2_PPLL_REF_DIV                                 0x414\n#define AVIVO_EXT2_PPLL_UPDATE_LOCK                             0x418\n#define AVIVO_EXT2_PPLL_UPDATE_CNTL                             0x41c\n\n#define AVIVO_EXT1_PPLL_FB_DIV                                   0x430\n#define AVIVO_EXT2_PPLL_FB_DIV                                   0x434\n\n#define AVIVO_EXT1_PPLL_POST_DIV_SRC                                 0x438\n#define AVIVO_EXT1_PPLL_POST_DIV                                     0x43c\n\n#define AVIVO_EXT2_PPLL_POST_DIV_SRC                                 0x440\n#define AVIVO_EXT2_PPLL_POST_DIV                                     0x444\n\n#define AVIVO_EXT1_PPLL_CNTL                                    0x448\n#define AVIVO_EXT2_PPLL_CNTL                                    0x44c\n\n#define AVIVO_P1PLL_CNTL                                        0x450\n#define AVIVO_P2PLL_CNTL                                        0x454\n#define AVIVO_P1PLL_INT_SS_CNTL                                 0x458\n#define AVIVO_P2PLL_INT_SS_CNTL                                 0x45c\n#define AVIVO_P1PLL_TMDSA_CNTL                                  0x460\n#define AVIVO_P2PLL_LVTMA_CNTL                                  0x464\n\n#define AVIVO_PCLK_CRTC1_CNTL                                   0x480\n#define AVIVO_PCLK_CRTC2_CNTL                                   0x484\n\n#define AVIVO_D1CRTC_H_TOTAL\t\t\t\t\t0x6000\n#define AVIVO_D1CRTC_H_BLANK_START_END                          0x6004\n#define AVIVO_D1CRTC_H_SYNC_A                                   0x6008\n#define AVIVO_D1CRTC_H_SYNC_A_CNTL                              0x600c\n#define AVIVO_D1CRTC_H_SYNC_B                                   0x6010\n#define AVIVO_D1CRTC_H_SYNC_B_CNTL                              0x6014\n\n#define AVIVO_D1CRTC_V_TOTAL\t\t\t\t\t0x6020\n#define AVIVO_D1CRTC_V_BLANK_START_END                          0x6024\n#define AVIVO_D1CRTC_V_SYNC_A                                   0x6028\n#define AVIVO_D1CRTC_V_SYNC_A_CNTL                              0x602c\n#define AVIVO_D1CRTC_V_SYNC_B                                   0x6030\n#define AVIVO_D1CRTC_V_SYNC_B_CNTL                              0x6034\n\n#define AVIVO_D1CRTC_CONTROL                                    0x6080\n#       define AVIVO_CRTC_EN                                    (1 << 0)\n#       define AVIVO_CRTC_DISP_READ_REQUEST_DISABLE             (1 << 24)\n#define AVIVO_D1CRTC_BLANK_CONTROL                              0x6084\n#define AVIVO_D1CRTC_INTERLACE_CONTROL                          0x6088\n#define AVIVO_D1CRTC_INTERLACE_STATUS                           0x608c\n#define AVIVO_D1CRTC_STATUS                                     0x609c\n#       define AVIVO_D1CRTC_V_BLANK                             (1 << 0)\n#define AVIVO_D1CRTC_STATUS_POSITION                            0x60a0\n#define AVIVO_D1CRTC_FRAME_COUNT                                0x60a4\n#define AVIVO_D1CRTC_STATUS_HV_COUNT                            0x60ac\n#define AVIVO_D1CRTC_STEREO_CONTROL                             0x60c4\n\n#define AVIVO_D1MODE_MASTER_UPDATE_LOCK                         0x60e0\n#define AVIVO_D1MODE_MASTER_UPDATE_MODE                         0x60e4\n#define AVIVO_D1CRTC_UPDATE_LOCK                                0x60e8\n\n \n#define AVIVO_DC_CRTC_MASTER_EN                                 0x60f8\n#define AVIVO_DC_CRTC_TV_CONTROL                                0x60fc\n\n#define AVIVO_D1GRPH_ENABLE                                     0x6100\n#define AVIVO_D1GRPH_CONTROL                                    0x6104\n#       define AVIVO_D1GRPH_CONTROL_DEPTH_8BPP                  (0 << 0)\n#       define AVIVO_D1GRPH_CONTROL_DEPTH_16BPP                 (1 << 0)\n#       define AVIVO_D1GRPH_CONTROL_DEPTH_32BPP                 (2 << 0)\n#       define AVIVO_D1GRPH_CONTROL_DEPTH_64BPP                 (3 << 0)\n\n#       define AVIVO_D1GRPH_CONTROL_8BPP_INDEXED                (0 << 8)\n\n#       define AVIVO_D1GRPH_CONTROL_16BPP_ARGB1555              (0 << 8)\n#       define AVIVO_D1GRPH_CONTROL_16BPP_RGB565                (1 << 8)\n#       define AVIVO_D1GRPH_CONTROL_16BPP_ARGB4444              (2 << 8)\n#       define AVIVO_D1GRPH_CONTROL_16BPP_AI88                  (3 << 8)\n#       define AVIVO_D1GRPH_CONTROL_16BPP_MONO16                (4 << 8)\n\n#       define AVIVO_D1GRPH_CONTROL_32BPP_ARGB8888              (0 << 8)\n#       define AVIVO_D1GRPH_CONTROL_32BPP_ARGB2101010           (1 << 8)\n#       define AVIVO_D1GRPH_CONTROL_32BPP_DIGITAL               (2 << 8)\n#       define AVIVO_D1GRPH_CONTROL_32BPP_8B_ARGB2101010        (3 << 8)\n\n\n#       define AVIVO_D1GRPH_CONTROL_64BPP_ARGB16161616          (0 << 8)\n\n#       define AVIVO_D1GRPH_SWAP_RB                             (1 << 16)\n#       define AVIVO_D1GRPH_TILED                               (1 << 20)\n#       define AVIVO_D1GRPH_MACRO_ADDRESS_MODE                  (1 << 21)\n\n#       define R600_D1GRPH_ARRAY_MODE_LINEAR_GENERAL            (0 << 20)\n#       define R600_D1GRPH_ARRAY_MODE_LINEAR_ALIGNED            (1 << 20)\n#       define R600_D1GRPH_ARRAY_MODE_1D_TILED_THIN1            (2 << 20)\n#       define R600_D1GRPH_ARRAY_MODE_2D_TILED_THIN1            (4 << 20)\n\n \n#define AVIVO_D1GRPH_LUT_SEL                                    0x6108\n#       define AVIVO_LUT_10BIT_BYPASS_EN                        (1 << 8)\n#define AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS                    0x6110\n#define R700_D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                0x6914\n#define R700_D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                0x6114\n#define AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS                  0x6118\n#define R700_D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH              0x691c\n#define R700_D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH              0x611c\n#define AVIVO_D1GRPH_PITCH                                      0x6120\n#define AVIVO_D1GRPH_SURFACE_OFFSET_X                           0x6124\n#define AVIVO_D1GRPH_SURFACE_OFFSET_Y                           0x6128\n#define AVIVO_D1GRPH_X_START                                    0x612c\n#define AVIVO_D1GRPH_Y_START                                    0x6130\n#define AVIVO_D1GRPH_X_END                                      0x6134\n#define AVIVO_D1GRPH_Y_END                                      0x6138\n#define AVIVO_D1GRPH_UPDATE                                     0x6144\n#       define AVIVO_D1GRPH_SURFACE_UPDATE_PENDING              (1 << 2)\n#       define AVIVO_D1GRPH_UPDATE_LOCK                         (1 << 16)\n#define AVIVO_D1GRPH_FLIP_CONTROL                               0x6148\n#       define AVIVO_D1GRPH_SURFACE_UPDATE_H_RETRACE_EN         (1 << 0)\n\n#define AVIVO_D1CUR_CONTROL                     0x6400\n#       define AVIVO_D1CURSOR_EN                (1 << 0)\n#       define AVIVO_D1CURSOR_MODE_SHIFT        8\n#       define AVIVO_D1CURSOR_MODE_MASK         (3 << 8)\n#       define AVIVO_D1CURSOR_MODE_24BPP        2\n#define AVIVO_D1CUR_SURFACE_ADDRESS             0x6408\n#define R700_D1CUR_SURFACE_ADDRESS_HIGH         0x6c0c\n#define R700_D2CUR_SURFACE_ADDRESS_HIGH         0x640c\n#define AVIVO_D1CUR_SIZE                        0x6410\n#define AVIVO_D1CUR_POSITION                    0x6414\n#define AVIVO_D1CUR_HOT_SPOT                    0x6418\n#define AVIVO_D1CUR_UPDATE                      0x6424\n#       define AVIVO_D1CURSOR_UPDATE_LOCK       (1 << 16)\n\n#define AVIVO_DC_LUT_RW_SELECT                  0x6480\n#define AVIVO_DC_LUT_RW_MODE                    0x6484\n#define AVIVO_DC_LUT_RW_INDEX                   0x6488\n#define AVIVO_DC_LUT_SEQ_COLOR                  0x648c\n#define AVIVO_DC_LUT_PWL_DATA                   0x6490\n#define AVIVO_DC_LUT_30_COLOR                   0x6494\n#define AVIVO_DC_LUT_READ_PIPE_SELECT           0x6498\n#define AVIVO_DC_LUT_WRITE_EN_MASK              0x649c\n#define AVIVO_DC_LUT_AUTOFILL                   0x64a0\n\n#define AVIVO_DC_LUTA_CONTROL                   0x64c0\n#define AVIVO_DC_LUTA_BLACK_OFFSET_BLUE         0x64c4\n#define AVIVO_DC_LUTA_BLACK_OFFSET_GREEN        0x64c8\n#define AVIVO_DC_LUTA_BLACK_OFFSET_RED          0x64cc\n#define AVIVO_DC_LUTA_WHITE_OFFSET_BLUE         0x64d0\n#define AVIVO_DC_LUTA_WHITE_OFFSET_GREEN        0x64d4\n#define AVIVO_DC_LUTA_WHITE_OFFSET_RED          0x64d8\n\n#define AVIVO_DC_LB_MEMORY_SPLIT                0x6520\n#       define AVIVO_DC_LB_MEMORY_SPLIT_MASK    0x3\n#       define AVIVO_DC_LB_MEMORY_SPLIT_SHIFT   0\n#       define AVIVO_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF  0\n#       define AVIVO_DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q    1\n#       define AVIVO_DC_LB_MEMORY_SPLIT_D1_ONLY        2\n#       define AVIVO_DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q    3\n#       define AVIVO_DC_LB_MEMORY_SPLIT_SHIFT_MODE (1 << 2)\n#       define AVIVO_DC_LB_DISP1_END_ADR_SHIFT  4\n#       define AVIVO_DC_LB_DISP1_END_ADR_MASK   0x7ff\n\n#define AVIVO_D1MODE_DATA_FORMAT                0x6528\n#       define AVIVO_D1MODE_INTERLEAVE_EN       (1 << 0)\n#define AVIVO_D1MODE_DESKTOP_HEIGHT             0x652C\n#define AVIVO_D1MODE_VBLANK_STATUS              0x6534\n#       define AVIVO_VBLANK_ACK                 (1 << 4)\n#define AVIVO_D1MODE_VLINE_START_END            0x6538\n#define AVIVO_D1MODE_VLINE_STATUS               0x653c\n#       define AVIVO_D1MODE_VLINE_STAT          (1 << 12)\n#define AVIVO_DxMODE_INT_MASK                   0x6540\n#       define AVIVO_D1MODE_INT_MASK            (1 << 0)\n#       define AVIVO_D2MODE_INT_MASK            (1 << 8)\n#define AVIVO_D1MODE_VIEWPORT_START             0x6580\n#define AVIVO_D1MODE_VIEWPORT_SIZE              0x6584\n#define AVIVO_D1MODE_EXT_OVERSCAN_LEFT_RIGHT    0x6588\n#define AVIVO_D1MODE_EXT_OVERSCAN_TOP_BOTTOM    0x658c\n\n#define AVIVO_D1SCL_SCALER_ENABLE               0x6590\n#define AVIVO_D1SCL_SCALER_TAP_CONTROL\t\t0x6594\n#define AVIVO_D1SCL_UPDATE                      0x65cc\n#       define AVIVO_D1SCL_UPDATE_LOCK          (1 << 16)\n\n \n#define AVIVO_D2CRTC_H_TOTAL\t\t\t\t\t0x6800\n#define AVIVO_D2CRTC_H_BLANK_START_END                          0x6804\n#define AVIVO_D2CRTC_H_SYNC_A                                   0x6808\n#define AVIVO_D2CRTC_H_SYNC_A_CNTL                              0x680c\n#define AVIVO_D2CRTC_H_SYNC_B                                   0x6810\n#define AVIVO_D2CRTC_H_SYNC_B_CNTL                              0x6814\n\n#define AVIVO_D2CRTC_V_TOTAL\t\t\t\t\t0x6820\n#define AVIVO_D2CRTC_V_BLANK_START_END                          0x6824\n#define AVIVO_D2CRTC_V_SYNC_A                                   0x6828\n#define AVIVO_D2CRTC_V_SYNC_A_CNTL                              0x682c\n#define AVIVO_D2CRTC_V_SYNC_B                                   0x6830\n#define AVIVO_D2CRTC_V_SYNC_B_CNTL                              0x6834\n\n#define AVIVO_D2CRTC_CONTROL                                    0x6880\n#define AVIVO_D2CRTC_BLANK_CONTROL                              0x6884\n#define AVIVO_D2CRTC_INTERLACE_CONTROL                          0x6888\n#define AVIVO_D2CRTC_INTERLACE_STATUS                           0x688c\n#define AVIVO_D2CRTC_STATUS_POSITION                            0x68a0\n#define AVIVO_D2CRTC_FRAME_COUNT                                0x68a4\n#define AVIVO_D2CRTC_STEREO_CONTROL                             0x68c4\n\n#define AVIVO_D2GRPH_ENABLE                                     0x6900\n#define AVIVO_D2GRPH_CONTROL                                    0x6904\n#define AVIVO_D2GRPH_LUT_SEL                                    0x6908\n#define AVIVO_D2GRPH_PRIMARY_SURFACE_ADDRESS                    0x6910\n#define AVIVO_D2GRPH_SECONDARY_SURFACE_ADDRESS                  0x6918\n#define AVIVO_D2GRPH_PITCH                                      0x6920\n#define AVIVO_D2GRPH_SURFACE_OFFSET_X                           0x6924\n#define AVIVO_D2GRPH_SURFACE_OFFSET_Y                           0x6928\n#define AVIVO_D2GRPH_X_START                                    0x692c\n#define AVIVO_D2GRPH_Y_START                                    0x6930\n#define AVIVO_D2GRPH_X_END                                      0x6934\n#define AVIVO_D2GRPH_Y_END                                      0x6938\n#define AVIVO_D2GRPH_UPDATE                                     0x6944\n#define AVIVO_D2GRPH_FLIP_CONTROL                               0x6948\n\n#define AVIVO_D2CUR_CONTROL                     0x6c00\n#define AVIVO_D2CUR_SURFACE_ADDRESS             0x6c08\n#define AVIVO_D2CUR_SIZE                        0x6c10\n#define AVIVO_D2CUR_POSITION                    0x6c14\n\n#define AVIVO_D2MODE_VBLANK_STATUS              0x6d34\n#define AVIVO_D2MODE_VLINE_START_END            0x6d38\n#define AVIVO_D2MODE_VLINE_STATUS               0x6d3c\n#define AVIVO_D2MODE_VIEWPORT_START             0x6d80\n#define AVIVO_D2MODE_VIEWPORT_SIZE              0x6d84\n#define AVIVO_D2MODE_EXT_OVERSCAN_LEFT_RIGHT    0x6d88\n#define AVIVO_D2MODE_EXT_OVERSCAN_TOP_BOTTOM    0x6d8c\n\n#define AVIVO_D2SCL_SCALER_ENABLE               0x6d90\n#define AVIVO_D2SCL_SCALER_TAP_CONTROL\t\t0x6d94\n\n#define AVIVO_DDIA_BIT_DEPTH_CONTROL\t\t\t\t0x7214\n\n#define AVIVO_DACA_ENABLE\t\t\t\t\t0x7800\n#\tdefine AVIVO_DAC_ENABLE\t\t\t\t(1 << 0)\n#define AVIVO_DACA_SOURCE_SELECT\t\t\t\t0x7804\n#       define AVIVO_DAC_SOURCE_CRTC1                   (0 << 0)\n#       define AVIVO_DAC_SOURCE_CRTC2                   (1 << 0)\n#       define AVIVO_DAC_SOURCE_TV                      (2 << 0)\n\n#define AVIVO_DACA_FORCE_OUTPUT_CNTL\t\t\t\t0x783c\n# define AVIVO_DACA_FORCE_OUTPUT_CNTL_FORCE_DATA_EN             (1 << 0)\n# define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_SHIFT            (8)\n# define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_BLUE             (1 << 0)\n# define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_GREEN            (1 << 1)\n# define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_RED              (1 << 2)\n# define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_ON_BLANKB_ONLY       (1 << 24)\n#define AVIVO_DACA_POWERDOWN\t\t\t\t\t0x7850\n# define AVIVO_DACA_POWERDOWN_POWERDOWN                         (1 << 0)\n# define AVIVO_DACA_POWERDOWN_BLUE                              (1 << 8)\n# define AVIVO_DACA_POWERDOWN_GREEN                             (1 << 16)\n# define AVIVO_DACA_POWERDOWN_RED                               (1 << 24)\n\n#define AVIVO_DACB_ENABLE\t\t\t\t\t0x7a00\n#define AVIVO_DACB_SOURCE_SELECT\t\t\t\t0x7a04\n#define AVIVO_DACB_FORCE_OUTPUT_CNTL\t\t\t\t0x7a3c\n# define AVIVO_DACB_FORCE_OUTPUT_CNTL_FORCE_DATA_EN             (1 << 0)\n# define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_SHIFT            (8)\n# define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_BLUE             (1 << 0)\n# define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_GREEN            (1 << 1)\n# define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_RED              (1 << 2)\n# define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_ON_BLANKB_ONLY       (1 << 24)\n#define AVIVO_DACB_POWERDOWN\t\t\t\t\t0x7a50\n# define AVIVO_DACB_POWERDOWN_POWERDOWN                         (1 << 0)\n# define AVIVO_DACB_POWERDOWN_BLUE                              (1 << 8)\n# define AVIVO_DACB_POWERDOWN_GREEN                             (1 << 16)\n# define AVIVO_DACB_POWERDOWN_RED\n\n#define AVIVO_TMDSA_CNTL                    0x7880\n#   define AVIVO_TMDSA_CNTL_ENABLE               (1 << 0)\n#   define AVIVO_TMDSA_CNTL_HDMI_EN              (1 << 2)\n#   define AVIVO_TMDSA_CNTL_HPD_MASK             (1 << 4)\n#   define AVIVO_TMDSA_CNTL_HPD_SELECT           (1 << 8)\n#   define AVIVO_TMDSA_CNTL_SYNC_PHASE           (1 << 12)\n#   define AVIVO_TMDSA_CNTL_PIXEL_ENCODING       (1 << 16)\n#   define AVIVO_TMDSA_CNTL_DUAL_LINK_ENABLE     (1 << 24)\n#   define AVIVO_TMDSA_CNTL_SWAP                 (1 << 28)\n#define AVIVO_TMDSA_SOURCE_SELECT\t\t\t\t0x7884\n \n \n#define AVIVO_TMDSA_BIT_DEPTH_CONTROL\t\t0x7894\n#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN           (1 << 0)\n#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH        (1 << 4)\n#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN     (1 << 8)\n#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH  (1 << 12)\n#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_EN    (1 << 16)\n#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH (1 << 20)\n#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL        (1 << 24)\n#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_RESET (1 << 26)\n#define AVIVO_TMDSA_DCBALANCER_CONTROL                  0x78d0\n#   define AVIVO_TMDSA_DCBALANCER_CONTROL_EN                  (1 << 0)\n#   define AVIVO_TMDSA_DCBALANCER_CONTROL_TEST_EN             (1 << 8)\n#   define AVIVO_TMDSA_DCBALANCER_CONTROL_TEST_IN_SHIFT       (16)\n#   define AVIVO_TMDSA_DCBALANCER_CONTROL_FORCE               (1 << 24)\n#define AVIVO_TMDSA_DATA_SYNCHRONIZATION                0x78d8\n#   define AVIVO_TMDSA_DATA_SYNCHRONIZATION_DSYNSEL           (1 << 0)\n#   define AVIVO_TMDSA_DATA_SYNCHRONIZATION_PFREQCHG          (1 << 8)\n#define AVIVO_TMDSA_CLOCK_ENABLE            0x7900\n#define AVIVO_TMDSA_TRANSMITTER_ENABLE              0x7904\n#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_TX0_ENABLE          (1 << 0)\n#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKC0EN             (1 << 1)\n#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD00EN            (1 << 2)\n#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD01EN            (1 << 3)\n#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD02EN            (1 << 4)\n#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_TX1_ENABLE          (1 << 8)\n#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD10EN            (1 << 10)\n#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD11EN            (1 << 11)\n#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD12EN            (1 << 12)\n#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_TX_ENABLE_HPD_MASK  (1 << 16)\n#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK     (1 << 17)\n#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK     (1 << 18)\n\n#define AVIVO_TMDSA_TRANSMITTER_CONTROL\t\t\t\t0x7910\n#\tdefine AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_ENABLE\t(1 << 0)\n#\tdefine AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_RESET\t(1 << 1)\n#\tdefine AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_HPD_MASK_SHIFT\t(2)\n#\tdefine AVIVO_TMDSA_TRANSMITTER_CONTROL_IDSCKSEL\t        (1 << 4)\n#       define AVIVO_TMDSA_TRANSMITTER_CONTROL_BGSLEEP          (1 << 5)\n#\tdefine AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN\t(1 << 6)\n#\tdefine AVIVO_TMDSA_TRANSMITTER_CONTROL_TMCLK\t        (1 << 8)\n#\tdefine AVIVO_TMDSA_TRANSMITTER_CONTROL_TMCLK_FROM_PADS\t(1 << 13)\n#\tdefine AVIVO_TMDSA_TRANSMITTER_CONTROL_TDCLK\t        (1 << 14)\n#\tdefine AVIVO_TMDSA_TRANSMITTER_CONTROL_TDCLK_FROM_PADS\t(1 << 15)\n#       define AVIVO_TMDSA_TRANSMITTER_CONTROL_CLK_PATTERN_SHIFT (16)\n#\tdefine AVIVO_TMDSA_TRANSMITTER_CONTROL_BYPASS_PLL\t(1 << 28)\n#       define AVIVO_TMDSA_TRANSMITTER_CONTROL_USE_CLK_DATA     (1 << 29)\n#\tdefine AVIVO_TMDSA_TRANSMITTER_CONTROL_INPUT_TEST_CLK_SEL\t(1 << 31)\n\n#define AVIVO_LVTMA_CNTL\t\t\t\t\t0x7a80\n#   define AVIVO_LVTMA_CNTL_ENABLE               (1 << 0)\n#   define AVIVO_LVTMA_CNTL_HDMI_EN              (1 << 2)\n#   define AVIVO_LVTMA_CNTL_HPD_MASK             (1 << 4)\n#   define AVIVO_LVTMA_CNTL_HPD_SELECT           (1 << 8)\n#   define AVIVO_LVTMA_CNTL_SYNC_PHASE           (1 << 12)\n#   define AVIVO_LVTMA_CNTL_PIXEL_ENCODING       (1 << 16)\n#   define AVIVO_LVTMA_CNTL_DUAL_LINK_ENABLE     (1 << 24)\n#   define AVIVO_LVTMA_CNTL_SWAP                 (1 << 28)\n#define AVIVO_LVTMA_SOURCE_SELECT                               0x7a84\n#define AVIVO_LVTMA_COLOR_FORMAT                                0x7a88\n#define AVIVO_LVTMA_BIT_DEPTH_CONTROL                           0x7a94\n#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_EN           (1 << 0)\n#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH        (1 << 4)\n#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN     (1 << 8)\n#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH  (1 << 12)\n#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_EN    (1 << 16)\n#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH (1 << 20)\n#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL        (1 << 24)\n#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_RESET (1 << 26)\n\n\n\n#define AVIVO_LVTMA_DCBALANCER_CONTROL                  0x7ad0\n#   define AVIVO_LVTMA_DCBALANCER_CONTROL_EN                  (1 << 0)\n#   define AVIVO_LVTMA_DCBALANCER_CONTROL_TEST_EN             (1 << 8)\n#   define AVIVO_LVTMA_DCBALANCER_CONTROL_TEST_IN_SHIFT       (16)\n#   define AVIVO_LVTMA_DCBALANCER_CONTROL_FORCE               (1 << 24)\n\n#define AVIVO_LVTMA_DATA_SYNCHRONIZATION                0x78d8\n#   define AVIVO_LVTMA_DATA_SYNCHRONIZATION_DSYNSEL           (1 << 0)\n#   define AVIVO_LVTMA_DATA_SYNCHRONIZATION_PFREQCHG          (1 << 8)\n#define R500_LVTMA_CLOCK_ENABLE\t\t\t0x7b00\n#define R600_LVTMA_CLOCK_ENABLE\t\t\t0x7b04\n\n#define R500_LVTMA_TRANSMITTER_ENABLE              0x7b04\n#define R600_LVTMA_TRANSMITTER_ENABLE              0x7b08\n#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKC0EN             (1 << 1)\n#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD00EN            (1 << 2)\n#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD01EN            (1 << 3)\n#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD02EN            (1 << 4)\n#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD03EN            (1 << 5)\n#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKC1EN             (1 << 9)\n#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD10EN            (1 << 10)\n#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD11EN            (1 << 11)\n#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD12EN            (1 << 12)\n#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK     (1 << 17)\n#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK     (1 << 18)\n\n#define R500_LVTMA_TRANSMITTER_CONTROL\t\t\t        0x7b10\n#define R600_LVTMA_TRANSMITTER_CONTROL\t\t\t        0x7b14\n#\tdefine AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_ENABLE\t  (1 << 0)\n#\tdefine AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_RESET\t  (1 << 1)\n#\tdefine AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_HPD_MASK_SHIFT (2)\n#\tdefine AVIVO_LVTMA_TRANSMITTER_CONTROL_IDSCKSEL\t          (1 << 4)\n#       define AVIVO_LVTMA_TRANSMITTER_CONTROL_BGSLEEP            (1 << 5)\n#\tdefine AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN\t  (1 << 6)\n#\tdefine AVIVO_LVTMA_TRANSMITTER_CONTROL_TMCLK\t          (1 << 8)\n#\tdefine AVIVO_LVTMA_TRANSMITTER_CONTROL_TMCLK_FROM_PADS\t  (1 << 13)\n#\tdefine AVIVO_LVTMA_TRANSMITTER_CONTROL_TDCLK\t          (1 << 14)\n#\tdefine AVIVO_LVTMA_TRANSMITTER_CONTROL_TDCLK_FROM_PADS\t  (1 << 15)\n#       define AVIVO_LVTMA_TRANSMITTER_CONTROL_CLK_PATTERN_SHIFT  (16)\n#\tdefine AVIVO_LVTMA_TRANSMITTER_CONTROL_BYPASS_PLL\t  (1 << 28)\n#       define AVIVO_LVTMA_TRANSMITTER_CONTROL_USE_CLK_DATA       (1 << 29)\n#\tdefine AVIVO_LVTMA_TRANSMITTER_CONTROL_INPUT_TEST_CLK_SEL (1 << 31)\n\n#define R500_LVTMA_PWRSEQ_CNTL\t\t\t\t\t\t0x7af0\n#define R600_LVTMA_PWRSEQ_CNTL\t\t\t\t\t\t0x7af4\n#\tdefine AVIVO_LVTMA_PWRSEQ_EN\t\t\t\t\t    (1 << 0)\n#\tdefine AVIVO_LVTMA_PWRSEQ_PLL_ENABLE_MASK\t\t\t    (1 << 2)\n#\tdefine AVIVO_LVTMA_PWRSEQ_PLL_RESET_MASK\t\t\t    (1 << 3)\n#\tdefine AVIVO_LVTMA_PWRSEQ_TARGET_STATE\t\t\t\t    (1 << 4)\n#\tdefine AVIVO_LVTMA_SYNCEN\t\t\t\t\t    (1 << 8)\n#\tdefine AVIVO_LVTMA_SYNCEN_OVRD\t\t\t\t\t    (1 << 9)\n#\tdefine AVIVO_LVTMA_SYNCEN_POL\t\t\t\t\t    (1 << 10)\n#\tdefine AVIVO_LVTMA_DIGON\t\t\t\t\t    (1 << 16)\n#\tdefine AVIVO_LVTMA_DIGON_OVRD\t\t\t\t\t    (1 << 17)\n#\tdefine AVIVO_LVTMA_DIGON_POL\t\t\t\t\t    (1 << 18)\n#\tdefine AVIVO_LVTMA_BLON\t\t\t\t\t\t    (1 << 24)\n#\tdefine AVIVO_LVTMA_BLON_OVRD\t\t\t\t\t    (1 << 25)\n#\tdefine AVIVO_LVTMA_BLON_POL\t\t\t\t\t    (1 << 26)\n\n#define R500_LVTMA_PWRSEQ_STATE                        0x7af4\n#define R600_LVTMA_PWRSEQ_STATE                        0x7af8\n#       define AVIVO_LVTMA_PWRSEQ_STATE_TARGET_STATE_R          (1 << 0)\n#       define AVIVO_LVTMA_PWRSEQ_STATE_DIGON                   (1 << 1)\n#       define AVIVO_LVTMA_PWRSEQ_STATE_SYNCEN                  (1 << 2)\n#       define AVIVO_LVTMA_PWRSEQ_STATE_BLON                    (1 << 3)\n#       define AVIVO_LVTMA_PWRSEQ_STATE_DONE                    (1 << 4)\n#       define AVIVO_LVTMA_PWRSEQ_STATE_STATUS_SHIFT            (8)\n\n#define AVIVO_LVDS_BACKLIGHT_CNTL\t\t\t0x7af8\n#\tdefine AVIVO_LVDS_BACKLIGHT_CNTL_EN\t\t\t(1 << 0)\n#\tdefine AVIVO_LVDS_BACKLIGHT_LEVEL_MASK\t\t0x0000ff00\n#\tdefine AVIVO_LVDS_BACKLIGHT_LEVEL_SHIFT\t\t8\n\n#define AVIVO_DVOA_BIT_DEPTH_CONTROL\t\t\t0x7988\n\n#define AVIVO_DC_GPIO_HPD_A                 0x7e94\n#define AVIVO_DC_GPIO_HPD_Y                 0x7e9c\n\n#define AVIVO_DC_I2C_STATUS1\t\t\t\t0x7d30\n#\tdefine AVIVO_DC_I2C_DONE\t\t\t(1 << 0)\n#\tdefine AVIVO_DC_I2C_NACK\t\t\t(1 << 1)\n#\tdefine AVIVO_DC_I2C_HALT\t\t\t(1 << 2)\n#\tdefine AVIVO_DC_I2C_GO\t\t\t        (1 << 3)\n#define AVIVO_DC_I2C_RESET \t\t\t\t0x7d34\n#\tdefine AVIVO_DC_I2C_SOFT_RESET\t\t\t(1 << 0)\n#\tdefine AVIVO_DC_I2C_ABORT\t\t\t(1 << 8)\n#define AVIVO_DC_I2C_CONTROL1 \t\t\t\t0x7d38\n#\tdefine AVIVO_DC_I2C_START\t\t\t(1 << 0)\n#\tdefine AVIVO_DC_I2C_STOP\t\t\t(1 << 1)\n#\tdefine AVIVO_DC_I2C_RECEIVE\t\t\t(1 << 2)\n#\tdefine AVIVO_DC_I2C_EN\t\t\t        (1 << 8)\n#\tdefine AVIVO_DC_I2C_PIN_SELECT(x)\t\t((x) << 16)\n#\tdefine AVIVO_SEL_DDC1\t\t\t        0\n#\tdefine AVIVO_SEL_DDC2\t\t\t        1\n#\tdefine AVIVO_SEL_DDC3\t\t\t        2\n#define AVIVO_DC_I2C_CONTROL2 \t\t\t\t0x7d3c\n#\tdefine AVIVO_DC_I2C_ADDR_COUNT(x)\t\t((x) << 0)\n#\tdefine AVIVO_DC_I2C_DATA_COUNT(x)\t\t((x) << 8)\n#define AVIVO_DC_I2C_CONTROL3 \t\t\t\t0x7d40\n#\tdefine AVIVO_DC_I2C_DATA_DRIVE_EN\t\t(1 << 0)\n#\tdefine AVIVO_DC_I2C_DATA_DRIVE_SEL\t\t(1 << 1)\n#\tdefine AVIVO_DC_I2C_CLK_DRIVE_EN\t\t(1 << 7)\n#\tdefine AVIVO_DC_I2C_RD_INTRA_BYTE_DELAY(x)      ((x) << 8)\n#\tdefine AVIVO_DC_I2C_WR_INTRA_BYTE_DELAY(x)\t((x) << 16)\n#\tdefine AVIVO_DC_I2C_TIME_LIMIT(x)\t\t((x) << 24)\n#define AVIVO_DC_I2C_DATA \t\t\t\t0x7d44\n#define AVIVO_DC_I2C_INTERRUPT_CONTROL \t\t\t0x7d48\n#\tdefine AVIVO_DC_I2C_INTERRUPT_STATUS\t\t(1 << 0)\n#\tdefine AVIVO_DC_I2C_INTERRUPT_AK\t\t(1 << 8)\n#\tdefine AVIVO_DC_I2C_INTERRUPT_ENABLE\t\t(1 << 16)\n#define AVIVO_DC_I2C_ARBITRATION \t\t\t0x7d50\n#\tdefine AVIVO_DC_I2C_SW_WANTS_TO_USE_I2C\t\t(1 << 0)\n#\tdefine AVIVO_DC_I2C_SW_CAN_USE_I2C\t\t(1 << 1)\n#\tdefine AVIVO_DC_I2C_SW_DONE_USING_I2C\t\t(1 << 8)\n#\tdefine AVIVO_DC_I2C_HW_NEEDS_I2C\t\t(1 << 9)\n#\tdefine AVIVO_DC_I2C_ABORT_HDCP_I2C\t\t(1 << 16)\n#\tdefine AVIVO_DC_I2C_HW_USING_I2C\t\t(1 << 17)\n\n#define AVIVO_DC_GPIO_DDC1_MASK \t\t        0x7e40\n#define AVIVO_DC_GPIO_DDC1_A \t\t                0x7e44\n#define AVIVO_DC_GPIO_DDC1_EN \t\t                0x7e48\n#define AVIVO_DC_GPIO_DDC1_Y \t\t                0x7e4c\n\n#define AVIVO_DC_GPIO_DDC2_MASK \t\t        0x7e50\n#define AVIVO_DC_GPIO_DDC2_A \t\t                0x7e54\n#define AVIVO_DC_GPIO_DDC2_EN \t\t                0x7e58\n#define AVIVO_DC_GPIO_DDC2_Y \t\t                0x7e5c\n\n#define AVIVO_DC_GPIO_DDC3_MASK \t\t        0x7e60\n#define AVIVO_DC_GPIO_DDC3_A \t\t                0x7e64\n#define AVIVO_DC_GPIO_DDC3_EN \t\t                0x7e68\n#define AVIVO_DC_GPIO_DDC3_Y \t\t                0x7e6c\n\n#define AVIVO_DISP_INTERRUPT_STATUS                             0x7edc\n#       define AVIVO_D1_VBLANK_INTERRUPT                        (1 << 4)\n#       define AVIVO_D2_VBLANK_INTERRUPT                        (1 << 5)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}