{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521546578506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521546578506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 12:49:38 2018 " "Processing started: Tue Mar 20 12:49:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521546578506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521546578506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicle -c ProcesadorMulticicle " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicle -c ProcesadorMulticicle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521546578506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1521546578755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/proc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "datapath.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521546579100 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc " "Elaborating entity \"proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521546579132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control unidad_control:unidad_control0 " "Elaborating entity \"unidad_control\" for hierarchy \"unidad_control:unidad_control0\"" {  } { { "proc.vhd" "unidad_control0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/proc.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521546579132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l unidad_control:unidad_control0\|control_l:control_l0 " "Elaborating entity \"control_l\" for hierarchy \"unidad_control:unidad_control0\|control_l:control_l0\"" {  } { { "unidad_control.vhd" "control_l0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521546579132 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] control_l.vhd(61) " "Inferred latch for \"op\[0\]\" at control_l.vhd(61)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] control_l.vhd(61) " "Inferred latch for \"op\[1\]\" at control_l.vhd(61)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[0\] control_l.vhd(54) " "Inferred latch for \"immed\[0\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[1\] control_l.vhd(54) " "Inferred latch for \"immed\[1\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[2\] control_l.vhd(54) " "Inferred latch for \"immed\[2\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[3\] control_l.vhd(54) " "Inferred latch for \"immed\[3\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[4\] control_l.vhd(54) " "Inferred latch for \"immed\[4\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[5\] control_l.vhd(54) " "Inferred latch for \"immed\[5\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[6\] control_l.vhd(54) " "Inferred latch for \"immed\[6\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[7\] control_l.vhd(54) " "Inferred latch for \"immed\[7\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[8\] control_l.vhd(54) " "Inferred latch for \"immed\[8\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[9\] control_l.vhd(54) " "Inferred latch for \"immed\[9\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[10\] control_l.vhd(54) " "Inferred latch for \"immed\[10\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[11\] control_l.vhd(54) " "Inferred latch for \"immed\[11\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[12\] control_l.vhd(54) " "Inferred latch for \"immed\[12\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[13\] control_l.vhd(54) " "Inferred latch for \"immed\[13\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[14\] control_l.vhd(54) " "Inferred latch for \"immed\[14\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[15\] control_l.vhd(54) " "Inferred latch for \"immed\[15\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521546579147 "|unidad_control|control_l:control_l0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi unidad_control:unidad_control0\|multi:multi0 " "Elaborating entity \"multi\" for hierarchy \"unidad_control:unidad_control0\|multi:multi0\"" {  } { { "unidad_control.vhd" "multi0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521546579147 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ldpc_l multi.vhd(78) " "VHDL Process Statement warning at multi.vhd(78): signal \"ldpc_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521546579147 "|proc|unidad_control:unidad_control0|multi:multi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrd_l multi.vhd(79) " "VHDL Process Statement warning at multi.vhd(79): signal \"wrd_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521546579147 "|proc|unidad_control:unidad_control0|multi:multi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_m_l multi.vhd(80) " "VHDL Process Statement warning at multi.vhd(80): signal \"wr_m_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521546579147 "|proc|unidad_control:unidad_control0|multi:multi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_b multi.vhd(81) " "VHDL Process Statement warning at multi.vhd(81): signal \"w_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521546579147 "|proc|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath0\"" {  } { { "proc.vhd" "datapath0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/proc.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521546579147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath0\|alu:alu0\"" {  } { { "datapath.vhd" "alu0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/datapath.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521546579147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:datapath0\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"datapath:datapath0\|regfile:regfile0\"" {  } { { "datapath.vhd" "regfile0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/datapath.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521546579147 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrd regfile.vhd(26) " "VHDL Process Statement warning at regfile.vhd(26): signal \"wrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/regfile.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1521546579147 "|proc|datapath:datapath0|regfile:regfile0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:datapath0\|regfile:regfile0\|regs " "RAM logic \"datapath:datapath0\|regfile:regfile0\|regs\" is uninferred due to inappropriate RAM size" {  } { { "regfile.vhd" "regs" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/regfile.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1521546579241 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1521546579241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidad_control:unidad_control0\|control_l:control_l0\|immed\[6\] " "Latch unidad_control:unidad_control0\|control_l:control_l0\|immed\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR unidad_control:unidad_control0\|bus_ir\[12\] " "Ports ENA and CLR on the latch are fed by the same signal unidad_control:unidad_control0\|bus_ir\[12\]" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521546579506 ""}  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521546579506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidad_control:unidad_control0\|control_l:control_l0\|immed\[7\] " "Latch unidad_control:unidad_control0\|control_l:control_l0\|immed\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR unidad_control:unidad_control0\|bus_ir\[12\] " "Ports ENA and CLR on the latch are fed by the same signal unidad_control:unidad_control0\|bus_ir\[12\]" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521546579506 ""}  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521546579506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521546579896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521546579896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "507 " "Implemented 507 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521546579943 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521546579943 ""} { "Info" "ICUT_CUT_TM_LCELLS" "455 " "Implemented 455 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521546579943 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521546579943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521546579943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 12:49:39 2018 " "Processing ended: Tue Mar 20 12:49:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521546579943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521546579943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521546579943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521546579943 ""}
