<?xml version='1.0' encoding='utf-8'?>
<ns0:feed xmlns:ns0="http://www.w3.org/2005/Atom" xml:lang="en">
  <ns0:id>https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom</ns0:id>
  <ns0:title>GitHub Trending - systemverilog (daily)</ns0:title>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom" rel="self"/>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/" rel="alternate"/>
  <ns0:icon>https://github.githubassets.com/favicons/favicon.svg</ns0:icon>
  <ns0:updated>2025-09-08T00:00:00</ns0:updated>
  <ns0:author>
    <ns0:name>aazw</ns0:name>
  </ns0:author>
  <ns0:entry>
    <ns0:id>urn:github:chipsalliance:Cores-VeeR-EL2:1757289600</ns0:id>
    <ns0:title>chipsalliance/Cores-VeeR-EL2</ns0:title>
    <ns0:link href="https://github.com/chipsalliance/Cores-VeeR-EL2"/>
    <ns0:updated>2025-09-08T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/chipsalliance/Cores-VeeR-EL2"&gt;https://github.com/chipsalliance/Cores-VeeR-EL2&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;VeeR EL2 Core&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:chipsalliance:caliptra-ss:1757289600</ns0:id>
    <ns0:title>chipsalliance/caliptra-ss</ns0:title>
    <ns0:link href="https://github.com/chipsalliance/caliptra-ss"/>
    <ns0:updated>2025-09-08T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/chipsalliance/caliptra-ss"&gt;https://github.com/chipsalliance/caliptra-ss&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:openhwgroup:cv32e40p:1757289600</ns0:id>
    <ns0:title>openhwgroup/cv32e40p</ns0:title>
    <ns0:link href="https://github.com/openhwgroup/cv32e40p"/>
    <ns0:updated>2025-09-08T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/openhwgroup/cv32e40p"&gt;https://github.com/openhwgroup/cv32e40p&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
</ns0:feed>