Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: En_Head.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "En_Head.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "En_Head"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-fgg484

---- Source Options
Top Module Name                    : En_Head
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"IpCores"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/DCh.vhd" into library work
Parsing entity <DCh>.
Parsing architecture <DCh_a> of entity <dch>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/Dplus.vhd" into library work
Parsing entity <Dplus>.
Parsing architecture <Dplus_a> of entity <dplus>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/KCh.vhd" into library work
Parsing entity <KCh>.
Parsing architecture <KCh_a> of entity <kch>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/Kplus.vhd" into library work
Parsing entity <Kplus>.
Parsing architecture <Kplus_a> of entity <kplus>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/Inv_Ch.vhd" into library work
Parsing entity <Inv_Ch>.
Parsing architecture <Inv_Ch_a> of entity <inv_ch>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/Inv_Dplus.vhd" into library work
Parsing entity <Inv_Dplus>.
Parsing architecture <Inv_Dplus_a> of entity <inv_dplus>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/IpCores/Inv_Kplus.vhd" into library work
Parsing entity <Inv_Kplus>.
Parsing architecture <Inv_Kplus_a> of entity <inv_kplus>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd" into library work
Parsing entity <En_Dec_8b10b>.
Parsing architecture <Arq_Dec_8b10b> of entity <en_dec_8b10b>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd" into library work
Parsing entity <En_Cod_8b10b>.
Parsing architecture <Arq_Cod_8b10b> of entity <en_cod_8b10b>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Sources/LVDS_TX.vhd" into library work
Parsing entity <En_LVDS_TX>.
Parsing architecture <Arq_LVDS_TX> of entity <en_lvds_tx>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Sources/LVDS_RX.vhd" into library work
Parsing entity <En_LVDS_RX>.
Parsing architecture <Arq_LVDS_RX> of entity <en_lvds_rx>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Sources/Head.vhd" into library work
Parsing entity <En_Head>.
Parsing architecture <Arq_Head> of entity <en_head>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <En_Head> (architecture <Arq_Head>) from library <work>.

Elaborating entity <En_LVDS_TX> (architecture <Arq_LVDS_TX>) from library <work>.

Elaborating entity <En_Cod_8b10b> (architecture <Arq_Cod_8b10b>) from library <work>.

Elaborating entity <DCh> (architecture <DCh_a>) from library <work>.

Elaborating entity <Dplus> (architecture <Dplus_a>) from library <work>.

Elaborating entity <KCh> (architecture <KCh_a>) from library <work>.

Elaborating entity <Kplus> (architecture <Kplus_a>) from library <work>.
WARNING:HDLCompiler:321 - "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd" Line 149: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd" Line 150: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <En_LVDS_RX> (architecture <Arq_LVDS_RX>) from library <work>.

Elaborating entity <En_Dec_8b10b> (architecture <Arq_Dec_8b10b>) from library <work>.

Elaborating entity <Inv_Ch> (architecture <Inv_Ch_a>) from library <work>.

Elaborating entity <Inv_Dplus> (architecture <Inv_Dplus_a>) from library <work>.

Elaborating entity <Inv_Kplus> (architecture <Inv_Kplus_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <En_Head>.
    Related source file is "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Sources/Head.vhd".
    Summary:
	no macro.
Unit <En_Head> synthesized.

Synthesizing Unit <En_LVDS_TX>.
    Related source file is "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Sources/LVDS_TX.vhd".
INFO:Xst:3210 - "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Sources/LVDS_TX.vhd" line 37: Output port <Error> of the instance <Ins_Cod_Menos> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Sources/LVDS_TX.vhd" line 46: Output port <Error> of the instance <Ins_Cod_Mas> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <Cod_8b_In>.
    Found 10-bit register for signal <Buff_10b>.
    Found 31-bit register for signal <Index>.
    Found 31-bit register for signal <Count>.
    Found 1-bit register for signal <Next_Data>.
    Found 8-bit register for signal <SumCheck>.
    Found 6-bit register for signal <Polarity>.
    Found 1-bit register for signal <LVDSout>.
    Found 64-bit register for signal <Buff_Data>.
    Found 1-bit register for signal <DnK_Cod>.
    Found 14-bit subtractor for signal <BUS_0019_GND_5_o_sub_107_OUT> created at line 90.
    Found 31-bit adder for signal <Count[30]_GND_5_o_add_3_OUT> created at line 73.
    Found 8-bit adder for signal <SumCheck[7]_Buff_Data[7]_add_64_OUT> created at line 87.
    Found 8-bit adder for signal <SumCheck[7]_Buff_Data[15]_add_65_OUT> created at line 87.
    Found 8-bit adder for signal <SumCheck[7]_Buff_Data[23]_add_66_OUT> created at line 87.
    Found 8-bit adder for signal <SumCheck[7]_Buff_Data[31]_add_67_OUT> created at line 87.
    Found 8-bit adder for signal <SumCheck[7]_Buff_Data[39]_add_68_OUT> created at line 87.
    Found 8-bit adder for signal <SumCheck[7]_Buff_Data[47]_add_69_OUT> created at line 87.
    Found 8-bit adder for signal <SumCheck[7]_Buff_Data[55]_add_70_OUT> created at line 87.
    Found 8-bit adder for signal <SumCheck[7]_Buff_Data[63]_add_71_OUT> created at line 87.
    Found 2-bit adder for signal <n0262[1:0]> created at line 90.
    Found 3-bit adder for signal <n0265[2:0]> created at line 90.
    Found 4-bit adder for signal <n0268[3:0]> created at line 90.
    Found 5-bit adder for signal <n0271[4:0]> created at line 90.
    Found 6-bit adder for signal <n0274[5:0]> created at line 90.
    Found 7-bit adder for signal <n0277[6:0]> created at line 90.
    Found 8-bit adder for signal <n0280[7:0]> created at line 90.
    Found 9-bit adder for signal <n0283[8:0]> created at line 90.
    Found 10-bit adder for signal <n0286[9:0]> created at line 90.
    Found 13-bit adder for signal <n0289> created at line 90.
    Found 2-bit adder for signal <n0292[1:0]> created at line 100.
    Found 3-bit adder for signal <n0295[2:0]> created at line 100.
    Found 4-bit adder for signal <n0298[3:0]> created at line 100.
    Found 5-bit adder for signal <n0301[4:0]> created at line 100.
    Found 6-bit adder for signal <n0304[5:0]> created at line 100.
    Found 7-bit adder for signal <n0307[6:0]> created at line 100.
    Found 8-bit adder for signal <n0310[7:0]> created at line 100.
    Found 9-bit adder for signal <n0313[8:0]> created at line 100.
    Found 10-bit adder for signal <n0316[9:0]> created at line 100.
    Found 13-bit adder for signal <n0319> created at line 100.
    Found 31-bit subtractor for signal <GND_5_o_GND_5_o_sub_2_OUT<30:0>> created at line 70.
    Found 29-bit subtractor for signal <GND_5_o_GND_5_o_sub_7_OUT<28:0>> created at line 86.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_8_OUT<6:0>> created at line 86.
    Found 6-bit subtractor for signal <BUS_0049_GND_5_o_sub_145_OUT<5:0>> created at line 100.
    Found 1-bit 10-to-1 multiplexer for signal <Index[3]_X_5_o_Mux_0_o> created at line 69.
    Found 14-bit comparator greater for signal <GND_5_o_BUS_0019_LessThan_108_o> created at line 90
    Found 3-bit comparator equal for signal <Cod_10b_Out_Menos[9]_Buff_10b[2]_equal_109_o> created at line 91
    Found 3-bit comparator equal for signal <Cod_10b_Out_Mas[9]_Buff_10b[2]_equal_134_o> created at line 99
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred 161 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <En_LVDS_TX> synthesized.

Synthesizing Unit <En_Cod_8b10b>.
    Related source file is "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <En_Cod_8b10b> synthesized.

Synthesizing Unit <En_LVDS_RX>.
    Related source file is "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Sources/LVDS_RX.vhd".
INFO:Xst:3210 - "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/LVDS_ISE/Sources/LVDS_RX.vhd" line 35: Output port <nRD> of the instance <Ins_Dec> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <Init>.
    Found 31-bit register for signal <Count_bit>.
    Found 31-bit register for signal <Count_byte>.
    Found 8-bit register for signal <SumCheck>.
    Found 64-bit register for signal <Data_Out>.
    Found 1-bit register for signal <Ready>.
    Found 64-bit register for signal <sData_Out>.
    Found 10-bit register for signal <Dec_10b_In>.
    Found 31-bit adder for signal <Count_byte[30]_GND_14_o_add_11_OUT> created at line 68.
    Found 8-bit adder for signal <SumCheck[7]_Dec_8b_Out[7]_add_16_OUT> created at line 80.
    Found 31-bit adder for signal <Count_bit[30]_GND_14_o_add_20_OUT> created at line 83.
    Found 8-bit comparator equal for signal <SumCheck[7]_Dec_8b_Out[7]_equal_14_o> created at line 70
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 210 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <En_LVDS_RX> synthesized.

Synthesizing Unit <En_Dec_8b10b>.
    Related source file is "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd".
    Summary:
	inferred   8 Multiplexer(s).
Unit <En_Dec_8b10b> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 37
 10-bit adder                                          : 2
 13-bit adder                                          : 2
 14-bit subtractor                                     : 1
 2-bit adder                                           : 2
 29-bit subtractor                                     : 1
 3-bit adder                                           : 2
 31-bit adder                                          : 3
 31-bit subtractor                                     : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit adder                                           : 11
 9-bit adder                                           : 2
# Registers                                            : 18
 1-bit register                                        : 5
 10-bit register                                       : 2
 31-bit register                                       : 4
 6-bit register                                        : 1
 64-bit register                                       : 3
 8-bit register                                        : 3
# Comparators                                          : 4
 14-bit comparator greater                             : 1
 3-bit comparator equal                                : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 45
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 14
 10-bit 2-to-1 multiplexer                             : 6
 31-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 7
# Xors                                                 : 12
 1-bit xor2                                            : 1
 4-bit xor2                                            : 7
 6-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
Reading core <IpCores/DCh.ngc>.
Reading core <IpCores/KCh.ngc>.
Reading core <IpCores/Dplus.ngc>.
Reading core <IpCores/Kplus.ngc>.
Reading core <IpCores/Inv_Ch.ngc>.
Reading core <IpCores/Inv_Dplus.ngc>.
Reading core <IpCores/Inv_Kplus.ngc>.
Loading core <DCh> for timing and area information for instance <Ins_DCh>.
Loading core <KCh> for timing and area information for instance <Ins_KCh>.
Loading core <Dplus> for timing and area information for instance <Ins_Dplus>.
Loading core <Kplus> for timing and area information for instance <Ins_Kplus>.
Loading core <Inv_Ch> for timing and area information for instance <Ins_DCh>.
Loading core <Inv_Dplus> for timing and area information for instance <Ins_Dplus>.
Loading core <Inv_Kplus> for timing and area information for instance <Ins_Kplus>.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.

Synthesizing (advanced) Unit <En_LVDS_TX>.
The following registers are absorbed into counter <Index>: 1 register on signal <Index>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
	The following adders/subtractors are grouped into adder tree <Madd_n0286[9:0]_Madd1> :
 	<Madd_n0262[1:0]> in block <En_LVDS_TX>, 	<Madd_n0268[3:0]_Madd> in block <En_LVDS_TX>, 	<Madd_n0274[5:0]_Madd> in block <En_LVDS_TX>, 	<Madd_n0280[7:0]_Madd> in block <En_LVDS_TX>, 	<Madd_n0286[9:0]_Madd> in block <En_LVDS_TX>.
	The following adders/subtractors are grouped into adder tree <Madd_n0310[7:0]_Madd1> :
 	<Madd_n0292[1:0]> in block <En_LVDS_TX>, 	<Madd_n0298[3:0]_Madd> in block <En_LVDS_TX>, 	<Madd_n0304[5:0]_Madd> in block <En_LVDS_TX>, 	<Madd_n0310[7:0]_Madd> in block <En_LVDS_TX>.
Unit <En_LVDS_TX> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 19
 13-bit adder                                          : 1
 14-bit subtractor                                     : 1
 31-bit adder                                          : 2
 31-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 5-bit adder carry in                                  : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 9
# Adder Trees                                          : 2
 10-bit / 6-inputs adder tree                          : 1
 8-bit / 5-inputs adder tree                           : 1
# Counters                                             : 2
 31-bit down counter                                   : 1
 31-bit up counter                                     : 1
# Registers                                            : 309
 Flip-Flops                                            : 309
# Comparators                                          : 4
 14-bit comparator greater                             : 1
 3-bit comparator equal                                : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 45
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 14
 10-bit 2-to-1 multiplexer                             : 6
 31-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 7
# Xors                                                 : 12
 1-bit xor2                                            : 1
 4-bit xor2                                            : 7
 6-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Polarity_0> has a constant value of 0 in block <En_LVDS_TX>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <En_Head> ...

Optimizing unit <En_LVDS_TX> ...

Optimizing unit <En_LVDS_RX> ...

Optimizing unit <En_Dec_8b10b> ...
WARNING:Xst:1293 - FF/Latch <Ins_LVDS_TX/Count_30> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_29> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_28> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_27> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_26> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_25> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_24> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_23> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_22> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_21> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_20> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_19> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_18> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_17> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_16> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_15> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_14> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_13> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_12> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_11> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_10> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_9> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_8> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_7> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_6> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_5> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Count_4> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_29> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_28> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_30> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_27> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_26> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_25> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_24> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_23> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_22> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_21> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_20> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_19> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_18> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_17> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_16> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_15> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_14> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_13> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_12> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_11> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_10> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_9> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_8> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_7> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_6> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_5> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_LVDS_TX/Index_4> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block En_Head, actual ratio is 1.
FlipFlop Ins_LVDS_TX/DnK_Cod has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 317
 Flip-Flops                                            : 317

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : En_Head.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 945
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 68
#      LUT2                        : 124
#      LUT3                        : 31
#      LUT4                        : 76
#      LUT5                        : 101
#      LUT6                        : 170
#      MUXCY                       : 164
#      MUXF7                       : 18
#      VCC                         : 1
#      XORCY                       : 173
# FlipFlops/Latches                : 317
#      FD                          : 14
#      FDE                         : 138
#      FDR                         : 2
#      FDRE                        : 155
#      FDS                         : 2
#      FDSE                        : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 133
#      IBUF                        : 65
#      OBUF                        : 68

Device utilization summary:
---------------------------

Selected Device : xa7a100tfgg484-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             317  out of  126800     0%  
 Number of Slice LUTs:                  588  out of  63400     0%  
    Number used as Logic:               588  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    792
   Number with an unused Flip Flop:     475  out of    792    59%  
   Number with an unused LUT:           204  out of    792    25%  
   Number of fully used LUT-FF pairs:   113  out of    792    14%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                         134
 Number of bonded IOBs:                 134  out of    285    47%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 317   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.797ns (Maximum Frequency: 128.263MHz)
   Minimum input arrival time before clock: 1.734ns
   Maximum output required time after clock: 1.661ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.797ns (frequency: 128.263MHz)
  Total number of paths / destination ports: 2553151 / 564
-------------------------------------------------------------------------
Delay:               7.797ns (Levels of Logic = 22)
  Source:            Ins_LVDS_TX/Cod_8b_In_0 (FF)
  Destination:       Ins_LVDS_TX/Buff_10b_9 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Ins_LVDS_TX/Cod_8b_In_0 to Ins_LVDS_TX/Buff_10b_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            28   0.361   0.872  Ins_LVDS_TX/Cod_8b_In_0 (Ins_LVDS_TX/Cod_8b_In_0)
     LUT5:I0->O            1   0.097   0.355  Ins_LVDS_TX/Ins_Cod_Mas/Mmux_Dato_Out111311 (Ins_LVDS_TX/Ins_Cod_Mas/Mmux_Dato_Out11131)
     LUT6:I5->O            5   0.097   0.378  Ins_LVDS_TX/Ins_Cod_Mas/Mmux_Dato_Out1112 (Ins_LVDS_TX/Ins_Cod_Mas/Dxx_7_Case)
     LUT6:I5->O            4   0.097   0.760  Ins_LVDS_TX/Ins_Cod_Mas/Mmux_Dato_Out41 (Ins_LVDS_TX/Cod_10b_Out_Mas<3>)
     LUT6:I1->O            2   0.097   0.360  Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd3_xor<1>11 (Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd_13)
     LUT2:I1->O            1   0.097   0.355  Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd41 (Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd41)
     LUT3:I2->O            1   0.097   0.000  Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_lut<0>2 (Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_lut<0>2)
     MUXCY:S->O            1   0.353   0.000  Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>_1 (Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>_2 (Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>_3 (Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>_4 (Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>_5 (Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>_6 (Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>7)
     MUXCY:CI->O           0   0.023   0.000  Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>_7 (Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_cy<0>8)
     XORCY:CI->O           1   0.370   0.355  Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd4_xor<0>_8 (Ins_LVDS_TX/ADDERTREE_INTERNAL_Madd_94)
     LUT2:I1->O            1   0.097   0.000  Ins_LVDS_TX/Madd_n0289_lut<10> (Ins_LVDS_TX/Madd_n0289_lut<10>)
     MUXCY:S->O            1   0.353   0.000  Ins_LVDS_TX/Madd_n0289_cy<10> (Ins_LVDS_TX/Madd_n0289_cy<10>)
     XORCY:CI->O           1   0.370   0.339  Ins_LVDS_TX/Madd_n0289_xor<11> (Ins_LVDS_TX/n0289<11>)
     INV:I->O              1   0.113   0.000  Ins_LVDS_TX/Msub_BUS_0019_GND_5_o_sub_107_OUT_lut<11>_INV_0 (Ins_LVDS_TX/Msub_BUS_0019_GND_5_o_sub_107_OUT_lut<11>)
     MUXCY:S->O            1   0.353   0.000  Ins_LVDS_TX/Msub_BUS_0019_GND_5_o_sub_107_OUT_cy<11> (Ins_LVDS_TX/Msub_BUS_0019_GND_5_o_sub_107_OUT_cy<11>)
     MUXCY:CI->O           0   0.023   0.000  Ins_LVDS_TX/Msub_BUS_0019_GND_5_o_sub_107_OUT_cy<12> (Ins_LVDS_TX/Msub_BUS_0019_GND_5_o_sub_107_OUT_cy<12>)
     XORCY:CI->O          15   0.370   0.433  Ins_LVDS_TX/Msub_BUS_0019_GND_5_o_sub_107_OUT_xor<13> (Ins_LVDS_TX/BUS_0019_GND_5_o_sub_107_OUT<13>)
     LUT5:I4->O            1   0.097   0.000  Ins_LVDS_TX/Mmux_Buff_10b[9]_Cod_10b_Out_Menos[9]_mux_171_OUT81 (Ins_LVDS_TX/Buff_10b[9]_Cod_10b_Out_Menos[9]_mux_171_OUT<7>)
     FDE:D                     0.008          Ins_LVDS_TX/Buff_10b_7
    ----------------------------------------
    Total                      7.797ns (3.588ns logic, 4.209ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 382 / 381
-------------------------------------------------------------------------
Offset:              1.734ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       Ins_LVDS_TX/SumCheck_7 (FF)
  Destination Clock: CLK rising

  Data Path: RST to Ins_LVDS_TX/SumCheck_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           173   0.001   0.909  RST_IBUF (RST_IBUF)
     LUT6:I0->O            8   0.097   0.378  Ins_LVDS_TX/Reset_OR_DriverANDClockEnable1 (Ins_LVDS_TX/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.349          Ins_LVDS_TX/SumCheck_0
    ----------------------------------------
    Total                      1.734ns (0.447ns logic, 1.287ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 78 / 68
-------------------------------------------------------------------------
Offset:              1.661ns (Levels of Logic = 2)
  Source:            Ins_LVDS_RX/Dec_10b_In[8]_dff_0_9 (FF)
  Destination:       SeisCeros (PAD)
  Source Clock:      CLK rising

  Data Path: Ins_LVDS_RX/Dec_10b_In[8]_dff_0_9 to SeisCeros
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.361   0.864  Ins_LVDS_RX/Dec_10b_In[8]_dff_0_9 (Ins_LVDS_RX/Dec_10b_In[8]_dff_0_9)
     LUT6:I0->O            1   0.097   0.339  Ins_LVDS_RX/SeisCeros<9>1 (SeisCeros_OBUF)
     OBUF:I->O                 0.000          SeisCeros_OBUF (SeisCeros)
    ----------------------------------------
    Total                      1.661ns (0.458ns logic, 1.203ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.797|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 42.41 secs
 
--> 


Total memory usage is 882160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   58 (   0 filtered)
Number of infos    :    3 (   0 filtered)

