Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Wed Sep  3 20:27:29 2025
| Host             : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command          : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
| Design           : fpga
| Device           : xcku035-fbva676-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.556        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.002        |
| Device Static (W)        | 0.554        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 93.4         |
| Junction Temperature (C) | 31.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.090 |       11 |       --- |             --- |
| CLB Logic                |     0.065 |    23667 |       --- |             --- |
|   LUT as Logic           |     0.053 |    10469 |    203128 |            5.15 |
|   LUT as Distributed RAM |     0.007 |      242 |    112800 |            0.21 |
|   Register               |     0.005 |    10390 |    406256 |            2.56 |
|   CARRY8                 |    <0.001 |      144 |     30300 |            0.48 |
|   LUT as Shift Register  |    <0.001 |        4 |    112800 |           <0.01 |
|   F7/F8 Muxes            |    <0.001 |       19 |    242400 |           <0.01 |
|   Others                 |     0.000 |      445 |       --- |             --- |
| Signals                  |     0.133 |    21462 |       --- |             --- |
| Block RAM                |     0.200 |       41 |       540 |            7.59 |
| I/O                      |     0.002 |        7 |       312 |            2.24 |
| GTH                      |     2.215 |        8 |        16 |           50.00 |
| Hard IPs                 |     0.298 |        1 |       --- |             --- |
|   PCIE                   |     0.298 |        1 |         2 |           50.00 |
| Static Power             |     0.554 |          |           |                 |
| Total                    |     3.556 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.950 |     1.343 |       1.169 |      0.174 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.097 |       0.000 |      0.097 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.066 |       0.001 |      0.065 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.019 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram    |       0.950 |     0.018 |       0.005 |      0.013 |       NA    | Unspecified | NA         |
| MGTAVcc    |       1.000 |     1.108 |       1.080 |      0.028 |       NA    | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.642 |       0.631 |      0.011 |       NA    | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.027 |       0.027 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                   | Domain                                                                                                                                                                                                                                                                                                             | Constraint (ns) |
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| mcap_clk                | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/MCAPCLK                                                                                                                                                                                                                                                     |             8.0 |
| pcie_mgt_refclk         | pcie_mgt_refclk_p                                                                                                                                                                                                                                                                                                  |            10.0 |
| pcie_user_clk           | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                       |             4.0 |
| pipe_clk                | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK                                                                                                                                                                                                                                          |             4.0 |
| qpll1outclk_out[0]      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outclk_out[0]    |             0.2 |
| qpll1outclk_out[0]_1    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outclk_out[0]    |             0.2 |
| qpll1outrefclk_out[0]   | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outrefclk_out[0] |            10.0 |
| qpll1outrefclk_out[0]_1 | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outrefclk_out[0] |            10.0 |
| txoutclk_out[0]         | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0]              |             2.0 |
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| fpga                                           |     3.002 |
|   core_inst                                    |     0.216 |
|     axi_dma_ram_inst                           |     0.014 |
|     axi_ram_inst                               |     0.015 |
|     cc_mux_inst                                |     0.010 |
|       arb_inst                                 |     0.001 |
|     cq_demux_inst                              |     0.005 |
|     pcie_us_axi_dma_inst                       |     0.112 |
|       pcie_us_axi_dma_rd_inst                  |     0.033 |
|       pcie_us_axi_dma_wr_inst                  |     0.079 |
|     pcie_us_axi_master_inst                    |     0.050 |
|       cq_demux_inst                            |     0.004 |
|       pcie_us_axi_master_rd_inst               |     0.035 |
|       pcie_us_axi_master_wr_inst               |     0.011 |
|     pcie_us_axil_master_inst                   |     0.002 |
|     rc_reg                                     |     0.005 |
|   pcie3_ultrascale_inst                        |     2.784 |
|     inst                                       |     2.784 |
|       pcie3_ultrascale_0_gt_top_i              |     2.244 |
|       pcie3_ultrascale_0_pcie3_uscale_top_inst |     0.539 |
+------------------------------------------------+-----------+


