# functional simulator specification
-gpgpu_ptx_instruction_classification 0
-gpgpu_ptx_sim_mode 0
-gpgpu_ptx_force_max_capability 20 
-save_embedded_ptx 1 

# high level architecture configuration
-gpgpu_n_clusters 16
-gpgpu_n_cores_per_cluster 1
-gpgpu_n_mem 8 
-gpgpu_clock_domains 700.0:700.0:700.0:924.0

# shader core pipeline config
-gpgpu_shader_registers 32768
-gpgpu_shader_core_pipeline 1536:32 
-gpgpu_shader_cta 8
-gpgpu_simd_model 1 

# Pipeline widths and number of FUs
# ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_pipeline_widths 2,1,1,2,1,1,2
-gpgpu_num_sp_units 2
-gpgpu_num_sfu_units 1

# Instruction latencies and initiation intervals
# "ADD,MAX,MUL,MAD,DIV"
-ptx_opcode_latency_int 4,13,4,5,145
-ptx_opcode_initiation_int 1,2,2,1,8
-ptx_opcode_latency_fp 4,13,4,5,39
-ptx_opcode_initiation_fp 1,2,1,1,4
-ptx_opcode_latency_dp 8,19,8,8,330
-ptx_opcode_initiation_dp 8,16,8,8,130

# memory stage behaviour
-gpgpu_shmem_size 49152
-gpgpu_cache:il1 4:128:4,L:R:f:N,A:2:32,4
-gpgpu_tex_cache:l1 4:128:24,L:R:m:N,F:128:4,128:2
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4
-gpgpu_cache:dl2 128:128:8,L:B:m:W,A:32:4,4
-gpgpu_cache:dl2_texture_only 0

# enable operand collector 
-gpgpu_operand_collector_num_units_sp 6
-gpgpu_operand_collector_num_units_sfu 8
-gpgpu_operand_collector_num_in_ports_sp 2
-gpgpu_operand_collector_num_out_ports_sp 2
-gpgpu_num_reg_banks 16

# shared memory bankconflict detection 
-gpgpu_shmem_num_banks 32
-gpgpu_shmem_limited_broadcast 0
-gpgpu_shmem_warp_parts 1
-gpgpu_max_insn_issue_per_warp 1

# interconnection
-network_mode 1 
-inter_config_file baseline_icnt_config.txt

# memory partition latency config 
-rop_latency 80
-dram_latency 100

# dram model config
-gpgpu_dram_scheduler 1
-gpgpu_dram_sched_queue_size 16


# for Fermi, bus width is 384bits, this is 8 bytes (4 bytes at each DRAM chip) per memory partition
-gpgpu_n_mem_per_ctrlr 2
-gpgpu_dram_buswidth 4
-gpgpu_dram_burst_length 4
-gpgpu_mem_address_mask 1
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS

# GDDR5 timing from hynix H5GQ1H24AFR
-gpgpu_dram_timing_opt 16:2:6:12:28:12:40:12:4:5:12:4:3:2
-gpgpu_dram_timing_opt "nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40:
                        CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2"

# GDDR3
#-gpgpu_dram_timing_opt 8:2:8:12:25:10:35:10:7:6:11

# Fermi has two schedulers per core
-gpgpu_num_sched_per_core 2
# Two Level Scheduler
#-gpgpu_scheduler tl:16
# Loose round robbin scheduler
-gpgpu_scheduler lrr

# stat collection
-gpgpu_memlatency_stat 14 
-gpgpu_runtime_stat 50000
-enable_ptx_file_line_stats 1

# enable SASS execution
#-gpgpu_ptx_convert_to_ptxplus 1
#-gpgpu_ptx_save_converted_ptxplus 1

-visualizer_enabled 0
-gpu_deadlock_threshold 128000

# Ruby related parameters
-use_ruby 1
-ruby_is_CMP 1
-ruby_garnet 1
-ruby_l1_t_per_cycle 1
-ruby_l2_t_per_cycle 1

# Ruby protocol specific
-ruby_send_memfence_to_protocol 0
-ruby_vns 4
#-ruby_flush_L1D 1

# Ruby cache config
-ruby_l1_assoc 4
-ruby_l1_sets_bits 6
-ruby_l2_assoc 8
-ruby_l2_sets_bits 9
-ruby_glc_assoc 16
-ruby_glc_sets_bits 9

# LRU, PSEDUO_LRU, NRR, NRU, RRIP
-ruby_l1_repl_policy PSEDUO_LRU
-ruby_l2_repl_policy RRIP
-ruby_glc_repl_policy RRIP
