===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 20.9630 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.5056 ( 14.4%)    3.5056 ( 16.7%)  FIR Parser
    6.1975 ( 25.5%)    4.5316 ( 21.6%)  'firrtl.circuit' Pipeline
    1.1420 (  4.7%)    0.5713 (  2.7%)    'firrtl.module' Pipeline
    0.9875 (  4.1%)    0.4977 (  2.4%)      CSE
    0.0016 (  0.0%)    0.0013 (  0.0%)        (A) DominanceInfo
    0.1511 (  0.6%)    0.0786 (  0.4%)      LowerCHIRRTLPass
    0.1193 (  0.5%)    0.1193 (  0.6%)    InferWidths
    0.4232 (  1.7%)    0.4232 (  2.0%)    InferResets
    0.0403 (  0.2%)    0.0403 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0395 (  0.2%)    0.0395 (  0.2%)    PrefixModules
    0.3281 (  1.4%)    0.3281 (  1.6%)    LowerFIRRTLTypes
    1.4837 (  6.1%)    0.7420 (  3.5%)    'firrtl.module' Pipeline
    0.5015 (  2.1%)    0.2601 (  1.2%)      ExpandWhens
    0.0155 (  0.1%)    0.0092 (  0.0%)      RemoveResets
    0.9621 (  4.0%)    0.4890 (  2.3%)      Canonicalizer
    0.1878 (  0.8%)    0.1878 (  0.9%)    Inliner
    1.5006 (  6.2%)    1.5006 (  7.2%)    IMConstProp
    0.0375 (  0.2%)    0.0375 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.7054 (  2.9%)    0.3528 (  1.7%)    'firrtl.module' Pipeline
    0.7035 (  2.9%)    0.3518 (  1.7%)      Canonicalizer
    0.1489 (  0.6%)    0.1489 (  0.7%)    CreateSiFiveMetadata
    0.1132 (  0.5%)    0.1132 (  0.5%)    EmitOMIR
    0.0380 (  0.2%)    0.0380 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.1038 (  4.5%)    1.1038 (  5.3%)  LowerFIRRTLToHW
    0.2538 (  1.0%)    0.2538 (  1.2%)  HWMemSimImpl
    3.2659 ( 13.5%)    1.6332 (  7.8%)  'hw.module' Pipeline
    0.3130 (  1.3%)    0.1683 (  0.8%)    HWCleanup
    0.6438 (  2.7%)    0.3351 (  1.6%)    CSE
    0.0011 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    1.9253 (  7.9%)    0.9803 (  4.7%)    Canonicalizer
    0.0132 (  0.1%)    0.0079 (  0.0%)    HWLegalizeModules
    0.3616 (  1.5%)    0.1867 (  0.9%)    PrettifyVerilog
    9.9275 ( 40.9%)    9.9275 ( 47.4%)  ExportVerilog
    0.0047 (  0.0%)    0.0047 (  0.0%)  Rest
   24.2621 (100.0%)   20.9630 (100.0%)  Total

{
  totalTime: 20.997,
  maxMemory: 821698560
}
