

================================================================
== Vitis HLS Report for 'keccak_absorb_once_hls_Pipeline_absorb_word_loop'
================================================================
* Date:           Tue Aug  5 17:14:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_256_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynq
* Target device:  xa7z010-clg400-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       71|       71|  0.710 us|  0.710 us|   70|   70|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- absorb_word_loop  |       69|       69|         5|          4|          1|    17|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    148|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     25|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    156|    -|
|Register         |        -|   -|    171|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    171|    329|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_11_3_64_1_1_U6  |sparsemux_11_3_64_1_1  |        0|   0|  0|  25|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |Total                     |                       |        0|   0|  0|  25|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln281_1_fu_317_p2   |         +|   0|  0|  13|          10|           6|
    |add_ln281_2_fu_485_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln281_fu_308_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln283_fu_354_p2     |         +|   0|  0|  12|          11|          11|
    |icmp_ln281_1_fu_491_p2  |      icmp|   0|  0|  13|           5|           3|
    |icmp_ln281_fu_302_p2    |      icmp|   0|  0|  13|           5|           5|
    |select_ln281_fu_497_p3  |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln283_fu_575_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 148|         107|          94|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  25|          5|    1|          5|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i              |   9|          2|    5|         10|
    |ap_sig_allocacmp_phi_mul7_load  |   9|          2|   10|         20|
    |i_1_fu_116                      |   9|          2|    5|         10|
    |in_r_address0_local             |  25|          5|   11|         55|
    |in_r_address1_local             |  25|          5|   11|         55|
    |phi_mul7_fu_112                 |   9|          2|   10|         20|
    |phi_urem9_fu_108                |   9|          2|    5|         10|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 156|         33|   62|        193|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_1_fu_116                   |   5|   0|    5|          0|
    |icmp_ln281_reg_606           |   1|   0|    1|          0|
    |in_r_load_1_reg_678          |   8|   0|    8|          0|
    |in_r_load_2_reg_698          |   8|   0|    8|          0|
    |in_r_load_3_reg_703          |   8|   0|    8|          0|
    |in_r_load_4_reg_718          |   8|   0|    8|          0|
    |in_r_load_5_reg_723          |   8|   0|    8|          0|
    |in_r_load_reg_673            |   8|   0|    8|          0|
    |phi_mul7_fu_112              |  10|   0|   10|          0|
    |phi_urem9_fu_108             |   5|   0|    5|          0|
    |s_0_addr_reg_639             |   2|   0|    3|          1|
    |s_1_addr_reg_645             |   2|   0|    3|          1|
    |s_2_addr_reg_651             |   2|   0|    3|          1|
    |s_3_addr_reg_657             |   2|   0|    3|          1|
    |s_4_addr_reg_663             |   2|   0|    3|          1|
    |tmp_4_reg_620                |   9|   0|    9|          0|
    |tmp_5_reg_634                |   1|   0|    1|          0|
    |tmp_7_reg_626                |   8|   0|    8|          0|
    |tmp_reg_693                  |  64|   0|   64|          0|
    |trunc_ln281_reg_669          |   3|   0|    3|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 171|   0|  176|          5|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  keccak_absorb_once_hls_Pipeline_absorb_word_loop|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  keccak_absorb_once_hls_Pipeline_absorb_word_loop|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  keccak_absorb_once_hls_Pipeline_absorb_word_loop|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  keccak_absorb_once_hls_Pipeline_absorb_word_loop|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  keccak_absorb_once_hls_Pipeline_absorb_word_loop|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  keccak_absorb_once_hls_Pipeline_absorb_word_loop|  return value|
|s_4_address0   |  out|    3|   ap_memory|                                               s_4|         array|
|s_4_ce0        |  out|    1|   ap_memory|                                               s_4|         array|
|s_4_we0        |  out|    1|   ap_memory|                                               s_4|         array|
|s_4_d0         |  out|   64|   ap_memory|                                               s_4|         array|
|s_4_address1   |  out|    3|   ap_memory|                                               s_4|         array|
|s_4_ce1        |  out|    1|   ap_memory|                                               s_4|         array|
|s_4_q1         |   in|   64|   ap_memory|                                               s_4|         array|
|s_3_address0   |  out|    3|   ap_memory|                                               s_3|         array|
|s_3_ce0        |  out|    1|   ap_memory|                                               s_3|         array|
|s_3_we0        |  out|    1|   ap_memory|                                               s_3|         array|
|s_3_d0         |  out|   64|   ap_memory|                                               s_3|         array|
|s_3_address1   |  out|    3|   ap_memory|                                               s_3|         array|
|s_3_ce1        |  out|    1|   ap_memory|                                               s_3|         array|
|s_3_q1         |   in|   64|   ap_memory|                                               s_3|         array|
|s_2_address0   |  out|    3|   ap_memory|                                               s_2|         array|
|s_2_ce0        |  out|    1|   ap_memory|                                               s_2|         array|
|s_2_we0        |  out|    1|   ap_memory|                                               s_2|         array|
|s_2_d0         |  out|   64|   ap_memory|                                               s_2|         array|
|s_2_address1   |  out|    3|   ap_memory|                                               s_2|         array|
|s_2_ce1        |  out|    1|   ap_memory|                                               s_2|         array|
|s_2_q1         |   in|   64|   ap_memory|                                               s_2|         array|
|s_1_address0   |  out|    3|   ap_memory|                                               s_1|         array|
|s_1_ce0        |  out|    1|   ap_memory|                                               s_1|         array|
|s_1_we0        |  out|    1|   ap_memory|                                               s_1|         array|
|s_1_d0         |  out|   64|   ap_memory|                                               s_1|         array|
|s_1_address1   |  out|    3|   ap_memory|                                               s_1|         array|
|s_1_ce1        |  out|    1|   ap_memory|                                               s_1|         array|
|s_1_q1         |   in|   64|   ap_memory|                                               s_1|         array|
|s_0_address0   |  out|    3|   ap_memory|                                               s_0|         array|
|s_0_ce0        |  out|    1|   ap_memory|                                               s_0|         array|
|s_0_we0        |  out|    1|   ap_memory|                                               s_0|         array|
|s_0_d0         |  out|   64|   ap_memory|                                               s_0|         array|
|s_0_address1   |  out|    3|   ap_memory|                                               s_0|         array|
|s_0_ce1        |  out|    1|   ap_memory|                                               s_0|         array|
|s_0_q1         |   in|   64|   ap_memory|                                               s_0|         array|
|empty          |   in|   11|     ap_none|                                             empty|        scalar|
|in_r_address0  |  out|   11|   ap_memory|                                              in_r|         array|
|in_r_ce0       |  out|    1|   ap_memory|                                              in_r|         array|
|in_r_q0        |   in|    8|   ap_memory|                                              in_r|         array|
|in_r_address1  |  out|   11|   ap_memory|                                              in_r|         array|
|in_r_ce1       |  out|    1|   ap_memory|                                              in_r|         array|
|in_r_q1        |   in|    8|   ap_memory|                                              in_r|         array|
+---------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_urem9 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_urem9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul7 = alloca i32 1"   --->   Operation 9 'alloca' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [../fips202.c:281]   --->   Operation 10 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty"   --->   Operation 12 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln281 = store i5 0, i5 %i_1" [../fips202.c:281]   --->   Operation 13 'store' 'store_ln281' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %phi_mul7"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %phi_urem9"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i5 %i_1" [../fips202.c:281]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%icmp_ln281 = icmp_eq  i5 %i, i5 17" [../fips202.c:281]   --->   Operation 18 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.78ns)   --->   "%add_ln281 = add i5 %i, i5 1" [../fips202.c:281]   --->   Operation 19 'add' 'add_ln281' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln281 = br i1 %icmp_ln281, void %for.body6.split, void %for.end13.exitStub" [../fips202.c:281]   --->   Operation 20 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul7_load = load i10 %phi_mul7" [../fips202.c:281]   --->   Operation 21 'load' 'phi_mul7_load' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln281_1 = add i10 %phi_mul7_load, i10 52" [../fips202.c:281]   --->   Operation 22 'add' 'add_ln281_1' <Predicate = (!icmp_ln281)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %phi_mul7_load, i32 8, i32 9" [../fips202.c:281]   --->   Operation 23 'partselect' 'tmp_2' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i2 %tmp_2" [../fips202.c:281]   --->   Operation 24 'zext' 'zext_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i, i3 0" [../fips202.c:283]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i8 %shl_ln" [../fips202.c:283]   --->   Operation 26 'zext' 'zext_ln283' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.63ns)   --->   "%add_ln283 = add i11 %zext_ln283, i11 %tmp_1" [../fips202.c:283]   --->   Operation 27 'add' 'add_ln283' <Predicate = (!icmp_ln281)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i11 %add_ln283" [../fips202.c:27->../fips202.c:283]   --->   Operation 28 'zext' 'zext_ln27' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i8 %in_r, i64 0, i64 %zext_ln27" [../fips202.c:27->../fips202.c:283]   --->   Operation 29 'getelementptr' 'in_r_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%in_r_load = load i11 %in_r_addr" [../fips202.c:27->../fips202.c:283]   --->   Operation 30 'load' 'in_r_load' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln283, i32 1, i32 10" [../fips202.c:27->../fips202.c:283]   --->   Operation 31 'partselect' 'tmp_3' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp_3, i1 1" [../fips202.c:27->../fips202.c:283]   --->   Operation 32 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i11 %or_ln" [../fips202.c:27->../fips202.c:283]   --->   Operation 33 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_r_addr_1 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_1" [../fips202.c:27->../fips202.c:283]   --->   Operation 34 'getelementptr' 'in_r_addr_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%in_r_load_1 = load i11 %in_r_addr_1" [../fips202.c:27->../fips202.c:283]   --->   Operation 35 'load' 'in_r_load_1' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln283, i32 2, i32 10" [../fips202.c:27->../fips202.c:283]   --->   Operation 36 'partselect' 'tmp_4' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln283, i32 3, i32 10" [../fips202.c:27->../fips202.c:283]   --->   Operation 37 'partselect' 'tmp_7' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln283, i32 1" [../fips202.c:27->../fips202.c:283]   --->   Operation 38 'bitselect' 'tmp_5' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%s_0_addr = getelementptr i64 %s_0, i64 0, i64 %zext_ln281" [../fips202.c:283]   --->   Operation 39 'getelementptr' 's_0_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%s_1_addr = getelementptr i64 %s_1, i64 0, i64 %zext_ln281" [../fips202.c:283]   --->   Operation 40 'getelementptr' 's_1_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%s_2_addr = getelementptr i64 %s_2, i64 0, i64 %zext_ln281" [../fips202.c:283]   --->   Operation 41 'getelementptr' 's_2_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%s_3_addr = getelementptr i64 %s_3, i64 0, i64 %zext_ln281" [../fips202.c:283]   --->   Operation 42 'getelementptr' 's_3_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%s_4_addr = getelementptr i64 %s_4, i64 0, i64 %zext_ln281" [../fips202.c:283]   --->   Operation 43 'getelementptr' 's_4_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%s_0_load = load i3 %s_0_addr" [../fips202.c:283]   --->   Operation 44 'load' 's_0_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%s_1_load = load i3 %s_1_addr" [../fips202.c:283]   --->   Operation 45 'load' 's_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%s_2_load = load i3 %s_2_addr" [../fips202.c:283]   --->   Operation 46 'load' 's_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%s_3_load = load i3 %s_3_addr" [../fips202.c:283]   --->   Operation 47 'load' 's_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%s_4_load = load i3 %s_4_addr" [../fips202.c:283]   --->   Operation 48 'load' 's_4_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln281 = store i5 %add_ln281, i5 %i_1" [../fips202.c:281]   --->   Operation 49 'store' 'store_ln281' <Predicate = (!icmp_ln281)> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln281 = store i10 %add_ln281_1, i10 %phi_mul7" [../fips202.c:281]   --->   Operation 50 'store' 'store_ln281' <Predicate = (!icmp_ln281)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%phi_urem9_load = load i5 %phi_urem9" [../fips202.c:281]   --->   Operation 51 'load' 'phi_urem9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i5 %phi_urem9_load" [../fips202.c:281]   --->   Operation 52 'trunc' 'trunc_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 53 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load = load i11 %in_r_addr" [../fips202.c:27->../fips202.c:283]   --->   Operation 53 'load' 'in_r_load' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_1 = load i11 %in_r_addr_1" [../fips202.c:27->../fips202.c:283]   --->   Operation 54 'load' 'in_r_load_1' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln27_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp_4, i2 2" [../fips202.c:27->../fips202.c:283]   --->   Operation 55 'bitconcatenate' 'or_ln27_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i11 %or_ln27_1" [../fips202.c:27->../fips202.c:283]   --->   Operation 56 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%in_r_addr_2 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_2" [../fips202.c:27->../fips202.c:283]   --->   Operation 57 'getelementptr' 'in_r_addr_2' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%in_r_load_2 = load i11 %in_r_addr_2" [../fips202.c:27->../fips202.c:283]   --->   Operation 58 'load' 'in_r_load_2' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln27_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp_4, i2 3" [../fips202.c:27->../fips202.c:283]   --->   Operation 59 'bitconcatenate' 'or_ln27_2' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i11 %or_ln27_2" [../fips202.c:27->../fips202.c:283]   --->   Operation 60 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%in_r_addr_3 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_3" [../fips202.c:27->../fips202.c:283]   --->   Operation 61 'getelementptr' 'in_r_addr_3' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%in_r_load_3 = load i11 %in_r_addr_3" [../fips202.c:27->../fips202.c:283]   --->   Operation 62 'load' 'in_r_load_3' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_2 : Operation 63 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_0_load = load i3 %s_0_addr" [../fips202.c:283]   --->   Operation 63 'load' 's_0_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 64 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_1_load = load i3 %s_1_addr" [../fips202.c:283]   --->   Operation 64 'load' 's_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 65 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_2_load = load i3 %s_2_addr" [../fips202.c:283]   --->   Operation 65 'load' 's_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 66 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_3_load = load i3 %s_3_addr" [../fips202.c:283]   --->   Operation 66 'load' 's_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 67 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_4_load = load i3 %s_4_addr" [../fips202.c:283]   --->   Operation 67 'load' 's_4_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 68 [1/1] (1.94ns)   --->   "%tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.5i64.i64.i3, i3 0, i64 %s_0_load, i3 1, i64 %s_1_load, i3 2, i64 %s_2_load, i3 3, i64 %s_3_load, i3 4, i64 %s_4_load, i64 0, i3 %trunc_ln281" [../fips202.c:283]   --->   Operation 68 'sparsemux' 'tmp' <Predicate = (!icmp_ln281)> <Delay = 1.94> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.65ns)   --->   "%switch_ln283 = switch i3 %trunc_ln281, void %arrayidx1014.case.4, i3 0, void %arrayidx1014.case.0, i3 1, void %arrayidx1014.case.1, i3 2, void %arrayidx1014.case.2, i3 3, void %arrayidx1014.case.3" [../fips202.c:283]   --->   Operation 69 'switch' 'switch_ln283' <Predicate = (!icmp_ln281)> <Delay = 1.65>
ST_2 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln281_2 = add i5 %phi_urem9_load, i5 1" [../fips202.c:281]   --->   Operation 70 'add' 'add_ln281_2' <Predicate = (!icmp_ln281)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.78ns)   --->   "%icmp_ln281_1 = icmp_eq  i5 %phi_urem9_load, i5 4" [../fips202.c:281]   --->   Operation 71 'icmp' 'icmp_ln281_1' <Predicate = (!icmp_ln281)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.21ns)   --->   "%select_ln281 = select i1 %icmp_ln281_1, i5 0, i5 %add_ln281_2" [../fips202.c:281]   --->   Operation 72 'select' 'select_ln281' <Predicate = (!icmp_ln281)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln281 = store i5 %select_ln281, i5 %phi_urem9" [../fips202.c:281]   --->   Operation 73 'store' 'store_ln281' <Predicate = (!icmp_ln281)> <Delay = 1.58>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln281 = br void %for.body6" [../fips202.c:281]   --->   Operation 74 'br' 'br_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (icmp_ln281)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 75 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_2 = load i11 %in_r_addr_2" [../fips202.c:27->../fips202.c:283]   --->   Operation 75 'load' 'in_r_load_2' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_3 : Operation 76 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_3 = load i11 %in_r_addr_3" [../fips202.c:27->../fips202.c:283]   --->   Operation 76 'load' 'in_r_load_3' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln27_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_7, i3 4" [../fips202.c:27->../fips202.c:283]   --->   Operation 77 'bitconcatenate' 'or_ln27_3' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i11 %or_ln27_3" [../fips202.c:27->../fips202.c:283]   --->   Operation 78 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%in_r_addr_4 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_4" [../fips202.c:27->../fips202.c:283]   --->   Operation 79 'getelementptr' 'in_r_addr_4' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (3.25ns)   --->   "%in_r_load_4 = load i11 %in_r_addr_4" [../fips202.c:27->../fips202.c:283]   --->   Operation 80 'load' 'in_r_load_4' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln27_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i1.i1.i1, i8 %tmp_7, i1 1, i1 %tmp_5, i1 1" [../fips202.c:27->../fips202.c:283]   --->   Operation 81 'bitconcatenate' 'or_ln27_4' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i11 %or_ln27_4" [../fips202.c:27->../fips202.c:283]   --->   Operation 82 'zext' 'zext_ln27_5' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%in_r_addr_5 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_5" [../fips202.c:27->../fips202.c:283]   --->   Operation 83 'getelementptr' 'in_r_addr_5' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%in_r_load_5 = load i11 %in_r_addr_5" [../fips202.c:27->../fips202.c:283]   --->   Operation 84 'load' 'in_r_load_5' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 85 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_4 = load i11 %in_r_addr_4" [../fips202.c:27->../fips202.c:283]   --->   Operation 85 'load' 'in_r_load_4' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 86 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_5 = load i11 %in_r_addr_5" [../fips202.c:27->../fips202.c:283]   --->   Operation 86 'load' 'in_r_load_5' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln27_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_7, i3 6" [../fips202.c:27->../fips202.c:283]   --->   Operation 87 'bitconcatenate' 'or_ln27_5' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i11 %or_ln27_5" [../fips202.c:27->../fips202.c:283]   --->   Operation 88 'zext' 'zext_ln27_6' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%in_r_addr_6 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_6" [../fips202.c:27->../fips202.c:283]   --->   Operation 89 'getelementptr' 'in_r_addr_6' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%in_r_load_6 = load i11 %in_r_addr_6" [../fips202.c:27->../fips202.c:283]   --->   Operation 90 'load' 'in_r_load_6' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln27_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_7, i3 7" [../fips202.c:27->../fips202.c:283]   --->   Operation 91 'bitconcatenate' 'or_ln27_6' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i11 %or_ln27_6" [../fips202.c:27->../fips202.c:283]   --->   Operation 92 'zext' 'zext_ln27_7' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%in_r_addr_7 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_7" [../fips202.c:27->../fips202.c:283]   --->   Operation 93 'getelementptr' 'in_r_addr_7' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (3.25ns)   --->   "%in_r_load_7 = load i11 %in_r_addr_7" [../fips202.c:27->../fips202.c:283]   --->   Operation 94 'load' 'in_r_load_7' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 6.56>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln282 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../fips202.c:282]   --->   Operation 95 'specpipeline' 'specpipeline_ln282' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln281 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [../fips202.c:281]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln281 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../fips202.c:281]   --->   Operation 97 'specloopname' 'specloopname_ln281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_6 = load i11 %in_r_addr_6" [../fips202.c:27->../fips202.c:283]   --->   Operation 98 'load' 'in_r_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 99 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_7 = load i11 %in_r_addr_7" [../fips202.c:27->../fips202.c:283]   --->   Operation 99 'load' 'in_r_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln283_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %in_r_load_7, i8 %in_r_load_6, i8 %in_r_load_5, i8 %in_r_load_4, i8 %in_r_load_3, i8 %in_r_load_2, i8 %in_r_load_1, i8 %in_r_load" [../fips202.c:283]   --->   Operation 100 'bitconcatenate' 'or_ln283_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.99ns)   --->   "%xor_ln283 = xor i64 %tmp, i64 %or_ln283_6" [../fips202.c:283]   --->   Operation 101 'xor' 'xor_ln283' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln283 = store i64 %xor_ln283, i3 %s_3_addr" [../fips202.c:283]   --->   Operation 102 'store' 'store_ln283' <Predicate = (trunc_ln281 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln283 = br void %arrayidx1014.exit" [../fips202.c:283]   --->   Operation 103 'br' 'br_ln283' <Predicate = (trunc_ln281 == 3)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln283 = store i64 %xor_ln283, i3 %s_2_addr" [../fips202.c:283]   --->   Operation 104 'store' 'store_ln283' <Predicate = (trunc_ln281 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln283 = br void %arrayidx1014.exit" [../fips202.c:283]   --->   Operation 105 'br' 'br_ln283' <Predicate = (trunc_ln281 == 2)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln283 = store i64 %xor_ln283, i3 %s_1_addr" [../fips202.c:283]   --->   Operation 106 'store' 'store_ln283' <Predicate = (trunc_ln281 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln283 = br void %arrayidx1014.exit" [../fips202.c:283]   --->   Operation 107 'br' 'br_ln283' <Predicate = (trunc_ln281 == 1)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln283 = store i64 %xor_ln283, i3 %s_0_addr" [../fips202.c:283]   --->   Operation 108 'store' 'store_ln283' <Predicate = (trunc_ln281 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln283 = br void %arrayidx1014.exit" [../fips202.c:283]   --->   Operation 109 'br' 'br_ln283' <Predicate = (trunc_ln281 == 0)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln283 = store i64 %xor_ln283, i3 %s_4_addr" [../fips202.c:283]   --->   Operation 110 'store' 'store_ln283' <Predicate = (trunc_ln281 != 0 & trunc_ln281 != 1 & trunc_ln281 != 2 & trunc_ln281 != 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln283 = br void %arrayidx1014.exit" [../fips202.c:283]   --->   Operation 111 'br' 'br_ln283' <Predicate = (trunc_ln281 != 0 & trunc_ln281 != 1 & trunc_ln281 != 2 & trunc_ln281 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ s_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ s_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ s_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ s_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem9               (alloca           ) [ 011000]
phi_mul7                (alloca           ) [ 010000]
i_1                     (alloca           ) [ 010000]
specinterface_ln0       (specinterface    ) [ 000000]
tmp_1                   (read             ) [ 000000]
store_ln281             (store            ) [ 000000]
store_ln0               (store            ) [ 000000]
store_ln0               (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
i                       (load             ) [ 000000]
icmp_ln281              (icmp             ) [ 011110]
add_ln281               (add              ) [ 000000]
br_ln281                (br               ) [ 000000]
phi_mul7_load           (load             ) [ 000000]
add_ln281_1             (add              ) [ 000000]
tmp_2                   (partselect       ) [ 000000]
zext_ln281              (zext             ) [ 000000]
shl_ln                  (bitconcatenate   ) [ 000000]
zext_ln283              (zext             ) [ 000000]
add_ln283               (add              ) [ 000000]
zext_ln27               (zext             ) [ 000000]
in_r_addr               (getelementptr    ) [ 001000]
tmp_3                   (partselect       ) [ 000000]
or_ln                   (bitconcatenate   ) [ 000000]
zext_ln27_1             (zext             ) [ 000000]
in_r_addr_1             (getelementptr    ) [ 001000]
tmp_4                   (partselect       ) [ 001000]
tmp_7                   (partselect       ) [ 001110]
tmp_5                   (bitselect        ) [ 001100]
s_0_addr                (getelementptr    ) [ 011111]
s_1_addr                (getelementptr    ) [ 011111]
s_2_addr                (getelementptr    ) [ 011111]
s_3_addr                (getelementptr    ) [ 011111]
s_4_addr                (getelementptr    ) [ 011111]
store_ln281             (store            ) [ 000000]
store_ln281             (store            ) [ 000000]
phi_urem9_load          (load             ) [ 000000]
trunc_ln281             (trunc            ) [ 010111]
in_r_load               (load             ) [ 010111]
in_r_load_1             (load             ) [ 010111]
or_ln27_1               (bitconcatenate   ) [ 000000]
zext_ln27_2             (zext             ) [ 000000]
in_r_addr_2             (getelementptr    ) [ 000100]
or_ln27_2               (bitconcatenate   ) [ 000000]
zext_ln27_3             (zext             ) [ 000000]
in_r_addr_3             (getelementptr    ) [ 000100]
s_0_load                (load             ) [ 000000]
s_1_load                (load             ) [ 000000]
s_2_load                (load             ) [ 000000]
s_3_load                (load             ) [ 000000]
s_4_load                (load             ) [ 000000]
tmp                     (sparsemux        ) [ 010111]
switch_ln283            (switch           ) [ 000000]
add_ln281_2             (add              ) [ 000000]
icmp_ln281_1            (icmp             ) [ 000000]
select_ln281            (select           ) [ 000000]
store_ln281             (store            ) [ 000000]
br_ln281                (br               ) [ 000000]
in_r_load_2             (load             ) [ 010011]
in_r_load_3             (load             ) [ 010011]
or_ln27_3               (bitconcatenate   ) [ 000000]
zext_ln27_4             (zext             ) [ 000000]
in_r_addr_4             (getelementptr    ) [ 000010]
or_ln27_4               (bitconcatenate   ) [ 000000]
zext_ln27_5             (zext             ) [ 000000]
in_r_addr_5             (getelementptr    ) [ 000010]
in_r_load_4             (load             ) [ 010001]
in_r_load_5             (load             ) [ 010001]
or_ln27_5               (bitconcatenate   ) [ 000000]
zext_ln27_6             (zext             ) [ 000000]
in_r_addr_6             (getelementptr    ) [ 010001]
or_ln27_6               (bitconcatenate   ) [ 000000]
zext_ln27_7             (zext             ) [ 000000]
in_r_addr_7             (getelementptr    ) [ 010001]
specpipeline_ln282      (specpipeline     ) [ 000000]
speclooptripcount_ln281 (speclooptripcount) [ 000000]
specloopname_ln281      (specloopname     ) [ 000000]
in_r_load_6             (load             ) [ 000000]
in_r_load_7             (load             ) [ 000000]
or_ln283_6              (bitconcatenate   ) [ 000000]
xor_ln283               (xor              ) [ 000000]
store_ln283             (store            ) [ 000000]
br_ln283                (br               ) [ 000000]
store_ln283             (store            ) [ 000000]
br_ln283                (br               ) [ 000000]
store_ln283             (store            ) [ 000000]
br_ln283                (br               ) [ 000000]
store_ln283             (store            ) [ 000000]
br_ln283                (br               ) [ 000000]
store_ln283             (store            ) [ 000000]
br_ln283                (br               ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.5i64.i64.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="phi_urem9_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem9/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="phi_mul7_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul7/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_1_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="0"/>
<pin id="122" dir="0" index="1" bw="11" slack="0"/>
<pin id="123" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="in_r_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
<pin id="141" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_r_load/1 in_r_load_1/1 in_r_load_2/2 in_r_load_3/2 in_r_load_4/3 in_r_load_5/3 in_r_load_6/4 in_r_load_7/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="in_r_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr_1/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="s_0_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="2" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_0_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="s_1_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="2" slack="0"/>
<pin id="162" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_1_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="s_2_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_2_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="s_3_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="2" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_3_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="s_4_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="2" slack="0"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_4_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="4"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="0"/>
<pin id="191" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="192" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="193" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="194" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_0_load/1 store_ln283/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="4"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="0"/>
<pin id="201" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="202" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="203" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="204" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_1_load/1 store_ln283/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="4"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="0"/>
<pin id="211" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="212" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="213" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="214" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_2_load/1 store_ln283/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="4"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="0"/>
<pin id="221" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="222" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="223" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="224" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_3_load/1 store_ln283/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="4"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="0"/>
<pin id="231" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="232" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="234" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_4_load/1 store_ln283/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="in_r_addr_2_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="11" slack="0"/>
<pin id="240" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr_2/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="in_r_addr_3_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="11" slack="0"/>
<pin id="248" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr_3/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="in_r_addr_4_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="11" slack="0"/>
<pin id="256" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr_4/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="in_r_addr_5_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="11" slack="0"/>
<pin id="264" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr_5/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="in_r_addr_6_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="11" slack="0"/>
<pin id="272" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr_6/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="in_r_addr_7_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="11" slack="0"/>
<pin id="280" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr_7/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln281_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln0_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="10" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln0_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="5" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="i_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln281_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln281_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln281/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="phi_mul7_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul7_load/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln281_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln281_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="10" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="0" index="3" bw="5" slack="0"/>
<pin id="328" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln281_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="shl_ln_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="5" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln283_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln283/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln283_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="11" slack="0"/>
<pin id="357" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln283/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln27_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="11" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="0" index="3" bw="5" slack="0"/>
<pin id="370" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="0" index="1" bw="10" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln27_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="0" index="1" bw="11" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="0" index="3" bw="5" slack="0"/>
<pin id="393" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_7_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="11" slack="0"/>
<pin id="401" dir="0" index="2" bw="3" slack="0"/>
<pin id="402" dir="0" index="3" bw="5" slack="0"/>
<pin id="403" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="11" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln281_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="5" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln281_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="10" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="phi_urem9_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="1"/>
<pin id="428" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem9_load/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln281_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_ln27_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="0"/>
<pin id="435" dir="0" index="1" bw="9" slack="1"/>
<pin id="436" dir="0" index="2" bw="2" slack="0"/>
<pin id="437" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln27_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="or_ln27_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="11" slack="0"/>
<pin id="447" dir="0" index="1" bw="9" slack="1"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_2/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln27_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="0" index="1" bw="3" slack="0"/>
<pin id="460" dir="0" index="2" bw="64" slack="0"/>
<pin id="461" dir="0" index="3" bw="3" slack="0"/>
<pin id="462" dir="0" index="4" bw="64" slack="0"/>
<pin id="463" dir="0" index="5" bw="3" slack="0"/>
<pin id="464" dir="0" index="6" bw="64" slack="0"/>
<pin id="465" dir="0" index="7" bw="3" slack="0"/>
<pin id="466" dir="0" index="8" bw="64" slack="0"/>
<pin id="467" dir="0" index="9" bw="3" slack="0"/>
<pin id="468" dir="0" index="10" bw="64" slack="0"/>
<pin id="469" dir="0" index="11" bw="64" slack="0"/>
<pin id="470" dir="0" index="12" bw="3" slack="0"/>
<pin id="471" dir="1" index="13" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln281_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln281_2/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln281_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="0" index="1" bw="5" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281_1/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln281_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="5" slack="0"/>
<pin id="500" dir="0" index="2" bw="5" slack="0"/>
<pin id="501" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln281/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln281_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="0" index="1" bw="5" slack="1"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln27_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="2"/>
<pin id="513" dir="0" index="2" bw="3" slack="0"/>
<pin id="514" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_3/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln27_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="or_ln27_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="2"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="0" index="3" bw="1" slack="2"/>
<pin id="527" dir="0" index="4" bw="1" slack="0"/>
<pin id="528" dir="1" index="5" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_4/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln27_5_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="11" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_5/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln27_5_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="3"/>
<pin id="540" dir="0" index="2" bw="2" slack="0"/>
<pin id="541" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_5/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln27_6_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_6/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="or_ln27_6_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="11" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="3"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_6/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln27_7_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="11" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_7/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="or_ln283_6_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="8" slack="0"/>
<pin id="564" dir="0" index="2" bw="8" slack="0"/>
<pin id="565" dir="0" index="3" bw="8" slack="1"/>
<pin id="566" dir="0" index="4" bw="8" slack="1"/>
<pin id="567" dir="0" index="5" bw="8" slack="2"/>
<pin id="568" dir="0" index="6" bw="8" slack="2"/>
<pin id="569" dir="0" index="7" bw="8" slack="3"/>
<pin id="570" dir="0" index="8" bw="8" slack="3"/>
<pin id="571" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln283_6/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="xor_ln283_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="3"/>
<pin id="577" dir="0" index="1" bw="64" slack="0"/>
<pin id="578" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln283/5 "/>
</bind>
</comp>

<comp id="585" class="1005" name="phi_urem9_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem9 "/>
</bind>
</comp>

<comp id="592" class="1005" name="phi_mul7_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="10" slack="0"/>
<pin id="594" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul7 "/>
</bind>
</comp>

<comp id="599" class="1005" name="i_1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="icmp_ln281_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln281 "/>
</bind>
</comp>

<comp id="610" class="1005" name="in_r_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="11" slack="1"/>
<pin id="612" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="in_r_addr_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="11" slack="1"/>
<pin id="617" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr_1 "/>
</bind>
</comp>

<comp id="620" class="1005" name="tmp_4_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="9" slack="1"/>
<pin id="622" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_7_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="2"/>
<pin id="628" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_5_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="2"/>
<pin id="636" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="639" class="1005" name="s_0_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="1"/>
<pin id="641" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="s_0_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="s_1_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="1"/>
<pin id="647" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="s_1_addr "/>
</bind>
</comp>

<comp id="651" class="1005" name="s_2_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="1"/>
<pin id="653" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="s_2_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="s_3_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="3" slack="1"/>
<pin id="659" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="s_3_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="s_4_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="3" slack="1"/>
<pin id="665" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="s_4_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="trunc_ln281_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="3" slack="3"/>
<pin id="671" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln281 "/>
</bind>
</comp>

<comp id="673" class="1005" name="in_r_load_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="3"/>
<pin id="675" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="in_r_load "/>
</bind>
</comp>

<comp id="678" class="1005" name="in_r_load_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="3"/>
<pin id="680" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="in_r_load_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="in_r_addr_2_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="11" slack="1"/>
<pin id="685" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr_2 "/>
</bind>
</comp>

<comp id="688" class="1005" name="in_r_addr_3_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="11" slack="1"/>
<pin id="690" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr_3 "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="3"/>
<pin id="695" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="698" class="1005" name="in_r_load_2_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="2"/>
<pin id="700" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="in_r_load_2 "/>
</bind>
</comp>

<comp id="703" class="1005" name="in_r_load_3_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="2"/>
<pin id="705" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="in_r_load_3 "/>
</bind>
</comp>

<comp id="708" class="1005" name="in_r_addr_4_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="11" slack="1"/>
<pin id="710" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr_4 "/>
</bind>
</comp>

<comp id="713" class="1005" name="in_r_addr_5_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="1"/>
<pin id="715" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr_5 "/>
</bind>
</comp>

<comp id="718" class="1005" name="in_r_load_4_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="1"/>
<pin id="720" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_r_load_4 "/>
</bind>
</comp>

<comp id="723" class="1005" name="in_r_load_5_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="1"/>
<pin id="725" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_r_load_5 "/>
</bind>
</comp>

<comp id="728" class="1005" name="in_r_addr_6_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="11" slack="1"/>
<pin id="730" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr_6 "/>
</bind>
</comp>

<comp id="733" class="1005" name="in_r_addr_7_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="11" slack="1"/>
<pin id="735" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="142"><net_src comp="126" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="195"><net_src comp="151" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="205"><net_src comp="158" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="215"><net_src comp="165" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="225"><net_src comp="172" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="235"><net_src comp="179" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="260" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="276" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="30" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="299" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="314" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="323" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="299" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="120" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="354" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="14" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="380"><net_src comp="54" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="365" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="394"><net_src comp="58" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="354" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="60" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="404"><net_src comp="62" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="354" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="64" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="354" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="14" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="308" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="317" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="68" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="70" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="443"><net_src comp="433" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="450"><net_src comp="68" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="72" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="455"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="472"><net_src comp="74" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="473"><net_src comp="46" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="474"><net_src comp="186" pin="7"/><net_sink comp="457" pin=2"/></net>

<net id="475"><net_src comp="76" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="476"><net_src comp="196" pin="7"/><net_sink comp="457" pin=4"/></net>

<net id="477"><net_src comp="78" pin="0"/><net_sink comp="457" pin=5"/></net>

<net id="478"><net_src comp="206" pin="7"/><net_sink comp="457" pin=6"/></net>

<net id="479"><net_src comp="80" pin="0"/><net_sink comp="457" pin=7"/></net>

<net id="480"><net_src comp="216" pin="7"/><net_sink comp="457" pin=8"/></net>

<net id="481"><net_src comp="82" pin="0"/><net_sink comp="457" pin=9"/></net>

<net id="482"><net_src comp="226" pin="7"/><net_sink comp="457" pin=10"/></net>

<net id="483"><net_src comp="84" pin="0"/><net_sink comp="457" pin=11"/></net>

<net id="484"><net_src comp="429" pin="1"/><net_sink comp="457" pin=12"/></net>

<net id="489"><net_src comp="426" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="34" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="426" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="86" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="28" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="485" pin="2"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="88" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="82" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="520"><net_src comp="510" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="529"><net_src comp="90" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="56" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="56" pin="0"/><net_sink comp="522" pin=4"/></net>

<net id="535"><net_src comp="522" pin="5"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="542"><net_src comp="88" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="92" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="547"><net_src comp="537" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="554"><net_src comp="88" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="94" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="559"><net_src comp="549" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="572"><net_src comp="106" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="573"><net_src comp="133" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="574"><net_src comp="133" pin="7"/><net_sink comp="561" pin=2"/></net>

<net id="579"><net_src comp="561" pin="9"/><net_sink comp="575" pin=1"/></net>

<net id="580"><net_src comp="575" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="581"><net_src comp="575" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="582"><net_src comp="575" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="583"><net_src comp="575" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="584"><net_src comp="575" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="588"><net_src comp="108" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="595"><net_src comp="112" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="602"><net_src comp="116" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="609"><net_src comp="302" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="126" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="618"><net_src comp="143" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="623"><net_src comp="388" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="629"><net_src comp="398" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="637"><net_src comp="408" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="522" pin=3"/></net>

<net id="642"><net_src comp="151" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="648"><net_src comp="158" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="654"><net_src comp="165" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="660"><net_src comp="172" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="666"><net_src comp="179" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="672"><net_src comp="429" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="133" pin="7"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="561" pin=8"/></net>

<net id="681"><net_src comp="133" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="561" pin=7"/></net>

<net id="686"><net_src comp="236" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="691"><net_src comp="244" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="696"><net_src comp="457" pin="13"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="701"><net_src comp="133" pin="7"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="561" pin=6"/></net>

<net id="706"><net_src comp="133" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="561" pin=5"/></net>

<net id="711"><net_src comp="252" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="716"><net_src comp="260" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="721"><net_src comp="133" pin="7"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="561" pin=4"/></net>

<net id="726"><net_src comp="133" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="561" pin=3"/></net>

<net id="731"><net_src comp="268" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="736"><net_src comp="276" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="133" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_4 | {5 }
	Port: s_3 | {5 }
	Port: s_2 | {5 }
	Port: s_1 | {5 }
	Port: s_0 | {5 }
	Port: in_r | {}
 - Input state : 
	Port: keccak_absorb_once_hls_Pipeline_absorb_word_loop : s_4 | {1 2 }
	Port: keccak_absorb_once_hls_Pipeline_absorb_word_loop : s_3 | {1 2 }
	Port: keccak_absorb_once_hls_Pipeline_absorb_word_loop : s_2 | {1 2 }
	Port: keccak_absorb_once_hls_Pipeline_absorb_word_loop : s_1 | {1 2 }
	Port: keccak_absorb_once_hls_Pipeline_absorb_word_loop : s_0 | {1 2 }
	Port: keccak_absorb_once_hls_Pipeline_absorb_word_loop : empty | {1 }
	Port: keccak_absorb_once_hls_Pipeline_absorb_word_loop : in_r | {1 2 3 4 5 }
  - Chain level:
	State 1
		store_ln281 : 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln281 : 2
		add_ln281 : 2
		br_ln281 : 3
		phi_mul7_load : 1
		add_ln281_1 : 2
		tmp_2 : 2
		zext_ln281 : 3
		shl_ln : 2
		zext_ln283 : 3
		add_ln283 : 4
		zext_ln27 : 5
		in_r_addr : 6
		in_r_load : 7
		tmp_3 : 5
		or_ln : 6
		zext_ln27_1 : 7
		in_r_addr_1 : 8
		in_r_load_1 : 9
		tmp_4 : 5
		tmp_7 : 5
		tmp_5 : 5
		s_0_addr : 4
		s_1_addr : 4
		s_2_addr : 4
		s_3_addr : 4
		s_4_addr : 4
		s_0_load : 5
		s_1_load : 5
		s_2_load : 5
		s_3_load : 5
		s_4_load : 5
		store_ln281 : 3
		store_ln281 : 3
	State 2
		trunc_ln281 : 1
		zext_ln27_2 : 1
		in_r_addr_2 : 2
		in_r_load_2 : 3
		zext_ln27_3 : 1
		in_r_addr_3 : 2
		in_r_load_3 : 3
		tmp : 2
		switch_ln283 : 2
		add_ln281_2 : 1
		icmp_ln281_1 : 1
		select_ln281 : 2
		store_ln281 : 3
	State 3
		zext_ln27_4 : 1
		in_r_addr_4 : 2
		in_r_load_4 : 3
		zext_ln27_5 : 1
		in_r_addr_5 : 2
		in_r_load_5 : 3
	State 4
		zext_ln27_6 : 1
		in_r_addr_6 : 2
		in_r_load_6 : 3
		zext_ln27_7 : 1
		in_r_addr_7 : 2
		in_r_load_7 : 3
	State 5
		or_ln283_6 : 1
		xor_ln283 : 2
		store_ln283 : 2
		store_ln283 : 2
		store_ln283 : 2
		store_ln283 : 2
		store_ln283 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln283_fu_575  |    0    |    64   |
|----------|---------------------|---------|---------|
|          |   add_ln281_fu_308  |    0    |    13   |
|    add   |  add_ln281_1_fu_317 |    0    |    13   |
|          |   add_ln283_fu_354  |    0    |    12   |
|          |  add_ln281_2_fu_485 |    0    |    13   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln281_fu_302  |    0    |    13   |
|          | icmp_ln281_1_fu_491 |    0    |    13   |
|----------|---------------------|---------|---------|
| sparsemux|      tmp_fu_457     |    0    |    25   |
|----------|---------------------|---------|---------|
|  select  | select_ln281_fu_497 |    0    |    5    |
|----------|---------------------|---------|---------|
|   read   |  tmp_1_read_fu_120  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_2_fu_323    |    0    |    0    |
|partselect|     tmp_3_fu_365    |    0    |    0    |
|          |     tmp_4_fu_388    |    0    |    0    |
|          |     tmp_7_fu_398    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln281_fu_333  |    0    |    0    |
|          |  zext_ln283_fu_350  |    0    |    0    |
|          |   zext_ln27_fu_360  |    0    |    0    |
|          |  zext_ln27_1_fu_383 |    0    |    0    |
|   zext   |  zext_ln27_2_fu_440 |    0    |    0    |
|          |  zext_ln27_3_fu_452 |    0    |    0    |
|          |  zext_ln27_4_fu_517 |    0    |    0    |
|          |  zext_ln27_5_fu_532 |    0    |    0    |
|          |  zext_ln27_6_fu_544 |    0    |    0    |
|          |  zext_ln27_7_fu_556 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    shl_ln_fu_342    |    0    |    0    |
|          |     or_ln_fu_375    |    0    |    0    |
|          |   or_ln27_1_fu_433  |    0    |    0    |
|          |   or_ln27_2_fu_445  |    0    |    0    |
|bitconcatenate|   or_ln27_3_fu_510  |    0    |    0    |
|          |   or_ln27_4_fu_522  |    0    |    0    |
|          |   or_ln27_5_fu_537  |    0    |    0    |
|          |   or_ln27_6_fu_549  |    0    |    0    |
|          |  or_ln283_6_fu_561  |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|     tmp_5_fu_408    |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln281_fu_429 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   171   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_599    |    5   |
| icmp_ln281_reg_606|    1   |
|in_r_addr_1_reg_615|   11   |
|in_r_addr_2_reg_683|   11   |
|in_r_addr_3_reg_688|   11   |
|in_r_addr_4_reg_708|   11   |
|in_r_addr_5_reg_713|   11   |
|in_r_addr_6_reg_728|   11   |
|in_r_addr_7_reg_733|   11   |
| in_r_addr_reg_610 |   11   |
|in_r_load_1_reg_678|    8   |
|in_r_load_2_reg_698|    8   |
|in_r_load_3_reg_703|    8   |
|in_r_load_4_reg_718|    8   |
|in_r_load_5_reg_723|    8   |
| in_r_load_reg_673 |    8   |
|  phi_mul7_reg_592 |   10   |
| phi_urem9_reg_585 |    5   |
|  s_0_addr_reg_639 |    3   |
|  s_1_addr_reg_645 |    3   |
|  s_2_addr_reg_651 |    3   |
|  s_3_addr_reg_657 |    3   |
|  s_4_addr_reg_663 |    3   |
|   tmp_4_reg_620   |    9   |
|   tmp_5_reg_634   |    1   |
|   tmp_7_reg_626   |    8   |
|    tmp_reg_693    |   64   |
|trunc_ln281_reg_669|    3   |
+-------------------+--------+
|       Total       |   257  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_133 |  p0  |   8  |  11  |   88   ||    0    ||    42   |
| grp_access_fu_133 |  p2  |   8  |   0  |    0   ||    0    ||    42   |
| grp_access_fu_186 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_196 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_206 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_216 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_226 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   88   || 12.5476 ||    0    ||   129   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   171  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    0   |   129  |
|  Register |    -   |   257  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   257  |   300  |
+-----------+--------+--------+--------+
