
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.bfs_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012f0 <.init>:
  4012f0:	stp	x29, x30, [sp, #-16]!
  4012f4:	mov	x29, sp
  4012f8:	bl	401710 <ferror@plt+0x60>
  4012fc:	ldp	x29, x30, [sp], #16
  401300:	ret

Disassembly of section .plt:

0000000000401310 <memcpy@plt-0x20>:
  401310:	stp	x16, x30, [sp, #-16]!
  401314:	adrp	x16, 414000 <ferror@plt+0x12950>
  401318:	ldr	x17, [x16, #4088]
  40131c:	add	x16, x16, #0xff8
  401320:	br	x17
  401324:	nop
  401328:	nop
  40132c:	nop

0000000000401330 <memcpy@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x13950>
  401334:	ldr	x17, [x16]
  401338:	add	x16, x16, #0x0
  40133c:	br	x17

0000000000401340 <_exit@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13950>
  401344:	ldr	x17, [x16, #8]
  401348:	add	x16, x16, #0x8
  40134c:	br	x17

0000000000401350 <strtoul@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13950>
  401354:	ldr	x17, [x16, #16]
  401358:	add	x16, x16, #0x10
  40135c:	br	x17

0000000000401360 <strlen@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13950>
  401364:	ldr	x17, [x16, #24]
  401368:	add	x16, x16, #0x18
  40136c:	br	x17

0000000000401370 <fputs@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13950>
  401374:	ldr	x17, [x16, #32]
  401378:	add	x16, x16, #0x20
  40137c:	br	x17

0000000000401380 <exit@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13950>
  401384:	ldr	x17, [x16, #40]
  401388:	add	x16, x16, #0x28
  40138c:	br	x17

0000000000401390 <dup@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13950>
  401394:	ldr	x17, [x16, #48]
  401398:	add	x16, x16, #0x30
  40139c:	br	x17

00000000004013a0 <strtoimax@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4013a4:	ldr	x17, [x16, #56]
  4013a8:	add	x16, x16, #0x38
  4013ac:	br	x17

00000000004013b0 <strtod@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4013b4:	ldr	x17, [x16, #64]
  4013b8:	add	x16, x16, #0x40
  4013bc:	br	x17

00000000004013c0 <__cxa_atexit@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4013c4:	ldr	x17, [x16, #72]
  4013c8:	add	x16, x16, #0x48
  4013cc:	br	x17

00000000004013d0 <fputc@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4013d4:	ldr	x17, [x16, #80]
  4013d8:	add	x16, x16, #0x50
  4013dc:	br	x17

00000000004013e0 <lseek@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4013e4:	ldr	x17, [x16, #88]
  4013e8:	add	x16, x16, #0x58
  4013ec:	br	x17

00000000004013f0 <snprintf@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4013f4:	ldr	x17, [x16, #96]
  4013f8:	add	x16, x16, #0x60
  4013fc:	br	x17

0000000000401400 <localeconv@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13950>
  401404:	ldr	x17, [x16, #104]
  401408:	add	x16, x16, #0x68
  40140c:	br	x17

0000000000401410 <fileno@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13950>
  401414:	ldr	x17, [x16, #112]
  401418:	add	x16, x16, #0x70
  40141c:	br	x17

0000000000401420 <fsync@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13950>
  401424:	ldr	x17, [x16, #120]
  401428:	add	x16, x16, #0x78
  40142c:	br	x17

0000000000401430 <time@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13950>
  401434:	ldr	x17, [x16, #128]
  401438:	add	x16, x16, #0x80
  40143c:	br	x17

0000000000401440 <malloc@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13950>
  401444:	ldr	x17, [x16, #136]
  401448:	add	x16, x16, #0x88
  40144c:	br	x17

0000000000401450 <open@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13950>
  401454:	ldr	x17, [x16, #144]
  401458:	add	x16, x16, #0x90
  40145c:	br	x17

0000000000401460 <strncmp@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13950>
  401464:	ldr	x17, [x16, #152]
  401468:	add	x16, x16, #0x98
  40146c:	br	x17

0000000000401470 <bindtextdomain@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13950>
  401474:	ldr	x17, [x16, #160]
  401478:	add	x16, x16, #0xa0
  40147c:	br	x17

0000000000401480 <__libc_start_main@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13950>
  401484:	ldr	x17, [x16, #168]
  401488:	add	x16, x16, #0xa8
  40148c:	br	x17

0000000000401490 <fgetc@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13950>
  401494:	ldr	x17, [x16, #176]
  401498:	add	x16, x16, #0xb0
  40149c:	br	x17

00000000004014a0 <strdup@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4014a4:	ldr	x17, [x16, #184]
  4014a8:	add	x16, x16, #0xb8
  4014ac:	br	x17

00000000004014b0 <close@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4014b4:	ldr	x17, [x16, #192]
  4014b8:	add	x16, x16, #0xc0
  4014bc:	br	x17

00000000004014c0 <__gmon_start__@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4014c4:	ldr	x17, [x16, #200]
  4014c8:	add	x16, x16, #0xc8
  4014cc:	br	x17

00000000004014d0 <write@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4014d4:	ldr	x17, [x16, #208]
  4014d8:	add	x16, x16, #0xd0
  4014dc:	br	x17

00000000004014e0 <strtoumax@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4014e4:	ldr	x17, [x16, #216]
  4014e8:	add	x16, x16, #0xd8
  4014ec:	br	x17

00000000004014f0 <abort@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4014f4:	ldr	x17, [x16, #224]
  4014f8:	add	x16, x16, #0xe0
  4014fc:	br	x17

0000000000401500 <textdomain@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13950>
  401504:	ldr	x17, [x16, #232]
  401508:	add	x16, x16, #0xe8
  40150c:	br	x17

0000000000401510 <getopt_long@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13950>
  401514:	ldr	x17, [x16, #240]
  401518:	add	x16, x16, #0xf0
  40151c:	br	x17

0000000000401520 <strcmp@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13950>
  401524:	ldr	x17, [x16, #248]
  401528:	add	x16, x16, #0xf8
  40152c:	br	x17

0000000000401530 <warn@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13950>
  401534:	ldr	x17, [x16, #256]
  401538:	add	x16, x16, #0x100
  40153c:	br	x17

0000000000401540 <__ctype_b_loc@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13950>
  401544:	ldr	x17, [x16, #264]
  401548:	add	x16, x16, #0x108
  40154c:	br	x17

0000000000401550 <strtol@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13950>
  401554:	ldr	x17, [x16, #272]
  401558:	add	x16, x16, #0x110
  40155c:	br	x17

0000000000401560 <free@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13950>
  401564:	ldr	x17, [x16, #280]
  401568:	add	x16, x16, #0x118
  40156c:	br	x17

0000000000401570 <vasprintf@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13950>
  401574:	ldr	x17, [x16, #288]
  401578:	add	x16, x16, #0x120
  40157c:	br	x17

0000000000401580 <strndup@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13950>
  401584:	ldr	x17, [x16, #296]
  401588:	add	x16, x16, #0x128
  40158c:	br	x17

0000000000401590 <strspn@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13950>
  401594:	ldr	x17, [x16, #304]
  401598:	add	x16, x16, #0x130
  40159c:	br	x17

00000000004015a0 <strchr@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4015a4:	ldr	x17, [x16, #312]
  4015a8:	add	x16, x16, #0x138
  4015ac:	br	x17

00000000004015b0 <fflush@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4015b4:	ldr	x17, [x16, #320]
  4015b8:	add	x16, x16, #0x140
  4015bc:	br	x17

00000000004015c0 <warnx@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4015c4:	ldr	x17, [x16, #328]
  4015c8:	add	x16, x16, #0x148
  4015cc:	br	x17

00000000004015d0 <read@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4015d4:	ldr	x17, [x16, #336]
  4015d8:	add	x16, x16, #0x150
  4015dc:	br	x17

00000000004015e0 <memchr@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4015e4:	ldr	x17, [x16, #344]
  4015e8:	add	x16, x16, #0x158
  4015ec:	br	x17

00000000004015f0 <__fxstat@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4015f4:	ldr	x17, [x16, #352]
  4015f8:	add	x16, x16, #0x160
  4015fc:	br	x17

0000000000401600 <dcgettext@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13950>
  401604:	ldr	x17, [x16, #360]
  401608:	add	x16, x16, #0x168
  40160c:	br	x17

0000000000401610 <errx@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13950>
  401614:	ldr	x17, [x16, #368]
  401618:	add	x16, x16, #0x170
  40161c:	br	x17

0000000000401620 <strcspn@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13950>
  401624:	ldr	x17, [x16, #376]
  401628:	add	x16, x16, #0x178
  40162c:	br	x17

0000000000401630 <printf@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13950>
  401634:	ldr	x17, [x16, #384]
  401638:	add	x16, x16, #0x180
  40163c:	br	x17

0000000000401640 <__assert_fail@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13950>
  401644:	ldr	x17, [x16, #392]
  401648:	add	x16, x16, #0x188
  40164c:	br	x17

0000000000401650 <__errno_location@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13950>
  401654:	ldr	x17, [x16, #400]
  401658:	add	x16, x16, #0x190
  40165c:	br	x17

0000000000401660 <__xstat@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13950>
  401664:	ldr	x17, [x16, #408]
  401668:	add	x16, x16, #0x198
  40166c:	br	x17

0000000000401670 <fprintf@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13950>
  401674:	ldr	x17, [x16, #416]
  401678:	add	x16, x16, #0x1a0
  40167c:	br	x17

0000000000401680 <err@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13950>
  401684:	ldr	x17, [x16, #424]
  401688:	add	x16, x16, #0x1a8
  40168c:	br	x17

0000000000401690 <ioctl@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13950>
  401694:	ldr	x17, [x16, #432]
  401698:	add	x16, x16, #0x1b0
  40169c:	br	x17

00000000004016a0 <setlocale@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4016a4:	ldr	x17, [x16, #440]
  4016a8:	add	x16, x16, #0x1b8
  4016ac:	br	x17

00000000004016b0 <ferror@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13950>
  4016b4:	ldr	x17, [x16, #448]
  4016b8:	add	x16, x16, #0x1c0
  4016bc:	br	x17

Disassembly of section .text:

00000000004016c0 <.text>:
  4016c0:	mov	x29, #0x0                   	// #0
  4016c4:	mov	x30, #0x0                   	// #0
  4016c8:	mov	x5, x0
  4016cc:	ldr	x1, [sp]
  4016d0:	add	x2, sp, #0x8
  4016d4:	mov	x6, sp
  4016d8:	movz	x0, #0x0, lsl #48
  4016dc:	movk	x0, #0x0, lsl #32
  4016e0:	movk	x0, #0x40, lsl #16
  4016e4:	movk	x0, #0x1810
  4016e8:	movz	x3, #0x0, lsl #48
  4016ec:	movk	x3, #0x0, lsl #32
  4016f0:	movk	x3, #0x40, lsl #16
  4016f4:	movk	x3, #0x4180
  4016f8:	movz	x4, #0x0, lsl #48
  4016fc:	movk	x4, #0x0, lsl #32
  401700:	movk	x4, #0x40, lsl #16
  401704:	movk	x4, #0x4200
  401708:	bl	401480 <__libc_start_main@plt>
  40170c:	bl	4014f0 <abort@plt>
  401710:	adrp	x0, 414000 <ferror@plt+0x12950>
  401714:	ldr	x0, [x0, #4064]
  401718:	cbz	x0, 401720 <ferror@plt+0x70>
  40171c:	b	4014c0 <__gmon_start__@plt>
  401720:	ret
  401724:	adrp	x0, 415000 <ferror@plt+0x13950>
  401728:	add	x0, x0, #0x1e0
  40172c:	adrp	x1, 415000 <ferror@plt+0x13950>
  401730:	add	x1, x1, #0x1e0
  401734:	cmp	x0, x1
  401738:	b.eq	40176c <ferror@plt+0xbc>  // b.none
  40173c:	stp	x29, x30, [sp, #-32]!
  401740:	mov	x29, sp
  401744:	adrp	x0, 404000 <ferror@plt+0x2950>
  401748:	ldr	x0, [x0, #592]
  40174c:	str	x0, [sp, #24]
  401750:	mov	x1, x0
  401754:	cbz	x1, 401764 <ferror@plt+0xb4>
  401758:	adrp	x0, 415000 <ferror@plt+0x13950>
  40175c:	add	x0, x0, #0x1e0
  401760:	blr	x1
  401764:	ldp	x29, x30, [sp], #32
  401768:	ret
  40176c:	ret
  401770:	adrp	x0, 415000 <ferror@plt+0x13950>
  401774:	add	x0, x0, #0x1e0
  401778:	adrp	x1, 415000 <ferror@plt+0x13950>
  40177c:	add	x1, x1, #0x1e0
  401780:	sub	x0, x0, x1
  401784:	lsr	x1, x0, #63
  401788:	add	x0, x1, x0, asr #3
  40178c:	cmp	xzr, x0, asr #1
  401790:	b.eq	4017c8 <ferror@plt+0x118>  // b.none
  401794:	stp	x29, x30, [sp, #-32]!
  401798:	mov	x29, sp
  40179c:	asr	x1, x0, #1
  4017a0:	adrp	x0, 404000 <ferror@plt+0x2950>
  4017a4:	ldr	x0, [x0, #600]
  4017a8:	str	x0, [sp, #24]
  4017ac:	mov	x2, x0
  4017b0:	cbz	x2, 4017c0 <ferror@plt+0x110>
  4017b4:	adrp	x0, 415000 <ferror@plt+0x13950>
  4017b8:	add	x0, x0, #0x1e0
  4017bc:	blr	x2
  4017c0:	ldp	x29, x30, [sp], #32
  4017c4:	ret
  4017c8:	ret
  4017cc:	adrp	x0, 415000 <ferror@plt+0x13950>
  4017d0:	ldrb	w0, [x0, #520]
  4017d4:	cbnz	w0, 4017f8 <ferror@plt+0x148>
  4017d8:	stp	x29, x30, [sp, #-16]!
  4017dc:	mov	x29, sp
  4017e0:	bl	401724 <ferror@plt+0x74>
  4017e4:	adrp	x0, 415000 <ferror@plt+0x13950>
  4017e8:	mov	w1, #0x1                   	// #1
  4017ec:	strb	w1, [x0, #520]
  4017f0:	ldp	x29, x30, [sp], #16
  4017f4:	ret
  4017f8:	ret
  4017fc:	stp	x29, x30, [sp, #-16]!
  401800:	mov	x29, sp
  401804:	bl	401770 <ferror@plt+0xc0>
  401808:	ldp	x29, x30, [sp], #16
  40180c:	ret
  401810:	stp	x29, x30, [sp, #-96]!
  401814:	stp	x28, x27, [sp, #16]
  401818:	stp	x26, x25, [sp, #32]
  40181c:	stp	x24, x23, [sp, #48]
  401820:	stp	x22, x21, [sp, #64]
  401824:	stp	x20, x19, [sp, #80]
  401828:	mov	x29, sp
  40182c:	sub	sp, sp, #0x300
  401830:	mov	x25, x1
  401834:	adrp	x1, 404000 <ferror@plt+0x2950>
  401838:	mov	w24, w0
  40183c:	add	x1, x1, #0x5c8
  401840:	mov	w0, #0x6                   	// #6
  401844:	bl	4016a0 <setlocale@plt>
  401848:	adrp	x19, 404000 <ferror@plt+0x2950>
  40184c:	add	x19, x19, #0x3cc
  401850:	adrp	x1, 404000 <ferror@plt+0x2950>
  401854:	add	x1, x1, #0x3d7
  401858:	mov	x0, x19
  40185c:	bl	401470 <bindtextdomain@plt>
  401860:	mov	x0, x19
  401864:	bl	401500 <textdomain@plt>
  401868:	bl	402000 <ferror@plt+0x950>
  40186c:	subs	w8, w24, #0x1
  401870:	b.le	401ef0 <ferror@plt+0x840>
  401874:	cmp	w24, #0x2
  401878:	str	w8, [sp]
  40187c:	b.ne	401894 <ferror@plt+0x1e4>  // b.any
  401880:	ldr	x0, [x25, #8]
  401884:	adrp	x1, 404000 <ferror@plt+0x2950>
  401888:	add	x1, x1, #0x425
  40188c:	bl	401520 <strcmp@plt>
  401890:	cbz	w0, 401e90 <ferror@plt+0x7e0>
  401894:	adrp	x22, 404000 <ferror@plt+0x2950>
  401898:	add	x22, x22, #0x446
  40189c:	adrp	x19, 404000 <ferror@plt+0x2950>
  4018a0:	adrp	x21, 404000 <ferror@plt+0x2950>
  4018a4:	adrp	x27, 404000 <ferror@plt+0x2950>
  4018a8:	mov	x20, xzr
  4018ac:	str	wzr, [sp, #4]
  4018b0:	add	x28, sp, #0xa0
  4018b4:	add	x19, x19, #0x44d
  4018b8:	add	x21, x21, #0x2d8
  4018bc:	add	x27, x27, #0x260
  4018c0:	adrp	x26, 415000 <ferror@plt+0x13950>
  4018c4:	mov	x23, x22
  4018c8:	mov	w0, w24
  4018cc:	mov	x1, x25
  4018d0:	mov	x2, x19
  4018d4:	mov	x3, x21
  4018d8:	mov	x4, xzr
  4018dc:	bl	401510 <getopt_long@plt>
  4018e0:	sub	w8, w0, #0x46
  4018e4:	cmp	w8, #0x3a
  4018e8:	b.hi	401984 <ferror@plt+0x2d4>  // b.pmore
  4018ec:	adr	x9, 4018c8 <ferror@plt+0x218>
  4018f0:	ldrh	w10, [x27, x8, lsl #1]
  4018f4:	add	x9, x9, x10, lsl #2
  4018f8:	br	x9
  4018fc:	ldr	x22, [x26, #488]
  401900:	mov	x0, x22
  401904:	bl	401360 <strlen@plt>
  401908:	sub	w8, w0, #0x1
  40190c:	cmp	w8, #0x6
  401910:	b.cs	401ec4 <ferror@plt+0x814>  // b.hs, b.nlast
  401914:	mov	x0, x22
  401918:	bl	40201c <ferror@plt+0x96c>
  40191c:	mov	x22, x0
  401920:	b	4018c8 <ferror@plt+0x218>
  401924:	mov	w8, #0x1                   	// #1
  401928:	str	w8, [sp, #4]
  40192c:	b	4018c8 <ferror@plt+0x218>
  401930:	ldr	x20, [x26, #488]
  401934:	adrp	x1, 404000 <ferror@plt+0x2950>
  401938:	mov	w2, #0x5                   	// #5
  40193c:	mov	x0, xzr
  401940:	add	x1, x1, #0x458
  401944:	bl	401600 <dcgettext@plt>
  401948:	mov	x1, x0
  40194c:	mov	x0, x20
  401950:	bl	40322c <ferror@plt+0x1b7c>
  401954:	mov	x20, x0
  401958:	b	4018c8 <ferror@plt+0x218>
  40195c:	ldr	x23, [x26, #488]
  401960:	mov	x0, x23
  401964:	bl	401360 <strlen@plt>
  401968:	sub	w8, w0, #0x1
  40196c:	cmp	w8, #0x6
  401970:	b.cs	401ed0 <ferror@plt+0x820>  // b.hs, b.nlast
  401974:	mov	x0, x23
  401978:	bl	40201c <ferror@plt+0x96c>
  40197c:	mov	x23, x0
  401980:	b	4018c8 <ferror@plt+0x218>
  401984:	cmn	w0, #0x1
  401988:	b.ne	401fa4 <ferror@plt+0x8f4>  // b.any
  40198c:	adrp	x26, 415000 <ferror@plt+0x13950>
  401990:	ldrsw	x8, [x26, #496]
  401994:	cmp	w8, w24
  401998:	b.eq	401efc <ferror@plt+0x84c>  // b.none
  40199c:	add	w9, w8, #0x1
  4019a0:	str	w9, [x26, #496]
  4019a4:	ldr	x19, [x25, x8, lsl #3]
  4019a8:	add	x1, sp, #0x10
  4019ac:	mov	x0, x19
  4019b0:	bl	404218 <ferror@plt+0x2b68>
  4019b4:	tbnz	w0, #31, 401f08 <ferror@plt+0x858>
  4019b8:	add	x0, sp, #0x10
  4019bc:	mov	w2, #0x2                   	// #2
  4019c0:	mov	x1, x19
  4019c4:	bl	402578 <ferror@plt+0xec8>
  4019c8:	tbnz	w0, #31, 401f14 <ferror@plt+0x864>
  4019cc:	ldrsw	x8, [x26, #496]
  4019d0:	ldr	w9, [sp]
  4019d4:	mov	w21, w0
  4019d8:	cmp	w8, w9
  4019dc:	b.ne	401a0c <ferror@plt+0x35c>  // b.any
  4019e0:	ldr	x24, [x25, x8, lsl #3]
  4019e4:	adrp	x1, 404000 <ferror@plt+0x2950>
  4019e8:	add	x1, x1, #0x4d0
  4019ec:	mov	w2, #0x5                   	// #5
  4019f0:	mov	x0, xzr
  4019f4:	bl	401600 <dcgettext@plt>
  4019f8:	mov	x1, x0
  4019fc:	mov	x0, x24
  401a00:	bl	4030b4 <ferror@plt+0x1a04>
  401a04:	mov	x24, x0
  401a08:	b	401a18 <ferror@plt+0x368>
  401a0c:	cmp	w8, w24
  401a10:	b.ne	401f8c <ferror@plt+0x8dc>  // b.any
  401a14:	mov	x24, xzr
  401a18:	sub	x1, x29, #0x18
  401a1c:	mov	w0, w21
  401a20:	bl	4024b4 <ferror@plt+0xe04>
  401a24:	cmn	w0, #0x1
  401a28:	b.eq	401a60 <ferror@plt+0x3b0>  // b.none
  401a2c:	cbz	x24, 401a68 <ferror@plt+0x3b8>
  401a30:	ldur	x8, [x29, #-24]
  401a34:	cmp	x24, x8
  401a38:	b.ls	401a64 <ferror@plt+0x3b4>  // b.plast
  401a3c:	adrp	x1, 404000 <ferror@plt+0x2950>
  401a40:	add	x1, x1, #0x504
  401a44:	mov	w2, #0x5                   	// #5
  401a48:	mov	x0, xzr
  401a4c:	bl	401600 <dcgettext@plt>
  401a50:	ldur	x2, [x29, #-24]
  401a54:	mov	x1, x0
  401a58:	mov	w0, #0x1                   	// #1
  401a5c:	bl	401610 <errx@plt>
  401a60:	cbz	x24, 401fdc <ferror@plt+0x92c>
  401a64:	stur	x24, [x29, #-24]
  401a68:	cbz	x20, 401a80 <ferror@plt+0x3d0>
  401a6c:	cmp	x20, #0x201
  401a70:	b.lt	401ab8 <ferror@plt+0x408>  // b.tstop
  401a74:	adrp	x1, 404000 <ferror@plt+0x2950>
  401a78:	add	x1, x1, #0x52b
  401a7c:	b	401ed8 <ferror@plt+0x828>
  401a80:	ldur	x8, [x29, #-24]
  401a84:	mov	x9, #0x3d71                	// #15729
  401a88:	movk	x9, #0xd70a, lsl #16
  401a8c:	movk	x9, #0x70a3, lsl #32
  401a90:	movk	x9, #0xa3d, lsl #48
  401a94:	lsr	x8, x8, #5
  401a98:	umulh	x8, x8, x9
  401a9c:	lsl	x8, x8, #3
  401aa0:	mov	w10, #0x30                  	// #48
  401aa4:	cmp	x8, #0x30
  401aa8:	csel	x8, x8, x10, hi  // hi = pmore
  401aac:	cmp	x8, #0x200
  401ab0:	mov	w9, #0x200                 	// #512
  401ab4:	csel	x20, x8, x9, lt  // lt = tstop
  401ab8:	lsl	x8, x20, #6
  401abc:	ldur	x25, [x29, #-24]
  401ac0:	add	x9, x8, #0x1ff
  401ac4:	lsr	x24, x9, #9
  401ac8:	mvn	x9, x24
  401acc:	add	x9, x25, x9
  401ad0:	cmp	x9, #0x1f
  401ad4:	b.ls	401f20 <ferror@plt+0x870>  // b.plast
  401ad8:	mov	w9, #0xface                	// #64206
  401adc:	movi	v0.2d, #0x0
  401ae0:	movk	w9, #0x1bad, lsl #16
  401ae4:	add	w0, w8, #0x200
  401ae8:	stp	q0, q0, [x28, #544]
  401aec:	stp	q0, q0, [x28, #512]
  401af0:	stp	q0, q0, [x28, #480]
  401af4:	stp	q0, q0, [x28, #448]
  401af8:	stp	q0, q0, [x28, #416]
  401afc:	stp	q0, q0, [x28, #384]
  401b00:	stp	q0, q0, [x28, #352]
  401b04:	stp	q0, q0, [x28, #320]
  401b08:	stp	q0, q0, [x28, #288]
  401b0c:	stp	q0, q0, [x28, #256]
  401b10:	stp	q0, q0, [x28, #224]
  401b14:	stp	q0, q0, [x28, #192]
  401b18:	stp	q0, q0, [x28, #160]
  401b1c:	stp	q0, q0, [x28, #128]
  401b20:	stp	q0, q0, [x28, #96]
  401b24:	stp	q0, q0, [x28, #64]
  401b28:	str	w9, [sp, #224]
  401b2c:	bl	402164 <ferror@plt+0xab4>
  401b30:	lsl	w8, w25, #9
  401b34:	mov	w26, w0
  401b38:	str	w0, [sp, #228]
  401b3c:	sub	w0, w8, #0x1
  401b40:	bl	402164 <ferror@plt+0xab4>
  401b44:	mov	x8, #0xffffffffffffffff    	// #-1
  401b48:	str	w0, [sp, #232]
  401b4c:	ldr	w9, [x22]
  401b50:	ldrh	w10, [x22, #4]
  401b54:	ldrh	w11, [x23, #4]
  401b58:	ldr	w12, [x23]
  401b5c:	stur	x8, [x28, #84]
  401b60:	stur	x8, [x28, #76]
  401b64:	ldr	w8, [sp, #4]
  401b68:	strh	w10, [sp, #256]
  401b6c:	str	w9, [sp, #252]
  401b70:	stur	w12, [x28, #98]
  401b74:	strh	w11, [sp, #262]
  401b78:	cbnz	w8, 401cf0 <ferror@plt+0x640>
  401b7c:	add	x1, sp, #0xe0
  401b80:	mov	w2, #0x200                 	// #512
  401b84:	mov	w0, w21
  401b88:	bl	4014d0 <write@plt>
  401b8c:	cmp	x0, #0x200
  401b90:	b.ne	401f44 <ferror@plt+0x894>  // b.any
  401b94:	add	x22, x24, #0x1
  401b98:	movi	v0.2d, #0x0
  401b9c:	mov	w23, #0x2                   	// #2
  401ba0:	mov	w0, w22
  401ba4:	stp	q0, q0, [x28, #32]
  401ba8:	stp	q0, q0, [x28]
  401bac:	strh	w23, [sp, #160]
  401bb0:	bl	402164 <ferror@plt+0xab4>
  401bb4:	lsl	x8, x20, #4
  401bb8:	sub	x8, x8, #0x1
  401bbc:	lsr	x8, x8, #9
  401bc0:	str	w0, [sp, #164]
  401bc4:	add	w0, w22, w8
  401bc8:	bl	402164 <ferror@plt+0xab4>
  401bcc:	mov	w8, #0x20                  	// #32
  401bd0:	bfi	w8, w22, #9, #23
  401bd4:	str	w0, [sp, #168]
  401bd8:	sub	w0, w8, #0x1
  401bdc:	bl	402164 <ferror@plt+0xab4>
  401be0:	mov	x8, #0x2                   	// #2
  401be4:	str	w0, [sp, #172]
  401be8:	movk	x8, #0x41ed, lsl #32
  401bec:	mov	x9, #0x100000000           	// #4294967296
  401bf0:	add	x0, sp, #0x8
  401bf4:	stp	x8, x9, [sp, #176]
  401bf8:	str	w23, [sp, #192]
  401bfc:	bl	401430 <time@plt>
  401c00:	ldr	w0, [sp, #8]
  401c04:	bl	402164 <ferror@plt+0xab4>
  401c08:	stp	w0, w0, [sp, #196]
  401c0c:	str	w0, [sp, #204]
  401c10:	add	x1, sp, #0xa0
  401c14:	mov	w2, #0x40                  	// #64
  401c18:	mov	w0, w21
  401c1c:	bl	4014d0 <write@plt>
  401c20:	cmp	x0, #0x40
  401c24:	b.ne	401f50 <ferror@plt+0x8a0>  // b.any
  401c28:	movi	v0.2d, #0x0
  401c2c:	cmp	x20, #0x2
  401c30:	stp	q0, q0, [x28, #32]
  401c34:	stp	q0, q0, [x28]
  401c38:	b.lt	401c60 <ferror@plt+0x5b0>  // b.tstop
  401c3c:	sub	x20, x20, #0x1
  401c40:	add	x1, sp, #0xa0
  401c44:	mov	w2, #0x40                  	// #64
  401c48:	mov	w0, w21
  401c4c:	bl	4014d0 <write@plt>
  401c50:	cmp	x0, #0x40
  401c54:	b.ne	401e70 <ferror@plt+0x7c0>  // b.any
  401c58:	subs	x20, x20, #0x1
  401c5c:	b.ne	401c40 <ferror@plt+0x590>  // b.any
  401c60:	lsl	x1, x22, #9
  401c64:	mov	w0, w21
  401c68:	mov	w2, wzr
  401c6c:	bl	4013e0 <lseek@plt>
  401c70:	cmn	x0, #0x1
  401c74:	b.eq	401f5c <ferror@plt+0x8ac>  // b.none
  401c78:	mov	w8, #0x2                   	// #2
  401c7c:	mov	w9, #0x2e                  	// #46
  401c80:	add	x1, sp, #0x90
  401c84:	mov	w2, #0x10                  	// #16
  401c88:	mov	w0, w21
  401c8c:	stp	xzr, xzr, [sp, #144]
  401c90:	strh	w8, [sp, #144]
  401c94:	strb	w9, [sp, #146]
  401c98:	bl	4014d0 <write@plt>
  401c9c:	cmp	x0, #0x10
  401ca0:	b.ne	401f68 <ferror@plt+0x8b8>  // b.any
  401ca4:	mov	w8, #0x2e2e                	// #11822
  401ca8:	add	x1, sp, #0x90
  401cac:	mov	w2, #0x10                  	// #16
  401cb0:	mov	w0, w21
  401cb4:	strh	w8, [sp, #146]
  401cb8:	bl	4014d0 <write@plt>
  401cbc:	cmp	x0, #0x10
  401cc0:	b.ne	401f74 <ferror@plt+0x8c4>  // b.any
  401cc4:	mov	w0, w21
  401cc8:	bl	402168 <ferror@plt+0xab8>
  401ccc:	cbnz	w0, 401f80 <ferror@plt+0x8d0>
  401cd0:	add	sp, sp, #0x300
  401cd4:	ldp	x20, x19, [sp, #80]
  401cd8:	ldp	x22, x21, [sp, #64]
  401cdc:	ldp	x24, x23, [sp, #48]
  401ce0:	ldp	x26, x25, [sp, #32]
  401ce4:	ldp	x28, x27, [sp, #16]
  401ce8:	ldp	x29, x30, [sp], #96
  401cec:	ret
  401cf0:	adrp	x8, 415000 <ferror@plt+0x13950>
  401cf4:	ldr	x27, [x8, #480]
  401cf8:	adrp	x1, 404000 <ferror@plt+0x2950>
  401cfc:	mov	w25, w0
  401d00:	add	x1, x1, #0x574
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	mov	x0, xzr
  401d0c:	bl	401600 <dcgettext@plt>
  401d10:	mov	x1, x0
  401d14:	mov	x0, x27
  401d18:	mov	x2, x19
  401d1c:	bl	401670 <fprintf@plt>
  401d20:	adrp	x8, 415000 <ferror@plt+0x13950>
  401d24:	ldr	x27, [x8, #480]
  401d28:	adrp	x1, 404000 <ferror@plt+0x2950>
  401d2c:	add	x1, x1, #0x580
  401d30:	mov	w2, #0x5                   	// #5
  401d34:	mov	x0, xzr
  401d38:	bl	401600 <dcgettext@plt>
  401d3c:	mov	x1, x0
  401d40:	mov	x0, x27
  401d44:	mov	x2, x23
  401d48:	bl	401670 <fprintf@plt>
  401d4c:	adrp	x27, 415000 <ferror@plt+0x13950>
  401d50:	ldr	x23, [x27, #480]
  401d54:	adrp	x1, 404000 <ferror@plt+0x2950>
  401d58:	add	x1, x1, #0x590
  401d5c:	mov	w2, #0x5                   	// #5
  401d60:	mov	x0, xzr
  401d64:	bl	401600 <dcgettext@plt>
  401d68:	mov	x1, x0
  401d6c:	mov	x0, x23
  401d70:	mov	x2, x22
  401d74:	mov	x23, x27
  401d78:	bl	401670 <fprintf@plt>
  401d7c:	ldr	x22, [x27, #480]
  401d80:	adrp	x1, 404000 <ferror@plt+0x2950>
  401d84:	add	x1, x1, #0x5a0
  401d88:	mov	w2, #0x5                   	// #5
  401d8c:	mov	x0, xzr
  401d90:	bl	401600 <dcgettext@plt>
  401d94:	mov	x1, x0
  401d98:	mov	w2, #0x200                 	// #512
  401d9c:	mov	x0, x22
  401da0:	bl	401670 <fprintf@plt>
  401da4:	ldr	x22, [x27, #480]
  401da8:	cmp	x24, #0x1
  401dac:	b.ne	401dd8 <ferror@plt+0x728>  // b.any
  401db0:	adrp	x1, 404000 <ferror@plt+0x2950>
  401db4:	add	x1, x1, #0x5af
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	mov	x0, xzr
  401dc0:	bl	401600 <dcgettext@plt>
  401dc4:	mov	x1, x0
  401dc8:	mov	x0, x22
  401dcc:	mov	x2, x20
  401dd0:	bl	401670 <fprintf@plt>
  401dd4:	b	401e00 <ferror@plt+0x750>
  401dd8:	adrp	x1, 404000 <ferror@plt+0x2950>
  401ddc:	add	x1, x1, #0x5c9
  401de0:	mov	w2, #0x5                   	// #5
  401de4:	mov	x0, xzr
  401de8:	bl	401600 <dcgettext@plt>
  401dec:	mov	x1, x0
  401df0:	mov	x0, x22
  401df4:	mov	x2, x20
  401df8:	mov	x3, x24
  401dfc:	bl	401670 <fprintf@plt>
  401e00:	ldr	x22, [x23, #480]
  401e04:	adrp	x1, 404000 <ferror@plt+0x2950>
  401e08:	add	x1, x1, #0x5e7
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	mov	x0, xzr
  401e14:	bl	401600 <dcgettext@plt>
  401e18:	ldur	x2, [x29, #-24]
  401e1c:	mov	x1, x0
  401e20:	mov	x0, x22
  401e24:	bl	401670 <fprintf@plt>
  401e28:	ldr	x22, [x23, #480]
  401e2c:	adrp	x1, 404000 <ferror@plt+0x2950>
  401e30:	add	x1, x1, #0x5f5
  401e34:	mov	w2, #0x5                   	// #5
  401e38:	mov	x0, xzr
  401e3c:	bl	401600 <dcgettext@plt>
  401e40:	mov	x23, x0
  401e44:	mov	w0, w26
  401e48:	bl	402164 <ferror@plt+0xab4>
  401e4c:	sub	w26, w0, #0x1
  401e50:	mov	w0, w25
  401e54:	bl	402164 <ferror@plt+0xab4>
  401e58:	mov	w3, w0
  401e5c:	mov	x0, x22
  401e60:	mov	x1, x23
  401e64:	mov	w2, w26
  401e68:	bl	401670 <fprintf@plt>
  401e6c:	b	401b7c <ferror@plt+0x4cc>
  401e70:	adrp	x1, 404000 <ferror@plt+0x2950>
  401e74:	add	x1, x1, #0x644
  401e78:	mov	w2, #0x5                   	// #5
  401e7c:	mov	x0, xzr
  401e80:	bl	401600 <dcgettext@plt>
  401e84:	mov	x1, x0
  401e88:	mov	w0, #0x1                   	// #1
  401e8c:	bl	401680 <err@plt>
  401e90:	adrp	x1, 404000 <ferror@plt+0x2950>
  401e94:	add	x1, x1, #0x428
  401e98:	mov	w2, #0x5                   	// #5
  401e9c:	mov	x0, xzr
  401ea0:	bl	401600 <dcgettext@plt>
  401ea4:	adrp	x8, 415000 <ferror@plt+0x13950>
  401ea8:	ldr	x1, [x8, #512]
  401eac:	adrp	x2, 404000 <ferror@plt+0x2950>
  401eb0:	add	x2, x2, #0x434
  401eb4:	bl	401630 <printf@plt>
  401eb8:	mov	w0, wzr
  401ebc:	bl	401380 <exit@plt>
  401ec0:	bl	402068 <ferror@plt+0x9b8>
  401ec4:	adrp	x1, 404000 <ferror@plt+0x2950>
  401ec8:	add	x1, x1, #0x486
  401ecc:	b	401ed8 <ferror@plt+0x828>
  401ed0:	adrp	x1, 404000 <ferror@plt+0x2950>
  401ed4:	add	x1, x1, #0x471
  401ed8:	mov	w2, #0x5                   	// #5
  401edc:	mov	x0, xzr
  401ee0:	bl	401600 <dcgettext@plt>
  401ee4:	mov	x1, x0
  401ee8:	mov	w0, #0x1                   	// #1
  401eec:	bl	401610 <errx@plt>
  401ef0:	adrp	x1, 404000 <ferror@plt+0x2950>
  401ef4:	add	x1, x1, #0x3e9
  401ef8:	b	401f94 <ferror@plt+0x8e4>
  401efc:	adrp	x1, 404000 <ferror@plt+0x2950>
  401f00:	add	x1, x1, #0x49b
  401f04:	b	401f94 <ferror@plt+0x8e4>
  401f08:	adrp	x1, 404000 <ferror@plt+0x2950>
  401f0c:	add	x1, x1, #0x4af
  401f10:	b	401fe4 <ferror@plt+0x934>
  401f14:	adrp	x1, 404000 <ferror@plt+0x2950>
  401f18:	add	x1, x1, #0x4c1
  401f1c:	b	401fe4 <ferror@plt+0x934>
  401f20:	adrp	x1, 404000 <ferror@plt+0x2950>
  401f24:	add	x1, x1, #0x548
  401f28:	mov	w2, #0x5                   	// #5
  401f2c:	mov	x0, xzr
  401f30:	bl	401600 <dcgettext@plt>
  401f34:	mov	x1, x0
  401f38:	add	x2, x24, #0x21
  401f3c:	mov	w0, #0x1                   	// #1
  401f40:	bl	401610 <errx@plt>
  401f44:	adrp	x1, 404000 <ferror@plt+0x2950>
  401f48:	add	x1, x1, #0x612
  401f4c:	b	401e78 <ferror@plt+0x7c8>
  401f50:	adrp	x1, 404000 <ferror@plt+0x2950>
  401f54:	add	x1, x1, #0x62b
  401f58:	b	401e78 <ferror@plt+0x7c8>
  401f5c:	adrp	x1, 404000 <ferror@plt+0x2950>
  401f60:	add	x1, x1, #0x658
  401f64:	b	401e78 <ferror@plt+0x7c8>
  401f68:	adrp	x1, 404000 <ferror@plt+0x2950>
  401f6c:	add	x1, x1, #0x663
  401f70:	b	401e78 <ferror@plt+0x7c8>
  401f74:	adrp	x1, 404000 <ferror@plt+0x2950>
  401f78:	add	x1, x1, #0x679
  401f7c:	b	401e78 <ferror@plt+0x7c8>
  401f80:	adrp	x1, 404000 <ferror@plt+0x2950>
  401f84:	add	x1, x1, #0x690
  401f88:	b	401fe4 <ferror@plt+0x934>
  401f8c:	adrp	x1, 404000 <ferror@plt+0x2950>
  401f90:	add	x1, x1, #0x4e4
  401f94:	mov	w2, #0x5                   	// #5
  401f98:	mov	x0, xzr
  401f9c:	bl	401600 <dcgettext@plt>
  401fa0:	bl	4015c0 <warnx@plt>
  401fa4:	adrp	x8, 415000 <ferror@plt+0x13950>
  401fa8:	ldr	x19, [x8, #480]
  401fac:	adrp	x1, 404000 <ferror@plt+0x2950>
  401fb0:	add	x1, x1, #0x3fe
  401fb4:	mov	w2, #0x5                   	// #5
  401fb8:	mov	x0, xzr
  401fbc:	bl	401600 <dcgettext@plt>
  401fc0:	adrp	x8, 415000 <ferror@plt+0x13950>
  401fc4:	ldr	x2, [x8, #512]
  401fc8:	mov	x1, x0
  401fcc:	mov	x0, x19
  401fd0:	bl	401670 <fprintf@plt>
  401fd4:	mov	w0, #0x1                   	// #1
  401fd8:	bl	401380 <exit@plt>
  401fdc:	adrp	x1, 404000 <ferror@plt+0x2950>
  401fe0:	add	x1, x1, #0x4ee
  401fe4:	mov	w2, #0x5                   	// #5
  401fe8:	mov	x0, xzr
  401fec:	bl	401600 <dcgettext@plt>
  401ff0:	mov	x1, x0
  401ff4:	mov	w0, #0x1                   	// #1
  401ff8:	mov	x2, x19
  401ffc:	bl	401680 <err@plt>
  402000:	stp	x29, x30, [sp, #-16]!
  402004:	adrp	x0, 402000 <ferror@plt+0x950>
  402008:	add	x0, x0, #0x1a0
  40200c:	mov	x29, sp
  402010:	bl	404208 <ferror@plt+0x2b58>
  402014:	ldp	x29, x30, [sp], #16
  402018:	ret
  40201c:	stp	x29, x30, [sp, #-16]!
  402020:	mov	x29, sp
  402024:	cbz	x0, 402038 <ferror@plt+0x988>
  402028:	bl	4014a0 <strdup@plt>
  40202c:	cbz	x0, 402058 <ferror@plt+0x9a8>
  402030:	ldp	x29, x30, [sp], #16
  402034:	ret
  402038:	adrp	x0, 404000 <ferror@plt+0x2950>
  40203c:	adrp	x1, 404000 <ferror@plt+0x2950>
  402040:	adrp	x3, 404000 <ferror@plt+0x2950>
  402044:	add	x0, x0, #0x6ad
  402048:	add	x1, x1, #0x6b1
  40204c:	add	x3, x3, #0x6c4
  402050:	mov	w2, #0x4a                  	// #74
  402054:	bl	401640 <__assert_fail@plt>
  402058:	adrp	x1, 404000 <ferror@plt+0x2950>
  40205c:	add	x1, x1, #0x6e0
  402060:	mov	w0, #0x1                   	// #1
  402064:	bl	401680 <err@plt>
  402068:	stp	x29, x30, [sp, #-32]!
  40206c:	adrp	x8, 415000 <ferror@plt+0x13950>
  402070:	str	x19, [sp, #16]
  402074:	ldr	x19, [x8, #504]
  402078:	adrp	x1, 404000 <ferror@plt+0x2950>
  40207c:	add	x1, x1, #0x6f8
  402080:	mov	w2, #0x5                   	// #5
  402084:	mov	x0, xzr
  402088:	mov	x29, sp
  40208c:	bl	401600 <dcgettext@plt>
  402090:	adrp	x8, 415000 <ferror@plt+0x13950>
  402094:	ldr	x2, [x8, #512]
  402098:	mov	x1, x0
  40209c:	mov	x0, x19
  4020a0:	bl	401670 <fprintf@plt>
  4020a4:	mov	w0, #0xa                   	// #10
  4020a8:	mov	x1, x19
  4020ac:	bl	4013d0 <fputc@plt>
  4020b0:	adrp	x1, 404000 <ferror@plt+0x2950>
  4020b4:	add	x1, x1, #0x722
  4020b8:	mov	w2, #0x5                   	// #5
  4020bc:	mov	x0, xzr
  4020c0:	bl	401600 <dcgettext@plt>
  4020c4:	mov	x1, x19
  4020c8:	bl	401370 <fputs@plt>
  4020cc:	adrp	x1, 404000 <ferror@plt+0x2950>
  4020d0:	add	x1, x1, #0x73f
  4020d4:	mov	w2, #0x5                   	// #5
  4020d8:	mov	x0, xzr
  4020dc:	bl	401600 <dcgettext@plt>
  4020e0:	mov	x1, x0
  4020e4:	mov	x0, x19
  4020e8:	bl	401670 <fprintf@plt>
  4020ec:	adrp	x1, 404000 <ferror@plt+0x2950>
  4020f0:	add	x1, x1, #0x88e
  4020f4:	mov	w2, #0x5                   	// #5
  4020f8:	mov	x0, xzr
  4020fc:	bl	401600 <dcgettext@plt>
  402100:	adrp	x1, 404000 <ferror@plt+0x2950>
  402104:	mov	x19, x0
  402108:	add	x1, x1, #0x8af
  40210c:	mov	w2, #0x5                   	// #5
  402110:	mov	x0, xzr
  402114:	bl	401600 <dcgettext@plt>
  402118:	mov	x4, x0
  40211c:	adrp	x0, 404000 <ferror@plt+0x2950>
  402120:	adrp	x1, 404000 <ferror@plt+0x2950>
  402124:	adrp	x3, 404000 <ferror@plt+0x2950>
  402128:	add	x0, x0, #0x871
  40212c:	add	x1, x1, #0x882
  402130:	add	x3, x3, #0x8a0
  402134:	mov	x2, x19
  402138:	bl	401630 <printf@plt>
  40213c:	adrp	x1, 404000 <ferror@plt+0x2950>
  402140:	add	x1, x1, #0x8bf
  402144:	mov	w2, #0x5                   	// #5
  402148:	mov	x0, xzr
  40214c:	bl	401600 <dcgettext@plt>
  402150:	adrp	x1, 404000 <ferror@plt+0x2950>
  402154:	add	x1, x1, #0x8da
  402158:	bl	401630 <printf@plt>
  40215c:	mov	w0, wzr
  402160:	bl	401380 <exit@plt>
  402164:	ret
  402168:	stp	x29, x30, [sp, #-32]!
  40216c:	stp	x20, x19, [sp, #16]
  402170:	mov	x29, sp
  402174:	mov	w19, w0
  402178:	bl	401420 <fsync@plt>
  40217c:	mov	w20, w0
  402180:	mov	w0, w19
  402184:	bl	4014b0 <close@plt>
  402188:	orr	w8, w0, w20
  40218c:	ldp	x20, x19, [sp, #16]
  402190:	cmp	w8, #0x0
  402194:	csetm	w0, ne  // ne = any
  402198:	ldp	x29, x30, [sp], #32
  40219c:	ret
  4021a0:	stp	x29, x30, [sp, #-32]!
  4021a4:	adrp	x8, 415000 <ferror@plt+0x13950>
  4021a8:	ldr	x0, [x8, #504]
  4021ac:	str	x19, [sp, #16]
  4021b0:	mov	x29, sp
  4021b4:	bl	40221c <ferror@plt+0xb6c>
  4021b8:	cbz	w0, 4021cc <ferror@plt+0xb1c>
  4021bc:	bl	401650 <__errno_location@plt>
  4021c0:	ldr	w8, [x0]
  4021c4:	cmp	w8, #0x20
  4021c8:	b.ne	4021e8 <ferror@plt+0xb38>  // b.any
  4021cc:	adrp	x8, 415000 <ferror@plt+0x13950>
  4021d0:	ldr	x0, [x8, #480]
  4021d4:	bl	40221c <ferror@plt+0xb6c>
  4021d8:	cbnz	w0, 402208 <ferror@plt+0xb58>
  4021dc:	ldr	x19, [sp, #16]
  4021e0:	ldp	x29, x30, [sp], #32
  4021e4:	ret
  4021e8:	adrp	x1, 404000 <ferror@plt+0x2950>
  4021ec:	add	x1, x1, #0x6a1
  4021f0:	mov	w2, #0x5                   	// #5
  4021f4:	mov	x0, xzr
  4021f8:	mov	w19, w8
  4021fc:	bl	401600 <dcgettext@plt>
  402200:	cbnz	w19, 402210 <ferror@plt+0xb60>
  402204:	bl	4015c0 <warnx@plt>
  402208:	mov	w0, #0x1                   	// #1
  40220c:	bl	401340 <_exit@plt>
  402210:	bl	401530 <warn@plt>
  402214:	mov	w0, #0x1                   	// #1
  402218:	bl	401340 <_exit@plt>
  40221c:	stp	x29, x30, [sp, #-32]!
  402220:	stp	x20, x19, [sp, #16]
  402224:	mov	x29, sp
  402228:	mov	x20, x0
  40222c:	bl	401650 <__errno_location@plt>
  402230:	mov	x19, x0
  402234:	str	wzr, [x0]
  402238:	mov	x0, x20
  40223c:	bl	4016b0 <ferror@plt>
  402240:	cbnz	w0, 402250 <ferror@plt+0xba0>
  402244:	mov	x0, x20
  402248:	bl	4015b0 <fflush@plt>
  40224c:	cbz	w0, 402268 <ferror@plt+0xbb8>
  402250:	ldr	w8, [x19]
  402254:	cmp	w8, #0x9
  402258:	csetm	w0, ne  // ne = any
  40225c:	ldp	x20, x19, [sp, #16]
  402260:	ldp	x29, x30, [sp], #32
  402264:	ret
  402268:	mov	x0, x20
  40226c:	bl	401410 <fileno@plt>
  402270:	tbnz	w0, #31, 402250 <ferror@plt+0xba0>
  402274:	bl	401390 <dup@plt>
  402278:	tbnz	w0, #31, 402250 <ferror@plt+0xba0>
  40227c:	bl	4014b0 <close@plt>
  402280:	cbnz	w0, 402250 <ferror@plt+0xba0>
  402284:	b	40225c <ferror@plt+0xbac>
  402288:	sub	sp, sp, #0x90
  40228c:	mov	x1, sp
  402290:	stp	x29, x30, [sp, #128]
  402294:	add	x29, sp, #0x80
  402298:	bl	404228 <ferror@plt+0x2b78>
  40229c:	ldr	w8, [sp, #16]
  4022a0:	cmp	w0, #0x0
  4022a4:	ldp	x29, x30, [sp, #128]
  4022a8:	cset	w9, eq  // eq = none
  4022ac:	and	w8, w8, #0xf000
  4022b0:	cmp	w8, #0x6, lsl #12
  4022b4:	cset	w8, eq  // eq = none
  4022b8:	and	w0, w9, w8
  4022bc:	add	sp, sp, #0x90
  4022c0:	ret
  4022c4:	stp	x29, x30, [sp, #-64]!
  4022c8:	mov	w1, #0x400                 	// #1024
  4022cc:	str	x23, [sp, #16]
  4022d0:	stp	x22, x21, [sp, #32]
  4022d4:	stp	x20, x19, [sp, #48]
  4022d8:	mov	x29, sp
  4022dc:	mov	w19, w0
  4022e0:	mov	w20, #0x400                 	// #1024
  4022e4:	bl	402384 <ferror@plt+0xcd4>
  4022e8:	cbz	x0, 402324 <ferror@plt+0xc74>
  4022ec:	mov	w21, #0x400                 	// #1024
  4022f0:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  4022f4:	cmn	x21, #0x1
  4022f8:	b.eq	40236c <ferror@plt+0xcbc>  // b.none
  4022fc:	lsl	x8, x21, #1
  402300:	cmp	x21, x23
  402304:	csinv	x20, x8, xzr, ls  // ls = plast
  402308:	mov	w0, w19
  40230c:	mov	x1, x20
  402310:	bl	402384 <ferror@plt+0xcd4>
  402314:	mov	x22, x21
  402318:	mov	x21, x20
  40231c:	cbnz	x0, 4022f4 <ferror@plt+0xc44>
  402320:	b	40234c <ferror@plt+0xc9c>
  402324:	mov	x22, xzr
  402328:	b	40234c <ferror@plt+0xc9c>
  40232c:	add	x8, x22, x20
  402330:	lsr	x21, x8, #1
  402334:	mov	w0, w19
  402338:	mov	x1, x21
  40233c:	bl	402384 <ferror@plt+0xcd4>
  402340:	cmp	x0, #0x0
  402344:	csel	x20, x21, x20, eq  // eq = none
  402348:	csel	x22, x22, x21, eq  // eq = none
  40234c:	sub	x8, x20, #0x1
  402350:	cmp	x22, x8
  402354:	b.cc	40232c <ferror@plt+0xc7c>  // b.lo, b.ul, b.last
  402358:	mov	w0, w19
  40235c:	mov	x1, xzr
  402360:	bl	402384 <ferror@plt+0xcd4>
  402364:	add	x0, x22, #0x1
  402368:	b	402370 <ferror@plt+0xcc0>
  40236c:	mov	x0, #0xffffffffffffffff    	// #-1
  402370:	ldp	x20, x19, [sp, #48]
  402374:	ldp	x22, x21, [sp, #32]
  402378:	ldr	x23, [sp, #16]
  40237c:	ldp	x29, x30, [sp], #64
  402380:	ret
  402384:	stp	x29, x30, [sp, #-32]!
  402388:	mov	w2, wzr
  40238c:	str	x19, [sp, #16]
  402390:	mov	x29, sp
  402394:	mov	w19, w0
  402398:	bl	4013e0 <lseek@plt>
  40239c:	tbnz	x0, #63, 4023bc <ferror@plt+0xd0c>
  4023a0:	add	x1, x29, #0x1c
  4023a4:	mov	w2, #0x1                   	// #1
  4023a8:	mov	w0, w19
  4023ac:	bl	4015d0 <read@plt>
  4023b0:	cmp	x0, #0x0
  4023b4:	cset	w0, gt
  4023b8:	b	4023c0 <ferror@plt+0xd10>
  4023bc:	mov	x0, xzr
  4023c0:	ldr	x19, [sp, #16]
  4023c4:	ldp	x29, x30, [sp], #32
  4023c8:	ret
  4023cc:	sub	sp, sp, #0xa0
  4023d0:	stp	x20, x19, [sp, #144]
  4023d4:	mov	x19, x1
  4023d8:	mov	w1, #0x1272                	// #4722
  4023dc:	movk	w1, #0x8008, lsl #16
  4023e0:	mov	x2, x19
  4023e4:	stp	x29, x30, [sp, #128]
  4023e8:	add	x29, sp, #0x80
  4023ec:	mov	w20, w0
  4023f0:	bl	401690 <ioctl@plt>
  4023f4:	tbnz	w0, #31, 402400 <ferror@plt+0xd50>
  4023f8:	mov	w0, wzr
  4023fc:	b	402444 <ferror@plt+0xd94>
  402400:	mov	x2, sp
  402404:	mov	w1, #0x1260                	// #4704
  402408:	mov	w0, w20
  40240c:	bl	401690 <ioctl@plt>
  402410:	tbnz	w0, #31, 40241c <ferror@plt+0xd6c>
  402414:	ldr	x8, [sp]
  402418:	b	402438 <ferror@plt+0xd88>
  40241c:	mov	w1, #0x204                 	// #516
  402420:	mov	x2, sp
  402424:	movk	w1, #0x8020, lsl #16
  402428:	mov	w0, w20
  40242c:	bl	401690 <ioctl@plt>
  402430:	tbnz	w0, #31, 402454 <ferror@plt+0xda4>
  402434:	ldr	w8, [sp]
  402438:	mov	w0, wzr
  40243c:	lsl	x8, x8, #9
  402440:	str	x8, [x19]
  402444:	ldp	x20, x19, [sp, #144]
  402448:	ldp	x29, x30, [sp, #128]
  40244c:	add	sp, sp, #0xa0
  402450:	ret
  402454:	mov	x1, sp
  402458:	mov	w0, w20
  40245c:	bl	404228 <ferror@plt+0x2b78>
  402460:	cbnz	w0, 402488 <ferror@plt+0xdd8>
  402464:	ldr	w8, [sp, #16]
  402468:	and	w8, w8, #0xf000
  40246c:	cmp	w8, #0x8, lsl #12
  402470:	b.ne	402488 <ferror@plt+0xdd8>  // b.any
  402474:	ldr	x9, [sp, #48]
  402478:	mov	w0, wzr
  40247c:	mov	w8, wzr
  402480:	str	x9, [x19]
  402484:	b	40249c <ferror@plt+0xdec>
  402488:	ldr	w8, [sp, #16]
  40248c:	and	w8, w8, #0xf000
  402490:	cmp	w8, #0x6, lsl #12
  402494:	cset	w8, eq  // eq = none
  402498:	csetm	w0, ne  // ne = any
  40249c:	cbz	w8, 402444 <ferror@plt+0xd94>
  4024a0:	mov	w0, w20
  4024a4:	bl	4022c4 <ferror@plt+0xc14>
  4024a8:	mov	x8, x0
  4024ac:	mov	w0, wzr
  4024b0:	b	402440 <ferror@plt+0xd90>
  4024b4:	stp	x29, x30, [sp, #-32]!
  4024b8:	mov	x29, sp
  4024bc:	str	x19, [sp, #16]
  4024c0:	mov	x19, x1
  4024c4:	add	x1, x29, #0x18
  4024c8:	bl	4023cc <ferror@plt+0xd1c>
  4024cc:	cbz	w0, 4024d8 <ferror@plt+0xe28>
  4024d0:	mov	w0, #0xffffffff            	// #-1
  4024d4:	b	4024e4 <ferror@plt+0xe34>
  4024d8:	ldr	x8, [x29, #24]
  4024dc:	lsr	x8, x8, #9
  4024e0:	str	x8, [x19]
  4024e4:	ldr	x19, [sp, #16]
  4024e8:	ldp	x29, x30, [sp], #32
  4024ec:	ret
  4024f0:	stp	x29, x30, [sp, #-16]!
  4024f4:	mov	x2, x1
  4024f8:	mov	w1, #0x1268                	// #4712
  4024fc:	mov	x29, sp
  402500:	bl	401690 <ioctl@plt>
  402504:	asr	w0, w0, #31
  402508:	ldp	x29, x30, [sp], #16
  40250c:	ret
  402510:	sub	sp, sp, #0x20
  402514:	str	x1, [sp, #8]
  402518:	add	x2, sp, #0x8
  40251c:	mov	w1, #0x127b                	// #4731
  402520:	stp	x29, x30, [sp, #16]
  402524:	add	x29, sp, #0x10
  402528:	bl	401690 <ioctl@plt>
  40252c:	ldp	x29, x30, [sp, #16]
  402530:	asr	w0, w0, #31
  402534:	add	sp, sp, #0x20
  402538:	ret
  40253c:	sub	sp, sp, #0x20
  402540:	stp	x29, x30, [sp, #16]
  402544:	add	x29, sp, #0x10
  402548:	sub	x2, x29, #0x4
  40254c:	mov	w1, #0x127a                	// #4730
  402550:	bl	401690 <ioctl@plt>
  402554:	ldur	w8, [x29, #-4]
  402558:	cmp	w0, #0x0
  40255c:	ldp	x29, x30, [sp, #16]
  402560:	cset	w9, ge  // ge = tcont
  402564:	cmp	w8, #0x0
  402568:	cset	w8, ne  // ne = any
  40256c:	and	w0, w9, w8
  402570:	add	sp, sp, #0x20
  402574:	ret
  402578:	stp	x29, x30, [sp, #-48]!
  40257c:	stp	x20, x19, [sp, #32]
  402580:	ldr	w8, [x0, #16]
  402584:	mov	x20, x1
  402588:	orr	w9, w2, #0x80
  40258c:	str	x21, [sp, #16]
  402590:	and	w8, w8, #0xf000
  402594:	cmp	w8, #0x6, lsl #12
  402598:	mov	x21, x0
  40259c:	csel	w1, w9, w2, eq  // eq = none
  4025a0:	mov	x0, x20
  4025a4:	mov	x29, sp
  4025a8:	bl	401450 <open@plt>
  4025ac:	mov	w19, w0
  4025b0:	tbnz	w0, #31, 402618 <ferror@plt+0xf68>
  4025b4:	mov	w0, w19
  4025b8:	mov	x1, x21
  4025bc:	bl	40262c <ferror@plt+0xf7c>
  4025c0:	cbz	w0, 402600 <ferror@plt+0xf50>
  4025c4:	ldr	w8, [x21, #16]
  4025c8:	and	w8, w8, #0xf000
  4025cc:	cmp	w8, #0x6, lsl #12
  4025d0:	b.ne	402618 <ferror@plt+0xf68>  // b.any
  4025d4:	mov	w0, w19
  4025d8:	bl	40253c <ferror@plt+0xe8c>
  4025dc:	cbz	w0, 402618 <ferror@plt+0xf68>
  4025e0:	adrp	x1, 404000 <ferror@plt+0x2950>
  4025e4:	add	x1, x1, #0x966
  4025e8:	mov	w2, #0x5                   	// #5
  4025ec:	mov	x0, xzr
  4025f0:	bl	401600 <dcgettext@plt>
  4025f4:	mov	x1, x20
  4025f8:	bl	4015c0 <warnx@plt>
  4025fc:	b	402618 <ferror@plt+0xf68>
  402600:	mov	w0, w19
  402604:	bl	4014b0 <close@plt>
  402608:	bl	401650 <__errno_location@plt>
  40260c:	mov	w8, #0x4d                  	// #77
  402610:	str	w8, [x0]
  402614:	mov	w19, #0xffffffff            	// #-1
  402618:	mov	w0, w19
  40261c:	ldp	x20, x19, [sp, #32]
  402620:	ldr	x21, [sp, #16]
  402624:	ldp	x29, x30, [sp], #48
  402628:	ret
  40262c:	sub	sp, sp, #0xa0
  402630:	str	x19, [sp, #144]
  402634:	mov	x19, x1
  402638:	mov	x1, sp
  40263c:	stp	x29, x30, [sp, #128]
  402640:	add	x29, sp, #0x80
  402644:	bl	404228 <ferror@plt+0x2b78>
  402648:	tbnz	w0, #31, 402670 <ferror@plt+0xfc0>
  40264c:	ldr	x8, [sp]
  402650:	ldr	x9, [x19]
  402654:	cmp	x8, x9
  402658:	b.ne	402670 <ferror@plt+0xfc0>  // b.any
  40265c:	ldr	x8, [sp, #8]
  402660:	ldr	x9, [x19, #8]
  402664:	cmp	x8, x9
  402668:	cset	w0, eq  // eq = none
  40266c:	b	402674 <ferror@plt+0xfc4>
  402670:	mov	w0, wzr
  402674:	ldr	x19, [sp, #144]
  402678:	ldp	x29, x30, [sp, #128]
  40267c:	add	sp, sp, #0xa0
  402680:	ret
  402684:	stp	x29, x30, [sp, #-16]!
  402688:	mov	w1, #0x5331                	// #21297
  40268c:	mov	x2, xzr
  402690:	mov	x29, sp
  402694:	bl	401690 <ioctl@plt>
  402698:	bic	w0, w0, w0, asr #31
  40269c:	ldp	x29, x30, [sp], #16
  4026a0:	ret
  4026a4:	sub	sp, sp, #0x30
  4026a8:	stp	x20, x19, [sp, #32]
  4026ac:	mov	x19, x2
  4026b0:	mov	x20, x1
  4026b4:	mov	x2, sp
  4026b8:	mov	w1, #0x301                 	// #769
  4026bc:	stp	x29, x30, [sp, #16]
  4026c0:	add	x29, sp, #0x10
  4026c4:	bl	401690 <ioctl@plt>
  4026c8:	cbz	w0, 4026d4 <ferror@plt+0x1024>
  4026cc:	mov	w0, #0xffffffff            	// #-1
  4026d0:	b	4026e4 <ferror@plt+0x1034>
  4026d4:	ldrb	w8, [sp]
  4026d8:	str	w8, [x20]
  4026dc:	ldrb	w8, [sp, #1]
  4026e0:	str	w8, [x19]
  4026e4:	ldp	x20, x19, [sp, #32]
  4026e8:	ldp	x29, x30, [sp, #16]
  4026ec:	add	sp, sp, #0x30
  4026f0:	ret
  4026f4:	cmp	w0, #0x7f
  4026f8:	b.hi	402780 <ferror@plt+0x10d0>  // b.pmore
  4026fc:	adrp	x9, 404000 <ferror@plt+0x2950>
  402700:	mov	w8, w0
  402704:	add	x9, x9, #0x8e6
  402708:	adr	x10, 402720 <ferror@plt+0x1070>
  40270c:	ldrb	w11, [x9, x8]
  402710:	add	x10, x10, x11, lsl #2
  402714:	adrp	x0, 404000 <ferror@plt+0x2950>
  402718:	add	x0, x0, #0x9ab
  40271c:	br	x10
  402720:	adrp	x0, 404000 <ferror@plt+0x2950>
  402724:	add	x0, x0, #0x980
  402728:	ret
  40272c:	adrp	x0, 404000 <ferror@plt+0x2950>
  402730:	add	x0, x0, #0x985
  402734:	ret
  402738:	adrp	x0, 404000 <ferror@plt+0x2950>
  40273c:	add	x0, x0, #0x98d
  402740:	ret
  402744:	adrp	x0, 404000 <ferror@plt+0x2950>
  402748:	add	x0, x0, #0x997
  40274c:	ret
  402750:	adrp	x0, 404000 <ferror@plt+0x2950>
  402754:	add	x0, x0, #0x99c
  402758:	ret
  40275c:	adrp	x0, 404000 <ferror@plt+0x2950>
  402760:	add	x0, x0, #0x9a0
  402764:	ret
  402768:	adrp	x0, 404000 <ferror@plt+0x2950>
  40276c:	add	x0, x0, #0x9a8
  402770:	ret
  402774:	adrp	x0, 404000 <ferror@plt+0x2950>
  402778:	add	x0, x0, #0x9b8
  40277c:	ret
  402780:	mov	x0, xzr
  402784:	ret
  402788:	adrp	x0, 404000 <ferror@plt+0x2950>
  40278c:	add	x0, x0, #0x9bd
  402790:	ret
  402794:	adrp	x0, 404000 <ferror@plt+0x2950>
  402798:	add	x0, x0, #0x9c2
  40279c:	ret
  4027a0:	adrp	x0, 404000 <ferror@plt+0x2950>
  4027a4:	add	x0, x0, #0x9cc
  4027a8:	ret
  4027ac:	adrp	x0, 404000 <ferror@plt+0x2950>
  4027b0:	add	x0, x0, #0x9d0
  4027b4:	ret
  4027b8:	adrp	x0, 404000 <ferror@plt+0x2950>
  4027bc:	add	x0, x0, #0x9d4
  4027c0:	ret
  4027c4:	adrp	x0, 404000 <ferror@plt+0x2950>
  4027c8:	add	x0, x0, #0x9b0
  4027cc:	ret
  4027d0:	adrp	x8, 415000 <ferror@plt+0x13950>
  4027d4:	str	w0, [x8, #472]
  4027d8:	ret
  4027dc:	sub	sp, sp, #0x80
  4027e0:	stp	x29, x30, [sp, #32]
  4027e4:	stp	x28, x27, [sp, #48]
  4027e8:	stp	x26, x25, [sp, #64]
  4027ec:	stp	x24, x23, [sp, #80]
  4027f0:	stp	x22, x21, [sp, #96]
  4027f4:	stp	x20, x19, [sp, #112]
  4027f8:	add	x29, sp, #0x20
  4027fc:	str	xzr, [x1]
  402800:	cbz	x0, 40283c <ferror@plt+0x118c>
  402804:	ldrb	w8, [x0]
  402808:	mov	x21, x0
  40280c:	cbz	w8, 40283c <ferror@plt+0x118c>
  402810:	mov	x20, x2
  402814:	mov	x19, x1
  402818:	bl	401540 <__ctype_b_loc@plt>
  40281c:	ldr	x8, [x0]
  402820:	mov	x23, x0
  402824:	mov	x9, x21
  402828:	ldrb	w10, [x9], #1
  40282c:	ldrh	w11, [x8, x10, lsl #1]
  402830:	tbnz	w11, #13, 402828 <ferror@plt+0x1178>
  402834:	cmp	w10, #0x2d
  402838:	b.ne	402854 <ferror@plt+0x11a4>  // b.any
  40283c:	mov	w21, #0xffffffea            	// #-22
  402840:	tbz	w21, #31, 402a80 <ferror@plt+0x13d0>
  402844:	neg	w19, w21
  402848:	bl	401650 <__errno_location@plt>
  40284c:	str	w19, [x0]
  402850:	b	402a80 <ferror@plt+0x13d0>
  402854:	bl	401650 <__errno_location@plt>
  402858:	mov	x25, x0
  40285c:	str	wzr, [x0]
  402860:	sub	x1, x29, #0x8
  402864:	mov	x0, x21
  402868:	mov	w2, wzr
  40286c:	stur	xzr, [x29, #-8]
  402870:	bl	4014e0 <strtoumax@plt>
  402874:	ldur	x24, [x29, #-8]
  402878:	str	x0, [sp, #16]
  40287c:	cmp	x24, x21
  402880:	b.eq	402898 <ferror@plt+0x11e8>  // b.none
  402884:	add	x8, x0, #0x1
  402888:	cmp	x8, #0x1
  40288c:	b.hi	4028b0 <ferror@plt+0x1200>  // b.pmore
  402890:	ldr	w8, [x25]
  402894:	cbz	w8, 4028b0 <ferror@plt+0x1200>
  402898:	ldr	w8, [x25]
  40289c:	mov	w9, #0xffffffea            	// #-22
  4028a0:	cmp	w8, #0x0
  4028a4:	csneg	w21, w9, w8, eq  // eq = none
  4028a8:	tbz	w21, #31, 402a80 <ferror@plt+0x13d0>
  4028ac:	b	402844 <ferror@plt+0x1194>
  4028b0:	cbz	x24, 402a70 <ferror@plt+0x13c0>
  4028b4:	ldrb	w8, [x24]
  4028b8:	cbz	w8, 402a70 <ferror@plt+0x13c0>
  4028bc:	mov	w28, wzr
  4028c0:	mov	w21, wzr
  4028c4:	mov	x22, xzr
  4028c8:	b	4028e0 <ferror@plt+0x1230>
  4028cc:	mov	x27, xzr
  4028d0:	cbz	x22, 402968 <ferror@plt+0x12b8>
  4028d4:	mov	w21, #0xffffffea            	// #-22
  4028d8:	mov	w8, wzr
  4028dc:	tbz	wzr, #0, 402a7c <ferror@plt+0x13cc>
  4028e0:	ldrb	w8, [x24, #1]
  4028e4:	cmp	w8, #0x61
  4028e8:	b.le	402928 <ferror@plt+0x1278>
  4028ec:	cmp	w8, #0x62
  4028f0:	b.eq	402930 <ferror@plt+0x1280>  // b.none
  4028f4:	cmp	w8, #0x69
  4028f8:	b.ne	40293c <ferror@plt+0x128c>  // b.any
  4028fc:	ldrb	w9, [x24, #2]
  402900:	orr	w9, w9, #0x20
  402904:	cmp	w9, #0x62
  402908:	b.ne	402914 <ferror@plt+0x1264>  // b.any
  40290c:	ldrb	w9, [x24, #3]
  402910:	cbz	w9, 402aa4 <ferror@plt+0x13f4>
  402914:	cmp	w8, #0x42
  402918:	b.eq	402930 <ferror@plt+0x1280>  // b.none
  40291c:	cmp	w8, #0x62
  402920:	b.ne	402938 <ferror@plt+0x1288>  // b.any
  402924:	b	402930 <ferror@plt+0x1280>
  402928:	cmp	w8, #0x42
  40292c:	b.ne	402938 <ferror@plt+0x1288>  // b.any
  402930:	ldrb	w9, [x24, #2]
  402934:	cbz	w9, 402aac <ferror@plt+0x13fc>
  402938:	cbz	w8, 402aa4 <ferror@plt+0x13f4>
  40293c:	bl	401400 <localeconv@plt>
  402940:	cbz	x0, 402950 <ferror@plt+0x12a0>
  402944:	ldr	x26, [x0]
  402948:	cbnz	x26, 402958 <ferror@plt+0x12a8>
  40294c:	b	4028cc <ferror@plt+0x121c>
  402950:	mov	x26, xzr
  402954:	cbz	x26, 4028cc <ferror@plt+0x121c>
  402958:	mov	x0, x26
  40295c:	bl	401360 <strlen@plt>
  402960:	mov	x27, x0
  402964:	cbnz	x22, 4028d4 <ferror@plt+0x1224>
  402968:	mov	w8, wzr
  40296c:	cbz	x26, 4029e8 <ferror@plt+0x1338>
  402970:	ldrb	w9, [x24]
  402974:	cbz	w9, 4029f4 <ferror@plt+0x1344>
  402978:	mov	x0, x26
  40297c:	mov	x1, x24
  402980:	mov	x2, x27
  402984:	bl	401460 <strncmp@plt>
  402988:	cbnz	w0, 4028d4 <ferror@plt+0x1224>
  40298c:	add	x24, x24, x27
  402990:	ldrb	w8, [x24]
  402994:	cmp	w8, #0x30
  402998:	b.ne	4029ac <ferror@plt+0x12fc>  // b.any
  40299c:	ldrb	w8, [x24, #1]!
  4029a0:	add	w28, w28, #0x1
  4029a4:	cmp	w8, #0x30
  4029a8:	b.eq	40299c <ferror@plt+0x12ec>  // b.none
  4029ac:	ldr	x9, [x23]
  4029b0:	sxtb	x8, w8
  4029b4:	ldrh	w8, [x9, x8, lsl #1]
  4029b8:	tbnz	w8, #11, 402a00 <ferror@plt+0x1350>
  4029bc:	mov	x22, xzr
  4029c0:	stur	x24, [x29, #-8]
  4029c4:	cbz	x22, 4029d8 <ferror@plt+0x1328>
  4029c8:	ldur	x8, [x29, #-8]
  4029cc:	cbz	x8, 402a58 <ferror@plt+0x13a8>
  4029d0:	ldrb	w8, [x8]
  4029d4:	cbz	w8, 402a64 <ferror@plt+0x13b4>
  4029d8:	ldur	x24, [x29, #-8]
  4029dc:	mov	w8, #0x1                   	// #1
  4029e0:	tbnz	w8, #0, 4028e0 <ferror@plt+0x1230>
  4029e4:	b	402a7c <ferror@plt+0x13cc>
  4029e8:	mov	w21, #0xffffffea            	// #-22
  4029ec:	tbnz	w8, #0, 4028e0 <ferror@plt+0x1230>
  4029f0:	b	402a7c <ferror@plt+0x13cc>
  4029f4:	mov	w21, #0xffffffea            	// #-22
  4029f8:	tbnz	w8, #0, 4028e0 <ferror@plt+0x1230>
  4029fc:	b	402a7c <ferror@plt+0x13cc>
  402a00:	sub	x1, x29, #0x8
  402a04:	mov	x0, x24
  402a08:	mov	w2, wzr
  402a0c:	str	wzr, [x25]
  402a10:	stur	xzr, [x29, #-8]
  402a14:	bl	4014e0 <strtoumax@plt>
  402a18:	ldur	x8, [x29, #-8]
  402a1c:	mov	x22, x0
  402a20:	cmp	x8, x24
  402a24:	b.eq	402a3c <ferror@plt+0x138c>  // b.none
  402a28:	add	x8, x22, #0x1
  402a2c:	cmp	x8, #0x1
  402a30:	b.hi	4029c4 <ferror@plt+0x1314>  // b.pmore
  402a34:	ldr	w8, [x25]
  402a38:	cbz	w8, 4029c4 <ferror@plt+0x1314>
  402a3c:	ldr	w9, [x25]
  402a40:	mov	w10, #0xffffffea            	// #-22
  402a44:	mov	w8, wzr
  402a48:	cmp	w9, #0x0
  402a4c:	csneg	w21, w10, w9, eq  // eq = none
  402a50:	tbnz	w8, #0, 4028e0 <ferror@plt+0x1230>
  402a54:	b	402a7c <ferror@plt+0x13cc>
  402a58:	mov	w21, #0xffffffea            	// #-22
  402a5c:	tbnz	w8, #0, 4028e0 <ferror@plt+0x1230>
  402a60:	b	402a7c <ferror@plt+0x13cc>
  402a64:	mov	w21, #0xffffffea            	// #-22
  402a68:	tbnz	w8, #0, 4028e0 <ferror@plt+0x1230>
  402a6c:	b	402a7c <ferror@plt+0x13cc>
  402a70:	mov	w21, wzr
  402a74:	ldr	x8, [sp, #16]
  402a78:	str	x8, [x19]
  402a7c:	tbnz	w21, #31, 402844 <ferror@plt+0x1194>
  402a80:	mov	w0, w21
  402a84:	ldp	x20, x19, [sp, #112]
  402a88:	ldp	x22, x21, [sp, #96]
  402a8c:	ldp	x24, x23, [sp, #80]
  402a90:	ldp	x26, x25, [sp, #64]
  402a94:	ldp	x28, x27, [sp, #48]
  402a98:	ldp	x29, x30, [sp, #32]
  402a9c:	add	sp, sp, #0x80
  402aa0:	ret
  402aa4:	mov	w23, #0x400                 	// #1024
  402aa8:	b	402ab0 <ferror@plt+0x1400>
  402aac:	mov	w23, #0x3e8                 	// #1000
  402ab0:	ldrsb	w24, [x24]
  402ab4:	adrp	x21, 404000 <ferror@plt+0x2950>
  402ab8:	add	x21, x21, #0x9e7
  402abc:	mov	w2, #0x9                   	// #9
  402ac0:	mov	x0, x21
  402ac4:	mov	w1, w24
  402ac8:	bl	4015e0 <memchr@plt>
  402acc:	cbnz	x0, 402aec <ferror@plt+0x143c>
  402ad0:	adrp	x21, 404000 <ferror@plt+0x2950>
  402ad4:	add	x21, x21, #0x9f0
  402ad8:	mov	w2, #0x9                   	// #9
  402adc:	mov	x0, x21
  402ae0:	mov	w1, w24
  402ae4:	bl	4015e0 <memchr@plt>
  402ae8:	cbz	x0, 40283c <ferror@plt+0x118c>
  402aec:	sub	w8, w0, w21
  402af0:	add	w24, w8, #0x1
  402af4:	add	x0, sp, #0x10
  402af8:	mov	w1, w23
  402afc:	mov	w2, w24
  402b00:	bl	402bc0 <ferror@plt+0x1510>
  402b04:	mov	w21, w0
  402b08:	cbz	x20, 402b10 <ferror@plt+0x1460>
  402b0c:	str	w24, [x20]
  402b10:	cbz	x22, 402a74 <ferror@plt+0x13c4>
  402b14:	cbz	w24, 402a74 <ferror@plt+0x13c4>
  402b18:	mov	w8, #0x1                   	// #1
  402b1c:	add	x0, sp, #0x8
  402b20:	mov	w1, w23
  402b24:	mov	w2, w24
  402b28:	str	x8, [sp, #8]
  402b2c:	bl	402bc0 <ferror@plt+0x1510>
  402b30:	mov	w8, #0xa                   	// #10
  402b34:	cmp	x22, #0xb
  402b38:	b.cc	402b4c <ferror@plt+0x149c>  // b.lo, b.ul, b.last
  402b3c:	add	x8, x8, x8, lsl #2
  402b40:	lsl	x8, x8, #1
  402b44:	cmp	x8, x22
  402b48:	b.cc	402b3c <ferror@plt+0x148c>  // b.lo, b.ul, b.last
  402b4c:	cmp	w28, #0x1
  402b50:	b.lt	402b64 <ferror@plt+0x14b4>  // b.tstop
  402b54:	add	x8, x8, x8, lsl #2
  402b58:	subs	w28, w28, #0x1
  402b5c:	lsl	x8, x8, #1
  402b60:	b.ne	402b54 <ferror@plt+0x14a4>  // b.any
  402b64:	ldp	x10, x9, [sp, #8]
  402b68:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  402b6c:	mov	w13, #0x1                   	// #1
  402b70:	movk	x11, #0xcccd
  402b74:	mov	w12, #0xa                   	// #10
  402b78:	b	402b8c <ferror@plt+0x14dc>
  402b7c:	cmp	x22, #0x9
  402b80:	mov	x22, x14
  402b84:	mov	x13, x15
  402b88:	b.ls	402bb8 <ferror@plt+0x1508>  // b.plast
  402b8c:	umulh	x14, x22, x11
  402b90:	lsr	x14, x14, #3
  402b94:	add	x15, x13, x13, lsl #2
  402b98:	msub	x16, x14, x12, x22
  402b9c:	lsl	x15, x15, #1
  402ba0:	cbz	x16, 402b7c <ferror@plt+0x14cc>
  402ba4:	udiv	x13, x8, x13
  402ba8:	udiv	x13, x13, x16
  402bac:	udiv	x13, x10, x13
  402bb0:	add	x9, x9, x13
  402bb4:	b	402b7c <ferror@plt+0x14cc>
  402bb8:	str	x9, [sp, #16]
  402bbc:	b	402a74 <ferror@plt+0x13c4>
  402bc0:	cbz	w2, 402be8 <ferror@plt+0x1538>
  402bc4:	sxtw	x8, w1
  402bc8:	ldr	x9, [x0]
  402bcc:	umulh	x10, x8, x9
  402bd0:	cmp	xzr, x10
  402bd4:	b.ne	402bf0 <ferror@plt+0x1540>  // b.any
  402bd8:	sub	w2, w2, #0x1
  402bdc:	mul	x9, x9, x8
  402be0:	str	x9, [x0]
  402be4:	cbnz	w2, 402bc8 <ferror@plt+0x1518>
  402be8:	mov	w0, wzr
  402bec:	ret
  402bf0:	mov	w0, #0xffffffde            	// #-34
  402bf4:	ret
  402bf8:	stp	x29, x30, [sp, #-16]!
  402bfc:	mov	x2, xzr
  402c00:	mov	x29, sp
  402c04:	bl	4027dc <ferror@plt+0x112c>
  402c08:	ldp	x29, x30, [sp], #16
  402c0c:	ret
  402c10:	stp	x29, x30, [sp, #-48]!
  402c14:	stp	x22, x21, [sp, #16]
  402c18:	stp	x20, x19, [sp, #32]
  402c1c:	mov	x20, x1
  402c20:	mov	x19, x0
  402c24:	mov	x21, x0
  402c28:	mov	x29, sp
  402c2c:	cbz	x0, 402c5c <ferror@plt+0x15ac>
  402c30:	ldrb	w22, [x19]
  402c34:	mov	x21, x19
  402c38:	cbz	w22, 402c5c <ferror@plt+0x15ac>
  402c3c:	mov	x21, x19
  402c40:	bl	401540 <__ctype_b_loc@plt>
  402c44:	ldr	x8, [x0]
  402c48:	and	x9, x22, #0xff
  402c4c:	ldrh	w8, [x8, x9, lsl #1]
  402c50:	tbz	w8, #11, 402c5c <ferror@plt+0x15ac>
  402c54:	ldrb	w22, [x21, #1]!
  402c58:	cbnz	w22, 402c40 <ferror@plt+0x1590>
  402c5c:	cbz	x20, 402c64 <ferror@plt+0x15b4>
  402c60:	str	x21, [x20]
  402c64:	cmp	x21, x19
  402c68:	b.ls	402c7c <ferror@plt+0x15cc>  // b.plast
  402c6c:	ldrb	w8, [x21]
  402c70:	cmp	w8, #0x0
  402c74:	cset	w0, eq  // eq = none
  402c78:	b	402c80 <ferror@plt+0x15d0>
  402c7c:	mov	w0, wzr
  402c80:	ldp	x20, x19, [sp, #32]
  402c84:	ldp	x22, x21, [sp, #16]
  402c88:	ldp	x29, x30, [sp], #48
  402c8c:	ret
  402c90:	stp	x29, x30, [sp, #-48]!
  402c94:	stp	x22, x21, [sp, #16]
  402c98:	stp	x20, x19, [sp, #32]
  402c9c:	mov	x20, x1
  402ca0:	mov	x19, x0
  402ca4:	mov	x21, x0
  402ca8:	mov	x29, sp
  402cac:	cbz	x0, 402cdc <ferror@plt+0x162c>
  402cb0:	ldrb	w22, [x19]
  402cb4:	mov	x21, x19
  402cb8:	cbz	w22, 402cdc <ferror@plt+0x162c>
  402cbc:	mov	x21, x19
  402cc0:	bl	401540 <__ctype_b_loc@plt>
  402cc4:	ldr	x8, [x0]
  402cc8:	and	x9, x22, #0xff
  402ccc:	ldrh	w8, [x8, x9, lsl #1]
  402cd0:	tbz	w8, #12, 402cdc <ferror@plt+0x162c>
  402cd4:	ldrb	w22, [x21, #1]!
  402cd8:	cbnz	w22, 402cc0 <ferror@plt+0x1610>
  402cdc:	cbz	x20, 402ce4 <ferror@plt+0x1634>
  402ce0:	str	x21, [x20]
  402ce4:	cmp	x21, x19
  402ce8:	b.ls	402cfc <ferror@plt+0x164c>  // b.plast
  402cec:	ldrb	w8, [x21]
  402cf0:	cmp	w8, #0x0
  402cf4:	cset	w0, eq  // eq = none
  402cf8:	b	402d00 <ferror@plt+0x1650>
  402cfc:	mov	w0, wzr
  402d00:	ldp	x20, x19, [sp, #32]
  402d04:	ldp	x22, x21, [sp, #16]
  402d08:	ldp	x29, x30, [sp], #48
  402d0c:	ret
  402d10:	sub	sp, sp, #0x100
  402d14:	stp	x29, x30, [sp, #208]
  402d18:	add	x29, sp, #0xd0
  402d1c:	mov	x8, #0xffffffffffffffd0    	// #-48
  402d20:	mov	x9, sp
  402d24:	sub	x10, x29, #0x50
  402d28:	stp	x22, x21, [sp, #224]
  402d2c:	stp	x20, x19, [sp, #240]
  402d30:	mov	x20, x1
  402d34:	mov	x19, x0
  402d38:	movk	x8, #0xff80, lsl #32
  402d3c:	add	x11, x29, #0x30
  402d40:	add	x9, x9, #0x80
  402d44:	add	x22, x10, #0x30
  402d48:	stp	x2, x3, [x29, #-80]
  402d4c:	stp	x4, x5, [x29, #-64]
  402d50:	stp	x6, x7, [x29, #-48]
  402d54:	stp	q1, q2, [sp, #16]
  402d58:	stp	q3, q4, [sp, #48]
  402d5c:	str	q0, [sp]
  402d60:	stp	q5, q6, [sp, #80]
  402d64:	str	q7, [sp, #112]
  402d68:	stp	x9, x8, [x29, #-16]
  402d6c:	stp	x11, x22, [x29, #-32]
  402d70:	ldursw	x8, [x29, #-8]
  402d74:	tbz	w8, #31, 402d88 <ferror@plt+0x16d8>
  402d78:	add	w9, w8, #0x8
  402d7c:	cmp	w9, #0x0
  402d80:	stur	w9, [x29, #-8]
  402d84:	b.le	402de8 <ferror@plt+0x1738>
  402d88:	ldur	x8, [x29, #-32]
  402d8c:	add	x9, x8, #0x8
  402d90:	stur	x9, [x29, #-32]
  402d94:	ldr	x1, [x8]
  402d98:	cbz	x1, 402e04 <ferror@plt+0x1754>
  402d9c:	ldursw	x8, [x29, #-8]
  402da0:	tbz	w8, #31, 402db4 <ferror@plt+0x1704>
  402da4:	add	w9, w8, #0x8
  402da8:	cmp	w9, #0x0
  402dac:	stur	w9, [x29, #-8]
  402db0:	b.le	402df8 <ferror@plt+0x1748>
  402db4:	ldur	x8, [x29, #-32]
  402db8:	add	x9, x8, #0x8
  402dbc:	stur	x9, [x29, #-32]
  402dc0:	ldr	x21, [x8]
  402dc4:	cbz	x21, 402e04 <ferror@plt+0x1754>
  402dc8:	mov	x0, x19
  402dcc:	bl	401520 <strcmp@plt>
  402dd0:	cbz	w0, 402e20 <ferror@plt+0x1770>
  402dd4:	mov	x0, x19
  402dd8:	mov	x1, x21
  402ddc:	bl	401520 <strcmp@plt>
  402de0:	cbnz	w0, 402d70 <ferror@plt+0x16c0>
  402de4:	b	402e24 <ferror@plt+0x1774>
  402de8:	add	x8, x22, x8
  402dec:	ldr	x1, [x8]
  402df0:	cbnz	x1, 402d9c <ferror@plt+0x16ec>
  402df4:	b	402e04 <ferror@plt+0x1754>
  402df8:	add	x8, x22, x8
  402dfc:	ldr	x21, [x8]
  402e00:	cbnz	x21, 402dc8 <ferror@plt+0x1718>
  402e04:	adrp	x8, 415000 <ferror@plt+0x13950>
  402e08:	ldr	w0, [x8, #472]
  402e0c:	adrp	x1, 404000 <ferror@plt+0x2950>
  402e10:	add	x1, x1, #0x9f9
  402e14:	mov	x2, x20
  402e18:	mov	x3, x19
  402e1c:	bl	401610 <errx@plt>
  402e20:	mov	w0, #0x1                   	// #1
  402e24:	ldp	x20, x19, [sp, #240]
  402e28:	ldp	x22, x21, [sp, #224]
  402e2c:	ldp	x29, x30, [sp, #208]
  402e30:	add	sp, sp, #0x100
  402e34:	ret
  402e38:	cbz	x1, 402e5c <ferror@plt+0x17ac>
  402e3c:	sxtb	w8, w2
  402e40:	ldrsb	w9, [x0]
  402e44:	cbz	w9, 402e5c <ferror@plt+0x17ac>
  402e48:	cmp	w8, w9
  402e4c:	b.eq	402e60 <ferror@plt+0x17b0>  // b.none
  402e50:	sub	x1, x1, #0x1
  402e54:	add	x0, x0, #0x1
  402e58:	cbnz	x1, 402e40 <ferror@plt+0x1790>
  402e5c:	mov	x0, xzr
  402e60:	ret
  402e64:	stp	x29, x30, [sp, #-32]!
  402e68:	stp	x20, x19, [sp, #16]
  402e6c:	mov	x29, sp
  402e70:	mov	x20, x1
  402e74:	mov	x19, x0
  402e78:	bl	402eb8 <ferror@plt+0x1808>
  402e7c:	cmp	w0, w0, sxth
  402e80:	b.ne	402e90 <ferror@plt+0x17e0>  // b.any
  402e84:	ldp	x20, x19, [sp, #16]
  402e88:	ldp	x29, x30, [sp], #32
  402e8c:	ret
  402e90:	bl	401650 <__errno_location@plt>
  402e94:	mov	w8, #0x22                  	// #34
  402e98:	str	w8, [x0]
  402e9c:	adrp	x8, 415000 <ferror@plt+0x13950>
  402ea0:	ldr	w0, [x8, #472]
  402ea4:	adrp	x1, 404000 <ferror@plt+0x2950>
  402ea8:	add	x1, x1, #0x9f9
  402eac:	mov	x2, x20
  402eb0:	mov	x3, x19
  402eb4:	bl	401680 <err@plt>
  402eb8:	stp	x29, x30, [sp, #-32]!
  402ebc:	stp	x20, x19, [sp, #16]
  402ec0:	mov	x29, sp
  402ec4:	mov	x20, x1
  402ec8:	mov	x19, x0
  402ecc:	bl	402f90 <ferror@plt+0x18e0>
  402ed0:	cmp	x0, w0, sxtw
  402ed4:	b.ne	402ee4 <ferror@plt+0x1834>  // b.any
  402ed8:	ldp	x20, x19, [sp, #16]
  402edc:	ldp	x29, x30, [sp], #32
  402ee0:	ret
  402ee4:	bl	401650 <__errno_location@plt>
  402ee8:	mov	w8, #0x22                  	// #34
  402eec:	str	w8, [x0]
  402ef0:	adrp	x8, 415000 <ferror@plt+0x13950>
  402ef4:	ldr	w0, [x8, #472]
  402ef8:	adrp	x1, 404000 <ferror@plt+0x2950>
  402efc:	add	x1, x1, #0x9f9
  402f00:	mov	x2, x20
  402f04:	mov	x3, x19
  402f08:	bl	401680 <err@plt>
  402f0c:	stp	x29, x30, [sp, #-16]!
  402f10:	mov	w2, #0xa                   	// #10
  402f14:	mov	x29, sp
  402f18:	bl	402f24 <ferror@plt+0x1874>
  402f1c:	ldp	x29, x30, [sp], #16
  402f20:	ret
  402f24:	stp	x29, x30, [sp, #-32]!
  402f28:	stp	x20, x19, [sp, #16]
  402f2c:	mov	x29, sp
  402f30:	mov	x20, x1
  402f34:	mov	x19, x0
  402f38:	bl	403048 <ferror@plt+0x1998>
  402f3c:	cmp	w0, #0x10, lsl #12
  402f40:	b.cs	402f50 <ferror@plt+0x18a0>  // b.hs, b.nlast
  402f44:	ldp	x20, x19, [sp, #16]
  402f48:	ldp	x29, x30, [sp], #32
  402f4c:	ret
  402f50:	bl	401650 <__errno_location@plt>
  402f54:	mov	w8, #0x22                  	// #34
  402f58:	str	w8, [x0]
  402f5c:	adrp	x8, 415000 <ferror@plt+0x13950>
  402f60:	ldr	w0, [x8, #472]
  402f64:	adrp	x1, 404000 <ferror@plt+0x2950>
  402f68:	add	x1, x1, #0x9f9
  402f6c:	mov	x2, x20
  402f70:	mov	x3, x19
  402f74:	bl	401680 <err@plt>
  402f78:	stp	x29, x30, [sp, #-16]!
  402f7c:	mov	w2, #0x10                  	// #16
  402f80:	mov	x29, sp
  402f84:	bl	402f24 <ferror@plt+0x1874>
  402f88:	ldp	x29, x30, [sp], #16
  402f8c:	ret
  402f90:	stp	x29, x30, [sp, #-48]!
  402f94:	mov	x29, sp
  402f98:	str	x21, [sp, #16]
  402f9c:	stp	x20, x19, [sp, #32]
  402fa0:	mov	x20, x1
  402fa4:	mov	x19, x0
  402fa8:	str	xzr, [x29, #24]
  402fac:	bl	401650 <__errno_location@plt>
  402fb0:	mov	x21, x0
  402fb4:	str	wzr, [x0]
  402fb8:	cbz	x19, 403004 <ferror@plt+0x1954>
  402fbc:	ldrb	w8, [x19]
  402fc0:	cbz	w8, 403004 <ferror@plt+0x1954>
  402fc4:	add	x1, x29, #0x18
  402fc8:	mov	w2, #0xa                   	// #10
  402fcc:	mov	x0, x19
  402fd0:	bl	4013a0 <strtoimax@plt>
  402fd4:	ldr	w8, [x21]
  402fd8:	cbnz	w8, 403004 <ferror@plt+0x1954>
  402fdc:	ldr	x8, [x29, #24]
  402fe0:	cmp	x8, x19
  402fe4:	b.eq	403004 <ferror@plt+0x1954>  // b.none
  402fe8:	cbz	x8, 402ff4 <ferror@plt+0x1944>
  402fec:	ldrb	w8, [x8]
  402ff0:	cbnz	w8, 403004 <ferror@plt+0x1954>
  402ff4:	ldp	x20, x19, [sp, #32]
  402ff8:	ldr	x21, [sp, #16]
  402ffc:	ldp	x29, x30, [sp], #48
  403000:	ret
  403004:	ldr	w8, [x21]
  403008:	adrp	x9, 415000 <ferror@plt+0x13950>
  40300c:	ldr	w0, [x9, #472]
  403010:	adrp	x1, 404000 <ferror@plt+0x2950>
  403014:	add	x1, x1, #0x9f9
  403018:	mov	x2, x20
  40301c:	mov	x3, x19
  403020:	cmp	w8, #0x22
  403024:	b.ne	40302c <ferror@plt+0x197c>  // b.any
  403028:	bl	401680 <err@plt>
  40302c:	bl	401610 <errx@plt>
  403030:	stp	x29, x30, [sp, #-16]!
  403034:	mov	w2, #0xa                   	// #10
  403038:	mov	x29, sp
  40303c:	bl	403048 <ferror@plt+0x1998>
  403040:	ldp	x29, x30, [sp], #16
  403044:	ret
  403048:	stp	x29, x30, [sp, #-32]!
  40304c:	stp	x20, x19, [sp, #16]
  403050:	mov	x29, sp
  403054:	mov	x20, x1
  403058:	mov	x19, x0
  40305c:	bl	4030cc <ferror@plt+0x1a1c>
  403060:	lsr	x8, x0, #32
  403064:	cbnz	x8, 403074 <ferror@plt+0x19c4>
  403068:	ldp	x20, x19, [sp, #16]
  40306c:	ldp	x29, x30, [sp], #32
  403070:	ret
  403074:	bl	401650 <__errno_location@plt>
  403078:	mov	w8, #0x22                  	// #34
  40307c:	str	w8, [x0]
  403080:	adrp	x8, 415000 <ferror@plt+0x13950>
  403084:	ldr	w0, [x8, #472]
  403088:	adrp	x1, 404000 <ferror@plt+0x2950>
  40308c:	add	x1, x1, #0x9f9
  403090:	mov	x2, x20
  403094:	mov	x3, x19
  403098:	bl	401680 <err@plt>
  40309c:	stp	x29, x30, [sp, #-16]!
  4030a0:	mov	w2, #0x10                  	// #16
  4030a4:	mov	x29, sp
  4030a8:	bl	403048 <ferror@plt+0x1998>
  4030ac:	ldp	x29, x30, [sp], #16
  4030b0:	ret
  4030b4:	stp	x29, x30, [sp, #-16]!
  4030b8:	mov	w2, #0xa                   	// #10
  4030bc:	mov	x29, sp
  4030c0:	bl	4030cc <ferror@plt+0x1a1c>
  4030c4:	ldp	x29, x30, [sp], #16
  4030c8:	ret
  4030cc:	sub	sp, sp, #0x40
  4030d0:	stp	x29, x30, [sp, #16]
  4030d4:	stp	x22, x21, [sp, #32]
  4030d8:	stp	x20, x19, [sp, #48]
  4030dc:	add	x29, sp, #0x10
  4030e0:	mov	w22, w2
  4030e4:	mov	x20, x1
  4030e8:	mov	x19, x0
  4030ec:	str	xzr, [sp, #8]
  4030f0:	bl	401650 <__errno_location@plt>
  4030f4:	mov	x21, x0
  4030f8:	str	wzr, [x0]
  4030fc:	cbz	x19, 40314c <ferror@plt+0x1a9c>
  403100:	ldrb	w8, [x19]
  403104:	cbz	w8, 40314c <ferror@plt+0x1a9c>
  403108:	add	x1, sp, #0x8
  40310c:	mov	x0, x19
  403110:	mov	w2, w22
  403114:	bl	4014e0 <strtoumax@plt>
  403118:	ldr	w8, [x21]
  40311c:	cbnz	w8, 40314c <ferror@plt+0x1a9c>
  403120:	ldr	x8, [sp, #8]
  403124:	cmp	x8, x19
  403128:	b.eq	40314c <ferror@plt+0x1a9c>  // b.none
  40312c:	cbz	x8, 403138 <ferror@plt+0x1a88>
  403130:	ldrb	w8, [x8]
  403134:	cbnz	w8, 40314c <ferror@plt+0x1a9c>
  403138:	ldp	x20, x19, [sp, #48]
  40313c:	ldp	x22, x21, [sp, #32]
  403140:	ldp	x29, x30, [sp, #16]
  403144:	add	sp, sp, #0x40
  403148:	ret
  40314c:	ldr	w8, [x21]
  403150:	adrp	x9, 415000 <ferror@plt+0x13950>
  403154:	ldr	w0, [x9, #472]
  403158:	adrp	x1, 404000 <ferror@plt+0x2950>
  40315c:	add	x1, x1, #0x9f9
  403160:	mov	x2, x20
  403164:	mov	x3, x19
  403168:	cmp	w8, #0x22
  40316c:	b.ne	403174 <ferror@plt+0x1ac4>  // b.any
  403170:	bl	401680 <err@plt>
  403174:	bl	401610 <errx@plt>
  403178:	stp	x29, x30, [sp, #-16]!
  40317c:	mov	w2, #0x10                  	// #16
  403180:	mov	x29, sp
  403184:	bl	4030cc <ferror@plt+0x1a1c>
  403188:	ldp	x29, x30, [sp], #16
  40318c:	ret
  403190:	stp	x29, x30, [sp, #-48]!
  403194:	mov	x29, sp
  403198:	str	x21, [sp, #16]
  40319c:	stp	x20, x19, [sp, #32]
  4031a0:	mov	x20, x1
  4031a4:	mov	x19, x0
  4031a8:	str	xzr, [x29, #24]
  4031ac:	bl	401650 <__errno_location@plt>
  4031b0:	mov	x21, x0
  4031b4:	str	wzr, [x0]
  4031b8:	cbz	x19, 403200 <ferror@plt+0x1b50>
  4031bc:	ldrb	w8, [x19]
  4031c0:	cbz	w8, 403200 <ferror@plt+0x1b50>
  4031c4:	add	x1, x29, #0x18
  4031c8:	mov	x0, x19
  4031cc:	bl	4013b0 <strtod@plt>
  4031d0:	ldr	w8, [x21]
  4031d4:	cbnz	w8, 403200 <ferror@plt+0x1b50>
  4031d8:	ldr	x8, [x29, #24]
  4031dc:	cmp	x8, x19
  4031e0:	b.eq	403200 <ferror@plt+0x1b50>  // b.none
  4031e4:	cbz	x8, 4031f0 <ferror@plt+0x1b40>
  4031e8:	ldrb	w8, [x8]
  4031ec:	cbnz	w8, 403200 <ferror@plt+0x1b50>
  4031f0:	ldp	x20, x19, [sp, #32]
  4031f4:	ldr	x21, [sp, #16]
  4031f8:	ldp	x29, x30, [sp], #48
  4031fc:	ret
  403200:	ldr	w8, [x21]
  403204:	adrp	x9, 415000 <ferror@plt+0x13950>
  403208:	ldr	w0, [x9, #472]
  40320c:	adrp	x1, 404000 <ferror@plt+0x2950>
  403210:	add	x1, x1, #0x9f9
  403214:	mov	x2, x20
  403218:	mov	x3, x19
  40321c:	cmp	w8, #0x22
  403220:	b.ne	403228 <ferror@plt+0x1b78>  // b.any
  403224:	bl	401680 <err@plt>
  403228:	bl	401610 <errx@plt>
  40322c:	stp	x29, x30, [sp, #-48]!
  403230:	mov	x29, sp
  403234:	str	x21, [sp, #16]
  403238:	stp	x20, x19, [sp, #32]
  40323c:	mov	x20, x1
  403240:	mov	x19, x0
  403244:	str	xzr, [x29, #24]
  403248:	bl	401650 <__errno_location@plt>
  40324c:	mov	x21, x0
  403250:	str	wzr, [x0]
  403254:	cbz	x19, 4032a0 <ferror@plt+0x1bf0>
  403258:	ldrb	w8, [x19]
  40325c:	cbz	w8, 4032a0 <ferror@plt+0x1bf0>
  403260:	add	x1, x29, #0x18
  403264:	mov	w2, #0xa                   	// #10
  403268:	mov	x0, x19
  40326c:	bl	401550 <strtol@plt>
  403270:	ldr	w8, [x21]
  403274:	cbnz	w8, 4032a0 <ferror@plt+0x1bf0>
  403278:	ldr	x8, [x29, #24]
  40327c:	cmp	x8, x19
  403280:	b.eq	4032a0 <ferror@plt+0x1bf0>  // b.none
  403284:	cbz	x8, 403290 <ferror@plt+0x1be0>
  403288:	ldrb	w8, [x8]
  40328c:	cbnz	w8, 4032a0 <ferror@plt+0x1bf0>
  403290:	ldp	x20, x19, [sp, #32]
  403294:	ldr	x21, [sp, #16]
  403298:	ldp	x29, x30, [sp], #48
  40329c:	ret
  4032a0:	ldr	w8, [x21]
  4032a4:	adrp	x9, 415000 <ferror@plt+0x13950>
  4032a8:	ldr	w0, [x9, #472]
  4032ac:	adrp	x1, 404000 <ferror@plt+0x2950>
  4032b0:	add	x1, x1, #0x9f9
  4032b4:	mov	x2, x20
  4032b8:	mov	x3, x19
  4032bc:	cmp	w8, #0x22
  4032c0:	b.ne	4032c8 <ferror@plt+0x1c18>  // b.any
  4032c4:	bl	401680 <err@plt>
  4032c8:	bl	401610 <errx@plt>
  4032cc:	stp	x29, x30, [sp, #-48]!
  4032d0:	mov	x29, sp
  4032d4:	str	x21, [sp, #16]
  4032d8:	stp	x20, x19, [sp, #32]
  4032dc:	mov	x20, x1
  4032e0:	mov	x19, x0
  4032e4:	str	xzr, [x29, #24]
  4032e8:	bl	401650 <__errno_location@plt>
  4032ec:	mov	x21, x0
  4032f0:	str	wzr, [x0]
  4032f4:	cbz	x19, 403340 <ferror@plt+0x1c90>
  4032f8:	ldrb	w8, [x19]
  4032fc:	cbz	w8, 403340 <ferror@plt+0x1c90>
  403300:	add	x1, x29, #0x18
  403304:	mov	w2, #0xa                   	// #10
  403308:	mov	x0, x19
  40330c:	bl	401350 <strtoul@plt>
  403310:	ldr	w8, [x21]
  403314:	cbnz	w8, 403340 <ferror@plt+0x1c90>
  403318:	ldr	x8, [x29, #24]
  40331c:	cmp	x8, x19
  403320:	b.eq	403340 <ferror@plt+0x1c90>  // b.none
  403324:	cbz	x8, 403330 <ferror@plt+0x1c80>
  403328:	ldrb	w8, [x8]
  40332c:	cbnz	w8, 403340 <ferror@plt+0x1c90>
  403330:	ldp	x20, x19, [sp, #32]
  403334:	ldr	x21, [sp, #16]
  403338:	ldp	x29, x30, [sp], #48
  40333c:	ret
  403340:	ldr	w8, [x21]
  403344:	adrp	x9, 415000 <ferror@plt+0x13950>
  403348:	ldr	w0, [x9, #472]
  40334c:	adrp	x1, 404000 <ferror@plt+0x2950>
  403350:	add	x1, x1, #0x9f9
  403354:	mov	x2, x20
  403358:	mov	x3, x19
  40335c:	cmp	w8, #0x22
  403360:	b.ne	403368 <ferror@plt+0x1cb8>  // b.any
  403364:	bl	401680 <err@plt>
  403368:	bl	401610 <errx@plt>
  40336c:	sub	sp, sp, #0x30
  403370:	stp	x20, x19, [sp, #32]
  403374:	mov	x20, x1
  403378:	add	x1, sp, #0x8
  40337c:	stp	x29, x30, [sp, #16]
  403380:	add	x29, sp, #0x10
  403384:	mov	x19, x0
  403388:	bl	402bf8 <ferror@plt+0x1548>
  40338c:	cbnz	w0, 4033a4 <ferror@plt+0x1cf4>
  403390:	ldr	x0, [sp, #8]
  403394:	ldp	x20, x19, [sp, #32]
  403398:	ldp	x29, x30, [sp, #16]
  40339c:	add	sp, sp, #0x30
  4033a0:	ret
  4033a4:	bl	401650 <__errno_location@plt>
  4033a8:	adrp	x9, 415000 <ferror@plt+0x13950>
  4033ac:	ldr	w8, [x0]
  4033b0:	ldr	w0, [x9, #472]
  4033b4:	adrp	x1, 404000 <ferror@plt+0x2950>
  4033b8:	add	x1, x1, #0x9f9
  4033bc:	mov	x2, x20
  4033c0:	mov	x3, x19
  4033c4:	cbnz	w8, 4033cc <ferror@plt+0x1d1c>
  4033c8:	bl	401610 <errx@plt>
  4033cc:	bl	401680 <err@plt>
  4033d0:	stp	x29, x30, [sp, #-32]!
  4033d4:	str	x19, [sp, #16]
  4033d8:	mov	x19, x1
  4033dc:	mov	x1, x2
  4033e0:	mov	x29, sp
  4033e4:	bl	403190 <ferror@plt+0x1ae0>
  4033e8:	fcvtzs	x8, d0
  4033ec:	mov	x9, #0x848000000000        	// #145685290680320
  4033f0:	movk	x9, #0x412e, lsl #48
  4033f4:	scvtf	d1, x8
  4033f8:	fmov	d2, x9
  4033fc:	fsub	d0, d0, d1
  403400:	fmul	d0, d0, d2
  403404:	fcvtzs	x9, d0
  403408:	stp	x8, x9, [x19]
  40340c:	ldr	x19, [sp, #16]
  403410:	ldp	x29, x30, [sp], #32
  403414:	ret
  403418:	and	w8, w0, #0xf000
  40341c:	sub	w8, w8, #0x1, lsl #12
  403420:	lsr	w9, w8, #12
  403424:	cmp	w9, #0xb
  403428:	mov	w8, wzr
  40342c:	b.hi	403480 <ferror@plt+0x1dd0>  // b.pmore
  403430:	adrp	x10, 404000 <ferror@plt+0x2950>
  403434:	add	x10, x10, #0x9db
  403438:	adr	x11, 40344c <ferror@plt+0x1d9c>
  40343c:	ldrb	w12, [x10, x9]
  403440:	add	x11, x11, x12, lsl #2
  403444:	mov	w9, #0x64                  	// #100
  403448:	br	x11
  40344c:	mov	w9, #0x70                  	// #112
  403450:	b	403478 <ferror@plt+0x1dc8>
  403454:	mov	w9, #0x63                  	// #99
  403458:	b	403478 <ferror@plt+0x1dc8>
  40345c:	mov	w9, #0x62                  	// #98
  403460:	b	403478 <ferror@plt+0x1dc8>
  403464:	mov	w9, #0x6c                  	// #108
  403468:	b	403478 <ferror@plt+0x1dc8>
  40346c:	mov	w9, #0x73                  	// #115
  403470:	b	403478 <ferror@plt+0x1dc8>
  403474:	mov	w9, #0x2d                  	// #45
  403478:	mov	w8, #0x1                   	// #1
  40347c:	strb	w9, [x1]
  403480:	tst	w0, #0x100
  403484:	mov	w9, #0x72                  	// #114
  403488:	mov	w10, #0x2d                  	// #45
  40348c:	add	x11, x1, x8
  403490:	mov	w12, #0x77                  	// #119
  403494:	csel	w17, w10, w9, eq  // eq = none
  403498:	tst	w0, #0x80
  40349c:	mov	w14, #0x53                  	// #83
  4034a0:	mov	w15, #0x73                  	// #115
  4034a4:	mov	w16, #0x78                  	// #120
  4034a8:	strb	w17, [x11]
  4034ac:	csel	w17, w10, w12, eq  // eq = none
  4034b0:	tst	w0, #0x40
  4034b4:	orr	x13, x8, #0x2
  4034b8:	strb	w17, [x11, #1]
  4034bc:	csel	w11, w15, w14, ne  // ne = any
  4034c0:	csel	w17, w16, w10, ne  // ne = any
  4034c4:	tst	w0, #0x800
  4034c8:	csel	w11, w17, w11, eq  // eq = none
  4034cc:	add	x13, x13, x1
  4034d0:	tst	w0, #0x20
  4034d4:	strb	w11, [x13]
  4034d8:	csel	w11, w10, w9, eq  // eq = none
  4034dc:	tst	w0, #0x10
  4034e0:	strb	w11, [x13, #1]
  4034e4:	csel	w11, w10, w12, eq  // eq = none
  4034e8:	tst	w0, #0x8
  4034ec:	csel	w14, w15, w14, ne  // ne = any
  4034f0:	csel	w15, w16, w10, ne  // ne = any
  4034f4:	tst	w0, #0x400
  4034f8:	orr	x8, x8, #0x6
  4034fc:	csel	w14, w15, w14, eq  // eq = none
  403500:	tst	w0, #0x4
  403504:	add	x8, x8, x1
  403508:	csel	w9, w10, w9, eq  // eq = none
  40350c:	tst	w0, #0x2
  403510:	mov	w17, #0x54                  	// #84
  403514:	strb	w11, [x13, #2]
  403518:	mov	w11, #0x74                  	// #116
  40351c:	strb	w14, [x13, #3]
  403520:	strb	w9, [x8]
  403524:	csel	w9, w10, w12, eq  // eq = none
  403528:	tst	w0, #0x1
  40352c:	strb	w9, [x8, #1]
  403530:	csel	w9, w11, w17, ne  // ne = any
  403534:	csel	w10, w16, w10, ne  // ne = any
  403538:	tst	w0, #0x200
  40353c:	csel	w9, w10, w9, eq  // eq = none
  403540:	mov	x0, x1
  403544:	strb	w9, [x8, #2]
  403548:	strb	wzr, [x8, #3]
  40354c:	ret
  403550:	sub	sp, sp, #0x60
  403554:	stp	x22, x21, [sp, #64]
  403558:	stp	x20, x19, [sp, #80]
  40355c:	mov	x21, x1
  403560:	mov	w20, w0
  403564:	add	x22, sp, #0x8
  403568:	stp	x29, x30, [sp, #48]
  40356c:	add	x29, sp, #0x30
  403570:	tbz	w0, #1, 403580 <ferror@plt+0x1ed0>
  403574:	orr	x22, x22, #0x1
  403578:	mov	w8, #0x20                  	// #32
  40357c:	strb	w8, [sp, #8]
  403580:	mov	x0, x21
  403584:	bl	403720 <ferror@plt+0x2070>
  403588:	cbz	w0, 4035ac <ferror@plt+0x1efc>
  40358c:	mov	w8, #0x6667                	// #26215
  403590:	movk	w8, #0x6666, lsl #16
  403594:	smull	x8, w0, w8
  403598:	lsr	x9, x8, #63
  40359c:	asr	x8, x8, #34
  4035a0:	add	w8, w8, w9
  4035a4:	sxtw	x9, w8
  4035a8:	b	4035b0 <ferror@plt+0x1f00>
  4035ac:	mov	x9, xzr
  4035b0:	adrp	x8, 404000 <ferror@plt+0x2950>
  4035b4:	add	x8, x8, #0xa02
  4035b8:	ldrb	w11, [x8, x9]
  4035bc:	mov	x10, #0xffffffffffffffff    	// #-1
  4035c0:	lsl	x8, x10, x0
  4035c4:	bic	x8, x21, x8
  4035c8:	cmp	w0, #0x0
  4035cc:	mov	x10, x22
  4035d0:	lsr	x19, x21, x0
  4035d4:	csel	x8, x8, xzr, ne  // ne = any
  4035d8:	strb	w11, [x10], #1
  4035dc:	tbz	w20, #0, 4035f0 <ferror@plt+0x1f40>
  4035e0:	cbz	x9, 4035f0 <ferror@plt+0x1f40>
  4035e4:	mov	w9, #0x4269                	// #17001
  4035e8:	add	x10, x22, #0x3
  4035ec:	sturh	w9, [x22, #1]
  4035f0:	strb	wzr, [x10]
  4035f4:	cbz	x8, 40363c <ferror@plt+0x1f8c>
  4035f8:	sub	w9, w0, #0xa
  4035fc:	lsr	x8, x8, x9
  403600:	tbnz	w20, #2, 403648 <ferror@plt+0x1f98>
  403604:	mov	x10, #0xf5c3                	// #62915
  403608:	movk	x10, #0x5c28, lsl #16
  40360c:	add	x9, x8, #0x32
  403610:	movk	x10, #0xc28f, lsl #32
  403614:	movk	x10, #0x28f5, lsl #48
  403618:	sub	x8, x8, #0x3b6
  40361c:	lsr	x9, x9, #2
  403620:	cmp	x8, #0x64
  403624:	umulh	x8, x9, x10
  403628:	lsr	x8, x8, #2
  40362c:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  403630:	cinc	w19, w19, cc  // cc = lo, ul, last
  403634:	cbnz	x20, 403678 <ferror@plt+0x1fc8>
  403638:	b	4036e8 <ferror@plt+0x2038>
  40363c:	mov	x20, xzr
  403640:	cbnz	x20, 403678 <ferror@plt+0x1fc8>
  403644:	b	4036e8 <ferror@plt+0x2038>
  403648:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  40364c:	add	x8, x8, #0x5
  403650:	movk	x9, #0xcccd
  403654:	umulh	x10, x8, x9
  403658:	lsr	x20, x10, #3
  40365c:	mul	x9, x20, x9
  403660:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403664:	ror	x9, x9, #1
  403668:	movk	x10, #0x1999, lsl #48
  40366c:	cmp	x9, x10
  403670:	b.ls	4036c8 <ferror@plt+0x2018>  // b.plast
  403674:	cbz	x20, 4036e8 <ferror@plt+0x2038>
  403678:	bl	401400 <localeconv@plt>
  40367c:	cbz	x0, 40368c <ferror@plt+0x1fdc>
  403680:	ldr	x4, [x0]
  403684:	cbnz	x4, 403694 <ferror@plt+0x1fe4>
  403688:	b	40369c <ferror@plt+0x1fec>
  40368c:	mov	x4, xzr
  403690:	cbz	x4, 40369c <ferror@plt+0x1fec>
  403694:	ldrb	w8, [x4]
  403698:	cbnz	w8, 4036a4 <ferror@plt+0x1ff4>
  40369c:	adrp	x4, 404000 <ferror@plt+0x2950>
  4036a0:	add	x4, x4, #0xa0a
  4036a4:	adrp	x2, 404000 <ferror@plt+0x2950>
  4036a8:	add	x2, x2, #0xa0c
  4036ac:	add	x0, sp, #0x10
  4036b0:	add	x6, sp, #0x8
  4036b4:	mov	w1, #0x20                  	// #32
  4036b8:	mov	w3, w19
  4036bc:	mov	x5, x20
  4036c0:	bl	4013f0 <snprintf@plt>
  4036c4:	b	403704 <ferror@plt+0x2054>
  4036c8:	mov	x9, #0xf5c3                	// #62915
  4036cc:	movk	x9, #0x5c28, lsl #16
  4036d0:	movk	x9, #0xc28f, lsl #32
  4036d4:	lsr	x8, x8, #2
  4036d8:	movk	x9, #0x28f5, lsl #48
  4036dc:	umulh	x8, x8, x9
  4036e0:	lsr	x20, x8, #2
  4036e4:	cbnz	x20, 403678 <ferror@plt+0x1fc8>
  4036e8:	adrp	x2, 404000 <ferror@plt+0x2950>
  4036ec:	add	x2, x2, #0xa16
  4036f0:	add	x0, sp, #0x10
  4036f4:	add	x4, sp, #0x8
  4036f8:	mov	w1, #0x20                  	// #32
  4036fc:	mov	w3, w19
  403700:	bl	4013f0 <snprintf@plt>
  403704:	add	x0, sp, #0x10
  403708:	bl	4014a0 <strdup@plt>
  40370c:	ldp	x20, x19, [sp, #80]
  403710:	ldp	x22, x21, [sp, #64]
  403714:	ldp	x29, x30, [sp, #48]
  403718:	add	sp, sp, #0x60
  40371c:	ret
  403720:	mov	w8, #0xa                   	// #10
  403724:	lsr	x9, x0, x8
  403728:	cbz	x9, 40373c <ferror@plt+0x208c>
  40372c:	cmp	x8, #0x33
  403730:	add	x8, x8, #0xa
  403734:	b.cc	403724 <ferror@plt+0x2074>  // b.lo, b.ul, b.last
  403738:	mov	w8, #0x46                  	// #70
  40373c:	sub	w0, w8, #0xa
  403740:	ret
  403744:	stp	x29, x30, [sp, #-80]!
  403748:	stp	x26, x25, [sp, #16]
  40374c:	stp	x24, x23, [sp, #32]
  403750:	stp	x22, x21, [sp, #48]
  403754:	stp	x20, x19, [sp, #64]
  403758:	mov	x29, sp
  40375c:	cbz	x0, 403840 <ferror@plt+0x2190>
  403760:	mov	x20, x3
  403764:	mov	w19, #0xffffffff            	// #-1
  403768:	cbz	x3, 40385c <ferror@plt+0x21ac>
  40376c:	mov	x21, x2
  403770:	cbz	x2, 40385c <ferror@plt+0x21ac>
  403774:	mov	x22, x1
  403778:	cbz	x1, 40385c <ferror@plt+0x21ac>
  40377c:	ldrb	w8, [x0]
  403780:	cbz	w8, 40385c <ferror@plt+0x21ac>
  403784:	ldrb	w8, [x0]
  403788:	cbz	w8, 403848 <ferror@plt+0x2198>
  40378c:	mov	x24, xzr
  403790:	mov	x23, xzr
  403794:	add	x25, x0, #0x1
  403798:	b	4037a4 <ferror@plt+0x20f4>
  40379c:	ldrb	w8, [x25], #1
  4037a0:	cbz	w8, 403858 <ferror@plt+0x21a8>
  4037a4:	cmp	x24, x21
  4037a8:	b.cs	403818 <ferror@plt+0x2168>  // b.hs, b.nlast
  4037ac:	ldrb	w10, [x25]
  4037b0:	sub	x9, x25, #0x1
  4037b4:	cmp	x23, #0x0
  4037b8:	and	w8, w8, #0xff
  4037bc:	csel	x23, x9, x23, eq  // eq = none
  4037c0:	cmp	w8, #0x2c
  4037c4:	csel	x8, x9, xzr, eq  // eq = none
  4037c8:	cmp	w10, #0x0
  4037cc:	csel	x26, x25, x8, eq  // eq = none
  4037d0:	mov	w8, #0x4                   	// #4
  4037d4:	cbz	x23, 403820 <ferror@plt+0x2170>
  4037d8:	cbz	x26, 403820 <ferror@plt+0x2170>
  4037dc:	subs	x1, x26, x23
  4037e0:	b.ls	403830 <ferror@plt+0x2180>  // b.plast
  4037e4:	mov	x0, x23
  4037e8:	blr	x20
  4037ec:	cmn	w0, #0x1
  4037f0:	b.eq	403830 <ferror@plt+0x2180>  // b.none
  4037f4:	str	w0, [x22, x24, lsl #2]
  4037f8:	ldrb	w8, [x26]
  4037fc:	mov	x23, xzr
  403800:	add	x24, x24, #0x1
  403804:	cmp	w8, #0x0
  403808:	cset	w8, eq  // eq = none
  40380c:	lsl	w8, w8, #1
  403810:	cbnz	w8, 403824 <ferror@plt+0x2174>
  403814:	b	40379c <ferror@plt+0x20ec>
  403818:	mov	w19, #0xfffffffe            	// #-2
  40381c:	mov	w8, #0x1                   	// #1
  403820:	cbz	w8, 40379c <ferror@plt+0x20ec>
  403824:	cmp	w8, #0x4
  403828:	b.eq	40379c <ferror@plt+0x20ec>  // b.none
  40382c:	b	403850 <ferror@plt+0x21a0>
  403830:	mov	w19, #0xffffffff            	// #-1
  403834:	mov	w8, #0x1                   	// #1
  403838:	cbnz	w8, 403824 <ferror@plt+0x2174>
  40383c:	b	40379c <ferror@plt+0x20ec>
  403840:	mov	w19, #0xffffffff            	// #-1
  403844:	b	40385c <ferror@plt+0x21ac>
  403848:	mov	x24, xzr
  40384c:	b	403858 <ferror@plt+0x21a8>
  403850:	cmp	w8, #0x2
  403854:	b.ne	40385c <ferror@plt+0x21ac>  // b.any
  403858:	mov	w19, w24
  40385c:	mov	w0, w19
  403860:	ldp	x20, x19, [sp, #64]
  403864:	ldp	x22, x21, [sp, #48]
  403868:	ldp	x24, x23, [sp, #32]
  40386c:	ldp	x26, x25, [sp, #16]
  403870:	ldp	x29, x30, [sp], #80
  403874:	ret
  403878:	stp	x29, x30, [sp, #-32]!
  40387c:	str	x19, [sp, #16]
  403880:	mov	x29, sp
  403884:	cbz	x0, 4038a8 <ferror@plt+0x21f8>
  403888:	mov	x19, x3
  40388c:	mov	w8, #0xffffffff            	// #-1
  403890:	cbz	x3, 4038ac <ferror@plt+0x21fc>
  403894:	ldrb	w9, [x0]
  403898:	cbz	w9, 4038ac <ferror@plt+0x21fc>
  40389c:	ldr	x8, [x19]
  4038a0:	cmp	x8, x2
  4038a4:	b.ls	4038bc <ferror@plt+0x220c>  // b.plast
  4038a8:	mov	w8, #0xffffffff            	// #-1
  4038ac:	ldr	x19, [sp, #16]
  4038b0:	mov	w0, w8
  4038b4:	ldp	x29, x30, [sp], #32
  4038b8:	ret
  4038bc:	cmp	w9, #0x2b
  4038c0:	b.ne	4038cc <ferror@plt+0x221c>  // b.any
  4038c4:	add	x0, x0, #0x1
  4038c8:	b	4038d0 <ferror@plt+0x2220>
  4038cc:	str	xzr, [x19]
  4038d0:	ldr	x8, [x19]
  4038d4:	mov	x3, x4
  4038d8:	add	x1, x1, x8, lsl #2
  4038dc:	sub	x2, x2, x8
  4038e0:	bl	403744 <ferror@plt+0x2094>
  4038e4:	mov	w8, w0
  4038e8:	cmp	w0, #0x1
  4038ec:	b.lt	4038ac <ferror@plt+0x21fc>  // b.tstop
  4038f0:	ldr	x9, [x19]
  4038f4:	add	x9, x9, w8, sxtw
  4038f8:	str	x9, [x19]
  4038fc:	b	4038ac <ferror@plt+0x21fc>
  403900:	stp	x29, x30, [sp, #-80]!
  403904:	stp	x22, x21, [sp, #48]
  403908:	mov	w21, #0xffffffea            	// #-22
  40390c:	str	x25, [sp, #16]
  403910:	stp	x24, x23, [sp, #32]
  403914:	stp	x20, x19, [sp, #64]
  403918:	mov	x29, sp
  40391c:	cbz	x1, 403a08 <ferror@plt+0x2358>
  403920:	cbz	x0, 403a08 <ferror@plt+0x2358>
  403924:	mov	x19, x2
  403928:	cbz	x2, 403a08 <ferror@plt+0x2358>
  40392c:	ldrb	w8, [x0]
  403930:	cbz	w8, 403a04 <ferror@plt+0x2354>
  403934:	mov	x20, x1
  403938:	mov	x22, xzr
  40393c:	add	x23, x0, #0x1
  403940:	mov	w24, #0x1                   	// #1
  403944:	b	403950 <ferror@plt+0x22a0>
  403948:	ldrb	w8, [x23], #1
  40394c:	cbz	w8, 403a04 <ferror@plt+0x2354>
  403950:	mov	x9, x23
  403954:	ldrb	w10, [x9], #-1
  403958:	cmp	x22, #0x0
  40395c:	and	w8, w8, #0xff
  403960:	csel	x22, x9, x22, eq  // eq = none
  403964:	cmp	w8, #0x2c
  403968:	csel	x8, x9, xzr, eq  // eq = none
  40396c:	cmp	w10, #0x0
  403970:	csel	x25, x23, x8, eq  // eq = none
  403974:	mov	w8, #0x4                   	// #4
  403978:	cbz	x22, 4039dc <ferror@plt+0x232c>
  40397c:	cbz	x25, 4039dc <ferror@plt+0x232c>
  403980:	subs	x1, x25, x22
  403984:	b.ls	4039d4 <ferror@plt+0x2324>  // b.plast
  403988:	mov	x0, x22
  40398c:	blr	x19
  403990:	tbnz	w0, #31, 4039ec <ferror@plt+0x233c>
  403994:	add	w8, w0, #0x7
  403998:	cmp	w0, #0x0
  40399c:	csel	w8, w8, w0, lt  // lt = tstop
  4039a0:	sbfx	x8, x8, #3, #29
  4039a4:	ldrb	w9, [x20, x8]
  4039a8:	and	w10, w0, #0x7
  4039ac:	lsl	w10, w24, w10
  4039b0:	mov	x22, xzr
  4039b4:	orr	w9, w9, w10
  4039b8:	strb	w9, [x20, x8]
  4039bc:	ldrb	w8, [x25]
  4039c0:	cmp	w8, #0x0
  4039c4:	cset	w8, eq  // eq = none
  4039c8:	lsl	w8, w8, #1
  4039cc:	cbnz	w8, 4039e0 <ferror@plt+0x2330>
  4039d0:	b	403948 <ferror@plt+0x2298>
  4039d4:	mov	w21, #0xffffffff            	// #-1
  4039d8:	mov	w8, #0x1                   	// #1
  4039dc:	cbz	w8, 403948 <ferror@plt+0x2298>
  4039e0:	cmp	w8, #0x4
  4039e4:	b.eq	403948 <ferror@plt+0x2298>  // b.none
  4039e8:	b	4039fc <ferror@plt+0x234c>
  4039ec:	mov	w8, #0x1                   	// #1
  4039f0:	mov	w21, w0
  4039f4:	cbnz	w8, 4039e0 <ferror@plt+0x2330>
  4039f8:	b	403948 <ferror@plt+0x2298>
  4039fc:	cmp	w8, #0x2
  403a00:	b.ne	403a08 <ferror@plt+0x2358>  // b.any
  403a04:	mov	w21, wzr
  403a08:	mov	w0, w21
  403a0c:	ldp	x20, x19, [sp, #64]
  403a10:	ldp	x22, x21, [sp, #48]
  403a14:	ldp	x24, x23, [sp, #32]
  403a18:	ldr	x25, [sp, #16]
  403a1c:	ldp	x29, x30, [sp], #80
  403a20:	ret
  403a24:	stp	x29, x30, [sp, #-64]!
  403a28:	stp	x22, x21, [sp, #32]
  403a2c:	mov	w21, #0xffffffea            	// #-22
  403a30:	stp	x24, x23, [sp, #16]
  403a34:	stp	x20, x19, [sp, #48]
  403a38:	mov	x29, sp
  403a3c:	cbz	x1, 403b0c <ferror@plt+0x245c>
  403a40:	cbz	x0, 403b0c <ferror@plt+0x245c>
  403a44:	mov	x19, x2
  403a48:	cbz	x2, 403b0c <ferror@plt+0x245c>
  403a4c:	ldrb	w8, [x0]
  403a50:	cbz	w8, 403b08 <ferror@plt+0x2458>
  403a54:	mov	x20, x1
  403a58:	mov	x22, xzr
  403a5c:	add	x23, x0, #0x1
  403a60:	b	403a6c <ferror@plt+0x23bc>
  403a64:	ldrb	w8, [x23], #1
  403a68:	cbz	w8, 403b08 <ferror@plt+0x2458>
  403a6c:	mov	x9, x23
  403a70:	ldrb	w10, [x9], #-1
  403a74:	cmp	x22, #0x0
  403a78:	and	w8, w8, #0xff
  403a7c:	csel	x22, x9, x22, eq  // eq = none
  403a80:	cmp	w8, #0x2c
  403a84:	csel	x8, x9, xzr, eq  // eq = none
  403a88:	cmp	w10, #0x0
  403a8c:	csel	x24, x23, x8, eq  // eq = none
  403a90:	mov	w8, #0x4                   	// #4
  403a94:	cbz	x22, 403ae0 <ferror@plt+0x2430>
  403a98:	cbz	x24, 403ae0 <ferror@plt+0x2430>
  403a9c:	subs	x1, x24, x22
  403aa0:	b.ls	403ad8 <ferror@plt+0x2428>  // b.plast
  403aa4:	mov	x0, x22
  403aa8:	blr	x19
  403aac:	tbnz	x0, #63, 403af0 <ferror@plt+0x2440>
  403ab0:	ldr	x8, [x20]
  403ab4:	mov	x22, xzr
  403ab8:	orr	x8, x8, x0
  403abc:	str	x8, [x20]
  403ac0:	ldrb	w8, [x24]
  403ac4:	cmp	w8, #0x0
  403ac8:	cset	w8, eq  // eq = none
  403acc:	lsl	w8, w8, #1
  403ad0:	cbnz	w8, 403ae4 <ferror@plt+0x2434>
  403ad4:	b	403a64 <ferror@plt+0x23b4>
  403ad8:	mov	w21, #0xffffffff            	// #-1
  403adc:	mov	w8, #0x1                   	// #1
  403ae0:	cbz	w8, 403a64 <ferror@plt+0x23b4>
  403ae4:	cmp	w8, #0x4
  403ae8:	b.eq	403a64 <ferror@plt+0x23b4>  // b.none
  403aec:	b	403b00 <ferror@plt+0x2450>
  403af0:	mov	w8, #0x1                   	// #1
  403af4:	mov	w21, w0
  403af8:	cbnz	w8, 403ae4 <ferror@plt+0x2434>
  403afc:	b	403a64 <ferror@plt+0x23b4>
  403b00:	cmp	w8, #0x2
  403b04:	b.ne	403b0c <ferror@plt+0x245c>  // b.any
  403b08:	mov	w21, wzr
  403b0c:	mov	w0, w21
  403b10:	ldp	x20, x19, [sp, #48]
  403b14:	ldp	x22, x21, [sp, #32]
  403b18:	ldp	x24, x23, [sp, #16]
  403b1c:	ldp	x29, x30, [sp], #64
  403b20:	ret
  403b24:	stp	x29, x30, [sp, #-64]!
  403b28:	mov	x29, sp
  403b2c:	str	x23, [sp, #16]
  403b30:	stp	x22, x21, [sp, #32]
  403b34:	stp	x20, x19, [sp, #48]
  403b38:	str	xzr, [x29, #24]
  403b3c:	cbz	x0, 403c2c <ferror@plt+0x257c>
  403b40:	mov	w21, w3
  403b44:	mov	x19, x2
  403b48:	mov	x23, x1
  403b4c:	mov	x22, x0
  403b50:	str	w3, [x1]
  403b54:	str	w3, [x2]
  403b58:	bl	401650 <__errno_location@plt>
  403b5c:	str	wzr, [x0]
  403b60:	ldrb	w8, [x22]
  403b64:	mov	x20, x0
  403b68:	cmp	w8, #0x3a
  403b6c:	b.ne	403bb4 <ferror@plt+0x2504>  // b.any
  403b70:	add	x21, x22, #0x1
  403b74:	add	x1, x29, #0x18
  403b78:	mov	w2, #0xa                   	// #10
  403b7c:	mov	x0, x21
  403b80:	bl	401550 <strtol@plt>
  403b84:	str	w0, [x19]
  403b88:	ldr	w8, [x20]
  403b8c:	mov	w0, #0xffffffff            	// #-1
  403b90:	cbnz	w8, 403c2c <ferror@plt+0x257c>
  403b94:	ldr	x8, [x29, #24]
  403b98:	cbz	x8, 403c2c <ferror@plt+0x257c>
  403b9c:	cmp	x8, x21
  403ba0:	mov	w0, #0xffffffff            	// #-1
  403ba4:	b.eq	403c2c <ferror@plt+0x257c>  // b.none
  403ba8:	ldrb	w8, [x8]
  403bac:	cbz	w8, 403c28 <ferror@plt+0x2578>
  403bb0:	b	403c2c <ferror@plt+0x257c>
  403bb4:	add	x1, x29, #0x18
  403bb8:	mov	w2, #0xa                   	// #10
  403bbc:	mov	x0, x22
  403bc0:	bl	401550 <strtol@plt>
  403bc4:	str	w0, [x23]
  403bc8:	str	w0, [x19]
  403bcc:	ldr	x8, [x29, #24]
  403bd0:	mov	w0, #0xffffffff            	// #-1
  403bd4:	cmp	x8, x22
  403bd8:	b.eq	403c2c <ferror@plt+0x257c>  // b.none
  403bdc:	ldr	w9, [x20]
  403be0:	cbnz	w9, 403c2c <ferror@plt+0x257c>
  403be4:	cbz	x8, 403c2c <ferror@plt+0x257c>
  403be8:	ldrb	w9, [x8]
  403bec:	cmp	w9, #0x2d
  403bf0:	b.eq	403c14 <ferror@plt+0x2564>  // b.none
  403bf4:	cmp	w9, #0x3a
  403bf8:	b.ne	403c28 <ferror@plt+0x2578>  // b.any
  403bfc:	ldrb	w10, [x8, #1]
  403c00:	cbz	w10, 403c24 <ferror@plt+0x2574>
  403c04:	cmp	w9, #0x3a
  403c08:	b.eq	403c14 <ferror@plt+0x2564>  // b.none
  403c0c:	cmp	w9, #0x2d
  403c10:	b.ne	403c28 <ferror@plt+0x2578>  // b.any
  403c14:	add	x21, x8, #0x1
  403c18:	str	xzr, [x29, #24]
  403c1c:	str	wzr, [x20]
  403c20:	b	403b74 <ferror@plt+0x24c4>
  403c24:	str	w21, [x19]
  403c28:	mov	w0, wzr
  403c2c:	ldp	x20, x19, [sp, #48]
  403c30:	ldp	x22, x21, [sp, #32]
  403c34:	ldr	x23, [sp, #16]
  403c38:	ldp	x29, x30, [sp], #64
  403c3c:	ret
  403c40:	sub	sp, sp, #0x50
  403c44:	stp	x20, x19, [sp, #64]
  403c48:	mov	x20, x1
  403c4c:	mov	x19, x0
  403c50:	stp	x29, x30, [sp, #16]
  403c54:	stp	x24, x23, [sp, #32]
  403c58:	stp	x22, x21, [sp, #48]
  403c5c:	add	x29, sp, #0x10
  403c60:	mov	w0, wzr
  403c64:	cbz	x20, 403d30 <ferror@plt+0x2680>
  403c68:	cbz	x19, 403d30 <ferror@plt+0x2680>
  403c6c:	add	x1, sp, #0x8
  403c70:	mov	x0, x19
  403c74:	bl	403d48 <ferror@plt+0x2698>
  403c78:	mov	x21, x0
  403c7c:	mov	x1, sp
  403c80:	mov	x0, x20
  403c84:	bl	403d48 <ferror@plt+0x2698>
  403c88:	ldp	x24, x22, [sp]
  403c8c:	adds	x8, x24, x22
  403c90:	b.eq	403cbc <ferror@plt+0x260c>  // b.none
  403c94:	mov	x23, x0
  403c98:	cmp	x8, #0x1
  403c9c:	b.ne	403ce4 <ferror@plt+0x2634>  // b.any
  403ca0:	cbz	x21, 403cc8 <ferror@plt+0x2618>
  403ca4:	ldrb	w8, [x21]
  403ca8:	cmp	w8, #0x2f
  403cac:	b.ne	403cc8 <ferror@plt+0x2618>  // b.any
  403cb0:	mov	w0, #0x1                   	// #1
  403cb4:	cbnz	w0, 403d24 <ferror@plt+0x2674>
  403cb8:	b	403c60 <ferror@plt+0x25b0>
  403cbc:	mov	w0, #0x1                   	// #1
  403cc0:	cbnz	w0, 403d24 <ferror@plt+0x2674>
  403cc4:	b	403c60 <ferror@plt+0x25b0>
  403cc8:	cbz	x23, 403ce4 <ferror@plt+0x2634>
  403ccc:	ldrb	w8, [x23]
  403cd0:	cmp	w8, #0x2f
  403cd4:	b.ne	403ce4 <ferror@plt+0x2634>  // b.any
  403cd8:	mov	w0, #0x1                   	// #1
  403cdc:	cbnz	w0, 403d24 <ferror@plt+0x2674>
  403ce0:	b	403c60 <ferror@plt+0x25b0>
  403ce4:	mov	w0, #0x3                   	// #3
  403ce8:	cbz	x21, 403d10 <ferror@plt+0x2660>
  403cec:	cbz	x23, 403d10 <ferror@plt+0x2660>
  403cf0:	cmp	x22, x24
  403cf4:	b.ne	403d10 <ferror@plt+0x2660>  // b.any
  403cf8:	mov	x0, x21
  403cfc:	mov	x1, x23
  403d00:	mov	x2, x22
  403d04:	bl	401460 <strncmp@plt>
  403d08:	cbz	w0, 403d18 <ferror@plt+0x2668>
  403d0c:	mov	w0, #0x3                   	// #3
  403d10:	cbnz	w0, 403d24 <ferror@plt+0x2674>
  403d14:	b	403c60 <ferror@plt+0x25b0>
  403d18:	add	x19, x21, x22
  403d1c:	add	x20, x23, x24
  403d20:	cbz	w0, 403c60 <ferror@plt+0x25b0>
  403d24:	cmp	w0, #0x3
  403d28:	b.ne	403d30 <ferror@plt+0x2680>  // b.any
  403d2c:	mov	w0, wzr
  403d30:	ldp	x20, x19, [sp, #64]
  403d34:	ldp	x22, x21, [sp, #48]
  403d38:	ldp	x24, x23, [sp, #32]
  403d3c:	ldp	x29, x30, [sp, #16]
  403d40:	add	sp, sp, #0x50
  403d44:	ret
  403d48:	mov	x8, x0
  403d4c:	str	xzr, [x1]
  403d50:	mov	x0, x8
  403d54:	cbz	x8, 403d9c <ferror@plt+0x26ec>
  403d58:	ldrb	w9, [x0]
  403d5c:	cmp	w9, #0x2f
  403d60:	b.ne	403d74 <ferror@plt+0x26c4>  // b.any
  403d64:	mov	x8, x0
  403d68:	ldrb	w10, [x8, #1]!
  403d6c:	cmp	w10, #0x2f
  403d70:	b.eq	403d50 <ferror@plt+0x26a0>  // b.none
  403d74:	cbz	w9, 403d98 <ferror@plt+0x26e8>
  403d78:	mov	w8, #0x1                   	// #1
  403d7c:	str	x8, [x1]
  403d80:	ldrb	w9, [x0, x8]
  403d84:	cbz	w9, 403d9c <ferror@plt+0x26ec>
  403d88:	cmp	w9, #0x2f
  403d8c:	b.eq	403d9c <ferror@plt+0x26ec>  // b.none
  403d90:	add	x8, x8, #0x1
  403d94:	b	403d7c <ferror@plt+0x26cc>
  403d98:	mov	x0, xzr
  403d9c:	ret
  403da0:	stp	x29, x30, [sp, #-64]!
  403da4:	orr	x8, x0, x1
  403da8:	stp	x24, x23, [sp, #16]
  403dac:	stp	x22, x21, [sp, #32]
  403db0:	stp	x20, x19, [sp, #48]
  403db4:	mov	x29, sp
  403db8:	cbz	x8, 403dec <ferror@plt+0x273c>
  403dbc:	mov	x19, x1
  403dc0:	mov	x22, x0
  403dc4:	mov	x20, x2
  403dc8:	cbz	x0, 403e00 <ferror@plt+0x2750>
  403dcc:	cbz	x19, 403e14 <ferror@plt+0x2764>
  403dd0:	mov	x0, x22
  403dd4:	bl	401360 <strlen@plt>
  403dd8:	mvn	x8, x0
  403ddc:	cmp	x8, x20
  403de0:	b.cs	403e1c <ferror@plt+0x276c>  // b.hs, b.nlast
  403de4:	mov	x21, xzr
  403de8:	b	403e58 <ferror@plt+0x27a8>
  403dec:	adrp	x0, 404000 <ferror@plt+0x2950>
  403df0:	add	x0, x0, #0x5c8
  403df4:	bl	4014a0 <strdup@plt>
  403df8:	mov	x21, x0
  403dfc:	b	403e58 <ferror@plt+0x27a8>
  403e00:	mov	x0, x19
  403e04:	mov	x1, x20
  403e08:	bl	401580 <strndup@plt>
  403e0c:	mov	x21, x0
  403e10:	b	403e58 <ferror@plt+0x27a8>
  403e14:	mov	x0, x22
  403e18:	b	403df4 <ferror@plt+0x2744>
  403e1c:	add	x24, x0, x20
  403e20:	mov	x23, x0
  403e24:	add	x0, x24, #0x1
  403e28:	bl	401440 <malloc@plt>
  403e2c:	mov	x21, x0
  403e30:	cbz	x0, 403e58 <ferror@plt+0x27a8>
  403e34:	mov	x0, x21
  403e38:	mov	x1, x22
  403e3c:	mov	x2, x23
  403e40:	bl	401330 <memcpy@plt>
  403e44:	add	x0, x21, x23
  403e48:	mov	x1, x19
  403e4c:	mov	x2, x20
  403e50:	bl	401330 <memcpy@plt>
  403e54:	strb	wzr, [x21, x24]
  403e58:	mov	x0, x21
  403e5c:	ldp	x20, x19, [sp, #48]
  403e60:	ldp	x22, x21, [sp, #32]
  403e64:	ldp	x24, x23, [sp, #16]
  403e68:	ldp	x29, x30, [sp], #64
  403e6c:	ret
  403e70:	stp	x29, x30, [sp, #-32]!
  403e74:	stp	x20, x19, [sp, #16]
  403e78:	mov	x19, x1
  403e7c:	mov	x20, x0
  403e80:	mov	x29, sp
  403e84:	cbz	x1, 403e98 <ferror@plt+0x27e8>
  403e88:	mov	x0, x19
  403e8c:	bl	401360 <strlen@plt>
  403e90:	mov	x2, x0
  403e94:	b	403e9c <ferror@plt+0x27ec>
  403e98:	mov	x2, xzr
  403e9c:	mov	x0, x20
  403ea0:	mov	x1, x19
  403ea4:	bl	403da0 <ferror@plt+0x26f0>
  403ea8:	ldp	x20, x19, [sp, #16]
  403eac:	ldp	x29, x30, [sp], #32
  403eb0:	ret
  403eb4:	sub	sp, sp, #0x120
  403eb8:	stp	x29, x30, [sp, #256]
  403ebc:	add	x29, sp, #0x100
  403ec0:	add	x9, sp, #0x80
  403ec4:	mov	x10, sp
  403ec8:	mov	x11, #0xffffffffffffffd0    	// #-48
  403ecc:	add	x8, x29, #0x20
  403ed0:	movk	x11, #0xff80, lsl #32
  403ed4:	add	x9, x9, #0x30
  403ed8:	add	x10, x10, #0x80
  403edc:	stp	x8, x9, [x29, #-32]
  403ee0:	stp	x10, x11, [x29, #-16]
  403ee4:	stp	q1, q2, [sp, #16]
  403ee8:	str	q0, [sp]
  403eec:	ldp	q0, q1, [x29, #-32]
  403ef0:	stp	x28, x19, [sp, #272]
  403ef4:	mov	x19, x0
  403ef8:	stp	x2, x3, [sp, #128]
  403efc:	sub	x0, x29, #0x28
  403f00:	sub	x2, x29, #0x50
  403f04:	stp	x4, x5, [sp, #144]
  403f08:	stp	x6, x7, [sp, #160]
  403f0c:	stp	q3, q4, [sp, #48]
  403f10:	stp	q5, q6, [sp, #80]
  403f14:	str	q7, [sp, #112]
  403f18:	stp	q0, q1, [x29, #-80]
  403f1c:	bl	401570 <vasprintf@plt>
  403f20:	tbnz	w0, #31, 403f48 <ferror@plt+0x2898>
  403f24:	ldur	x1, [x29, #-40]
  403f28:	sxtw	x2, w0
  403f2c:	mov	x0, x19
  403f30:	bl	403da0 <ferror@plt+0x26f0>
  403f34:	ldur	x8, [x29, #-40]
  403f38:	mov	x19, x0
  403f3c:	mov	x0, x8
  403f40:	bl	401560 <free@plt>
  403f44:	b	403f4c <ferror@plt+0x289c>
  403f48:	mov	x19, xzr
  403f4c:	mov	x0, x19
  403f50:	ldp	x28, x19, [sp, #272]
  403f54:	ldp	x29, x30, [sp, #256]
  403f58:	add	sp, sp, #0x120
  403f5c:	ret
  403f60:	stp	x29, x30, [sp, #-80]!
  403f64:	stp	x24, x23, [sp, #32]
  403f68:	stp	x22, x21, [sp, #48]
  403f6c:	stp	x20, x19, [sp, #64]
  403f70:	ldr	x19, [x0]
  403f74:	str	x25, [sp, #16]
  403f78:	mov	x29, sp
  403f7c:	ldrb	w8, [x19]
  403f80:	cbz	w8, 404080 <ferror@plt+0x29d0>
  403f84:	mov	x20, x0
  403f88:	mov	x22, x1
  403f8c:	mov	x0, x19
  403f90:	mov	x1, x2
  403f94:	mov	w23, w3
  403f98:	mov	x21, x2
  403f9c:	bl	401590 <strspn@plt>
  403fa0:	add	x19, x19, x0
  403fa4:	ldrb	w8, [x19]
  403fa8:	cbz	x8, 40407c <ferror@plt+0x29cc>
  403fac:	cbz	w23, 404034 <ferror@plt+0x2984>
  403fb0:	cmp	w8, #0x3f
  403fb4:	b.hi	40404c <ferror@plt+0x299c>  // b.pmore
  403fb8:	mov	w9, #0x1                   	// #1
  403fbc:	lsl	x8, x9, x8
  403fc0:	mov	x9, #0x1                   	// #1
  403fc4:	movk	x9, #0x84, lsl #32
  403fc8:	and	x8, x8, x9
  403fcc:	cbz	x8, 40404c <ferror@plt+0x299c>
  403fd0:	mov	x23, x19
  403fd4:	ldrb	w25, [x23], #1
  403fd8:	add	x1, x29, #0x1c
  403fdc:	strb	wzr, [x29, #29]
  403fe0:	mov	x0, x23
  403fe4:	strb	w25, [x29, #28]
  403fe8:	bl	4040b8 <ferror@plt+0x2a08>
  403fec:	str	x0, [x22]
  403ff0:	add	x8, x0, x19
  403ff4:	ldrb	w9, [x8, #1]
  403ff8:	mov	w8, wzr
  403ffc:	cbz	w9, 4040a4 <ferror@plt+0x29f4>
  404000:	cmp	w9, w25
  404004:	b.ne	4040a4 <ferror@plt+0x29f4>  // b.any
  404008:	add	x8, x0, x19
  40400c:	ldrsb	w1, [x8, #2]
  404010:	mov	x24, x0
  404014:	cbz	w1, 404024 <ferror@plt+0x2974>
  404018:	mov	x0, x21
  40401c:	bl	4015a0 <strchr@plt>
  404020:	cbz	x0, 4040a0 <ferror@plt+0x29f0>
  404024:	add	x8, x19, x24
  404028:	add	x19, x8, #0x2
  40402c:	mov	w8, #0x1                   	// #1
  404030:	b	4040a8 <ferror@plt+0x29f8>
  404034:	mov	x0, x19
  404038:	mov	x1, x21
  40403c:	bl	401620 <strcspn@plt>
  404040:	str	x0, [x22]
  404044:	add	x22, x19, x0
  404048:	b	404074 <ferror@plt+0x29c4>
  40404c:	mov	x0, x19
  404050:	mov	x1, x21
  404054:	bl	4040b8 <ferror@plt+0x2a08>
  404058:	str	x0, [x22]
  40405c:	add	x22, x19, x0
  404060:	ldrsb	w1, [x22]
  404064:	cbz	w1, 404074 <ferror@plt+0x29c4>
  404068:	mov	x0, x21
  40406c:	bl	4015a0 <strchr@plt>
  404070:	cbz	x0, 40407c <ferror@plt+0x29cc>
  404074:	str	x22, [x20]
  404078:	b	404084 <ferror@plt+0x29d4>
  40407c:	str	x19, [x20]
  404080:	mov	x19, xzr
  404084:	mov	x0, x19
  404088:	ldp	x20, x19, [sp, #64]
  40408c:	ldp	x22, x21, [sp, #48]
  404090:	ldp	x24, x23, [sp, #32]
  404094:	ldr	x25, [sp, #16]
  404098:	ldp	x29, x30, [sp], #80
  40409c:	ret
  4040a0:	mov	w8, wzr
  4040a4:	mov	x23, x19
  4040a8:	str	x19, [x20]
  4040ac:	mov	x19, x23
  4040b0:	tbz	w8, #0, 404080 <ferror@plt+0x29d0>
  4040b4:	b	404084 <ferror@plt+0x29d4>
  4040b8:	stp	x29, x30, [sp, #-48]!
  4040bc:	stp	x22, x21, [sp, #16]
  4040c0:	stp	x20, x19, [sp, #32]
  4040c4:	ldrb	w8, [x0]
  4040c8:	mov	x29, sp
  4040cc:	cbz	w8, 40411c <ferror@plt+0x2a6c>
  4040d0:	mov	x19, x1
  4040d4:	mov	x22, xzr
  4040d8:	mov	w20, wzr
  4040dc:	add	x21, x0, #0x1
  4040e0:	b	404104 <ferror@plt+0x2a54>
  4040e4:	sxtb	w1, w8
  4040e8:	mov	x0, x19
  4040ec:	bl	4015a0 <strchr@plt>
  4040f0:	cbnz	x0, 404128 <ferror@plt+0x2a78>
  4040f4:	mov	w20, wzr
  4040f8:	ldrb	w8, [x21, x22]
  4040fc:	add	x22, x22, #0x1
  404100:	cbz	w8, 404128 <ferror@plt+0x2a78>
  404104:	cbnz	w20, 4040f4 <ferror@plt+0x2a44>
  404108:	and	w9, w8, #0xff
  40410c:	cmp	w9, #0x5c
  404110:	b.ne	4040e4 <ferror@plt+0x2a34>  // b.any
  404114:	mov	w20, #0x1                   	// #1
  404118:	b	4040f8 <ferror@plt+0x2a48>
  40411c:	mov	w20, wzr
  404120:	mov	w22, wzr
  404124:	b	404128 <ferror@plt+0x2a78>
  404128:	sub	w8, w22, w20
  40412c:	ldp	x20, x19, [sp, #32]
  404130:	ldp	x22, x21, [sp, #16]
  404134:	sxtw	x0, w8
  404138:	ldp	x29, x30, [sp], #48
  40413c:	ret
  404140:	stp	x29, x30, [sp, #-32]!
  404144:	str	x19, [sp, #16]
  404148:	mov	x19, x0
  40414c:	mov	x29, sp
  404150:	mov	x0, x19
  404154:	bl	401490 <fgetc@plt>
  404158:	cmn	w0, #0x1
  40415c:	b.eq	404170 <ferror@plt+0x2ac0>  // b.none
  404160:	cmp	w0, #0xa
  404164:	b.ne	404150 <ferror@plt+0x2aa0>  // b.any
  404168:	mov	w0, wzr
  40416c:	b	404174 <ferror@plt+0x2ac4>
  404170:	mov	w0, #0x1                   	// #1
  404174:	ldr	x19, [sp, #16]
  404178:	ldp	x29, x30, [sp], #32
  40417c:	ret
  404180:	stp	x29, x30, [sp, #-64]!
  404184:	mov	x29, sp
  404188:	stp	x19, x20, [sp, #16]
  40418c:	adrp	x20, 414000 <ferror@plt+0x12950>
  404190:	add	x20, x20, #0xdf0
  404194:	stp	x21, x22, [sp, #32]
  404198:	adrp	x21, 414000 <ferror@plt+0x12950>
  40419c:	add	x21, x21, #0xde8
  4041a0:	sub	x20, x20, x21
  4041a4:	mov	w22, w0
  4041a8:	stp	x23, x24, [sp, #48]
  4041ac:	mov	x23, x1
  4041b0:	mov	x24, x2
  4041b4:	bl	4012f0 <memcpy@plt-0x40>
  4041b8:	cmp	xzr, x20, asr #3
  4041bc:	b.eq	4041e8 <ferror@plt+0x2b38>  // b.none
  4041c0:	asr	x20, x20, #3
  4041c4:	mov	x19, #0x0                   	// #0
  4041c8:	ldr	x3, [x21, x19, lsl #3]
  4041cc:	mov	x2, x24
  4041d0:	add	x19, x19, #0x1
  4041d4:	mov	x1, x23
  4041d8:	mov	w0, w22
  4041dc:	blr	x3
  4041e0:	cmp	x20, x19
  4041e4:	b.ne	4041c8 <ferror@plt+0x2b18>  // b.any
  4041e8:	ldp	x19, x20, [sp, #16]
  4041ec:	ldp	x21, x22, [sp, #32]
  4041f0:	ldp	x23, x24, [sp, #48]
  4041f4:	ldp	x29, x30, [sp], #64
  4041f8:	ret
  4041fc:	nop
  404200:	ret
  404204:	nop
  404208:	adrp	x2, 415000 <ferror@plt+0x13950>
  40420c:	mov	x1, #0x0                   	// #0
  404210:	ldr	x2, [x2, #464]
  404214:	b	4013c0 <__cxa_atexit@plt>
  404218:	mov	x2, x1
  40421c:	mov	x1, x0
  404220:	mov	w0, #0x0                   	// #0
  404224:	b	401660 <__xstat@plt>
  404228:	mov	x2, x1
  40422c:	mov	w1, w0
  404230:	mov	w0, #0x0                   	// #0
  404234:	b	4015f0 <__fxstat@plt>

Disassembly of section .fini:

0000000000404238 <.fini>:
  404238:	stp	x29, x30, [sp, #-16]!
  40423c:	mov	x29, sp
  404240:	ldp	x29, x30, [sp], #16
  404244:	ret
