#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 10 15:17:46 2022
# Process ID: 14884
# Current directory: D:/data/logic_design_lab/labs/lab8/exp_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11532 D:\data\logic_design_lab\labs\lab8\exp_2\exp_2.xpr
# Log file: D:/data/logic_design_lab/labs/lab8/exp_2/vivado.log
# Journal file: D:/data/logic_design_lab/labs/lab8/exp_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.xpr
update_compile_order -fileset sources_1
launch_simulation
source controller_tb.tcl
export_ip_user_files -of_objects  [get_files D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/symbol_to_7segment.v] -no_script -reset -force -quiet
remove_files  D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/symbol_to_7segment.v
file delete -force D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/symbol_to_7segment.v
close_sim
close_project
open_project D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.xpr
update_compile_order -fileset sources_1
close [ open D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/OnePulse.v w ]
add_files D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/OnePulse.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
file mkdir D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v w ]
add_files -fileset sim_1 D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top count_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source count_tb.tcl
close_sim
launch_simulation
source count_tb.tcl
close_sim
launch_simulation
source count_tb.tcl
close_sim
launch_simulation
source count_tb.tcl
close_sim
launch_simulation
source count_tb.tcl
close_sim
launch_simulation
source count_tb.tcl
close_sim
launch_simulation
source count_tb.tcl
close_sim
launch_simulation
source count_tb.tcl
close_sim
launch_simulation
source count_tb.tcl
close_sim
launch_simulation
source count_tb.tcl
close_sim
launch_simulation
source count_tb.tcl
close_sim
launch_simulation
source count_tb.tcl
close_sim
launch_simulation
source count_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
