.stabs "D:\\ZXV\\负责项目\\CAPS712\\CAPS712_20250626_V2\\source\\chip\\misc\\",0x64,0,0,0
.stabs "D:\\ZXV\\负责项目\\CAPS712\\CAPS712_20250626_V2\\source\\chip\\misc\\sys_register.c",0x64,0,0,0
.stabs "int:t1=r1;-32768;32767;",0x80,0,0,0
.stabs "unsigned int:t2=r2;0;65535;",0x80,0,0,0
.stabs "long int:t3=r3;-2147483648;2147483647;",0x80,0,0,0
.stabs "unsigned long int:t4=r4;0;4294967295;",0x80,0,0,0
.stabs "long long unsigned int:t6=r6;0;4294967295;",0x80,0,0,0
.stabs "short int:t7=r7;-32768;32767;",0x80,0,0,0
.stabs "short unsigned int:t8=r8;0;65535;",0x80,0,0,0
.stabs "char:t9=r9;-128;127;",0x80,0,0,0
.stabs "unsigned char:t10=r10;0;255;",0x80,0,0,0
.stabs "_Bool:t11=r11;0;1;",0x80,0,0,0
.stabs "sbit:t12=r12;0;1;",0x80,0,0,0
.stabs "float:t13=r13;4;0;",0x80,0,0,0
.stabs "double:t14=r14;4;0;",0x80,0,0,0
.stabs "long double:t15=r15;4;0;",0x80,0,0,0
.stabs "void:t16=r10;0;255;",0x80,0,0,0
.stabs "IND0:G10;",0x20,0,0,_IND0
.stabs "IND1:G10;",0x20,0,0,_IND1
.stabs "FSR0:G10;",0x20,0,0,_FSR0
.stabs "FSR1:G10;",0x20,0,0,_FSR1
.stabs "STATUS:G10;",0x20,0,0,_STATUS
.stabs "WORK:G10;",0x20,0,0,_WORK
.stabs "INTE:G10;",0x20,0,0,_INTE
.stabs "BSR:G10;",0x20,0,0,_BSR
.stabs "FSR0H:G10;",0x20,0,0,_FSR0H
.stabs "FSR1H:G10;",0x20,0,0,_FSR1H
.stabs "PCLOADL:G10;",0x20,0,0,_PCLOADL
.stabs "PCLOADH:G10;",0x20,0,0,_PCLOADH
.stabs "INTFL:G10;",0x20,0,0,_INTFL
.stabs "INTFM:G10;",0x20,0,0,_INTFM
.stabs "INTFH:G10;",0x20,0,0,_INTFH
.stabs "MCK:G10;",0x20,0,0,_MCK
.stabs "TCTRIM:G10;",0x20,0,0,_TCTRIM
.stabs "CLKSEL0:G10;",0x20,0,0,_CLKSEL0
.stabs "CLKSEL1:G10;",0x20,0,0,_CLKSEL1
.stabs "CLKSEL2:G10;",0x20,0,0,_CLKSEL2
.stabs "CLKDIV0:G10;",0x20,0,0,_CLKDIV0
.stabs "CLKDIV1:G10;",0x20,0,0,_CLKDIV1
.stabs "CLKDIV2:G10;",0x20,0,0,_CLKDIV2
.stabs "CLKDIV3:G10;",0x20,0,0,_CLKDIV3
.stabs "CLKDIV4:G10;",0x20,0,0,_CLKDIV4
.stabs "RSTSR:G10;",0x20,0,0,_RSTSR
.stabs "LVDCON:G10;",0x20,0,0,_LVDCON
.stabs "CFGR1:G10;",0x20,0,0,_CFGR1
.stabs "CFGR2:G10;",0x20,0,0,_CFGR2
.stabs "CFGR3:G10;",0x20,0,0,_CFGR3
.stabs "CFGR4:G10;",0x20,0,0,_CFGR4
.stabs "CFGR5:G10;",0x20,0,0,_CFGR5
.stabs "CFGR6:G10;",0x20,0,0,_CFGR6
.stabs "CFGR7:G10;",0x20,0,0,_CFGR7
.stabs "CFGR8:G10;",0x20,0,0,_CFGR8
.stabs "EXICON:G10;",0x20,0,0,_EXICON
.stabs "EXIIE:G10;",0x20,0,0,_EXIIE
.stabs "EXIIF:G10;",0x20,0,0,_EXIIF
.stabs "INTCFG1:G10;",0x20,0,0,_INTCFG1
.stabs "INTCFG2:G10;",0x20,0,0,_INTCFG2
.stabs "INTCFG3:G10;",0x20,0,0,_INTCFG3
.stabs "WDTCON:G10;",0x20,0,0,_WDTCON
.stabs "WDTIN:G10;",0x20,0,0,_WDTIN
.stabs "WWDTCR:G10;",0x20,0,0,_WWDTCR
.stabs "WWDTWR:G10;",0x20,0,0,_WWDTWR
.stabs "TM0CON:G10;",0x20,0,0,_TM0CON
.stabs "TM0IN:G10;",0x20,0,0,_TM0IN
.stabs "TM0CNT:G10;",0x20,0,0,_TM0CNT
.stabs "PT1:G10;",0x20,0,0,_PT1
.stabs "PT1EN:G10;",0x20,0,0,_PT1EN
.stabs "PT1PU:G10;",0x20,0,0,_PT1PU
.stabs "PT2:G10;",0x20,0,0,_PT2
.stabs "PT2EN:G10;",0x20,0,0,_PT2EN
.stabs "PT2PU:G10;",0x20,0,0,_PT2PU
.stabs "PT2OTYPE:G10;",0x20,0,0,_PT2OTYPE
.stabs "PT3:G10;",0x20,0,0,_PT3
.stabs "PT3EN:G10;",0x20,0,0,_PT3EN
.stabs "PT3PU:G10;",0x20,0,0,_PT3PU
.stabs "PTOFFDIN:G10;",0x20,0,0,_PTOFFDIN
.stabs "PTSHORT:G10;",0x20,0,0,_PTSHORT
.stabs "SRADCON0:G10;",0x20,0,0,_SRADCON0
.stabs "SRADCON1:G10;",0x20,0,0,_SRADCON1
.stabs "SRADCON2:G10;",0x20,0,0,_SRADCON2
.stabs "SRADL:G10;",0x20,0,0,_SRADL
.stabs "SRADH:G10;",0x20,0,0,_SRADH
.stabs "SROFTL:G10;",0x20,0,0,_SROFTL
.stabs "SROFTH:G10;",0x20,0,0,_SROFTH
.stabs "EADRH:G10;",0x20,0,0,_EADRH
.stabs "EADRL:G10;",0x20,0,0,_EADRL
.stabs "EDATH:G10;",0x20,0,0,_EDATH
.stabs "EDATL:G10;",0x20,0,0,_EDATL
.stabs "ISPCR:G10;",0x20,0,0,_ISPCR
.stabs "CMD:G10;",0x20,0,0,_CMD
.stabs "ISPSR:G10;",0x20,0,0,_ISPSR
.stabs "WRPRT:G10;",0x20,0,0,_WRPRT
.stabs "TM2CON:G10;",0x20,0,0,_TM2CON
.stabs "TM2IN:G10;",0x20,0,0,_TM2IN
.stabs "TM2CNT:G10;",0x20,0,0,_TM2CNT
.stabs "TM2R:G10;",0x20,0,0,_TM2R
.stabs "TM3CON:G10;",0x20,0,0,_TM3CON
.stabs "TM3IN:G10;",0x20,0,0,_TM3IN
.stabs "TM3INH:G10;",0x20,0,0,_TM3INH
.stabs "TM3CNT:G10;",0x20,0,0,_TM3CNT
.stabs "TM3CNTH:G10;",0x20,0,0,_TM3CNTH
.stabs "TM3R:G10;",0x20,0,0,_TM3R
.stabs "TM3RH:G10;",0x20,0,0,_TM3RH
.stabs "TM3CON2:G10;",0x20,0,0,_TM3CON2
.stabs "UR0_CR1:G10;",0x20,0,0,_UR0_CR1
.stabs "UR0_BRR0:G10;",0x20,0,0,_UR0_BRR0
.stabs "UR0_BRR1:G10;",0x20,0,0,_UR0_BRR1
.stabs "UR0_TX_REG:G10;",0x20,0,0,_UR0_TX_REG
.stabs "UR0_RX_REG:G10;",0x20,0,0,_UR0_RX_REG
.stabs "UR0_ST:G10;",0x20,0,0,_UR0_ST
.stabs "UR0_INTF:G10;",0x20,0,0,_UR0_INTF
.stabs "UR0_INTE:G10;",0x20,0,0,_UR0_INTE
.stabs "TM4CON:G10;",0x20,0,0,_TM4CON
.stabs "TM4IN:G10;",0x20,0,0,_TM4IN
.stabs "TM4INH:G10;",0x20,0,0,_TM4INH
.stabs "TM4CNT:G10;",0x20,0,0,_TM4CNT
.stabs "TM4CNTH:G10;",0x20,0,0,_TM4CNTH
.stabs "TM4R:G10;",0x20,0,0,_TM4R
.stabs "TM4RH:G10;",0x20,0,0,_TM4RH
.stabs "TESTOP:G10;",0x20,0,0,_TESTOP
.stabs "TEST:G10;",0x20,0,0,_TEST
.stabs "CHIP_ID0L:G10;",0x20,0,0,_CHIP_ID0L
.stabs "CHIP_ID0H:G10;",0x20,0,0,_CHIP_ID0H
.stabs "CHIP_ID1L:G10;",0x20,0,0,_CHIP_ID1L
.stabs "CHIP_ID1H:G10;",0x20,0,0,_CHIP_ID1H
.stabs "SFR_WK:G10;",0x20,0,0,_SFR_WK
.stabs "MM_WK:G10;",0x20,0,0,_MM_WK
.stabs "UOB_WK:G10;",0x20,0,0,_UOB_WK
.stabs "POB_WK:G10;",0x20,0,0,_POB_WK
.stabs "MP_WK:G10;",0x20,0,0,_MP_WK
.stabs "CAL_SELECT:G10;",0x20,0,0,_CAL_SELECT
.stabs "TRIMREF:G10;",0x20,0,0,_TRIMREF
.stabs "TRIMWDT:G10;",0x20,0,0,_TRIMWDT
.stabs "TRIMHIRC:G10;",0x20,0,0,_TRIMHIRC
.stabs "OSC_DIV:G10;",0x20,0,0,_OSC_DIV
.stabs "SR:G10;",0x20,0,0,_SR
.stabs "VCHK_SUM:G10;",0x20,0,0,_VCHK_SUM
.stabs "TRIMLIMIT:G10;",0x20,0,0,_TRIMLIMIT
.stabs "SR2:G10;",0x20,0,0,_SR2
.stabs "TRAMGAP:G10;",0x20,0,0,_TRAMGAP
.stabs "Z:G12;",0x20,0,0,_Z
.stabs "C:G12;",0x20,0,0,_C
.stabs "DC:G12;",0x20,0,0,_DC
.stabs "TO:G12;",0x20,0,0,_TO
.stabs "PD:G12;",0x20,0,0,_PD
.stabs "SOF:G12;",0x20,0,0,_SOF
.stabs "GIE:G12;",0x20,0,0,_GIE
.stabs "PAGE_0:G12;",0x20,0,0,_PAGE_0
.stabs "PAGE_1:G12;",0x20,0,0,_PAGE_1
.stabs "PAGE_2:G12;",0x20,0,0,_PAGE_2
.stabs "PCLOAD_0:G12;",0x20,0,0,_PCLOAD_0
.stabs "PCLOAD_1:G12;",0x20,0,0,_PCLOAD_1
.stabs "PCLOAD_2:G12;",0x20,0,0,_PCLOAD_2
.stabs "PCLOAD_3:G12;",0x20,0,0,_PCLOAD_3
.stabs "PCLOAD_4:G12;",0x20,0,0,_PCLOAD_4
.stabs "PCLOAD_5:G12;",0x20,0,0,_PCLOAD_5
.stabs "PCLOAD_6:G12;",0x20,0,0,_PCLOAD_6
.stabs "PCLOAD_7:G12;",0x20,0,0,_PCLOAD_7
.stabs "PCLOAD_8:G12;",0x20,0,0,_PCLOAD_8
.stabs "PCLOAD_9:G12;",0x20,0,0,_PCLOAD_9
.stabs "PCLOAD_10:G12;",0x20,0,0,_PCLOAD_10
.stabs "PCLOAD_11:G12;",0x20,0,0,_PCLOAD_11
.stabs "PCLOAD_12:G12;",0x20,0,0,_PCLOAD_12
.stabs "PCLOAD_13:G12;",0x20,0,0,_PCLOAD_13
.stabs "SYSCLK_S_0:G12;",0x20,0,0,_SYSCLK_S_0
.stabs "SYSCLK_S_1:G12;",0x20,0,0,_SYSCLK_S_1
.stabs "XT_GM_0:G12;",0x20,0,0,_XT_GM_0
.stabs "XT_GM_1:G12;",0x20,0,0,_XT_GM_1
.stabs "XT_GM_2:G12;",0x20,0,0,_XT_GM_2
.stabs "CST_WDT:G12;",0x20,0,0,_CST_WDT
.stabs "CST_IN:G12;",0x20,0,0,_CST_IN
.stabs "CST_XT:G12;",0x20,0,0,_CST_XT
.stabs "TC_TRIM0:G12;",0x20,0,0,_TC_TRIM0
.stabs "TC_TRIM1:G12;",0x20,0,0,_TC_TRIM1
.stabs "TC_TRIM2:G12;",0x20,0,0,_TC_TRIM2
.stabs "T0CKS_0:G12;",0x20,0,0,_T0CKS_0
.stabs "T0CKS_1:G12;",0x20,0,0,_T0CKS_1
.stabs "T2CKS_0:G12;",0x20,0,0,_T2CKS_0
.stabs "T2CKS_1:G12;",0x20,0,0,_T2CKS_1
.stabs "T3CKS_0:G12;",0x20,0,0,_T3CKS_0
.stabs "T3CKS_1:G12;",0x20,0,0,_T3CKS_1
.stabs "URTCKS_0:G12;",0x20,0,0,_URTCKS_0
.stabs "URTCKS_1:G12;",0x20,0,0,_URTCKS_1
.stabs "T4CKS_0:G12;",0x20,0,0,_T4CKS_0
.stabs "T4CKS_1:G12;",0x20,0,0,_T4CKS_1
.stabs "TYPCS_0:G12;",0x20,0,0,_TYPCS_0
.stabs "TYPCS_1:G12;",0x20,0,0,_TYPCS_1
.stabs "PDS_0:G12;",0x20,0,0,_PDS_0
.stabs "PDS_1:G12;",0x20,0,0,_PDS_1
.stabs "T0DIV_0:G12;",0x20,0,0,_T0DIV_0
.stabs "T0DIV_1:G12;",0x20,0,0,_T0DIV_1
.stabs "T0DIV_2:G12;",0x20,0,0,_T0DIV_2
.stabs "T2DIV_0:G12;",0x20,0,0,_T2DIV_0
.stabs "T2DIV_1:G12;",0x20,0,0,_T2DIV_1
.stabs "T2DIV_2:G12;",0x20,0,0,_T2DIV_2
.stabs "T3DIV_0:G12;",0x20,0,0,_T3DIV_0
.stabs "T3DIV_1:G12;",0x20,0,0,_T3DIV_1
.stabs "T3DIV_2:G12;",0x20,0,0,_T3DIV_2
.stabs "URTDIV_0:G12;",0x20,0,0,_URTDIV_0
.stabs "URTDIV_1:G12;",0x20,0,0,_URTDIV_1
.stabs "URTDIV_2:G12;",0x20,0,0,_URTDIV_2
.stabs "SRADCKS_0:G12;",0x20,0,0,_SRADCKS_0
.stabs "SRADCKS_1:G12;",0x20,0,0,_SRADCKS_1
.stabs "T4DIV_0:G12;",0x20,0,0,_T4DIV_0
.stabs "T4DIV_1:G12;",0x20,0,0,_T4DIV_1
.stabs "T4DIV_2:G12;",0x20,0,0,_T4DIV_2
.stabs "SCPDIV_0:G12;",0x20,0,0,_SCPDIV_0
.stabs "SCPDIV_1:G12;",0x20,0,0,_SCPDIV_1
.stabs "WWDTF:G12;",0x20,0,0,_WWDTF
.stabs "ILOPF:G12;",0x20,0,0,_ILOPF
.stabs "EMCF:G12;",0x20,0,0,_EMCF
.stabs "LVDF:G12;",0x20,0,0,_LVDF
.stabs "LVDEN:G12;",0x20,0,0,_LVDEN
.stabs "PT33FUNC_2:G12;",0x20,0,0,_PT33FUNC_2
.stabs "PT34FUNC_2:G12;",0x20,0,0,_PT34FUNC_2
.stabs "TMP_MEAS_EN:G12;",0x20,0,0,_TMP_MEAS_EN
.stabs "DIG_METCH_0:G12;",0x20,0,0,_DIG_METCH_0
.stabs "DIG_METCH_1:G12;",0x20,0,0,_DIG_METCH_1
.stabs "DIG_METCH_2:G12;",0x20,0,0,_DIG_METCH_2
.stabs "DIG_METCH_3:G12;",0x20,0,0,_DIG_METCH_3
.stabs "VTHSEL:G12;",0x20,0,0,_VTHSEL
.stabs "PT10FUNC_0:G12;",0x20,0,0,_PT10FUNC_0
.stabs "PT10FUNC_1:G12;",0x20,0,0,_PT10FUNC_1
.stabs "PT11FUNC_0:G12;",0x20,0,0,_PT11FUNC_0
.stabs "PT11FUNC_1:G12;",0x20,0,0,_PT11FUNC_1
.stabs "PT12FUNC_0:G12;",0x20,0,0,_PT12FUNC_0
.stabs "PT12FUNC_1:G12;",0x20,0,0,_PT12FUNC_1
.stabs "PT13FUNC_0:G12;",0x20,0,0,_PT13FUNC_0
.stabs "PT13FUNC_1:G12;",0x20,0,0,_PT13FUNC_1
.stabs "PT14FUNC_0:G12;",0x20,0,0,_PT14FUNC_0
.stabs "PT14FUNC_1:G12;",0x20,0,0,_PT14FUNC_1
.stabs "PT15FUNC_0:G12;",0x20,0,0,_PT15FUNC_0
.stabs "PT15FUNC_1:G12;",0x20,0,0,_PT15FUNC_1
.stabs "PT16FUNC_0:G12;",0x20,0,0,_PT16FUNC_0
.stabs "PT16FUNC_1:G12;",0x20,0,0,_PT16FUNC_1
.stabs "PT17FUNC_0:G12;",0x20,0,0,_PT17FUNC_0
.stabs "PT17FUNC_1:G12;",0x20,0,0,_PT17FUNC_1
.stabs "PT20FUNC_0:G12;",0x20,0,0,_PT20FUNC_0
.stabs "PT20FUNC_1:G12;",0x20,0,0,_PT20FUNC_1
.stabs "PT21FUNC_0:G12;",0x20,0,0,_PT21FUNC_0
.stabs "PT21FUNC_1:G12;",0x20,0,0,_PT21FUNC_1
.stabs "PT22FUNC_0:G12;",0x20,0,0,_PT22FUNC_0
.stabs "PT22FUNC_1:G12;",0x20,0,0,_PT22FUNC_1
.stabs "PT23FUNC_0:G12;",0x20,0,0,_PT23FUNC_0
.stabs "PT23FUNC_1:G12;",0x20,0,0,_PT23FUNC_1
.stabs "PT24FUNC_0:G12;",0x20,0,0,_PT24FUNC_0
.stabs "PT24FUNC_1:G12;",0x20,0,0,_PT24FUNC_1
.stabs "PT25FUNC_0:G12;",0x20,0,0,_PT25FUNC_0
.stabs "PT25FUNC_1:G12;",0x20,0,0,_PT25FUNC_1
.stabs "PT26FUNC_0:G12;",0x20,0,0,_PT26FUNC_0
.stabs "PT26FUNC_1:G12;",0x20,0,0,_PT26FUNC_1
.stabs "PT30FUNC_0:G12;",0x20,0,0,_PT30FUNC_0
.stabs "PT30FUNC_1:G12;",0x20,0,0,_PT30FUNC_1
.stabs "PT31FUNC_0:G12;",0x20,0,0,_PT31FUNC_0
.stabs "PT31FUNC_1:G12;",0x20,0,0,_PT31FUNC_1
.stabs "PT32FUNC_0:G12;",0x20,0,0,_PT32FUNC_0
.stabs "PT32FUNC_1:G12;",0x20,0,0,_PT32FUNC_1
.stabs "PT33FUNC_0:G12;",0x20,0,0,_PT33FUNC_0
.stabs "PT33FUNC_1:G12;",0x20,0,0,_PT33FUNC_1
.stabs "PT34FUNC_0:G12;",0x20,0,0,_PT34FUNC_0
.stabs "PT34FUNC_1:G12;",0x20,0,0,_PT34FUNC_1
.stabs "PT35FUNC_0:G12;",0x20,0,0,_PT35FUNC_0
.stabs "PT35FUNC_1:G12;",0x20,0,0,_PT35FUNC_1
.stabs "PT36FUNC_0:G12;",0x20,0,0,_PT36FUNC_0
.stabs "PT36FUNC_1:G12;",0x20,0,0,_PT36FUNC_1
.stabs "PT37FUNC_0:G12;",0x20,0,0,_PT37FUNC_0
.stabs "PT37FUNC_1:G12;",0x20,0,0,_PT37FUNC_1
.stabs "CMP0VRS_0:G12;",0x20,0,0,_CMP0VRS_0
.stabs "CMP0VRS_1:G12;",0x20,0,0,_CMP0VRS_1
.stabs "CMP0VRS_2:G12;",0x20,0,0,_CMP0VRS_2
.stabs "CMP0VRS_3:G12;",0x20,0,0,_CMP0VRS_3
.stabs "CMP1VRS_0:G12;",0x20,0,0,_CMP1VRS_0
.stabs "CMP1VRS_1:G12;",0x20,0,0,_CMP1VRS_1
.stabs "CMP1VRS_2:G12;",0x20,0,0,_CMP1VRS_2
.stabs "CMPVR_EN:G12;",0x20,0,0,_CMPVR_EN
.stabs "E0M_0:G12;",0x20,0,0,_E0M_0
.stabs "E0M_1:G12;",0x20,0,0,_E0M_1
.stabs "E1M_0:G12;",0x20,0,0,_E1M_0
.stabs "E1M_1:G12;",0x20,0,0,_E1M_1
.stabs "E2M_0:G12;",0x20,0,0,_E2M_0
.stabs "E2M_1:G12;",0x20,0,0,_E2M_1
.stabs "E0IE:G12;",0x20,0,0,_E0IE
.stabs "E1IE:G12;",0x20,0,0,_E1IE
.stabs "E2IE:G12;",0x20,0,0,_E2IE
.stabs "E0IF:G12;",0x20,0,0,_E0IF
.stabs "E1IF:G12;",0x20,0,0,_E1IF
.stabs "E2IF:G12;",0x20,0,0,_E2IF
.stabs "PT1INT0:G12;",0x20,0,0,_PT1INT0
.stabs "PT1INT1:G12;",0x20,0,0,_PT1INT1
.stabs "PT1INT2:G12;",0x20,0,0,_PT1INT2
.stabs "PT1INT3:G12;",0x20,0,0,_PT1INT3
.stabs "PT2INT0:G12;",0x20,0,0,_PT2INT0
.stabs "PT2INT1:G12;",0x20,0,0,_PT2INT1
.stabs "PT2INT2:G12;",0x20,0,0,_PT2INT2
.stabs "PT2INT3:G12;",0x20,0,0,_PT2INT3
.stabs "PT2INT4:G12;",0x20,0,0,_PT2INT4
.stabs "PT3INT0:G12;",0x20,0,0,_PT3INT0
.stabs "PT3INT1:G12;",0x20,0,0,_PT3INT1
.stabs "PT3INT2:G12;",0x20,0,0,_PT3INT2
.stabs "PT3INT3:G12;",0x20,0,0,_PT3INT3
.stabs "PT3INT4:G12;",0x20,0,0,_PT3INT4
.stabs "PT3INT5:G12;",0x20,0,0,_PT3INT5
.stabs "WDTS_0:G12;",0x20,0,0,_WDTS_0
.stabs "WDTS_1:G12;",0x20,0,0,_WDTS_1
.stabs "WDTS_2:G12;",0x20,0,0,_WDTS_2
.stabs "WDTEN:G12;",0x20,0,0,_WDTEN
.stabs "WDTIN_0:G12;",0x20,0,0,_WDTIN_0
.stabs "WDTIN_1:G12;",0x20,0,0,_WDTIN_1
.stabs "WDTIN_2:G12;",0x20,0,0,_WDTIN_2
.stabs "WDTIN_3:G12;",0x20,0,0,_WDTIN_3
.stabs "WDTIN_4:G12;",0x20,0,0,_WDTIN_4
.stabs "WDTIN_5:G12;",0x20,0,0,_WDTIN_5
.stabs "WDTIN_6:G12;",0x20,0,0,_WDTIN_6
.stabs "WDTIN_7:G12;",0x20,0,0,_WDTIN_7
.stabs "T0RSTB:G12;",0x20,0,0,_T0RSTB
.stabs "TM0IE:G12;",0x20,0,0,_TM0IE
.stabs "TM0IF:G12;",0x20,0,0,_TM0IF
.stabs "T0EN:G12;",0x20,0,0,_T0EN
.stabs "TM0IN_0:G12;",0x20,0,0,_TM0IN_0
.stabs "TM0IN_1:G12;",0x20,0,0,_TM0IN_1
.stabs "TM0IN_2:G12;",0x20,0,0,_TM0IN_2
.stabs "TM0IN_3:G12;",0x20,0,0,_TM0IN_3
.stabs "TM0IN_4:G12;",0x20,0,0,_TM0IN_4
.stabs "TM0IN_5:G12;",0x20,0,0,_TM0IN_5
.stabs "TM0IN_6:G12;",0x20,0,0,_TM0IN_6
.stabs "TM0IN_7:G12;",0x20,0,0,_TM0IN_7
.stabs "TM0CNT_0:G12;",0x20,0,0,_TM0CNT_0
.stabs "TM0CNT_1:G12;",0x20,0,0,_TM0CNT_1
.stabs "TM0CNT_2:G12;",0x20,0,0,_TM0CNT_2
.stabs "TM0CNT_3:G12;",0x20,0,0,_TM0CNT_3
.stabs "TM0CNT_4:G12;",0x20,0,0,_TM0CNT_4
.stabs "TM0CNT_5:G12;",0x20,0,0,_TM0CNT_5
.stabs "TM0CNT_6:G12;",0x20,0,0,_TM0CNT_6
.stabs "TM0CNT_7:G12;",0x20,0,0,_TM0CNT_7
.stabs "PT10:G12;",0x20,0,0,_PT10
.stabs "PT11:G12;",0x20,0,0,_PT11
.stabs "PT12:G12;",0x20,0,0,_PT12
.stabs "PT13:G12;",0x20,0,0,_PT13
.stabs "PT14:G12;",0x20,0,0,_PT14
.stabs "PT15:G12;",0x20,0,0,_PT15
.stabs "PT16:G12;",0x20,0,0,_PT16
.stabs "PT17:G12;",0x20,0,0,_PT17
.stabs "PT1EN0:G12;",0x20,0,0,_PT1EN0
.stabs "PT1EN1:G12;",0x20,0,0,_PT1EN1
.stabs "PT1EN2:G12;",0x20,0,0,_PT1EN2
.stabs "PT1EN3:G12;",0x20,0,0,_PT1EN3
.stabs "PT1EN4:G12;",0x20,0,0,_PT1EN4
.stabs "PT1EN5:G12;",0x20,0,0,_PT1EN5
.stabs "PT1EN6:G12;",0x20,0,0,_PT1EN6
.stabs "PT1EN7:G12;",0x20,0,0,_PT1EN7
.stabs "PT1PU0:G12;",0x20,0,0,_PT1PU0
.stabs "PT1PU1:G12;",0x20,0,0,_PT1PU1
.stabs "PT1PU2:G12;",0x20,0,0,_PT1PU2
.stabs "PT1PU3:G12;",0x20,0,0,_PT1PU3
.stabs "PT1PU4:G12;",0x20,0,0,_PT1PU4
.stabs "PT1PU5:G12;",0x20,0,0,_PT1PU5
.stabs "PT1PU6:G12;",0x20,0,0,_PT1PU6
.stabs "PT1PU7:G12;",0x20,0,0,_PT1PU7
.stabs "PT20:G12;",0x20,0,0,_PT20
.stabs "PT21:G12;",0x20,0,0,_PT21
.stabs "PT22:G12;",0x20,0,0,_PT22
.stabs "PT23:G12;",0x20,0,0,_PT23
.stabs "PT24:G12;",0x20,0,0,_PT24
.stabs "PT25:G12;",0x20,0,0,_PT25
.stabs "PT26:G12;",0x20,0,0,_PT26
.stabs "PT2EN0:G12;",0x20,0,0,_PT2EN0
.stabs "PT2EN1:G12;",0x20,0,0,_PT2EN1
.stabs "PT2EN2:G12;",0x20,0,0,_PT2EN2
.stabs "PT2EN3:G12;",0x20,0,0,_PT2EN3
.stabs "PT2EN4:G12;",0x20,0,0,_PT2EN4
.stabs "PT2EN5:G12;",0x20,0,0,_PT2EN5
.stabs "PT2EN6:G12;",0x20,0,0,_PT2EN6
.stabs "PT2PU0:G12;",0x20,0,0,_PT2PU0
.stabs "PT2PU1:G12;",0x20,0,0,_PT2PU1
.stabs "PT2PU2:G12;",0x20,0,0,_PT2PU2
.stabs "PT2PU3:G12;",0x20,0,0,_PT2PU3
.stabs "PT2PU4:G12;",0x20,0,0,_PT2PU4
.stabs "PT2PU5:G12;",0x20,0,0,_PT2PU5
.stabs "PT2PU6:G12;",0x20,0,0,_PT2PU6
.stabs "PT2OTYPE0:G12;",0x20,0,0,_PT2OTYPE0
.stabs "PT2OTYPE1:G12;",0x20,0,0,_PT2OTYPE1
.stabs "PT30:G12;",0x20,0,0,_PT30
.stabs "PT31:G12;",0x20,0,0,_PT31
.stabs "PT32:G12;",0x20,0,0,_PT32
.stabs "PT33:G12;",0x20,0,0,_PT33
.stabs "PT34:G12;",0x20,0,0,_PT34
.stabs "PT35:G12;",0x20,0,0,_PT35
.stabs "PT36:G12;",0x20,0,0,_PT36
.stabs "PT37:G12;",0x20,0,0,_PT37
.stabs "PT3EN0:G12;",0x20,0,0,_PT3EN0
.stabs "PT3EN1:G12;",0x20,0,0,_PT3EN1
.stabs "PT3EN2:G12;",0x20,0,0,_PT3EN2
.stabs "PT3EN3:G12;",0x20,0,0,_PT3EN3
.stabs "PT3EN4:G12;",0x20,0,0,_PT3EN4
.stabs "PT3EN5:G12;",0x20,0,0,_PT3EN5
.stabs "PT3EN6:G12;",0x20,0,0,_PT3EN6
.stabs "PT3EN7:G12;",0x20,0,0,_PT3EN7
.stabs "PT3PU0:G12;",0x20,0,0,_PT3PU0
.stabs "PT3PU1:G12;",0x20,0,0,_PT3PU1
.stabs "PT3PU2:G12;",0x20,0,0,_PT3PU2
.stabs "PT3PU3:G12;",0x20,0,0,_PT3PU3
.stabs "PT3PU4:G12;",0x20,0,0,_PT3PU4
.stabs "PT3PU5:G12;",0x20,0,0,_PT3PU5
.stabs "PT3PU6:G12;",0x20,0,0,_PT3PU6
.stabs "PT3PU7:G12;",0x20,0,0,_PT3PU7
.stabs "PT3OFFDIN_1:G12;",0x20,0,0,_PT3OFFDIN_1
.stabs "PT3OFFDIN_2:G12;",0x20,0,0,_PT3OFFDIN_2
.stabs "PT3OFFDIN_3:G12;",0x20,0,0,_PT3OFFDIN_3
.stabs "PT3OFFDIN_4:G12;",0x20,0,0,_PT3OFFDIN_4
.stabs "PT3OFFDIN_5:G12;",0x20,0,0,_PT3OFFDIN_5
.stabs "PT3OFFDIN_6:G12;",0x20,0,0,_PT3OFFDIN_6
.stabs "PT2OFFDIN_3:G12;",0x20,0,0,_PT2OFFDIN_3
.stabs "PT2OFFDIN_4:G12;",0x20,0,0,_PT2OFFDIN_4
.stabs "SHORT_3730:G12;",0x20,0,0,_SHORT_3730
.stabs "SHORT_2225:G12;",0x20,0,0,_SHORT_2225
.stabs "SHORT_2124:G12;",0x20,0,0,_SHORT_2124
.stabs "SHORT_2023:G12;",0x20,0,0,_SHORT_2023
.stabs "SAR_DIFFEN:G12;",0x20,0,0,_SAR_DIFFEN
.stabs "SRADIE:G12;",0x20,0,0,_SRADIE
.stabs "SRADIF:G12;",0x20,0,0,_SRADIF
.stabs "SRADACKS_0:G12;",0x20,0,0,_SRADACKS_0
.stabs "SRADACKS_1:G12;",0x20,0,0,_SRADACKS_1
.stabs "OFFEX:G12;",0x20,0,0,_OFFEX
.stabs "ENOV:G12;",0x20,0,0,_ENOV
.stabs "CALIF:G12;",0x20,0,0,_CALIF
.stabs "OFTEN:G12;",0x20,0,0,_OFTEN
.stabs "SRADS:G12;",0x20,0,0,_SRADS
.stabs "SRADEN:G12;",0x20,0,0,_SRADEN
.stabs "VREFS_0:G12;",0x20,0,0,_VREFS_0
.stabs "VREFS_1:G12;",0x20,0,0,_VREFS_1
.stabs "VREFS_2:G12;",0x20,0,0,_VREFS_2
.stabs "CHS_0:G12;",0x20,0,0,_CHS_0
.stabs "CHS_1:G12;",0x20,0,0,_CHS_1
.stabs "CHS_2:G12;",0x20,0,0,_CHS_2
.stabs "CHS_3:G12;",0x20,0,0,_CHS_3
.stabs "CHS_4:G12;",0x20,0,0,_CHS_4
.stabs "SRAD_0:G12;",0x20,0,0,_SRAD_0
.stabs "SRAD_1:G12;",0x20,0,0,_SRAD_1
.stabs "SRAD_2:G12;",0x20,0,0,_SRAD_2
.stabs "SRAD_3:G12;",0x20,0,0,_SRAD_3
.stabs "SRAD_4:G12;",0x20,0,0,_SRAD_4
.stabs "SRAD_5:G12;",0x20,0,0,_SRAD_5
.stabs "SRAD_6:G12;",0x20,0,0,_SRAD_6
.stabs "SRAD_7:G12;",0x20,0,0,_SRAD_7
.stabs "SRAD_8:G12;",0x20,0,0,_SRAD_8
.stabs "SRAD_9:G12;",0x20,0,0,_SRAD_9
.stabs "SRAD_10:G12;",0x20,0,0,_SRAD_10
.stabs "SRAD_11:G12;",0x20,0,0,_SRAD_11
.stabs "SROFT_0:G12;",0x20,0,0,_SROFT_0
.stabs "SROFT_1:G12;",0x20,0,0,_SROFT_1
.stabs "SROFT_2:G12;",0x20,0,0,_SROFT_2
.stabs "SROFT_3:G12;",0x20,0,0,_SROFT_3
.stabs "SROFT_4:G12;",0x20,0,0,_SROFT_4
.stabs "SROFT_5:G12;",0x20,0,0,_SROFT_5
.stabs "SROFT_6:G12;",0x20,0,0,_SROFT_6
.stabs "SROFT_7:G12;",0x20,0,0,_SROFT_7
.stabs "SROFT_8:G12;",0x20,0,0,_SROFT_8
.stabs "SROFT_9:G12;",0x20,0,0,_SROFT_9
.stabs "SROFT_10:G12;",0x20,0,0,_SROFT_10
.stabs "SROFT_11:G12;",0x20,0,0,_SROFT_11
.stabs "EDAR_8:G12;",0x20,0,0,_EDAR_8
.stabs "EDAR_9:G12;",0x20,0,0,_EDAR_9
.stabs "EDAR_10:G12;",0x20,0,0,_EDAR_10
.stabs "EDAR_11:G12;",0x20,0,0,_EDAR_11
.stabs "EDAR_12:G12;",0x20,0,0,_EDAR_12
.stabs "EDAR_13:G12;",0x20,0,0,_EDAR_13
.stabs "EDAR_14:G12;",0x20,0,0,_EDAR_14
.stabs "EDAR_15:G12;",0x20,0,0,_EDAR_15
.stabs "EDAR_0:G12;",0x20,0,0,_EDAR_0
.stabs "EDAR_1:G12;",0x20,0,0,_EDAR_1
.stabs "EDAR_2:G12;",0x20,0,0,_EDAR_2
.stabs "EDAR_3:G12;",0x20,0,0,_EDAR_3
.stabs "EDAR_4:G12;",0x20,0,0,_EDAR_4
.stabs "EDAR_5:G12;",0x20,0,0,_EDAR_5
.stabs "EDAR_6:G12;",0x20,0,0,_EDAR_6
.stabs "EDAR_7:G12;",0x20,0,0,_EDAR_7
.stabs "EDAT_8:G12;",0x20,0,0,_EDAT_8
.stabs "EDAT_9:G12;",0x20,0,0,_EDAT_9
.stabs "EDAT_10:G12;",0x20,0,0,_EDAT_10
.stabs "EDAT_11:G12;",0x20,0,0,_EDAT_11
.stabs "EDAT_12:G12;",0x20,0,0,_EDAT_12
.stabs "EDAT_13:G12;",0x20,0,0,_EDAT_13
.stabs "EDAT_14:G12;",0x20,0,0,_EDAT_14
.stabs "EDAT_15:G12;",0x20,0,0,_EDAT_15
.stabs "EDAT_0:G12;",0x20,0,0,_EDAT_0
.stabs "EDAT_1:G12;",0x20,0,0,_EDAT_1
.stabs "EDAT_2:G12;",0x20,0,0,_EDAT_2
.stabs "EDAT_3:G12;",0x20,0,0,_EDAT_3
.stabs "EDAT_4:G12;",0x20,0,0,_EDAT_4
.stabs "EDAT_5:G12;",0x20,0,0,_EDAT_5
.stabs "EDAT_6:G12;",0x20,0,0,_EDAT_6
.stabs "EDAT_7:G12;",0x20,0,0,_EDAT_7
.stabs "START:G12;",0x20,0,0,_START
.stabs "ISPEN:G12;",0x20,0,0,_ISPEN
.stabs "READM0:G12;",0x20,0,0,_READM0
.stabs "READM1:G12;",0x20,0,0,_READM1
.stabs "CMD_0:G12;",0x20,0,0,_CMD_0
.stabs "CMD_1:G12;",0x20,0,0,_CMD_1
.stabs "CMD_2:G12;",0x20,0,0,_CMD_2
.stabs "CMD_3:G12;",0x20,0,0,_CMD_3
.stabs "CMD_4:G12;",0x20,0,0,_CMD_4
.stabs "CMD_5:G12;",0x20,0,0,_CMD_5
.stabs "CMD_6:G12;",0x20,0,0,_CMD_6
.stabs "CMD_7:G12;",0x20,0,0,_CMD_7
.stabs "BSY:G12;",0x20,0,0,_BSY
.stabs "ISPOF:G12;",0x20,0,0,_ISPOF
.stabs "PGERR:G12;",0x20,0,0,_PGERR
.stabs "UNLOCK:G12;",0x20,0,0,_UNLOCK
.stabs "T2RSTB:G12;",0x20,0,0,_T2RSTB
.stabs "PWM2STALL:G12;",0x20,0,0,_PWM2STALL
.stabs "TM2IE:G12;",0x20,0,0,_TM2IE
.stabs "TM2IF:G12;",0x20,0,0,_TM2IF
.stabs "T2EN:G12;",0x20,0,0,_T2EN
.stabs "TM2IN_0:G12;",0x20,0,0,_TM2IN_0
.stabs "TM2IN_1:G12;",0x20,0,0,_TM2IN_1
.stabs "TM2IN_2:G12;",0x20,0,0,_TM2IN_2
.stabs "TM2IN_3:G12;",0x20,0,0,_TM2IN_3
.stabs "TM2IN_4:G12;",0x20,0,0,_TM2IN_4
.stabs "TM2IN_5:G12;",0x20,0,0,_TM2IN_5
.stabs "TM2IN_6:G12;",0x20,0,0,_TM2IN_6
.stabs "TM2IN_7:G12;",0x20,0,0,_TM2IN_7
.stabs "TM2CNT_0:G12;",0x20,0,0,_TM2CNT_0
.stabs "TM2CNT_1:G12;",0x20,0,0,_TM2CNT_1
.stabs "TM2CNT_2:G12;",0x20,0,0,_TM2CNT_2
.stabs "TM2CNT_3:G12;",0x20,0,0,_TM2CNT_3
.stabs "TM2CNT_4:G12;",0x20,0,0,_TM2CNT_4
.stabs "TM2CNT_5:G12;",0x20,0,0,_TM2CNT_5
.stabs "TM2CNT_6:G12;",0x20,0,0,_TM2CNT_6
.stabs "TM2CNT_7:G12;",0x20,0,0,_TM2CNT_7
.stabs "TM2R_0:G12;",0x20,0,0,_TM2R_0
.stabs "TM2R_1:G12;",0x20,0,0,_TM2R_1
.stabs "TM2R_2:G12;",0x20,0,0,_TM2R_2
.stabs "TM2R_3:G12;",0x20,0,0,_TM2R_3
.stabs "TM2R_4:G12;",0x20,0,0,_TM2R_4
.stabs "TM2R_5:G12;",0x20,0,0,_TM2R_5
.stabs "TM2R_6:G12;",0x20,0,0,_TM2R_6
.stabs "TM2R_7:G12;",0x20,0,0,_TM2R_7
.stabs "T3RSTB:G12;",0x20,0,0,_T3RSTB
.stabs "TM3IE:G12;",0x20,0,0,_TM3IE
.stabs "TM3IF:G12;",0x20,0,0,_TM3IF
.stabs "T3EN:G12;",0x20,0,0,_T3EN
.stabs "TM3IN_0:G12;",0x20,0,0,_TM3IN_0
.stabs "TM3IN_1:G12;",0x20,0,0,_TM3IN_1
.stabs "TM3IN_2:G12;",0x20,0,0,_TM3IN_2
.stabs "TM3IN_3:G12;",0x20,0,0,_TM3IN_3
.stabs "TM3IN_4:G12;",0x20,0,0,_TM3IN_4
.stabs "TM3IN_5:G12;",0x20,0,0,_TM3IN_5
.stabs "TM3IN_6:G12;",0x20,0,0,_TM3IN_6
.stabs "TM3IN_7:G12;",0x20,0,0,_TM3IN_7
.stabs "TM3IN_8:G12;",0x20,0,0,_TM3IN_8
.stabs "TM3IN_9:G12;",0x20,0,0,_TM3IN_9
.stabs "TM3IN_10:G12;",0x20,0,0,_TM3IN_10
.stabs "TM3IN_11:G12;",0x20,0,0,_TM3IN_11
.stabs "TM3CNT_0:G12;",0x20,0,0,_TM3CNT_0
.stabs "TM3CNT_1:G12;",0x20,0,0,_TM3CNT_1
.stabs "TM3CNT_2:G12;",0x20,0,0,_TM3CNT_2
.stabs "TM3CNT_3:G12;",0x20,0,0,_TM3CNT_3
.stabs "TM3CNT_4:G12;",0x20,0,0,_TM3CNT_4
.stabs "TM3CNT_5:G12;",0x20,0,0,_TM3CNT_5
.stabs "TM3CNT_6:G12;",0x20,0,0,_TM3CNT_6
.stabs "TM3CNT_7:G12;",0x20,0,0,_TM3CNT_7
.stabs "TM3CNT_8:G12;",0x20,0,0,_TM3CNT_8
.stabs "TM3CNT_9:G12;",0x20,0,0,_TM3CNT_9
.stabs "TM3CNT_10:G12;",0x20,0,0,_TM3CNT_10
.stabs "TM3CNT_11:G12;",0x20,0,0,_TM3CNT_11
.stabs "TM3R_0:G12;",0x20,0,0,_TM3R_0
.stabs "TM3R_1:G12;",0x20,0,0,_TM3R_1
.stabs "TM3R_2:G12;",0x20,0,0,_TM3R_2
.stabs "TM3R_3:G12;",0x20,0,0,_TM3R_3
.stabs "TM3R_4:G12;",0x20,0,0,_TM3R_4
.stabs "TM3R_5:G12;",0x20,0,0,_TM3R_5
.stabs "TM3R_6:G12;",0x20,0,0,_TM3R_6
.stabs "TM3R_7:G12;",0x20,0,0,_TM3R_7
.stabs "TM3R_8:G12;",0x20,0,0,_TM3R_8
.stabs "TM3R_9:G12;",0x20,0,0,_TM3R_9
.stabs "TM3R_10:G12;",0x20,0,0,_TM3R_10
.stabs "TM3R_11:G12;",0x20,0,0,_TM3R_11
.stabs "P3LINV:G12;",0x20,0,0,_P3LINV
.stabs "P3HINV:G12;",0x20,0,0,_P3HINV
.stabs "DT3_EN:G12;",0x20,0,0,_DT3_EN
.stabs "DT3CNT_0:G12;",0x20,0,0,_DT3CNT_0
.stabs "DT3CNT_1:G12;",0x20,0,0,_DT3CNT_1
.stabs "DT3CNT_2:G12;",0x20,0,0,_DT3CNT_2
.stabs "DT3CNT_3:G12;",0x20,0,0,_DT3CNT_3
.stabs "PWM3STALL:G12;",0x20,0,0,_PWM3STALL
.stabs "UART0_EN:G12;",0x20,0,0,_UART0_EN
.stabs "TX_EN:G12;",0x20,0,0,_TX_EN
.stabs "RX_EN:G12;",0x20,0,0,_RX_EN
.stabs "RX9_EN:G12;",0x20,0,0,_RX9_EN
.stabs "TX9_EN:G12;",0x20,0,0,_TX9_EN
.stabs "RX9D:G12;",0x20,0,0,_RX9D
.stabs "TX9D:G12;",0x20,0,0,_TX9D
.stabs "BRR0_0:G12;",0x20,0,0,_BRR0_0
.stabs "BRR0_1:G12;",0x20,0,0,_BRR0_1
.stabs "BRR0_2:G12;",0x20,0,0,_BRR0_2
.stabs "BRR0_3:G12;",0x20,0,0,_BRR0_3
.stabs "BRR0_4:G12;",0x20,0,0,_BRR0_4
.stabs "BRR0_5:G12;",0x20,0,0,_BRR0_5
.stabs "BRR0_6:G12;",0x20,0,0,_BRR0_6
.stabs "BRR0_7:G12;",0x20,0,0,_BRR0_7
.stabs "BRR1_0:G12;",0x20,0,0,_BRR1_0
.stabs "BRR1_1:G12;",0x20,0,0,_BRR1_1
.stabs "BRR1_2:G12;",0x20,0,0,_BRR1_2
.stabs "BRR1_3:G12;",0x20,0,0,_BRR1_3
.stabs "TX_REG_0:G12;",0x20,0,0,_TX_REG_0
.stabs "TX_REG_1:G12;",0x20,0,0,_TX_REG_1
.stabs "TX_REG_2:G12;",0x20,0,0,_TX_REG_2
.stabs "TX_REG_3:G12;",0x20,0,0,_TX_REG_3
.stabs "TX_REG_4:G12;",0x20,0,0,_TX_REG_4
.stabs "TX_REG_5:G12;",0x20,0,0,_TX_REG_5
.stabs "TX_REG_6:G12;",0x20,0,0,_TX_REG_6
.stabs "TX_REG_7:G12;",0x20,0,0,_TX_REG_7
.stabs "RX_REG_0:G12;",0x20,0,0,_RX_REG_0
.stabs "RX_REG_1:G12;",0x20,0,0,_RX_REG_1
.stabs "RX_REG_2:G12;",0x20,0,0,_RX_REG_2
.stabs "RX_REG_3:G12;",0x20,0,0,_RX_REG_3
.stabs "RX_REG_4:G12;",0x20,0,0,_RX_REG_4
.stabs "RX_REG_5:G12;",0x20,0,0,_RX_REG_5
.stabs "RX_REG_6:G12;",0x20,0,0,_RX_REG_6
.stabs "RX_REG_7:G12;",0x20,0,0,_RX_REG_7
.stabs "STOP_ERR:G12;",0x20,0,0,_STOP_ERR
.stabs "RX_OV_ERR:G12;",0x20,0,0,_RX_OV_ERR
.stabs "TX_BUSY:G12;",0x20,0,0,_TX_BUSY
.stabs "RX_BUSY:G12;",0x20,0,0,_RX_BUSY
.stabs "TXFIFO_EMPTY:G12;",0x20,0,0,_TXFIFO_EMPTY
.stabs "UR_RINV:G12;",0x20,0,0,_UR_RINV
.stabs "UR_TINV:G12;",0x20,0,0,_UR_TINV
.stabs "UR0_TEIF:G12;",0x20,0,0,_UR0_TEIF
.stabs "UR0WK_IF:G12;",0x20,0,0,_UR0WK_IF
.stabs "UR0_RNIF:G12;",0x20,0,0,_UR0_RNIF
.stabs "UR0_RHIF:G12;",0x20,0,0,_UR0_RHIF
.stabs "UR0ERRIF:G12;",0x20,0,0,_UR0ERRIF
.stabs "UR0_TEIE:G12;",0x20,0,0,_UR0_TEIE
.stabs "UR0WK_IE:G12;",0x20,0,0,_UR0WK_IE
.stabs "UR0_RNIE:G12;",0x20,0,0,_UR0_RNIE
.stabs "UR0_RHIE:G12;",0x20,0,0,_UR0_RHIE
.stabs "UR0ERRIE:G12;",0x20,0,0,_UR0ERRIE
.stabs "T4RSTB:G12;",0x20,0,0,_T4RSTB
.stabs "PWM4STALL:G12;",0x20,0,0,_PWM4STALL
.stabs "TM4IE:G12;",0x20,0,0,_TM4IE
.stabs "TM4IF:G12;",0x20,0,0,_TM4IF
.stabs "T4EN:G12;",0x20,0,0,_T4EN
.stabs "TM4IN_0:G12;",0x20,0,0,_TM4IN_0
.stabs "TM4IN_1:G12;",0x20,0,0,_TM4IN_1
.stabs "TM4IN_2:G12;",0x20,0,0,_TM4IN_2
.stabs "TM4IN_3:G12;",0x20,0,0,_TM4IN_3
.stabs "TM4IN_4:G12;",0x20,0,0,_TM4IN_4
.stabs "TM4IN_5:G12;",0x20,0,0,_TM4IN_5
.stabs "TM4IN_6:G12;",0x20,0,0,_TM4IN_6
.stabs "TM4IN_7:G12;",0x20,0,0,_TM4IN_7
.stabs "TM4IN_8:G12;",0x20,0,0,_TM4IN_8
.stabs "TM4IN_9:G12;",0x20,0,0,_TM4IN_9
.stabs "TM4IN_10:G12;",0x20,0,0,_TM4IN_10
.stabs "TM4IN_11:G12;",0x20,0,0,_TM4IN_11
.stabs "TM4CNT_0:G12;",0x20,0,0,_TM4CNT_0
.stabs "TM4CNT_1:G12;",0x20,0,0,_TM4CNT_1
.stabs "TM4CNT_2:G12;",0x20,0,0,_TM4CNT_2
.stabs "TM4CNT_3:G12;",0x20,0,0,_TM4CNT_3
.stabs "TM4CNT_4:G12;",0x20,0,0,_TM4CNT_4
.stabs "TM4CNT_5:G12;",0x20,0,0,_TM4CNT_5
.stabs "TM4CNT_6:G12;",0x20,0,0,_TM4CNT_6
.stabs "TM4CNT_7:G12;",0x20,0,0,_TM4CNT_7
.stabs "TM4CNT_8:G12;",0x20,0,0,_TM4CNT_8
.stabs "TM4CNT_9:G12;",0x20,0,0,_TM4CNT_9
.stabs "TM4CNT_10:G12;",0x20,0,0,_TM4CNT_10
.stabs "TM4CNT_11:G12;",0x20,0,0,_TM4CNT_11
.stabs "TM4R_0:G12;",0x20,0,0,_TM4R_0
.stabs "TM4R_1:G12;",0x20,0,0,_TM4R_1
.stabs "TM4R_2:G12;",0x20,0,0,_TM4R_2
.stabs "TM4R_3:G12;",0x20,0,0,_TM4R_3
.stabs "TM4R_4:G12;",0x20,0,0,_TM4R_4
.stabs "TM4R_5:G12;",0x20,0,0,_TM4R_5
.stabs "TM4R_6:G12;",0x20,0,0,_TM4R_6
.stabs "TM4R_7:G12;",0x20,0,0,_TM4R_7
.stabs "TM4R_8:G12;",0x20,0,0,_TM4R_8
.stabs "TM4R_9:G12;",0x20,0,0,_TM4R_9
.stabs "TM4R_10:G12;",0x20,0,0,_TM4R_10
.stabs "TM4R_11:G12;",0x20,0,0,_TM4R_11
.stabs "TMOD_0:G12;",0x20,0,0,_TMOD_0
.stabs "TMOD_1:G12;",0x20,0,0,_TMOD_1
.stabs "TMOD_2:G12;",0x20,0,0,_TMOD_2
.stabs "TMOD_3:G12;",0x20,0,0,_TMOD_3
.stabs "ANATESTMOD_0:G12;",0x20,0,0,_ANATESTMOD_0
.stabs "ANATESTMOD_1:G12;",0x20,0,0,_ANATESTMOD_1
.stabs "ANATESTMOD_2:G12;",0x20,0,0,_ANATESTMOD_2
.stabs "ANATESTMOD_3:G12;",0x20,0,0,_ANATESTMOD_3
.stabs "TEST_0:G12;",0x20,0,0,_TEST_0
.stabs "TEST_1:G12;",0x20,0,0,_TEST_1
.stabs "TEST_2:G12;",0x20,0,0,_TEST_2
.stabs "TEST_3:G12;",0x20,0,0,_TEST_3
.stabs "TEST_4:G12;",0x20,0,0,_TEST_4
.stabs "TEST_5:G12;",0x20,0,0,_TEST_5
.stabs "TEST_6:G12;",0x20,0,0,_TEST_6
.stabs "TEST_7:G12;",0x20,0,0,_TEST_7
.stabs "CHIP_ID0L_0:G12;",0x20,0,0,_CHIP_ID0L_0
.stabs "CHIP_ID0L_1:G12;",0x20,0,0,_CHIP_ID0L_1
.stabs "CHIP_ID0L_2:G12;",0x20,0,0,_CHIP_ID0L_2
.stabs "CHIP_ID0L_3:G12;",0x20,0,0,_CHIP_ID0L_3
.stabs "CHIP_ID0L_4:G12;",0x20,0,0,_CHIP_ID0L_4
.stabs "CHIP_ID0L_5:G12;",0x20,0,0,_CHIP_ID0L_5
.stabs "CHIP_ID0L_6:G12;",0x20,0,0,_CHIP_ID0L_6
.stabs "CHIP_ID0L_7:G12;",0x20,0,0,_CHIP_ID0L_7
.stabs "CHIP_ID0H_0:G12;",0x20,0,0,_CHIP_ID0H_0
.stabs "CHIP_ID0H_1:G12;",0x20,0,0,_CHIP_ID0H_1
.stabs "CHIP_ID0H_2:G12;",0x20,0,0,_CHIP_ID0H_2
.stabs "CHIP_ID0H_3:G12;",0x20,0,0,_CHIP_ID0H_3
.stabs "CHIP_ID0H_4:G12;",0x20,0,0,_CHIP_ID0H_4
.stabs "CHIP_ID0H_5:G12;",0x20,0,0,_CHIP_ID0H_5
.stabs "CHIP_ID0H_6:G12;",0x20,0,0,_CHIP_ID0H_6
.stabs "CHIP_ID0H_7:G12;",0x20,0,0,_CHIP_ID0H_7
.stabs "CHIP_ID1L_0:G12;",0x20,0,0,_CHIP_ID1L_0
.stabs "CHIP_ID1L_1:G12;",0x20,0,0,_CHIP_ID1L_1
.stabs "CHIP_ID1L_2:G12;",0x20,0,0,_CHIP_ID1L_2
.stabs "CHIP_ID1L_3:G12;",0x20,0,0,_CHIP_ID1L_3
.stabs "CHIP_ID1L_4:G12;",0x20,0,0,_CHIP_ID1L_4
.stabs "CHIP_ID1L_5:G12;",0x20,0,0,_CHIP_ID1L_5
.stabs "CHIP_ID1L_6:G12;",0x20,0,0,_CHIP_ID1L_6
.stabs "CHIP_ID1L_7:G12;",0x20,0,0,_CHIP_ID1L_7
.stabs "CHIP_ID1H_0:G12;",0x20,0,0,_CHIP_ID1H_0
.stabs "CHIP_ID1H_1:G12;",0x20,0,0,_CHIP_ID1H_1
.stabs "CHIP_ID1H_2:G12;",0x20,0,0,_CHIP_ID1H_2
.stabs "CHIP_ID1H_3:G12;",0x20,0,0,_CHIP_ID1H_3
.stabs "CHIP_ID1H_4:G12;",0x20,0,0,_CHIP_ID1H_4
.stabs "CHIP_ID1H_5:G12;",0x20,0,0,_CHIP_ID1H_5
.stabs "CHIP_ID1H_6:G12;",0x20,0,0,_CHIP_ID1H_6
.stabs "CHIP_ID1H_7:G12;",0x20,0,0,_CHIP_ID1H_7
.stabs "SFR_WK_0:G12;",0x20,0,0,_SFR_WK_0
.stabs "SFR_WK_1:G12;",0x20,0,0,_SFR_WK_1
.stabs "SFR_WK_2:G12;",0x20,0,0,_SFR_WK_2
.stabs "SFR_WK_3:G12;",0x20,0,0,_SFR_WK_3
.stabs "SFR_WK_4:G12;",0x20,0,0,_SFR_WK_4
.stabs "SFR_WK_5:G12;",0x20,0,0,_SFR_WK_5
.stabs "SFR_WK_6:G12;",0x20,0,0,_SFR_WK_6
.stabs "SFR_WK_7:G12;",0x20,0,0,_SFR_WK_7
.stabs "MM_WK_0:G12;",0x20,0,0,_MM_WK_0
.stabs "MM_WK_1:G12;",0x20,0,0,_MM_WK_1
.stabs "MM_WK_2:G12;",0x20,0,0,_MM_WK_2
.stabs "MM_WK_3:G12;",0x20,0,0,_MM_WK_3
.stabs "MM_WK_4:G12;",0x20,0,0,_MM_WK_4
.stabs "MM_WK_5:G12;",0x20,0,0,_MM_WK_5
.stabs "MM_WK_6:G12;",0x20,0,0,_MM_WK_6
.stabs "MM_WK_7:G12;",0x20,0,0,_MM_WK_7
.stabs "UOB_WK_0:G12;",0x20,0,0,_UOB_WK_0
.stabs "UOB_WK_1:G12;",0x20,0,0,_UOB_WK_1
.stabs "UOB_WK_2:G12;",0x20,0,0,_UOB_WK_2
.stabs "UOB_WK_3:G12;",0x20,0,0,_UOB_WK_3
.stabs "UOB_WK_4:G12;",0x20,0,0,_UOB_WK_4
.stabs "UOB_WK_5:G12;",0x20,0,0,_UOB_WK_5
.stabs "UOB_WK_6:G12;",0x20,0,0,_UOB_WK_6
.stabs "UOB_WK_7:G12;",0x20,0,0,_UOB_WK_7
.stabs "POB_WK_0:G12;",0x20,0,0,_POB_WK_0
.stabs "POB_WK_1:G12;",0x20,0,0,_POB_WK_1
.stabs "POB_WK_2:G12;",0x20,0,0,_POB_WK_2
.stabs "POB_WK_3:G12;",0x20,0,0,_POB_WK_3
.stabs "POB_WK_4:G12;",0x20,0,0,_POB_WK_4
.stabs "POB_WK_5:G12;",0x20,0,0,_POB_WK_5
.stabs "POB_WK_6:G12;",0x20,0,0,_POB_WK_6
.stabs "POB_WK_7:G12;",0x20,0,0,_POB_WK_7
.stabs "MP_WK_0:G12;",0x20,0,0,_MP_WK_0
.stabs "MP_WK_1:G12;",0x20,0,0,_MP_WK_1
.stabs "MP_WK_2:G12;",0x20,0,0,_MP_WK_2
.stabs "MP_WK_3:G12;",0x20,0,0,_MP_WK_3
.stabs "MP_WK_4:G12;",0x20,0,0,_MP_WK_4
.stabs "MP_WK_5:G12;",0x20,0,0,_MP_WK_5
.stabs "MP_WK_6:G12;",0x20,0,0,_MP_WK_6
.stabs "MP_WK_7:G12;",0x20,0,0,_MP_WK_7
.stabs "OSC_0:G12;",0x20,0,0,_OSC_0
.stabs "OSC_1:G12;",0x20,0,0,_OSC_1
.stabs "OSC_2:G12;",0x20,0,0,_OSC_2
.stabs "OSC_3:G12;",0x20,0,0,_OSC_3
.stabs "TRIMAUTO:G12;",0x20,0,0,_TRIMAUTO
.stabs "CAL_SELECT_START:G12;",0x20,0,0,_CAL_SELECT_START
.stabs "TRIMREF_0:G12;",0x20,0,0,_TRIMREF_0
.stabs "TRIMREF_1:G12;",0x20,0,0,_TRIMREF_1
.stabs "TRIMREF_2:G12;",0x20,0,0,_TRIMREF_2
.stabs "TRIMREF_3:G12;",0x20,0,0,_TRIMREF_3
.stabs "TRIMREF_4:G12;",0x20,0,0,_TRIMREF_4
.stabs "TRIMREF_5:G12;",0x20,0,0,_TRIMREF_5
.stabs "TRIMREF_6:G12;",0x20,0,0,_TRIMREF_6
.stabs "TRIMREF_7:G12;",0x20,0,0,_TRIMREF_7
.stabs "TRIMWDT_0:G12;",0x20,0,0,_TRIMWDT_0
.stabs "TRIMWDT_1:G12;",0x20,0,0,_TRIMWDT_1
.stabs "TRIMWDT_2:G12;",0x20,0,0,_TRIMWDT_2
.stabs "TRIMWDT_3:G12;",0x20,0,0,_TRIMWDT_3
.stabs "TRIMWDT_4:G12;",0x20,0,0,_TRIMWDT_4
.stabs "TRIMWDT_5:G12;",0x20,0,0,_TRIMWDT_5
.stabs "TRIMWDT_6:G12;",0x20,0,0,_TRIMWDT_6
.stabs "TRIMWDT_7:G12;",0x20,0,0,_TRIMWDT_7
.stabs "TRIMHIRC_0:G12;",0x20,0,0,_TRIMHIRC_0
.stabs "TRIMHIRC_1:G12;",0x20,0,0,_TRIMHIRC_1
.stabs "TRIMHIRC_2:G12;",0x20,0,0,_TRIMHIRC_2
.stabs "TRIMHIRC_3:G12;",0x20,0,0,_TRIMHIRC_3
.stabs "TRIMHIRC_4:G12;",0x20,0,0,_TRIMHIRC_4
.stabs "TRIMHIRC_5:G12;",0x20,0,0,_TRIMHIRC_5
.stabs "TRIMHIRC_6:G12;",0x20,0,0,_TRIMHIRC_6
.stabs "TRIMHIRC_7:G12;",0x20,0,0,_TRIMHIRC_7
.stabs "OSC_DIV_0:G12;",0x20,0,0,_OSC_DIV_0
.stabs "OSC_DIV_1:G12;",0x20,0,0,_OSC_DIV_1
.stabs "OSC_DIV_2:G12;",0x20,0,0,_OSC_DIV_2
.stabs "OSC_DIV_3:G12;",0x20,0,0,_OSC_DIV_3
.stabs "OSC_SLEEP:G12;",0x20,0,0,_OSC_SLEEP
.stabs "ERR_0:G12;",0x20,0,0,_ERR_0
.stabs "ERR_1:G12;",0x20,0,0,_ERR_1
.stabs "BUSY:G12;",0x20,0,0,_BUSY
.stabs "MMWEL:G12;",0x20,0,0,_MMWEL
.stabs "UOBWEL:G12;",0x20,0,0,_UOBWEL
.stabs "POBWEL:G12;",0x20,0,0,_POBWEL
.stabs "MPWEL:G12;",0x20,0,0,_MPWEL
.stabs "SFRWEL:G12;",0x20,0,0,_SFRWEL
.stabs "VCHK_SUM_0:G12;",0x20,0,0,_VCHK_SUM_0
.stabs "VCHK_SUM_1:G12;",0x20,0,0,_VCHK_SUM_1
.stabs "VCHK_SUM_2:G12;",0x20,0,0,_VCHK_SUM_2
.stabs "VCHK_SUM_3:G12;",0x20,0,0,_VCHK_SUM_3
.stabs "VCHK_SUM_4:G12;",0x20,0,0,_VCHK_SUM_4
.stabs "VCHK_SUM_5:G12;",0x20,0,0,_VCHK_SUM_5
.stabs "VCHK_SUM_6:G12;",0x20,0,0,_VCHK_SUM_6
.stabs "VCHK_SUM_7:G12;",0x20,0,0,_VCHK_SUM_7
.stabs "TRIMLIMIT_0:G12;",0x20,0,0,_TRIMLIMIT_0
.stabs "TRIMLIMIT_1:G12;",0x20,0,0,_TRIMLIMIT_1
.stabs "TRIMLIMIT_2:G12;",0x20,0,0,_TRIMLIMIT_2
.stabs "TRIMLIMIT_3:G12;",0x20,0,0,_TRIMLIMIT_3
.stabs "TRIMLIMIT_4:G12;",0x20,0,0,_TRIMLIMIT_4
.stabs "TRIMLIMIT_5:G12;",0x20,0,0,_TRIMLIMIT_5
.stabs "TRIMLIMIT_6:G12;",0x20,0,0,_TRIMLIMIT_6
.stabs "TRIMLIMIT_7:G12;",0x20,0,0,_TRIMLIMIT_7
.stabs "TRIM_ERR:G12;",0x20,0,0,_TRIM_ERR
.stabs "BUF_BUSY:G12;",0x20,0,0,_BUF_BUSY
.stabs "BUSY_OEN:G12;",0x20,0,0,_BUSY_OEN
.stabs "TRAMGAP_0:G12;",0x20,0,0,_TRAMGAP_0
.stabs "TRAMGAP_1:G12;",0x20,0,0,_TRAMGAP_1
.stabs "TRAMGAP_2:G12;",0x20,0,0,_TRAMGAP_2
.stabs "TRAMGAP_3:G12;",0x20,0,0,_TRAMGAP_3
.stabs "TRAMGAP_4:G12;",0x20,0,0,_TRAMGAP_4
.stabs "TRAMGAP_5:G12;",0x20,0,0,_TRAMGAP_5
.stabs "TRAMGAP_6:G12;",0x20,0,0,_TRAMGAP_6
.stabs "TRAMGAP_7:G12;",0x20,0,0,_TRAMGAP_7
.include "instV2/csccCond.inc"
.include "instV2/csccCmp.inc"
.include "instV2/csccShift.inc"

	_IND0_sys_register.c .section bank0,addr=0
	_IND0 .ds 1
	.ends

	_IND1_sys_register.c .section bank0,addr=1
	_IND1 .ds 1
	.ends

	_FSR0_sys_register.c .section bank0,addr=2
	_FSR0 .ds 1
	.ends

	_FSR1_sys_register.c .section bank0,addr=3
	_FSR1 .ds 1
	.ends

	_STATUS_sys_register.c .section bank0,addr=4
	_STATUS .ds 1
	.ends

	_WORK_sys_register.c .section bank0,addr=5
	_WORK .ds 1
	.ends

	_INTE_sys_register.c .section bank0,addr=6
	_INTE .ds 1
	.ends

	_BSR_sys_register.c .section bank0,addr=7
	_BSR .ds 1
	.ends

	_FSR0H_sys_register.c .section bank0,addr=8
	_FSR0H .ds 1
	.ends

	_FSR1H_sys_register.c .section bank0,addr=9
	_FSR1H .ds 1
	.ends

	_PCLOADL_sys_register.c .section bank0,addr=10
	_PCLOADL .ds 1
	.ends

	_PCLOADH_sys_register.c .section bank0,addr=11
	_PCLOADH .ds 1
	.ends

	_INTFL_sys_register.c .section bank0,addr=12
	_INTFL .ds 1
	.ends

	_INTFM_sys_register.c .section bank0,addr=13
	_INTFM .ds 1
	.ends

	_INTFH_sys_register.c .section bank0,addr=14
	_INTFH .ds 1
	.ends

	_MCK_sys_register.c .section bank0,addr=16
	_MCK .ds 1
	.ends

	_TCTRIM_sys_register.c .section bank0,addr=17
	_TCTRIM .ds 1
	.ends

	_CLKSEL0_sys_register.c .section bank0,addr=18
	_CLKSEL0 .ds 1
	.ends

	_CLKSEL1_sys_register.c .section bank0,addr=19
	_CLKSEL1 .ds 1
	.ends

	_CLKSEL2_sys_register.c .section bank0,addr=20
	_CLKSEL2 .ds 1
	.ends

	_CLKDIV0_sys_register.c .section bank0,addr=21
	_CLKDIV0 .ds 1
	.ends

	_CLKDIV1_sys_register.c .section bank0,addr=22
	_CLKDIV1 .ds 1
	.ends

	_CLKDIV2_sys_register.c .section bank0,addr=23
	_CLKDIV2 .ds 1
	.ends

	_CLKDIV3_sys_register.c .section bank0,addr=24
	_CLKDIV3 .ds 1
	.ends

	_CLKDIV4_sys_register.c .section bank0,addr=25
	_CLKDIV4 .ds 1
	.ends

	_RSTSR_sys_register.c .section bank0,addr=48
	_RSTSR .ds 1
	.ends

	_LVDCON_sys_register.c .section bank0,addr=49
	_LVDCON .ds 1
	.ends

	_CFGR1_sys_register.c .section bank0,addr=40
	_CFGR1 .ds 1
	.ends

	_CFGR2_sys_register.c .section bank0,addr=41
	_CFGR2 .ds 1
	.ends

	_CFGR3_sys_register.c .section bank0,addr=42
	_CFGR3 .ds 1
	.ends

	_CFGR4_sys_register.c .section bank0,addr=43
	_CFGR4 .ds 1
	.ends

	_CFGR5_sys_register.c .section bank0,addr=44
	_CFGR5 .ds 1
	.ends

	_CFGR6_sys_register.c .section bank0,addr=45
	_CFGR6 .ds 1
	.ends

	_CFGR7_sys_register.c .section bank0,addr=46
	_CFGR7 .ds 1
	.ends

	_CFGR8_sys_register.c .section bank0,addr=47
	_CFGR8 .ds 1
	.ends

	_EXICON_sys_register.c .section bank0,addr=56
	_EXICON .ds 1
	.ends

	_EXIIE_sys_register.c .section bank0,addr=57
	_EXIIE .ds 1
	.ends

	_EXIIF_sys_register.c .section bank0,addr=58
	_EXIIF .ds 1
	.ends

	_INTCFG1_sys_register.c .section bank0,addr=59
	_INTCFG1 .ds 1
	.ends

	_INTCFG2_sys_register.c .section bank0,addr=60
	_INTCFG2 .ds 1
	.ends

	_INTCFG3_sys_register.c .section bank0,addr=61
	_INTCFG3 .ds 1
	.ends

	_WDTCON_sys_register.c .section bank0,addr=64
	_WDTCON .ds 1
	.ends

	_WDTIN_sys_register.c .section bank0,addr=65
	_WDTIN .ds 1
	.ends

	_WWDTCR_sys_register.c .section bank0,addr=68
	_WWDTCR .ds 1
	.ends

	_WWDTWR_sys_register.c .section bank0,addr=69
	_WWDTWR .ds 1
	.ends

	_TM0CON_sys_register.c .section bank0,addr=72
	_TM0CON .ds 1
	.ends

	_TM0IN_sys_register.c .section bank0,addr=73
	_TM0IN .ds 1
	.ends

	_TM0CNT_sys_register.c .section bank0,addr=74
	_TM0CNT .ds 1
	.ends

	_PT1_sys_register.c .section bank0,addr=80
	_PT1 .ds 1
	.ends

	_PT1EN_sys_register.c .section bank0,addr=81
	_PT1EN .ds 1
	.ends

	_PT1PU_sys_register.c .section bank0,addr=82
	_PT1PU .ds 1
	.ends

	_PT2_sys_register.c .section bank0,addr=85
	_PT2 .ds 1
	.ends

	_PT2EN_sys_register.c .section bank0,addr=86
	_PT2EN .ds 1
	.ends

	_PT2PU_sys_register.c .section bank0,addr=87
	_PT2PU .ds 1
	.ends

	_PT2OTYPE_sys_register.c .section bank0,addr=89
	_PT2OTYPE .ds 1
	.ends

	_PT3_sys_register.c .section bank0,addr=90
	_PT3 .ds 1
	.ends

	_PT3EN_sys_register.c .section bank0,addr=91
	_PT3EN .ds 1
	.ends

	_PT3PU_sys_register.c .section bank0,addr=92
	_PT3PU .ds 1
	.ends

	_PTOFFDIN_sys_register.c .section bank0,addr=93
	_PTOFFDIN .ds 1
	.ends

	_PTSHORT_sys_register.c .section bank0,addr=94
	_PTSHORT .ds 1
	.ends

	_SRADCON0_sys_register.c .section bank0,addr=96
	_SRADCON0 .ds 1
	.ends

	_SRADCON1_sys_register.c .section bank0,addr=97
	_SRADCON1 .ds 1
	.ends

	_SRADCON2_sys_register.c .section bank0,addr=98
	_SRADCON2 .ds 1
	.ends

	_SRADL_sys_register.c .section bank0,addr=99
	_SRADL .ds 1
	.ends

	_SRADH_sys_register.c .section bank0,addr=100
	_SRADH .ds 1
	.ends

	_SROFTL_sys_register.c .section bank0,addr=101
	_SROFTL .ds 1
	.ends

	_SROFTH_sys_register.c .section bank0,addr=102
	_SROFTH .ds 1
	.ends

	_EADRH_sys_register.c .section bank0,addr=104
	_EADRH .ds 1
	.ends

	_EADRL_sys_register.c .section bank0,addr=105
	_EADRL .ds 1
	.ends

	_EDATH_sys_register.c .section bank0,addr=106
	_EDATH .ds 1
	.ends

	_EDATL_sys_register.c .section bank0,addr=107
	_EDATL .ds 1
	.ends

	_ISPCR_sys_register.c .section bank0,addr=108
	_ISPCR .ds 1
	.ends

	_CMD_sys_register.c .section bank0,addr=109
	_CMD .ds 1
	.ends

	_ISPSR_sys_register.c .section bank0,addr=110
	_ISPSR .ds 1
	.ends

	_WRPRT_sys_register.c .section bank0,addr=111
	_WRPRT .ds 1
	.ends

	_TM2CON_sys_register.c .section bank0,addr=112
	_TM2CON .ds 1
	.ends

	_TM2IN_sys_register.c .section bank0,addr=113
	_TM2IN .ds 1
	.ends

	_TM2CNT_sys_register.c .section bank0,addr=114
	_TM2CNT .ds 1
	.ends

	_TM2R_sys_register.c .section bank0,addr=115
	_TM2R .ds 1
	.ends

	_TM3CON_sys_register.c .section bank2,addr=16
	_TM3CON .ds 1
	.ends

	_TM3IN_sys_register.c .section bank2,addr=17
	_TM3IN .ds 1
	.ends

	_TM3INH_sys_register.c .section bank2,addr=18
	_TM3INH .ds 1
	.ends

	_TM3CNT_sys_register.c .section bank2,addr=19
	_TM3CNT .ds 1
	.ends

	_TM3CNTH_sys_register.c .section bank2,addr=20
	_TM3CNTH .ds 1
	.ends

	_TM3R_sys_register.c .section bank2,addr=21
	_TM3R .ds 1
	.ends

	_TM3RH_sys_register.c .section bank2,addr=22
	_TM3RH .ds 1
	.ends

	_TM3CON2_sys_register.c .section bank2,addr=23
	_TM3CON2 .ds 1
	.ends

	_UR0_CR1_sys_register.c .section bank2,addr=32
	_UR0_CR1 .ds 1
	.ends

	_UR0_BRR0_sys_register.c .section bank2,addr=33
	_UR0_BRR0 .ds 1
	.ends

	_UR0_BRR1_sys_register.c .section bank2,addr=34
	_UR0_BRR1 .ds 1
	.ends

	_UR0_TX_REG_sys_register.c .section bank2,addr=35
	_UR0_TX_REG .ds 1
	.ends

	_UR0_RX_REG_sys_register.c .section bank2,addr=36
	_UR0_RX_REG .ds 1
	.ends

	_UR0_ST_sys_register.c .section bank2,addr=37
	_UR0_ST .ds 1
	.ends

	_UR0_INTF_sys_register.c .section bank2,addr=38
	_UR0_INTF .ds 1
	.ends

	_UR0_INTE_sys_register.c .section bank2,addr=39
	_UR0_INTE .ds 1
	.ends

	_TM4CON_sys_register.c .section bank2,addr=72
	_TM4CON .ds 1
	.ends

	_TM4IN_sys_register.c .section bank2,addr=73
	_TM4IN .ds 1
	.ends

	_TM4INH_sys_register.c .section bank2,addr=74
	_TM4INH .ds 1
	.ends

	_TM4CNT_sys_register.c .section bank2,addr=75
	_TM4CNT .ds 1
	.ends

	_TM4CNTH_sys_register.c .section bank2,addr=76
	_TM4CNTH .ds 1
	.ends

	_TM4R_sys_register.c .section bank2,addr=77
	_TM4R .ds 1
	.ends

	_TM4RH_sys_register.c .section bank2,addr=78
	_TM4RH .ds 1
	.ends

	_TESTOP_sys_register.c .section bank2,addr=120
	_TESTOP .ds 1
	.ends

	_TEST_sys_register.c .section bank2,addr=121
	_TEST .ds 1
	.ends

	_CHIP_ID0L_sys_register.c .section bank8,addr=16
	_CHIP_ID0L .ds 1
	.ends

	_CHIP_ID0H_sys_register.c .section bank8,addr=17
	_CHIP_ID0H .ds 1
	.ends

	_CHIP_ID1L_sys_register.c .section bank8,addr=18
	_CHIP_ID1L .ds 1
	.ends

	_CHIP_ID1H_sys_register.c .section bank8,addr=19
	_CHIP_ID1H .ds 1
	.ends

	_SFR_WK_sys_register.c .section bank8,addr=20
	_SFR_WK .ds 1
	.ends

	_MM_WK_sys_register.c .section bank8,addr=21
	_MM_WK .ds 1
	.ends

	_UOB_WK_sys_register.c .section bank8,addr=22
	_UOB_WK .ds 1
	.ends

	_POB_WK_sys_register.c .section bank8,addr=23
	_POB_WK .ds 1
	.ends

	_MP_WK_sys_register.c .section bank8,addr=24
	_MP_WK .ds 1
	.ends

	_CAL_SELECT_sys_register.c .section bank8,addr=25
	_CAL_SELECT .ds 1
	.ends

	_TRIMREF_sys_register.c .section bank8,addr=26
	_TRIMREF .ds 1
	.ends

	_TRIMWDT_sys_register.c .section bank8,addr=27
	_TRIMWDT .ds 1
	.ends

	_TRIMHIRC_sys_register.c .section bank8,addr=28
	_TRIMHIRC .ds 1
	.ends

	_OSC_DIV_sys_register.c .section bank8,addr=29
	_OSC_DIV .ds 1
	.ends

	_SR_sys_register.c .section bank8,addr=30
	_SR .ds 1
	.ends

	_VCHK_SUM_sys_register.c .section bank8,addr=31
	_VCHK_SUM .ds 1
	.ends

	_TRIMLIMIT_sys_register.c .section bank8,addr=32
	_TRIMLIMIT .ds 1
	.ends

	_SR2_sys_register.c .section bank8,addr=33
	_SR2 .ds 1
	.ends

	_TRAMGAP_sys_register.c .section bank8,addr=34
	_TRAMGAP .ds 1
	.ends

	_Z_sys_register.c .section bank0,addr=4,bitfield=0,uninit
	_Z .ds 1
	.ends

	_C_sys_register.c .section bank0,addr=4,bitfield=1,uninit
	_C .ds 1
	.ends

	_DC_sys_register.c .section bank0,addr=4,bitfield=2,uninit
	_DC .ds 1
	.ends

	_TO_sys_register.c .section bank0,addr=4,bitfield=3,uninit
	_TO .ds 1
	.ends

	_PD_sys_register.c .section bank0,addr=4,bitfield=4,uninit
	_PD .ds 1
	.ends

	_SOF_sys_register.c .section bank0,addr=4,bitfield=5,uninit
	_SOF .ds 1
	.ends

	_GIE_sys_register.c .section bank0,addr=6,bitfield=7,uninit
	_GIE .ds 1
	.ends

	_PAGE_0_sys_register.c .section bank0,addr=7,bitfield=0,uninit
	_PAGE_0 .ds 1
	.ends

	_PAGE_1_sys_register.c .section bank0,addr=7,bitfield=1,uninit
	_PAGE_1 .ds 1
	.ends

	_PAGE_2_sys_register.c .section bank0,addr=7,bitfield=2,uninit
	_PAGE_2 .ds 1
	.ends

	_PCLOAD_0_sys_register.c .section bank0,addr=10,bitfield=0,uninit
	_PCLOAD_0 .ds 1
	.ends

	_PCLOAD_1_sys_register.c .section bank0,addr=10,bitfield=1,uninit
	_PCLOAD_1 .ds 1
	.ends

	_PCLOAD_2_sys_register.c .section bank0,addr=10,bitfield=2,uninit
	_PCLOAD_2 .ds 1
	.ends

	_PCLOAD_3_sys_register.c .section bank0,addr=10,bitfield=3,uninit
	_PCLOAD_3 .ds 1
	.ends

	_PCLOAD_4_sys_register.c .section bank0,addr=10,bitfield=4,uninit
	_PCLOAD_4 .ds 1
	.ends

	_PCLOAD_5_sys_register.c .section bank0,addr=10,bitfield=5,uninit
	_PCLOAD_5 .ds 1
	.ends

	_PCLOAD_6_sys_register.c .section bank0,addr=10,bitfield=6,uninit
	_PCLOAD_6 .ds 1
	.ends

	_PCLOAD_7_sys_register.c .section bank0,addr=10,bitfield=7,uninit
	_PCLOAD_7 .ds 1
	.ends

	_PCLOAD_8_sys_register.c .section bank0,addr=11,bitfield=0,uninit
	_PCLOAD_8 .ds 1
	.ends

	_PCLOAD_9_sys_register.c .section bank0,addr=11,bitfield=1,uninit
	_PCLOAD_9 .ds 1
	.ends

	_PCLOAD_10_sys_register.c .section bank0,addr=11,bitfield=2,uninit
	_PCLOAD_10 .ds 1
	.ends

	_PCLOAD_11_sys_register.c .section bank0,addr=11,bitfield=3,uninit
	_PCLOAD_11 .ds 1
	.ends

	_PCLOAD_12_sys_register.c .section bank0,addr=11,bitfield=4,uninit
	_PCLOAD_12 .ds 1
	.ends

	_PCLOAD_13_sys_register.c .section bank0,addr=11,bitfield=5,uninit
	_PCLOAD_13 .ds 1
	.ends

	_SYSCLK_S_0_sys_register.c .section bank0,addr=16,bitfield=0,uninit
	_SYSCLK_S_0 .ds 1
	.ends

	_SYSCLK_S_1_sys_register.c .section bank0,addr=16,bitfield=1,uninit
	_SYSCLK_S_1 .ds 1
	.ends

	_XT_GM_0_sys_register.c .section bank0,addr=16,bitfield=2,uninit
	_XT_GM_0 .ds 1
	.ends

	_XT_GM_1_sys_register.c .section bank0,addr=16,bitfield=3,uninit
	_XT_GM_1 .ds 1
	.ends

	_XT_GM_2_sys_register.c .section bank0,addr=16,bitfield=4,uninit
	_XT_GM_2 .ds 1
	.ends

	_CST_WDT_sys_register.c .section bank0,addr=16,bitfield=5,uninit
	_CST_WDT .ds 1
	.ends

	_CST_IN_sys_register.c .section bank0,addr=16,bitfield=6,uninit
	_CST_IN .ds 1
	.ends

	_CST_XT_sys_register.c .section bank0,addr=16,bitfield=7,uninit
	_CST_XT .ds 1
	.ends

	_TC_TRIM0_sys_register.c .section bank0,addr=17,bitfield=0,uninit
	_TC_TRIM0 .ds 1
	.ends

	_TC_TRIM1_sys_register.c .section bank0,addr=17,bitfield=1,uninit
	_TC_TRIM1 .ds 1
	.ends

	_TC_TRIM2_sys_register.c .section bank0,addr=17,bitfield=2,uninit
	_TC_TRIM2 .ds 1
	.ends

	_T0CKS_0_sys_register.c .section bank0,addr=18,bitfield=0,uninit
	_T0CKS_0 .ds 1
	.ends

	_T0CKS_1_sys_register.c .section bank0,addr=18,bitfield=1,uninit
	_T0CKS_1 .ds 1
	.ends

	_T2CKS_0_sys_register.c .section bank0,addr=18,bitfield=4,uninit
	_T2CKS_0 .ds 1
	.ends

	_T2CKS_1_sys_register.c .section bank0,addr=18,bitfield=5,uninit
	_T2CKS_1 .ds 1
	.ends

	_T3CKS_0_sys_register.c .section bank0,addr=18,bitfield=6,uninit
	_T3CKS_0 .ds 1
	.ends

	_T3CKS_1_sys_register.c .section bank0,addr=18,bitfield=7,uninit
	_T3CKS_1 .ds 1
	.ends

	_URTCKS_0_sys_register.c .section bank0,addr=19,bitfield=2,uninit
	_URTCKS_0 .ds 1
	.ends

	_URTCKS_1_sys_register.c .section bank0,addr=19,bitfield=3,uninit
	_URTCKS_1 .ds 1
	.ends

	_T4CKS_0_sys_register.c .section bank0,addr=20,bitfield=0,uninit
	_T4CKS_0 .ds 1
	.ends

	_T4CKS_1_sys_register.c .section bank0,addr=20,bitfield=1,uninit
	_T4CKS_1 .ds 1
	.ends

	_TYPCS_0_sys_register.c .section bank0,addr=20,bitfield=2,uninit
	_TYPCS_0 .ds 1
	.ends

	_TYPCS_1_sys_register.c .section bank0,addr=20,bitfield=3,uninit
	_TYPCS_1 .ds 1
	.ends

	_PDS_0_sys_register.c .section bank0,addr=20,bitfield=4,uninit
	_PDS_0 .ds 1
	.ends

	_PDS_1_sys_register.c .section bank0,addr=20,bitfield=5,uninit
	_PDS_1 .ds 1
	.ends

	_T0DIV_0_sys_register.c .section bank0,addr=21,bitfield=0,uninit
	_T0DIV_0 .ds 1
	.ends

	_T0DIV_1_sys_register.c .section bank0,addr=21,bitfield=1,uninit
	_T0DIV_1 .ds 1
	.ends

	_T0DIV_2_sys_register.c .section bank0,addr=21,bitfield=2,uninit
	_T0DIV_2 .ds 1
	.ends

	_T2DIV_0_sys_register.c .section bank0,addr=22,bitfield=0,uninit
	_T2DIV_0 .ds 1
	.ends

	_T2DIV_1_sys_register.c .section bank0,addr=22,bitfield=1,uninit
	_T2DIV_1 .ds 1
	.ends

	_T2DIV_2_sys_register.c .section bank0,addr=22,bitfield=2,uninit
	_T2DIV_2 .ds 1
	.ends

	_T3DIV_0_sys_register.c .section bank0,addr=22,bitfield=4,uninit
	_T3DIV_0 .ds 1
	.ends

	_T3DIV_1_sys_register.c .section bank0,addr=22,bitfield=5,uninit
	_T3DIV_1 .ds 1
	.ends

	_T3DIV_2_sys_register.c .section bank0,addr=22,bitfield=6,uninit
	_T3DIV_2 .ds 1
	.ends

	_URTDIV_0_sys_register.c .section bank0,addr=23,bitfield=4,uninit
	_URTDIV_0 .ds 1
	.ends

	_URTDIV_1_sys_register.c .section bank0,addr=23,bitfield=5,uninit
	_URTDIV_1 .ds 1
	.ends

	_URTDIV_2_sys_register.c .section bank0,addr=23,bitfield=6,uninit
	_URTDIV_2 .ds 1
	.ends

	_SRADCKS_0_sys_register.c .section bank0,addr=24,bitfield=0,uninit
	_SRADCKS_0 .ds 1
	.ends

	_SRADCKS_1_sys_register.c .section bank0,addr=24,bitfield=1,uninit
	_SRADCKS_1 .ds 1
	.ends

	_T4DIV_0_sys_register.c .section bank0,addr=24,bitfield=4,uninit
	_T4DIV_0 .ds 1
	.ends

	_T4DIV_1_sys_register.c .section bank0,addr=24,bitfield=5,uninit
	_T4DIV_1 .ds 1
	.ends

	_T4DIV_2_sys_register.c .section bank0,addr=24,bitfield=6,uninit
	_T4DIV_2 .ds 1
	.ends

	_SCPDIV_0_sys_register.c .section bank0,addr=25,bitfield=0,uninit
	_SCPDIV_0 .ds 1
	.ends

	_SCPDIV_1_sys_register.c .section bank0,addr=25,bitfield=1,uninit
	_SCPDIV_1 .ds 1
	.ends

	_WWDTF_sys_register.c .section bank0,addr=48,bitfield=0,uninit
	_WWDTF .ds 1
	.ends

	_ILOPF_sys_register.c .section bank0,addr=48,bitfield=1,uninit
	_ILOPF .ds 1
	.ends

	_EMCF_sys_register.c .section bank0,addr=48,bitfield=2,uninit
	_EMCF .ds 1
	.ends

	_LVDF_sys_register.c .section bank0,addr=49,bitfield=3,uninit
	_LVDF .ds 1
	.ends

	_LVDEN_sys_register.c .section bank0,addr=49,bitfield=4,uninit
	_LVDEN .ds 1
	.ends

	_PT33FUNC_2_sys_register.c .section bank0,addr=40,bitfield=0,uninit
	_PT33FUNC_2 .ds 1
	.ends

	_PT34FUNC_2_sys_register.c .section bank0,addr=40,bitfield=1,uninit
	_PT34FUNC_2 .ds 1
	.ends

	_TMP_MEAS_EN_sys_register.c .section bank0,addr=40,bitfield=2,uninit
	_TMP_MEAS_EN .ds 1
	.ends

	_DIG_METCH_0_sys_register.c .section bank0,addr=40,bitfield=3,uninit
	_DIG_METCH_0 .ds 1
	.ends

	_DIG_METCH_1_sys_register.c .section bank0,addr=40,bitfield=4,uninit
	_DIG_METCH_1 .ds 1
	.ends

	_DIG_METCH_2_sys_register.c .section bank0,addr=40,bitfield=5,uninit
	_DIG_METCH_2 .ds 1
	.ends

	_DIG_METCH_3_sys_register.c .section bank0,addr=40,bitfield=6,uninit
	_DIG_METCH_3 .ds 1
	.ends

	_VTHSEL_sys_register.c .section bank0,addr=40,bitfield=7,uninit
	_VTHSEL .ds 1
	.ends

	_PT10FUNC_0_sys_register.c .section bank0,addr=41,bitfield=0,uninit
	_PT10FUNC_0 .ds 1
	.ends

	_PT10FUNC_1_sys_register.c .section bank0,addr=41,bitfield=1,uninit
	_PT10FUNC_1 .ds 1
	.ends

	_PT11FUNC_0_sys_register.c .section bank0,addr=41,bitfield=2,uninit
	_PT11FUNC_0 .ds 1
	.ends

	_PT11FUNC_1_sys_register.c .section bank0,addr=41,bitfield=3,uninit
	_PT11FUNC_1 .ds 1
	.ends

	_PT12FUNC_0_sys_register.c .section bank0,addr=41,bitfield=4,uninit
	_PT12FUNC_0 .ds 1
	.ends

	_PT12FUNC_1_sys_register.c .section bank0,addr=41,bitfield=5,uninit
	_PT12FUNC_1 .ds 1
	.ends

	_PT13FUNC_0_sys_register.c .section bank0,addr=41,bitfield=6,uninit
	_PT13FUNC_0 .ds 1
	.ends

	_PT13FUNC_1_sys_register.c .section bank0,addr=41,bitfield=7,uninit
	_PT13FUNC_1 .ds 1
	.ends

	_PT14FUNC_0_sys_register.c .section bank0,addr=42,bitfield=0,uninit
	_PT14FUNC_0 .ds 1
	.ends

	_PT14FUNC_1_sys_register.c .section bank0,addr=42,bitfield=1,uninit
	_PT14FUNC_1 .ds 1
	.ends

	_PT15FUNC_0_sys_register.c .section bank0,addr=42,bitfield=2,uninit
	_PT15FUNC_0 .ds 1
	.ends

	_PT15FUNC_1_sys_register.c .section bank0,addr=42,bitfield=3,uninit
	_PT15FUNC_1 .ds 1
	.ends

	_PT16FUNC_0_sys_register.c .section bank0,addr=42,bitfield=4,uninit
	_PT16FUNC_0 .ds 1
	.ends

	_PT16FUNC_1_sys_register.c .section bank0,addr=42,bitfield=5,uninit
	_PT16FUNC_1 .ds 1
	.ends

	_PT17FUNC_0_sys_register.c .section bank0,addr=42,bitfield=6,uninit
	_PT17FUNC_0 .ds 1
	.ends

	_PT17FUNC_1_sys_register.c .section bank0,addr=42,bitfield=7,uninit
	_PT17FUNC_1 .ds 1
	.ends

	_PT20FUNC_0_sys_register.c .section bank0,addr=43,bitfield=0,uninit
	_PT20FUNC_0 .ds 1
	.ends

	_PT20FUNC_1_sys_register.c .section bank0,addr=43,bitfield=1,uninit
	_PT20FUNC_1 .ds 1
	.ends

	_PT21FUNC_0_sys_register.c .section bank0,addr=43,bitfield=2,uninit
	_PT21FUNC_0 .ds 1
	.ends

	_PT21FUNC_1_sys_register.c .section bank0,addr=43,bitfield=3,uninit
	_PT21FUNC_1 .ds 1
	.ends

	_PT22FUNC_0_sys_register.c .section bank0,addr=43,bitfield=4,uninit
	_PT22FUNC_0 .ds 1
	.ends

	_PT22FUNC_1_sys_register.c .section bank0,addr=43,bitfield=5,uninit
	_PT22FUNC_1 .ds 1
	.ends

	_PT23FUNC_0_sys_register.c .section bank0,addr=43,bitfield=6,uninit
	_PT23FUNC_0 .ds 1
	.ends

	_PT23FUNC_1_sys_register.c .section bank0,addr=43,bitfield=7,uninit
	_PT23FUNC_1 .ds 1
	.ends

	_PT24FUNC_0_sys_register.c .section bank0,addr=44,bitfield=0,uninit
	_PT24FUNC_0 .ds 1
	.ends

	_PT24FUNC_1_sys_register.c .section bank0,addr=44,bitfield=1,uninit
	_PT24FUNC_1 .ds 1
	.ends

	_PT25FUNC_0_sys_register.c .section bank0,addr=44,bitfield=2,uninit
	_PT25FUNC_0 .ds 1
	.ends

	_PT25FUNC_1_sys_register.c .section bank0,addr=44,bitfield=3,uninit
	_PT25FUNC_1 .ds 1
	.ends

	_PT26FUNC_0_sys_register.c .section bank0,addr=44,bitfield=4,uninit
	_PT26FUNC_0 .ds 1
	.ends

	_PT26FUNC_1_sys_register.c .section bank0,addr=44,bitfield=5,uninit
	_PT26FUNC_1 .ds 1
	.ends

	_PT30FUNC_0_sys_register.c .section bank0,addr=45,bitfield=0,uninit
	_PT30FUNC_0 .ds 1
	.ends

	_PT30FUNC_1_sys_register.c .section bank0,addr=45,bitfield=1,uninit
	_PT30FUNC_1 .ds 1
	.ends

	_PT31FUNC_0_sys_register.c .section bank0,addr=45,bitfield=2,uninit
	_PT31FUNC_0 .ds 1
	.ends

	_PT31FUNC_1_sys_register.c .section bank0,addr=45,bitfield=3,uninit
	_PT31FUNC_1 .ds 1
	.ends

	_PT32FUNC_0_sys_register.c .section bank0,addr=45,bitfield=4,uninit
	_PT32FUNC_0 .ds 1
	.ends

	_PT32FUNC_1_sys_register.c .section bank0,addr=45,bitfield=5,uninit
	_PT32FUNC_1 .ds 1
	.ends

	_PT33FUNC_0_sys_register.c .section bank0,addr=45,bitfield=6,uninit
	_PT33FUNC_0 .ds 1
	.ends

	_PT33FUNC_1_sys_register.c .section bank0,addr=45,bitfield=7,uninit
	_PT33FUNC_1 .ds 1
	.ends

	_PT34FUNC_0_sys_register.c .section bank0,addr=46,bitfield=0,uninit
	_PT34FUNC_0 .ds 1
	.ends

	_PT34FUNC_1_sys_register.c .section bank0,addr=46,bitfield=1,uninit
	_PT34FUNC_1 .ds 1
	.ends

	_PT35FUNC_0_sys_register.c .section bank0,addr=46,bitfield=2,uninit
	_PT35FUNC_0 .ds 1
	.ends

	_PT35FUNC_1_sys_register.c .section bank0,addr=46,bitfield=3,uninit
	_PT35FUNC_1 .ds 1
	.ends

	_PT36FUNC_0_sys_register.c .section bank0,addr=46,bitfield=4,uninit
	_PT36FUNC_0 .ds 1
	.ends

	_PT36FUNC_1_sys_register.c .section bank0,addr=46,bitfield=5,uninit
	_PT36FUNC_1 .ds 1
	.ends

	_PT37FUNC_0_sys_register.c .section bank0,addr=46,bitfield=6,uninit
	_PT37FUNC_0 .ds 1
	.ends

	_PT37FUNC_1_sys_register.c .section bank0,addr=46,bitfield=7,uninit
	_PT37FUNC_1 .ds 1
	.ends

	_CMP0VRS_0_sys_register.c .section bank0,addr=47,bitfield=0,uninit
	_CMP0VRS_0 .ds 1
	.ends

	_CMP0VRS_1_sys_register.c .section bank0,addr=47,bitfield=1,uninit
	_CMP0VRS_1 .ds 1
	.ends

	_CMP0VRS_2_sys_register.c .section bank0,addr=47,bitfield=2,uninit
	_CMP0VRS_2 .ds 1
	.ends

	_CMP0VRS_3_sys_register.c .section bank0,addr=47,bitfield=3,uninit
	_CMP0VRS_3 .ds 1
	.ends

	_CMP1VRS_0_sys_register.c .section bank0,addr=47,bitfield=4,uninit
	_CMP1VRS_0 .ds 1
	.ends

	_CMP1VRS_1_sys_register.c .section bank0,addr=47,bitfield=5,uninit
	_CMP1VRS_1 .ds 1
	.ends

	_CMP1VRS_2_sys_register.c .section bank0,addr=47,bitfield=6,uninit
	_CMP1VRS_2 .ds 1
	.ends

	_CMPVR_EN_sys_register.c .section bank0,addr=47,bitfield=7,uninit
	_CMPVR_EN .ds 1
	.ends

	_E0M_0_sys_register.c .section bank0,addr=56,bitfield=0,uninit
	_E0M_0 .ds 1
	.ends

	_E0M_1_sys_register.c .section bank0,addr=56,bitfield=1,uninit
	_E0M_1 .ds 1
	.ends

	_E1M_0_sys_register.c .section bank0,addr=56,bitfield=2,uninit
	_E1M_0 .ds 1
	.ends

	_E1M_1_sys_register.c .section bank0,addr=56,bitfield=3,uninit
	_E1M_1 .ds 1
	.ends

	_E2M_0_sys_register.c .section bank0,addr=56,bitfield=4,uninit
	_E2M_0 .ds 1
	.ends

	_E2M_1_sys_register.c .section bank0,addr=56,bitfield=5,uninit
	_E2M_1 .ds 1
	.ends

	_E0IE_sys_register.c .section bank0,addr=57,bitfield=0,uninit
	_E0IE .ds 1
	.ends

	_E1IE_sys_register.c .section bank0,addr=57,bitfield=1,uninit
	_E1IE .ds 1
	.ends

	_E2IE_sys_register.c .section bank0,addr=57,bitfield=2,uninit
	_E2IE .ds 1
	.ends

	_E0IF_sys_register.c .section bank0,addr=58,bitfield=0,uninit
	_E0IF .ds 1
	.ends

	_E1IF_sys_register.c .section bank0,addr=58,bitfield=1,uninit
	_E1IF .ds 1
	.ends

	_E2IF_sys_register.c .section bank0,addr=58,bitfield=2,uninit
	_E2IF .ds 1
	.ends

	_PT1INT0_sys_register.c .section bank0,addr=59,bitfield=2,uninit
	_PT1INT0 .ds 1
	.ends

	_PT1INT1_sys_register.c .section bank0,addr=59,bitfield=3,uninit
	_PT1INT1 .ds 1
	.ends

	_PT1INT2_sys_register.c .section bank0,addr=59,bitfield=4,uninit
	_PT1INT2 .ds 1
	.ends

	_PT1INT3_sys_register.c .section bank0,addr=59,bitfield=5,uninit
	_PT1INT3 .ds 1
	.ends

	_PT2INT0_sys_register.c .section bank0,addr=60,bitfield=2,uninit
	_PT2INT0 .ds 1
	.ends

	_PT2INT1_sys_register.c .section bank0,addr=60,bitfield=3,uninit
	_PT2INT1 .ds 1
	.ends

	_PT2INT2_sys_register.c .section bank0,addr=60,bitfield=4,uninit
	_PT2INT2 .ds 1
	.ends

	_PT2INT3_sys_register.c .section bank0,addr=60,bitfield=5,uninit
	_PT2INT3 .ds 1
	.ends

	_PT2INT4_sys_register.c .section bank0,addr=60,bitfield=6,uninit
	_PT2INT4 .ds 1
	.ends

	_PT3INT0_sys_register.c .section bank0,addr=61,bitfield=1,uninit
	_PT3INT0 .ds 1
	.ends

	_PT3INT1_sys_register.c .section bank0,addr=61,bitfield=2,uninit
	_PT3INT1 .ds 1
	.ends

	_PT3INT2_sys_register.c .section bank0,addr=61,bitfield=3,uninit
	_PT3INT2 .ds 1
	.ends

	_PT3INT3_sys_register.c .section bank0,addr=61,bitfield=4,uninit
	_PT3INT3 .ds 1
	.ends

	_PT3INT4_sys_register.c .section bank0,addr=61,bitfield=5,uninit
	_PT3INT4 .ds 1
	.ends

	_PT3INT5_sys_register.c .section bank0,addr=61,bitfield=6,uninit
	_PT3INT5 .ds 1
	.ends

	_WDTS_0_sys_register.c .section bank0,addr=64,bitfield=0,uninit
	_WDTS_0 .ds 1
	.ends

	_WDTS_1_sys_register.c .section bank0,addr=64,bitfield=1,uninit
	_WDTS_1 .ds 1
	.ends

	_WDTS_2_sys_register.c .section bank0,addr=64,bitfield=2,uninit
	_WDTS_2 .ds 1
	.ends

	_WDTEN_sys_register.c .section bank0,addr=64,bitfield=7,uninit
	_WDTEN .ds 1
	.ends

	_WDTIN_0_sys_register.c .section bank0,addr=65,bitfield=0,uninit
	_WDTIN_0 .ds 1
	.ends

	_WDTIN_1_sys_register.c .section bank0,addr=65,bitfield=1,uninit
	_WDTIN_1 .ds 1
	.ends

	_WDTIN_2_sys_register.c .section bank0,addr=65,bitfield=2,uninit
	_WDTIN_2 .ds 1
	.ends

	_WDTIN_3_sys_register.c .section bank0,addr=65,bitfield=3,uninit
	_WDTIN_3 .ds 1
	.ends

	_WDTIN_4_sys_register.c .section bank0,addr=65,bitfield=4,uninit
	_WDTIN_4 .ds 1
	.ends

	_WDTIN_5_sys_register.c .section bank0,addr=65,bitfield=5,uninit
	_WDTIN_5 .ds 1
	.ends

	_WDTIN_6_sys_register.c .section bank0,addr=65,bitfield=6,uninit
	_WDTIN_6 .ds 1
	.ends

	_WDTIN_7_sys_register.c .section bank0,addr=65,bitfield=7,uninit
	_WDTIN_7 .ds 1
	.ends

	_T0RSTB_sys_register.c .section bank0,addr=72,bitfield=2,uninit
	_T0RSTB .ds 1
	.ends

	_TM0IE_sys_register.c .section bank0,addr=72,bitfield=5,uninit
	_TM0IE .ds 1
	.ends

	_TM0IF_sys_register.c .section bank0,addr=72,bitfield=6,uninit
	_TM0IF .ds 1
	.ends

	_T0EN_sys_register.c .section bank0,addr=72,bitfield=7,uninit
	_T0EN .ds 1
	.ends

	_TM0IN_0_sys_register.c .section bank0,addr=73,bitfield=0,uninit
	_TM0IN_0 .ds 1
	.ends

	_TM0IN_1_sys_register.c .section bank0,addr=73,bitfield=1,uninit
	_TM0IN_1 .ds 1
	.ends

	_TM0IN_2_sys_register.c .section bank0,addr=73,bitfield=2,uninit
	_TM0IN_2 .ds 1
	.ends

	_TM0IN_3_sys_register.c .section bank0,addr=73,bitfield=3,uninit
	_TM0IN_3 .ds 1
	.ends

	_TM0IN_4_sys_register.c .section bank0,addr=73,bitfield=4,uninit
	_TM0IN_4 .ds 1
	.ends

	_TM0IN_5_sys_register.c .section bank0,addr=73,bitfield=5,uninit
	_TM0IN_5 .ds 1
	.ends

	_TM0IN_6_sys_register.c .section bank0,addr=73,bitfield=6,uninit
	_TM0IN_6 .ds 1
	.ends

	_TM0IN_7_sys_register.c .section bank0,addr=73,bitfield=7,uninit
	_TM0IN_7 .ds 1
	.ends

	_TM0CNT_0_sys_register.c .section bank0,addr=74,bitfield=0,uninit
	_TM0CNT_0 .ds 1
	.ends

	_TM0CNT_1_sys_register.c .section bank0,addr=74,bitfield=1,uninit
	_TM0CNT_1 .ds 1
	.ends

	_TM0CNT_2_sys_register.c .section bank0,addr=74,bitfield=2,uninit
	_TM0CNT_2 .ds 1
	.ends

	_TM0CNT_3_sys_register.c .section bank0,addr=74,bitfield=3,uninit
	_TM0CNT_3 .ds 1
	.ends

	_TM0CNT_4_sys_register.c .section bank0,addr=74,bitfield=4,uninit
	_TM0CNT_4 .ds 1
	.ends

	_TM0CNT_5_sys_register.c .section bank0,addr=74,bitfield=5,uninit
	_TM0CNT_5 .ds 1
	.ends

	_TM0CNT_6_sys_register.c .section bank0,addr=74,bitfield=6,uninit
	_TM0CNT_6 .ds 1
	.ends

	_TM0CNT_7_sys_register.c .section bank0,addr=74,bitfield=7,uninit
	_TM0CNT_7 .ds 1
	.ends

	_PT10_sys_register.c .section bank0,addr=80,bitfield=0,uninit
	_PT10 .ds 1
	.ends

	_PT11_sys_register.c .section bank0,addr=80,bitfield=1,uninit
	_PT11 .ds 1
	.ends

	_PT12_sys_register.c .section bank0,addr=80,bitfield=2,uninit
	_PT12 .ds 1
	.ends

	_PT13_sys_register.c .section bank0,addr=80,bitfield=3,uninit
	_PT13 .ds 1
	.ends

	_PT14_sys_register.c .section bank0,addr=80,bitfield=4,uninit
	_PT14 .ds 1
	.ends

	_PT15_sys_register.c .section bank0,addr=80,bitfield=5,uninit
	_PT15 .ds 1
	.ends

	_PT16_sys_register.c .section bank0,addr=80,bitfield=6,uninit
	_PT16 .ds 1
	.ends

	_PT17_sys_register.c .section bank0,addr=80,bitfield=7,uninit
	_PT17 .ds 1
	.ends

	_PT1EN0_sys_register.c .section bank0,addr=81,bitfield=0,uninit
	_PT1EN0 .ds 1
	.ends

	_PT1EN1_sys_register.c .section bank0,addr=81,bitfield=1,uninit
	_PT1EN1 .ds 1
	.ends

	_PT1EN2_sys_register.c .section bank0,addr=81,bitfield=2,uninit
	_PT1EN2 .ds 1
	.ends

	_PT1EN3_sys_register.c .section bank0,addr=81,bitfield=3,uninit
	_PT1EN3 .ds 1
	.ends

	_PT1EN4_sys_register.c .section bank0,addr=81,bitfield=4,uninit
	_PT1EN4 .ds 1
	.ends

	_PT1EN5_sys_register.c .section bank0,addr=81,bitfield=5,uninit
	_PT1EN5 .ds 1
	.ends

	_PT1EN6_sys_register.c .section bank0,addr=81,bitfield=6,uninit
	_PT1EN6 .ds 1
	.ends

	_PT1EN7_sys_register.c .section bank0,addr=81,bitfield=7,uninit
	_PT1EN7 .ds 1
	.ends

	_PT1PU0_sys_register.c .section bank0,addr=82,bitfield=0,uninit
	_PT1PU0 .ds 1
	.ends

	_PT1PU1_sys_register.c .section bank0,addr=82,bitfield=1,uninit
	_PT1PU1 .ds 1
	.ends

	_PT1PU2_sys_register.c .section bank0,addr=82,bitfield=2,uninit
	_PT1PU2 .ds 1
	.ends

	_PT1PU3_sys_register.c .section bank0,addr=82,bitfield=3,uninit
	_PT1PU3 .ds 1
	.ends

	_PT1PU4_sys_register.c .section bank0,addr=82,bitfield=4,uninit
	_PT1PU4 .ds 1
	.ends

	_PT1PU5_sys_register.c .section bank0,addr=82,bitfield=5,uninit
	_PT1PU5 .ds 1
	.ends

	_PT1PU6_sys_register.c .section bank0,addr=82,bitfield=6,uninit
	_PT1PU6 .ds 1
	.ends

	_PT1PU7_sys_register.c .section bank0,addr=82,bitfield=7,uninit
	_PT1PU7 .ds 1
	.ends

	_PT20_sys_register.c .section bank0,addr=85,bitfield=0,uninit
	_PT20 .ds 1
	.ends

	_PT21_sys_register.c .section bank0,addr=85,bitfield=1,uninit
	_PT21 .ds 1
	.ends

	_PT22_sys_register.c .section bank0,addr=85,bitfield=2,uninit
	_PT22 .ds 1
	.ends

	_PT23_sys_register.c .section bank0,addr=85,bitfield=3,uninit
	_PT23 .ds 1
	.ends

	_PT24_sys_register.c .section bank0,addr=85,bitfield=4,uninit
	_PT24 .ds 1
	.ends

	_PT25_sys_register.c .section bank0,addr=85,bitfield=5,uninit
	_PT25 .ds 1
	.ends

	_PT26_sys_register.c .section bank0,addr=85,bitfield=6,uninit
	_PT26 .ds 1
	.ends

	_PT2EN0_sys_register.c .section bank0,addr=86,bitfield=0,uninit
	_PT2EN0 .ds 1
	.ends

	_PT2EN1_sys_register.c .section bank0,addr=86,bitfield=1,uninit
	_PT2EN1 .ds 1
	.ends

	_PT2EN2_sys_register.c .section bank0,addr=86,bitfield=2,uninit
	_PT2EN2 .ds 1
	.ends

	_PT2EN3_sys_register.c .section bank0,addr=86,bitfield=3,uninit
	_PT2EN3 .ds 1
	.ends

	_PT2EN4_sys_register.c .section bank0,addr=86,bitfield=4,uninit
	_PT2EN4 .ds 1
	.ends

	_PT2EN5_sys_register.c .section bank0,addr=86,bitfield=5,uninit
	_PT2EN5 .ds 1
	.ends

	_PT2EN6_sys_register.c .section bank0,addr=86,bitfield=6,uninit
	_PT2EN6 .ds 1
	.ends

	_PT2PU0_sys_register.c .section bank0,addr=87,bitfield=0,uninit
	_PT2PU0 .ds 1
	.ends

	_PT2PU1_sys_register.c .section bank0,addr=87,bitfield=1,uninit
	_PT2PU1 .ds 1
	.ends

	_PT2PU2_sys_register.c .section bank0,addr=87,bitfield=2,uninit
	_PT2PU2 .ds 1
	.ends

	_PT2PU3_sys_register.c .section bank0,addr=87,bitfield=3,uninit
	_PT2PU3 .ds 1
	.ends

	_PT2PU4_sys_register.c .section bank0,addr=87,bitfield=4,uninit
	_PT2PU4 .ds 1
	.ends

	_PT2PU5_sys_register.c .section bank0,addr=87,bitfield=5,uninit
	_PT2PU5 .ds 1
	.ends

	_PT2PU6_sys_register.c .section bank0,addr=87,bitfield=6,uninit
	_PT2PU6 .ds 1
	.ends

	_PT2OTYPE0_sys_register.c .section bank0,addr=89,bitfield=0,uninit
	_PT2OTYPE0 .ds 1
	.ends

	_PT2OTYPE1_sys_register.c .section bank0,addr=89,bitfield=1,uninit
	_PT2OTYPE1 .ds 1
	.ends

	_PT30_sys_register.c .section bank0,addr=90,bitfield=0,uninit
	_PT30 .ds 1
	.ends

	_PT31_sys_register.c .section bank0,addr=90,bitfield=1,uninit
	_PT31 .ds 1
	.ends

	_PT32_sys_register.c .section bank0,addr=90,bitfield=2,uninit
	_PT32 .ds 1
	.ends

	_PT33_sys_register.c .section bank0,addr=90,bitfield=3,uninit
	_PT33 .ds 1
	.ends

	_PT34_sys_register.c .section bank0,addr=90,bitfield=4,uninit
	_PT34 .ds 1
	.ends

	_PT35_sys_register.c .section bank0,addr=90,bitfield=5,uninit
	_PT35 .ds 1
	.ends

	_PT36_sys_register.c .section bank0,addr=90,bitfield=6,uninit
	_PT36 .ds 1
	.ends

	_PT37_sys_register.c .section bank0,addr=90,bitfield=7,uninit
	_PT37 .ds 1
	.ends

	_PT3EN0_sys_register.c .section bank0,addr=91,bitfield=0,uninit
	_PT3EN0 .ds 1
	.ends

	_PT3EN1_sys_register.c .section bank0,addr=91,bitfield=1,uninit
	_PT3EN1 .ds 1
	.ends

	_PT3EN2_sys_register.c .section bank0,addr=91,bitfield=2,uninit
	_PT3EN2 .ds 1
	.ends

	_PT3EN3_sys_register.c .section bank0,addr=91,bitfield=3,uninit
	_PT3EN3 .ds 1
	.ends

	_PT3EN4_sys_register.c .section bank0,addr=91,bitfield=4,uninit
	_PT3EN4 .ds 1
	.ends

	_PT3EN5_sys_register.c .section bank0,addr=91,bitfield=5,uninit
	_PT3EN5 .ds 1
	.ends

	_PT3EN6_sys_register.c .section bank0,addr=91,bitfield=6,uninit
	_PT3EN6 .ds 1
	.ends

	_PT3EN7_sys_register.c .section bank0,addr=91,bitfield=7,uninit
	_PT3EN7 .ds 1
	.ends

	_PT3PU0_sys_register.c .section bank0,addr=92,bitfield=0,uninit
	_PT3PU0 .ds 1
	.ends

	_PT3PU1_sys_register.c .section bank0,addr=92,bitfield=1,uninit
	_PT3PU1 .ds 1
	.ends

	_PT3PU2_sys_register.c .section bank0,addr=92,bitfield=2,uninit
	_PT3PU2 .ds 1
	.ends

	_PT3PU3_sys_register.c .section bank0,addr=92,bitfield=3,uninit
	_PT3PU3 .ds 1
	.ends

	_PT3PU4_sys_register.c .section bank0,addr=92,bitfield=4,uninit
	_PT3PU4 .ds 1
	.ends

	_PT3PU5_sys_register.c .section bank0,addr=92,bitfield=5,uninit
	_PT3PU5 .ds 1
	.ends

	_PT3PU6_sys_register.c .section bank0,addr=92,bitfield=6,uninit
	_PT3PU6 .ds 1
	.ends

	_PT3PU7_sys_register.c .section bank0,addr=92,bitfield=7,uninit
	_PT3PU7 .ds 1
	.ends

	_PT3OFFDIN_1_sys_register.c .section bank0,addr=93,bitfield=0,uninit
	_PT3OFFDIN_1 .ds 1
	.ends

	_PT3OFFDIN_2_sys_register.c .section bank0,addr=93,bitfield=1,uninit
	_PT3OFFDIN_2 .ds 1
	.ends

	_PT3OFFDIN_3_sys_register.c .section bank0,addr=93,bitfield=2,uninit
	_PT3OFFDIN_3 .ds 1
	.ends

	_PT3OFFDIN_4_sys_register.c .section bank0,addr=93,bitfield=3,uninit
	_PT3OFFDIN_4 .ds 1
	.ends

	_PT3OFFDIN_5_sys_register.c .section bank0,addr=93,bitfield=4,uninit
	_PT3OFFDIN_5 .ds 1
	.ends

	_PT3OFFDIN_6_sys_register.c .section bank0,addr=93,bitfield=5,uninit
	_PT3OFFDIN_6 .ds 1
	.ends

	_PT2OFFDIN_3_sys_register.c .section bank0,addr=93,bitfield=6,uninit
	_PT2OFFDIN_3 .ds 1
	.ends

	_PT2OFFDIN_4_sys_register.c .section bank0,addr=93,bitfield=7,uninit
	_PT2OFFDIN_4 .ds 1
	.ends

	_SHORT_3730_sys_register.c .section bank0,addr=94,bitfield=0,uninit
	_SHORT_3730 .ds 1
	.ends

	_SHORT_2225_sys_register.c .section bank0,addr=94,bitfield=1,uninit
	_SHORT_2225 .ds 1
	.ends

	_SHORT_2124_sys_register.c .section bank0,addr=94,bitfield=2,uninit
	_SHORT_2124 .ds 1
	.ends

	_SHORT_2023_sys_register.c .section bank0,addr=94,bitfield=3,uninit
	_SHORT_2023 .ds 1
	.ends

	_SAR_DIFFEN_sys_register.c .section bank0,addr=96,bitfield=0,uninit
	_SAR_DIFFEN .ds 1
	.ends

	_SRADIE_sys_register.c .section bank0,addr=96,bitfield=2,uninit
	_SRADIE .ds 1
	.ends

	_SRADIF_sys_register.c .section bank0,addr=96,bitfield=3,uninit
	_SRADIF .ds 1
	.ends

	_SRADACKS_0_sys_register.c .section bank0,addr=96,bitfield=4,uninit
	_SRADACKS_0 .ds 1
	.ends

	_SRADACKS_1_sys_register.c .section bank0,addr=96,bitfield=5,uninit
	_SRADACKS_1 .ds 1
	.ends

	_OFFEX_sys_register.c .section bank0,addr=97,bitfield=2,uninit
	_OFFEX .ds 1
	.ends

	_ENOV_sys_register.c .section bank0,addr=97,bitfield=3,uninit
	_ENOV .ds 1
	.ends

	_CALIF_sys_register.c .section bank0,addr=97,bitfield=4,uninit
	_CALIF .ds 1
	.ends

	_OFTEN_sys_register.c .section bank0,addr=97,bitfield=5,uninit
	_OFTEN .ds 1
	.ends

	_SRADS_sys_register.c .section bank0,addr=97,bitfield=6,uninit
	_SRADS .ds 1
	.ends

	_SRADEN_sys_register.c .section bank0,addr=97,bitfield=7,uninit
	_SRADEN .ds 1
	.ends

	_VREFS_0_sys_register.c .section bank0,addr=98,bitfield=0,uninit
	_VREFS_0 .ds 1
	.ends

	_VREFS_1_sys_register.c .section bank0,addr=98,bitfield=1,uninit
	_VREFS_1 .ds 1
	.ends

	_VREFS_2_sys_register.c .section bank0,addr=98,bitfield=2,uninit
	_VREFS_2 .ds 1
	.ends

	_CHS_0_sys_register.c .section bank0,addr=98,bitfield=3,uninit
	_CHS_0 .ds 1
	.ends

	_CHS_1_sys_register.c .section bank0,addr=98,bitfield=4,uninit
	_CHS_1 .ds 1
	.ends

	_CHS_2_sys_register.c .section bank0,addr=98,bitfield=5,uninit
	_CHS_2 .ds 1
	.ends

	_CHS_3_sys_register.c .section bank0,addr=98,bitfield=6,uninit
	_CHS_3 .ds 1
	.ends

	_CHS_4_sys_register.c .section bank0,addr=98,bitfield=7,uninit
	_CHS_4 .ds 1
	.ends

	_SRAD_0_sys_register.c .section bank0,addr=99,bitfield=0,uninit
	_SRAD_0 .ds 1
	.ends

	_SRAD_1_sys_register.c .section bank0,addr=99,bitfield=1,uninit
	_SRAD_1 .ds 1
	.ends

	_SRAD_2_sys_register.c .section bank0,addr=99,bitfield=2,uninit
	_SRAD_2 .ds 1
	.ends

	_SRAD_3_sys_register.c .section bank0,addr=99,bitfield=3,uninit
	_SRAD_3 .ds 1
	.ends

	_SRAD_4_sys_register.c .section bank0,addr=99,bitfield=4,uninit
	_SRAD_4 .ds 1
	.ends

	_SRAD_5_sys_register.c .section bank0,addr=99,bitfield=5,uninit
	_SRAD_5 .ds 1
	.ends

	_SRAD_6_sys_register.c .section bank0,addr=99,bitfield=6,uninit
	_SRAD_6 .ds 1
	.ends

	_SRAD_7_sys_register.c .section bank0,addr=99,bitfield=7,uninit
	_SRAD_7 .ds 1
	.ends

	_SRAD_8_sys_register.c .section bank0,addr=100,bitfield=0,uninit
	_SRAD_8 .ds 1
	.ends

	_SRAD_9_sys_register.c .section bank0,addr=100,bitfield=1,uninit
	_SRAD_9 .ds 1
	.ends

	_SRAD_10_sys_register.c .section bank0,addr=100,bitfield=2,uninit
	_SRAD_10 .ds 1
	.ends

	_SRAD_11_sys_register.c .section bank0,addr=100,bitfield=3,uninit
	_SRAD_11 .ds 1
	.ends

	_SROFT_0_sys_register.c .section bank0,addr=101,bitfield=0,uninit
	_SROFT_0 .ds 1
	.ends

	_SROFT_1_sys_register.c .section bank0,addr=101,bitfield=1,uninit
	_SROFT_1 .ds 1
	.ends

	_SROFT_2_sys_register.c .section bank0,addr=101,bitfield=2,uninit
	_SROFT_2 .ds 1
	.ends

	_SROFT_3_sys_register.c .section bank0,addr=101,bitfield=3,uninit
	_SROFT_3 .ds 1
	.ends

	_SROFT_4_sys_register.c .section bank0,addr=101,bitfield=4,uninit
	_SROFT_4 .ds 1
	.ends

	_SROFT_5_sys_register.c .section bank0,addr=101,bitfield=5,uninit
	_SROFT_5 .ds 1
	.ends

	_SROFT_6_sys_register.c .section bank0,addr=101,bitfield=6,uninit
	_SROFT_6 .ds 1
	.ends

	_SROFT_7_sys_register.c .section bank0,addr=101,bitfield=7,uninit
	_SROFT_7 .ds 1
	.ends

	_SROFT_8_sys_register.c .section bank0,addr=102,bitfield=0,uninit
	_SROFT_8 .ds 1
	.ends

	_SROFT_9_sys_register.c .section bank0,addr=102,bitfield=1,uninit
	_SROFT_9 .ds 1
	.ends

	_SROFT_10_sys_register.c .section bank0,addr=102,bitfield=2,uninit
	_SROFT_10 .ds 1
	.ends

	_SROFT_11_sys_register.c .section bank0,addr=102,bitfield=3,uninit
	_SROFT_11 .ds 1
	.ends

	_EDAR_8_sys_register.c .section bank0,addr=104,bitfield=0,uninit
	_EDAR_8 .ds 1
	.ends

	_EDAR_9_sys_register.c .section bank0,addr=104,bitfield=1,uninit
	_EDAR_9 .ds 1
	.ends

	_EDAR_10_sys_register.c .section bank0,addr=104,bitfield=2,uninit
	_EDAR_10 .ds 1
	.ends

	_EDAR_11_sys_register.c .section bank0,addr=104,bitfield=3,uninit
	_EDAR_11 .ds 1
	.ends

	_EDAR_12_sys_register.c .section bank0,addr=104,bitfield=4,uninit
	_EDAR_12 .ds 1
	.ends

	_EDAR_13_sys_register.c .section bank0,addr=104,bitfield=5,uninit
	_EDAR_13 .ds 1
	.ends

	_EDAR_14_sys_register.c .section bank0,addr=104,bitfield=6,uninit
	_EDAR_14 .ds 1
	.ends

	_EDAR_15_sys_register.c .section bank0,addr=104,bitfield=7,uninit
	_EDAR_15 .ds 1
	.ends

	_EDAR_0_sys_register.c .section bank0,addr=105,bitfield=0,uninit
	_EDAR_0 .ds 1
	.ends

	_EDAR_1_sys_register.c .section bank0,addr=105,bitfield=1,uninit
	_EDAR_1 .ds 1
	.ends

	_EDAR_2_sys_register.c .section bank0,addr=105,bitfield=2,uninit
	_EDAR_2 .ds 1
	.ends

	_EDAR_3_sys_register.c .section bank0,addr=105,bitfield=3,uninit
	_EDAR_3 .ds 1
	.ends

	_EDAR_4_sys_register.c .section bank0,addr=105,bitfield=4,uninit
	_EDAR_4 .ds 1
	.ends

	_EDAR_5_sys_register.c .section bank0,addr=105,bitfield=5,uninit
	_EDAR_5 .ds 1
	.ends

	_EDAR_6_sys_register.c .section bank0,addr=105,bitfield=6,uninit
	_EDAR_6 .ds 1
	.ends

	_EDAR_7_sys_register.c .section bank0,addr=105,bitfield=7,uninit
	_EDAR_7 .ds 1
	.ends

	_EDAT_8_sys_register.c .section bank0,addr=106,bitfield=0,uninit
	_EDAT_8 .ds 1
	.ends

	_EDAT_9_sys_register.c .section bank0,addr=106,bitfield=1,uninit
	_EDAT_9 .ds 1
	.ends

	_EDAT_10_sys_register.c .section bank0,addr=106,bitfield=2,uninit
	_EDAT_10 .ds 1
	.ends

	_EDAT_11_sys_register.c .section bank0,addr=106,bitfield=3,uninit
	_EDAT_11 .ds 1
	.ends

	_EDAT_12_sys_register.c .section bank0,addr=106,bitfield=4,uninit
	_EDAT_12 .ds 1
	.ends

	_EDAT_13_sys_register.c .section bank0,addr=106,bitfield=5,uninit
	_EDAT_13 .ds 1
	.ends

	_EDAT_14_sys_register.c .section bank0,addr=106,bitfield=6,uninit
	_EDAT_14 .ds 1
	.ends

	_EDAT_15_sys_register.c .section bank0,addr=106,bitfield=7,uninit
	_EDAT_15 .ds 1
	.ends

	_EDAT_0_sys_register.c .section bank0,addr=107,bitfield=0,uninit
	_EDAT_0 .ds 1
	.ends

	_EDAT_1_sys_register.c .section bank0,addr=107,bitfield=1,uninit
	_EDAT_1 .ds 1
	.ends

	_EDAT_2_sys_register.c .section bank0,addr=107,bitfield=2,uninit
	_EDAT_2 .ds 1
	.ends

	_EDAT_3_sys_register.c .section bank0,addr=107,bitfield=3,uninit
	_EDAT_3 .ds 1
	.ends

	_EDAT_4_sys_register.c .section bank0,addr=107,bitfield=4,uninit
	_EDAT_4 .ds 1
	.ends

	_EDAT_5_sys_register.c .section bank0,addr=107,bitfield=5,uninit
	_EDAT_5 .ds 1
	.ends

	_EDAT_6_sys_register.c .section bank0,addr=107,bitfield=6,uninit
	_EDAT_6 .ds 1
	.ends

	_EDAT_7_sys_register.c .section bank0,addr=107,bitfield=7,uninit
	_EDAT_7 .ds 1
	.ends

	_START_sys_register.c .section bank0,addr=108,bitfield=0,uninit
	_START .ds 1
	.ends

	_ISPEN_sys_register.c .section bank0,addr=108,bitfield=5,uninit
	_ISPEN .ds 1
	.ends

	_READM0_sys_register.c .section bank0,addr=108,bitfield=6,uninit
	_READM0 .ds 1
	.ends

	_READM1_sys_register.c .section bank0,addr=108,bitfield=7,uninit
	_READM1 .ds 1
	.ends

	_CMD_0_sys_register.c .section bank0,addr=109,bitfield=0,uninit
	_CMD_0 .ds 1
	.ends

	_CMD_1_sys_register.c .section bank0,addr=109,bitfield=1,uninit
	_CMD_1 .ds 1
	.ends

	_CMD_2_sys_register.c .section bank0,addr=109,bitfield=2,uninit
	_CMD_2 .ds 1
	.ends

	_CMD_3_sys_register.c .section bank0,addr=109,bitfield=3,uninit
	_CMD_3 .ds 1
	.ends

	_CMD_4_sys_register.c .section bank0,addr=109,bitfield=4,uninit
	_CMD_4 .ds 1
	.ends

	_CMD_5_sys_register.c .section bank0,addr=109,bitfield=5,uninit
	_CMD_5 .ds 1
	.ends

	_CMD_6_sys_register.c .section bank0,addr=109,bitfield=6,uninit
	_CMD_6 .ds 1
	.ends

	_CMD_7_sys_register.c .section bank0,addr=109,bitfield=7,uninit
	_CMD_7 .ds 1
	.ends

	_BSY_sys_register.c .section bank0,addr=110,bitfield=0,uninit
	_BSY .ds 1
	.ends

	_ISPOF_sys_register.c .section bank0,addr=110,bitfield=1,uninit
	_ISPOF .ds 1
	.ends

	_PGERR_sys_register.c .section bank0,addr=110,bitfield=2,uninit
	_PGERR .ds 1
	.ends

	_UNLOCK_sys_register.c .section bank0,addr=110,bitfield=3,uninit
	_UNLOCK .ds 1
	.ends

	_T2RSTB_sys_register.c .section bank0,addr=112,bitfield=2,uninit
	_T2RSTB .ds 1
	.ends

	_PWM2STALL_sys_register.c .section bank0,addr=112,bitfield=4,uninit
	_PWM2STALL .ds 1
	.ends

	_TM2IE_sys_register.c .section bank0,addr=112,bitfield=5,uninit
	_TM2IE .ds 1
	.ends

	_TM2IF_sys_register.c .section bank0,addr=112,bitfield=6,uninit
	_TM2IF .ds 1
	.ends

	_T2EN_sys_register.c .section bank0,addr=112,bitfield=7,uninit
	_T2EN .ds 1
	.ends

	_TM2IN_0_sys_register.c .section bank0,addr=113,bitfield=0,uninit
	_TM2IN_0 .ds 1
	.ends

	_TM2IN_1_sys_register.c .section bank0,addr=113,bitfield=1,uninit
	_TM2IN_1 .ds 1
	.ends

	_TM2IN_2_sys_register.c .section bank0,addr=113,bitfield=2,uninit
	_TM2IN_2 .ds 1
	.ends

	_TM2IN_3_sys_register.c .section bank0,addr=113,bitfield=3,uninit
	_TM2IN_3 .ds 1
	.ends

	_TM2IN_4_sys_register.c .section bank0,addr=113,bitfield=4,uninit
	_TM2IN_4 .ds 1
	.ends

	_TM2IN_5_sys_register.c .section bank0,addr=113,bitfield=5,uninit
	_TM2IN_5 .ds 1
	.ends

	_TM2IN_6_sys_register.c .section bank0,addr=113,bitfield=6,uninit
	_TM2IN_6 .ds 1
	.ends

	_TM2IN_7_sys_register.c .section bank0,addr=113,bitfield=7,uninit
	_TM2IN_7 .ds 1
	.ends

	_TM2CNT_0_sys_register.c .section bank0,addr=114,bitfield=0,uninit
	_TM2CNT_0 .ds 1
	.ends

	_TM2CNT_1_sys_register.c .section bank0,addr=114,bitfield=1,uninit
	_TM2CNT_1 .ds 1
	.ends

	_TM2CNT_2_sys_register.c .section bank0,addr=114,bitfield=2,uninit
	_TM2CNT_2 .ds 1
	.ends

	_TM2CNT_3_sys_register.c .section bank0,addr=114,bitfield=3,uninit
	_TM2CNT_3 .ds 1
	.ends

	_TM2CNT_4_sys_register.c .section bank0,addr=114,bitfield=4,uninit
	_TM2CNT_4 .ds 1
	.ends

	_TM2CNT_5_sys_register.c .section bank0,addr=114,bitfield=5,uninit
	_TM2CNT_5 .ds 1
	.ends

	_TM2CNT_6_sys_register.c .section bank0,addr=114,bitfield=6,uninit
	_TM2CNT_6 .ds 1
	.ends

	_TM2CNT_7_sys_register.c .section bank0,addr=114,bitfield=7,uninit
	_TM2CNT_7 .ds 1
	.ends

	_TM2R_0_sys_register.c .section bank0,addr=115,bitfield=0,uninit
	_TM2R_0 .ds 1
	.ends

	_TM2R_1_sys_register.c .section bank0,addr=115,bitfield=1,uninit
	_TM2R_1 .ds 1
	.ends

	_TM2R_2_sys_register.c .section bank0,addr=115,bitfield=2,uninit
	_TM2R_2 .ds 1
	.ends

	_TM2R_3_sys_register.c .section bank0,addr=115,bitfield=3,uninit
	_TM2R_3 .ds 1
	.ends

	_TM2R_4_sys_register.c .section bank0,addr=115,bitfield=4,uninit
	_TM2R_4 .ds 1
	.ends

	_TM2R_5_sys_register.c .section bank0,addr=115,bitfield=5,uninit
	_TM2R_5 .ds 1
	.ends

	_TM2R_6_sys_register.c .section bank0,addr=115,bitfield=6,uninit
	_TM2R_6 .ds 1
	.ends

	_TM2R_7_sys_register.c .section bank0,addr=115,bitfield=7,uninit
	_TM2R_7 .ds 1
	.ends

	_T3RSTB_sys_register.c .section bank2,addr=16,bitfield=2,uninit
	_T3RSTB .ds 1
	.ends

	_TM3IE_sys_register.c .section bank2,addr=16,bitfield=5,uninit
	_TM3IE .ds 1
	.ends

	_TM3IF_sys_register.c .section bank2,addr=16,bitfield=6,uninit
	_TM3IF .ds 1
	.ends

	_T3EN_sys_register.c .section bank2,addr=16,bitfield=7,uninit
	_T3EN .ds 1
	.ends

	_TM3IN_0_sys_register.c .section bank2,addr=17,bitfield=0,uninit
	_TM3IN_0 .ds 1
	.ends

	_TM3IN_1_sys_register.c .section bank2,addr=17,bitfield=1,uninit
	_TM3IN_1 .ds 1
	.ends

	_TM3IN_2_sys_register.c .section bank2,addr=17,bitfield=2,uninit
	_TM3IN_2 .ds 1
	.ends

	_TM3IN_3_sys_register.c .section bank2,addr=17,bitfield=3,uninit
	_TM3IN_3 .ds 1
	.ends

	_TM3IN_4_sys_register.c .section bank2,addr=17,bitfield=4,uninit
	_TM3IN_4 .ds 1
	.ends

	_TM3IN_5_sys_register.c .section bank2,addr=17,bitfield=5,uninit
	_TM3IN_5 .ds 1
	.ends

	_TM3IN_6_sys_register.c .section bank2,addr=17,bitfield=6,uninit
	_TM3IN_6 .ds 1
	.ends

	_TM3IN_7_sys_register.c .section bank2,addr=17,bitfield=7,uninit
	_TM3IN_7 .ds 1
	.ends

	_TM3IN_8_sys_register.c .section bank2,addr=18,bitfield=0,uninit
	_TM3IN_8 .ds 1
	.ends

	_TM3IN_9_sys_register.c .section bank2,addr=18,bitfield=1,uninit
	_TM3IN_9 .ds 1
	.ends

	_TM3IN_10_sys_register.c .section bank2,addr=18,bitfield=2,uninit
	_TM3IN_10 .ds 1
	.ends

	_TM3IN_11_sys_register.c .section bank2,addr=18,bitfield=3,uninit
	_TM3IN_11 .ds 1
	.ends

	_TM3CNT_0_sys_register.c .section bank2,addr=19,bitfield=0,uninit
	_TM3CNT_0 .ds 1
	.ends

	_TM3CNT_1_sys_register.c .section bank2,addr=19,bitfield=1,uninit
	_TM3CNT_1 .ds 1
	.ends

	_TM3CNT_2_sys_register.c .section bank2,addr=19,bitfield=2,uninit
	_TM3CNT_2 .ds 1
	.ends

	_TM3CNT_3_sys_register.c .section bank2,addr=19,bitfield=3,uninit
	_TM3CNT_3 .ds 1
	.ends

	_TM3CNT_4_sys_register.c .section bank2,addr=19,bitfield=4,uninit
	_TM3CNT_4 .ds 1
	.ends

	_TM3CNT_5_sys_register.c .section bank2,addr=19,bitfield=5,uninit
	_TM3CNT_5 .ds 1
	.ends

	_TM3CNT_6_sys_register.c .section bank2,addr=19,bitfield=6,uninit
	_TM3CNT_6 .ds 1
	.ends

	_TM3CNT_7_sys_register.c .section bank2,addr=19,bitfield=7,uninit
	_TM3CNT_7 .ds 1
	.ends

	_TM3CNT_8_sys_register.c .section bank2,addr=20,bitfield=0,uninit
	_TM3CNT_8 .ds 1
	.ends

	_TM3CNT_9_sys_register.c .section bank2,addr=20,bitfield=1,uninit
	_TM3CNT_9 .ds 1
	.ends

	_TM3CNT_10_sys_register.c .section bank2,addr=20,bitfield=2,uninit
	_TM3CNT_10 .ds 1
	.ends

	_TM3CNT_11_sys_register.c .section bank2,addr=20,bitfield=3,uninit
	_TM3CNT_11 .ds 1
	.ends

	_TM3R_0_sys_register.c .section bank2,addr=21,bitfield=0,uninit
	_TM3R_0 .ds 1
	.ends

	_TM3R_1_sys_register.c .section bank2,addr=21,bitfield=1,uninit
	_TM3R_1 .ds 1
	.ends

	_TM3R_2_sys_register.c .section bank2,addr=21,bitfield=2,uninit
	_TM3R_2 .ds 1
	.ends

	_TM3R_3_sys_register.c .section bank2,addr=21,bitfield=3,uninit
	_TM3R_3 .ds 1
	.ends

	_TM3R_4_sys_register.c .section bank2,addr=21,bitfield=4,uninit
	_TM3R_4 .ds 1
	.ends

	_TM3R_5_sys_register.c .section bank2,addr=21,bitfield=5,uninit
	_TM3R_5 .ds 1
	.ends

	_TM3R_6_sys_register.c .section bank2,addr=21,bitfield=6,uninit
	_TM3R_6 .ds 1
	.ends

	_TM3R_7_sys_register.c .section bank2,addr=21,bitfield=7,uninit
	_TM3R_7 .ds 1
	.ends

	_TM3R_8_sys_register.c .section bank2,addr=22,bitfield=0,uninit
	_TM3R_8 .ds 1
	.ends

	_TM3R_9_sys_register.c .section bank2,addr=22,bitfield=1,uninit
	_TM3R_9 .ds 1
	.ends

	_TM3R_10_sys_register.c .section bank2,addr=22,bitfield=2,uninit
	_TM3R_10 .ds 1
	.ends

	_TM3R_11_sys_register.c .section bank2,addr=22,bitfield=3,uninit
	_TM3R_11 .ds 1
	.ends

	_P3LINV_sys_register.c .section bank2,addr=23,bitfield=0,uninit
	_P3LINV .ds 1
	.ends

	_P3HINV_sys_register.c .section bank2,addr=23,bitfield=1,uninit
	_P3HINV .ds 1
	.ends

	_DT3_EN_sys_register.c .section bank2,addr=23,bitfield=2,uninit
	_DT3_EN .ds 1
	.ends

	_DT3CNT_0_sys_register.c .section bank2,addr=23,bitfield=3,uninit
	_DT3CNT_0 .ds 1
	.ends

	_DT3CNT_1_sys_register.c .section bank2,addr=23,bitfield=4,uninit
	_DT3CNT_1 .ds 1
	.ends

	_DT3CNT_2_sys_register.c .section bank2,addr=23,bitfield=5,uninit
	_DT3CNT_2 .ds 1
	.ends

	_DT3CNT_3_sys_register.c .section bank2,addr=23,bitfield=6,uninit
	_DT3CNT_3 .ds 1
	.ends

	_PWM3STALL_sys_register.c .section bank2,addr=23,bitfield=7,uninit
	_PWM3STALL .ds 1
	.ends

	_UART0_EN_sys_register.c .section bank2,addr=32,bitfield=0,uninit
	_UART0_EN .ds 1
	.ends

	_TX_EN_sys_register.c .section bank2,addr=32,bitfield=2,uninit
	_TX_EN .ds 1
	.ends

	_RX_EN_sys_register.c .section bank2,addr=32,bitfield=3,uninit
	_RX_EN .ds 1
	.ends

	_RX9_EN_sys_register.c .section bank2,addr=32,bitfield=4,uninit
	_RX9_EN .ds 1
	.ends

	_TX9_EN_sys_register.c .section bank2,addr=32,bitfield=5,uninit
	_TX9_EN .ds 1
	.ends

	_RX9D_sys_register.c .section bank2,addr=32,bitfield=6,uninit
	_RX9D .ds 1
	.ends

	_TX9D_sys_register.c .section bank2,addr=32,bitfield=7,uninit
	_TX9D .ds 1
	.ends

	_BRR0_0_sys_register.c .section bank2,addr=33,bitfield=0,uninit
	_BRR0_0 .ds 1
	.ends

	_BRR0_1_sys_register.c .section bank2,addr=33,bitfield=1,uninit
	_BRR0_1 .ds 1
	.ends

	_BRR0_2_sys_register.c .section bank2,addr=33,bitfield=2,uninit
	_BRR0_2 .ds 1
	.ends

	_BRR0_3_sys_register.c .section bank2,addr=33,bitfield=3,uninit
	_BRR0_3 .ds 1
	.ends

	_BRR0_4_sys_register.c .section bank2,addr=33,bitfield=4,uninit
	_BRR0_4 .ds 1
	.ends

	_BRR0_5_sys_register.c .section bank2,addr=33,bitfield=5,uninit
	_BRR0_5 .ds 1
	.ends

	_BRR0_6_sys_register.c .section bank2,addr=33,bitfield=6,uninit
	_BRR0_6 .ds 1
	.ends

	_BRR0_7_sys_register.c .section bank2,addr=33,bitfield=7,uninit
	_BRR0_7 .ds 1
	.ends

	_BRR1_0_sys_register.c .section bank2,addr=34,bitfield=0,uninit
	_BRR1_0 .ds 1
	.ends

	_BRR1_1_sys_register.c .section bank2,addr=34,bitfield=1,uninit
	_BRR1_1 .ds 1
	.ends

	_BRR1_2_sys_register.c .section bank2,addr=34,bitfield=2,uninit
	_BRR1_2 .ds 1
	.ends

	_BRR1_3_sys_register.c .section bank2,addr=34,bitfield=3,uninit
	_BRR1_3 .ds 1
	.ends

	_TX_REG_0_sys_register.c .section bank2,addr=35,bitfield=0,uninit
	_TX_REG_0 .ds 1
	.ends

	_TX_REG_1_sys_register.c .section bank2,addr=35,bitfield=1,uninit
	_TX_REG_1 .ds 1
	.ends

	_TX_REG_2_sys_register.c .section bank2,addr=35,bitfield=2,uninit
	_TX_REG_2 .ds 1
	.ends

	_TX_REG_3_sys_register.c .section bank2,addr=35,bitfield=3,uninit
	_TX_REG_3 .ds 1
	.ends

	_TX_REG_4_sys_register.c .section bank2,addr=35,bitfield=4,uninit
	_TX_REG_4 .ds 1
	.ends

	_TX_REG_5_sys_register.c .section bank2,addr=35,bitfield=5,uninit
	_TX_REG_5 .ds 1
	.ends

	_TX_REG_6_sys_register.c .section bank2,addr=35,bitfield=6,uninit
	_TX_REG_6 .ds 1
	.ends

	_TX_REG_7_sys_register.c .section bank2,addr=35,bitfield=7,uninit
	_TX_REG_7 .ds 1
	.ends

	_RX_REG_0_sys_register.c .section bank2,addr=36,bitfield=0,uninit
	_RX_REG_0 .ds 1
	.ends

	_RX_REG_1_sys_register.c .section bank2,addr=36,bitfield=1,uninit
	_RX_REG_1 .ds 1
	.ends

	_RX_REG_2_sys_register.c .section bank2,addr=36,bitfield=2,uninit
	_RX_REG_2 .ds 1
	.ends

	_RX_REG_3_sys_register.c .section bank2,addr=36,bitfield=3,uninit
	_RX_REG_3 .ds 1
	.ends

	_RX_REG_4_sys_register.c .section bank2,addr=36,bitfield=4,uninit
	_RX_REG_4 .ds 1
	.ends

	_RX_REG_5_sys_register.c .section bank2,addr=36,bitfield=5,uninit
	_RX_REG_5 .ds 1
	.ends

	_RX_REG_6_sys_register.c .section bank2,addr=36,bitfield=6,uninit
	_RX_REG_6 .ds 1
	.ends

	_RX_REG_7_sys_register.c .section bank2,addr=36,bitfield=7,uninit
	_RX_REG_7 .ds 1
	.ends

	_STOP_ERR_sys_register.c .section bank2,addr=37,bitfield=0,uninit
	_STOP_ERR .ds 1
	.ends

	_RX_OV_ERR_sys_register.c .section bank2,addr=37,bitfield=1,uninit
	_RX_OV_ERR .ds 1
	.ends

	_TX_BUSY_sys_register.c .section bank2,addr=37,bitfield=2,uninit
	_TX_BUSY .ds 1
	.ends

	_RX_BUSY_sys_register.c .section bank2,addr=37,bitfield=3,uninit
	_RX_BUSY .ds 1
	.ends

	_TXFIFO_EMPTY_sys_register.c .section bank2,addr=37,bitfield=4,uninit
	_TXFIFO_EMPTY .ds 1
	.ends

	_UR_RINV_sys_register.c .section bank2,addr=37,bitfield=6,uninit
	_UR_RINV .ds 1
	.ends

	_UR_TINV_sys_register.c .section bank2,addr=37,bitfield=7,uninit
	_UR_TINV .ds 1
	.ends

	_UR0_TEIF_sys_register.c .section bank2,addr=38,bitfield=0,uninit
	_UR0_TEIF .ds 1
	.ends

	_UR0WK_IF_sys_register.c .section bank2,addr=38,bitfield=1,uninit
	_UR0WK_IF .ds 1
	.ends

	_UR0_RNIF_sys_register.c .section bank2,addr=38,bitfield=2,uninit
	_UR0_RNIF .ds 1
	.ends

	_UR0_RHIF_sys_register.c .section bank2,addr=38,bitfield=3,uninit
	_UR0_RHIF .ds 1
	.ends

	_UR0ERRIF_sys_register.c .section bank2,addr=38,bitfield=4,uninit
	_UR0ERRIF .ds 1
	.ends

	_UR0_TEIE_sys_register.c .section bank2,addr=39,bitfield=0,uninit
	_UR0_TEIE .ds 1
	.ends

	_UR0WK_IE_sys_register.c .section bank2,addr=39,bitfield=1,uninit
	_UR0WK_IE .ds 1
	.ends

	_UR0_RNIE_sys_register.c .section bank2,addr=39,bitfield=2,uninit
	_UR0_RNIE .ds 1
	.ends

	_UR0_RHIE_sys_register.c .section bank2,addr=39,bitfield=3,uninit
	_UR0_RHIE .ds 1
	.ends

	_UR0ERRIE_sys_register.c .section bank2,addr=39,bitfield=4,uninit
	_UR0ERRIE .ds 1
	.ends

	_T4RSTB_sys_register.c .section bank2,addr=72,bitfield=2,uninit
	_T4RSTB .ds 1
	.ends

	_PWM4STALL_sys_register.c .section bank2,addr=72,bitfield=4,uninit
	_PWM4STALL .ds 1
	.ends

	_TM4IE_sys_register.c .section bank2,addr=72,bitfield=5,uninit
	_TM4IE .ds 1
	.ends

	_TM4IF_sys_register.c .section bank2,addr=72,bitfield=6,uninit
	_TM4IF .ds 1
	.ends

	_T4EN_sys_register.c .section bank2,addr=72,bitfield=7,uninit
	_T4EN .ds 1
	.ends

	_TM4IN_0_sys_register.c .section bank2,addr=73,bitfield=0,uninit
	_TM4IN_0 .ds 1
	.ends

	_TM4IN_1_sys_register.c .section bank2,addr=73,bitfield=1,uninit
	_TM4IN_1 .ds 1
	.ends

	_TM4IN_2_sys_register.c .section bank2,addr=73,bitfield=2,uninit
	_TM4IN_2 .ds 1
	.ends

	_TM4IN_3_sys_register.c .section bank2,addr=73,bitfield=3,uninit
	_TM4IN_3 .ds 1
	.ends

	_TM4IN_4_sys_register.c .section bank2,addr=73,bitfield=4,uninit
	_TM4IN_4 .ds 1
	.ends

	_TM4IN_5_sys_register.c .section bank2,addr=73,bitfield=5,uninit
	_TM4IN_5 .ds 1
	.ends

	_TM4IN_6_sys_register.c .section bank2,addr=73,bitfield=6,uninit
	_TM4IN_6 .ds 1
	.ends

	_TM4IN_7_sys_register.c .section bank2,addr=73,bitfield=7,uninit
	_TM4IN_7 .ds 1
	.ends

	_TM4IN_8_sys_register.c .section bank2,addr=74,bitfield=0,uninit
	_TM4IN_8 .ds 1
	.ends

	_TM4IN_9_sys_register.c .section bank2,addr=74,bitfield=1,uninit
	_TM4IN_9 .ds 1
	.ends

	_TM4IN_10_sys_register.c .section bank2,addr=74,bitfield=2,uninit
	_TM4IN_10 .ds 1
	.ends

	_TM4IN_11_sys_register.c .section bank2,addr=74,bitfield=3,uninit
	_TM4IN_11 .ds 1
	.ends

	_TM4CNT_0_sys_register.c .section bank2,addr=75,bitfield=0,uninit
	_TM4CNT_0 .ds 1
	.ends

	_TM4CNT_1_sys_register.c .section bank2,addr=75,bitfield=1,uninit
	_TM4CNT_1 .ds 1
	.ends

	_TM4CNT_2_sys_register.c .section bank2,addr=75,bitfield=2,uninit
	_TM4CNT_2 .ds 1
	.ends

	_TM4CNT_3_sys_register.c .section bank2,addr=75,bitfield=3,uninit
	_TM4CNT_3 .ds 1
	.ends

	_TM4CNT_4_sys_register.c .section bank2,addr=75,bitfield=4,uninit
	_TM4CNT_4 .ds 1
	.ends

	_TM4CNT_5_sys_register.c .section bank2,addr=75,bitfield=5,uninit
	_TM4CNT_5 .ds 1
	.ends

	_TM4CNT_6_sys_register.c .section bank2,addr=75,bitfield=6,uninit
	_TM4CNT_6 .ds 1
	.ends

	_TM4CNT_7_sys_register.c .section bank2,addr=75,bitfield=7,uninit
	_TM4CNT_7 .ds 1
	.ends

	_TM4CNT_8_sys_register.c .section bank2,addr=76,bitfield=0,uninit
	_TM4CNT_8 .ds 1
	.ends

	_TM4CNT_9_sys_register.c .section bank2,addr=76,bitfield=1,uninit
	_TM4CNT_9 .ds 1
	.ends

	_TM4CNT_10_sys_register.c .section bank2,addr=76,bitfield=2,uninit
	_TM4CNT_10 .ds 1
	.ends

	_TM4CNT_11_sys_register.c .section bank2,addr=76,bitfield=3,uninit
	_TM4CNT_11 .ds 1
	.ends

	_TM4R_0_sys_register.c .section bank2,addr=77,bitfield=0,uninit
	_TM4R_0 .ds 1
	.ends

	_TM4R_1_sys_register.c .section bank2,addr=77,bitfield=1,uninit
	_TM4R_1 .ds 1
	.ends

	_TM4R_2_sys_register.c .section bank2,addr=77,bitfield=2,uninit
	_TM4R_2 .ds 1
	.ends

	_TM4R_3_sys_register.c .section bank2,addr=77,bitfield=3,uninit
	_TM4R_3 .ds 1
	.ends

	_TM4R_4_sys_register.c .section bank2,addr=77,bitfield=4,uninit
	_TM4R_4 .ds 1
	.ends

	_TM4R_5_sys_register.c .section bank2,addr=77,bitfield=5,uninit
	_TM4R_5 .ds 1
	.ends

	_TM4R_6_sys_register.c .section bank2,addr=77,bitfield=6,uninit
	_TM4R_6 .ds 1
	.ends

	_TM4R_7_sys_register.c .section bank2,addr=77,bitfield=7,uninit
	_TM4R_7 .ds 1
	.ends

	_TM4R_8_sys_register.c .section bank2,addr=78,bitfield=0,uninit
	_TM4R_8 .ds 1
	.ends

	_TM4R_9_sys_register.c .section bank2,addr=78,bitfield=1,uninit
	_TM4R_9 .ds 1
	.ends

	_TM4R_10_sys_register.c .section bank2,addr=78,bitfield=2,uninit
	_TM4R_10 .ds 1
	.ends

	_TM4R_11_sys_register.c .section bank2,addr=78,bitfield=3,uninit
	_TM4R_11 .ds 1
	.ends

	_TMOD_0_sys_register.c .section bank2,addr=120,bitfield=0,uninit
	_TMOD_0 .ds 1
	.ends

	_TMOD_1_sys_register.c .section bank2,addr=120,bitfield=1,uninit
	_TMOD_1 .ds 1
	.ends

	_TMOD_2_sys_register.c .section bank2,addr=120,bitfield=2,uninit
	_TMOD_2 .ds 1
	.ends

	_TMOD_3_sys_register.c .section bank2,addr=120,bitfield=3,uninit
	_TMOD_3 .ds 1
	.ends

	_ANATESTMOD_0_sys_register.c .section bank2,addr=120,bitfield=4,uninit
	_ANATESTMOD_0 .ds 1
	.ends

	_ANATESTMOD_1_sys_register.c .section bank2,addr=120,bitfield=5,uninit
	_ANATESTMOD_1 .ds 1
	.ends

	_ANATESTMOD_2_sys_register.c .section bank2,addr=120,bitfield=6,uninit
	_ANATESTMOD_2 .ds 1
	.ends

	_ANATESTMOD_3_sys_register.c .section bank2,addr=120,bitfield=7,uninit
	_ANATESTMOD_3 .ds 1
	.ends

	_TEST_0_sys_register.c .section bank2,addr=121,bitfield=0,uninit
	_TEST_0 .ds 1
	.ends

	_TEST_1_sys_register.c .section bank2,addr=121,bitfield=1,uninit
	_TEST_1 .ds 1
	.ends

	_TEST_2_sys_register.c .section bank2,addr=121,bitfield=2,uninit
	_TEST_2 .ds 1
	.ends

	_TEST_3_sys_register.c .section bank2,addr=121,bitfield=3,uninit
	_TEST_3 .ds 1
	.ends

	_TEST_4_sys_register.c .section bank2,addr=121,bitfield=4,uninit
	_TEST_4 .ds 1
	.ends

	_TEST_5_sys_register.c .section bank2,addr=121,bitfield=5,uninit
	_TEST_5 .ds 1
	.ends

	_TEST_6_sys_register.c .section bank2,addr=121,bitfield=6,uninit
	_TEST_6 .ds 1
	.ends

	_TEST_7_sys_register.c .section bank2,addr=121,bitfield=7,uninit
	_TEST_7 .ds 1
	.ends

	_CHIP_ID0L_0_sys_register.c .section bank8,addr=16,bitfield=0,uninit
	_CHIP_ID0L_0 .ds 1
	.ends

	_CHIP_ID0L_1_sys_register.c .section bank8,addr=16,bitfield=1,uninit
	_CHIP_ID0L_1 .ds 1
	.ends

	_CHIP_ID0L_2_sys_register.c .section bank8,addr=16,bitfield=2,uninit
	_CHIP_ID0L_2 .ds 1
	.ends

	_CHIP_ID0L_3_sys_register.c .section bank8,addr=16,bitfield=3,uninit
	_CHIP_ID0L_3 .ds 1
	.ends

	_CHIP_ID0L_4_sys_register.c .section bank8,addr=16,bitfield=4,uninit
	_CHIP_ID0L_4 .ds 1
	.ends

	_CHIP_ID0L_5_sys_register.c .section bank8,addr=16,bitfield=5,uninit
	_CHIP_ID0L_5 .ds 1
	.ends

	_CHIP_ID0L_6_sys_register.c .section bank8,addr=16,bitfield=6,uninit
	_CHIP_ID0L_6 .ds 1
	.ends

	_CHIP_ID0L_7_sys_register.c .section bank8,addr=16,bitfield=7,uninit
	_CHIP_ID0L_7 .ds 1
	.ends

	_CHIP_ID0H_0_sys_register.c .section bank8,addr=17,bitfield=0,uninit
	_CHIP_ID0H_0 .ds 1
	.ends

	_CHIP_ID0H_1_sys_register.c .section bank8,addr=17,bitfield=1,uninit
	_CHIP_ID0H_1 .ds 1
	.ends

	_CHIP_ID0H_2_sys_register.c .section bank8,addr=17,bitfield=2,uninit
	_CHIP_ID0H_2 .ds 1
	.ends

	_CHIP_ID0H_3_sys_register.c .section bank8,addr=17,bitfield=3,uninit
	_CHIP_ID0H_3 .ds 1
	.ends

	_CHIP_ID0H_4_sys_register.c .section bank8,addr=17,bitfield=4,uninit
	_CHIP_ID0H_4 .ds 1
	.ends

	_CHIP_ID0H_5_sys_register.c .section bank8,addr=17,bitfield=5,uninit
	_CHIP_ID0H_5 .ds 1
	.ends

	_CHIP_ID0H_6_sys_register.c .section bank8,addr=17,bitfield=6,uninit
	_CHIP_ID0H_6 .ds 1
	.ends

	_CHIP_ID0H_7_sys_register.c .section bank8,addr=17,bitfield=7,uninit
	_CHIP_ID0H_7 .ds 1
	.ends

	_CHIP_ID1L_0_sys_register.c .section bank8,addr=18,bitfield=0,uninit
	_CHIP_ID1L_0 .ds 1
	.ends

	_CHIP_ID1L_1_sys_register.c .section bank8,addr=18,bitfield=1,uninit
	_CHIP_ID1L_1 .ds 1
	.ends

	_CHIP_ID1L_2_sys_register.c .section bank8,addr=18,bitfield=2,uninit
	_CHIP_ID1L_2 .ds 1
	.ends

	_CHIP_ID1L_3_sys_register.c .section bank8,addr=18,bitfield=3,uninit
	_CHIP_ID1L_3 .ds 1
	.ends

	_CHIP_ID1L_4_sys_register.c .section bank8,addr=18,bitfield=4,uninit
	_CHIP_ID1L_4 .ds 1
	.ends

	_CHIP_ID1L_5_sys_register.c .section bank8,addr=18,bitfield=5,uninit
	_CHIP_ID1L_5 .ds 1
	.ends

	_CHIP_ID1L_6_sys_register.c .section bank8,addr=18,bitfield=6,uninit
	_CHIP_ID1L_6 .ds 1
	.ends

	_CHIP_ID1L_7_sys_register.c .section bank8,addr=18,bitfield=7,uninit
	_CHIP_ID1L_7 .ds 1
	.ends

	_CHIP_ID1H_0_sys_register.c .section bank8,addr=19,bitfield=0,uninit
	_CHIP_ID1H_0 .ds 1
	.ends

	_CHIP_ID1H_1_sys_register.c .section bank8,addr=19,bitfield=1,uninit
	_CHIP_ID1H_1 .ds 1
	.ends

	_CHIP_ID1H_2_sys_register.c .section bank8,addr=19,bitfield=2,uninit
	_CHIP_ID1H_2 .ds 1
	.ends

	_CHIP_ID1H_3_sys_register.c .section bank8,addr=19,bitfield=3,uninit
	_CHIP_ID1H_3 .ds 1
	.ends

	_CHIP_ID1H_4_sys_register.c .section bank8,addr=19,bitfield=4,uninit
	_CHIP_ID1H_4 .ds 1
	.ends

	_CHIP_ID1H_5_sys_register.c .section bank8,addr=19,bitfield=5,uninit
	_CHIP_ID1H_5 .ds 1
	.ends

	_CHIP_ID1H_6_sys_register.c .section bank8,addr=19,bitfield=6,uninit
	_CHIP_ID1H_6 .ds 1
	.ends

	_CHIP_ID1H_7_sys_register.c .section bank8,addr=19,bitfield=7,uninit
	_CHIP_ID1H_7 .ds 1
	.ends

	_SFR_WK_0_sys_register.c .section bank8,addr=20,bitfield=0,uninit
	_SFR_WK_0 .ds 1
	.ends

	_SFR_WK_1_sys_register.c .section bank8,addr=20,bitfield=1,uninit
	_SFR_WK_1 .ds 1
	.ends

	_SFR_WK_2_sys_register.c .section bank8,addr=20,bitfield=2,uninit
	_SFR_WK_2 .ds 1
	.ends

	_SFR_WK_3_sys_register.c .section bank8,addr=20,bitfield=3,uninit
	_SFR_WK_3 .ds 1
	.ends

	_SFR_WK_4_sys_register.c .section bank8,addr=20,bitfield=4,uninit
	_SFR_WK_4 .ds 1
	.ends

	_SFR_WK_5_sys_register.c .section bank8,addr=20,bitfield=5,uninit
	_SFR_WK_5 .ds 1
	.ends

	_SFR_WK_6_sys_register.c .section bank8,addr=20,bitfield=6,uninit
	_SFR_WK_6 .ds 1
	.ends

	_SFR_WK_7_sys_register.c .section bank8,addr=20,bitfield=7,uninit
	_SFR_WK_7 .ds 1
	.ends

	_MM_WK_0_sys_register.c .section bank8,addr=21,bitfield=0,uninit
	_MM_WK_0 .ds 1
	.ends

	_MM_WK_1_sys_register.c .section bank8,addr=21,bitfield=1,uninit
	_MM_WK_1 .ds 1
	.ends

	_MM_WK_2_sys_register.c .section bank8,addr=21,bitfield=2,uninit
	_MM_WK_2 .ds 1
	.ends

	_MM_WK_3_sys_register.c .section bank8,addr=21,bitfield=3,uninit
	_MM_WK_3 .ds 1
	.ends

	_MM_WK_4_sys_register.c .section bank8,addr=21,bitfield=4,uninit
	_MM_WK_4 .ds 1
	.ends

	_MM_WK_5_sys_register.c .section bank8,addr=21,bitfield=5,uninit
	_MM_WK_5 .ds 1
	.ends

	_MM_WK_6_sys_register.c .section bank8,addr=21,bitfield=6,uninit
	_MM_WK_6 .ds 1
	.ends

	_MM_WK_7_sys_register.c .section bank8,addr=21,bitfield=7,uninit
	_MM_WK_7 .ds 1
	.ends

	_UOB_WK_0_sys_register.c .section bank8,addr=22,bitfield=0,uninit
	_UOB_WK_0 .ds 1
	.ends

	_UOB_WK_1_sys_register.c .section bank8,addr=22,bitfield=1,uninit
	_UOB_WK_1 .ds 1
	.ends

	_UOB_WK_2_sys_register.c .section bank8,addr=22,bitfield=2,uninit
	_UOB_WK_2 .ds 1
	.ends

	_UOB_WK_3_sys_register.c .section bank8,addr=22,bitfield=3,uninit
	_UOB_WK_3 .ds 1
	.ends

	_UOB_WK_4_sys_register.c .section bank8,addr=22,bitfield=4,uninit
	_UOB_WK_4 .ds 1
	.ends

	_UOB_WK_5_sys_register.c .section bank8,addr=22,bitfield=5,uninit
	_UOB_WK_5 .ds 1
	.ends

	_UOB_WK_6_sys_register.c .section bank8,addr=22,bitfield=6,uninit
	_UOB_WK_6 .ds 1
	.ends

	_UOB_WK_7_sys_register.c .section bank8,addr=22,bitfield=7,uninit
	_UOB_WK_7 .ds 1
	.ends

	_POB_WK_0_sys_register.c .section bank8,addr=23,bitfield=0,uninit
	_POB_WK_0 .ds 1
	.ends

	_POB_WK_1_sys_register.c .section bank8,addr=23,bitfield=1,uninit
	_POB_WK_1 .ds 1
	.ends

	_POB_WK_2_sys_register.c .section bank8,addr=23,bitfield=2,uninit
	_POB_WK_2 .ds 1
	.ends

	_POB_WK_3_sys_register.c .section bank8,addr=23,bitfield=3,uninit
	_POB_WK_3 .ds 1
	.ends

	_POB_WK_4_sys_register.c .section bank8,addr=23,bitfield=4,uninit
	_POB_WK_4 .ds 1
	.ends

	_POB_WK_5_sys_register.c .section bank8,addr=23,bitfield=5,uninit
	_POB_WK_5 .ds 1
	.ends

	_POB_WK_6_sys_register.c .section bank8,addr=23,bitfield=6,uninit
	_POB_WK_6 .ds 1
	.ends

	_POB_WK_7_sys_register.c .section bank8,addr=23,bitfield=7,uninit
	_POB_WK_7 .ds 1
	.ends

	_MP_WK_0_sys_register.c .section bank8,addr=24,bitfield=0,uninit
	_MP_WK_0 .ds 1
	.ends

	_MP_WK_1_sys_register.c .section bank8,addr=24,bitfield=1,uninit
	_MP_WK_1 .ds 1
	.ends

	_MP_WK_2_sys_register.c .section bank8,addr=24,bitfield=2,uninit
	_MP_WK_2 .ds 1
	.ends

	_MP_WK_3_sys_register.c .section bank8,addr=24,bitfield=3,uninit
	_MP_WK_3 .ds 1
	.ends

	_MP_WK_4_sys_register.c .section bank8,addr=24,bitfield=4,uninit
	_MP_WK_4 .ds 1
	.ends

	_MP_WK_5_sys_register.c .section bank8,addr=24,bitfield=5,uninit
	_MP_WK_5 .ds 1
	.ends

	_MP_WK_6_sys_register.c .section bank8,addr=24,bitfield=6,uninit
	_MP_WK_6 .ds 1
	.ends

	_MP_WK_7_sys_register.c .section bank8,addr=24,bitfield=7,uninit
	_MP_WK_7 .ds 1
	.ends

	_OSC_0_sys_register.c .section bank8,addr=25,bitfield=0,uninit
	_OSC_0 .ds 1
	.ends

	_OSC_1_sys_register.c .section bank8,addr=25,bitfield=1,uninit
	_OSC_1 .ds 1
	.ends

	_OSC_2_sys_register.c .section bank8,addr=25,bitfield=2,uninit
	_OSC_2 .ds 1
	.ends

	_OSC_3_sys_register.c .section bank8,addr=25,bitfield=3,uninit
	_OSC_3 .ds 1
	.ends

	_TRIMAUTO_sys_register.c .section bank8,addr=25,bitfield=6,uninit
	_TRIMAUTO .ds 1
	.ends

	_CAL_SELECT_START_sys_register.c .section bank8,addr=25,bitfield=7,uninit
	_CAL_SELECT_START .ds 1
	.ends

	_TRIMREF_0_sys_register.c .section bank8,addr=26,bitfield=0,uninit
	_TRIMREF_0 .ds 1
	.ends

	_TRIMREF_1_sys_register.c .section bank8,addr=26,bitfield=1,uninit
	_TRIMREF_1 .ds 1
	.ends

	_TRIMREF_2_sys_register.c .section bank8,addr=26,bitfield=2,uninit
	_TRIMREF_2 .ds 1
	.ends

	_TRIMREF_3_sys_register.c .section bank8,addr=26,bitfield=3,uninit
	_TRIMREF_3 .ds 1
	.ends

	_TRIMREF_4_sys_register.c .section bank8,addr=26,bitfield=4,uninit
	_TRIMREF_4 .ds 1
	.ends

	_TRIMREF_5_sys_register.c .section bank8,addr=26,bitfield=5,uninit
	_TRIMREF_5 .ds 1
	.ends

	_TRIMREF_6_sys_register.c .section bank8,addr=26,bitfield=6,uninit
	_TRIMREF_6 .ds 1
	.ends

	_TRIMREF_7_sys_register.c .section bank8,addr=26,bitfield=7,uninit
	_TRIMREF_7 .ds 1
	.ends

	_TRIMWDT_0_sys_register.c .section bank8,addr=27,bitfield=0,uninit
	_TRIMWDT_0 .ds 1
	.ends

	_TRIMWDT_1_sys_register.c .section bank8,addr=27,bitfield=1,uninit
	_TRIMWDT_1 .ds 1
	.ends

	_TRIMWDT_2_sys_register.c .section bank8,addr=27,bitfield=2,uninit
	_TRIMWDT_2 .ds 1
	.ends

	_TRIMWDT_3_sys_register.c .section bank8,addr=27,bitfield=3,uninit
	_TRIMWDT_3 .ds 1
	.ends

	_TRIMWDT_4_sys_register.c .section bank8,addr=27,bitfield=4,uninit
	_TRIMWDT_4 .ds 1
	.ends

	_TRIMWDT_5_sys_register.c .section bank8,addr=27,bitfield=5,uninit
	_TRIMWDT_5 .ds 1
	.ends

	_TRIMWDT_6_sys_register.c .section bank8,addr=27,bitfield=6,uninit
	_TRIMWDT_6 .ds 1
	.ends

	_TRIMWDT_7_sys_register.c .section bank8,addr=27,bitfield=7,uninit
	_TRIMWDT_7 .ds 1
	.ends

	_TRIMHIRC_0_sys_register.c .section bank8,addr=28,bitfield=0,uninit
	_TRIMHIRC_0 .ds 1
	.ends

	_TRIMHIRC_1_sys_register.c .section bank8,addr=28,bitfield=1,uninit
	_TRIMHIRC_1 .ds 1
	.ends

	_TRIMHIRC_2_sys_register.c .section bank8,addr=28,bitfield=2,uninit
	_TRIMHIRC_2 .ds 1
	.ends

	_TRIMHIRC_3_sys_register.c .section bank8,addr=28,bitfield=3,uninit
	_TRIMHIRC_3 .ds 1
	.ends

	_TRIMHIRC_4_sys_register.c .section bank8,addr=28,bitfield=4,uninit
	_TRIMHIRC_4 .ds 1
	.ends

	_TRIMHIRC_5_sys_register.c .section bank8,addr=28,bitfield=5,uninit
	_TRIMHIRC_5 .ds 1
	.ends

	_TRIMHIRC_6_sys_register.c .section bank8,addr=28,bitfield=6,uninit
	_TRIMHIRC_6 .ds 1
	.ends

	_TRIMHIRC_7_sys_register.c .section bank8,addr=28,bitfield=7,uninit
	_TRIMHIRC_7 .ds 1
	.ends

	_OSC_DIV_0_sys_register.c .section bank8,addr=29,bitfield=0,uninit
	_OSC_DIV_0 .ds 1
	.ends

	_OSC_DIV_1_sys_register.c .section bank8,addr=29,bitfield=1,uninit
	_OSC_DIV_1 .ds 1
	.ends

	_OSC_DIV_2_sys_register.c .section bank8,addr=29,bitfield=2,uninit
	_OSC_DIV_2 .ds 1
	.ends

	_OSC_DIV_3_sys_register.c .section bank8,addr=29,bitfield=3,uninit
	_OSC_DIV_3 .ds 1
	.ends

	_OSC_SLEEP_sys_register.c .section bank8,addr=29,bitfield=7,uninit
	_OSC_SLEEP .ds 1
	.ends

	_ERR_0_sys_register.c .section bank8,addr=30,bitfield=0,uninit
	_ERR_0 .ds 1
	.ends

	_ERR_1_sys_register.c .section bank8,addr=30,bitfield=1,uninit
	_ERR_1 .ds 1
	.ends

	_BUSY_sys_register.c .section bank8,addr=30,bitfield=2,uninit
	_BUSY .ds 1
	.ends

	_MMWEL_sys_register.c .section bank8,addr=30,bitfield=3,uninit
	_MMWEL .ds 1
	.ends

	_UOBWEL_sys_register.c .section bank8,addr=30,bitfield=4,uninit
	_UOBWEL .ds 1
	.ends

	_POBWEL_sys_register.c .section bank8,addr=30,bitfield=5,uninit
	_POBWEL .ds 1
	.ends

	_MPWEL_sys_register.c .section bank8,addr=30,bitfield=6,uninit
	_MPWEL .ds 1
	.ends

	_SFRWEL_sys_register.c .section bank8,addr=30,bitfield=7,uninit
	_SFRWEL .ds 1
	.ends

	_VCHK_SUM_0_sys_register.c .section bank8,addr=31,bitfield=0,uninit
	_VCHK_SUM_0 .ds 1
	.ends

	_VCHK_SUM_1_sys_register.c .section bank8,addr=31,bitfield=1,uninit
	_VCHK_SUM_1 .ds 1
	.ends

	_VCHK_SUM_2_sys_register.c .section bank8,addr=31,bitfield=2,uninit
	_VCHK_SUM_2 .ds 1
	.ends

	_VCHK_SUM_3_sys_register.c .section bank8,addr=31,bitfield=3,uninit
	_VCHK_SUM_3 .ds 1
	.ends

	_VCHK_SUM_4_sys_register.c .section bank8,addr=31,bitfield=4,uninit
	_VCHK_SUM_4 .ds 1
	.ends

	_VCHK_SUM_5_sys_register.c .section bank8,addr=31,bitfield=5,uninit
	_VCHK_SUM_5 .ds 1
	.ends

	_VCHK_SUM_6_sys_register.c .section bank8,addr=31,bitfield=6,uninit
	_VCHK_SUM_6 .ds 1
	.ends

	_VCHK_SUM_7_sys_register.c .section bank8,addr=31,bitfield=7,uninit
	_VCHK_SUM_7 .ds 1
	.ends

	_TRIMLIMIT_0_sys_register.c .section bank8,addr=32,bitfield=0,uninit
	_TRIMLIMIT_0 .ds 1
	.ends

	_TRIMLIMIT_1_sys_register.c .section bank8,addr=32,bitfield=1,uninit
	_TRIMLIMIT_1 .ds 1
	.ends

	_TRIMLIMIT_2_sys_register.c .section bank8,addr=32,bitfield=2,uninit
	_TRIMLIMIT_2 .ds 1
	.ends

	_TRIMLIMIT_3_sys_register.c .section bank8,addr=32,bitfield=3,uninit
	_TRIMLIMIT_3 .ds 1
	.ends

	_TRIMLIMIT_4_sys_register.c .section bank8,addr=32,bitfield=4,uninit
	_TRIMLIMIT_4 .ds 1
	.ends

	_TRIMLIMIT_5_sys_register.c .section bank8,addr=32,bitfield=5,uninit
	_TRIMLIMIT_5 .ds 1
	.ends

	_TRIMLIMIT_6_sys_register.c .section bank8,addr=32,bitfield=6,uninit
	_TRIMLIMIT_6 .ds 1
	.ends

	_TRIMLIMIT_7_sys_register.c .section bank8,addr=32,bitfield=7,uninit
	_TRIMLIMIT_7 .ds 1
	.ends

	_TRIM_ERR_sys_register.c .section bank8,addr=33,bitfield=1,uninit
	_TRIM_ERR .ds 1
	.ends

	_BUF_BUSY_sys_register.c .section bank8,addr=33,bitfield=4,uninit
	_BUF_BUSY .ds 1
	.ends

	_BUSY_OEN_sys_register.c .section bank8,addr=33,bitfield=5,uninit
	_BUSY_OEN .ds 1
	.ends

	_TRAMGAP_0_sys_register.c .section bank8,addr=34,bitfield=0,uninit
	_TRAMGAP_0 .ds 1
	.ends

	_TRAMGAP_1_sys_register.c .section bank8,addr=34,bitfield=1,uninit
	_TRAMGAP_1 .ds 1
	.ends

	_TRAMGAP_2_sys_register.c .section bank8,addr=34,bitfield=2,uninit
	_TRAMGAP_2 .ds 1
	.ends

	_TRAMGAP_3_sys_register.c .section bank8,addr=34,bitfield=3,uninit
	_TRAMGAP_3 .ds 1
	.ends

	_TRAMGAP_4_sys_register.c .section bank8,addr=34,bitfield=4,uninit
	_TRAMGAP_4 .ds 1
	.ends

	_TRAMGAP_5_sys_register.c .section bank8,addr=34,bitfield=5,uninit
	_TRAMGAP_5 .ds 1
	.ends

	_TRAMGAP_6_sys_register.c .section bank8,addr=34,bitfield=6,uninit
	_TRAMGAP_6 .ds 1
	.ends

	_TRAMGAP_7_sys_register.c .section bank8,addr=34,bitfield=7,uninit
	_TRAMGAP_7 .ds 1
	.ends

	.global	_IND0
	.global	_IND1
	.global	_FSR0
	.global	_FSR1
	.global	_STATUS
	.global	_WORK
	.global	_INTE
	.global	_BSR
	.global	_FSR0H
	.global	_FSR1H
	.global	_PCLOADL
	.global	_PCLOADH
	.global	_INTFL
	.global	_INTFM
	.global	_INTFH
	.global	_MCK
	.global	_TCTRIM
	.global	_CLKSEL0
	.global	_CLKSEL1
	.global	_CLKSEL2
	.global	_CLKDIV0
	.global	_CLKDIV1
	.global	_CLKDIV2
	.global	_CLKDIV3
	.global	_CLKDIV4
	.global	_RSTSR
	.global	_LVDCON
	.global	_CFGR1
	.global	_CFGR2
	.global	_CFGR3
	.global	_CFGR4
	.global	_CFGR5
	.global	_CFGR6
	.global	_CFGR7
	.global	_CFGR8
	.global	_EXICON
	.global	_EXIIE
	.global	_EXIIF
	.global	_INTCFG1
	.global	_INTCFG2
	.global	_INTCFG3
	.global	_WDTCON
	.global	_WDTIN
	.global	_WWDTCR
	.global	_WWDTWR
	.global	_TM0CON
	.global	_TM0IN
	.global	_TM0CNT
	.global	_PT1
	.global	_PT1EN
	.global	_PT1PU
	.global	_PT2
	.global	_PT2EN
	.global	_PT2PU
	.global	_PT2OTYPE
	.global	_PT3
	.global	_PT3EN
	.global	_PT3PU
	.global	_PTOFFDIN
	.global	_PTSHORT
	.global	_SRADCON0
	.global	_SRADCON1
	.global	_SRADCON2
	.global	_SRADL
	.global	_SRADH
	.global	_SROFTL
	.global	_SROFTH
	.global	_EADRH
	.global	_EADRL
	.global	_EDATH
	.global	_EDATL
	.global	_ISPCR
	.global	_CMD
	.global	_ISPSR
	.global	_WRPRT
	.global	_TM2CON
	.global	_TM2IN
	.global	_TM2CNT
	.global	_TM2R
	.global	_TM3CON
	.global	_TM3IN
	.global	_TM3INH
	.global	_TM3CNT
	.global	_TM3CNTH
	.global	_TM3R
	.global	_TM3RH
	.global	_TM3CON2
	.global	_UR0_CR1
	.global	_UR0_BRR0
	.global	_UR0_BRR1
	.global	_UR0_TX_REG
	.global	_UR0_RX_REG
	.global	_UR0_ST
	.global	_UR0_INTF
	.global	_UR0_INTE
	.global	_TM4CON
	.global	_TM4IN
	.global	_TM4INH
	.global	_TM4CNT
	.global	_TM4CNTH
	.global	_TM4R
	.global	_TM4RH
	.global	_TESTOP
	.global	_TEST
	.global	_CHIP_ID0L
	.global	_CHIP_ID0H
	.global	_CHIP_ID1L
	.global	_CHIP_ID1H
	.global	_SFR_WK
	.global	_MM_WK
	.global	_UOB_WK
	.global	_POB_WK
	.global	_MP_WK
	.global	_CAL_SELECT
	.global	_TRIMREF
	.global	_TRIMWDT
	.global	_TRIMHIRC
	.global	_OSC_DIV
	.global	_SR
	.global	_VCHK_SUM
	.global	_TRIMLIMIT
	.global	_SR2
	.global	_TRAMGAP
	.global	_Z
	.global	_C
	.global	_DC
	.global	_TO
	.global	_PD
	.global	_SOF
	.global	_GIE
	.global	_PAGE_0
	.global	_PAGE_1
	.global	_PAGE_2
	.global	_PCLOAD_0
	.global	_PCLOAD_1
	.global	_PCLOAD_2
	.global	_PCLOAD_3
	.global	_PCLOAD_4
	.global	_PCLOAD_5
	.global	_PCLOAD_6
	.global	_PCLOAD_7
	.global	_PCLOAD_8
	.global	_PCLOAD_9
	.global	_PCLOAD_10
	.global	_PCLOAD_11
	.global	_PCLOAD_12
	.global	_PCLOAD_13
	.global	_SYSCLK_S_0
	.global	_SYSCLK_S_1
	.global	_XT_GM_0
	.global	_XT_GM_1
	.global	_XT_GM_2
	.global	_CST_WDT
	.global	_CST_IN
	.global	_CST_XT
	.global	_TC_TRIM0
	.global	_TC_TRIM1
	.global	_TC_TRIM2
	.global	_T0CKS_0
	.global	_T0CKS_1
	.global	_T2CKS_0
	.global	_T2CKS_1
	.global	_T3CKS_0
	.global	_T3CKS_1
	.global	_URTCKS_0
	.global	_URTCKS_1
	.global	_T4CKS_0
	.global	_T4CKS_1
	.global	_TYPCS_0
	.global	_TYPCS_1
	.global	_PDS_0
	.global	_PDS_1
	.global	_T0DIV_0
	.global	_T0DIV_1
	.global	_T0DIV_2
	.global	_T2DIV_0
	.global	_T2DIV_1
	.global	_T2DIV_2
	.global	_T3DIV_0
	.global	_T3DIV_1
	.global	_T3DIV_2
	.global	_URTDIV_0
	.global	_URTDIV_1
	.global	_URTDIV_2
	.global	_SRADCKS_0
	.global	_SRADCKS_1
	.global	_T4DIV_0
	.global	_T4DIV_1
	.global	_T4DIV_2
	.global	_SCPDIV_0
	.global	_SCPDIV_1
	.global	_WWDTF
	.global	_ILOPF
	.global	_EMCF
	.global	_LVDF
	.global	_LVDEN
	.global	_PT33FUNC_2
	.global	_PT34FUNC_2
	.global	_TMP_MEAS_EN
	.global	_DIG_METCH_0
	.global	_DIG_METCH_1
	.global	_DIG_METCH_2
	.global	_DIG_METCH_3
	.global	_VTHSEL
	.global	_PT10FUNC_0
	.global	_PT10FUNC_1
	.global	_PT11FUNC_0
	.global	_PT11FUNC_1
	.global	_PT12FUNC_0
	.global	_PT12FUNC_1
	.global	_PT13FUNC_0
	.global	_PT13FUNC_1
	.global	_PT14FUNC_0
	.global	_PT14FUNC_1
	.global	_PT15FUNC_0
	.global	_PT15FUNC_1
	.global	_PT16FUNC_0
	.global	_PT16FUNC_1
	.global	_PT17FUNC_0
	.global	_PT17FUNC_1
	.global	_PT20FUNC_0
	.global	_PT20FUNC_1
	.global	_PT21FUNC_0
	.global	_PT21FUNC_1
	.global	_PT22FUNC_0
	.global	_PT22FUNC_1
	.global	_PT23FUNC_0
	.global	_PT23FUNC_1
	.global	_PT24FUNC_0
	.global	_PT24FUNC_1
	.global	_PT25FUNC_0
	.global	_PT25FUNC_1
	.global	_PT26FUNC_0
	.global	_PT26FUNC_1
	.global	_PT30FUNC_0
	.global	_PT30FUNC_1
	.global	_PT31FUNC_0
	.global	_PT31FUNC_1
	.global	_PT32FUNC_0
	.global	_PT32FUNC_1
	.global	_PT33FUNC_0
	.global	_PT33FUNC_1
	.global	_PT34FUNC_0
	.global	_PT34FUNC_1
	.global	_PT35FUNC_0
	.global	_PT35FUNC_1
	.global	_PT36FUNC_0
	.global	_PT36FUNC_1
	.global	_PT37FUNC_0
	.global	_PT37FUNC_1
	.global	_CMP0VRS_0
	.global	_CMP0VRS_1
	.global	_CMP0VRS_2
	.global	_CMP0VRS_3
	.global	_CMP1VRS_0
	.global	_CMP1VRS_1
	.global	_CMP1VRS_2
	.global	_CMPVR_EN
	.global	_E0M_0
	.global	_E0M_1
	.global	_E1M_0
	.global	_E1M_1
	.global	_E2M_0
	.global	_E2M_1
	.global	_E0IE
	.global	_E1IE
	.global	_E2IE
	.global	_E0IF
	.global	_E1IF
	.global	_E2IF
	.global	_PT1INT0
	.global	_PT1INT1
	.global	_PT1INT2
	.global	_PT1INT3
	.global	_PT2INT0
	.global	_PT2INT1
	.global	_PT2INT2
	.global	_PT2INT3
	.global	_PT2INT4
	.global	_PT3INT0
	.global	_PT3INT1
	.global	_PT3INT2
	.global	_PT3INT3
	.global	_PT3INT4
	.global	_PT3INT5
	.global	_WDTS_0
	.global	_WDTS_1
	.global	_WDTS_2
	.global	_WDTEN
	.global	_WDTIN_0
	.global	_WDTIN_1
	.global	_WDTIN_2
	.global	_WDTIN_3
	.global	_WDTIN_4
	.global	_WDTIN_5
	.global	_WDTIN_6
	.global	_WDTIN_7
	.global	_T0RSTB
	.global	_TM0IE
	.global	_TM0IF
	.global	_T0EN
	.global	_TM0IN_0
	.global	_TM0IN_1
	.global	_TM0IN_2
	.global	_TM0IN_3
	.global	_TM0IN_4
	.global	_TM0IN_5
	.global	_TM0IN_6
	.global	_TM0IN_7
	.global	_TM0CNT_0
	.global	_TM0CNT_1
	.global	_TM0CNT_2
	.global	_TM0CNT_3
	.global	_TM0CNT_4
	.global	_TM0CNT_5
	.global	_TM0CNT_6
	.global	_TM0CNT_7
	.global	_PT10
	.global	_PT11
	.global	_PT12
	.global	_PT13
	.global	_PT14
	.global	_PT15
	.global	_PT16
	.global	_PT17
	.global	_PT1EN0
	.global	_PT1EN1
	.global	_PT1EN2
	.global	_PT1EN3
	.global	_PT1EN4
	.global	_PT1EN5
	.global	_PT1EN6
	.global	_PT1EN7
	.global	_PT1PU0
	.global	_PT1PU1
	.global	_PT1PU2
	.global	_PT1PU3
	.global	_PT1PU4
	.global	_PT1PU5
	.global	_PT1PU6
	.global	_PT1PU7
	.global	_PT20
	.global	_PT21
	.global	_PT22
	.global	_PT23
	.global	_PT24
	.global	_PT25
	.global	_PT26
	.global	_PT2EN0
	.global	_PT2EN1
	.global	_PT2EN2
	.global	_PT2EN3
	.global	_PT2EN4
	.global	_PT2EN5
	.global	_PT2EN6
	.global	_PT2PU0
	.global	_PT2PU1
	.global	_PT2PU2
	.global	_PT2PU3
	.global	_PT2PU4
	.global	_PT2PU5
	.global	_PT2PU6
	.global	_PT2OTYPE0
	.global	_PT2OTYPE1
	.global	_PT30
	.global	_PT31
	.global	_PT32
	.global	_PT33
	.global	_PT34
	.global	_PT35
	.global	_PT36
	.global	_PT37
	.global	_PT3EN0
	.global	_PT3EN1
	.global	_PT3EN2
	.global	_PT3EN3
	.global	_PT3EN4
	.global	_PT3EN5
	.global	_PT3EN6
	.global	_PT3EN7
	.global	_PT3PU0
	.global	_PT3PU1
	.global	_PT3PU2
	.global	_PT3PU3
	.global	_PT3PU4
	.global	_PT3PU5
	.global	_PT3PU6
	.global	_PT3PU7
	.global	_PT3OFFDIN_1
	.global	_PT3OFFDIN_2
	.global	_PT3OFFDIN_3
	.global	_PT3OFFDIN_4
	.global	_PT3OFFDIN_5
	.global	_PT3OFFDIN_6
	.global	_PT2OFFDIN_3
	.global	_PT2OFFDIN_4
	.global	_SHORT_3730
	.global	_SHORT_2225
	.global	_SHORT_2124
	.global	_SHORT_2023
	.global	_SAR_DIFFEN
	.global	_SRADIE
	.global	_SRADIF
	.global	_SRADACKS_0
	.global	_SRADACKS_1
	.global	_OFFEX
	.global	_ENOV
	.global	_CALIF
	.global	_OFTEN
	.global	_SRADS
	.global	_SRADEN
	.global	_VREFS_0
	.global	_VREFS_1
	.global	_VREFS_2
	.global	_CHS_0
	.global	_CHS_1
	.global	_CHS_2
	.global	_CHS_3
	.global	_CHS_4
	.global	_SRAD_0
	.global	_SRAD_1
	.global	_SRAD_2
	.global	_SRAD_3
	.global	_SRAD_4
	.global	_SRAD_5
	.global	_SRAD_6
	.global	_SRAD_7
	.global	_SRAD_8
	.global	_SRAD_9
	.global	_SRAD_10
	.global	_SRAD_11
	.global	_SROFT_0
	.global	_SROFT_1
	.global	_SROFT_2
	.global	_SROFT_3
	.global	_SROFT_4
	.global	_SROFT_5
	.global	_SROFT_6
	.global	_SROFT_7
	.global	_SROFT_8
	.global	_SROFT_9
	.global	_SROFT_10
	.global	_SROFT_11
	.global	_EDAR_8
	.global	_EDAR_9
	.global	_EDAR_10
	.global	_EDAR_11
	.global	_EDAR_12
	.global	_EDAR_13
	.global	_EDAR_14
	.global	_EDAR_15
	.global	_EDAR_0
	.global	_EDAR_1
	.global	_EDAR_2
	.global	_EDAR_3
	.global	_EDAR_4
	.global	_EDAR_5
	.global	_EDAR_6
	.global	_EDAR_7
	.global	_EDAT_8
	.global	_EDAT_9
	.global	_EDAT_10
	.global	_EDAT_11
	.global	_EDAT_12
	.global	_EDAT_13
	.global	_EDAT_14
	.global	_EDAT_15
	.global	_EDAT_0
	.global	_EDAT_1
	.global	_EDAT_2
	.global	_EDAT_3
	.global	_EDAT_4
	.global	_EDAT_5
	.global	_EDAT_6
	.global	_EDAT_7
	.global	_START
	.global	_ISPEN
	.global	_READM0
	.global	_READM1
	.global	_CMD_0
	.global	_CMD_1
	.global	_CMD_2
	.global	_CMD_3
	.global	_CMD_4
	.global	_CMD_5
	.global	_CMD_6
	.global	_CMD_7
	.global	_BSY
	.global	_ISPOF
	.global	_PGERR
	.global	_UNLOCK
	.global	_T2RSTB
	.global	_PWM2STALL
	.global	_TM2IE
	.global	_TM2IF
	.global	_T2EN
	.global	_TM2IN_0
	.global	_TM2IN_1
	.global	_TM2IN_2
	.global	_TM2IN_3
	.global	_TM2IN_4
	.global	_TM2IN_5
	.global	_TM2IN_6
	.global	_TM2IN_7
	.global	_TM2CNT_0
	.global	_TM2CNT_1
	.global	_TM2CNT_2
	.global	_TM2CNT_3
	.global	_TM2CNT_4
	.global	_TM2CNT_5
	.global	_TM2CNT_6
	.global	_TM2CNT_7
	.global	_TM2R_0
	.global	_TM2R_1
	.global	_TM2R_2
	.global	_TM2R_3
	.global	_TM2R_4
	.global	_TM2R_5
	.global	_TM2R_6
	.global	_TM2R_7
	.global	_T3RSTB
	.global	_TM3IE
	.global	_TM3IF
	.global	_T3EN
	.global	_TM3IN_0
	.global	_TM3IN_1
	.global	_TM3IN_2
	.global	_TM3IN_3
	.global	_TM3IN_4
	.global	_TM3IN_5
	.global	_TM3IN_6
	.global	_TM3IN_7
	.global	_TM3IN_8
	.global	_TM3IN_9
	.global	_TM3IN_10
	.global	_TM3IN_11
	.global	_TM3CNT_0
	.global	_TM3CNT_1
	.global	_TM3CNT_2
	.global	_TM3CNT_3
	.global	_TM3CNT_4
	.global	_TM3CNT_5
	.global	_TM3CNT_6
	.global	_TM3CNT_7
	.global	_TM3CNT_8
	.global	_TM3CNT_9
	.global	_TM3CNT_10
	.global	_TM3CNT_11
	.global	_TM3R_0
	.global	_TM3R_1
	.global	_TM3R_2
	.global	_TM3R_3
	.global	_TM3R_4
	.global	_TM3R_5
	.global	_TM3R_6
	.global	_TM3R_7
	.global	_TM3R_8
	.global	_TM3R_9
	.global	_TM3R_10
	.global	_TM3R_11
	.global	_P3LINV
	.global	_P3HINV
	.global	_DT3_EN
	.global	_DT3CNT_0
	.global	_DT3CNT_1
	.global	_DT3CNT_2
	.global	_DT3CNT_3
	.global	_PWM3STALL
	.global	_UART0_EN
	.global	_TX_EN
	.global	_RX_EN
	.global	_RX9_EN
	.global	_TX9_EN
	.global	_RX9D
	.global	_TX9D
	.global	_BRR0_0
	.global	_BRR0_1
	.global	_BRR0_2
	.global	_BRR0_3
	.global	_BRR0_4
	.global	_BRR0_5
	.global	_BRR0_6
	.global	_BRR0_7
	.global	_BRR1_0
	.global	_BRR1_1
	.global	_BRR1_2
	.global	_BRR1_3
	.global	_TX_REG_0
	.global	_TX_REG_1
	.global	_TX_REG_2
	.global	_TX_REG_3
	.global	_TX_REG_4
	.global	_TX_REG_5
	.global	_TX_REG_6
	.global	_TX_REG_7
	.global	_RX_REG_0
	.global	_RX_REG_1
	.global	_RX_REG_2
	.global	_RX_REG_3
	.global	_RX_REG_4
	.global	_RX_REG_5
	.global	_RX_REG_6
	.global	_RX_REG_7
	.global	_STOP_ERR
	.global	_RX_OV_ERR
	.global	_TX_BUSY
	.global	_RX_BUSY
	.global	_TXFIFO_EMPTY
	.global	_UR_RINV
	.global	_UR_TINV
	.global	_UR0_TEIF
	.global	_UR0WK_IF
	.global	_UR0_RNIF
	.global	_UR0_RHIF
	.global	_UR0ERRIF
	.global	_UR0_TEIE
	.global	_UR0WK_IE
	.global	_UR0_RNIE
	.global	_UR0_RHIE
	.global	_UR0ERRIE
	.global	_T4RSTB
	.global	_PWM4STALL
	.global	_TM4IE
	.global	_TM4IF
	.global	_T4EN
	.global	_TM4IN_0
	.global	_TM4IN_1
	.global	_TM4IN_2
	.global	_TM4IN_3
	.global	_TM4IN_4
	.global	_TM4IN_5
	.global	_TM4IN_6
	.global	_TM4IN_7
	.global	_TM4IN_8
	.global	_TM4IN_9
	.global	_TM4IN_10
	.global	_TM4IN_11
	.global	_TM4CNT_0
	.global	_TM4CNT_1
	.global	_TM4CNT_2
	.global	_TM4CNT_3
	.global	_TM4CNT_4
	.global	_TM4CNT_5
	.global	_TM4CNT_6
	.global	_TM4CNT_7
	.global	_TM4CNT_8
	.global	_TM4CNT_9
	.global	_TM4CNT_10
	.global	_TM4CNT_11
	.global	_TM4R_0
	.global	_TM4R_1
	.global	_TM4R_2
	.global	_TM4R_3
	.global	_TM4R_4
	.global	_TM4R_5
	.global	_TM4R_6
	.global	_TM4R_7
	.global	_TM4R_8
	.global	_TM4R_9
	.global	_TM4R_10
	.global	_TM4R_11
	.global	_TMOD_0
	.global	_TMOD_1
	.global	_TMOD_2
	.global	_TMOD_3
	.global	_ANATESTMOD_0
	.global	_ANATESTMOD_1
	.global	_ANATESTMOD_2
	.global	_ANATESTMOD_3
	.global	_TEST_0
	.global	_TEST_1
	.global	_TEST_2
	.global	_TEST_3
	.global	_TEST_4
	.global	_TEST_5
	.global	_TEST_6
	.global	_TEST_7
	.global	_CHIP_ID0L_0
	.global	_CHIP_ID0L_1
	.global	_CHIP_ID0L_2
	.global	_CHIP_ID0L_3
	.global	_CHIP_ID0L_4
	.global	_CHIP_ID0L_5
	.global	_CHIP_ID0L_6
	.global	_CHIP_ID0L_7
	.global	_CHIP_ID0H_0
	.global	_CHIP_ID0H_1
	.global	_CHIP_ID0H_2
	.global	_CHIP_ID0H_3
	.global	_CHIP_ID0H_4
	.global	_CHIP_ID0H_5
	.global	_CHIP_ID0H_6
	.global	_CHIP_ID0H_7
	.global	_CHIP_ID1L_0
	.global	_CHIP_ID1L_1
	.global	_CHIP_ID1L_2
	.global	_CHIP_ID1L_3
	.global	_CHIP_ID1L_4
	.global	_CHIP_ID1L_5
	.global	_CHIP_ID1L_6
	.global	_CHIP_ID1L_7
	.global	_CHIP_ID1H_0
	.global	_CHIP_ID1H_1
	.global	_CHIP_ID1H_2
	.global	_CHIP_ID1H_3
	.global	_CHIP_ID1H_4
	.global	_CHIP_ID1H_5
	.global	_CHIP_ID1H_6
	.global	_CHIP_ID1H_7
	.global	_SFR_WK_0
	.global	_SFR_WK_1
	.global	_SFR_WK_2
	.global	_SFR_WK_3
	.global	_SFR_WK_4
	.global	_SFR_WK_5
	.global	_SFR_WK_6
	.global	_SFR_WK_7
	.global	_MM_WK_0
	.global	_MM_WK_1
	.global	_MM_WK_2
	.global	_MM_WK_3
	.global	_MM_WK_4
	.global	_MM_WK_5
	.global	_MM_WK_6
	.global	_MM_WK_7
	.global	_UOB_WK_0
	.global	_UOB_WK_1
	.global	_UOB_WK_2
	.global	_UOB_WK_3
	.global	_UOB_WK_4
	.global	_UOB_WK_5
	.global	_UOB_WK_6
	.global	_UOB_WK_7
	.global	_POB_WK_0
	.global	_POB_WK_1
	.global	_POB_WK_2
	.global	_POB_WK_3
	.global	_POB_WK_4
	.global	_POB_WK_5
	.global	_POB_WK_6
	.global	_POB_WK_7
	.global	_MP_WK_0
	.global	_MP_WK_1
	.global	_MP_WK_2
	.global	_MP_WK_3
	.global	_MP_WK_4
	.global	_MP_WK_5
	.global	_MP_WK_6
	.global	_MP_WK_7
	.global	_OSC_0
	.global	_OSC_1
	.global	_OSC_2
	.global	_OSC_3
	.global	_TRIMAUTO
	.global	_CAL_SELECT_START
	.global	_TRIMREF_0
	.global	_TRIMREF_1
	.global	_TRIMREF_2
	.global	_TRIMREF_3
	.global	_TRIMREF_4
	.global	_TRIMREF_5
	.global	_TRIMREF_6
	.global	_TRIMREF_7
	.global	_TRIMWDT_0
	.global	_TRIMWDT_1
	.global	_TRIMWDT_2
	.global	_TRIMWDT_3
	.global	_TRIMWDT_4
	.global	_TRIMWDT_5
	.global	_TRIMWDT_6
	.global	_TRIMWDT_7
	.global	_TRIMHIRC_0
	.global	_TRIMHIRC_1
	.global	_TRIMHIRC_2
	.global	_TRIMHIRC_3
	.global	_TRIMHIRC_4
	.global	_TRIMHIRC_5
	.global	_TRIMHIRC_6
	.global	_TRIMHIRC_7
	.global	_OSC_DIV_0
	.global	_OSC_DIV_1
	.global	_OSC_DIV_2
	.global	_OSC_DIV_3
	.global	_OSC_SLEEP
	.global	_ERR_0
	.global	_ERR_1
	.global	_BUSY
	.global	_MMWEL
	.global	_UOBWEL
	.global	_POBWEL
	.global	_MPWEL
	.global	_SFRWEL
	.global	_VCHK_SUM_0
	.global	_VCHK_SUM_1
	.global	_VCHK_SUM_2
	.global	_VCHK_SUM_3
	.global	_VCHK_SUM_4
	.global	_VCHK_SUM_5
	.global	_VCHK_SUM_6
	.global	_VCHK_SUM_7
	.global	_TRIMLIMIT_0
	.global	_TRIMLIMIT_1
	.global	_TRIMLIMIT_2
	.global	_TRIMLIMIT_3
	.global	_TRIMLIMIT_4
	.global	_TRIMLIMIT_5
	.global	_TRIMLIMIT_6
	.global	_TRIMLIMIT_7
	.global	_TRIM_ERR
	.global	_BUF_BUSY
	.global	_BUSY_OEN
	.global	_TRAMGAP_0
	.global	_TRAMGAP_1
	.global	_TRAMGAP_2
	.global	_TRAMGAP_3
	.global	_TRAMGAP_4
	.global	_TRAMGAP_5
	.global	_TRAMGAP_6
	.global	_TRAMGAP_7

