
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.019423                       # Number of seconds simulated
sim_ticks                                 19423393000                       # Number of ticks simulated
final_tick                                19423393000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 241546                       # Simulator instruction rate (inst/s)
host_op_rate                                   280412                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              111972251                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                   173.47                       # Real time elapsed on the host
sim_insts                                    41900009                       # Number of instructions simulated
sim_ops                                      48642039                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst            48000                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            29568                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             6464                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data             5504                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             2240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data             7744                       # Number of bytes read from this memory
system.physmem.bytes_read::total                99520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        48000                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         6464                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         2240                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           56704                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               750                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               462                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               101                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data                86                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                35                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               121                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1555                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst             2471247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1522288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              332795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              283370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              115325                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data              398695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 5123719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        2471247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         332795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         115325                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2919366                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            2471247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1522288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             332795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             283370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             115325                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data             398695                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                5123719                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                4066311                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          2807060                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           196448                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1814442                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                1635783                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.153502                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 524361                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             22846                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups          78369                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits             73193                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            5176                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         4099                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  59                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    19423393000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        19423394                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           3921107                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      23479247                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    4066311                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           2233337                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     15279290                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 397083                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          152                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                  3223453                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                37620                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          19399090                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.407720                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.860734                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 4843738     24.97%     24.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 1802220      9.29%     34.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12753132     65.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            19399090                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.209351                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.208813                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 3830222                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              1506378                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 12524655                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1358919                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                178916                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              724129                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                19999                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              26360735                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                25108                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                178916                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 4070988                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 534245                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        197455                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 13632050                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               785436                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              26096824                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                684028                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                   282                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           35507476                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            121987778                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        35330015                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             27560093                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 7947383                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             14510                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          3954                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   832309                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             2458237                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2216294                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            95925                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          413766                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  25574042                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               5920                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 21471721                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           663456                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        4928816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     19815377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            39                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     19399090                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.106842                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.562423                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            2142566     11.04%     11.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13041327     67.23%     78.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4215197     21.73%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       19399090                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               12344551     93.45%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                474581      3.59%     97.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               391082      2.96%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             16774574     78.12%     78.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              329161      1.53%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11961      0.06%     79.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     79.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2344323     10.92%     90.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2011686      9.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              21471721                       # Type of FU issued
system.cpu0.iq.rate                          1.105457                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   13210214                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.615238                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          76216170                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         30509007                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     21287620                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              34681919                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           67173                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       385686                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          247                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       288072                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        94223                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                178916                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 525280                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                12158                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           25579983                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            36881                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              2458237                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             2216294                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              3924                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     7                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           247                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        101803                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        81755                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              183558                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             21412160                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2323566                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            59561                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           21                       # number of nop insts executed
system.cpu0.iew.exec_refs                     4326644                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 3138873                       # Number of branches executed
system.cpu0.iew.exec_stores                   2003078                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.102390                       # Inst execution rate
system.cpu0.iew.wb_sent                      21292284                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     21287636                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 14389922                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 35701167                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.095979                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.403066                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        4928800                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           5881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           176823                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     18694974                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.104636                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.941487                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      2959401     15.83%     15.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13035527     69.73%     85.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1624426      8.69%     94.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       511553      2.74%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       298915      1.60%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       105756      0.57%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        65303      0.35%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        36894      0.20%     99.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        57199      0.31%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     18694974                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            17753957                       # Number of instructions committed
system.cpu0.commit.committedOps              20651146                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       4000773                       # Number of memory references committed
system.cpu0.commit.loads                      2072551                       # Number of loads committed
system.cpu0.commit.membars                       1996                       # Number of memory barriers committed
system.cpu0.commit.branches                   3068331                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 18649054                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              501326                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16323465     79.04%     79.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         314947      1.53%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     80.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11961      0.06%     80.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     80.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.63% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2072551     10.04%     90.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1928206      9.34%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20651146                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                57199                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    44215349                       # The number of ROB reads
system.cpu0.rob.rob_writes                   51864919                       # The number of ROB writes
system.cpu0.timesIdled                           1569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          24304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   17753957                       # Number of Instructions Simulated
system.cpu0.committedOps                     20651146                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.094032                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.094032                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.914050                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.914050                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                27135053                       # number of integer regfile reads
system.cpu0.int_regfile_writes               15672963                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                 71164866                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                12462569                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                4206720                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  5861                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             6227                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          296.230431                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3898063                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             6670                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           584.417241                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   296.230431                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.578575                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.578575                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          7831621                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         7831621                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      2009776                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2009776                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1884246                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1884246                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1983                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1983                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1986                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1986                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3894022                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3894022                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3894022                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3894022                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         7878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7878                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         6566                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6566                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data           12                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            9                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        14444                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14444                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        14444                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14444                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    131666000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    131666000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    139244998                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    139244998                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       186000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       186000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        63000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        63000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    270910998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    270910998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    270910998                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    270910998                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2017654                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2017654                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1890812                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1890812                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1995                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1995                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3908466                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3908466                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3908466                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3908466                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.003905                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003905                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.003473                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003473                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.006015                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006015                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.004511                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004511                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.003696                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003696                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.003696                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003696                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 16713.125159                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16713.125159                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 21206.975023                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21206.975023                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        15500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        15500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 18755.953891                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18755.953891                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 18755.953891                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18755.953891                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    25.833333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         2192                       # number of writebacks
system.cpu0.dcache.writebacks::total             2192                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         3485                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3485                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         4218                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4218                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data           12                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         7703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         7703                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7703                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         4393                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4393                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         2348                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2348                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            9                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         6741                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6741                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         6741                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6741                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     72181000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     72181000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     46167499                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     46167499                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        45000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        45000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    118348499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    118348499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    118348499                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    118348499                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.002177                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002177                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.001242                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001242                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.004511                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004511                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.001725                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001725                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.001725                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001725                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 16430.912816                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16430.912816                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 19662.478279                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19662.478279                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         5000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         5000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 17556.519656                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17556.519656                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 17556.519656                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17556.519656                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            41169                       # number of replacements
system.cpu0.icache.tags.tagsinuse          423.230091                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3181472                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            41654                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            76.378547                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   423.230091                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.826621                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.826621                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          203                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6488560                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6488560                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      3181472                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3181472                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      3181472                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3181472                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      3181472                       # number of overall hits
system.cpu0.icache.overall_hits::total        3181472                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        41981                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        41981                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        41981                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         41981                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        41981                       # number of overall misses
system.cpu0.icache.overall_misses::total        41981                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    720298000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    720298000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    720298000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    720298000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    720298000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    720298000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      3223453                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3223453                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      3223453                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3223453                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      3223453                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3223453                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.013024                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013024                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.013024                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013024                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.013024                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013024                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 17157.714204                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17157.714204                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 17157.714204                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17157.714204                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 17157.714204                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17157.714204                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        41169                       # number of writebacks
system.cpu0.icache.writebacks::total            41169                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          327                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          327                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          327                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          327                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          327                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          327                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        41654                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        41654                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        41654                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        41654                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        41654                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        41654                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    630467500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    630467500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    630467500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    630467500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    630467500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    630467500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.012922                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012922                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.012922                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012922                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.012922                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012922                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 15135.821290                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15135.821290                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 15135.821290                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15135.821290                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 15135.821290                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15135.821290                       # average overall mshr miss latency
system.cpu1.branchPred.lookups                2859734                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2014665                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           180978                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1180074                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1096986                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.959086                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 365560                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             15050                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups          23195                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits             21954                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            1241                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         1426                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    19423393000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        14046065                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           2591661                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      17278626                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    2859734                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1484500                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     11267141                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 366325                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.CacheLines                  2209645                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                32047                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          14041975                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.425110                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.858312                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 3456486     24.62%     24.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1159614      8.26%     32.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9425875     67.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            14041975                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.203597                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.230140                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 2544928                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1321186                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  8786802                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1226070                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                162979                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              498806                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                20616                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              19188544                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                24410                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                162979                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 2754079                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 501570                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        142766                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  9796362                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               684209                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              18943172                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                608360                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                    30                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           27969213                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             89098477                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        26639309                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             20366750                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 7602463                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             10698                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          2157                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   715984                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1184536                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1190507                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            37760                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          329959                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  18456234                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               2171                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 14508841                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           630993                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        4642999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     18737466                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     14041975                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.033248                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.529620                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            1743694     12.42%     12.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           10087721     71.84%     84.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2210560     15.74%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       14041975                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                9189822     97.15%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     97.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                149445      1.58%     98.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               120502      1.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12177272     83.93%     83.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              279804      1.93%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc         10571      0.07%     85.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     85.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1036507      7.14%     93.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1004687      6.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              14508841                       # Type of FU issued
system.cpu1.iq.rate                          1.032947                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    9459769                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.652000                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          53150419                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         23101493                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     14394659                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              23968610                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            5259                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       352943                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       253338                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        43558                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                162979                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 495244                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                 8483                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           18458407                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            29868                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1184536                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1190507                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              2151                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            89                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         89855                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        77836                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              167691                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             14462440                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1018635                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            46401                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                     2017542                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1981177                       # Number of branches executed
system.cpu1.iew.exec_stores                    998907                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.029644                       # Inst execution rate
system.cpu1.iew.wb_sent                      14398397                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     14394659                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 10266403                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 27477606                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.024818                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.373628                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        4643000                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           2161                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           160795                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     13383775                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.032250                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.829463                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      2107387     15.75%     15.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9888982     73.89%     89.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       836368      6.25%     95.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       236796      1.77%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       179366      1.34%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        54613      0.41%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        35738      0.27%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        17857      0.13%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        26668      0.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     13383775                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            11956063                       # Number of instructions committed
system.cpu1.commit.committedOps              13815406                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1768762                       # Number of memory references committed
system.cpu1.commit.loads                       831593                       # Number of loads committed
system.cpu1.commit.membars                         20                       # Number of memory barriers committed
system.cpu1.commit.branches                   1920691                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 12569599                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              338952                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11768806     85.19%     85.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         267267      1.93%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     87.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc        10571      0.08%     87.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     87.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         831593      6.02%     93.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        937169      6.78%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         13815406                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                26668                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    31813321                       # The number of ROB reads
system.cpu1.rob.rob_writes                   37574383                       # The number of ROB writes
system.cpu1.timesIdled                            838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       32928                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   11956063                       # Number of Instructions Simulated
system.cpu1.committedOps                     13815406                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.174807                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.174807                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.851204                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.851204                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                19141158                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11335145                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 46559162                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 9699035                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                1898442                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  2166                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements               70                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          136.851396                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1776702                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              220                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          8075.918182                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   136.851396                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.267288                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.267288                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          150                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.292969                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3581833                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3581833                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data       855745                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         855745                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       934566                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        934566                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data           16                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data           15                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1790311                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1790311                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1790311                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1790311                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          201                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          201                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          242                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          242                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            5                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          443                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           443                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          443                       # number of overall misses
system.cpu1.dcache.overall_misses::total          443                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      4662000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      4662000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     10712499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10712499                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        24000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        35000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        35000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     15374499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     15374499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     15374499                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     15374499                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       855946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       855946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       934808                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       934808                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1790754                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1790754                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1790754                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1790754                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000235                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000259                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000259                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000247                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000247                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000247                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000247                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 23194.029851                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23194.029851                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 44266.524793                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44266.524793                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         6000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         6000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         7000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 34705.415350                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34705.415350                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 34705.415350                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34705.415350                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks           22                       # number of writebacks
system.cpu1.dcache.writebacks::total               22                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           39                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          142                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data            4                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          181                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          162                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          100                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            5                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          262                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          262                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      3419000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      3419000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      4362000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4362000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        25000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        25000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      7781000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      7781000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      7781000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      7781000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000146                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000146                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000146                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000146                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 21104.938272                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21104.938272                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        43620                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        43620                       # average WriteReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         5000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         5000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 29698.473282                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29698.473282                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 29698.473282                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29698.473282                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            19145                       # number of replacements
system.cpu1.icache.tags.tagsinuse          234.020981                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2189956                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19392                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           112.930899                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   234.020981                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.457072                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.457072                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.482422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4438682                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4438682                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      2189956                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2189956                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2189956                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2189956                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2189956                       # number of overall hits
system.cpu1.icache.overall_hits::total        2189956                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        19689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        19689                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        19689                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         19689                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        19689                       # number of overall misses
system.cpu1.icache.overall_misses::total        19689                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    328452000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    328452000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    328452000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    328452000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    328452000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    328452000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2209645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2209645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2209645                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2209645                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2209645                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2209645                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.008910                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008910                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.008910                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008910                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008910                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008910                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16682.005181                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16682.005181                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16682.005181                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16682.005181                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16682.005181                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16682.005181                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        19145                       # number of writebacks
system.cpu1.icache.writebacks::total            19145                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          297                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          297                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          297                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        19392                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19392                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        19392                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19392                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        19392                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19392                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    287421500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    287421500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    287421500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    287421500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    287421500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    287421500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.008776                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008776                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.008776                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008776                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.008776                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008776                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14821.653259                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14821.653259                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14821.653259                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14821.653259                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14821.653259                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14821.653259                       # average overall mshr miss latency
system.cpu2.branchPred.lookups                2873812                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          2006305                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           170168                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             1198229                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                1112790                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.869560                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 377374                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             15738                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups          26315                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits             25271                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            1044                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         1103                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON    19423393000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        14161207                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           2634763                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      17300455                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    2873812                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1515435                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     11350837                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 344131                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.CacheLines                  2238855                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                29882                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          14157676                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.422672                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.858930                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 3495105     24.69%     24.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1183413      8.36%     33.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9479158     66.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            14157676                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.202936                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.221679                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 2579235                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              1343684                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  8797565                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1284128                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                153054                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              508989                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                19369                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              19319018                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                24064                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                153054                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 2792062                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 486148                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        121002                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  9860812                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               744588                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              19091542                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                654945                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands           27991126                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             89942827                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        26803821                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             20727404                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 7263722                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts              9348                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          1902                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   779578                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1231586                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1259010                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            43957                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          349738                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  18642111                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               1937                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 14843628                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           600843                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        4468561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     18103798                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            18                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     14157676                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.048451                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.529043                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            1654915     11.69%     11.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           10161894     71.78%     83.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2340867     16.53%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       14157676                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                9414865     97.12%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     97.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                151681      1.56%     98.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               127209      1.31%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             12385640     83.44%     83.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              285869      1.93%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          9046      0.06%     85.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     85.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1091746      7.35%     92.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1071327      7.22%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              14843628                       # Type of FU issued
system.cpu2.iq.rate                          1.048189                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    9693755                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.653058                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          54139530                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         23112713                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     14725402                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              24537383                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads            6276                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       347505                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          104                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       250660                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        51936                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                153054                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 482384                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                 7299                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           18644050                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            26524                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1231586                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1259010                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              1889                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           104                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         86496                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        70966                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              157462                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             14802231                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1075988                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            41397                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            2                       # number of nop insts executed
system.cpu2.iew.exec_refs                     2142030                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 2042065                       # Number of branches executed
system.cpu2.iew.exec_stores                   1066042                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.045266                       # Inst execution rate
system.cpu2.iew.wb_sent                      14729200                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     14725402                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 10509284                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 28263564                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.039841                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.371832                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        4468562                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls           1919                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           151157                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     13522235                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.048309                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.844612                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      2038525     15.08%     15.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     10031960     74.19%     89.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       857058      6.34%     95.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       262054      1.94%     97.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       186684      1.38%     98.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        58197      0.43%     99.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        38789      0.29%     99.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        18950      0.14%     99.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        30018      0.22%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     13522235                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            12189989                       # Number of instructions committed
system.cpu2.commit.committedOps              14175487                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1892431                       # Number of memory references committed
system.cpu2.commit.loads                       884081                       # Number of loads committed
system.cpu2.commit.membars                         48                       # Number of memory barriers committed
system.cpu2.commit.branches                   1981637                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 12905527                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              359200                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        12001381     84.66%     84.66% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         272629      1.92%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     86.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         9046      0.06%     86.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     86.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         884081      6.24%     92.89% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1008350      7.11%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         14175487                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                30018                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    32134288                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37924523                       # The number of ROB writes
system.cpu2.timesIdled                           1013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       34800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   12189989                       # Number of Instructions Simulated
system.cpu2.committedOps                     14175487                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.161708                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.161708                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.860802                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.860802                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                19545591                       # number of integer regfile reads
system.cpu2.int_regfile_writes               11552332                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 47793463                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 9774272                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                2002078                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  1927                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements               53                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          157.199540                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1906353                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              240                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          7943.137500                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   157.199540                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.307030                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.307030                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          187                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.365234                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3846040                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3846040                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data       917605                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         917605                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1004653                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1004653                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data           39                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           39                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data           38                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1922258                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1922258                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1922258                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1922258                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          221                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          221                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          301                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          301                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            9                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           10                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          522                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           522                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          522                       # number of overall misses
system.cpu2.dcache.overall_misses::total          522                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      4175000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      4175000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     14358499                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     14358499                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        54000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        54000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        70000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        70000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     18533499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     18533499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     18533499                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     18533499                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       917826                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       917826                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1004954                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1004954                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1922780                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1922780                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1922780                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1922780                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000241                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000241                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000300                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000300                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.208333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.208333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000271                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000271                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 18891.402715                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 18891.402715                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 47702.654485                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 47702.654485                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         6000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         6000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         7000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 35504.787356                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35504.787356                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 35504.787356                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35504.787356                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu2.dcache.writebacks::total               10                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           46                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          156                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          156                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data            9                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          202                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          202                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          202                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          202                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          175                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          175                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          145                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           10                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          320                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          320                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          320                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          320                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      2945000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      2945000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      7127000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      7127000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        50000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        50000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     10072000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     10072000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     10072000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     10072000                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000144                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000166                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000166                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000166                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000166                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 16828.571429                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16828.571429                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 49151.724138                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 49151.724138                       # average WriteReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         5000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         5000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data        31475                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        31475                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data        31475                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total        31475                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            20437                       # number of replacements
system.cpu2.icache.tags.tagsinuse          236.000854                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2217901                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            20685                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           107.222673                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   236.000854                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.460939                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.460939                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4498395                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4498395                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      2217901                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2217901                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2217901                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2217901                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2217901                       # number of overall hits
system.cpu2.icache.overall_hits::total        2217901                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        20954                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        20954                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        20954                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         20954                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        20954                       # number of overall misses
system.cpu2.icache.overall_misses::total        20954                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    346065000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    346065000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    346065000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    346065000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    346065000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    346065000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2238855                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2238855                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2238855                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2238855                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2238855                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2238855                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.009359                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009359                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.009359                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009359                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.009359                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009359                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16515.462442                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16515.462442                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16515.462442                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16515.462442                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16515.462442                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16515.462442                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        20437                       # number of writebacks
system.cpu2.icache.writebacks::total            20437                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          269                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          269                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          269                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          269                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          269                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          269                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        20685                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        20685                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        20685                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        20685                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        20685                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        20685                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    302941000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    302941000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    302941000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    302941000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    302941000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    302941000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.009239                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009239                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.009239                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009239                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.009239                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009239                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14645.443558                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14645.443558                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14645.443558                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14645.443558                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14645.443558                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14645.443558                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1072.368230                       # Cycle average of tags in use
system.l2.tags.total_refs                      114761                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1555                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     73.801286                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst       483.360882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       291.353050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        99.440104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        75.409830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        34.725486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        88.078879                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.014751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.008891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.003035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.032726                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1555                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          435                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1003                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.047455                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    117922                       # Number of tag accesses
system.l2.tags.data_accesses                   117922                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         2224                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2224                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        25295                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            25295                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data                5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              2005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2028                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst          40898                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst          19280                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          20636                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              80814                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data          4101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data            93                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data            95                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4289                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                40898                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 6106                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                19280                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  110                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                20636                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                  101                       # number of demand (read+write) hits
system.l2.demand_hits::total                    87131                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst               40898                       # number of overall hits
system.l2.overall_hits::cpu0.data                6106                       # number of overall hits
system.l2.overall_hits::cpu1.inst               19280                       # number of overall hits
system.l2.overall_hits::cpu1.data                 110                       # number of overall hits
system.l2.overall_hits::cpu2.inst               20636                       # number of overall hits
system.l2.overall_hits::cpu2.data                 101                       # number of overall hits
system.l2.overall_hits::total                   87131                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data             311                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              63                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 481                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst          756                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst          112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              917                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data          159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data           29                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             208                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                756                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                470                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                 92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 49                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                127                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1606                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               756                       # number of overall misses
system.l2.overall_misses::cpu0.data               470                       # number of overall misses
system.l2.overall_misses::cpu1.inst               112                       # number of overall misses
system.l2.overall_misses::cpu1.data                92                       # number of overall misses
system.l2.overall_misses::cpu2.inst                49                       # number of overall misses
system.l2.overall_misses::cpu2.data               127                       # number of overall misses
system.l2.overall_misses::total                  1606                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu0.data     19139000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      3867500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data      6617000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      29623500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst     46283000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst      6763500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst      2937500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55984000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data      9822500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data      1759500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data      1186000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12768000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     46283000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     28961500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      6763500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      5627000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2937500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data      7803000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         98375500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     46283000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     28961500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      6763500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      5627000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2937500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data      7803000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        98375500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         2224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        25295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        25295                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          2316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data            80                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst        41654                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst        19392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        20685                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          81731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data         4260                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data          115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst            41654                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             6576                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            19392                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data              202                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            20685                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data              228                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                88737                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst           41654                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            6576                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           19392                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data             202                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           20685                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data             228                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               88737                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.134283                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.787500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.946903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.191710                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.018150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.005776                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.002369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011220                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.037324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.237705                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.173913                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046253                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.018150                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.071472                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.005776                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.455446                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.002369                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.557018                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018098                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.018150                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.071472                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.005776                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.455446                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.002369                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.557018                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018098                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61540.192926                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61388.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61841.121495                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61587.318087                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61220.899471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 60388.392857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 59948.979592                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61051.254089                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61776.729560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 60672.413793                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data        59300                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61384.615385                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61220.899471                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61620.212766                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 60388.392857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61163.043478                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 59948.979592                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 61440.944882                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61254.981320                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61220.899471                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61620.212766                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 60388.392857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61163.043478                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 59948.979592                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 61440.944882                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61254.981320                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            31                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           20                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  51                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 51                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu0.data          311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data           63                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            481                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst          750                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst          101                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst           35                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          886                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data          151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data           23                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data           14                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          188                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           462                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data            86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1555                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1555                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     16029000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      3237500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      5547000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24813500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst     38509500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      5163500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst      1802000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45475000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data      7856500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data      1181500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data       720000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9758000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     38509500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     23885500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      5163500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data      4419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      1802000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data      6267000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     80046500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     38509500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     23885500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      5163500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data      4419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      1802000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data      6267000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     80046500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.134283                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.787500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.946903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.191710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.018005                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.005208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.001692                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010840                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.035446                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.188525                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.121739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041806                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.018005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.070255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.005208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.425743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.001692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.530702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017524                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.018005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.070255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.005208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.425743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.001692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.530702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017524                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51540.192926                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51388.888889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51841.121495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51587.318087                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst        51346                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51123.762376                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 51485.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51326.185102                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 52029.801325                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51369.565217                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51428.571429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51904.255319                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst        51346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51700.216450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 51123.762376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51383.720930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 51485.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51793.388430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51476.848875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst        51346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51700.216450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 51123.762376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51383.720930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 51485.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51793.388430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51476.848875                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1862                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           99                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1074                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               75                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::ReadExReq               481                       # Transaction distribution
system.membus.trans_dist::ReadExResp              481                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1074                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         3209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port        99520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   99520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               99                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1862                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1862    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1862                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2616784                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7775000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       176179                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        45486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       101946                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  19423393000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             86460                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2224                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        80751                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4126                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              81                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            105                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2513                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2513                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         81731                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4729                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       124477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        19558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        57929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        61807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                264922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5300672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       561152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2466368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        14336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2631808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        15232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10989568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             335                       # Total snoops (count)
system.tol2bus.snoopTraffic                     15104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            89078                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.348953                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.272300                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28748     32.27%     32.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17966     20.17%     52.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35895     40.30%     92.74% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    233      0.26%     93.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1473      1.65%     94.65% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   4763      5.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              89078                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          171064500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          62494473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10099469                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          29105964                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            382490                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          31051451                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            456490                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
