// Seed: 3829229740
module module_0 (
    output wor id_0,
    output wor id_1
);
  logic id_3;
  ;
  wire id_4;
  assign id_4 = ((id_3));
  wire id_5;
  assign id_3 = (-1);
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input wand id_2,
    output wire id_3,
    input uwire id_4,
    input supply0 id_5,
    input wire id_6,
    input wand id_7,
    input wor id_8,
    output wor id_9
);
  logic id_11;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
