{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725377200094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725377200096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 11:26:40 2024 " "Processing started: Tue Sep 03 11:26:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725377200096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377200096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_nes -c fpga_nes " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_nes -c fpga_nes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377200096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725377200583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725377200583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cmn/uart/uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hw/src/cmn/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_baud_clk " "Found entity 1: uart_baud_clk" {  } { { "hw/src/cmn/uart/uart_baud_clk.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_baud_clk.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209046 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_rx " "Found entity 2: uart_rx" {  } { { "hw/src/cmn/uart/uart_rx.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_rx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209046 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_tx " "Found entity 3: uart_tx" {  } { { "hw/src/cmn/uart/uart_tx.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_tx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209046 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo " "Found entity 4: fifo" {  } { { "hw/src/cmn/fifo/fifo.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/fifo/fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209046 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart " "Found entity 5: uart" {  } { { "hw/src/cmn/uart/uart.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cart/cart.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cart/cart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cart " "Found entity 1: cart" {  } { { "hw/src/cart/cart.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cart/cart.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cmn/block_ram/block_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file hw/src/cmn/block_ram/block_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync " "Found entity 1: dual_port_ram_sync" {  } { { "hw/src/cmn/block_ram/block_ram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/block_ram/block_ram.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209053 ""} { "Info" "ISGN_ENTITY_NAME" "2 single_port_ram_sync " "Found entity 2: single_port_ram_sync" {  } { { "hw/src/cmn/block_ram/block_ram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/block_ram/block_ram.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cmn/vga_sync/vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cmn/vga_sync/vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "hw/src/cmn/vga_sync/vga_sync.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/vga_sync/vga_sync.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_triangle.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_triangle.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_triangle " "Found entity 1: apu_triangle" {  } { { "hw/src/cpu/apu/apu_triangle.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_triangle.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_pulse " "Found entity 1: apu_pulse" {  } { { "hw/src/cpu/apu/apu_pulse.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_pulse.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_noise.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_noise.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_noise " "Found entity 1: apu_noise" {  } { { "hw/src/cpu/apu/apu_noise.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_noise.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_mixer " "Found entity 1: apu_mixer" {  } { { "hw/src/cpu/apu/apu_mixer.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_mixer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_length_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_length_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_length_counter " "Found entity 1: apu_length_counter" {  } { { "hw/src/cpu/apu/apu_length_counter.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_length_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_frame_counter " "Found entity 1: apu_frame_counter" {  } { { "hw/src/cpu/apu/apu_frame_counter.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_frame_counter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_envelope_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_envelope_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_envelope_generator " "Found entity 1: apu_envelope_generator" {  } { { "hw/src/cpu/apu/apu_envelope_generator.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_envelope_generator.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_div.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_div " "Found entity 1: apu_div" {  } { { "hw/src/cpu/apu/apu_div.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_div.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu " "Found entity 1: apu" {  } { { "hw/src/cpu/apu/apu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/sprdma.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/sprdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprdma " "Found entity 1: sprdma" {  } { { "hw/src/cpu/sprdma.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/sprdma.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/rp2a03.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/rp2a03.v" { { "Info" "ISGN_ENTITY_NAME" "1 rp2a03 " "Found entity 1: rp2a03" {  } { { "hw/src/cpu/rp2a03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/rp2a03.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/jp.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/jp.v" { { "Info" "ISGN_ENTITY_NAME" "1 jp " "Found entity 1: jp" {  } { { "hw/src/cpu/jp.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/jp.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/hci/hci.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/hci/hci.v" { { "Info" "ISGN_ENTITY_NAME" "1 hci " "Found entity 1: hci" {  } { { "hw/src/hci/hci.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/hci/hci.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/ppu/ppu_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_vga " "Found entity 1: ppu_vga" {  } { { "hw/src/ppu/ppu_vga.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_vga.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/ppu/ppu_spr.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu_spr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_spr " "Found entity 1: ppu_spr" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/ppu/ppu_ri.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu_ri.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_ri " "Found entity 1: ppu_ri" {  } { { "hw/src/ppu/ppu_ri.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_ri.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/ppu/ppu_bg.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu_bg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_bg " "Found entity 1: ppu_bg" {  } { { "hw/src/ppu/ppu_bg.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_bg.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/ppu/ppu.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu " "Found entity 1: ppu" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/wram.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/wram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wram " "Found entity 1: wram" {  } { { "hw/src/wram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/wram.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/vram.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "hw/src/vram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/vram.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/nes_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/nes_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 nes_top " "Found entity 1: nes_top" {  } { { "hw/src/nes_top.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/nes_top.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file program_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_rom " "Found entity 1: program_rom" {  } { { "program_rom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/program_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 character_rom " "Found entity 1: character_rom" {  } { { "character_rom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/character_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll " "Found entity 1: clk_pll" {  } { { "clk_pll.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/clk_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll/clk_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll/clk_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll_0002 " "Found entity 1: clk_pll_0002" {  } { { "clk_pll/clk_pll_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/clk_pll/clk_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377209126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377209126 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero_adl0 cpu.v(2034) " "Verilog HDL Implicit Net warning at cpu.v(2034): created implicit net for \"zero_adl0\"" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 2034 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725377209130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero_adl1 cpu.v(2035) " "Verilog HDL Implicit Net warning at cpu.v(2035): created implicit net for \"zero_adl1\"" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 2035 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725377209130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero_adl2 cpu.v(2036) " "Verilog HDL Implicit Net warning at cpu.v(2036): created implicit net for \"zero_adl2\"" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 2036 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725377209130 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(223) " "Verilog HDL or VHDL warning at ppu.v(223): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 223 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(224) " "Verilog HDL or VHDL warning at ppu.v(224): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 224 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(225) " "Verilog HDL or VHDL warning at ppu.v(225): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 225 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(226) " "Verilog HDL or VHDL warning at ppu.v(226): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 226 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(227) " "Verilog HDL or VHDL warning at ppu.v(227): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 227 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(228) " "Verilog HDL or VHDL warning at ppu.v(228): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 228 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(229) " "Verilog HDL or VHDL warning at ppu.v(229): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 229 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(230) " "Verilog HDL or VHDL warning at ppu.v(230): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 230 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(231) " "Verilog HDL or VHDL warning at ppu.v(231): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 231 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(232) " "Verilog HDL or VHDL warning at ppu.v(232): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(233) " "Verilog HDL or VHDL warning at ppu.v(233): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 233 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(234) " "Verilog HDL or VHDL warning at ppu.v(234): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 234 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(235) " "Verilog HDL or VHDL warning at ppu.v(235): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 235 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(236) " "Verilog HDL or VHDL warning at ppu.v(236): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 236 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(237) " "Verilog HDL or VHDL warning at ppu.v(237): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 237 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(238) " "Verilog HDL or VHDL warning at ppu.v(238): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 238 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(239) " "Verilog HDL or VHDL warning at ppu.v(239): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209164 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(240) " "Verilog HDL or VHDL warning at ppu.v(240): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 240 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209164 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(241) " "Verilog HDL or VHDL warning at ppu.v(241): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 241 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209164 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(242) " "Verilog HDL or VHDL warning at ppu.v(242): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 242 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209164 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(243) " "Verilog HDL or VHDL warning at ppu.v(243): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 243 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209164 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(244) " "Verilog HDL or VHDL warning at ppu.v(244): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 244 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209164 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(245) " "Verilog HDL or VHDL warning at ppu.v(245): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209164 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(246) " "Verilog HDL or VHDL warning at ppu.v(246): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 246 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209164 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(247) " "Verilog HDL or VHDL warning at ppu.v(247): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 247 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209164 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(248) " "Verilog HDL or VHDL warning at ppu.v(248): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209164 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(249) " "Verilog HDL or VHDL warning at ppu.v(249): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 249 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209164 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(250) " "Verilog HDL or VHDL warning at ppu.v(250): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 250 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725377209164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725377209254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_baud_clk uart_baud_clk:uart_baud_clk_blk " "Elaborating entity \"uart_baud_clk\" for hierarchy \"uart_baud_clk:uart_baud_clk_blk\"" {  } { { "hw/src/cmn/uart/uart.v" "uart_baud_clk_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725377209319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_baud_clk.v(41) " "Verilog HDL assignment warning at uart_baud_clk.v(41): truncated value with size 32 to match size of target (16)" {  } { { "hw/src/cmn/uart/uart_baud_clk.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_baud_clk.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725377209319 "|uart|uart_baud_clk:uart_baud_clk_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_blk " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_blk\"" {  } { { "hw/src/cmn/uart/uart.v" "uart_rx_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725377209340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_rx.v(45) " "Verilog HDL assignment warning at uart_rx.v(45): truncated value with size 32 to match size of target (6)" {  } { { "hw/src/cmn/uart/uart_rx.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_rx.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725377209340 "|uart|uart_rx:uart_rx_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_blk " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_blk\"" {  } { { "hw/src/cmn/uart/uart.v" "uart_tx_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725377209349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_tx.v(45) " "Verilog HDL assignment warning at uart_tx.v(45): truncated value with size 32 to match size of target (6)" {  } { { "hw/src/cmn/uart/uart_tx.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_tx.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725377209350 "|uart|uart_tx:uart_tx_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:uart_rx_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:uart_rx_fifo\"" {  } { { "hw/src/cmn/uart/uart.v" "uart_rx_fifo" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725377209387 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fifo:uart_tx_fifo\|q_data_array_rtl_0 " "Inferred RAM node \"fifo:uart_tx_fifo\|q_data_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1725377209877 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fifo:uart_rx_fifo\|q_data_array_rtl_0 " "Inferred RAM node \"fifo:uart_rx_fifo\|q_data_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1725377209879 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fifo:uart_tx_fifo\|q_data_array " "RAM logic \"fifo:uart_tx_fifo\|q_data_array\" is uninferred due to asynchronous read logic" {  } { { "hw/src/cmn/fifo/fifo.v" "q_data_array" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/fifo/fifo.v" 53 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1725377209879 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fifo:uart_rx_fifo\|q_data_array " "RAM logic \"fifo:uart_rx_fifo\|q_data_array\" is uninferred due to asynchronous read logic" {  } { { "hw/src/cmn/fifo/fifo.v" "q_data_array" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/fifo/fifo.v" 53 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1725377209879 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1725377209879 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo:uart_tx_fifo\|q_data_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo:uart_tx_fifo\|q_data_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo:uart_rx_fifo\|q_data_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo:uart_rx_fifo\|q_data_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725377210005 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725377210005 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1725377210005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:uart_tx_fifo\|altsyncram:q_data_array_rtl_0 " "Elaborated megafunction instantiation \"fifo:uart_tx_fifo\|altsyncram:q_data_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725377210095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:uart_tx_fifo\|altsyncram:q_data_array_rtl_0 " "Instantiated megafunction \"fifo:uart_tx_fifo\|altsyncram:q_data_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725377210095 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725377210095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edi1 " "Found entity 1: altsyncram_edi1" {  } { { "db/altsyncram_edi1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/db/altsyncram_edi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725377210138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377210138 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "parity_err GND " "Pin \"parity_err\" is stuck at GND" {  } { { "hw/src/cmn/uart/uart.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725377210417 "|uart|parity_err"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725377210417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725377210509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk_pll 16 " "Ignored 16 assignments for entity \"clk_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk_pll -sip clk_pll.sip -library lib_clk_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk_pll -sip clk_pll.sip -library lib_clk_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725377210879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity clk_pll -sip clk_pll.sip -library lib_clk_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity clk_pll -sip clk_pll.sip -library lib_clk_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725377210879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk_pll -sip clk_pll.sip -library lib_clk_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk_pll -sip clk_pll.sip -library lib_clk_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1725377210879 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1725377210879 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk_pll_0002 318 " "Ignored 318 assignments for entity \"clk_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1725377210879 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725377211141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725377211141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "396 " "Implemented 396 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725377211252 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725377211252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "355 " "Implemented 355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725377211252 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1725377211252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725377211252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725377211272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 11:26:51 2024 " "Processing ended: Tue Sep 03 11:26:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725377211272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725377211272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725377211272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725377211272 ""}
