Info: constraining clock net 'clk100' to 62.25 MHz
Info: constraining clock net 'clk' to 12.00 MHz
Info: constrained 'led1' to bel 'X10/Y33/io1'
Info: constrained 'led2' to bel 'X7/Y0/io1'
Info: constrained 'clk' to bel 'X16/Y0/io1'
Info: constrained 'runn' to bel 'X5/Y33/io0'
Info: constrained 'EMAn[0]' to bel 'X15/Y0/io1'
Info: constrained 'EMAn[1]' to bel 'X14/Y0/io1'
Info: constrained 'EMAn[2]' to bel 'X5/Y0/io1'
Info: constrained 'An[0]' to bel 'X4/Y0/io0'
Info: constrained 'An[1]' to bel 'X8/Y0/io0'
Info: constrained 'An[2]' to bel 'X0/Y6/io0'
Info: constrained 'An[3]' to bel 'X0/Y11/io1'
Info: constrained 'An[4]' to bel 'X0/Y18/io0'
Info: constrained 'An[5]' to bel 'X0/Y16/io1'
Info: constrained 'An[6]' to bel 'X0/Y17/io0'
Info: constrained 'An[7]' to bel 'X0/Y25/io0'
Info: constrained 'An[8]' to bel 'X0/Y30/io0'
Info: constrained 'An[9]' to bel 'X0/Y27/io1'
Info: constrained 'An[10]' to bel 'X2/Y33/io0'
Info: constrained 'An[11]' to bel 'X3/Y33/io1'
Info: constrained 'dsn[11]' to bel 'X8/Y33/io1'
Info: constrained 'dsn[10]' to bel 'X4/Y33/io0'
Info: constrained 'dsn[9]' to bel 'X3/Y33/io0'
Info: constrained 'dsn[8]' to bel 'X0/Y30/io1'
Info: constrained 'dsn[7]' to bel 'X0/Y27/io0'
Info: constrained 'dsn[6]' to bel 'X0/Y25/io1'
Info: constrained 'dsn[5]' to bel 'X0/Y21/io0'
Info: constrained 'dsn[4]' to bel 'X0/Y17/io1'
Info: constrained 'dsn[3]' to bel 'X0/Y16/io0'
Info: constrained 'dsn[2]' to bel 'X0/Y18/io1'
Info: constrained 'dsn[1]' to bel 'X0/Y6/io1'
Info: constrained 'dsn[0]' to bel 'X0/Y4/io1'
Info: constrained 'sw' to bel 'X33/Y5/io1'
Info: constrained 'tx' to bel 'X33/Y11/io0'
Info: constrained 'rx' to bel 'X33/Y15/io0'
Info: constrained 'sr[0]' to bel 'X33/Y10/io1'
Info: constrained 'sr[1]' to bel 'X33/Y4/io0'
Info: constrained 'sr[2]' to bel 'X33/Y2/io1'
Info: constrained 'sr[3]' to bel 'X33/Y1/io0'
Info: constrained 'sr[4]' to bel 'X17/Y0/io0'
Info: constrained 'sr[5]' to bel 'X33/Y1/io1'
Info: constrained 'sr[6]' to bel 'X33/Y2/io0'
Info: constrained 'sr[7]' to bel 'X33/Y3/io1'
Info: constrained 'sr[8]' to bel 'X33/Y5/io0'
Info: constrained 'sr[9]' to bel 'X33/Y6/io1'
Info: constrained 'sr[10]' to bel 'X33/Y17/io0'
Info: constrained 'sr[11]' to bel 'X33/Y16/io1'
Info: constrained 'addr_loadn' to bel 'X33/Y21/io1'
Info: constrained 'extd_addrn' to bel 'X33/Y23/io1'
Info: constrained 'clearn' to bel 'X33/Y24/io1'
Info: constrained 'contn' to bel 'X30/Y33/io1'
Info: constrained 'examn' to bel 'X28/Y33/io1'
Info: constrained 'halt' to bel 'X27/Y33/io0'
Info: constrained 'single_step' to bel 'X13/Y33/io1'
Info: constrained 'dep' to bel 'X11/Y33/io1'
Info: constrained 'dsel[0]' to bel 'X17/Y33/io0'
Info: constrained 'dsel[1]' to bel 'X14/Y33/io1'
Info: constrained 'dsel[2]' to bel 'X11/Y33/io0'
Info: constrained 'dsel[3]' to bel 'X25/Y33/io0'
Info: constrained 'dsel[4]' to bel 'X22/Y33/io1'
Info: constrained 'dsel[5]' to bel 'X26/Y33/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      870 LCs used as LUT4 only
Info:      259 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      137 LCs used as DFF only
Info: Packing carries..
Info:       21 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:       15 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'p1.uut' to X16/Y33/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'p1.uut' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'p1.uut' is constrained to 996.0 MHz
Info:   PLL 'p1.uut' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'pll_locked_buf_SB_DFF_Q_3_DFFLC' to X1/Y32/lc0
Info: Promoting globals..
Info: promoting clk100 (fanout 427)
Info: promoting dep_SB_LUT4_I0_O[0] [reset] (fanout 89)
Info: promoting clearn_SB_LUT4_I3_O[1] [reset] (fanout 78)
Info: promoting FP.trig_state_SB_LUT4_I3_O [reset] (fanout 26)
Info: promoting IM.lac_SB_DFFE_Q_E [cen] (fanout 24)
Info: promoting clk$SB_IO_IN (fanout 17)
Info: Constraining chains...
Info:       13 LCs used to legalise carry chains.
Info: Checksum: 0x9e723582

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x8302bb68

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1287/ 7680    16%
Info: 	        ICESTORM_RAM:    24/   32    75%
Info: 	               SB_IO:    60/  256    23%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 62 cells based on constraints.
Info: Creating initial analytic placement for 1160 cells, random placement wirelen = 39240.
Info:     at initial placer iter 0, wirelen = 1799
Info:     at initial placer iter 1, wirelen = 1674
Info:     at initial placer iter 2, wirelen = 1674
Info:     at initial placer iter 3, wirelen = 1687
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 1953, spread = 8187, legal = 8566; time = 0.04s
Info:     at iteration #1, type SB_GB: wirelen solved = 8551, spread = 8607, legal = 8599; time = 0.01s
Info:     at iteration #1, type ICESTORM_RAM: wirelen solved = 8272, spread = 10037, legal = 10064; time = 0.02s
Info:     at iteration #1, type ALL: wirelen solved = 1779, spread = 9954, legal = 11017; time = 0.05s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 3924, spread = 9445, legal = 9967; time = 0.04s
Info:     at iteration #2, type SB_GB: wirelen solved = 9938, spread = 9964, legal = 9967; time = 0.02s
Info:     at iteration #2, type ICESTORM_RAM: wirelen solved = 8762, spread = 9474, legal = 9727; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 1858, spread = 9298, legal = 10558; time = 0.05s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 4016, spread = 9016, legal = 9615; time = 0.04s
Info:     at iteration #3, type SB_GB: wirelen solved = 9589, spread = 9616, legal = 9620; time = 0.02s
Info:     at iteration #3, type ICESTORM_RAM: wirelen solved = 8611, spread = 9241, legal = 9654; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 2018, spread = 9042, legal = 9914; time = 0.05s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 4093, spread = 9370, legal = 9785; time = 0.04s
Info:     at iteration #4, type SB_GB: wirelen solved = 9767, spread = 9780, legal = 9785; time = 0.02s
Info:     at iteration #4, type ICESTORM_RAM: wirelen solved = 8813, spread = 9375, legal = 9864; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 2224, spread = 9031, legal = 10605; time = 0.05s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 4383, spread = 8951, legal = 9552; time = 0.04s
Info:     at iteration #5, type SB_GB: wirelen solved = 9521, spread = 9550, legal = 9592; time = 0.02s
Info:     at iteration #5, type ICESTORM_RAM: wirelen solved = 8317, spread = 9295, legal = 9501; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 2327, spread = 8837, legal = 10834; time = 0.05s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 4482, spread = 8858, legal = 9589; time = 0.04s
Info:     at iteration #6, type SB_GB: wirelen solved = 9577, spread = 9585, legal = 9589; time = 0.02s
Info:     at iteration #6, type ICESTORM_RAM: wirelen solved = 8394, spread = 9223, legal = 9571; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 2545, spread = 8582, legal = 10530; time = 0.05s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 4811, spread = 8588, legal = 9114; time = 0.04s
Info:     at iteration #7, type SB_GB: wirelen solved = 9096, spread = 9102, legal = 9114; time = 0.02s
Info:     at iteration #7, type ICESTORM_RAM: wirelen solved = 8105, spread = 8950, legal = 9215; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 2621, spread = 8301, legal = 10307; time = 0.06s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 4986, spread = 8844, legal = 9287; time = 0.04s
Info:     at iteration #8, type SB_GB: wirelen solved = 9260, spread = 9312, legal = 9321; time = 0.02s
Info:     at iteration #8, type ICESTORM_RAM: wirelen solved = 8217, spread = 8908, legal = 9312; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 3002, spread = 8153, legal = 10474; time = 0.05s
Info: HeAP Placer Time: 1.23s
Info:   of which solving equations: 0.83s
Info:   of which spreading cells: 0.09s
Info:   of which strict legalisation: 0.16s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 350, wirelen = 9914
Info:   at iteration #5: temp = 0.000000, timing cost = 336, wirelen = 8570
Info:   at iteration #10: temp = 0.000000, timing cost = 318, wirelen = 8032
Info:   at iteration #15: temp = 0.000000, timing cost = 312, wirelen = 7805
Info:   at iteration #20: temp = 0.000000, timing cost = 303, wirelen = 7504
Info:   at iteration #20: temp = 0.000000, timing cost = 289, wirelen = 7531 
Info: SA placement time 1.62s

Info: Max frequency for clock       'clk100_$glb_clk': 73.04 MHz (PASS at 62.25 MHz)
Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 362.19 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 3.24 ns
Info: Max delay <async>                       -> posedge clk100_$glb_clk      : 9.20 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> posedge clk100_$glb_clk      : 9.63 ns
Info: Max delay posedge clk100_$glb_clk       -> <async>                      : 6.63 ns

Info: Slack histogram:
Info:  legend: * represents 21 endpoint(s)
Info:          + represents [1,21) endpoint(s)
Info: [  2373,   6348) |*******+
Info: [  6348,  10323) |************************************************************ 
Info: [ 10323,  14298) |*******************************************+
Info: [ 14298,  18273) |******+
Info: [ 18273,  22248) | 
Info: [ 22248,  26223) | 
Info: [ 26223,  30198) | 
Info: [ 30198,  34173) | 
Info: [ 34173,  38148) | 
Info: [ 38148,  42123) | 
Info: [ 42123,  46098) | 
Info: [ 46098,  50073) | 
Info: [ 50073,  54048) | 
Info: [ 54048,  58023) | 
Info: [ 58023,  61998) | 
Info: [ 61998,  65973) | 
Info: [ 65973,  69948) | 
Info: [ 69948,  73923) | 
Info: [ 73923,  77898) |+
Info: [ 77898,  81873) |*+
Info: Checksum: 0xff0b50f5
Info: Running timing-driven placement optimisation...
Info:    Iteration 0...
Info:    Iteration 1...
Info:    Iteration 2...
Info:    Iteration 3...
Info:    Iteration 4...
Info:    Iteration 5...
Info:    Iteration 6...
Info:    Iteration 7...
Info:    Iteration 8...
Info:    Iteration 9...
Info:    Iteration 10...
Info:    Iteration 11...
Info:    Iteration 12...
Info:    Iteration 13...
Info:    Iteration 14...
Info:    Iteration 15...
Info:    Iteration 16...
Info:    Iteration 17...
Info:    Iteration 18...
Info:    Iteration 19...
Info:    Iteration 20...
Info:    Iteration 21...
Info:    Iteration 22...
Info:    Iteration 23...
Info:    Iteration 24...
Info:    Iteration 25...
Info:    Iteration 26...
Info:    Iteration 27...
Info:    Iteration 28...
Info:    Iteration 29...

Info: Routing..
Info: Setting up routing queue.
Info: Routing 5039 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      115        884 |  115   884 |      4176|       1.04       1.04|
Info:       2000 |      328       1671 |  213   787 |      3523|       0.52       1.56|
Info:       3000 |      630       2366 |  302   695 |      3041|       0.51       2.07|
Info:       4000 |     1080       2910 |  450   544 |      2725|       0.58       2.65|
Info:       5000 |     1535       3445 |  455   535 |      2369|       0.54       3.19|
Info:       6000 |     2010       3970 |  475   525 |      2015|       0.50       3.69|
Info:       7000 |     2421       4534 |  411   564 |      1615|       0.38       4.07|
Info:       8000 |     2773       5145 |  352   611 |      1206|       0.48       4.55|
Info:       9000 |     3208       5672 |  435   527 |       836|       0.40       4.95|
Info:      10000 |     3489       6381 |  281   709 |       224|       0.50       5.45|
Info:      10276 |     3531       6616 |   42   235 |         0|       0.31       5.76|
Info: Routing complete.
Info: Router1 time 5.76s
Info: Checksum: 0xb5726644

Info: Critical path report for clock 'clk100_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  2.1  2.1  Source MA.ram.mem.2.1.0_RAM.RDATA_11
Info:  2.8  4.9    Net MA.ram.mem.2.0.0_RDATA[3] budget 1.387000 ns (25,15) -> (7,8)
Info:                Sink MA.ram.dout_SB_LUT4_O_8_I2_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23
Info:  0.4  5.3  Source MA.ram.dout_SB_LUT4_O_8_I2_SB_LUT4_O_LC.O
Info:  0.9  6.2    Net MA.ram.dout_SB_LUT4_O_8_I2[3] budget 1.387000 ns (7,8) -> (5,8)
Info:                Sink MA.ram.dout_SB_LUT4_O_8_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  6.6  Source MA.ram.dout_SB_LUT4_O_8_LC.O
Info:  1.3  7.8    Net mdout[6] budget 1.388000 ns (5,8) -> (7,9)
Info:                Sink ST.set_tx_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  PDP8e.v:173.11-178.22
Info:                  ../oper2/oper2.v:2.59-2.70
Info:  0.4  8.2  Source ST.set_tx_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.3  9.5    Net ME.UF_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] budget 1.388000 ns (7,9) -> (4,7)
Info:                Sink ST.clear_rx_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  9.8  Source ST.clear_rx_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.0 10.8    Net ST.clear_rx_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] budget 1.388000 ns (4,7) -> (5,9)
Info:                Sink ST.clear_rx_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 11.1  Source ST.clear_rx_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_LC.O
Info:  0.6 11.7    Net ST.clear_rx_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[2] budget 1.388000 ns (5,9) -> (4,10)
Info:                Sink ST.clear_rx_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 12.1  Source ST.clear_rx_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:  0.6 12.7    Net ST.clear_rx_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1] budget 1.387000 ns (4,10) -> (4,11)
Info:                Sink ST.clear_rx_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 13.1  Source ST.clear_rx_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:  1.9 15.0    Net ST.clear_rx_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O budget 1.387000 ns (4,11) -> (11,11)
Info:                Sink IM.bus_display_SB_DFFESR_Q_11_D_SB_LUT4_O_LC.CEN
Info:  0.1 15.1  Setup IM.bus_display_SB_DFFESR_Q_11_D_SB_LUT4_O_LC.CEN
Info: 4.8 ns logic, 10.3 ns routing

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source pll_locked_buf_SB_DFF_Q_3_DFFLC.O
Info:  1.9  2.5    Net pll_locked_buf[0] budget 82.324997 ns (1,32) -> (10,30)
Info:                Sink pll_locked_buf_SB_DFF_Q_2_DFFLC.I0
Info:                Defined in:
Info:                  PDP8e.v:88.15-88.29
Info:  0.5  2.9  Setup pll_locked_buf_SB_DFF_Q_2_DFFLC.I0
Info: 1.0 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source sr[11]$sb_io.D_IN_0
Info:  2.7  2.7    Net sr[11]$SB_IO_IN budget 82.864998 ns (33,16) -> (13,13)
Info:                Sink rsr_SB_DFF_Q_11_DFFLC.I0
Info:                Defined in:
Info:                  PDP8e.v:40.18-40.20
Info:  0.5  3.1  Setup rsr_SB_DFF_Q_11_DFFLC.I0
Info: 0.5 ns logic, 2.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk100_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source contn$sb_io.D_IN_0
Info:  3.2  3.2    Net contn$SB_IO_IN budget 2.338000 ns (30,33) -> (12,19)
Info:                Sink single_step_SB_LUT4_I1_LC.I3
Info:                Defined in:
Info:                  PDP8e.v:43.55-43.60
Info:  0.3  3.5  Source single_step_SB_LUT4_I1_LC.O
Info:  0.6  4.1    Net single_step_SB_LUT4_I1_O[0] budget 2.338000 ns (12,19) -> (12,19)
Info:                Sink examn_SB_LUT4_I0_O_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  4.5  Source examn_SB_LUT4_I0_O_SB_LUT4_O_LC.O
Info:  0.6  5.1    Net examn_SB_LUT4_I0_O[3] budget 2.255000 ns (12,19) -> (12,19)
Info:                Sink dep_SB_LUT4_I0_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  5.4  Source dep_SB_LUT4_I0_LC.O
Info:  0.6  6.0    Net dep_SB_LUT4_I0_O[1] budget 2.254000 ns (12,19) -> (13,18)
Info:                Sink dep_SB_LUT4_I0_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  6.4  Source dep_SB_LUT4_I0_O_SB_LUT4_I0_LC.O
Info:  0.6  7.0    Net dep_SB_LUT4_I0_O_SB_LUT4_I0_O[0] budget 2.254000 ns (13,18) -> (12,18)
Info:                Sink dep_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  7.4  Source dep_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_LC.O
Info:  1.7  9.1    Net dep_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O budget 2.254000 ns (12,18) -> (12,19)
Info:                Sink FP.contd_SB_DFFESR_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  9.2  Setup FP.contd_SB_DFFESR_Q_D_SB_LUT4_O_LC.CEN
Info: 2.0 ns logic, 7.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> 'posedge clk100_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source reset_SB_DFF_Q_D_SB_LUT4_O_LC.O
Info:  1.3  1.9    Net dep_SB_LUT4_I0_O[0] budget 2.202000 ns (12,20) -> (11,15)
Info:                Sink AC.clear_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  PDP8e.v:91.9-91.14
Info:  0.4  2.2  Source AC.clear_SB_LUT4_I3_LC.O
Info:  1.2  3.5    Net examn_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] budget 2.020000 ns (11,15) -> (7,15)
Info:                Sink AC.l_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.8  Source AC.l_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  0.6  4.4    Net AC.l_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] budget 2.019000 ns (7,15) -> (7,14)
Info:                Sink AC.l_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  4.9  Source AC.l_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_LC.O
Info:  1.6  6.5    Net AC.l_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1] budget 2.019000 ns (7,14) -> (7,7)
Info:                Sink AC.l_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  PDP8e.v:159.8-171.18
Info:                  ../ac/ac.v:168.27-168.49
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  6.9  Source AC.l_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:  1.3  8.3    Net AC.l_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] budget 2.019000 ns (7,7) -> (7,14)
Info:                Sink AC.l_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  8.6  Source AC.l_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  0.6  9.2    Net AC.l_SB_DFFE_Q_D_SB_LUT4_O_I1[3] budget 2.019000 ns (7,14) -> (7,14)
Info:                Sink AC.l_SB_DFFE_Q_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  9.5  Setup AC.l_SB_DFFE_Q_D_SB_LUT4_O_LC.I3
Info: 2.8 ns logic, 6.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk100_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source MA.instruction_SB_DFFESS_Q_D_SB_LUT4_O_LC.O
Info:  1.3  1.8    Net instruction[0] budget 2.781000 ns (4,13) -> (6,17)
Info:                Sink EMAn_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  PDP8e.v:74.17-74.28
Info:  0.4  2.3  Source EMAn_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.6  3.9    Net EMAn_SB_LUT4_O_I3[2] budget 2.781000 ns (6,17) -> (11,15)
Info:                Sink EMAn_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  4.2  Source EMAn_SB_LUT4_O_2_LC.O
Info:  2.8  6.9    Net EMAn[2]$SB_IO_OUT budget 27.343000 ns (11,15) -> (5,0)
Info:                Sink EMAn[2]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  PDP8e.v:30.18-30.22
Info: 1.3 ns logic, 5.6 ns routing

Info: Max frequency for clock       'clk100_$glb_clk': 66.34 MHz (PASS at 62.25 MHz)
Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 342.58 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 3.12 ns
Info: Max delay <async>                       -> posedge clk100_$glb_clk      : 9.15 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> posedge clk100_$glb_clk      : 9.49 ns
Info: Max delay posedge clk100_$glb_clk       -> <async>                      : 6.92 ns

Info: Slack histogram:
Info:  legend: * represents 22 endpoint(s)
Info:          + represents [1,22) endpoint(s)
Info: [   991,   5035) |*****+
Info: [  5035,   9079) |*****************************+
Info: [  9079,  13123) |************************************************************ 
Info: [ 13123,  17167) |***************+
Info: [ 17167,  21211) | 
Info: [ 21211,  25255) | 
Info: [ 25255,  29299) | 
Info: [ 29299,  33343) | 
Info: [ 33343,  37387) | 
Info: [ 37387,  41431) | 
Info: [ 41431,  45475) | 
Info: [ 45475,  49519) | 
Info: [ 49519,  53563) | 
Info: [ 53563,  57607) | 
Info: [ 57607,  61651) | 
Info: [ 61651,  65695) | 
Info: [ 65695,  69739) | 
Info: [ 69739,  73783) | 
Info: [ 73783,  77827) |+
Info: [ 77827,  81871) |*+

Info: Program finished normally.
