$comment
	File created using the following command:
		vcd file rw_96x8_sync.msim.vcd -direction
$end
$date
	Tue Feb 01 22:29:24 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module rw_96x8_sync_vhd_vec_tst $end
$var wire 1 ! address [7] $end
$var wire 1 " address [6] $end
$var wire 1 # address [5] $end
$var wire 1 $ address [4] $end
$var wire 1 % address [3] $end
$var wire 1 & address [2] $end
$var wire 1 ' address [1] $end
$var wire 1 ( address [0] $end
$var wire 1 ) clock $end
$var wire 1 * data_in [7] $end
$var wire 1 + data_in [6] $end
$var wire 1 , data_in [5] $end
$var wire 1 - data_in [4] $end
$var wire 1 . data_in [3] $end
$var wire 1 / data_in [2] $end
$var wire 1 0 data_in [1] $end
$var wire 1 1 data_in [0] $end
$var wire 1 2 data_out [7] $end
$var wire 1 3 data_out [6] $end
$var wire 1 4 data_out [5] $end
$var wire 1 5 data_out [4] $end
$var wire 1 6 data_out [3] $end
$var wire 1 7 data_out [2] $end
$var wire 1 8 data_out [1] $end
$var wire 1 9 data_out [0] $end
$var wire 1 : writen $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var wire 1 > devoe $end
$var wire 1 ? devclrn $end
$var wire 1 @ devpor $end
$var wire 1 A ww_devoe $end
$var wire 1 B ww_devclrn $end
$var wire 1 C ww_devpor $end
$var wire 1 D ww_clock $end
$var wire 1 E ww_address [7] $end
$var wire 1 F ww_address [6] $end
$var wire 1 G ww_address [5] $end
$var wire 1 H ww_address [4] $end
$var wire 1 I ww_address [3] $end
$var wire 1 J ww_address [2] $end
$var wire 1 K ww_address [1] $end
$var wire 1 L ww_address [0] $end
$var wire 1 M ww_data_in [7] $end
$var wire 1 N ww_data_in [6] $end
$var wire 1 O ww_data_in [5] $end
$var wire 1 P ww_data_in [4] $end
$var wire 1 Q ww_data_in [3] $end
$var wire 1 R ww_data_in [2] $end
$var wire 1 S ww_data_in [1] $end
$var wire 1 T ww_data_in [0] $end
$var wire 1 U ww_writen $end
$var wire 1 V ww_data_out [7] $end
$var wire 1 W ww_data_out [6] $end
$var wire 1 X ww_data_out [5] $end
$var wire 1 Y ww_data_out [4] $end
$var wire 1 Z ww_data_out [3] $end
$var wire 1 [ ww_data_out [2] $end
$var wire 1 \ ww_data_out [1] $end
$var wire 1 ] ww_data_out [0] $end
$var wire 1 ^ \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [39] $end
$var wire 1 _ \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [38] $end
$var wire 1 ` \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [37] $end
$var wire 1 a \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [36] $end
$var wire 1 b \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [35] $end
$var wire 1 c \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [34] $end
$var wire 1 d \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [33] $end
$var wire 1 e \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [32] $end
$var wire 1 f \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [31] $end
$var wire 1 g \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [30] $end
$var wire 1 h \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [29] $end
$var wire 1 i \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [28] $end
$var wire 1 j \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [27] $end
$var wire 1 k \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [26] $end
$var wire 1 l \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [25] $end
$var wire 1 m \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [24] $end
$var wire 1 n \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [23] $end
$var wire 1 o \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [22] $end
$var wire 1 p \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [21] $end
$var wire 1 q \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [20] $end
$var wire 1 r \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 s \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 t \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 u \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 v \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 w \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 x \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 y \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 z \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 { \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 | \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 } \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 ~ \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 !! \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 "! \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 #! \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 $! \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 %! \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 &! \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 '! \RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 (! \RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 )! \RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 *! \RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 +! \RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 ,! \RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 -! \RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 .! \RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 /! \RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 0! \RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [7] $end
$var wire 1 1! \RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [6] $end
$var wire 1 2! \RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [5] $end
$var wire 1 3! \RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 4! \RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 5! \RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 6! \RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 7! \RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 8! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [39] $end
$var wire 1 9! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [38] $end
$var wire 1 :! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [37] $end
$var wire 1 ;! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [36] $end
$var wire 1 <! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [35] $end
$var wire 1 =! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [34] $end
$var wire 1 >! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [33] $end
$var wire 1 ?! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [32] $end
$var wire 1 @! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [31] $end
$var wire 1 A! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [30] $end
$var wire 1 B! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [29] $end
$var wire 1 C! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [28] $end
$var wire 1 D! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [27] $end
$var wire 1 E! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [26] $end
$var wire 1 F! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [25] $end
$var wire 1 G! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [24] $end
$var wire 1 H! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [23] $end
$var wire 1 I! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [22] $end
$var wire 1 J! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [21] $end
$var wire 1 K! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [20] $end
$var wire 1 L! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 M! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 N! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 O! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 P! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 Q! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 R! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 S! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 T! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 U! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 V! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 W! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 X! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 Y! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 Z! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 [! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 \! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 ]! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 ^! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 _! \RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 `! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 a! \address[7]~input_o\ $end
$var wire 1 b! \writen~input_o\ $end
$var wire 1 c! \address[5]~input_o\ $end
$var wire 1 d! \address[6]~input_o\ $end
$var wire 1 e! \memory~0_combout\ $end
$var wire 1 f! \data_out[0]~0_combout\ $end
$var wire 1 g! \clock~input_o\ $end
$var wire 1 h! \clock~inputCLKENA0_outclk\ $end
$var wire 1 i! \data_in[0]~input_o\ $end
$var wire 1 j! \address[0]~input_o\ $end
$var wire 1 k! \address[1]~input_o\ $end
$var wire 1 l! \address[2]~input_o\ $end
$var wire 1 m! \address[3]~input_o\ $end
$var wire 1 n! \address[4]~input_o\ $end
$var wire 1 o! \data_in[1]~input_o\ $end
$var wire 1 p! \data_in[2]~input_o\ $end
$var wire 1 q! \data_in[3]~input_o\ $end
$var wire 1 r! \data_in[4]~input_o\ $end
$var wire 1 s! \data_in[5]~input_o\ $end
$var wire 1 t! \data_in[6]~input_o\ $end
$var wire 1 u! \data_in[7]~input_o\ $end
$var wire 1 v! \RW_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 w! \RW_rtl_0|auto_generated|ram_block1a1\ $end
$var wire 1 x! \RW_rtl_0|auto_generated|ram_block1a2\ $end
$var wire 1 y! \RW_rtl_0|auto_generated|ram_block1a3\ $end
$var wire 1 z! \RW_rtl_0|auto_generated|ram_block1a4\ $end
$var wire 1 {! \RW_rtl_0|auto_generated|ram_block1a5\ $end
$var wire 1 |! \RW_rtl_0|auto_generated|ram_block1a6\ $end
$var wire 1 }! \RW_rtl_0|auto_generated|ram_block1a7\ $end
$var wire 1 ~! \ALT_INV_address[6]~input_o\ $end
$var wire 1 !" \ALT_INV_address[5]~input_o\ $end
$var wire 1 "" \ALT_INV_address[7]~input_o\ $end
$var wire 1 #" \ALT_INV_writen~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1:
0;
1<
x=
1>
1?
1@
1A
1B
1C
0D
1U
x`!
1a!
1b!
0c!
0d!
1e!
0f!
0g!
0h!
1i!
0j!
0k!
0l!
0m!
0n!
0o!
1p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
1!"
0""
0#"
1!
0"
0#
0$
0%
0&
0'
0(
0*
1+
0,
0-
0.
1/
00
11
02
03
04
05
06
07
08
09
1E
0F
0G
0H
0I
0J
0K
0L
0M
1N
0O
0P
0Q
1R
0S
1T
0V
0W
0X
0Y
0Z
0[
0\
0]
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
1!!
0"!
0#!
0$!
1%!
0&!
1'!
1(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
10!
01!
02!
03!
04!
05!
06!
07!
$end
#25000
1)
1D
1g!
1h!
#50000
0)
0D
0g!
0h!
#75000
1)
1D
1g!
1h!
#100000
0)
1(
10
01
0D
1L
0T
1S
1o!
0i!
1j!
0g!
0h!
0'!
1&!
17!
1/!
#125000
1)
1D
1g!
1h!
#150000
0)
0D
0g!
0h!
#175000
1)
1D
1g!
1h!
#200000
0)
0(
11
1'
0D
0L
1K
1T
1i!
1k!
0j!
0g!
0h!
1'!
07!
16!
0/!
1.!
#225000
1)
1D
1g!
1h!
#250000
0)
0D
0g!
0h!
#275000
1)
1D
1g!
1h!
#300000
0)
1(
01
00
1.
0/
0D
1L
0T
0S
0R
1Q
1q!
0p!
0o!
0i!
1j!
0g!
0h!
0'!
0&!
0%!
1$!
17!
1/!
#325000
1)
1D
1g!
1h!
#350000
0)
0D
0g!
0h!
#375000
1)
1D
1g!
1h!
#400000
0)
0(
11
0'
1&
0D
0L
0K
1J
1T
1i!
1l!
0k!
0j!
0g!
0h!
1'!
07!
06!
15!
0/!
0.!
1-!
#425000
1)
1D
1g!
1h!
#450000
0)
0D
0g!
0h!
#475000
1)
1D
1g!
1h!
#500000
0)
01
0&
10
0:
0D
0T
1S
0J
0U
0b!
0l!
1o!
0i!
0g!
0h!
1#"
05!
0-!
0'!
1&!
0e!
1f!
#525000
1)
1D
1g!
1h!
#525001
1Y!
1]!
1_!
1|!
1x!
1v!
1]
1[
1W
19
17
13
#550000
0)
0D
0g!
0h!
#575000
1)
1D
1g!
1h!
#600000
0)
11
1(
0D
1T
1L
1j!
1i!
0g!
0h!
17!
1/!
1'!
#625000
1)
1D
1g!
1h!
#625001
1^!
0_!
1w!
0v!
0]
1\
09
18
#650000
0)
0D
0g!
0h!
#675000
1)
1D
1g!
1h!
#700000
0)
01
0(
00
1'
1/
0D
0T
0S
1R
0L
1K
1k!
0j!
1p!
0o!
0i!
0g!
0h!
07!
16!
0/!
1.!
0'!
0&!
1%!
#725000
1)
1D
1g!
1h!
#725001
1_!
1v!
1]
19
#750000
0)
0D
0g!
0h!
#775000
1)
1D
1g!
1h!
#800000
0)
11
1(
0D
1T
1L
1j!
1i!
0g!
0h!
17!
1/!
1'!
#825000
1)
1D
1g!
1h!
#825001
1\!
0]!
0^!
0_!
1y!
0x!
0w!
0v!
0]
0\
0[
1Z
09
08
07
16
#850000
0)
0D
0g!
0h!
#875000
1)
1D
1g!
1h!
#900000
0)
01
0(
10
0'
1&
0D
0T
1S
0L
0K
1J
1l!
0k!
0j!
1o!
0i!
0g!
0h!
07!
06!
15!
0/!
0.!
1-!
0'!
1&!
#925000
1)
1D
1g!
1h!
#925001
1_!
1v!
1]
19
#950000
0)
0D
0g!
0h!
#975000
1)
1D
1g!
1h!
#980000
1(
0&
1%
1L
0J
1I
1m!
0l!
1j!
17!
05!
14!
1/!
0-!
1,!
#1000000
