Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Mar 24 00:45:58 2021
| Host         : ChinskiBratPatrzy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -warn_on_violation -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.822       -5.479                      9                  538        0.115        0.000                      0                  538        3.000        0.000                       0                   330  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
external_clock             {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_generator  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_generator   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_generator   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock                                                                                                                                                               3.000        0.000                       0                     1  
  clk100MHz_clk_generator        4.099        0.000                      0                  433        0.160        0.000                      0                  433        4.500        0.000                       0                   234  
  clk40MHz_clk_generator        14.587        0.000                      0                  105        0.115        0.000                      0                  105       11.520        0.000                       0                    92  
  clkfbout_clk_generator                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_generator  clk40MHz_clk_generator        -0.822       -5.479                      9                    9        0.363        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 2.787ns (47.779%)  route 3.046ns (52.221%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.801    -0.711    my_MouseCtl/clk100MHz
    SLICE_X3Y133         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.254     0.962    my_MouseCtl/x_overflow
    SLICE_X0Y135         LUT3 (Prop_lut3_I1_O)        0.299     1.261 r  my_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     1.261    my_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.793 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.793    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.907 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.241 f  my_MouseCtl/i__carry__0_i_1__0/O[1]
                         net (fo=3, routed)           0.835     3.076    my_MouseCtl/plusOp6[9]
    SLICE_X0Y139         LUT2 (Prop_lut2_I1_O)        0.303     3.379 r  my_MouseCtl/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     3.379    my_MouseCtl/i__carry__0_i_4__1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.836 r  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.957     4.794    my_MouseCtl/gtOp
    SLICE_X3Y134         LUT5 (Prop_lut5_I3_O)        0.329     5.123 r  my_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     5.123    my_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  my_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677     8.682    my_MouseCtl/clk100MHz
    SLICE_X3Y134         FDRE                                         r  my_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.585     9.266    
                         clock uncertainty           -0.074     9.193    
    SLICE_X3Y134         FDRE (Setup_fdre_C_D)        0.029     9.222    my_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 2.787ns (47.804%)  route 3.043ns (52.196%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.801    -0.711    my_MouseCtl/clk100MHz
    SLICE_X3Y133         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.254     0.962    my_MouseCtl/x_overflow
    SLICE_X0Y135         LUT3 (Prop_lut3_I1_O)        0.299     1.261 r  my_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     1.261    my_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.793 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.793    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.907 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.241 f  my_MouseCtl/i__carry__0_i_1__0/O[1]
                         net (fo=3, routed)           0.835     3.076    my_MouseCtl/plusOp6[9]
    SLICE_X0Y139         LUT2 (Prop_lut2_I1_O)        0.303     3.379 r  my_MouseCtl/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     3.379    my_MouseCtl/i__carry__0_i_4__1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.836 r  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.954     4.791    my_MouseCtl/gtOp
    SLICE_X3Y134         LUT5 (Prop_lut5_I3_O)        0.329     5.120 r  my_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     5.120    my_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  my_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677     8.682    my_MouseCtl/clk100MHz
    SLICE_X3Y134         FDRE                                         r  my_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.585     9.266    
                         clock uncertainty           -0.074     9.193    
    SLICE_X3Y134         FDRE (Setup_fdre_C_D)        0.031     9.224    my_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 2.787ns (49.099%)  route 2.889ns (50.901%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.801    -0.711    my_MouseCtl/clk100MHz
    SLICE_X3Y133         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.254     0.962    my_MouseCtl/x_overflow
    SLICE_X0Y135         LUT3 (Prop_lut3_I1_O)        0.299     1.261 r  my_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     1.261    my_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.793 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.793    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.907 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.241 f  my_MouseCtl/i__carry__0_i_1__0/O[1]
                         net (fo=3, routed)           0.835     3.076    my_MouseCtl/plusOp6[9]
    SLICE_X0Y139         LUT2 (Prop_lut2_I1_O)        0.303     3.379 r  my_MouseCtl/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     3.379    my_MouseCtl/i__carry__0_i_4__1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.836 r  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.800     4.637    my_MouseCtl/gtOp
    SLICE_X4Y136         LUT5 (Prop_lut5_I3_O)        0.329     4.966 r  my_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     4.966    my_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X4Y136         FDRE                                         r  my_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677     8.682    my_MouseCtl/clk100MHz
    SLICE_X4Y136         FDRE                                         r  my_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.571     9.252    
                         clock uncertainty           -0.074     9.179    
    SLICE_X4Y136         FDRE (Setup_fdre_C_D)        0.029     9.208    my_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 2.787ns (49.125%)  route 2.886ns (50.875%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.801    -0.711    my_MouseCtl/clk100MHz
    SLICE_X3Y133         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.254     0.962    my_MouseCtl/x_overflow
    SLICE_X0Y135         LUT3 (Prop_lut3_I1_O)        0.299     1.261 r  my_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     1.261    my_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.793 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.793    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.907 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.241 f  my_MouseCtl/i__carry__0_i_1__0/O[1]
                         net (fo=3, routed)           0.835     3.076    my_MouseCtl/plusOp6[9]
    SLICE_X0Y139         LUT2 (Prop_lut2_I1_O)        0.303     3.379 r  my_MouseCtl/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     3.379    my_MouseCtl/i__carry__0_i_4__1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.836 r  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.797     4.634    my_MouseCtl/gtOp
    SLICE_X4Y136         LUT5 (Prop_lut5_I3_O)        0.329     4.963 r  my_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000     4.963    my_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X4Y136         FDRE                                         r  my_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677     8.682    my_MouseCtl/clk100MHz
    SLICE_X4Y136         FDRE                                         r  my_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.571     9.252    
                         clock uncertainty           -0.074     9.179    
    SLICE_X4Y136         FDRE (Setup_fdre_C_D)        0.031     9.210    my_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 2.787ns (49.651%)  route 2.826ns (50.349%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.801    -0.711    my_MouseCtl/clk100MHz
    SLICE_X3Y133         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.254     0.962    my_MouseCtl/x_overflow
    SLICE_X0Y135         LUT3 (Prop_lut3_I1_O)        0.299     1.261 r  my_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     1.261    my_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.793 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.793    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.907 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.241 f  my_MouseCtl/i__carry__0_i_1__0/O[1]
                         net (fo=3, routed)           0.835     3.076    my_MouseCtl/plusOp6[9]
    SLICE_X0Y139         LUT2 (Prop_lut2_I1_O)        0.303     3.379 r  my_MouseCtl/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     3.379    my_MouseCtl/i__carry__0_i_4__1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.836 r  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.737     4.574    my_MouseCtl/gtOp
    SLICE_X3Y134         LUT5 (Prop_lut5_I3_O)        0.329     4.903 r  my_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     4.903    my_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  my_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677     8.682    my_MouseCtl/clk100MHz
    SLICE_X3Y134         FDRE                                         r  my_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.585     9.266    
                         clock uncertainty           -0.074     9.193    
    SLICE_X3Y134         FDRE (Setup_fdre_C_D)        0.031     9.224    my_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 2.787ns (49.660%)  route 2.825ns (50.340%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.801    -0.711    my_MouseCtl/clk100MHz
    SLICE_X3Y133         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.254     0.962    my_MouseCtl/x_overflow
    SLICE_X0Y135         LUT3 (Prop_lut3_I1_O)        0.299     1.261 r  my_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     1.261    my_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.793 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.793    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.907 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.241 f  my_MouseCtl/i__carry__0_i_1__0/O[1]
                         net (fo=3, routed)           0.835     3.076    my_MouseCtl/plusOp6[9]
    SLICE_X0Y139         LUT2 (Prop_lut2_I1_O)        0.303     3.379 r  my_MouseCtl/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     3.379    my_MouseCtl/i__carry__0_i_4__1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.836 r  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.736     4.573    my_MouseCtl/gtOp
    SLICE_X3Y134         LUT5 (Prop_lut5_I3_O)        0.329     4.902 r  my_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     4.902    my_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  my_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677     8.682    my_MouseCtl/clk100MHz
    SLICE_X3Y134         FDRE                                         r  my_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.585     9.266    
                         clock uncertainty           -0.074     9.193    
    SLICE_X3Y134         FDRE (Setup_fdre_C_D)        0.032     9.225    my_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 2.787ns (50.340%)  route 2.749ns (49.660%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 8.683 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.801    -0.711    my_MouseCtl/clk100MHz
    SLICE_X3Y133         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.254     0.962    my_MouseCtl/x_overflow
    SLICE_X0Y135         LUT3 (Prop_lut3_I1_O)        0.299     1.261 r  my_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     1.261    my_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.793 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.793    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.907 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.241 f  my_MouseCtl/i__carry__0_i_1__0/O[1]
                         net (fo=3, routed)           0.835     3.076    my_MouseCtl/plusOp6[9]
    SLICE_X0Y139         LUT2 (Prop_lut2_I1_O)        0.303     3.379 r  my_MouseCtl/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     3.379    my_MouseCtl/i__carry__0_i_4__1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.836 f  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.660     4.497    my_MouseCtl/gtOp
    SLICE_X6Y137         LUT5 (Prop_lut5_I4_O)        0.329     4.826 r  my_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     4.826    my_MouseCtl/x_pos[8]_i_1_n_0
    SLICE_X6Y137         FDRE                                         r  my_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.678     8.683    my_MouseCtl/clk100MHz
    SLICE_X6Y137         FDRE                                         r  my_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.571     9.253    
                         clock uncertainty           -0.074     9.180    
    SLICE_X6Y137         FDRE (Setup_fdre_C_D)        0.077     9.257    my_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.787ns (50.367%)  route 2.746ns (49.633%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 8.683 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.801    -0.711    my_MouseCtl/clk100MHz
    SLICE_X3Y133         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.254     0.962    my_MouseCtl/x_overflow
    SLICE_X0Y135         LUT3 (Prop_lut3_I1_O)        0.299     1.261 r  my_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     1.261    my_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.793 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.793    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.907 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.241 f  my_MouseCtl/i__carry__0_i_1__0/O[1]
                         net (fo=3, routed)           0.835     3.076    my_MouseCtl/plusOp6[9]
    SLICE_X0Y139         LUT2 (Prop_lut2_I1_O)        0.303     3.379 r  my_MouseCtl/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     3.379    my_MouseCtl/i__carry__0_i_4__1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.836 f  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.657     4.494    my_MouseCtl/gtOp
    SLICE_X6Y137         LUT3 (Prop_lut3_I0_O)        0.329     4.823 r  my_MouseCtl/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000     4.823    my_MouseCtl/x_pos[11]_i_1_n_0
    SLICE_X6Y137         FDRE                                         r  my_MouseCtl/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.678     8.683    my_MouseCtl/clk100MHz
    SLICE_X6Y137         FDRE                                         r  my_MouseCtl/x_pos_reg[11]/C
                         clock pessimism              0.571     9.253    
                         clock uncertainty           -0.074     9.180    
    SLICE_X6Y137         FDRE (Setup_fdre_C_D)        0.081     9.261    my_MouseCtl/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.787ns (52.244%)  route 2.548ns (47.756%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.801    -0.711    my_MouseCtl/clk100MHz
    SLICE_X3Y133         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.254     0.962    my_MouseCtl/x_overflow
    SLICE_X0Y135         LUT3 (Prop_lut3_I1_O)        0.299     1.261 r  my_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     1.261    my_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.793 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.793    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.907 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.241 f  my_MouseCtl/i__carry__0_i_1__0/O[1]
                         net (fo=3, routed)           0.835     3.076    my_MouseCtl/plusOp6[9]
    SLICE_X0Y139         LUT2 (Prop_lut2_I1_O)        0.303     3.379 r  my_MouseCtl/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     3.379    my_MouseCtl/i__carry__0_i_4__1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.836 r  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.459     4.295    my_MouseCtl/gtOp
    SLICE_X1Y139         LUT5 (Prop_lut5_I3_O)        0.329     4.624 r  my_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     4.624    my_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  my_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.681     8.686    my_MouseCtl/clk100MHz
    SLICE_X1Y139         FDRE                                         r  my_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.585     9.270    
                         clock uncertainty           -0.074     9.197    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.031     9.228    my_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -4.624    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 2.787ns (52.283%)  route 2.544ns (47.717%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.801    -0.711    my_MouseCtl/clk100MHz
    SLICE_X3Y133         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.254     0.962    my_MouseCtl/x_overflow
    SLICE_X0Y135         LUT3 (Prop_lut3_I1_O)        0.299     1.261 r  my_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     1.261    my_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.793 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.793    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.907 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.907    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.241 f  my_MouseCtl/i__carry__0_i_1__0/O[1]
                         net (fo=3, routed)           0.835     3.076    my_MouseCtl/plusOp6[9]
    SLICE_X0Y139         LUT2 (Prop_lut2_I1_O)        0.303     3.379 r  my_MouseCtl/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     3.379    my_MouseCtl/i__carry__0_i_4__1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.836 r  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.455     4.291    my_MouseCtl/gtOp
    SLICE_X1Y139         LUT5 (Prop_lut5_I3_O)        0.329     4.620 r  my_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     4.620    my_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  my_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.681     8.686    my_MouseCtl/clk100MHz
    SLICE_X1Y139         FDRE                                         r  my_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.585     9.270    
                         clock uncertainty           -0.074     9.197    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.029     9.226    my_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  4.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_generator/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  my_clk_generator/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    my_clk_generator/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  my_clk_generator/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_generator/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    my_clk_generator/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.666    -0.515    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y129         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[6]/Q
                         net (fo=3, routed)           0.099    -0.275    my_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[5]
    SLICE_X1Y129         LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  my_MouseCtl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.230    my_MouseCtl/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X1Y129         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.939    -0.750    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X1Y129         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism              0.248    -0.502    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.092    -0.410    my_MouseCtl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_generator/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  my_clk_generator/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    my_clk_generator/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  my_clk_generator/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_generator/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    my_clk_generator/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.666    -0.515    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X2Y129         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.112    -0.239    my_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X3Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.940    -0.749    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.070    -0.430    my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 my_MouseCtl/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.188ns (55.418%)  route 0.151ns (44.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.666    -0.515    my_MouseCtl/clk100MHz
    SLICE_X3Y129         FDRE                                         r  my_MouseCtl/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  my_MouseCtl/tx_data_reg[3]/Q
                         net (fo=2, routed)           0.151    -0.223    my_MouseCtl/Inst_Ps2Interface/Q[3]
    SLICE_X2Y129         LUT3 (Prop_lut3_I0_O)        0.047    -0.176 r  my_MouseCtl/Inst_Ps2Interface/frame[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    my_MouseCtl/Inst_Ps2Interface/frame[4]_i_1_n_0
    SLICE_X2Y129         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.939    -0.750    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X2Y129         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
                         clock pessimism              0.248    -0.502    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.131    -0.371    my_MouseCtl/Inst_Ps2Interface/frame_reg[4]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.125    -0.250    my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.937    -0.752    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism              0.236    -0.516    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.070    -0.446    my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.896%)  route 0.136ns (49.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.666    -0.515    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y129         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[8]/Q
                         net (fo=3, routed)           0.136    -0.238    my_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[7]
    SLICE_X0Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.940    -0.749    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y130         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.066    -0.434    my_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.226ns (71.609%)  route 0.090ns (28.391%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.662    -0.519    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y125         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/Q
                         net (fo=17, routed)          0.090    -0.288    my_MouseCtl/Inst_Ps2Interface/state[4]
    SLICE_X0Y125         MUXF7 (Prop_muxf7_S_O)       0.085    -0.203 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X0Y125         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934    -0.755    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y125         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.236    -0.519    
    SLICE_X0Y125         FDCE (Hold_fdce_C_D)         0.105    -0.414    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=2, routed)           0.076    -0.312    my_MouseCtl/Inst_Ps2Interface/clk_inter
    SLICE_X0Y122         LUT4 (Prop_lut4_I0_O)        0.099    -0.213 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.213    my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.937    -0.752    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism              0.236    -0.516    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.091    -0.425    my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 my_MouseCtl/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/xpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.765%)  route 0.181ns (56.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.671    -0.510    my_MouseCtl/clk100MHz
    SLICE_X3Y134         FDRE                                         r  my_MouseCtl/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  my_MouseCtl/x_pos_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.188    my_MouseCtl/x_pos[0]
    SLICE_X5Y136         FDRE                                         r  my_MouseCtl/xpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.943    -0.746    my_MouseCtl/clk100MHz
    SLICE_X5Y136         FDRE                                         r  my_MouseCtl/xpos_reg[0]/C
                         clock pessimism              0.270    -0.476    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.070    -0.406    my_MouseCtl/xpos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    my_clk_generator/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      my_clk_generator/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y125     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y126     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y125     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y125     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y127     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y125     my_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y122     my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y127     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y122     my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y122     my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y128     my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y129     my_MouseCtl/reset_periodic_check_cnt_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y131     my_MouseCtl/x_new_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     my_clk_generator/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     my_clk_generator/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     my_clk_generator/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     my_clk_generator/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y125     my_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y124     my_MouseCtl/periodic_check_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y125     my_MouseCtl/periodic_check_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y125     my_MouseCtl/periodic_check_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y125     my_MouseCtl/periodic_check_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y125     my_MouseCtl/periodic_check_cnt_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y132     my_MouseCtl/reset_timeout_cnt_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y133     my_MouseCtl/x_inc_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y133     my_MouseCtl/x_inc_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y133     my_MouseCtl/x_inc_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       14.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.587ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        10.390ns  (logic 2.392ns (23.023%)  route 7.998ns (76.977%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.738    -0.774    my_timing/pclk
    SLICE_X12Y139        FDRE                                         r  my_timing/vertical_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDRE (Prop_fdre_C_Q)         0.518    -0.256 f  my_timing/vertical_counter_reg[5]/Q
                         net (fo=45, routed)          0.851     0.596    my_timing/vcount[5]
    SLICE_X12Y138        LUT2 (Prop_lut2_I0_O)        0.152     0.748 f  my_timing/i__carry_i_10/O
                         net (fo=9, routed)           1.575     2.322    my_timing/i__carry_i_10_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I4_O)        0.348     2.670 r  my_timing/i__carry__0_i_7/O
                         net (fo=14, routed)          0.436     3.106    my_timing/i__carry__0_i_7_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I2_O)        0.124     3.230 r  my_timing/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.708     3.938    my_draw_background/vertical_counter_reg[10]_6[1]
    SLICE_X8Y140         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.458 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.575    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.830     6.522    my_timing/vertical_counter_reg[10]_0[0]
    SLICE_X12Y141        LUT6 (Prop_lut6_I4_O)        0.124     6.646 r  my_timing/rgb_out[11]_i_29/O
                         net (fo=1, routed)           0.656     7.302    my_timing/rgb_out[11]_i_29_n_0
    SLICE_X13Y141        LUT6 (Prop_lut6_I5_O)        0.124     7.426 f  my_timing/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.708     8.133    my_timing/rgb_out[11]_i_11_n_0
    SLICE_X11Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.257 r  my_timing/rgb_out[11]_i_4/O
                         net (fo=5, routed)           1.235     9.492    my_timing/rgb_out[11]_i_4_n_0
    SLICE_X3Y140         LUT5 (Prop_lut5_I4_O)        0.124     9.616 r  my_timing/rgb_out[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.616    my_draw_background/rgb_out_nxt[5]
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.681    23.686    my_draw_background/pclk
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[10]/C
                         clock pessimism              0.571    24.256    
                         clock uncertainty           -0.085    24.172    
    SLICE_X3Y140         FDRE (Setup_fdre_C_D)        0.031    24.203    my_draw_background/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                 14.587    

Slack (MET) :             14.603ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        10.418ns  (logic 2.420ns (23.230%)  route 7.998ns (76.770%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.738    -0.774    my_timing/pclk
    SLICE_X12Y139        FDRE                                         r  my_timing/vertical_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDRE (Prop_fdre_C_Q)         0.518    -0.256 f  my_timing/vertical_counter_reg[5]/Q
                         net (fo=45, routed)          0.851     0.596    my_timing/vcount[5]
    SLICE_X12Y138        LUT2 (Prop_lut2_I0_O)        0.152     0.748 f  my_timing/i__carry_i_10/O
                         net (fo=9, routed)           1.575     2.322    my_timing/i__carry_i_10_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I4_O)        0.348     2.670 r  my_timing/i__carry__0_i_7/O
                         net (fo=14, routed)          0.436     3.106    my_timing/i__carry__0_i_7_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I2_O)        0.124     3.230 r  my_timing/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.708     3.938    my_draw_background/vertical_counter_reg[10]_6[1]
    SLICE_X8Y140         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.458 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.575    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 f  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.830     6.522    my_timing/vertical_counter_reg[10]_0[0]
    SLICE_X12Y141        LUT6 (Prop_lut6_I4_O)        0.124     6.646 f  my_timing/rgb_out[11]_i_29/O
                         net (fo=1, routed)           0.656     7.302    my_timing/rgb_out[11]_i_29_n_0
    SLICE_X13Y141        LUT6 (Prop_lut6_I5_O)        0.124     7.426 r  my_timing/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.708     8.133    my_timing/rgb_out[11]_i_11_n_0
    SLICE_X11Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.257 f  my_timing/rgb_out[11]_i_4/O
                         net (fo=5, routed)           1.235     9.492    my_timing/rgb_out[11]_i_4_n_0
    SLICE_X3Y140         LUT5 (Prop_lut5_I4_O)        0.152     9.644 r  my_timing/rgb_out[11]_i_1__0/O
                         net (fo=1, routed)           0.000     9.644    my_draw_background/rgb_out_nxt[6]
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.681    23.686    my_draw_background/pclk
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[11]/C
                         clock pessimism              0.571    24.256    
                         clock uncertainty           -0.085    24.172    
    SLICE_X3Y140         FDRE (Setup_fdre_C_D)        0.075    24.247    my_draw_background/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         24.247    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 14.603    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 2.392ns (23.107%)  route 7.960ns (76.893%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT6=6)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 23.685 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.738    -0.774    my_timing/pclk
    SLICE_X12Y139        FDRE                                         r  my_timing/vertical_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDRE (Prop_fdre_C_Q)         0.518    -0.256 f  my_timing/vertical_counter_reg[5]/Q
                         net (fo=45, routed)          0.851     0.596    my_timing/vcount[5]
    SLICE_X12Y138        LUT2 (Prop_lut2_I0_O)        0.152     0.748 f  my_timing/i__carry_i_10/O
                         net (fo=9, routed)           1.575     2.322    my_timing/i__carry_i_10_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I4_O)        0.348     2.670 r  my_timing/i__carry__0_i_7/O
                         net (fo=14, routed)          0.436     3.106    my_timing/i__carry__0_i_7_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I2_O)        0.124     3.230 r  my_timing/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.708     3.938    my_draw_background/vertical_counter_reg[10]_6[1]
    SLICE_X8Y140         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.458 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.575    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.830     6.522    my_timing/vertical_counter_reg[10]_0[0]
    SLICE_X12Y141        LUT6 (Prop_lut6_I4_O)        0.124     6.646 r  my_timing/rgb_out[11]_i_29/O
                         net (fo=1, routed)           0.656     7.302    my_timing/rgb_out[11]_i_29_n_0
    SLICE_X13Y141        LUT6 (Prop_lut6_I5_O)        0.124     7.426 f  my_timing/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.708     8.133    my_timing/rgb_out[11]_i_11_n_0
    SLICE_X11Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.257 r  my_timing/rgb_out[11]_i_4/O
                         net (fo=5, routed)           1.197     9.454    my_timing/rgb_out[11]_i_4_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I5_O)        0.124     9.578 r  my_timing/rgb_out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.578    my_draw_background/rgb_out_nxt[0]
    SLICE_X4Y140         FDRE                                         r  my_draw_background/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.680    23.685    my_draw_background/pclk
    SLICE_X4Y140         FDRE                                         r  my_draw_background/rgb_out_reg[2]/C
                         clock pessimism              0.571    24.255    
                         clock uncertainty           -0.085    24.171    
    SLICE_X4Y140         FDRE (Setup_fdre_C_D)        0.029    24.200    my_draw_background/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         24.200    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.822ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        10.156ns  (logic 2.392ns (23.553%)  route 7.764ns (76.447%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT6=6)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.738    -0.774    my_timing/pclk
    SLICE_X12Y139        FDRE                                         r  my_timing/vertical_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDRE (Prop_fdre_C_Q)         0.518    -0.256 f  my_timing/vertical_counter_reg[5]/Q
                         net (fo=45, routed)          0.851     0.596    my_timing/vcount[5]
    SLICE_X12Y138        LUT2 (Prop_lut2_I0_O)        0.152     0.748 f  my_timing/i__carry_i_10/O
                         net (fo=9, routed)           1.575     2.322    my_timing/i__carry_i_10_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I4_O)        0.348     2.670 r  my_timing/i__carry__0_i_7/O
                         net (fo=14, routed)          0.436     3.106    my_timing/i__carry__0_i_7_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I2_O)        0.124     3.230 r  my_timing/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.708     3.938    my_draw_background/vertical_counter_reg[10]_6[1]
    SLICE_X8Y140         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.458 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.575    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 f  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.830     6.522    my_timing/vertical_counter_reg[10]_0[0]
    SLICE_X12Y141        LUT6 (Prop_lut6_I4_O)        0.124     6.646 f  my_timing/rgb_out[11]_i_29/O
                         net (fo=1, routed)           0.656     7.302    my_timing/rgb_out[11]_i_29_n_0
    SLICE_X13Y141        LUT6 (Prop_lut6_I5_O)        0.124     7.426 r  my_timing/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.708     8.133    my_timing/rgb_out[11]_i_11_n_0
    SLICE_X11Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.257 f  my_timing/rgb_out[11]_i_4/O
                         net (fo=5, routed)           1.001     9.258    my_timing/rgb_out[11]_i_4_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I0_O)        0.124     9.382 r  my_timing/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000     9.382    my_draw_background/rgb_out_nxt[4]
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.681    23.686    my_draw_background/pclk
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[7]/C
                         clock pessimism              0.571    24.256    
                         clock uncertainty           -0.085    24.172    
    SLICE_X3Y140         FDRE (Setup_fdre_C_D)        0.032    24.204    my_draw_background/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         24.204    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                 14.822    

Slack (MET) :             15.098ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        9.877ns  (logic 2.392ns (24.219%)  route 7.485ns (75.781%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.738    -0.774    my_timing/pclk
    SLICE_X12Y139        FDRE                                         r  my_timing/vertical_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDRE (Prop_fdre_C_Q)         0.518    -0.256 f  my_timing/vertical_counter_reg[5]/Q
                         net (fo=45, routed)          0.851     0.596    my_timing/vcount[5]
    SLICE_X12Y138        LUT2 (Prop_lut2_I0_O)        0.152     0.748 f  my_timing/i__carry_i_10/O
                         net (fo=9, routed)           1.575     2.322    my_timing/i__carry_i_10_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I4_O)        0.348     2.670 r  my_timing/i__carry__0_i_7/O
                         net (fo=14, routed)          0.436     3.106    my_timing/i__carry__0_i_7_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I2_O)        0.124     3.230 r  my_timing/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.708     3.938    my_draw_background/vertical_counter_reg[10]_6[1]
    SLICE_X8Y140         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.458 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.575    my_draw_background/rgb_out_nxt10_inferred__0/i__carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 r  my_draw_background/rgb_out_nxt10_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.830     6.522    my_timing/vertical_counter_reg[10]_0[0]
    SLICE_X12Y141        LUT6 (Prop_lut6_I4_O)        0.124     6.646 r  my_timing/rgb_out[11]_i_29/O
                         net (fo=1, routed)           0.656     7.302    my_timing/rgb_out[11]_i_29_n_0
    SLICE_X13Y141        LUT6 (Prop_lut6_I5_O)        0.124     7.426 f  my_timing/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.708     8.133    my_timing/rgb_out[11]_i_11_n_0
    SLICE_X11Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.257 r  my_timing/rgb_out[11]_i_4/O
                         net (fo=5, routed)           0.722     8.979    my_timing/rgb_out[11]_i_4_n_0
    SLICE_X3Y140         LUT5 (Prop_lut5_I3_O)        0.124     9.103 r  my_timing/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000     9.103    my_draw_background/rgb_out_nxt[3]
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.681    23.686    my_draw_background/pclk
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[6]/C
                         clock pessimism              0.571    24.256    
                         clock uncertainty           -0.085    24.172    
    SLICE_X3Y140         FDRE (Setup_fdre_C_D)        0.029    24.201    my_draw_background/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         24.201    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                 15.098    

Slack (MET) :             19.173ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.186ns (20.786%)  route 4.520ns (79.214%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.738    -0.774    my_timing/pclk
    SLICE_X13Y140        FDRE                                         r  my_timing/vertical_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  my_timing/vertical_counter_reg[8]/Q
                         net (fo=60, routed)          1.671     1.354    my_timing/vcount[8]
    SLICE_X9Y142         LUT2 (Prop_lut2_I1_O)        0.124     1.478 r  my_timing/rgb_out[11]_i_15/O
                         net (fo=1, routed)           0.670     2.148    my_timing/rgb_out[11]_i_15_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.124     2.272 f  my_timing/rgb_out[11]_i_5/O
                         net (fo=1, routed)           0.645     2.917    my_timing/rgb_out[11]_i_5_n_0
    SLICE_X9Y142         LUT5 (Prop_lut5_I4_O)        0.150     3.067 r  my_timing/rgb_out[11]_i_2/O
                         net (fo=7, routed)           1.031     4.098    my_timing/rgb_out[11]_i_2_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I3_O)        0.332     4.430 r  my_timing/rgb_out[5]_i_1/O
                         net (fo=3, routed)           0.502     4.932    my_draw_background/rgb_out_nxt[2]
    SLICE_X0Y140         FDRE                                         r  my_draw_background/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.681    23.686    my_draw_background/pclk
    SLICE_X0Y140         FDRE                                         r  my_draw_background/rgb_out_reg[5]/C
                         clock pessimism              0.571    24.256    
                         clock uncertainty           -0.085    24.172    
    SLICE_X0Y140         FDRE (Setup_fdre_C_D)       -0.067    24.105    my_draw_background/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         24.105    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                 19.173    

Slack (MET) :             19.445ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.186ns (21.440%)  route 4.346ns (78.560%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.738    -0.774    my_timing/pclk
    SLICE_X13Y140        FDRE                                         r  my_timing/vertical_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  my_timing/vertical_counter_reg[8]/Q
                         net (fo=60, routed)          1.671     1.354    my_timing/vcount[8]
    SLICE_X9Y142         LUT2 (Prop_lut2_I1_O)        0.124     1.478 f  my_timing/rgb_out[11]_i_15/O
                         net (fo=1, routed)           0.670     2.148    my_timing/rgb_out[11]_i_15_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.124     2.272 r  my_timing/rgb_out[11]_i_5/O
                         net (fo=1, routed)           0.645     2.917    my_timing/rgb_out[11]_i_5_n_0
    SLICE_X9Y142         LUT5 (Prop_lut5_I4_O)        0.150     3.067 f  my_timing/rgb_out[11]_i_2/O
                         net (fo=7, routed)           1.359     4.426    my_timing/rgb_out[11]_i_2_n_0
    SLICE_X3Y140         LUT4 (Prop_lut4_I0_O)        0.332     4.758 r  my_timing/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000     4.758    my_draw_background/rgb_out_nxt[1]
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.681    23.686    my_draw_background/pclk
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[3]/C
                         clock pessimism              0.571    24.256    
                         clock uncertainty           -0.085    24.172    
    SLICE_X3Y140         FDRE (Setup_fdre_C_D)        0.031    24.203    my_draw_background/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                 19.445    

Slack (MET) :             19.459ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 1.216ns (21.864%)  route 4.346ns (78.136%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.738    -0.774    my_timing/pclk
    SLICE_X13Y140        FDRE                                         r  my_timing/vertical_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  my_timing/vertical_counter_reg[8]/Q
                         net (fo=60, routed)          1.671     1.354    my_timing/vcount[8]
    SLICE_X9Y142         LUT2 (Prop_lut2_I1_O)        0.124     1.478 r  my_timing/rgb_out[11]_i_15/O
                         net (fo=1, routed)           0.670     2.148    my_timing/rgb_out[11]_i_15_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.124     2.272 f  my_timing/rgb_out[11]_i_5/O
                         net (fo=1, routed)           0.645     2.917    my_timing/rgb_out[11]_i_5_n_0
    SLICE_X9Y142         LUT5 (Prop_lut5_I4_O)        0.150     3.067 r  my_timing/rgb_out[11]_i_2/O
                         net (fo=7, routed)           1.359     4.426    my_timing/rgb_out[11]_i_2_n_0
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.362     4.788 r  my_timing/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000     4.788    my_draw_background/vertical_blank_reg
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.681    23.686    my_draw_background/pclk
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[9]/C
                         clock pessimism              0.571    24.256    
                         clock uncertainty           -0.085    24.172    
    SLICE_X3Y140         FDRE (Setup_fdre_C_D)        0.075    24.247    my_draw_background/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         24.247    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                 19.459    

Slack (MET) :             19.929ns  (required time - arrival time)
  Source:                 my_timing/vertical_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vertical_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.854ns (18.105%)  route 3.863ns (81.895%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.738    -0.774    my_timing/pclk
    SLICE_X13Y139        FDRE                                         r  my_timing/vertical_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  my_timing/vertical_counter_reg[6]/Q
                         net (fo=53, routed)          1.613     1.296    my_timing/vcount[6]
    SLICE_X9Y142         LUT4 (Prop_lut4_I3_O)        0.124     1.420 f  my_timing/rgb_out[5]_i_3/O
                         net (fo=2, routed)           0.973     2.393    my_timing/rgb_out[5]_i_3_n_0
    SLICE_X11Y139        LUT6 (Prop_lut6_I0_O)        0.124     2.517 f  my_timing/vertical_counter[5]_i_2/O
                         net (fo=3, routed)           0.705     3.222    my_timing/vertical_counter[5]_i_2_n_0
    SLICE_X12Y139        LUT4 (Prop_lut4_I3_O)        0.150     3.372 r  my_timing/vertical_counter[2]_i_1/O
                         net (fo=1, routed)           0.572     3.943    my_timing/vertical_counter_nxt[2]
    SLICE_X12Y139        FDRE                                         r  my_timing/vertical_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.613    23.618    my_timing/pclk
    SLICE_X12Y139        FDRE                                         r  my_timing/vertical_counter_reg[2]/C
                         clock pessimism              0.587    24.204    
                         clock uncertainty           -0.085    24.120    
    SLICE_X12Y139        FDRE (Setup_fdre_C_D)       -0.247    23.873    my_timing/vertical_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         23.873    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                 19.929    

Slack (MET) :             20.181ns  (required time - arrival time)
  Source:                 my_draw_background/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 1.740ns (40.629%)  route 2.543ns (59.371%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 23.685 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.804    -0.708    my_draw_background/pclk
    SLICE_X5Y137         FDRE                                         r  my_draw_background/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.456    -0.252 r  my_draw_background/hcount_out_reg[3]/Q
                         net (fo=4, routed)           1.387     1.135    my_MouseCtl/hcount_out_b[3]
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.124     1.259 r  my_MouseCtl/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     1.259    my_draw_rect/xpos_reg[7][1]
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.809 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.809    my_draw_rect/rgb_nxt6_inferred__1/i__carry_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.966 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.649     2.616    my_draw_rect/rgb_nxt6_inferred__1/i__carry__0_n_2
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.329     2.945 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.176     3.121    my_draw_background/hcount_out_reg[10]_0
    SLICE_X5Y139         LUT4 (Prop_lut4_I0_O)        0.124     3.245 r  my_draw_background/rgb_out[11]_i_1/O
                         net (fo=6, routed)           0.330     3.575    my_draw_rect/vcount_out_reg[9]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.680    23.685    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[11]/C
                         clock pessimism              0.585    24.269    
                         clock uncertainty           -0.085    24.185    
    SLICE_X7Y139         FDRE (Setup_fdre_C_R)       -0.429    23.756    my_draw_rect/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.756    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 20.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 my_timing/vertical_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/vsync_out_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.702%)  route 0.127ns (47.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.673    -0.508    my_timing/pclk
    SLICE_X5Y140         FDRE                                         r  my_timing/vertical_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  my_timing/vertical_sync_reg/Q
                         net (fo=2, routed)           0.127    -0.240    my_draw_rect/vertical_sync
    SLICE_X2Y140         SRL16E                                       r  my_draw_rect/vsync_out_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.949    -0.740    my_draw_rect/pclk
    SLICE_X2Y140         SRL16E                                       r  my_draw_rect/vsync_out_reg_srl2/CLK
                         clock pessimism              0.270    -0.470    
    SLICE_X2Y140         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.355    my_draw_rect/vsync_out_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_generator/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y46         FDRE                                         r  my_clk_generator/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  my_clk_generator/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    my_clk_generator/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  my_clk_generator/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y46         FDRE                                         r  my_clk_generator/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    my_clk_generator/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_timing/vertical_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vertical_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.644    -0.537    my_timing/pclk
    SLICE_X13Y139        FDRE                                         r  my_timing/vertical_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  my_timing/vertical_counter_reg[6]/Q
                         net (fo=53, routed)          0.090    -0.306    my_timing/vcount[6]
    SLICE_X12Y139        LUT6 (Prop_lut6_I5_O)        0.045    -0.261 r  my_timing/vertical_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    my_timing/vertical_counter_nxt[7]
    SLICE_X12Y139        FDRE                                         r  my_timing/vertical_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.918    -0.771    my_timing/pclk
    SLICE_X12Y139        FDRE                                         r  my_timing/vertical_counter_reg[7]/C
                         clock pessimism              0.247    -0.524    
    SLICE_X12Y139        FDRE (Hold_fdre_C_D)         0.121    -0.403    my_timing/vertical_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 my_draw_background/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.305%)  route 0.157ns (52.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.674    -0.507    my_draw_background/pclk
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  my_draw_background/rgb_out_reg[7]/Q
                         net (fo=1, routed)           0.157    -0.209    my_draw_rect/rgb_out_reg[11]_1[3]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.946    -0.743    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[7]/C
                         clock pessimism              0.270    -0.473    
    SLICE_X7Y139         FDRE (Hold_fdre_C_D)         0.076    -0.397    my_draw_rect/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_generator/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y46         FDRE                                         r  my_clk_generator/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  my_clk_generator/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    my_clk_generator/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  my_clk_generator/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y46         FDRE                                         r  my_clk_generator/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    my_clk_generator/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 my_draw_background/rgb_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.126%)  route 0.165ns (53.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.674    -0.507    my_draw_background/pclk
    SLICE_X0Y140         FDRE                                         r  my_draw_background/rgb_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  my_draw_background/rgb_out_reg[5]/Q
                         net (fo=1, routed)           0.165    -0.201    my_draw_rect/rgb_out_reg[11]_1[2]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.946    -0.743    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[5]/C
                         clock pessimism              0.270    -0.473    
    SLICE_X7Y139         FDRE (Hold_fdre_C_D)         0.078    -0.395    my_draw_rect/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 my_timing/vertical_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vertical_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.645    -0.536    my_timing/pclk
    SLICE_X13Y140        FDRE                                         r  my_timing/vertical_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  my_timing/vertical_counter_reg[8]/Q
                         net (fo=60, routed)          0.144    -0.251    my_timing/vcount[8]
    SLICE_X12Y140        LUT6 (Prop_lut6_I4_O)        0.045    -0.206 r  my_timing/vertical_counter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.206    my_timing/vertical_counter_nxt[10]
    SLICE_X12Y140        FDRE                                         r  my_timing/vertical_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.919    -0.770    my_timing/pclk
    SLICE_X12Y140        FDRE                                         r  my_timing/vertical_counter_reg[10]/C
                         clock pessimism              0.247    -0.523    
    SLICE_X12Y140        FDRE (Hold_fdre_C_D)         0.120    -0.403    my_timing/vertical_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 my_draw_background/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.084%)  route 0.152ns (51.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.674    -0.507    my_draw_background/pclk
    SLICE_X3Y140         FDRE                                         r  my_draw_background/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  my_draw_background/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.152    -0.214    my_draw_rect/rgb_out_reg[11]_1[1]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.946    -0.743    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[3]/C
                         clock pessimism              0.270    -0.473    
    SLICE_X7Y139         FDRE (Hold_fdre_C_D)         0.047    -0.426    my_draw_rect/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 my_timing/vertical_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vertical_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.592%)  route 0.142ns (40.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.644    -0.537    my_timing/pclk
    SLICE_X12Y139        FDRE                                         r  my_timing/vertical_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  my_timing/vertical_counter_reg[4]/Q
                         net (fo=40, routed)          0.142    -0.231    my_timing/vcount[4]
    SLICE_X13Y139        LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  my_timing/vertical_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    my_timing/vertical_counter_nxt[6]
    SLICE_X13Y139        FDRE                                         r  my_timing/vertical_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.918    -0.771    my_timing/pclk
    SLICE_X13Y139        FDRE                                         r  my_timing/vertical_counter_reg[6]/C
                         clock pessimism              0.247    -0.524    
    SLICE_X13Y139        FDRE (Hold_fdre_C_D)         0.092    -0.432    my_timing/vertical_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 my_draw_background/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.309%)  route 0.170ns (54.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.673    -0.508    my_draw_background/pclk
    SLICE_X4Y140         FDRE                                         r  my_draw_background/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  my_draw_background/rgb_out_reg[2]/Q
                         net (fo=2, routed)           0.170    -0.197    my_draw_rect/rgb_out_reg[11]_1[0]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.946    -0.743    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[1]/C
                         clock pessimism              0.250    -0.493    
    SLICE_X7Y139         FDRE (Hold_fdre_C_D)         0.047    -0.446    my_draw_rect/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_generator
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    my_clk_generator/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      my_clk_generator/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y116     b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y116     b_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y135     b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y135     b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y116     g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y116     g_reg[1]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y140     my_draw_rect/hsync_out_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y140     my_draw_rect/vsync_out_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y140     my_draw_rect/hsync_out_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y140     my_draw_rect/vsync_out_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y138    my_timing/vertical_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y140    my_timing/vertical_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y138    my_timing/vertical_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y139    my_timing/vertical_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y140    my_timing/vertical_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y139    my_timing/vertical_counter_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y140     my_draw_rect/hsync_out_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y140     my_draw_rect/vsync_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y140     my_draw_rect/hsync_out_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y140     my_draw_rect/vsync_out_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y116     b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y116     b_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y116     g_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y116     g_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y134     g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y140     hs_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk_generator/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            9  Failing Endpoints,  Worst Slack       -0.822ns,  Total Violation       -5.479ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        4.979ns  (logic 2.784ns (55.912%)  route 2.195ns (44.088%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 23.685 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 19.292 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.804    19.292    my_MouseCtl/clk100MHz
    SLICE_X2Y136         FDRE                                         r  my_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518    19.810 r  my_MouseCtl/ypos_reg[2]/Q
                         net (fo=4, routed)           0.542    20.352    my_MouseCtl/rgb_out_reg[11][2]
    SLICE_X3Y136         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.859 r  my_MouseCtl/rgb_nxt4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.859    my_MouseCtl/rgb_nxt4_carry_i_10_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.973 r  my_MouseCtl/rgb_nxt4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.973    my_MouseCtl/rgb_nxt4_carry_i_9_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.307 r  my_MouseCtl/rgb_nxt4_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.594    21.901    my_draw_background/rgb_nxt5[9]
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.303    22.204 r  my_draw_background/rgb_nxt4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    22.204    my_draw_rect/ypos_reg[11]_1[1]
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    22.778 r  my_draw_rect/rgb_nxt4_carry__0/CO[2]
                         net (fo=1, routed)           0.553    23.331    my_draw_rect/rgb_nxt4_carry__0_n_1
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.310    23.641 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.176    23.817    my_draw_background/hcount_out_reg[10]_0
    SLICE_X5Y139         LUT4 (Prop_lut4_I0_O)        0.124    23.941 r  my_draw_background/rgb_out[11]_i_1/O
                         net (fo=6, routed)           0.330    24.272    my_draw_rect/vcount_out_reg[9]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.680    23.685    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[11]/C
                         clock pessimism              0.398    24.083    
                         clock uncertainty           -0.205    23.878    
    SLICE_X7Y139         FDRE (Setup_fdre_C_R)       -0.429    23.449    my_draw_rect/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.449    
                         arrival time                         -24.272    
  -------------------------------------------------------------------
                         slack                                 -0.822    

Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        4.979ns  (logic 2.784ns (55.912%)  route 2.195ns (44.088%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 23.685 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 19.292 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.804    19.292    my_MouseCtl/clk100MHz
    SLICE_X2Y136         FDRE                                         r  my_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518    19.810 r  my_MouseCtl/ypos_reg[2]/Q
                         net (fo=4, routed)           0.542    20.352    my_MouseCtl/rgb_out_reg[11][2]
    SLICE_X3Y136         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.859 r  my_MouseCtl/rgb_nxt4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.859    my_MouseCtl/rgb_nxt4_carry_i_10_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.973 r  my_MouseCtl/rgb_nxt4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.973    my_MouseCtl/rgb_nxt4_carry_i_9_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.307 r  my_MouseCtl/rgb_nxt4_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.594    21.901    my_draw_background/rgb_nxt5[9]
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.303    22.204 r  my_draw_background/rgb_nxt4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    22.204    my_draw_rect/ypos_reg[11]_1[1]
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    22.778 r  my_draw_rect/rgb_nxt4_carry__0/CO[2]
                         net (fo=1, routed)           0.553    23.331    my_draw_rect/rgb_nxt4_carry__0_n_1
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.310    23.641 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.176    23.817    my_draw_background/hcount_out_reg[10]_0
    SLICE_X5Y139         LUT4 (Prop_lut4_I0_O)        0.124    23.941 r  my_draw_background/rgb_out[11]_i_1/O
                         net (fo=6, routed)           0.330    24.272    my_draw_rect/vcount_out_reg[9]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.680    23.685    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[1]/C
                         clock pessimism              0.398    24.083    
                         clock uncertainty           -0.205    23.878    
    SLICE_X7Y139         FDRE (Setup_fdre_C_R)       -0.429    23.449    my_draw_rect/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.449    
                         arrival time                         -24.272    
  -------------------------------------------------------------------
                         slack                                 -0.822    

Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        4.979ns  (logic 2.784ns (55.912%)  route 2.195ns (44.088%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 23.685 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 19.292 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.804    19.292    my_MouseCtl/clk100MHz
    SLICE_X2Y136         FDRE                                         r  my_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518    19.810 r  my_MouseCtl/ypos_reg[2]/Q
                         net (fo=4, routed)           0.542    20.352    my_MouseCtl/rgb_out_reg[11][2]
    SLICE_X3Y136         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.859 r  my_MouseCtl/rgb_nxt4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.859    my_MouseCtl/rgb_nxt4_carry_i_10_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.973 r  my_MouseCtl/rgb_nxt4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.973    my_MouseCtl/rgb_nxt4_carry_i_9_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.307 r  my_MouseCtl/rgb_nxt4_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.594    21.901    my_draw_background/rgb_nxt5[9]
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.303    22.204 r  my_draw_background/rgb_nxt4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    22.204    my_draw_rect/ypos_reg[11]_1[1]
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    22.778 r  my_draw_rect/rgb_nxt4_carry__0/CO[2]
                         net (fo=1, routed)           0.553    23.331    my_draw_rect/rgb_nxt4_carry__0_n_1
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.310    23.641 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.176    23.817    my_draw_background/hcount_out_reg[10]_0
    SLICE_X5Y139         LUT4 (Prop_lut4_I0_O)        0.124    23.941 r  my_draw_background/rgb_out[11]_i_1/O
                         net (fo=6, routed)           0.330    24.272    my_draw_rect/vcount_out_reg[9]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.680    23.685    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[3]/C
                         clock pessimism              0.398    24.083    
                         clock uncertainty           -0.205    23.878    
    SLICE_X7Y139         FDRE (Setup_fdre_C_R)       -0.429    23.449    my_draw_rect/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.449    
                         arrival time                         -24.272    
  -------------------------------------------------------------------
                         slack                                 -0.822    

Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        4.979ns  (logic 2.784ns (55.912%)  route 2.195ns (44.088%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 23.685 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 19.292 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.804    19.292    my_MouseCtl/clk100MHz
    SLICE_X2Y136         FDRE                                         r  my_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518    19.810 r  my_MouseCtl/ypos_reg[2]/Q
                         net (fo=4, routed)           0.542    20.352    my_MouseCtl/rgb_out_reg[11][2]
    SLICE_X3Y136         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.859 r  my_MouseCtl/rgb_nxt4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.859    my_MouseCtl/rgb_nxt4_carry_i_10_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.973 r  my_MouseCtl/rgb_nxt4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.973    my_MouseCtl/rgb_nxt4_carry_i_9_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.307 r  my_MouseCtl/rgb_nxt4_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.594    21.901    my_draw_background/rgb_nxt5[9]
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.303    22.204 r  my_draw_background/rgb_nxt4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    22.204    my_draw_rect/ypos_reg[11]_1[1]
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    22.778 r  my_draw_rect/rgb_nxt4_carry__0/CO[2]
                         net (fo=1, routed)           0.553    23.331    my_draw_rect/rgb_nxt4_carry__0_n_1
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.310    23.641 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.176    23.817    my_draw_background/hcount_out_reg[10]_0
    SLICE_X5Y139         LUT4 (Prop_lut4_I0_O)        0.124    23.941 r  my_draw_background/rgb_out[11]_i_1/O
                         net (fo=6, routed)           0.330    24.272    my_draw_rect/vcount_out_reg[9]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.680    23.685    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[5]/C
                         clock pessimism              0.398    24.083    
                         clock uncertainty           -0.205    23.878    
    SLICE_X7Y139         FDRE (Setup_fdre_C_R)       -0.429    23.449    my_draw_rect/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         23.449    
                         arrival time                         -24.272    
  -------------------------------------------------------------------
                         slack                                 -0.822    

Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        4.979ns  (logic 2.784ns (55.912%)  route 2.195ns (44.088%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 23.685 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 19.292 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.804    19.292    my_MouseCtl/clk100MHz
    SLICE_X2Y136         FDRE                                         r  my_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518    19.810 r  my_MouseCtl/ypos_reg[2]/Q
                         net (fo=4, routed)           0.542    20.352    my_MouseCtl/rgb_out_reg[11][2]
    SLICE_X3Y136         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.859 r  my_MouseCtl/rgb_nxt4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.859    my_MouseCtl/rgb_nxt4_carry_i_10_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.973 r  my_MouseCtl/rgb_nxt4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.973    my_MouseCtl/rgb_nxt4_carry_i_9_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.307 r  my_MouseCtl/rgb_nxt4_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.594    21.901    my_draw_background/rgb_nxt5[9]
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.303    22.204 r  my_draw_background/rgb_nxt4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    22.204    my_draw_rect/ypos_reg[11]_1[1]
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    22.778 r  my_draw_rect/rgb_nxt4_carry__0/CO[2]
                         net (fo=1, routed)           0.553    23.331    my_draw_rect/rgb_nxt4_carry__0_n_1
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.310    23.641 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.176    23.817    my_draw_background/hcount_out_reg[10]_0
    SLICE_X5Y139         LUT4 (Prop_lut4_I0_O)        0.124    23.941 r  my_draw_background/rgb_out[11]_i_1/O
                         net (fo=6, routed)           0.330    24.272    my_draw_rect/vcount_out_reg[9]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.680    23.685    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[7]/C
                         clock pessimism              0.398    24.083    
                         clock uncertainty           -0.205    23.878    
    SLICE_X7Y139         FDRE (Setup_fdre_C_R)       -0.429    23.449    my_draw_rect/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.449    
                         arrival time                         -24.272    
  -------------------------------------------------------------------
                         slack                                 -0.822    

Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        4.979ns  (logic 2.784ns (55.912%)  route 2.195ns (44.088%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 23.685 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 19.292 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.804    19.292    my_MouseCtl/clk100MHz
    SLICE_X2Y136         FDRE                                         r  my_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518    19.810 r  my_MouseCtl/ypos_reg[2]/Q
                         net (fo=4, routed)           0.542    20.352    my_MouseCtl/rgb_out_reg[11][2]
    SLICE_X3Y136         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.859 r  my_MouseCtl/rgb_nxt4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.859    my_MouseCtl/rgb_nxt4_carry_i_10_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.973 r  my_MouseCtl/rgb_nxt4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.973    my_MouseCtl/rgb_nxt4_carry_i_9_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.307 r  my_MouseCtl/rgb_nxt4_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.594    21.901    my_draw_background/rgb_nxt5[9]
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.303    22.204 r  my_draw_background/rgb_nxt4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    22.204    my_draw_rect/ypos_reg[11]_1[1]
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    22.778 r  my_draw_rect/rgb_nxt4_carry__0/CO[2]
                         net (fo=1, routed)           0.553    23.331    my_draw_rect/rgb_nxt4_carry__0_n_1
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.310    23.641 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.176    23.817    my_draw_background/hcount_out_reg[10]_0
    SLICE_X5Y139         LUT4 (Prop_lut4_I0_O)        0.124    23.941 r  my_draw_background/rgb_out[11]_i_1/O
                         net (fo=6, routed)           0.330    24.272    my_draw_rect/vcount_out_reg[9]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.680    23.685    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[9]/C
                         clock pessimism              0.398    24.083    
                         clock uncertainty           -0.205    23.878    
    SLICE_X7Y139         FDRE (Setup_fdre_C_R)       -0.429    23.449    my_draw_rect/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.449    
                         arrival time                         -24.272    
  -------------------------------------------------------------------
                         slack                                 -0.822    

Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        4.809ns  (logic 2.784ns (57.891%)  route 2.025ns (42.109%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 19.292 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.804    19.292    my_MouseCtl/clk100MHz
    SLICE_X2Y136         FDRE                                         r  my_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518    19.810 r  my_MouseCtl/ypos_reg[2]/Q
                         net (fo=4, routed)           0.542    20.352    my_MouseCtl/rgb_out_reg[11][2]
    SLICE_X3Y136         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.859 r  my_MouseCtl/rgb_nxt4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.859    my_MouseCtl/rgb_nxt4_carry_i_10_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.973 r  my_MouseCtl/rgb_nxt4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.973    my_MouseCtl/rgb_nxt4_carry_i_9_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.307 r  my_MouseCtl/rgb_nxt4_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.594    21.901    my_draw_background/rgb_nxt5[9]
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.303    22.204 r  my_draw_background/rgb_nxt4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    22.204    my_draw_rect/ypos_reg[11]_1[1]
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    22.778 r  my_draw_rect/rgb_nxt4_carry__0/CO[2]
                         net (fo=1, routed)           0.553    23.331    my_draw_rect/rgb_nxt4_carry__0_n_1
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.310    23.641 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.336    23.977    my_draw_background/hcount_out_reg[10]_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.124    24.101 r  my_draw_background/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    24.101    my_draw_rect/D[2]
    SLICE_X3Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.681    23.686    my_draw_rect/pclk
    SLICE_X3Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[10]/C
                         clock pessimism              0.398    24.084    
                         clock uncertainty           -0.205    23.879    
    SLICE_X3Y139         FDRE (Setup_fdre_C_D)        0.032    23.911    my_draw_rect/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.911    
                         arrival time                         -24.101    
  -------------------------------------------------------------------
                         slack                                 -0.190    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        4.804ns  (logic 2.784ns (57.952%)  route 2.020ns (42.048%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 19.292 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.804    19.292    my_MouseCtl/clk100MHz
    SLICE_X2Y136         FDRE                                         r  my_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518    19.810 r  my_MouseCtl/ypos_reg[2]/Q
                         net (fo=4, routed)           0.542    20.352    my_MouseCtl/rgb_out_reg[11][2]
    SLICE_X3Y136         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.859 r  my_MouseCtl/rgb_nxt4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.859    my_MouseCtl/rgb_nxt4_carry_i_10_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.973 r  my_MouseCtl/rgb_nxt4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.973    my_MouseCtl/rgb_nxt4_carry_i_9_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.307 r  my_MouseCtl/rgb_nxt4_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.594    21.901    my_draw_background/rgb_nxt5[9]
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.303    22.204 r  my_draw_background/rgb_nxt4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    22.204    my_draw_rect/ypos_reg[11]_1[1]
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    22.778 r  my_draw_rect/rgb_nxt4_carry__0/CO[2]
                         net (fo=1, routed)           0.553    23.331    my_draw_rect/rgb_nxt4_carry__0_n_1
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.310    23.641 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.331    23.972    my_draw_background/hcount_out_reg[10]_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.124    24.096 r  my_draw_background/rgb_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000    24.096    my_draw_rect/D[1]
    SLICE_X3Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.681    23.686    my_draw_rect/pclk
    SLICE_X3Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[6]/C
                         clock pessimism              0.398    24.084    
                         clock uncertainty           -0.205    23.879    
    SLICE_X3Y139         FDRE (Setup_fdre_C_D)        0.031    23.910    my_draw_rect/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.910    
                         arrival time                         -24.096    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        4.834ns  (logic 2.784ns (57.593%)  route 2.050ns (42.407%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 19.292 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.804    19.292    my_MouseCtl/clk100MHz
    SLICE_X2Y136         FDRE                                         r  my_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518    19.810 r  my_MouseCtl/ypos_reg[2]/Q
                         net (fo=4, routed)           0.542    20.352    my_MouseCtl/rgb_out_reg[11][2]
    SLICE_X3Y136         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.859 r  my_MouseCtl/rgb_nxt4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.859    my_MouseCtl/rgb_nxt4_carry_i_10_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.973 r  my_MouseCtl/rgb_nxt4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.973    my_MouseCtl/rgb_nxt4_carry_i_9_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.307 r  my_MouseCtl/rgb_nxt4_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.594    21.901    my_draw_background/rgb_nxt5[9]
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.303    22.204 r  my_draw_background/rgb_nxt4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    22.204    my_draw_rect/ypos_reg[11]_1[1]
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    22.778 r  my_draw_rect/rgb_nxt4_carry__0/CO[2]
                         net (fo=1, routed)           0.553    23.331    my_draw_rect/rgb_nxt4_carry__0_n_1
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.310    23.641 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.361    24.002    my_draw_background/hcount_out_reg[10]_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.124    24.126 r  my_draw_background/rgb_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    24.126    my_draw_rect/D[0]
    SLICE_X2Y140         FDRE                                         r  my_draw_rect/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          1.681    23.686    my_draw_rect/pclk
    SLICE_X2Y140         FDRE                                         r  my_draw_rect/rgb_out_reg[2]/C
                         clock pessimism              0.398    24.084    
                         clock uncertainty           -0.205    23.879    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.079    23.958    my_draw_rect/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         23.958    
                         arrival time                         -24.126    
  -------------------------------------------------------------------
                         slack                                 -0.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.486ns (48.024%)  route 0.526ns (51.976%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.672    -0.509    my_MouseCtl/clk100MHz
    SLICE_X3Y137         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 f  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.202    my_draw_background/Q[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I3_O)        0.049    -0.153 r  my_draw_background/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    my_draw_rect/hcount_out_reg[7]_1[3]
    SLICE_X4Y137         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.061 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.061    my_draw_rect/rgb_nxt6_inferred__1/i__carry_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.016 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.223     0.207    my_draw_rect/rgb_nxt6_inferred__1/i__carry__0_n_2
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.114     0.321 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.137     0.458    my_draw_background/hcount_out_reg[10]_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.045     0.503 r  my_draw_background/rgb_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.503    my_draw_rect/D[0]
    SLICE_X2Y140         FDRE                                         r  my_draw_rect/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.949    -0.740    my_draw_rect/pclk
    SLICE_X2Y140         FDRE                                         r  my_draw_rect/rgb_out_reg[2]/C
                         clock pessimism              0.555    -0.185    
                         clock uncertainty            0.205     0.019    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.121     0.140    my_draw_rect/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.486ns (47.784%)  route 0.531ns (52.216%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.672    -0.509    my_MouseCtl/clk100MHz
    SLICE_X3Y137         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 f  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.202    my_draw_background/Q[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I3_O)        0.049    -0.153 r  my_draw_background/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    my_draw_rect/hcount_out_reg[7]_1[3]
    SLICE_X4Y137         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.061 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.061    my_draw_rect/rgb_nxt6_inferred__1/i__carry_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.016 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.223     0.207    my_draw_rect/rgb_nxt6_inferred__1/i__carry__0_n_2
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.114     0.321 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.142     0.463    my_draw_background/hcount_out_reg[10]_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.045     0.508 r  my_draw_background/rgb_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.508    my_draw_rect/D[1]
    SLICE_X3Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.948    -0.741    my_draw_rect/pclk
    SLICE_X3Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[6]/C
                         clock pessimism              0.555    -0.186    
                         clock uncertainty            0.205     0.018    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.092     0.110    my_draw_rect/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.486ns (47.644%)  route 0.534ns (52.356%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.672    -0.509    my_MouseCtl/clk100MHz
    SLICE_X3Y137         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 f  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.202    my_draw_background/Q[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I3_O)        0.049    -0.153 r  my_draw_background/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    my_draw_rect/hcount_out_reg[7]_1[3]
    SLICE_X4Y137         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.061 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.061    my_draw_rect/rgb_nxt6_inferred__1/i__carry_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.016 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.223     0.207    my_draw_rect/rgb_nxt6_inferred__1/i__carry__0_n_2
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.114     0.321 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.145     0.466    my_draw_background/hcount_out_reg[10]_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I0_O)        0.045     0.511 r  my_draw_background/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.511    my_draw_rect/D[2]
    SLICE_X3Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.948    -0.741    my_draw_rect/pclk
    SLICE_X3Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[10]/C
                         clock pessimism              0.555    -0.186    
                         clock uncertainty            0.205     0.018    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.092     0.110    my_draw_rect/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.486ns (46.053%)  route 0.569ns (53.947%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.672    -0.509    my_MouseCtl/clk100MHz
    SLICE_X3Y137         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 f  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.202    my_draw_background/Q[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I3_O)        0.049    -0.153 r  my_draw_background/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    my_draw_rect/hcount_out_reg[7]_1[3]
    SLICE_X4Y137         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.061 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.061    my_draw_rect/rgb_nxt6_inferred__1/i__carry_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.016 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.223     0.207    my_draw_rect/rgb_nxt6_inferred__1/i__carry__0_n_2
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.114     0.321 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.075     0.396    my_draw_background/hcount_out_reg[10]_0
    SLICE_X5Y139         LUT4 (Prop_lut4_I0_O)        0.045     0.441 r  my_draw_background/rgb_out[11]_i_1/O
                         net (fo=6, routed)           0.105     0.546    my_draw_rect/vcount_out_reg[9]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.946    -0.743    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[11]/C
                         clock pessimism              0.555    -0.188    
                         clock uncertainty            0.205     0.016    
    SLICE_X7Y139         FDRE (Hold_fdre_C_R)        -0.018    -0.002    my_draw_rect/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.486ns (46.053%)  route 0.569ns (53.947%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.672    -0.509    my_MouseCtl/clk100MHz
    SLICE_X3Y137         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 f  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.202    my_draw_background/Q[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I3_O)        0.049    -0.153 r  my_draw_background/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    my_draw_rect/hcount_out_reg[7]_1[3]
    SLICE_X4Y137         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.061 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.061    my_draw_rect/rgb_nxt6_inferred__1/i__carry_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.016 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.223     0.207    my_draw_rect/rgb_nxt6_inferred__1/i__carry__0_n_2
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.114     0.321 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.075     0.396    my_draw_background/hcount_out_reg[10]_0
    SLICE_X5Y139         LUT4 (Prop_lut4_I0_O)        0.045     0.441 r  my_draw_background/rgb_out[11]_i_1/O
                         net (fo=6, routed)           0.105     0.546    my_draw_rect/vcount_out_reg[9]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.946    -0.743    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[1]/C
                         clock pessimism              0.555    -0.188    
                         clock uncertainty            0.205     0.016    
    SLICE_X7Y139         FDRE (Hold_fdre_C_R)        -0.018    -0.002    my_draw_rect/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.486ns (46.053%)  route 0.569ns (53.947%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.672    -0.509    my_MouseCtl/clk100MHz
    SLICE_X3Y137         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 f  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.202    my_draw_background/Q[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I3_O)        0.049    -0.153 r  my_draw_background/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    my_draw_rect/hcount_out_reg[7]_1[3]
    SLICE_X4Y137         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.061 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.061    my_draw_rect/rgb_nxt6_inferred__1/i__carry_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.016 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.223     0.207    my_draw_rect/rgb_nxt6_inferred__1/i__carry__0_n_2
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.114     0.321 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.075     0.396    my_draw_background/hcount_out_reg[10]_0
    SLICE_X5Y139         LUT4 (Prop_lut4_I0_O)        0.045     0.441 r  my_draw_background/rgb_out[11]_i_1/O
                         net (fo=6, routed)           0.105     0.546    my_draw_rect/vcount_out_reg[9]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.946    -0.743    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[3]/C
                         clock pessimism              0.555    -0.188    
                         clock uncertainty            0.205     0.016    
    SLICE_X7Y139         FDRE (Hold_fdre_C_R)        -0.018    -0.002    my_draw_rect/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.486ns (46.053%)  route 0.569ns (53.947%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.672    -0.509    my_MouseCtl/clk100MHz
    SLICE_X3Y137         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 f  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.202    my_draw_background/Q[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I3_O)        0.049    -0.153 r  my_draw_background/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    my_draw_rect/hcount_out_reg[7]_1[3]
    SLICE_X4Y137         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.061 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.061    my_draw_rect/rgb_nxt6_inferred__1/i__carry_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.016 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.223     0.207    my_draw_rect/rgb_nxt6_inferred__1/i__carry__0_n_2
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.114     0.321 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.075     0.396    my_draw_background/hcount_out_reg[10]_0
    SLICE_X5Y139         LUT4 (Prop_lut4_I0_O)        0.045     0.441 r  my_draw_background/rgb_out[11]_i_1/O
                         net (fo=6, routed)           0.105     0.546    my_draw_rect/vcount_out_reg[9]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.946    -0.743    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[5]/C
                         clock pessimism              0.555    -0.188    
                         clock uncertainty            0.205     0.016    
    SLICE_X7Y139         FDRE (Hold_fdre_C_R)        -0.018    -0.002    my_draw_rect/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.486ns (46.053%)  route 0.569ns (53.947%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.672    -0.509    my_MouseCtl/clk100MHz
    SLICE_X3Y137         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 f  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.202    my_draw_background/Q[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I3_O)        0.049    -0.153 r  my_draw_background/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    my_draw_rect/hcount_out_reg[7]_1[3]
    SLICE_X4Y137         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.061 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.061    my_draw_rect/rgb_nxt6_inferred__1/i__carry_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.016 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.223     0.207    my_draw_rect/rgb_nxt6_inferred__1/i__carry__0_n_2
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.114     0.321 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.075     0.396    my_draw_background/hcount_out_reg[10]_0
    SLICE_X5Y139         LUT4 (Prop_lut4_I0_O)        0.045     0.441 r  my_draw_background/rgb_out[11]_i_1/O
                         net (fo=6, routed)           0.105     0.546    my_draw_rect/vcount_out_reg[9]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.946    -0.743    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[7]/C
                         clock pessimism              0.555    -0.188    
                         clock uncertainty            0.205     0.016    
    SLICE_X7Y139         FDRE (Hold_fdre_C_R)        -0.018    -0.002    my_draw_rect/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_draw_rect/rgb_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.486ns (46.053%)  route 0.569ns (53.947%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.672    -0.509    my_MouseCtl/clk100MHz
    SLICE_X3Y137         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 f  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.202    my_draw_background/Q[6]
    SLICE_X4Y137         LUT4 (Prop_lut4_I3_O)        0.049    -0.153 r  my_draw_background/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    my_draw_rect/hcount_out_reg[7]_1[3]
    SLICE_X4Y137         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.061 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.061    my_draw_rect/rgb_nxt6_inferred__1/i__carry_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.016 r  my_draw_rect/rgb_nxt6_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.223     0.207    my_draw_rect/rgb_nxt6_inferred__1/i__carry__0_n_2
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.114     0.321 f  my_draw_rect/rgb_out[10]_i_2/O
                         net (fo=4, routed)           0.075     0.396    my_draw_background/hcount_out_reg[10]_0
    SLICE_X5Y139         LUT4 (Prop_lut4_I0_O)        0.045     0.441 r  my_draw_background/rgb_out[11]_i_1/O
                         net (fo=6, routed)           0.105     0.546    my_draw_rect/vcount_out_reg[9]
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=81, routed)          0.946    -0.743    my_draw_rect/pclk
    SLICE_X7Y139         FDRE                                         r  my_draw_rect/rgb_out_reg[9]/C
                         clock pessimism              0.555    -0.188    
                         clock uncertainty            0.205     0.016    
    SLICE_X7Y139         FDRE (Hold_fdre_C_R)        -0.018    -0.002    my_draw_rect/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.548    





