{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586361124214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586361124216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  8 17:52:04 2020 " "Processing started: Wed Apr  8 17:52:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586361124216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586361124216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecodificadorDisplay -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecodificadorDisplay -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586361124216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586361124451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586361124451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/david/Escritorio/Practicas-VLSI/Componentes/dec_hex_seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/david/Escritorio/Practicas-VLSI/Componentes/dec_hex_seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_hex_seg7-DecFunc " "Found design unit 1: dec_hex_seg7-DecFunc" {  } { { "../../../Componentes/dec_hex_seg7.vhd" "" { Text "/home/david/Escritorio/Practicas-VLSI/Componentes/dec_hex_seg7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586361135530 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_hex_seg7 " "Found entity 1: dec_hex_seg7" {  } { { "../../../Componentes/dec_hex_seg7.vhd" "" { Text "/home/david/Escritorio/Practicas-VLSI/Componentes/dec_hex_seg7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586361135530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586361135530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab6-funcLab6 " "Found design unit 1: lab6-funcLab6" {  } { { "lab6.vhd" "" { Text "/home/david/Escritorio/Practicas-VLSI/Proyectos/lab6/DecodificadorDisplay/lab6.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586361135531 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Found entity 1: lab6" {  } { { "lab6.vhd" "" { Text "/home/david/Escritorio/Practicas-VLSI/Proyectos/lab6/DecodificadorDisplay/lab6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586361135531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586361135531 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "iee dec_hex_seg7.vhd(3) " "VHDL error at dec_hex_seg7.vhd(3): object \"iee\" is used but not declared" {  } { { "../../../Componentes/dec_hex_seg7.vhd" "" { Text "/home/david/Escritorio/Practicas-VLSI/Componentes/dec_hex_seg7.vhd" 3 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1586361135531 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "dec_hex_seg7.vhd(3) " "VHDL error at dec_hex_seg7.vhd(3): selected name in use clause is not an expanded name" {  } { { "../../../Componentes/dec_hex_seg7.vhd" "" { Text "/home/david/Escritorio/Practicas-VLSI/Componentes/dec_hex_seg7.vhd" 3 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1586361135538 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "912 " "Peak virtual memory: 912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586361135640 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr  8 17:52:15 2020 " "Processing ended: Wed Apr  8 17:52:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586361135640 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586361135640 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586361135640 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586361135640 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586361135799 ""}
