# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Taller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/jonat/Documents/FPGA/Taller {C:/Users/jonat/Documents/FPGA/Taller/and_.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:10 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jonat/Documents/FPGA/Taller" C:/Users/jonat/Documents/FPGA/Taller/and_.sv 
# -- Compiling module and_
# 
# Top level modules:
# 	and_
# End time: 10:35:11 on Feb 25,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jonat/Documents/FPGA/Taller {C:/Users/jonat/Documents/FPGA/Taller/or_.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:11 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jonat/Documents/FPGA/Taller" C:/Users/jonat/Documents/FPGA/Taller/or_.sv 
# -- Compiling module or_
# 
# Top level modules:
# 	or_
# End time: 10:35:11 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jonat/Documents/FPGA/Taller {C:/Users/jonat/Documents/FPGA/Taller/not_.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:11 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jonat/Documents/FPGA/Taller" C:/Users/jonat/Documents/FPGA/Taller/not_.sv 
# -- Compiling module not_
# 
# Top level modules:
# 	not_
# End time: 10:35:11 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jonat/Documents/FPGA/Taller {C:/Users/jonat/Documents/FPGA/Taller/xor_.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:11 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jonat/Documents/FPGA/Taller" C:/Users/jonat/Documents/FPGA/Taller/xor_.sv 
# -- Compiling module xor_
# 
# Top level modules:
# 	xor_
# End time: 10:35:11 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jonat/Documents/FPGA/Taller {C:/Users/jonat/Documents/FPGA/Taller/xor_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:11 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jonat/Documents/FPGA/Taller" C:/Users/jonat/Documents/FPGA/Taller/xor_tb.sv 
# -- Compiling module xor_tb
# 
# Top level modules:
# 	xor_tb
# End time: 10:35:12 on Feb 25,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.xor_tb
# vsim work.xor_tb 
# Start time: 10:35:50 on Feb 25,2020
# Loading sv_std.std
# Loading work.xor_tb
# Loading work.xor_
# Loading work.not_
# Loading work.and_
# Loading work.or_
vsim work.xor_tb
# End time: 10:36:02 on Feb 25,2020, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
# vsim work.xor_tb 
# Start time: 10:36:03 on Feb 25,2020
# Loading sv_std.std
# Loading work.xor_tb
# Loading work.xor_
# Loading work.not_
# Loading work.and_
# Loading work.or_
add wave -position insertpoint  \
sim:/xor_tb/a \
sim:/xor_tb/b \
sim:/xor_tb/c
add wave -position end  sim:/xor_tb/a
add wave -position end  sim:/xor_tb/b
add wave -position end  sim:/xor_tb/c
add wave -position end  sim:/xor_tb/a
add wave -position end  sim:/xor_tb/b
add wave -position end  sim:/xor_tb/c
run
# End time: 10:47:14 on Feb 25,2020, Elapsed time: 0:11:11
# Errors: 0, Warnings: 0
