
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980517 heartbeat IPC: 3.35512 cumulative IPC: 3.35512 (Simulation time: 0 hr 0 min 46 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362466 heartbeat IPC: 2.95687 cumulative IPC: 3.14344 (Simulation time: 0 hr 1 min 36 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8127048 (Simulation time: 0 hr 2 min 2 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 26247698 heartbeat IPC: 0.502886 cumulative IPC: 0.275928 (Simulation time: 0 hr 2 min 41 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 63521078 heartbeat IPC: 0.268288 cumulative IPC: 0.270787 (Simulation time: 0 hr 4 min 10 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 100057427 heartbeat IPC: 0.2737 cumulative IPC: 0.271945 (Simulation time: 0 hr 5 min 31 sec) 
Finished CPU 0 instructions: 25000000 cycles: 91930397 cumulative IPC: 0.271945 (Simulation time: 0 hr 5 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.271945 instructions: 25000000 cycles: 91930397
cpu0_DTLB TOTAL     ACCESS:    6314543  HIT:    5876964  MISS:     437579
cpu0_DTLB LOAD      ACCESS:    5889682  HIT:    5609408  MISS:     280274
cpu0_DTLB RFO       ACCESS:     424861  HIT:     267556  MISS:     157305
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3454 cycles
cpu0_ITLB TOTAL     ACCESS:    2383380  HIT:    2383380  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383380  HIT:    2383380  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10707  HIT:      10707  MISS:          0
cpu0_L1I LOAD      ACCESS:      10707  HIT:      10707  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437579  HIT:     432149  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280274  HIT:     275587  MISS:       4687
cpu0_STLB RFO       ACCESS:     157305  HIT:     156562  MISS:        743
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 181.884 cycles
cpu0_L1D TOTAL     ACCESS:    6194374  HIT:    4952185  MISS:    1242189
cpu0_L1D LOAD      ACCESS:    5558906  HIT:    4433113  MISS:    1125793
cpu0_L1D RFO       ACCESS:     630065  HIT:     515619  MISS:     114446
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5403  HIT:       3453  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 132.39 cycles
cpu0_L2C TOTAL     ACCESS:    4337461  HIT:    2885387  MISS:    1452074
cpu0_L2C LOAD      ACCESS:    1125787  HIT:     118411  MISS:    1007376
cpu0_L2C RFO       ACCESS:     114439  HIT:      71873  MISS:      42566
cpu0_L2C PREFETCH  ACCESS:    2747205  HIT:    2348734  MISS:     398471
cpu0_L2C WRITEBACK ACCESS:     348080  HIT:     345012  MISS:       3068
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1357  MISS:        593
cpu0_L2C PREFETCH  REQUESTED:    3301944  ISSUED:    2769423  USEFUL:     329155  USELESS:      69296
cpu0_L2C AVERAGE MISS LATENCY: 116.049 cycles
LLC TOTAL     ACCESS:    1696732  HIT:    1046116  MISS:     650616
LLC LOAD      ACCESS:    1007376  HIT:     417751  MISS:     589625
LLC RFO       ACCESS:      42565  HIT:      16539  MISS:      26026
LLC PREFETCH  ACCESS:     399579  HIT:     366413  MISS:      33166
LLC WRITEBACK ACCESS:     246619  HIT:     245060  MISS:       1559
LLC TRANSLATION ACCESS:        593  HIT:        353  MISS:        240
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 213.235 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      50888  ROW_BUFFER_MISS:     597776
 DBUS AVG_CONGESTED_CYCLE:    3.95576
 WQ ROW_BUFFER_HIT:      38654  ROW_BUFFER_MISS:     169354  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1861
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

