#-----------------------------------------------------------
# PlanAhead v13.4 (64-bit)
# Build 157570 by hdbuild on Fri Dec 16 13:06:31 MST 2011
# Start of session at: Sun Nov 27 10:51:11 2022
# Process ID: 2008
# Log file: C:/Users/fatih/doorlock/planAhead_run_1/planAhead.log
# Journal file: C:/Users/fatih/doorlock/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Device-25] Loading parts and site information from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
source C:/Users/fatih/doorlock/pa.fromHdl.tcl
# create_project -name doorlock -dir "C:/Users/fatih/doorlock/planAhead_run_1" -part xc3s500efg320-4
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'C:\Users\fatih\doorlock\top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {top.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
INFO: [PlanAhead-58] Using Verific elaboration
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "C:\Users\fatih\doorlock\top.vhd" into library work
INFO: [PlanAhead-430] Reading macro library C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing-77] Reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing-34] Done reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:\Users\fatih\doorlock\top.ucf]
Finished Parsing UCF File [C:\Users\fatih\doorlock\top.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
No Unisim elements were transformed.open_rtl_design: Time (s): 9.488w.  Memory (MB): 305.996p 102.738g
startgroup
startgroup
set_property loc IPAD98 [get_ports {Switch[0]}]
set_property loc IPAD98 [get_ports {Switch[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc IPAD103 [get_ports {Switch[1]}]
set_property loc IPAD103 [get_ports {Switch[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc IPAD83 [get_ports {Switch[2]}]
set_property loc IPAD83 [get_ports {Switch[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD94 [get_ports {Switch[3]}]
set_property loc PAD94 [get_ports {Switch[3]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD45 [get_ports {LED[0]}]
set_property loc PAD45 [get_ports {LED[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD44 [get_ports {LED[1]}]
set_property loc PAD44 [get_ports {LED[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD41 [get_ports {LED[2]}]
set_property loc PAD41 [get_ports {LED[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD40 [get_ports {LED[3]}]
set_property loc PAD40 [get_ports {LED[3]}]
endgroup
endgroup
startgroup
set_property DRIVE {} [get_ports [list {LED[3]} {LED[2]} {LED[1]} {LED[0]}]]
endgroup
set_property DRIVE 8 [get_ports [list {LED[3]} {LED[2]} {LED[1]} {LED[0]}]]
startgroup
set_property SLEW {} [get_ports [list {Switch[0]}]]
endgroup
set_property PULLUP 1 [get_ports [list {Switch[3]} {Switch[2]} {Switch[1]} {Switch[0]}]]
startgroup
startgroup
set_property loc IPAD171 [get_ports Button]
set_property loc IPAD171 [get_ports Button]
endgroup
endgroup
set_property PULLDOWN 1 [get_ports [list Button]]
startgroup
startgroup
set_property loc PAD5 [get_ports Lock]
set_property loc PAD5 [get_ports Lock]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD27 [get_ports clock]
set_property loc PAD27 [get_ports clock]
endgroup
endgroup
startgroup
startgroup
set_property loc IPAD64 [get_ports reset]
set_property loc IPAD64 [get_ports reset]
endgroup
endgroup
set_property PULLDOWN 1 [get_ports [list reset]]
save_design
