#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e1196d9e640 .scope module, "flipflop_testbench" "flipflop_testbench" 2 3;
 .timescale -9 -12;
v0x5e1196dbc640_0 .var "clock_signal", 0 0;
v0x5e1196dbc700_0 .var "data_input", 0 0;
v0x5e1196dbc810_0 .net "output_q1", 0 0, L_0x5e1196dbd270;  1 drivers
v0x5e1196dbc8b0_0 .net "output_q2", 0 0, L_0x5e1196dbdac0;  1 drivers
v0x5e1196dbc950_0 .net "output_qbar1", 0 0, L_0x5e1196dbd3d0;  1 drivers
v0x5e1196dbca40_0 .net "output_qbar2", 0 0, L_0x5e1196dbdc20;  1 drivers
S_0x5e1196d9e7d0 .scope module, "flipflop_inst1" "flipflop_b" 2 13, 3 34 0, S_0x5e1196d9e640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D_input";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 1 "Q_output";
    .port_info 3 /OUTPUT 1 "Qbar_output";
L_0x5e1196dbcb10 .functor NOT 1, v0x5e1196dbc640_0, C4<0>, C4<0>, C4<0>;
L_0x5e1196dbcbb0 .functor NOT 1, v0x5e1196dbc700_0, C4<0>, C4<0>, C4<0>;
L_0x5e1196dbcc50 .functor NAND 1, v0x5e1196dbc700_0, v0x5e1196dbc640_0, C4<1>, C4<1>;
L_0x5e1196dbce10 .functor NAND 1, L_0x5e1196dbcbb0, v0x5e1196dbc640_0, C4<1>, C4<1>;
L_0x5e1196dbcee0 .functor NAND 1, L_0x5e1196dbcc50, L_0x5e1196dbcf50, C4<1>, C4<1>;
L_0x5e1196dbcf50 .functor NAND 1, L_0x5e1196dbce10, L_0x5e1196dbcee0, C4<1>, C4<1>;
L_0x5e1196dbd0f0 .functor NAND 1, L_0x5e1196dbcee0, L_0x5e1196dbcb10, C4<1>, C4<1>;
L_0x5e1196dbd1b0 .functor NAND 1, L_0x5e1196dbcf50, L_0x5e1196dbcb10, C4<1>, C4<1>;
L_0x5e1196dbd270 .functor NAND 1, L_0x5e1196dbd0f0, L_0x5e1196dbd3d0, C4<1>, C4<1>;
L_0x5e1196dbd3d0 .functor NAND 1, L_0x5e1196dbd1b0, L_0x5e1196dbd270, C4<1>, C4<1>;
v0x5e1196d9e9d0_0 .net "D_input", 0 0, v0x5e1196dbc700_0;  1 drivers
v0x5e1196dbb140_0 .net "D_inverted", 0 0, L_0x5e1196dbcbb0;  1 drivers
v0x5e1196dbb200_0 .net "Q_output", 0 0, L_0x5e1196dbd270;  alias, 1 drivers
v0x5e1196dbb2d0_0 .net "Qbar_output", 0 0, L_0x5e1196dbd3d0;  alias, 1 drivers
v0x5e1196dbb390_0 .net "clk_in", 0 0, v0x5e1196dbc640_0;  1 drivers
v0x5e1196dbb4a0_0 .net "clk_inverted", 0 0, L_0x5e1196dbcb10;  1 drivers
v0x5e1196dbb560_0 .net "node_1", 0 0, L_0x5e1196dbcc50;  1 drivers
v0x5e1196dbb620_0 .net "node_2", 0 0, L_0x5e1196dbce10;  1 drivers
v0x5e1196dbb6e0_0 .net "node_3", 0 0, L_0x5e1196dbcee0;  1 drivers
v0x5e1196dbb7a0_0 .net "node_4", 0 0, L_0x5e1196dbcf50;  1 drivers
v0x5e1196dbb860_0 .net "node_5", 0 0, L_0x5e1196dbd0f0;  1 drivers
v0x5e1196dbb920_0 .net "node_6", 0 0, L_0x5e1196dbd1b0;  1 drivers
S_0x5e1196dbba60 .scope module, "flipflop_inst2" "flipflop_a" 2 20, 3 5 0, S_0x5e1196d9e640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D_in";
    .port_info 1 /INPUT 1 "clk_signal";
    .port_info 2 /OUTPUT 1 "Q_out";
    .port_info 3 /OUTPUT 1 "Qbar_out";
L_0x5e1196dbd4f0 .functor NOT 1, v0x5e1196dbc640_0, C4<0>, C4<0>, C4<0>;
L_0x5e1196dbd560 .functor NOT 1, v0x5e1196dbc700_0, C4<0>, C4<0>, C4<0>;
L_0x5e1196dbd5d0 .functor NAND 1, v0x5e1196dbc700_0, L_0x5e1196dbd4f0, C4<1>, C4<1>;
L_0x5e1196dbd640 .functor NAND 1, L_0x5e1196dbd560, L_0x5e1196dbd4f0, C4<1>, C4<1>;
L_0x5e1196dbd730 .functor NAND 1, L_0x5e1196dbd5d0, L_0x5e1196dbd7f0, C4<1>, C4<1>;
L_0x5e1196dbd7f0 .functor NAND 1, L_0x5e1196dbd640, L_0x5e1196dbd730, C4<1>, C4<1>;
L_0x5e1196dbd990 .functor NAND 1, L_0x5e1196dbd730, v0x5e1196dbc640_0, C4<1>, C4<1>;
L_0x5e1196dbda00 .functor NAND 1, L_0x5e1196dbd7f0, v0x5e1196dbc640_0, C4<1>, C4<1>;
L_0x5e1196dbdac0 .functor NAND 1, L_0x5e1196dbd990, L_0x5e1196dbdc20, C4<1>, C4<1>;
L_0x5e1196dbdc20 .functor NAND 1, L_0x5e1196dbda00, L_0x5e1196dbdac0, C4<1>, C4<1>;
v0x5e1196dbbc80_0 .net "D_in", 0 0, v0x5e1196dbc700_0;  alias, 1 drivers
v0x5e1196dbbd50_0 .net "D_not", 0 0, L_0x5e1196dbd560;  1 drivers
v0x5e1196dbbdf0_0 .net "Q_out", 0 0, L_0x5e1196dbdac0;  alias, 1 drivers
v0x5e1196dbbec0_0 .net "Qbar_out", 0 0, L_0x5e1196dbdc20;  alias, 1 drivers
v0x5e1196dbbf80_0 .net "clk_not", 0 0, L_0x5e1196dbd4f0;  1 drivers
v0x5e1196dbc090_0 .net "clk_signal", 0 0, v0x5e1196dbc640_0;  alias, 1 drivers
v0x5e1196dbc130_0 .net "net_1", 0 0, L_0x5e1196dbd5d0;  1 drivers
v0x5e1196dbc1d0_0 .net "net_2", 0 0, L_0x5e1196dbd640;  1 drivers
v0x5e1196dbc290_0 .net "net_3", 0 0, L_0x5e1196dbd730;  1 drivers
v0x5e1196dbc350_0 .net "net_4", 0 0, L_0x5e1196dbd7f0;  1 drivers
v0x5e1196dbc410_0 .net "net_5", 0 0, L_0x5e1196dbd990;  1 drivers
v0x5e1196dbc4d0_0 .net "net_6", 0 0, L_0x5e1196dbda00;  1 drivers
    .scope S_0x5e1196d9e640;
T_0 ;
    %vpi_call 2 28 "$dumpfile", "flipflop_wave.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e1196d9e640 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1196dbc700_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5e1196dbc640_0;
    %inv;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1196dbc700_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5e1196dbc640_0;
    %inv;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5e1196dbc640_0;
    %inv;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1196dbc700_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5e1196dbc640_0;
    %inv;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5e1196dbc640_0;
    %inv;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1196dbc700_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5e1196dbc640_0;
    %inv;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5e1196dbc640_0;
    %inv;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1196dbc700_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5e1196dbc640_0;
    %inv;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1196dbc700_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5e1196dbc640_0;
    %inv;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1196dbc700_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5e1196dbc640_0;
    %inv;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5e1196dbc640_0;
    %inv;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5e1196dbc640_0;
    %inv;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5e1196dbc640_0;
    %inv;
    %store/vec4 v0x5e1196dbc640_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5e1196d9e640;
T_1 ;
    %vpi_call 2 55 "$monitor", "D=%d clk=%d Q1=%d Qbar1=%d Q2=%d Qbar2=%d", v0x5e1196dbc700_0, v0x5e1196dbc640_0, v0x5e1196dbc810_0, v0x5e1196dbc950_0, v0x5e1196dbc8b0_0, v0x5e1196dbca40_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tspc_tb.v";
    "tspc.v";
