{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1580527565936 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADDA EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ADDA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580527565966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580527566006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580527566006 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_altpll.v" "" { Text "E:/FPGAProgramm/ADDA/par/db/ip_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1580527566166 ""}  } { { "db/ip_altpll.v" "" { Text "E:/FPGAProgramm/ADDA/par/db/ip_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1580527566166 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580527566296 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580527566586 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580527566586 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580527566586 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580527566586 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580527566596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580527566596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580527566596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580527566596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580527566596 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1580527566596 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580527566596 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "No exact pin location assignment(s) for 24 pins of 24 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_n_w " "Pin r_n_w not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { r_n_w } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 13 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_n_w } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cs_n " "Pin cs_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { cs_n } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 14 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_rest_n " "Pin o_rest_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { o_rest_n } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_rest_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrreq " "Pin wrreq not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { wrreq } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 19 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrreq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[0\] " "Pin adc_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[0] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[1\] " "Pin adc_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[1] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[2\] " "Pin adc_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[2] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[3\] " "Pin adc_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[3] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[4\] " "Pin adc_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[4] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[5\] " "Pin adc_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[5] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[6\] " "Pin adc_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[6] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[7\] " "Pin adc_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[7] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[8\] " "Pin adc_data\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[8] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[9\] " "Pin adc_data\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[9] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[10\] " "Pin adc_data\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[10] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[11\] " "Pin adc_data\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[11] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[12\] " "Pin adc_data\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[12] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[13\] " "Pin adc_data\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[13] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[14\] " "Pin adc_data\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[14] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[15\] " "Pin adc_data\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[15] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 16 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command " "Pin command not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { command } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 11 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { command } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drdy_n " "Pin drdy_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { drdy_n } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 10 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drdy_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_rest_n " "Pin i_rest_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { i_rest_n } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 12 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_rest_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sysclk_50 " "Pin sysclk_50 not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { sysclk_50 } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 9 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580527566969 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1580527566969 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1580527567359 ""}
{ "Info" "ISTA_SDC_FOUND" "ADDA.sdc " "Reading SDC File: 'ADDA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1580527567359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADDA.sdc 41 clock_50 port " "Ignored filter at ADDA.sdc(41): clock_50 could not be matched with a port" {  } { { "E:/FPGAProgramm/ADDA/par/ADDA.sdc" "" { Text "E:/FPGAProgramm/ADDA/par/ADDA.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580527567364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADDA.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at ADDA.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clock_50\}\] " "create_clock -name \{clk_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clock_50\}\]" {  } { { "E:/FPGAProgramm/ADDA/par/ADDA.sdc" "" { Text "E:/FPGAProgramm/ADDA/par/ADDA.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1580527567364 ""}  } { { "E:/FPGAProgramm/ADDA/par/ADDA.sdc" "" { Text "E:/FPGAProgramm/ADDA/par/ADDA.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580527567364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1580527567364 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1580527567364 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1580527567364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1580527567370 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce com