#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaae5aae6c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaae5a8f910 .scope autofunction.vec4.s64, "pow10" "pow10" 3 7, 3 7 0, S_0xaaaae5aae6c0;
 .timescale 0 0;
v0xaaaae59cb7a0_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaae5a8f910
TD_$unit.pow10 ;
    %load/vec4 v0xaaaae59cb7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaae5a97aa0 .scope module, "aoc2_tb" "aoc2_tb" 4 1;
 .timescale 0 0;
v0xaaaae5b1b030_0 .var/2s "c", 31 0;
v0xaaaae5b1b130_0 .var "clock", 0 0;
v0xaaaae5b1b1f0_0 .net "count_out", 63 0, L_0xaaaae5b42e70;  1 drivers
v0xaaaae5b1b2c0_0 .net "count_out_valid", 0 0, L_0xaaaae5b43020;  1 drivers
v0xaaaae5b1b390_0 .var/2u "cum_sum", 63 0;
v0xaaaae5b1b480_0 .var/2s "done", 31 0;
v0xaaaae5b1b540_0 .var/2u "end_count", 63 0;
v0xaaaae5b1b620_0 .var/2s "fd", 31 0;
v0xaaaae5b1b700_0 .var "n_in", 63 0;
v0xaaaae5b1b7c0_0 .var "num_i", 0 0;
v0xaaaae5b1b880 .array/2u "nums", 0 1, 63 0;
v0xaaaae5b1b940_0 .var "reset", 0 0;
v0xaaaae5b1b9e0_0 .var/2u "start_count", 63 0;
v0xaaaae5b1bac0_0 .var/2u "tmp_sum", 63 0;
v0xaaaae5b1bba0_0 .var/2u "total_sum", 63 0;
S_0xaaaae5acd4d0 .scope module, "dut" "count_combs" 4 8, 5 3 0, S_0xaaaae5a97aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /OUTPUT 1 "count_out_valid";
    .port_info 4 /OUTPUT 64 "count_out";
L_0xffffa4678540 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b19da0_0 .net/2s *"_ivl_21", 31 0, L_0xffffa4678540;  1 drivers
L_0xffffa4678588 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b19e80_0 .net/2u *"_ivl_25", 3 0, L_0xffffa4678588;  1 drivers
v0xaaaae5b19f60_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  1 drivers
v0xaaaae5b1a000_0 .net "count_out", 63 0, L_0xaaaae5b42e70;  alias, 1 drivers
v0xaaaae5b1a0c0_0 .net "count_out_valid", 0 0, L_0xaaaae5b43020;  alias, 1 drivers
v0xaaaae5b1a1d0_0 .net "digs_out", 3 0, v0xaaaae5b196c0_0;  1 drivers
v0xaaaae5b1a290 .array "gc_outs", 2 10;
v0xaaaae5b1a290_0 .net v0xaaaae5b1a290 0, 63 0, L_0xaaaae5b2e030; 1 drivers
v0xaaaae5b1a290_1 .net v0xaaaae5b1a290 1, 63 0, L_0xaaaae5b308f0; 1 drivers
v0xaaaae5b1a290_2 .net v0xaaaae5b1a290 2, 63 0, L_0xaaaae5b33240; 1 drivers
v0xaaaae5b1a290_3 .net v0xaaaae5b1a290 3, 63 0, L_0xaaaae5b359d0; 1 drivers
v0xaaaae5b1a290_4 .net v0xaaaae5b1a290 4, 63 0, L_0xaaaae5b38160; 1 drivers
v0xaaaae5b1a290_5 .net v0xaaaae5b1a290 5, 63 0, L_0xaaaae5b3a8f0; 1 drivers
v0xaaaae5b1a290_6 .net v0xaaaae5b1a290 6, 63 0, L_0xaaaae5b3d890; 1 drivers
v0xaaaae5b1a290_7 .net v0xaaaae5b1a290 7, 63 0, L_0xaaaae5b40020; 1 drivers
v0xaaaae5b1a290_8 .net v0xaaaae5b1a290 8, 63 0, L_0xaaaae5b427b0; 1 drivers
v0xaaaae5b1a520_0 .net "gc_valid", 10 2, L_0xaaaae5b42aa0;  1 drivers
v0xaaaae5b1a5c0_0 .net "n_in", 63 0, v0xaaaae5b1b700_0;  1 drivers
v0xaaaae5b1a660_0 .net "pref_out", 63 0, v0xaaaae5b19c60_0;  1 drivers
v0xaaaae5b1a730_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  1 drivers
v0xaaaae5b1a7d0 .array "stage1", 4 0, 63 0;
v0xaaaae5b1a870 .array "stage2", 2 0, 63 0;
v0xaaaae5b1a910 .array "stage3", 1 0, 63 0;
v0xaaaae5b1a9b0_0 .var "stage4", 63 0;
v0xaaaae5b1aa50_0 .var/2s "stage_count", 31 0;
LS_0xaaaae5b42aa0_0_0 .concat8 [ 1 1 1 1], L_0xaaaae5b2e260, L_0xaaaae5b30b20, L_0xaaaae5b33470, L_0xaaaae5b35c00;
LS_0xaaaae5b42aa0_0_4 .concat8 [ 1 1 1 1], L_0xaaaae5b38390, L_0xaaaae5b3ab20, L_0xaaaae5b3dac0, L_0xaaaae5b40250;
LS_0xaaaae5b42aa0_0_8 .concat8 [ 1 0 0 0], L_0xaaaae5b429e0;
L_0xaaaae5b42aa0 .concat8 [ 4 4 1 0], LS_0xaaaae5b42aa0_0_0, LS_0xaaaae5b42aa0_0_4, LS_0xaaaae5b42aa0_0_8;
L_0xaaaae5b42e70 .arith/sum 64, v0xaaaae5b1a9b0_0, v0xaaaae5b19c60_0;
L_0xaaaae5b43020 .cmp/ge.s 32, v0xaaaae5b1aa50_0, L_0xffffa4678540;
L_0xaaaae5b43160 .arith/sub 4, v0xaaaae5b196c0_0, L_0xffffa4678588;
S_0xaaaae5acd750 .scope generate, "genblk1[2]" "genblk1[2]" 5 22, 5 22 0, S_0xaaaae5acd4d0;
 .timescale 0 0;
P_0xaaaae5acd970 .param/l "i" 0 5 22, +C4<010>;
S_0xaaaae5acda50 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5acd750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5acdc30 .param/l "group_count_n" 0 6 46, +C4<0010>;
L_0xaaaae5b2de80 .functor AND 1, L_0xaaaae5b2c2f0, L_0xaaaae59bd5e0, C4<1>, C4<1>;
L_0xaaaae5b2e260 .functor AND 1, L_0xaaaae5b2de80, L_0xaaaae5b2dac0, C4<1>, C4<1>;
v0xaaaae5ad31a0_0 .var "M", 63 0;
v0xaaaae5ad32a0_0 .var "M_reg", 63 0;
v0xaaaae5ad3380_0 .var "N", 63 0;
v0xaaaae5ad3470_0 .var "N_reg", 63 0;
v0xaaaae5ad3550_0 .var "S", 63 0;
v0xaaaae5ad3630_0 .var "S_reg", 63 0;
L_0xffffa4675018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad3710_0 .net/2u *"_ivl_0", 3 0, L_0xffffa4675018;  1 drivers
L_0xffffa46750a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad37f0_0 .net *"_ivl_11", 59 0, L_0xffffa46750a8;  1 drivers
L_0xffffa46750f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad38d0_0 .net/2u *"_ivl_12", 63 0, L_0xffffa46750f0;  1 drivers
L_0xffffa4675138 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad39b0_0 .net/2u *"_ivl_16", 31 0, L_0xffffa4675138;  1 drivers
v0xaaaae5ad3a90_0 .net *"_ivl_2", 3 0, L_0xaaaae5b1bc80;  1 drivers
L_0xffffa4675180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad3b70_0 .net/2u *"_ivl_20", 31 0, L_0xffffa4675180;  1 drivers
v0xaaaae5ad3c50_0 .net *"_ivl_24", 63 0, L_0xaaaae5b2dde0;  1 drivers
v0xaaaae5ad3d30_0 .net *"_ivl_26", 63 0, L_0xaaaae5b2def0;  1 drivers
L_0xffffa46755b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad3e10_0 .net/2u *"_ivl_28", 63 0, L_0xffffa46755b8;  1 drivers
v0xaaaae5ad3ef0_0 .net *"_ivl_32", 0 0, L_0xaaaae5b2de80;  1 drivers
L_0xffffa4675060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad3fd0_0 .net/2u *"_ivl_4", 3 0, L_0xffffa4675060;  1 drivers
v0xaaaae5ad40b0_0 .net *"_ivl_8", 63 0, L_0xaaaae5b1bec0;  1 drivers
v0xaaaae5ad4190_0 .net "block_size", 63 0, L_0xaaaae5b2c040;  1 drivers
v0xaaaae5ad4250_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5ad4340_0 .var "cur_base", 63 0;
v0xaaaae5ad4450_0 .net "cur_base_valid", 0 0, L_0xaaaae5b2c200;  1 drivers
v0xaaaae5ad4540_0 .net "group_count_out", 63 0, L_0xaaaae5b2e030;  alias, 1 drivers
v0xaaaae5ad4620_0 .net "group_count_out_valid", 0 0, L_0xaaaae5b2e260;  1 drivers
v0xaaaae5ad46e0_0 .net "group_en", 0 0, L_0xaaaae5b1bd50;  1 drivers
v0xaaaae5ad47a0_0 .var/2u "k", 31 0;
v0xaaaae5ad4880_0 .var "lb", 63 0;
v0xaaaae5ad4960_0 .var "lb_reg", 63 0;
v0xaaaae5ad4a40_0 .net "n_digs_in", 3 0, v0xaaaae5b196c0_0;  alias, 1 drivers
v0xaaaae5ad4b20_0 .net "n_in", 63 0, v0xaaaae5b1b700_0;  alias, 1 drivers
v0xaaaae5ad4c00_0 .var/2u "pow_m", 31 0;
v0xaaaae5ad4ce0_0 .net "prim_sub_out_1", 63 0, L_0xaaaae5b2cf10;  1 drivers
v0xaaaae5ad4da0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae59bd5e0;  1 drivers
v0xaaaae5ad5050_0 .net "prim_sub_out_2", 63 0, L_0xaaaae5b2dc50;  1 drivers
v0xaaaae5ad50f0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae5b2dac0;  1 drivers
v0xaaaae5ad5190_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5ad5280_0 .var "tmp_sum", 63 0;
v0xaaaae5ad5320_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae5ad53e0_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5ad54c0_0 .net "tmp_sum_valid", 0 0, L_0xaaaae5b2c2f0;  1 drivers
v0xaaaae5ad5580_0 .var "ub", 63 0;
v0xaaaae5ad5690_0 .var "ub_cand_0", 63 0;
v0xaaaae5ad5770_0 .var "ub_cand_1", 63 0;
v0xaaaae5ad5850_0 .var "ub_reg", 63 0;
E_0xaaaae590f6f0/0 .event edge, v0xaaaae5ad4960_0, v0xaaaae5ad5850_0, v0xaaaae5ad3630_0, v0xaaaae5ad3470_0;
E_0xaaaae590f6f0/1 .event edge, v0xaaaae5acf680_0, v0xaaaae5ad32a0_0;
E_0xaaaae590f6f0 .event/or E_0xaaaae590f6f0/0, E_0xaaaae590f6f0/1;
E_0xaaaae58e6e70 .event edge, v0xaaaae5acf4e0_0, v0xaaaae5ad4b20_0, v0xaaaae5acf680_0;
L_0xaaaae5b1bc80 .arith/mod 4, v0xaaaae5b196c0_0, L_0xffffa4675018;
L_0xaaaae5b1bd50 .cmp/eq 4, L_0xaaaae5b1bc80, L_0xffffa4675060;
L_0xaaaae5b1bec0 .concat [ 4 60 0 0], v0xaaaae5b196c0_0, L_0xffffa46750a8;
L_0xaaaae5b2c040 .arith/div 64, L_0xaaaae5b1bec0, L_0xffffa46750f0;
L_0xaaaae5b2c200 .cmp/gt 32, v0xaaaae5ad47a0_0, L_0xffffa4675138;
L_0xaaaae5b2c2f0 .cmp/eq 32, v0xaaaae5ad5320_0, L_0xffffa4675180;
L_0xaaaae5b2dde0 .arith/sub 64, v0xaaaae5ad53e0_0, L_0xaaaae5b2cf10;
L_0xaaaae5b2def0 .arith/sub 64, L_0xaaaae5b2dde0, L_0xaaaae5b2dc50;
L_0xaaaae5b2e030 .functor MUXZ 64, L_0xffffa46755b8, L_0xaaaae5b2def0, L_0xaaaae5b1bd50, C4<>;
S_0xaaaae5acdd70 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5acda50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5acdf70 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae59cb5c0 .functor AND 1, L_0xaaaae5b2c4f0, L_0xaaaae5b2c6f0, C4<1>, C4<1>;
L_0xaaaae59b91e0 .functor AND 1, L_0xaaaae5b2caa0, L_0xaaaae5b2c200, C4<1>, C4<1>;
L_0xaaaae59bb180 .functor NOT 1, L_0xaaaae59cb5c0, C4<0>, C4<0>, C4<0>;
L_0xaaaae59bd5e0 .functor OR 1, L_0xaaaae5b2cd00, L_0xaaaae59bb180, C4<0>, C4<0>;
v0xaaaae59bd7c0_0 .var "BM", 63 0;
v0xaaaae59b2d50_0 .var "BM_reg", 63 0;
v0xaaaae59b6a80_0 .var "M", 63 0;
v0xaaaae59a8bd0_0 .var "M_reg", 63 0;
v0xaaaae5ace2b0_0 .var "N", 63 0;
v0xaaaae5ace3e0_0 .var "N_reg", 63 0;
v0xaaaae5ace4c0_0 .var "PS", 63 0;
v0xaaaae5ace5a0_0 .var "PS_reg", 63 0;
v0xaaaae5ace680_0 .var "S", 63 0;
v0xaaaae5ace760_0 .var "S_reg", 63 0;
L_0xffffa46751c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ace840_0 .net/2u *"_ivl_0", 63 0, L_0xffffa46751c8;  1 drivers
v0xaaaae5ace920_0 .net *"_ivl_10", 0 0, L_0xaaaae5b2c6f0;  1 drivers
v0xaaaae5ace9e0_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b2c830;  1 drivers
L_0xffffa46752a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aceac0_0 .net/2u *"_ivl_17", 31 0, L_0xffffa46752a0;  1 drivers
L_0xffffa46752e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aceba0_0 .net/2u *"_ivl_18", 63 0, L_0xffffa46752e8;  1 drivers
v0xaaaae5acec80_0 .net *"_ivl_2", 63 0, L_0xaaaae5b2c450;  1 drivers
v0xaaaae5aced60_0 .net *"_ivl_20", 63 0, L_0xaaaae5b2c980;  1 drivers
v0xaaaae5acee40_0 .net *"_ivl_22", 0 0, L_0xaaaae5b2caa0;  1 drivers
L_0xffffa4675330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5acef00_0 .net/2u *"_ivl_26", 31 0, L_0xffffa4675330;  1 drivers
v0xaaaae5acefe0_0 .net *"_ivl_28", 0 0, L_0xaaaae5b2cd00;  1 drivers
v0xaaaae5acf0a0_0 .net *"_ivl_30", 0 0, L_0xaaaae59bb180;  1 drivers
L_0xffffa4675378 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5acf180_0 .net/2u *"_ivl_34", 63 0, L_0xffffa4675378;  1 drivers
L_0xffffa4675210 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5acf260_0 .net/2u *"_ivl_4", 63 0, L_0xffffa4675210;  1 drivers
v0xaaaae5acf340_0 .net *"_ivl_6", 0 0, L_0xaaaae5b2c4f0;  1 drivers
L_0xffffa4675258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5acf400_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4675258;  1 drivers
v0xaaaae5acf4e0_0 .net "block_size_in", 63 0, L_0xaaaae5b2c040;  alias, 1 drivers
v0xaaaae5acf5c0_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5acf680_0 .net "cur_base_in", 63 0, v0xaaaae5ad4340_0;  1 drivers
v0xaaaae5acf760_0 .net "cur_base_valid", 0 0, L_0xaaaae5b2c200;  alias, 1 drivers
v0xaaaae5acf820_0 .var/2u "k", 31 0;
v0xaaaae5acf900_0 .var "lb_r", 63 0;
v0xaaaae5acf9e0_0 .var "lb_r_reg", 63 0;
v0xaaaae5acfac0_0 .var/2u "pow_m", 31 0;
v0xaaaae5acfdb0_0 .net "prim_en", 0 0, L_0xaaaae59cb5c0;  1 drivers
v0xaaaae5acfe70_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5acff50_0 .net "prim_sub_out", 63 0, L_0xaaaae5b2cf10;  alias, 1 drivers
v0xaaaae5ad0030_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae59bd5e0;  alias, 1 drivers
v0xaaaae5ad00f0_0 .var "rep_base", 63 0;
v0xaaaae5ad01d0_0 .net "rep_base_valid", 0 0, L_0xaaaae59b91e0;  1 drivers
v0xaaaae5ad0290_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5ad0350_0 .net "ub_in", 63 0, v0xaaaae5ad5580_0;  1 drivers
v0xaaaae5ad0430_0 .var "ub_r", 63 0;
v0xaaaae5ad0510_0 .var "ub_r_reg", 63 0;
E_0xaaaae5ac55f0 .event posedge, v0xaaaae5acf5c0_0;
E_0xaaaae5ac5630/0 .event edge, v0xaaaae5ad0350_0, v0xaaaae5ad00f0_0, v0xaaaae5acf9e0_0, v0xaaaae5ad0510_0;
E_0xaaaae5ac5630/1 .event edge, v0xaaaae5ace760_0, v0xaaaae5ace3e0_0, v0xaaaae5acf680_0;
E_0xaaaae5ac5630 .event/or E_0xaaaae5ac5630/0, E_0xaaaae5ac5630/1;
L_0xaaaae5b2c450 .arith/mod 64, L_0xaaaae5b2c040, L_0xffffa46751c8;
L_0xaaaae5b2c4f0 .cmp/eq 64, L_0xaaaae5b2c450, L_0xffffa4675210;
L_0xaaaae5b2c6f0 .cmp/gt 64, L_0xaaaae5b2c040, L_0xffffa4675258;
L_0xaaaae5b2c830 .concat [ 32 32 0 0], v0xaaaae5acf820_0, L_0xffffa46752a0;
L_0xaaaae5b2c980 .arith/div 64, L_0xaaaae5b2c040, L_0xffffa46752e8;
L_0xaaaae5b2caa0 .cmp/gt 64, L_0xaaaae5b2c830, L_0xaaaae5b2c980;
L_0xaaaae5b2cd00 .cmp/eq 32, v0xaaaae5acfe70_0, L_0xffffa4675330;
L_0xaaaae5b2cf10 .functor MUXZ 64, L_0xffffa4675378, v0xaaaae5ace5a0_0, L_0xaaaae59cb5c0, C4<>;
S_0xaaaae5ad06f0 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaaae5acda50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5ad08a0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae59b2bf0 .functor AND 1, L_0xaaaae5b2d190, L_0xaaaae5b2d2d0, C4<1>, C4<1>;
L_0xaaaae59b68a0 .functor AND 1, L_0xaaaae5b2d7b0, L_0xaaaae5b2c200, C4<1>, C4<1>;
L_0xaaaae59a8a70 .functor NOT 1, L_0xaaaae59b2bf0, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b2dac0 .functor OR 1, L_0xaaaae5b2d980, L_0xaaaae59a8a70, C4<0>, C4<0>;
v0xaaaae5ad0aa0_0 .var "BM", 63 0;
v0xaaaae5ad0ba0_0 .var "BM_reg", 63 0;
v0xaaaae5ad0c80_0 .var "M", 63 0;
v0xaaaae5ad0d40_0 .var "M_reg", 63 0;
v0xaaaae5ad0e20_0 .var "N", 63 0;
v0xaaaae5ad0f50_0 .var "N_reg", 63 0;
v0xaaaae5ad1030_0 .var "PS", 63 0;
v0xaaaae5ad1110_0 .var "PS_reg", 63 0;
v0xaaaae5ad11f0_0 .var "S", 63 0;
v0xaaaae5ad12d0_0 .var "S_reg", 63 0;
L_0xffffa46753c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad13b0_0 .net/2u *"_ivl_0", 63 0, L_0xffffa46753c0;  1 drivers
v0xaaaae5ad1490_0 .net *"_ivl_10", 0 0, L_0xaaaae5b2d2d0;  1 drivers
v0xaaaae5ad1550_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b2d460;  1 drivers
L_0xffffa4675498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad1630_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4675498;  1 drivers
L_0xffffa46754e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad1710_0 .net/2u *"_ivl_18", 63 0, L_0xffffa46754e0;  1 drivers
v0xaaaae5ad17f0_0 .net *"_ivl_2", 63 0, L_0xaaaae5b2d0a0;  1 drivers
v0xaaaae5ad18d0_0 .net *"_ivl_20", 63 0, L_0xaaaae5b2d690;  1 drivers
v0xaaaae5ad19b0_0 .net *"_ivl_22", 0 0, L_0xaaaae5b2d7b0;  1 drivers
L_0xffffa4675528 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad1a70_0 .net/2u *"_ivl_26", 31 0, L_0xffffa4675528;  1 drivers
v0xaaaae5ad1b50_0 .net *"_ivl_28", 0 0, L_0xaaaae5b2d980;  1 drivers
v0xaaaae5ad1c10_0 .net *"_ivl_30", 0 0, L_0xaaaae59a8a70;  1 drivers
L_0xffffa4675570 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad1cf0_0 .net/2u *"_ivl_34", 63 0, L_0xffffa4675570;  1 drivers
L_0xffffa4675408 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad1dd0_0 .net/2u *"_ivl_4", 63 0, L_0xffffa4675408;  1 drivers
v0xaaaae5ad1eb0_0 .net *"_ivl_6", 0 0, L_0xaaaae5b2d190;  1 drivers
L_0xffffa4675450 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad1f70_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4675450;  1 drivers
v0xaaaae5ad2050_0 .net "block_size_in", 63 0, L_0xaaaae5b2c040;  alias, 1 drivers
v0xaaaae5ad2110_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5ad21b0_0 .net "cur_base_in", 63 0, v0xaaaae5ad4340_0;  alias, 1 drivers
v0xaaaae5ad2280_0 .net "cur_base_valid", 0 0, L_0xaaaae5b2c200;  alias, 1 drivers
v0xaaaae5ad2350_0 .var/2u "k", 31 0;
v0xaaaae5ad23f0_0 .var "lb_r", 63 0;
v0xaaaae5ad24b0_0 .var "lb_r_reg", 63 0;
v0xaaaae5ad2590_0 .var/2u "pow_m", 31 0;
v0xaaaae5ad2880_0 .net "prim_en", 0 0, L_0xaaaae59b2bf0;  1 drivers
v0xaaaae5ad2940_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5ad2a20_0 .net "prim_sub_out", 63 0, L_0xaaaae5b2dc50;  alias, 1 drivers
v0xaaaae5ad2b00_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b2dac0;  alias, 1 drivers
v0xaaaae5ad2bc0_0 .var "rep_base", 63 0;
v0xaaaae5ad2ca0_0 .net "rep_base_valid", 0 0, L_0xaaaae59b68a0;  1 drivers
v0xaaaae5ad2d60_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5ad2e30_0 .net "ub_in", 63 0, v0xaaaae5ad5580_0;  alias, 1 drivers
v0xaaaae5ad2f00_0 .var "ub_r", 63 0;
v0xaaaae5ad2fc0_0 .var "ub_r_reg", 63 0;
E_0xaaaae5ac5b00/0 .event edge, v0xaaaae5ad0350_0, v0xaaaae5ad2bc0_0, v0xaaaae5ad24b0_0, v0xaaaae5ad2fc0_0;
E_0xaaaae5ac5b00/1 .event edge, v0xaaaae5ad12d0_0, v0xaaaae5ad0f50_0, v0xaaaae5acf680_0;
E_0xaaaae5ac5b00 .event/or E_0xaaaae5ac5b00/0, E_0xaaaae5ac5b00/1;
L_0xaaaae5b2d0a0 .arith/mod 64, L_0xaaaae5b2c040, L_0xffffa46753c0;
L_0xaaaae5b2d190 .cmp/eq 64, L_0xaaaae5b2d0a0, L_0xffffa4675408;
L_0xaaaae5b2d2d0 .cmp/gt 64, L_0xaaaae5b2c040, L_0xffffa4675450;
L_0xaaaae5b2d460 .concat [ 32 32 0 0], v0xaaaae5ad2350_0, L_0xffffa4675498;
L_0xaaaae5b2d690 .arith/div 64, L_0xaaaae5b2c040, L_0xffffa46754e0;
L_0xaaaae5b2d7b0 .cmp/gt 64, L_0xaaaae5b2d460, L_0xaaaae5b2d690;
L_0xaaaae5b2d980 .cmp/eq 32, v0xaaaae5ad2940_0, L_0xffffa4675528;
L_0xaaaae5b2dc50 .functor MUXZ 64, L_0xffffa4675570, v0xaaaae5ad1110_0, L_0xaaaae59b2bf0, C4<>;
S_0xaaaae5ad5a30 .scope generate, "genblk1[3]" "genblk1[3]" 5 22, 5 22 0, S_0xaaaae5acd4d0;
 .timescale 0 0;
P_0xaaaae5ad5c50 .param/l "i" 0 5 22, +C4<011>;
S_0xaaaae5ad5d10 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5ad5a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5ad5ef0 .param/l "group_count_n" 0 6 46, +C4<0011>;
L_0xaaaae5b30740 .functor AND 1, L_0xaaaae5b2e8a0, L_0xaaaae5b2f600, C4<1>, C4<1>;
L_0xaaaae5b30b20 .functor AND 1, L_0xaaaae5b30740, L_0xaaaae5b30380, C4<1>, C4<1>;
v0xaaaae5adb8c0_0 .var "M", 63 0;
v0xaaaae5adb9c0_0 .var "M_reg", 63 0;
v0xaaaae5adbaa0_0 .var "N", 63 0;
v0xaaaae5adbb90_0 .var "N_reg", 63 0;
v0xaaaae5adbc70_0 .var "S", 63 0;
v0xaaaae5adbd50_0 .var "S_reg", 63 0;
L_0xffffa4675600 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5adbe30_0 .net/2u *"_ivl_0", 3 0, L_0xffffa4675600;  1 drivers
L_0xffffa4675690 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5adbf10_0 .net *"_ivl_11", 59 0, L_0xffffa4675690;  1 drivers
L_0xffffa46756d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5adbff0_0 .net/2u *"_ivl_12", 63 0, L_0xffffa46756d8;  1 drivers
L_0xffffa4675720 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5adc160_0 .net/2u *"_ivl_16", 31 0, L_0xffffa4675720;  1 drivers
v0xaaaae5adc240_0 .net *"_ivl_2", 3 0, L_0xaaaae5b2e320;  1 drivers
L_0xffffa4675768 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5adc320_0 .net/2u *"_ivl_20", 31 0, L_0xffffa4675768;  1 drivers
v0xaaaae5adc400_0 .net *"_ivl_24", 63 0, L_0xaaaae5b306a0;  1 drivers
v0xaaaae5adc4e0_0 .net *"_ivl_26", 63 0, L_0xaaaae5b307b0;  1 drivers
L_0xffffa4675ba0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5adc5c0_0 .net/2u *"_ivl_28", 63 0, L_0xffffa4675ba0;  1 drivers
v0xaaaae5adc6a0_0 .net *"_ivl_32", 0 0, L_0xaaaae5b30740;  1 drivers
L_0xffffa4675648 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5adc780_0 .net/2u *"_ivl_4", 3 0, L_0xffffa4675648;  1 drivers
v0xaaaae5adc860_0 .net *"_ivl_8", 63 0, L_0xaaaae5b2e550;  1 drivers
v0xaaaae5adc940_0 .net "block_size", 63 0, L_0xaaaae5b2e640;  1 drivers
v0xaaaae5adca00_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5adcaa0_0 .var "cur_base", 63 0;
v0xaaaae5adcb60_0 .net "cur_base_valid", 0 0, L_0xaaaae5b2e7b0;  1 drivers
v0xaaaae5adcc00_0 .net "group_count_out", 63 0, L_0xaaaae5b308f0;  alias, 1 drivers
v0xaaaae5adcce0_0 .net "group_count_out_valid", 0 0, L_0xaaaae5b30b20;  1 drivers
v0xaaaae5adcda0_0 .net "group_en", 0 0, L_0xaaaae5b2e410;  1 drivers
v0xaaaae5adce60_0 .var/2u "k", 31 0;
v0xaaaae5adcf40_0 .var "lb", 63 0;
v0xaaaae5add020_0 .var "lb_reg", 63 0;
v0xaaaae5add100_0 .net "n_digs_in", 3 0, v0xaaaae5b196c0_0;  alias, 1 drivers
v0xaaaae5add1c0_0 .net "n_in", 63 0, v0xaaaae5b1b700_0;  alias, 1 drivers
v0xaaaae5add260_0 .var/2u "pow_m", 31 0;
v0xaaaae5add320_0 .net "prim_sub_out_1", 63 0, L_0xaaaae5b2f790;  1 drivers
v0xaaaae5add3e0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae5b2f600;  1 drivers
v0xaaaae5add690_0 .net "prim_sub_out_2", 63 0, L_0xaaaae5b30510;  1 drivers
v0xaaaae5add760_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae5b30380;  1 drivers
v0xaaaae5add830_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5add8d0_0 .var "tmp_sum", 63 0;
v0xaaaae5add970_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae5adda30_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5addb10_0 .net "tmp_sum_valid", 0 0, L_0xaaaae5b2e8a0;  1 drivers
v0xaaaae5addbd0_0 .var "ub", 63 0;
v0xaaaae5addce0_0 .var "ub_cand_0", 63 0;
v0xaaaae5adddc0_0 .var "ub_cand_1", 63 0;
v0xaaaae5addea0_0 .var "ub_reg", 63 0;
E_0xaaaae5ad6070/0 .event edge, v0xaaaae5add020_0, v0xaaaae5addea0_0, v0xaaaae5adbd50_0, v0xaaaae5adbb90_0;
E_0xaaaae5ad6070/1 .event edge, v0xaaaae5ad7ce0_0, v0xaaaae5adb9c0_0;
E_0xaaaae5ad6070 .event/or E_0xaaaae5ad6070/0, E_0xaaaae5ad6070/1;
E_0xaaaae5ad60f0 .event edge, v0xaaaae5ad7b60_0, v0xaaaae5ad4b20_0, v0xaaaae5ad7ce0_0;
L_0xaaaae5b2e320 .arith/mod 4, v0xaaaae5b196c0_0, L_0xffffa4675600;
L_0xaaaae5b2e410 .cmp/eq 4, L_0xaaaae5b2e320, L_0xffffa4675648;
L_0xaaaae5b2e550 .concat [ 4 60 0 0], v0xaaaae5b196c0_0, L_0xffffa4675690;
L_0xaaaae5b2e640 .arith/div 64, L_0xaaaae5b2e550, L_0xffffa46756d8;
L_0xaaaae5b2e7b0 .cmp/gt 32, v0xaaaae5adce60_0, L_0xffffa4675720;
L_0xaaaae5b2e8a0 .cmp/eq 32, v0xaaaae5add970_0, L_0xffffa4675768;
L_0xaaaae5b306a0 .arith/sub 64, v0xaaaae5adda30_0, L_0xaaaae5b2f790;
L_0xaaaae5b307b0 .arith/sub 64, L_0xaaaae5b306a0, L_0xaaaae5b30510;
L_0xaaaae5b308f0 .functor MUXZ 64, L_0xffffa4675ba0, L_0xaaaae5b307b0, L_0xaaaae5b2e410, C4<>;
S_0xaaaae5ad6150 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5ad5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5ad6350 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae5b2ecd0 .functor AND 1, L_0xaaaae5b2ea70, L_0xaaaae5b2ebe0, C4<1>, C4<1>;
L_0xaaaae5b2f1d0 .functor AND 1, L_0xaaaae5b2f050, L_0xaaaae5b2e7b0, C4<1>, C4<1>;
L_0xaaaae5b2f540 .functor NOT 1, L_0xaaaae5b2ecd0, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b2f600 .functor OR 1, L_0xaaaae5b2f4a0, L_0xaaaae5b2f540, C4<0>, C4<0>;
v0xaaaae5ad65b0_0 .var "BM", 63 0;
v0xaaaae5ad66b0_0 .var "BM_reg", 63 0;
v0xaaaae5ad6790_0 .var "M", 63 0;
v0xaaaae5ad6850_0 .var "M_reg", 63 0;
v0xaaaae5ad6930_0 .var "N", 63 0;
v0xaaaae5ad6a60_0 .var "N_reg", 63 0;
v0xaaaae5ad6b40_0 .var "PS", 63 0;
v0xaaaae5ad6c20_0 .var "PS_reg", 63 0;
v0xaaaae5ad6d00_0 .var "S", 63 0;
v0xaaaae5ad6de0_0 .var "S_reg", 63 0;
L_0xffffa46757b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad6ec0_0 .net/2u *"_ivl_0", 63 0, L_0xffffa46757b0;  1 drivers
v0xaaaae5ad6fa0_0 .net *"_ivl_10", 0 0, L_0xaaaae5b2ebe0;  1 drivers
v0xaaaae5ad7060_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b2ede0;  1 drivers
L_0xffffa4675888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad7140_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4675888;  1 drivers
L_0xffffa46758d0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad7220_0 .net/2u *"_ivl_18", 63 0, L_0xffffa46758d0;  1 drivers
v0xaaaae5ad7300_0 .net *"_ivl_2", 63 0, L_0xaaaae5b2e9d0;  1 drivers
v0xaaaae5ad73e0_0 .net *"_ivl_20", 63 0, L_0xaaaae5b2ef30;  1 drivers
v0xaaaae5ad74c0_0 .net *"_ivl_22", 0 0, L_0xaaaae5b2f050;  1 drivers
L_0xffffa4675918 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad7580_0 .net/2u *"_ivl_26", 31 0, L_0xffffa4675918;  1 drivers
v0xaaaae5ad7660_0 .net *"_ivl_28", 0 0, L_0xaaaae5b2f4a0;  1 drivers
v0xaaaae5ad7720_0 .net *"_ivl_30", 0 0, L_0xaaaae5b2f540;  1 drivers
L_0xffffa4675960 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad7800_0 .net/2u *"_ivl_34", 63 0, L_0xffffa4675960;  1 drivers
L_0xffffa46757f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad78e0_0 .net/2u *"_ivl_4", 63 0, L_0xffffa46757f8;  1 drivers
v0xaaaae5ad79c0_0 .net *"_ivl_6", 0 0, L_0xaaaae5b2ea70;  1 drivers
L_0xffffa4675840 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad7a80_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4675840;  1 drivers
v0xaaaae5ad7b60_0 .net "block_size_in", 63 0, L_0xaaaae5b2e640;  alias, 1 drivers
v0xaaaae5ad7c40_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5ad7ce0_0 .net "cur_base_in", 63 0, v0xaaaae5adcaa0_0;  1 drivers
v0xaaaae5ad7dc0_0 .net "cur_base_valid", 0 0, L_0xaaaae5b2e7b0;  alias, 1 drivers
v0xaaaae5ad7e80_0 .var/2u "k", 31 0;
v0xaaaae5ad7f60_0 .var "lb_r", 63 0;
v0xaaaae5ad8040_0 .var "lb_r_reg", 63 0;
v0xaaaae5ad8120_0 .var/2u "pow_m", 31 0;
v0xaaaae5ad8410_0 .net "prim_en", 0 0, L_0xaaaae5b2ecd0;  1 drivers
v0xaaaae5ad84d0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5ad85b0_0 .net "prim_sub_out", 63 0, L_0xaaaae5b2f790;  alias, 1 drivers
v0xaaaae5ad8690_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b2f600;  alias, 1 drivers
v0xaaaae5ad8750_0 .var "rep_base", 63 0;
v0xaaaae5ad8830_0 .net "rep_base_valid", 0 0, L_0xaaaae5b2f1d0;  1 drivers
v0xaaaae5ad88f0_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5ad8990_0 .net "ub_in", 63 0, v0xaaaae5addbd0_0;  1 drivers
v0xaaaae5ad8a70_0 .var "ub_r", 63 0;
v0xaaaae5ad8b50_0 .var "ub_r_reg", 63 0;
E_0xaaaae5ad6510/0 .event edge, v0xaaaae5ad8990_0, v0xaaaae5ad8750_0, v0xaaaae5ad8040_0, v0xaaaae5ad8b50_0;
E_0xaaaae5ad6510/1 .event edge, v0xaaaae5ad6de0_0, v0xaaaae5ad6a60_0, v0xaaaae5ad7ce0_0;
E_0xaaaae5ad6510 .event/or E_0xaaaae5ad6510/0, E_0xaaaae5ad6510/1;
L_0xaaaae5b2e9d0 .arith/mod 64, L_0xaaaae5b2e640, L_0xffffa46757b0;
L_0xaaaae5b2ea70 .cmp/eq 64, L_0xaaaae5b2e9d0, L_0xffffa46757f8;
L_0xaaaae5b2ebe0 .cmp/gt 64, L_0xaaaae5b2e640, L_0xffffa4675840;
L_0xaaaae5b2ede0 .concat [ 32 32 0 0], v0xaaaae5ad7e80_0, L_0xffffa4675888;
L_0xaaaae5b2ef30 .arith/div 64, L_0xaaaae5b2e640, L_0xffffa46758d0;
L_0xaaaae5b2f050 .cmp/gt 64, L_0xaaaae5b2ede0, L_0xaaaae5b2ef30;
L_0xaaaae5b2f4a0 .cmp/eq 32, v0xaaaae5ad84d0_0, L_0xffffa4675918;
L_0xaaaae5b2f790 .functor MUXZ 64, L_0xffffa4675960, v0xaaaae5ad6c20_0, L_0xaaaae5b2ecd0, C4<>;
S_0xaaaae5ad8d30 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaaae5ad5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5ad8ee0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae5b2fc40 .functor AND 1, L_0xaaaae5b2fa10, L_0xaaaae5b2fb50, C4<1>, C4<1>;
L_0xaaaae5b30110 .functor AND 1, L_0xaaaae5b2ff90, L_0xaaaae5b2e7b0, C4<1>, C4<1>;
L_0xaaaae5b302c0 .functor NOT 1, L_0xaaaae5b2fc40, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b30380 .functor OR 1, L_0xaaaae5b301d0, L_0xaaaae5b302c0, C4<0>, C4<0>;
v0xaaaae5ad9120_0 .var "BM", 63 0;
v0xaaaae5ad9220_0 .var "BM_reg", 63 0;
v0xaaaae5ad9300_0 .var "M", 63 0;
v0xaaaae5ad93c0_0 .var "M_reg", 63 0;
v0xaaaae5ad94a0_0 .var "N", 63 0;
v0xaaaae5ad95d0_0 .var "N_reg", 63 0;
v0xaaaae5ad96b0_0 .var "PS", 63 0;
v0xaaaae5ad9790_0 .var "PS_reg", 63 0;
v0xaaaae5ad9870_0 .var "S", 63 0;
v0xaaaae5ad9950_0 .var "S_reg", 63 0;
L_0xffffa46759a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad9a30_0 .net/2u *"_ivl_0", 63 0, L_0xffffa46759a8;  1 drivers
v0xaaaae5ad9b10_0 .net *"_ivl_10", 0 0, L_0xaaaae5b2fb50;  1 drivers
v0xaaaae5ad9bd0_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b2fd50;  1 drivers
L_0xffffa4675a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad9cb0_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4675a80;  1 drivers
L_0xffffa4675ac8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ad9d90_0 .net/2u *"_ivl_18", 63 0, L_0xffffa4675ac8;  1 drivers
v0xaaaae5ad9e70_0 .net *"_ivl_2", 63 0, L_0xaaaae5b2f920;  1 drivers
v0xaaaae5ad9f50_0 .net *"_ivl_20", 63 0, L_0xaaaae5b2fe70;  1 drivers
v0xaaaae5ada030_0 .net *"_ivl_22", 0 0, L_0xaaaae5b2ff90;  1 drivers
L_0xffffa4675b10 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ada0f0_0 .net/2u *"_ivl_26", 31 0, L_0xffffa4675b10;  1 drivers
v0xaaaae5ada1d0_0 .net *"_ivl_28", 0 0, L_0xaaaae5b301d0;  1 drivers
v0xaaaae5ada290_0 .net *"_ivl_30", 0 0, L_0xaaaae5b302c0;  1 drivers
L_0xffffa4675b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ada370_0 .net/2u *"_ivl_34", 63 0, L_0xffffa4675b58;  1 drivers
L_0xffffa46759f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ada450_0 .net/2u *"_ivl_4", 63 0, L_0xffffa46759f0;  1 drivers
v0xaaaae5ada530_0 .net *"_ivl_6", 0 0, L_0xaaaae5b2fa10;  1 drivers
L_0xffffa4675a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ada5f0_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4675a38;  1 drivers
v0xaaaae5ada6d0_0 .net "block_size_in", 63 0, L_0xaaaae5b2e640;  alias, 1 drivers
v0xaaaae5ada790_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5ada830_0 .net "cur_base_in", 63 0, v0xaaaae5adcaa0_0;  alias, 1 drivers
v0xaaaae5ada900_0 .net "cur_base_valid", 0 0, L_0xaaaae5b2e7b0;  alias, 1 drivers
v0xaaaae5ada9d0_0 .var/2u "k", 31 0;
v0xaaaae5adaa70_0 .var "lb_r", 63 0;
v0xaaaae5adab50_0 .var "lb_r_reg", 63 0;
v0xaaaae5adac30_0 .var/2u "pow_m", 31 0;
v0xaaaae5adaf20_0 .net "prim_en", 0 0, L_0xaaaae5b2fc40;  1 drivers
v0xaaaae5adafe0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5adb0c0_0 .net "prim_sub_out", 63 0, L_0xaaaae5b30510;  alias, 1 drivers
v0xaaaae5adb1a0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b30380;  alias, 1 drivers
v0xaaaae5adb260_0 .var "rep_base", 63 0;
v0xaaaae5adb340_0 .net "rep_base_valid", 0 0, L_0xaaaae5b30110;  1 drivers
v0xaaaae5adb400_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5adb530_0 .net "ub_in", 63 0, v0xaaaae5addbd0_0;  alias, 1 drivers
v0xaaaae5adb620_0 .var "ub_r", 63 0;
v0xaaaae5adb6e0_0 .var "ub_r_reg", 63 0;
E_0xaaaae5ad90a0/0 .event edge, v0xaaaae5ad8990_0, v0xaaaae5adb260_0, v0xaaaae5adab50_0, v0xaaaae5adb6e0_0;
E_0xaaaae5ad90a0/1 .event edge, v0xaaaae5ad9950_0, v0xaaaae5ad95d0_0, v0xaaaae5ad7ce0_0;
E_0xaaaae5ad90a0 .event/or E_0xaaaae5ad90a0/0, E_0xaaaae5ad90a0/1;
L_0xaaaae5b2f920 .arith/mod 64, L_0xaaaae5b2e640, L_0xffffa46759a8;
L_0xaaaae5b2fa10 .cmp/eq 64, L_0xaaaae5b2f920, L_0xffffa46759f0;
L_0xaaaae5b2fb50 .cmp/gt 64, L_0xaaaae5b2e640, L_0xffffa4675a38;
L_0xaaaae5b2fd50 .concat [ 32 32 0 0], v0xaaaae5ada9d0_0, L_0xffffa4675a80;
L_0xaaaae5b2fe70 .arith/div 64, L_0xaaaae5b2e640, L_0xffffa4675ac8;
L_0xaaaae5b2ff90 .cmp/gt 64, L_0xaaaae5b2fd50, L_0xaaaae5b2fe70;
L_0xaaaae5b301d0 .cmp/eq 32, v0xaaaae5adafe0_0, L_0xffffa4675b10;
L_0xaaaae5b30510 .functor MUXZ 64, L_0xffffa4675b58, v0xaaaae5ad9790_0, L_0xaaaae5b2fc40, C4<>;
S_0xaaaae5ade080 .scope generate, "genblk1[4]" "genblk1[4]" 5 22, 5 22 0, S_0xaaaae5acd4d0;
 .timescale 0 0;
P_0xaaaae5ade280 .param/l "i" 0 5 22, +C4<0100>;
S_0xaaaae5ade340 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5ade080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5ade520 .param/l "group_count_n" 0 6 46, +C4<0100>;
L_0xaaaae5b33090 .functor AND 1, L_0xaaaae5b31370, L_0xaaaae5b31f50, C4<1>, C4<1>;
L_0xaaaae5b33470 .functor AND 1, L_0xaaaae5b33090, L_0xaaaae5b32cd0, C4<1>, C4<1>;
v0xaaaae5ae3ef0_0 .var "M", 63 0;
v0xaaaae5ae3ff0_0 .var "M_reg", 63 0;
v0xaaaae5ae40d0_0 .var "N", 63 0;
v0xaaaae5ae41c0_0 .var "N_reg", 63 0;
v0xaaaae5ae42a0_0 .var "S", 63 0;
v0xaaaae5ae4380_0 .var "S_reg", 63 0;
L_0xffffa4675be8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae4460_0 .net/2u *"_ivl_0", 3 0, L_0xffffa4675be8;  1 drivers
L_0xffffa4675c78 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae4540_0 .net *"_ivl_11", 59 0, L_0xffffa4675c78;  1 drivers
L_0xffffa4675cc0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae4620_0 .net/2u *"_ivl_12", 63 0, L_0xffffa4675cc0;  1 drivers
L_0xffffa4675d08 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae4700_0 .net/2u *"_ivl_16", 31 0, L_0xffffa4675d08;  1 drivers
v0xaaaae5ae47e0_0 .net *"_ivl_2", 3 0, L_0xaaaae5b30be0;  1 drivers
L_0xffffa4675d50 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae48c0_0 .net/2u *"_ivl_20", 31 0, L_0xffffa4675d50;  1 drivers
v0xaaaae5ae49a0_0 .net *"_ivl_24", 63 0, L_0xaaaae5b32ff0;  1 drivers
v0xaaaae5ae4a80_0 .net *"_ivl_26", 63 0, L_0xaaaae5b33100;  1 drivers
L_0xffffa4676188 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae4b60_0 .net/2u *"_ivl_28", 63 0, L_0xffffa4676188;  1 drivers
v0xaaaae5ae4c40_0 .net *"_ivl_32", 0 0, L_0xaaaae5b33090;  1 drivers
L_0xffffa4675c30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae4d20_0 .net/2u *"_ivl_4", 3 0, L_0xffffa4675c30;  1 drivers
v0xaaaae5ae4e00_0 .net *"_ivl_8", 63 0, L_0xaaaae5b30e10;  1 drivers
v0xaaaae5ae4ee0_0 .net "block_size", 63 0, L_0xaaaae5b31110;  1 drivers
v0xaaaae5ae4fa0_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5ae5150_0 .var "cur_base", 63 0;
v0xaaaae5ae5260_0 .net "cur_base_valid", 0 0, L_0xaaaae5b31280;  1 drivers
v0xaaaae5ae5350_0 .net "group_count_out", 63 0, L_0xaaaae5b33240;  alias, 1 drivers
v0xaaaae5ae5430_0 .net "group_count_out_valid", 0 0, L_0xaaaae5b33470;  1 drivers
v0xaaaae5ae54f0_0 .net "group_en", 0 0, L_0xaaaae5b30cd0;  1 drivers
v0xaaaae5ae55b0_0 .var/2u "k", 31 0;
v0xaaaae5ae5690_0 .var "lb", 63 0;
v0xaaaae5ae5770_0 .var "lb_reg", 63 0;
v0xaaaae5ae5850_0 .net "n_digs_in", 3 0, v0xaaaae5b196c0_0;  alias, 1 drivers
v0xaaaae5ae5960_0 .net "n_in", 63 0, v0xaaaae5b1b700_0;  alias, 1 drivers
v0xaaaae5ae5a70_0 .var/2u "pow_m", 31 0;
v0xaaaae5ae5b50_0 .net "prim_sub_out_1", 63 0, L_0xaaaae5b320e0;  1 drivers
v0xaaaae5ae5c10_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae5b31f50;  1 drivers
v0xaaaae5ae5ec0_0 .net "prim_sub_out_2", 63 0, L_0xaaaae5b32e60;  1 drivers
v0xaaaae5ae5f60_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae5b32cd0;  1 drivers
v0xaaaae5ae6000_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5ae60a0_0 .var "tmp_sum", 63 0;
v0xaaaae5ae6140_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae5ae6200_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5ae62e0_0 .net "tmp_sum_valid", 0 0, L_0xaaaae5b31370;  1 drivers
v0xaaaae5ae63a0_0 .var "ub", 63 0;
v0xaaaae5ae64b0_0 .var "ub_cand_0", 63 0;
v0xaaaae5ae6590_0 .var "ub_cand_1", 63 0;
v0xaaaae5ae6670_0 .var "ub_reg", 63 0;
E_0xaaaae5ade6a0/0 .event edge, v0xaaaae5ae5770_0, v0xaaaae5ae6670_0, v0xaaaae5ae4380_0, v0xaaaae5ae41c0_0;
E_0xaaaae5ade6a0/1 .event edge, v0xaaaae5ae0370_0, v0xaaaae5ae3ff0_0;
E_0xaaaae5ade6a0 .event/or E_0xaaaae5ade6a0/0, E_0xaaaae5ade6a0/1;
E_0xaaaae5ade720 .event edge, v0xaaaae5ae01f0_0, v0xaaaae5ad4b20_0, v0xaaaae5ae0370_0;
L_0xaaaae5b30be0 .arith/mod 4, v0xaaaae5b196c0_0, L_0xffffa4675be8;
L_0xaaaae5b30cd0 .cmp/eq 4, L_0xaaaae5b30be0, L_0xffffa4675c30;
L_0xaaaae5b30e10 .concat [ 4 60 0 0], v0xaaaae5b196c0_0, L_0xffffa4675c78;
L_0xaaaae5b31110 .arith/div 64, L_0xaaaae5b30e10, L_0xffffa4675cc0;
L_0xaaaae5b31280 .cmp/gt 32, v0xaaaae5ae55b0_0, L_0xffffa4675d08;
L_0xaaaae5b31370 .cmp/eq 32, v0xaaaae5ae6140_0, L_0xffffa4675d50;
L_0xaaaae5b32ff0 .arith/sub 64, v0xaaaae5ae6200_0, L_0xaaaae5b320e0;
L_0xaaaae5b33100 .arith/sub 64, L_0xaaaae5b32ff0, L_0xaaaae5b32e60;
L_0xaaaae5b33240 .functor MUXZ 64, L_0xffffa4676188, L_0xaaaae5b33100, L_0xaaaae5b30cd0, C4<>;
S_0xaaaae5ade780 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5ade340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5ade980 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae5b317a0 .functor AND 1, L_0xaaaae5b31540, L_0xaaaae5b316b0, C4<1>, C4<1>;
L_0xaaaae5b31ca0 .functor AND 1, L_0xaaaae5b31b20, L_0xaaaae5b31280, C4<1>, C4<1>;
L_0xaaaae5b31e90 .functor NOT 1, L_0xaaaae5b317a0, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b31f50 .functor OR 1, L_0xaaaae5b31df0, L_0xaaaae5b31e90, C4<0>, C4<0>;
v0xaaaae5adec10_0 .var "BM", 63 0;
v0xaaaae5aded10_0 .var "BM_reg", 63 0;
v0xaaaae5adedf0_0 .var "M", 63 0;
v0xaaaae5adeee0_0 .var "M_reg", 63 0;
v0xaaaae5adefc0_0 .var "N", 63 0;
v0xaaaae5adf0f0_0 .var "N_reg", 63 0;
v0xaaaae5adf1d0_0 .var "PS", 63 0;
v0xaaaae5adf2b0_0 .var "PS_reg", 63 0;
v0xaaaae5adf390_0 .var "S", 63 0;
v0xaaaae5adf470_0 .var "S_reg", 63 0;
L_0xffffa4675d98 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5adf550_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4675d98;  1 drivers
v0xaaaae5adf630_0 .net *"_ivl_10", 0 0, L_0xaaaae5b316b0;  1 drivers
v0xaaaae5adf6f0_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b318b0;  1 drivers
L_0xffffa4675e70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5adf7d0_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4675e70;  1 drivers
L_0xffffa4675eb8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5adf8b0_0 .net/2u *"_ivl_18", 63 0, L_0xffffa4675eb8;  1 drivers
v0xaaaae5adf990_0 .net *"_ivl_2", 63 0, L_0xaaaae5b314a0;  1 drivers
v0xaaaae5adfa70_0 .net *"_ivl_20", 63 0, L_0xaaaae5b31a00;  1 drivers
v0xaaaae5adfb50_0 .net *"_ivl_22", 0 0, L_0xaaaae5b31b20;  1 drivers
L_0xffffa4675f00 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5adfc10_0 .net/2u *"_ivl_26", 31 0, L_0xffffa4675f00;  1 drivers
v0xaaaae5adfcf0_0 .net *"_ivl_28", 0 0, L_0xaaaae5b31df0;  1 drivers
v0xaaaae5adfdb0_0 .net *"_ivl_30", 0 0, L_0xaaaae5b31e90;  1 drivers
L_0xffffa4675f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5adfe90_0 .net/2u *"_ivl_34", 63 0, L_0xffffa4675f48;  1 drivers
L_0xffffa4675de0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5adff70_0 .net/2u *"_ivl_4", 63 0, L_0xffffa4675de0;  1 drivers
v0xaaaae5ae0050_0 .net *"_ivl_6", 0 0, L_0xaaaae5b31540;  1 drivers
L_0xffffa4675e28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae0110_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4675e28;  1 drivers
v0xaaaae5ae01f0_0 .net "block_size_in", 63 0, L_0xaaaae5b31110;  alias, 1 drivers
v0xaaaae5ae02d0_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5ae0370_0 .net "cur_base_in", 63 0, v0xaaaae5ae5150_0;  1 drivers
v0xaaaae5ae0450_0 .net "cur_base_valid", 0 0, L_0xaaaae5b31280;  alias, 1 drivers
v0xaaaae5ae0510_0 .var/2u "k", 31 0;
v0xaaaae5ae05f0_0 .var "lb_r", 63 0;
v0xaaaae5ae06d0_0 .var "lb_r_reg", 63 0;
v0xaaaae5ae07b0_0 .var/2u "pow_m", 31 0;
v0xaaaae5ae0aa0_0 .net "prim_en", 0 0, L_0xaaaae5b317a0;  1 drivers
v0xaaaae5ae0b60_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5ae0c40_0 .net "prim_sub_out", 63 0, L_0xaaaae5b320e0;  alias, 1 drivers
v0xaaaae5ae0d20_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b31f50;  alias, 1 drivers
v0xaaaae5ae0de0_0 .var "rep_base", 63 0;
v0xaaaae5ae0ec0_0 .net "rep_base_valid", 0 0, L_0xaaaae5b31ca0;  1 drivers
v0xaaaae5ae0f80_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5ae1020_0 .net "ub_in", 63 0, v0xaaaae5ae63a0_0;  1 drivers
v0xaaaae5ae1100_0 .var "ub_r", 63 0;
v0xaaaae5ae11e0_0 .var "ub_r_reg", 63 0;
E_0xaaaae5adeb70/0 .event edge, v0xaaaae5ae1020_0, v0xaaaae5ae0de0_0, v0xaaaae5ae06d0_0, v0xaaaae5ae11e0_0;
E_0xaaaae5adeb70/1 .event edge, v0xaaaae5adf470_0, v0xaaaae5adf0f0_0, v0xaaaae5ae0370_0;
E_0xaaaae5adeb70 .event/or E_0xaaaae5adeb70/0, E_0xaaaae5adeb70/1;
L_0xaaaae5b314a0 .arith/mod 64, L_0xaaaae5b31110, L_0xffffa4675d98;
L_0xaaaae5b31540 .cmp/eq 64, L_0xaaaae5b314a0, L_0xffffa4675de0;
L_0xaaaae5b316b0 .cmp/gt 64, L_0xaaaae5b31110, L_0xffffa4675e28;
L_0xaaaae5b318b0 .concat [ 32 32 0 0], v0xaaaae5ae0510_0, L_0xffffa4675e70;
L_0xaaaae5b31a00 .arith/div 64, L_0xaaaae5b31110, L_0xffffa4675eb8;
L_0xaaaae5b31b20 .cmp/gt 64, L_0xaaaae5b318b0, L_0xaaaae5b31a00;
L_0xaaaae5b31df0 .cmp/eq 32, v0xaaaae5ae0b60_0, L_0xffffa4675f00;
L_0xaaaae5b320e0 .functor MUXZ 64, L_0xffffa4675f48, v0xaaaae5adf2b0_0, L_0xaaaae5b317a0, C4<>;
S_0xaaaae5ae13c0 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaaae5ade340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5ae1570 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae5b32590 .functor AND 1, L_0xaaaae5b32360, L_0xaaaae5b324a0, C4<1>, C4<1>;
L_0xaaaae5b32a60 .functor AND 1, L_0xaaaae5b328e0, L_0xaaaae5b31280, C4<1>, C4<1>;
L_0xaaaae5b32c10 .functor NOT 1, L_0xaaaae5b32590, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b32cd0 .functor OR 1, L_0xaaaae5b32b20, L_0xaaaae5b32c10, C4<0>, C4<0>;
v0xaaaae5ae17b0_0 .var "BM", 63 0;
v0xaaaae5ae18b0_0 .var "BM_reg", 63 0;
v0xaaaae5ae1990_0 .var "M", 63 0;
v0xaaaae5ae1a80_0 .var "M_reg", 63 0;
v0xaaaae5ae1b60_0 .var "N", 63 0;
v0xaaaae5ae1c90_0 .var "N_reg", 63 0;
v0xaaaae5ae1d70_0 .var "PS", 63 0;
v0xaaaae5ae1e50_0 .var "PS_reg", 63 0;
v0xaaaae5ae1f30_0 .var "S", 63 0;
v0xaaaae5ae2010_0 .var "S_reg", 63 0;
L_0xffffa4675f90 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae20f0_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4675f90;  1 drivers
v0xaaaae5ae21d0_0 .net *"_ivl_10", 0 0, L_0xaaaae5b324a0;  1 drivers
v0xaaaae5ae2290_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b326a0;  1 drivers
L_0xffffa4676068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae2370_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4676068;  1 drivers
L_0xffffa46760b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae2450_0 .net/2u *"_ivl_18", 63 0, L_0xffffa46760b0;  1 drivers
v0xaaaae5ae2530_0 .net *"_ivl_2", 63 0, L_0xaaaae5b32270;  1 drivers
v0xaaaae5ae2610_0 .net *"_ivl_20", 63 0, L_0xaaaae5b327c0;  1 drivers
v0xaaaae5ae26f0_0 .net *"_ivl_22", 0 0, L_0xaaaae5b328e0;  1 drivers
L_0xffffa46760f8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae27b0_0 .net/2u *"_ivl_26", 31 0, L_0xffffa46760f8;  1 drivers
v0xaaaae5ae2890_0 .net *"_ivl_28", 0 0, L_0xaaaae5b32b20;  1 drivers
v0xaaaae5ae2950_0 .net *"_ivl_30", 0 0, L_0xaaaae5b32c10;  1 drivers
L_0xffffa4676140 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae2a30_0 .net/2u *"_ivl_34", 63 0, L_0xffffa4676140;  1 drivers
L_0xffffa4675fd8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae2b10_0 .net/2u *"_ivl_4", 63 0, L_0xffffa4675fd8;  1 drivers
v0xaaaae5ae2bf0_0 .net *"_ivl_6", 0 0, L_0xaaaae5b32360;  1 drivers
L_0xffffa4676020 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae2cb0_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4676020;  1 drivers
v0xaaaae5ae2d90_0 .net "block_size_in", 63 0, L_0xaaaae5b31110;  alias, 1 drivers
v0xaaaae5ae2e50_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5ae2ef0_0 .net "cur_base_in", 63 0, v0xaaaae5ae5150_0;  alias, 1 drivers
v0xaaaae5ae2fc0_0 .net "cur_base_valid", 0 0, L_0xaaaae5b31280;  alias, 1 drivers
v0xaaaae5ae3090_0 .var/2u "k", 31 0;
v0xaaaae5ae3130_0 .var "lb_r", 63 0;
v0xaaaae5ae3210_0 .var "lb_r_reg", 63 0;
v0xaaaae5ae32f0_0 .var/2u "pow_m", 31 0;
v0xaaaae5ae35e0_0 .net "prim_en", 0 0, L_0xaaaae5b32590;  1 drivers
v0xaaaae5ae36a0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5ae3780_0 .net "prim_sub_out", 63 0, L_0xaaaae5b32e60;  alias, 1 drivers
v0xaaaae5ae3860_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b32cd0;  alias, 1 drivers
v0xaaaae5ae3920_0 .var "rep_base", 63 0;
v0xaaaae5ae3a00_0 .net "rep_base_valid", 0 0, L_0xaaaae5b32a60;  1 drivers
v0xaaaae5ae3ac0_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5ae3b60_0 .net "ub_in", 63 0, v0xaaaae5ae63a0_0;  alias, 1 drivers
v0xaaaae5ae3c50_0 .var "ub_r", 63 0;
v0xaaaae5ae3d10_0 .var "ub_r_reg", 63 0;
E_0xaaaae5ae1730/0 .event edge, v0xaaaae5ae1020_0, v0xaaaae5ae3920_0, v0xaaaae5ae3210_0, v0xaaaae5ae3d10_0;
E_0xaaaae5ae1730/1 .event edge, v0xaaaae5ae2010_0, v0xaaaae5ae1c90_0, v0xaaaae5ae0370_0;
E_0xaaaae5ae1730 .event/or E_0xaaaae5ae1730/0, E_0xaaaae5ae1730/1;
L_0xaaaae5b32270 .arith/mod 64, L_0xaaaae5b31110, L_0xffffa4675f90;
L_0xaaaae5b32360 .cmp/eq 64, L_0xaaaae5b32270, L_0xffffa4675fd8;
L_0xaaaae5b324a0 .cmp/gt 64, L_0xaaaae5b31110, L_0xffffa4676020;
L_0xaaaae5b326a0 .concat [ 32 32 0 0], v0xaaaae5ae3090_0, L_0xffffa4676068;
L_0xaaaae5b327c0 .arith/div 64, L_0xaaaae5b31110, L_0xffffa46760b0;
L_0xaaaae5b328e0 .cmp/gt 64, L_0xaaaae5b326a0, L_0xaaaae5b327c0;
L_0xaaaae5b32b20 .cmp/eq 32, v0xaaaae5ae36a0_0, L_0xffffa46760f8;
L_0xaaaae5b32e60 .functor MUXZ 64, L_0xffffa4676140, v0xaaaae5ae1e50_0, L_0xaaaae5b32590, C4<>;
S_0xaaaae5ae6850 .scope generate, "genblk1[5]" "genblk1[5]" 5 22, 5 22 0, S_0xaaaae5acd4d0;
 .timescale 0 0;
P_0xaaaae5ae6a50 .param/l "i" 0 5 22, +C4<0101>;
S_0xaaaae5ae6b30 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5ae6850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5ae6d10 .param/l "group_count_n" 0 6 46, +C4<0101>;
L_0xaaaae5b35820 .functor AND 1, L_0xaaaae5b33ab0, L_0xaaaae5b34610, C4<1>, C4<1>;
L_0xaaaae5b35c00 .functor AND 1, L_0xaaaae5b35820, L_0xaaaae5b35460, C4<1>, C4<1>;
v0xaaaae5aec760_0 .var "M", 63 0;
v0xaaaae5aec860_0 .var "M_reg", 63 0;
v0xaaaae5aec940_0 .var "N", 63 0;
v0xaaaae5aeca30_0 .var "N_reg", 63 0;
v0xaaaae5aecb10_0 .var "S", 63 0;
v0xaaaae5aecbf0_0 .var "S_reg", 63 0;
L_0xffffa46761d0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aeccd0_0 .net/2u *"_ivl_0", 3 0, L_0xffffa46761d0;  1 drivers
L_0xffffa4676260 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aecdb0_0 .net *"_ivl_11", 59 0, L_0xffffa4676260;  1 drivers
L_0xffffa46762a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aece90_0 .net/2u *"_ivl_12", 63 0, L_0xffffa46762a8;  1 drivers
L_0xffffa46762f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aecf70_0 .net/2u *"_ivl_16", 31 0, L_0xffffa46762f0;  1 drivers
v0xaaaae5aed050_0 .net *"_ivl_2", 3 0, L_0xaaaae5b33530;  1 drivers
L_0xffffa4676338 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aed130_0 .net/2u *"_ivl_20", 31 0, L_0xffffa4676338;  1 drivers
v0xaaaae5aed210_0 .net *"_ivl_24", 63 0, L_0xaaaae5b35780;  1 drivers
v0xaaaae5aed2f0_0 .net *"_ivl_26", 63 0, L_0xaaaae5b35890;  1 drivers
L_0xffffa4676770 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aed3d0_0 .net/2u *"_ivl_28", 63 0, L_0xffffa4676770;  1 drivers
v0xaaaae5aed4b0_0 .net *"_ivl_32", 0 0, L_0xaaaae5b35820;  1 drivers
L_0xffffa4676218 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aed590_0 .net/2u *"_ivl_4", 3 0, L_0xffffa4676218;  1 drivers
v0xaaaae5aed670_0 .net *"_ivl_8", 63 0, L_0xaaaae5b33760;  1 drivers
v0xaaaae5aed750_0 .net "block_size", 63 0, L_0xaaaae5b33850;  1 drivers
v0xaaaae5aed810_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5aed8b0_0 .var "cur_base", 63 0;
v0xaaaae5aed9c0_0 .net "cur_base_valid", 0 0, L_0xaaaae5b339c0;  1 drivers
v0xaaaae5aedab0_0 .net "group_count_out", 63 0, L_0xaaaae5b359d0;  alias, 1 drivers
v0xaaaae5aedb90_0 .net "group_count_out_valid", 0 0, L_0xaaaae5b35c00;  1 drivers
v0xaaaae5aedc50_0 .net "group_en", 0 0, L_0xaaaae5b33620;  1 drivers
v0xaaaae5aedd10_0 .var/2u "k", 31 0;
v0xaaaae5aeddf0_0 .var "lb", 63 0;
v0xaaaae5aeded0_0 .var "lb_reg", 63 0;
v0xaaaae5aedfb0_0 .net "n_digs_in", 3 0, v0xaaaae5b196c0_0;  alias, 1 drivers
v0xaaaae5aee070_0 .net "n_in", 63 0, v0xaaaae5b1b700_0;  alias, 1 drivers
v0xaaaae5aee130_0 .var/2u "pow_m", 31 0;
v0xaaaae5aee210_0 .net "prim_sub_out_1", 63 0, L_0xaaaae5b347a0;  1 drivers
v0xaaaae5aee2d0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae5b34610;  1 drivers
v0xaaaae5aee580_0 .net "prim_sub_out_2", 63 0, L_0xaaaae5b355f0;  1 drivers
v0xaaaae5aee620_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae5b35460;  1 drivers
v0xaaaae5aee6c0_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5aee760_0 .var "tmp_sum", 63 0;
v0xaaaae5aee800_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae5aee8c0_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5aee9a0_0 .net "tmp_sum_valid", 0 0, L_0xaaaae5b33ab0;  1 drivers
v0xaaaae5aeea60_0 .var "ub", 63 0;
v0xaaaae5aeeb70_0 .var "ub_cand_0", 63 0;
v0xaaaae5aeec50_0 .var "ub_cand_1", 63 0;
v0xaaaae5aeed30_0 .var "ub_reg", 63 0;
E_0xaaaae5ae6e90/0 .event edge, v0xaaaae5aeded0_0, v0xaaaae5aeed30_0, v0xaaaae5aecbf0_0, v0xaaaae5aeca30_0;
E_0xaaaae5ae6e90/1 .event edge, v0xaaaae5ae8c10_0, v0xaaaae5aec860_0;
E_0xaaaae5ae6e90 .event/or E_0xaaaae5ae6e90/0, E_0xaaaae5ae6e90/1;
E_0xaaaae5ae6f10 .event edge, v0xaaaae5ae8a90_0, v0xaaaae5ad4b20_0, v0xaaaae5ae8c10_0;
L_0xaaaae5b33530 .arith/mod 4, v0xaaaae5b196c0_0, L_0xffffa46761d0;
L_0xaaaae5b33620 .cmp/eq 4, L_0xaaaae5b33530, L_0xffffa4676218;
L_0xaaaae5b33760 .concat [ 4 60 0 0], v0xaaaae5b196c0_0, L_0xffffa4676260;
L_0xaaaae5b33850 .arith/div 64, L_0xaaaae5b33760, L_0xffffa46762a8;
L_0xaaaae5b339c0 .cmp/gt 32, v0xaaaae5aedd10_0, L_0xffffa46762f0;
L_0xaaaae5b33ab0 .cmp/eq 32, v0xaaaae5aee800_0, L_0xffffa4676338;
L_0xaaaae5b35780 .arith/sub 64, v0xaaaae5aee8c0_0, L_0xaaaae5b347a0;
L_0xaaaae5b35890 .arith/sub 64, L_0xaaaae5b35780, L_0xaaaae5b355f0;
L_0xaaaae5b359d0 .functor MUXZ 64, L_0xffffa4676770, L_0xaaaae5b35890, L_0xaaaae5b33620, C4<>;
S_0xaaaae5ae6f70 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5ae6b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5ae7170 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae5b33ea0 .functor AND 1, L_0xaaaae5b33c40, L_0xaaaae5b33db0, C4<1>, C4<1>;
L_0xaaaae5b34360 .functor AND 1, L_0xaaaae5b34220, L_0xaaaae5b339c0, C4<1>, C4<1>;
L_0xaaaae5b34550 .functor NOT 1, L_0xaaaae5b33ea0, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b34610 .functor OR 1, L_0xaaaae5b344b0, L_0xaaaae5b34550, C4<0>, C4<0>;
v0xaaaae5ae73d0_0 .var "BM", 63 0;
v0xaaaae5ae74d0_0 .var "BM_reg", 63 0;
v0xaaaae5ae75b0_0 .var "M", 63 0;
v0xaaaae5ae7670_0 .var "M_reg", 63 0;
v0xaaaae5ae7750_0 .var "N", 63 0;
v0xaaaae5ae7880_0 .var "N_reg", 63 0;
v0xaaaae5ae7960_0 .var "PS", 63 0;
v0xaaaae5ae7a40_0 .var "PS_reg", 63 0;
v0xaaaae5ae7b20_0 .var "S", 63 0;
v0xaaaae5ae7c00_0 .var "S_reg", 63 0;
L_0xffffa4676380 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae7ce0_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4676380;  1 drivers
v0xaaaae5ae7dc0_0 .net *"_ivl_10", 0 0, L_0xaaaae5b33db0;  1 drivers
v0xaaaae5ae7e80_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b33fb0;  1 drivers
L_0xffffa4676458 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae7f60_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4676458;  1 drivers
L_0xffffa46764a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae8040_0 .net/2u *"_ivl_18", 63 0, L_0xffffa46764a0;  1 drivers
v0xaaaae5ae8120_0 .net *"_ivl_2", 63 0, L_0xaaaae5b33ba0;  1 drivers
v0xaaaae5ae8200_0 .net *"_ivl_20", 63 0, L_0xaaaae5b34100;  1 drivers
v0xaaaae5ae83f0_0 .net *"_ivl_22", 0 0, L_0xaaaae5b34220;  1 drivers
L_0xffffa46764e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae84b0_0 .net/2u *"_ivl_26", 31 0, L_0xffffa46764e8;  1 drivers
v0xaaaae5ae8590_0 .net *"_ivl_28", 0 0, L_0xaaaae5b344b0;  1 drivers
v0xaaaae5ae8650_0 .net *"_ivl_30", 0 0, L_0xaaaae5b34550;  1 drivers
L_0xffffa4676530 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae8730_0 .net/2u *"_ivl_34", 63 0, L_0xffffa4676530;  1 drivers
L_0xffffa46763c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae8810_0 .net/2u *"_ivl_4", 63 0, L_0xffffa46763c8;  1 drivers
v0xaaaae5ae88f0_0 .net *"_ivl_6", 0 0, L_0xaaaae5b33c40;  1 drivers
L_0xffffa4676410 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5ae89b0_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4676410;  1 drivers
v0xaaaae5ae8a90_0 .net "block_size_in", 63 0, L_0xaaaae5b33850;  alias, 1 drivers
v0xaaaae5ae8b70_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5ae8c10_0 .net "cur_base_in", 63 0, v0xaaaae5aed8b0_0;  1 drivers
v0xaaaae5ae8cf0_0 .net "cur_base_valid", 0 0, L_0xaaaae5b339c0;  alias, 1 drivers
v0xaaaae5ae8db0_0 .var/2u "k", 31 0;
v0xaaaae5ae8e90_0 .var "lb_r", 63 0;
v0xaaaae5ae8f70_0 .var "lb_r_reg", 63 0;
v0xaaaae5ae9050_0 .var/2u "pow_m", 31 0;
v0xaaaae5ae9340_0 .net "prim_en", 0 0, L_0xaaaae5b33ea0;  1 drivers
v0xaaaae5ae9400_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5ae94e0_0 .net "prim_sub_out", 63 0, L_0xaaaae5b347a0;  alias, 1 drivers
v0xaaaae5ae95c0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b34610;  alias, 1 drivers
v0xaaaae5ae9680_0 .var "rep_base", 63 0;
v0xaaaae5ae9760_0 .net "rep_base_valid", 0 0, L_0xaaaae5b34360;  1 drivers
v0xaaaae5ae9820_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5ae98c0_0 .net "ub_in", 63 0, v0xaaaae5aeea60_0;  1 drivers
v0xaaaae5ae99a0_0 .var "ub_r", 63 0;
v0xaaaae5ae9a80_0 .var "ub_r_reg", 63 0;
E_0xaaaae5ae7330/0 .event edge, v0xaaaae5ae98c0_0, v0xaaaae5ae9680_0, v0xaaaae5ae8f70_0, v0xaaaae5ae9a80_0;
E_0xaaaae5ae7330/1 .event edge, v0xaaaae5ae7c00_0, v0xaaaae5ae7880_0, v0xaaaae5ae8c10_0;
E_0xaaaae5ae7330 .event/or E_0xaaaae5ae7330/0, E_0xaaaae5ae7330/1;
L_0xaaaae5b33ba0 .arith/mod 64, L_0xaaaae5b33850, L_0xffffa4676380;
L_0xaaaae5b33c40 .cmp/eq 64, L_0xaaaae5b33ba0, L_0xffffa46763c8;
L_0xaaaae5b33db0 .cmp/gt 64, L_0xaaaae5b33850, L_0xffffa4676410;
L_0xaaaae5b33fb0 .concat [ 32 32 0 0], v0xaaaae5ae8db0_0, L_0xffffa4676458;
L_0xaaaae5b34100 .arith/div 64, L_0xaaaae5b33850, L_0xffffa46764a0;
L_0xaaaae5b34220 .cmp/gt 64, L_0xaaaae5b33fb0, L_0xaaaae5b34100;
L_0xaaaae5b344b0 .cmp/eq 32, v0xaaaae5ae9400_0, L_0xffffa46764e8;
L_0xaaaae5b347a0 .functor MUXZ 64, L_0xffffa4676530, v0xaaaae5ae7a40_0, L_0xaaaae5b33ea0, C4<>;
S_0xaaaae5ae9c60 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaaae5ae6b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5ae9e10 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae5b34d60 .functor AND 1, L_0xaaaae5b34a20, L_0xaaaae5b34b60, C4<1>, C4<1>;
L_0xaaaae5b351f0 .functor AND 1, L_0xaaaae5b350b0, L_0xaaaae5b339c0, C4<1>, C4<1>;
L_0xaaaae5b353a0 .functor NOT 1, L_0xaaaae5b34d60, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b35460 .functor OR 1, L_0xaaaae5b352b0, L_0xaaaae5b353a0, C4<0>, C4<0>;
v0xaaaae5aea050_0 .var "BM", 63 0;
v0xaaaae5aea150_0 .var "BM_reg", 63 0;
v0xaaaae5aea230_0 .var "M", 63 0;
v0xaaaae5aea2f0_0 .var "M_reg", 63 0;
v0xaaaae5aea3d0_0 .var "N", 63 0;
v0xaaaae5aea500_0 .var "N_reg", 63 0;
v0xaaaae5aea5e0_0 .var "PS", 63 0;
v0xaaaae5aea6c0_0 .var "PS_reg", 63 0;
v0xaaaae5aea7a0_0 .var "S", 63 0;
v0xaaaae5aea880_0 .var "S_reg", 63 0;
L_0xffffa4676578 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aea960_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4676578;  1 drivers
v0xaaaae5aeaa40_0 .net *"_ivl_10", 0 0, L_0xaaaae5b34b60;  1 drivers
v0xaaaae5aeab00_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b34e70;  1 drivers
L_0xffffa4676650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aeabe0_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4676650;  1 drivers
L_0xffffa4676698 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aeacc0_0 .net/2u *"_ivl_18", 63 0, L_0xffffa4676698;  1 drivers
v0xaaaae5aeada0_0 .net *"_ivl_2", 63 0, L_0xaaaae5b34930;  1 drivers
v0xaaaae5aeae80_0 .net *"_ivl_20", 63 0, L_0xaaaae5b34f90;  1 drivers
v0xaaaae5aeaf60_0 .net *"_ivl_22", 0 0, L_0xaaaae5b350b0;  1 drivers
L_0xffffa46766e0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aeb020_0 .net/2u *"_ivl_26", 31 0, L_0xffffa46766e0;  1 drivers
v0xaaaae5aeb100_0 .net *"_ivl_28", 0 0, L_0xaaaae5b352b0;  1 drivers
v0xaaaae5aeb1c0_0 .net *"_ivl_30", 0 0, L_0xaaaae5b353a0;  1 drivers
L_0xffffa4676728 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aeb2a0_0 .net/2u *"_ivl_34", 63 0, L_0xffffa4676728;  1 drivers
L_0xffffa46765c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aeb380_0 .net/2u *"_ivl_4", 63 0, L_0xffffa46765c0;  1 drivers
v0xaaaae5aeb460_0 .net *"_ivl_6", 0 0, L_0xaaaae5b34a20;  1 drivers
L_0xffffa4676608 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5aeb520_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4676608;  1 drivers
v0xaaaae5aeb600_0 .net "block_size_in", 63 0, L_0xaaaae5b33850;  alias, 1 drivers
v0xaaaae5aeb6c0_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5aeb760_0 .net "cur_base_in", 63 0, v0xaaaae5aed8b0_0;  alias, 1 drivers
v0xaaaae5aeb830_0 .net "cur_base_valid", 0 0, L_0xaaaae5b339c0;  alias, 1 drivers
v0xaaaae5aeb900_0 .var/2u "k", 31 0;
v0xaaaae5aeb9a0_0 .var "lb_r", 63 0;
v0xaaaae5aeba80_0 .var "lb_r_reg", 63 0;
v0xaaaae5aebb60_0 .var/2u "pow_m", 31 0;
v0xaaaae5aebe50_0 .net "prim_en", 0 0, L_0xaaaae5b34d60;  1 drivers
v0xaaaae5aebf10_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5aebff0_0 .net "prim_sub_out", 63 0, L_0xaaaae5b355f0;  alias, 1 drivers
v0xaaaae5aec0d0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b35460;  alias, 1 drivers
v0xaaaae5aec190_0 .var "rep_base", 63 0;
v0xaaaae5aec270_0 .net "rep_base_valid", 0 0, L_0xaaaae5b351f0;  1 drivers
v0xaaaae5aec330_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5aec3d0_0 .net "ub_in", 63 0, v0xaaaae5aeea60_0;  alias, 1 drivers
v0xaaaae5aec4c0_0 .var "ub_r", 63 0;
v0xaaaae5aec580_0 .var "ub_r_reg", 63 0;
E_0xaaaae5ae9fd0/0 .event edge, v0xaaaae5ae98c0_0, v0xaaaae5aec190_0, v0xaaaae5aeba80_0, v0xaaaae5aec580_0;
E_0xaaaae5ae9fd0/1 .event edge, v0xaaaae5aea880_0, v0xaaaae5aea500_0, v0xaaaae5ae8c10_0;
E_0xaaaae5ae9fd0 .event/or E_0xaaaae5ae9fd0/0, E_0xaaaae5ae9fd0/1;
L_0xaaaae5b34930 .arith/mod 64, L_0xaaaae5b33850, L_0xffffa4676578;
L_0xaaaae5b34a20 .cmp/eq 64, L_0xaaaae5b34930, L_0xffffa46765c0;
L_0xaaaae5b34b60 .cmp/gt 64, L_0xaaaae5b33850, L_0xffffa4676608;
L_0xaaaae5b34e70 .concat [ 32 32 0 0], v0xaaaae5aeb900_0, L_0xffffa4676650;
L_0xaaaae5b34f90 .arith/div 64, L_0xaaaae5b33850, L_0xffffa4676698;
L_0xaaaae5b350b0 .cmp/gt 64, L_0xaaaae5b34e70, L_0xaaaae5b34f90;
L_0xaaaae5b352b0 .cmp/eq 32, v0xaaaae5aebf10_0, L_0xffffa46766e0;
L_0xaaaae5b355f0 .functor MUXZ 64, L_0xffffa4676728, v0xaaaae5aea6c0_0, L_0xaaaae5b34d60, C4<>;
S_0xaaaae5aeef10 .scope generate, "genblk1[6]" "genblk1[6]" 5 22, 5 22 0, S_0xaaaae5acd4d0;
 .timescale 0 0;
P_0xaaaae5aef160 .param/l "i" 0 5 22, +C4<0110>;
S_0xaaaae5aef240 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5aeef10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5aef420 .param/l "group_count_n" 0 6 46, +C4<0110>;
L_0xaaaae5b37fb0 .functor AND 1, L_0xaaaae5b36240, L_0xaaaae5b36da0, C4<1>, C4<1>;
L_0xaaaae5b38390 .functor AND 1, L_0xaaaae5b37fb0, L_0xaaaae5b37bf0, C4<1>, C4<1>;
v0xaaaae5af4d90_0 .var "M", 63 0;
v0xaaaae5af4e90_0 .var "M_reg", 63 0;
v0xaaaae5af4f70_0 .var "N", 63 0;
v0xaaaae5af5060_0 .var "N_reg", 63 0;
v0xaaaae5af5140_0 .var "S", 63 0;
v0xaaaae5af5220_0 .var "S_reg", 63 0;
L_0xffffa46767b8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af5300_0 .net/2u *"_ivl_0", 3 0, L_0xffffa46767b8;  1 drivers
L_0xffffa4676848 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af53e0_0 .net *"_ivl_11", 59 0, L_0xffffa4676848;  1 drivers
L_0xffffa4676890 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af54c0_0 .net/2u *"_ivl_12", 63 0, L_0xffffa4676890;  1 drivers
L_0xffffa46768d8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af55a0_0 .net/2u *"_ivl_16", 31 0, L_0xffffa46768d8;  1 drivers
v0xaaaae5af5680_0 .net *"_ivl_2", 3 0, L_0xaaaae5b35cc0;  1 drivers
L_0xffffa4676920 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af5760_0 .net/2u *"_ivl_20", 31 0, L_0xffffa4676920;  1 drivers
v0xaaaae5af5840_0 .net *"_ivl_24", 63 0, L_0xaaaae5b37f10;  1 drivers
v0xaaaae5af5920_0 .net *"_ivl_26", 63 0, L_0xaaaae5b38020;  1 drivers
L_0xffffa4676d58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af5a00_0 .net/2u *"_ivl_28", 63 0, L_0xffffa4676d58;  1 drivers
v0xaaaae5af5ae0_0 .net *"_ivl_32", 0 0, L_0xaaaae5b37fb0;  1 drivers
L_0xffffa4676800 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af5bc0_0 .net/2u *"_ivl_4", 3 0, L_0xffffa4676800;  1 drivers
v0xaaaae5af5ca0_0 .net *"_ivl_8", 63 0, L_0xaaaae5b35ef0;  1 drivers
v0xaaaae5af5d80_0 .net "block_size", 63 0, L_0xaaaae5b35fe0;  1 drivers
v0xaaaae5af5e40_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5af5ee0_0 .var "cur_base", 63 0;
v0xaaaae5af5ff0_0 .net "cur_base_valid", 0 0, L_0xaaaae5b36150;  1 drivers
v0xaaaae5af60e0_0 .net "group_count_out", 63 0, L_0xaaaae5b38160;  alias, 1 drivers
v0xaaaae5af61c0_0 .net "group_count_out_valid", 0 0, L_0xaaaae5b38390;  1 drivers
v0xaaaae5af6280_0 .net "group_en", 0 0, L_0xaaaae5b35db0;  1 drivers
v0xaaaae5af6340_0 .var/2u "k", 31 0;
v0xaaaae5af6420_0 .var "lb", 63 0;
v0xaaaae5af6500_0 .var "lb_reg", 63 0;
v0xaaaae5af65e0_0 .net "n_digs_in", 3 0, v0xaaaae5b196c0_0;  alias, 1 drivers
v0xaaaae5af66a0_0 .net "n_in", 63 0, v0xaaaae5b1b700_0;  alias, 1 drivers
v0xaaaae5af6760_0 .var/2u "pow_m", 31 0;
v0xaaaae5af6840_0 .net "prim_sub_out_1", 63 0, L_0xaaaae5b36f30;  1 drivers
v0xaaaae5af6900_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae5b36da0;  1 drivers
v0xaaaae5af6bb0_0 .net "prim_sub_out_2", 63 0, L_0xaaaae5b37d80;  1 drivers
v0xaaaae5af6c50_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae5b37bf0;  1 drivers
v0xaaaae5af6cf0_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5af6d90_0 .var "tmp_sum", 63 0;
v0xaaaae5af6e30_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae5af6ef0_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5af6fd0_0 .net "tmp_sum_valid", 0 0, L_0xaaaae5b36240;  1 drivers
v0xaaaae5af7090_0 .var "ub", 63 0;
v0xaaaae5af7150_0 .var "ub_cand_0", 63 0;
v0xaaaae5af7230_0 .var "ub_cand_1", 63 0;
v0xaaaae5af7310_0 .var "ub_reg", 63 0;
E_0xaaaae5aef5a0/0 .event edge, v0xaaaae5af6500_0, v0xaaaae5af7310_0, v0xaaaae5af5220_0, v0xaaaae5af5060_0;
E_0xaaaae5aef5a0/1 .event edge, v0xaaaae5af1210_0, v0xaaaae5af4e90_0;
E_0xaaaae5aef5a0 .event/or E_0xaaaae5aef5a0/0, E_0xaaaae5aef5a0/1;
E_0xaaaae5aef620 .event edge, v0xaaaae5af1090_0, v0xaaaae5ad4b20_0, v0xaaaae5af1210_0;
L_0xaaaae5b35cc0 .arith/mod 4, v0xaaaae5b196c0_0, L_0xffffa46767b8;
L_0xaaaae5b35db0 .cmp/eq 4, L_0xaaaae5b35cc0, L_0xffffa4676800;
L_0xaaaae5b35ef0 .concat [ 4 60 0 0], v0xaaaae5b196c0_0, L_0xffffa4676848;
L_0xaaaae5b35fe0 .arith/div 64, L_0xaaaae5b35ef0, L_0xffffa4676890;
L_0xaaaae5b36150 .cmp/gt 32, v0xaaaae5af6340_0, L_0xffffa46768d8;
L_0xaaaae5b36240 .cmp/eq 32, v0xaaaae5af6e30_0, L_0xffffa4676920;
L_0xaaaae5b37f10 .arith/sub 64, v0xaaaae5af6ef0_0, L_0xaaaae5b36f30;
L_0xaaaae5b38020 .arith/sub 64, L_0xaaaae5b37f10, L_0xaaaae5b37d80;
L_0xaaaae5b38160 .functor MUXZ 64, L_0xffffa4676d58, L_0xaaaae5b38020, L_0xaaaae5b35db0, C4<>;
S_0xaaaae5aef680 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5aef240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5aef880 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae5b36630 .functor AND 1, L_0xaaaae5b363d0, L_0xaaaae5b36540, C4<1>, C4<1>;
L_0xaaaae5b36af0 .functor AND 1, L_0xaaaae5b369b0, L_0xaaaae5b36150, C4<1>, C4<1>;
L_0xaaaae5b36ce0 .functor NOT 1, L_0xaaaae5b36630, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b36da0 .functor OR 1, L_0xaaaae5b36c40, L_0xaaaae5b36ce0, C4<0>, C4<0>;
v0xaaaae5aefae0_0 .var "BM", 63 0;
v0xaaaae5aefbe0_0 .var "BM_reg", 63 0;
v0xaaaae5aefcc0_0 .var "M", 63 0;
v0xaaaae5aefd80_0 .var "M_reg", 63 0;
v0xaaaae5aefe60_0 .var "N", 63 0;
v0xaaaae5aeff90_0 .var "N_reg", 63 0;
v0xaaaae5af0070_0 .var "PS", 63 0;
v0xaaaae5af0150_0 .var "PS_reg", 63 0;
v0xaaaae5af0230_0 .var "S", 63 0;
v0xaaaae5af0310_0 .var "S_reg", 63 0;
L_0xffffa4676968 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af03f0_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4676968;  1 drivers
v0xaaaae5af04d0_0 .net *"_ivl_10", 0 0, L_0xaaaae5b36540;  1 drivers
v0xaaaae5af0590_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b36740;  1 drivers
L_0xffffa4676a40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af0670_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4676a40;  1 drivers
L_0xffffa4676a88 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af0750_0 .net/2u *"_ivl_18", 63 0, L_0xffffa4676a88;  1 drivers
v0xaaaae5af0830_0 .net *"_ivl_2", 63 0, L_0xaaaae5b36330;  1 drivers
v0xaaaae5af0910_0 .net *"_ivl_20", 63 0, L_0xaaaae5b36890;  1 drivers
v0xaaaae5af09f0_0 .net *"_ivl_22", 0 0, L_0xaaaae5b369b0;  1 drivers
L_0xffffa4676ad0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af0ab0_0 .net/2u *"_ivl_26", 31 0, L_0xffffa4676ad0;  1 drivers
v0xaaaae5af0b90_0 .net *"_ivl_28", 0 0, L_0xaaaae5b36c40;  1 drivers
v0xaaaae5af0c50_0 .net *"_ivl_30", 0 0, L_0xaaaae5b36ce0;  1 drivers
L_0xffffa4676b18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af0d30_0 .net/2u *"_ivl_34", 63 0, L_0xffffa4676b18;  1 drivers
L_0xffffa46769b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af0e10_0 .net/2u *"_ivl_4", 63 0, L_0xffffa46769b0;  1 drivers
v0xaaaae5af0ef0_0 .net *"_ivl_6", 0 0, L_0xaaaae5b363d0;  1 drivers
L_0xffffa46769f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af0fb0_0 .net/2u *"_ivl_8", 63 0, L_0xffffa46769f8;  1 drivers
v0xaaaae5af1090_0 .net "block_size_in", 63 0, L_0xaaaae5b35fe0;  alias, 1 drivers
v0xaaaae5af1170_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5af1210_0 .net "cur_base_in", 63 0, v0xaaaae5af5ee0_0;  1 drivers
v0xaaaae5af12f0_0 .net "cur_base_valid", 0 0, L_0xaaaae5b36150;  alias, 1 drivers
v0xaaaae5af13b0_0 .var/2u "k", 31 0;
v0xaaaae5af1490_0 .var "lb_r", 63 0;
v0xaaaae5af1570_0 .var "lb_r_reg", 63 0;
v0xaaaae5af1650_0 .var/2u "pow_m", 31 0;
v0xaaaae5af1940_0 .net "prim_en", 0 0, L_0xaaaae5b36630;  1 drivers
v0xaaaae5af1a00_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5af1ae0_0 .net "prim_sub_out", 63 0, L_0xaaaae5b36f30;  alias, 1 drivers
v0xaaaae5af1bc0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b36da0;  alias, 1 drivers
v0xaaaae5af1c80_0 .var "rep_base", 63 0;
v0xaaaae5af1d60_0 .net "rep_base_valid", 0 0, L_0xaaaae5b36af0;  1 drivers
v0xaaaae5af1e20_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5af1ec0_0 .net "ub_in", 63 0, v0xaaaae5af7090_0;  1 drivers
v0xaaaae5af1fa0_0 .var "ub_r", 63 0;
v0xaaaae5af2080_0 .var "ub_r_reg", 63 0;
E_0xaaaae5aefa40/0 .event edge, v0xaaaae5af1ec0_0, v0xaaaae5af1c80_0, v0xaaaae5af1570_0, v0xaaaae5af2080_0;
E_0xaaaae5aefa40/1 .event edge, v0xaaaae5af0310_0, v0xaaaae5aeff90_0, v0xaaaae5af1210_0;
E_0xaaaae5aefa40 .event/or E_0xaaaae5aefa40/0, E_0xaaaae5aefa40/1;
L_0xaaaae5b36330 .arith/mod 64, L_0xaaaae5b35fe0, L_0xffffa4676968;
L_0xaaaae5b363d0 .cmp/eq 64, L_0xaaaae5b36330, L_0xffffa46769b0;
L_0xaaaae5b36540 .cmp/gt 64, L_0xaaaae5b35fe0, L_0xffffa46769f8;
L_0xaaaae5b36740 .concat [ 32 32 0 0], v0xaaaae5af13b0_0, L_0xffffa4676a40;
L_0xaaaae5b36890 .arith/div 64, L_0xaaaae5b35fe0, L_0xffffa4676a88;
L_0xaaaae5b369b0 .cmp/gt 64, L_0xaaaae5b36740, L_0xaaaae5b36890;
L_0xaaaae5b36c40 .cmp/eq 32, v0xaaaae5af1a00_0, L_0xffffa4676ad0;
L_0xaaaae5b36f30 .functor MUXZ 64, L_0xffffa4676b18, v0xaaaae5af0150_0, L_0xaaaae5b36630, C4<>;
S_0xaaaae5af2260 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaaae5aef240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5af2410 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae5b374f0 .functor AND 1, L_0xaaaae5b371b0, L_0xaaaae5b372f0, C4<1>, C4<1>;
L_0xaaaae5b37980 .functor AND 1, L_0xaaaae5b37840, L_0xaaaae5b36150, C4<1>, C4<1>;
L_0xaaaae5b37b30 .functor NOT 1, L_0xaaaae5b374f0, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b37bf0 .functor OR 1, L_0xaaaae5b37a40, L_0xaaaae5b37b30, C4<0>, C4<0>;
v0xaaaae5af2650_0 .var "BM", 63 0;
v0xaaaae5af2750_0 .var "BM_reg", 63 0;
v0xaaaae5af2830_0 .var "M", 63 0;
v0xaaaae5af2920_0 .var "M_reg", 63 0;
v0xaaaae5af2a00_0 .var "N", 63 0;
v0xaaaae5af2b30_0 .var "N_reg", 63 0;
v0xaaaae5af2c10_0 .var "PS", 63 0;
v0xaaaae5af2cf0_0 .var "PS_reg", 63 0;
v0xaaaae5af2dd0_0 .var "S", 63 0;
v0xaaaae5af2eb0_0 .var "S_reg", 63 0;
L_0xffffa4676b60 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af2f90_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4676b60;  1 drivers
v0xaaaae5af3070_0 .net *"_ivl_10", 0 0, L_0xaaaae5b372f0;  1 drivers
v0xaaaae5af3130_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b37600;  1 drivers
L_0xffffa4676c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af3210_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4676c38;  1 drivers
L_0xffffa4676c80 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af32f0_0 .net/2u *"_ivl_18", 63 0, L_0xffffa4676c80;  1 drivers
v0xaaaae5af33d0_0 .net *"_ivl_2", 63 0, L_0xaaaae5b370c0;  1 drivers
v0xaaaae5af34b0_0 .net *"_ivl_20", 63 0, L_0xaaaae5b37720;  1 drivers
v0xaaaae5af3590_0 .net *"_ivl_22", 0 0, L_0xaaaae5b37840;  1 drivers
L_0xffffa4676cc8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af3650_0 .net/2u *"_ivl_26", 31 0, L_0xffffa4676cc8;  1 drivers
v0xaaaae5af3730_0 .net *"_ivl_28", 0 0, L_0xaaaae5b37a40;  1 drivers
v0xaaaae5af37f0_0 .net *"_ivl_30", 0 0, L_0xaaaae5b37b30;  1 drivers
L_0xffffa4676d10 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af38d0_0 .net/2u *"_ivl_34", 63 0, L_0xffffa4676d10;  1 drivers
L_0xffffa4676ba8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af39b0_0 .net/2u *"_ivl_4", 63 0, L_0xffffa4676ba8;  1 drivers
v0xaaaae5af3a90_0 .net *"_ivl_6", 0 0, L_0xaaaae5b371b0;  1 drivers
L_0xffffa4676bf0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af3b50_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4676bf0;  1 drivers
v0xaaaae5af3c30_0 .net "block_size_in", 63 0, L_0xaaaae5b35fe0;  alias, 1 drivers
v0xaaaae5af3cf0_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5af3d90_0 .net "cur_base_in", 63 0, v0xaaaae5af5ee0_0;  alias, 1 drivers
v0xaaaae5af3e60_0 .net "cur_base_valid", 0 0, L_0xaaaae5b36150;  alias, 1 drivers
v0xaaaae5af3f30_0 .var/2u "k", 31 0;
v0xaaaae5af3fd0_0 .var "lb_r", 63 0;
v0xaaaae5af40b0_0 .var "lb_r_reg", 63 0;
v0xaaaae5af4190_0 .var/2u "pow_m", 31 0;
v0xaaaae5af4480_0 .net "prim_en", 0 0, L_0xaaaae5b374f0;  1 drivers
v0xaaaae5af4540_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5af4620_0 .net "prim_sub_out", 63 0, L_0xaaaae5b37d80;  alias, 1 drivers
v0xaaaae5af4700_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b37bf0;  alias, 1 drivers
v0xaaaae5af47c0_0 .var "rep_base", 63 0;
v0xaaaae5af48a0_0 .net "rep_base_valid", 0 0, L_0xaaaae5b37980;  1 drivers
v0xaaaae5af4960_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5af4a00_0 .net "ub_in", 63 0, v0xaaaae5af7090_0;  alias, 1 drivers
v0xaaaae5af4af0_0 .var "ub_r", 63 0;
v0xaaaae5af4bb0_0 .var "ub_r_reg", 63 0;
E_0xaaaae5af25d0/0 .event edge, v0xaaaae5af1ec0_0, v0xaaaae5af47c0_0, v0xaaaae5af40b0_0, v0xaaaae5af4bb0_0;
E_0xaaaae5af25d0/1 .event edge, v0xaaaae5af2eb0_0, v0xaaaae5af2b30_0, v0xaaaae5af1210_0;
E_0xaaaae5af25d0 .event/or E_0xaaaae5af25d0/0, E_0xaaaae5af25d0/1;
L_0xaaaae5b370c0 .arith/mod 64, L_0xaaaae5b35fe0, L_0xffffa4676b60;
L_0xaaaae5b371b0 .cmp/eq 64, L_0xaaaae5b370c0, L_0xffffa4676ba8;
L_0xaaaae5b372f0 .cmp/gt 64, L_0xaaaae5b35fe0, L_0xffffa4676bf0;
L_0xaaaae5b37600 .concat [ 32 32 0 0], v0xaaaae5af3f30_0, L_0xffffa4676c38;
L_0xaaaae5b37720 .arith/div 64, L_0xaaaae5b35fe0, L_0xffffa4676c80;
L_0xaaaae5b37840 .cmp/gt 64, L_0xaaaae5b37600, L_0xaaaae5b37720;
L_0xaaaae5b37a40 .cmp/eq 32, v0xaaaae5af4540_0, L_0xffffa4676cc8;
L_0xaaaae5b37d80 .functor MUXZ 64, L_0xffffa4676d10, v0xaaaae5af2cf0_0, L_0xaaaae5b374f0, C4<>;
S_0xaaaae5af74f0 .scope generate, "genblk1[7]" "genblk1[7]" 5 22, 5 22 0, S_0xaaaae5acd4d0;
 .timescale 0 0;
P_0xaaaae5af76a0 .param/l "i" 0 5 22, +C4<0111>;
S_0xaaaae5af7780 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5af74f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5af7960 .param/l "group_count_n" 0 6 46, +C4<0111>;
L_0xaaaae5b3a740 .functor AND 1, L_0xaaaae5b389d0, L_0xaaaae5b39530, C4<1>, C4<1>;
L_0xaaaae5b3ab20 .functor AND 1, L_0xaaaae5b3a740, L_0xaaaae5b3a380, C4<1>, C4<1>;
v0xaaaae5afd720_0 .var "M", 63 0;
v0xaaaae5afd820_0 .var "M_reg", 63 0;
v0xaaaae5afd900_0 .var "N", 63 0;
v0xaaaae5afd9f0_0 .var "N_reg", 63 0;
v0xaaaae5afdad0_0 .var "S", 63 0;
v0xaaaae5afdbb0_0 .var "S_reg", 63 0;
L_0xffffa4676da0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afdc90_0 .net/2u *"_ivl_0", 3 0, L_0xffffa4676da0;  1 drivers
L_0xffffa4676e30 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afdd70_0 .net *"_ivl_11", 59 0, L_0xffffa4676e30;  1 drivers
L_0xffffa4676e78 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afde50_0 .net/2u *"_ivl_12", 63 0, L_0xffffa4676e78;  1 drivers
L_0xffffa4676ec0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afdf30_0 .net/2u *"_ivl_16", 31 0, L_0xffffa4676ec0;  1 drivers
v0xaaaae5afe010_0 .net *"_ivl_2", 3 0, L_0xaaaae5b38450;  1 drivers
L_0xffffa4676f08 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afe0f0_0 .net/2u *"_ivl_20", 31 0, L_0xffffa4676f08;  1 drivers
v0xaaaae5afe1d0_0 .net *"_ivl_24", 63 0, L_0xaaaae5b3a6a0;  1 drivers
v0xaaaae5afe2b0_0 .net *"_ivl_26", 63 0, L_0xaaaae5b3a7b0;  1 drivers
L_0xffffa4677340 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afe390_0 .net/2u *"_ivl_28", 63 0, L_0xffffa4677340;  1 drivers
v0xaaaae5afe470_0 .net *"_ivl_32", 0 0, L_0xaaaae5b3a740;  1 drivers
L_0xffffa4676de8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afe550_0 .net/2u *"_ivl_4", 3 0, L_0xffffa4676de8;  1 drivers
v0xaaaae5afe630_0 .net *"_ivl_8", 63 0, L_0xaaaae5b38680;  1 drivers
v0xaaaae5afe710_0 .net "block_size", 63 0, L_0xaaaae5b38770;  1 drivers
v0xaaaae5afe7d0_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5afe870_0 .var "cur_base", 63 0;
v0xaaaae5afe980_0 .net "cur_base_valid", 0 0, L_0xaaaae5b388e0;  1 drivers
v0xaaaae5afea70_0 .net "group_count_out", 63 0, L_0xaaaae5b3a8f0;  alias, 1 drivers
v0xaaaae5afeb50_0 .net "group_count_out_valid", 0 0, L_0xaaaae5b3ab20;  1 drivers
v0xaaaae5afec10_0 .net "group_en", 0 0, L_0xaaaae5b38540;  1 drivers
v0xaaaae5afecd0_0 .var/2u "k", 31 0;
v0xaaaae5afedb0_0 .var "lb", 63 0;
v0xaaaae5afee90_0 .var "lb_reg", 63 0;
v0xaaaae5afef70_0 .net "n_digs_in", 3 0, v0xaaaae5b196c0_0;  alias, 1 drivers
v0xaaaae5aff030_0 .net "n_in", 63 0, v0xaaaae5b1b700_0;  alias, 1 drivers
v0xaaaae5aff0f0_0 .var/2u "pow_m", 31 0;
v0xaaaae5aff1d0_0 .net "prim_sub_out_1", 63 0, L_0xaaaae5b396c0;  1 drivers
v0xaaaae5aff290_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae5b39530;  1 drivers
v0xaaaae5aff540_0 .net "prim_sub_out_2", 63 0, L_0xaaaae5b3a510;  1 drivers
v0xaaaae5aff5e0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae5b3a380;  1 drivers
v0xaaaae5aff680_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5aff720_0 .var "tmp_sum", 63 0;
v0xaaaae5aff7c0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae5aff880_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5aff960_0 .net "tmp_sum_valid", 0 0, L_0xaaaae5b389d0;  1 drivers
v0xaaaae5affa20_0 .var "ub", 63 0;
v0xaaaae5affb30_0 .var "ub_cand_0", 63 0;
v0xaaaae5affc10_0 .var "ub_cand_1", 63 0;
v0xaaaae5affcf0_0 .var "ub_reg", 63 0;
E_0xaaaae5af7ae0/0 .event edge, v0xaaaae5afee90_0, v0xaaaae5affcf0_0, v0xaaaae5afdbb0_0, v0xaaaae5afd9f0_0;
E_0xaaaae5af7ae0/1 .event edge, v0xaaaae5af9780_0, v0xaaaae5afd820_0;
E_0xaaaae5af7ae0 .event/or E_0xaaaae5af7ae0/0, E_0xaaaae5af7ae0/1;
E_0xaaaae5af7b60 .event edge, v0xaaaae5af9600_0, v0xaaaae5ad4b20_0, v0xaaaae5af9780_0;
L_0xaaaae5b38450 .arith/mod 4, v0xaaaae5b196c0_0, L_0xffffa4676da0;
L_0xaaaae5b38540 .cmp/eq 4, L_0xaaaae5b38450, L_0xffffa4676de8;
L_0xaaaae5b38680 .concat [ 4 60 0 0], v0xaaaae5b196c0_0, L_0xffffa4676e30;
L_0xaaaae5b38770 .arith/div 64, L_0xaaaae5b38680, L_0xffffa4676e78;
L_0xaaaae5b388e0 .cmp/gt 32, v0xaaaae5afecd0_0, L_0xffffa4676ec0;
L_0xaaaae5b389d0 .cmp/eq 32, v0xaaaae5aff7c0_0, L_0xffffa4676f08;
L_0xaaaae5b3a6a0 .arith/sub 64, v0xaaaae5aff880_0, L_0xaaaae5b396c0;
L_0xaaaae5b3a7b0 .arith/sub 64, L_0xaaaae5b3a6a0, L_0xaaaae5b3a510;
L_0xaaaae5b3a8f0 .functor MUXZ 64, L_0xffffa4677340, L_0xaaaae5b3a7b0, L_0xaaaae5b38540, C4<>;
S_0xaaaae5af7bc0 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5af7780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5af7dc0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae5b38dc0 .functor AND 1, L_0xaaaae5b38b60, L_0xaaaae5b38cd0, C4<1>, C4<1>;
L_0xaaaae5b39280 .functor AND 1, L_0xaaaae5b39140, L_0xaaaae5b388e0, C4<1>, C4<1>;
L_0xaaaae5b39470 .functor NOT 1, L_0xaaaae5b38dc0, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b39530 .functor OR 1, L_0xaaaae5b393d0, L_0xaaaae5b39470, C4<0>, C4<0>;
v0xaaaae5af8020_0 .var "BM", 63 0;
v0xaaaae5af8120_0 .var "BM_reg", 63 0;
v0xaaaae5af8200_0 .var "M", 63 0;
v0xaaaae5af82f0_0 .var "M_reg", 63 0;
v0xaaaae5af83d0_0 .var "N", 63 0;
v0xaaaae5af8500_0 .var "N_reg", 63 0;
v0xaaaae5af85e0_0 .var "PS", 63 0;
v0xaaaae5af86c0_0 .var "PS_reg", 63 0;
v0xaaaae5af87a0_0 .var "S", 63 0;
v0xaaaae5af8880_0 .var "S_reg", 63 0;
L_0xffffa4676f50 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af8960_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4676f50;  1 drivers
v0xaaaae5af8a40_0 .net *"_ivl_10", 0 0, L_0xaaaae5b38cd0;  1 drivers
v0xaaaae5af8b00_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b38ed0;  1 drivers
L_0xffffa4677028 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af8be0_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4677028;  1 drivers
L_0xffffa4677070 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af8cc0_0 .net/2u *"_ivl_18", 63 0, L_0xffffa4677070;  1 drivers
v0xaaaae5af8da0_0 .net *"_ivl_2", 63 0, L_0xaaaae5b38ac0;  1 drivers
v0xaaaae5af8e80_0 .net *"_ivl_20", 63 0, L_0xaaaae5b39020;  1 drivers
v0xaaaae5af8f60_0 .net *"_ivl_22", 0 0, L_0xaaaae5b39140;  1 drivers
L_0xffffa46770b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af9020_0 .net/2u *"_ivl_26", 31 0, L_0xffffa46770b8;  1 drivers
v0xaaaae5af9100_0 .net *"_ivl_28", 0 0, L_0xaaaae5b393d0;  1 drivers
v0xaaaae5af91c0_0 .net *"_ivl_30", 0 0, L_0xaaaae5b39470;  1 drivers
L_0xffffa4677100 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af92a0_0 .net/2u *"_ivl_34", 63 0, L_0xffffa4677100;  1 drivers
L_0xffffa4676f98 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af9380_0 .net/2u *"_ivl_4", 63 0, L_0xffffa4676f98;  1 drivers
v0xaaaae5af9460_0 .net *"_ivl_6", 0 0, L_0xaaaae5b38b60;  1 drivers
L_0xffffa4676fe0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5af9520_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4676fe0;  1 drivers
v0xaaaae5af9600_0 .net "block_size_in", 63 0, L_0xaaaae5b38770;  alias, 1 drivers
v0xaaaae5af96e0_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5af9780_0 .net "cur_base_in", 63 0, v0xaaaae5afe870_0;  1 drivers
v0xaaaae5af9860_0 .net "cur_base_valid", 0 0, L_0xaaaae5b388e0;  alias, 1 drivers
v0xaaaae5af9920_0 .var/2u "k", 31 0;
v0xaaaae5af9a00_0 .var "lb_r", 63 0;
v0xaaaae5af9ae0_0 .var "lb_r_reg", 63 0;
v0xaaaae5af9bc0_0 .var/2u "pow_m", 31 0;
v0xaaaae5af9eb0_0 .net "prim_en", 0 0, L_0xaaaae5b38dc0;  1 drivers
v0xaaaae5af9f70_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5afa050_0 .net "prim_sub_out", 63 0, L_0xaaaae5b396c0;  alias, 1 drivers
v0xaaaae5afa130_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b39530;  alias, 1 drivers
v0xaaaae5afa1f0_0 .var "rep_base", 63 0;
v0xaaaae5afa2d0_0 .net "rep_base_valid", 0 0, L_0xaaaae5b39280;  1 drivers
v0xaaaae5afa390_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5afa430_0 .net "ub_in", 63 0, v0xaaaae5affa20_0;  1 drivers
v0xaaaae5afa510_0 .var "ub_r", 63 0;
v0xaaaae5afa5f0_0 .var "ub_r_reg", 63 0;
E_0xaaaae5af7f80/0 .event edge, v0xaaaae5afa430_0, v0xaaaae5afa1f0_0, v0xaaaae5af9ae0_0, v0xaaaae5afa5f0_0;
E_0xaaaae5af7f80/1 .event edge, v0xaaaae5af8880_0, v0xaaaae5af8500_0, v0xaaaae5af9780_0;
E_0xaaaae5af7f80 .event/or E_0xaaaae5af7f80/0, E_0xaaaae5af7f80/1;
L_0xaaaae5b38ac0 .arith/mod 64, L_0xaaaae5b38770, L_0xffffa4676f50;
L_0xaaaae5b38b60 .cmp/eq 64, L_0xaaaae5b38ac0, L_0xffffa4676f98;
L_0xaaaae5b38cd0 .cmp/gt 64, L_0xaaaae5b38770, L_0xffffa4676fe0;
L_0xaaaae5b38ed0 .concat [ 32 32 0 0], v0xaaaae5af9920_0, L_0xffffa4677028;
L_0xaaaae5b39020 .arith/div 64, L_0xaaaae5b38770, L_0xffffa4677070;
L_0xaaaae5b39140 .cmp/gt 64, L_0xaaaae5b38ed0, L_0xaaaae5b39020;
L_0xaaaae5b393d0 .cmp/eq 32, v0xaaaae5af9f70_0, L_0xffffa46770b8;
L_0xaaaae5b396c0 .functor MUXZ 64, L_0xffffa4677100, v0xaaaae5af86c0_0, L_0xaaaae5b38dc0, C4<>;
S_0xaaaae5afa7d0 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaaae5af7780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5afa980 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae5b39c80 .functor AND 1, L_0xaaaae5b39940, L_0xaaaae5b39a80, C4<1>, C4<1>;
L_0xaaaae5b3a110 .functor AND 1, L_0xaaaae5b39fd0, L_0xaaaae5b388e0, C4<1>, C4<1>;
L_0xaaaae5b3a2c0 .functor NOT 1, L_0xaaaae5b39c80, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b3a380 .functor OR 1, L_0xaaaae5b3a1d0, L_0xaaaae5b3a2c0, C4<0>, C4<0>;
v0xaaaae5afabc0_0 .var "BM", 63 0;
v0xaaaae5afacc0_0 .var "BM_reg", 63 0;
v0xaaaae5afada0_0 .var "M", 63 0;
v0xaaaae5afae90_0 .var "M_reg", 63 0;
v0xaaaae5afaf70_0 .var "N", 63 0;
v0xaaaae5afb0a0_0 .var "N_reg", 63 0;
v0xaaaae5afb180_0 .var "PS", 63 0;
v0xaaaae5afb260_0 .var "PS_reg", 63 0;
v0xaaaae5afb340_0 .var "S", 63 0;
v0xaaaae5afb420_0 .var "S_reg", 63 0;
L_0xffffa4677148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afb500_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4677148;  1 drivers
v0xaaaae5afb5e0_0 .net *"_ivl_10", 0 0, L_0xaaaae5b39a80;  1 drivers
v0xaaaae5afb6a0_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b39d90;  1 drivers
L_0xffffa4677220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afb780_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4677220;  1 drivers
L_0xffffa4677268 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afb860_0 .net/2u *"_ivl_18", 63 0, L_0xffffa4677268;  1 drivers
v0xaaaae5afb940_0 .net *"_ivl_2", 63 0, L_0xaaaae5b39850;  1 drivers
v0xaaaae5afba20_0 .net *"_ivl_20", 63 0, L_0xaaaae5b39eb0;  1 drivers
v0xaaaae5afbb00_0 .net *"_ivl_22", 0 0, L_0xaaaae5b39fd0;  1 drivers
L_0xffffa46772b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afbbc0_0 .net/2u *"_ivl_26", 31 0, L_0xffffa46772b0;  1 drivers
v0xaaaae5afbca0_0 .net *"_ivl_28", 0 0, L_0xaaaae5b3a1d0;  1 drivers
v0xaaaae5afbd60_0 .net *"_ivl_30", 0 0, L_0xaaaae5b3a2c0;  1 drivers
L_0xffffa46772f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afbe40_0 .net/2u *"_ivl_34", 63 0, L_0xffffa46772f8;  1 drivers
L_0xffffa4677190 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afbf20_0 .net/2u *"_ivl_4", 63 0, L_0xffffa4677190;  1 drivers
v0xaaaae5afc000_0 .net *"_ivl_6", 0 0, L_0xaaaae5b39940;  1 drivers
L_0xffffa46771d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5afc0c0_0 .net/2u *"_ivl_8", 63 0, L_0xffffa46771d8;  1 drivers
v0xaaaae5afc1a0_0 .net "block_size_in", 63 0, L_0xaaaae5b38770;  alias, 1 drivers
v0xaaaae5afc260_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5afc510_0 .net "cur_base_in", 63 0, v0xaaaae5afe870_0;  alias, 1 drivers
v0xaaaae5afc5e0_0 .net "cur_base_valid", 0 0, L_0xaaaae5b388e0;  alias, 1 drivers
v0xaaaae5afc6b0_0 .var/2u "k", 31 0;
v0xaaaae5afc750_0 .var "lb_r", 63 0;
v0xaaaae5afc830_0 .var "lb_r_reg", 63 0;
v0xaaaae5afc910_0 .var/2u "pow_m", 31 0;
v0xaaaae5afcc00_0 .net "prim_en", 0 0, L_0xaaaae5b39c80;  1 drivers
v0xaaaae5afccc0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5afcda0_0 .net "prim_sub_out", 63 0, L_0xaaaae5b3a510;  alias, 1 drivers
v0xaaaae5afce80_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b3a380;  alias, 1 drivers
v0xaaaae5afcf40_0 .var "rep_base", 63 0;
v0xaaaae5afd020_0 .net "rep_base_valid", 0 0, L_0xaaaae5b3a110;  1 drivers
v0xaaaae5afd0e0_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5afd390_0 .net "ub_in", 63 0, v0xaaaae5affa20_0;  alias, 1 drivers
v0xaaaae5afd480_0 .var "ub_r", 63 0;
v0xaaaae5afd540_0 .var "ub_r_reg", 63 0;
E_0xaaaae5afab40/0 .event edge, v0xaaaae5afa430_0, v0xaaaae5afcf40_0, v0xaaaae5afc830_0, v0xaaaae5afd540_0;
E_0xaaaae5afab40/1 .event edge, v0xaaaae5afb420_0, v0xaaaae5afb0a0_0, v0xaaaae5af9780_0;
E_0xaaaae5afab40 .event/or E_0xaaaae5afab40/0, E_0xaaaae5afab40/1;
L_0xaaaae5b39850 .arith/mod 64, L_0xaaaae5b38770, L_0xffffa4677148;
L_0xaaaae5b39940 .cmp/eq 64, L_0xaaaae5b39850, L_0xffffa4677190;
L_0xaaaae5b39a80 .cmp/gt 64, L_0xaaaae5b38770, L_0xffffa46771d8;
L_0xaaaae5b39d90 .concat [ 32 32 0 0], v0xaaaae5afc6b0_0, L_0xffffa4677220;
L_0xaaaae5b39eb0 .arith/div 64, L_0xaaaae5b38770, L_0xffffa4677268;
L_0xaaaae5b39fd0 .cmp/gt 64, L_0xaaaae5b39d90, L_0xaaaae5b39eb0;
L_0xaaaae5b3a1d0 .cmp/eq 32, v0xaaaae5afccc0_0, L_0xffffa46772b0;
L_0xaaaae5b3a510 .functor MUXZ 64, L_0xffffa46772f8, v0xaaaae5afb260_0, L_0xaaaae5b39c80, C4<>;
S_0xaaaae5affed0 .scope generate, "genblk1[8]" "genblk1[8]" 5 22, 5 22 0, S_0xaaaae5acd4d0;
 .timescale 0 0;
P_0xaaaae5b000d0 .param/l "i" 0 5 22, +C4<01000>;
S_0xaaaae5b001b0 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5affed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5b00390 .param/l "group_count_n" 0 6 46, +C4<1000>;
L_0xaaaae5b3d6e0 .functor AND 1, L_0xaaaae5b3b940, L_0xaaaae5b3c4d0, C4<1>, C4<1>;
L_0xaaaae5b3dac0 .functor AND 1, L_0xaaaae5b3d6e0, L_0xaaaae5b3d320, C4<1>, C4<1>;
v0xaaaae5b05d30_0 .var "M", 63 0;
v0xaaaae5b05e30_0 .var "M_reg", 63 0;
v0xaaaae5b05f10_0 .var "N", 63 0;
v0xaaaae5b06000_0 .var "N_reg", 63 0;
v0xaaaae5b060e0_0 .var "S", 63 0;
v0xaaaae5b061c0_0 .var "S_reg", 63 0;
L_0xffffa4677388 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b062a0_0 .net/2u *"_ivl_0", 3 0, L_0xffffa4677388;  1 drivers
L_0xffffa4677418 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b06380_0 .net *"_ivl_11", 59 0, L_0xffffa4677418;  1 drivers
L_0xffffa4677460 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b06460_0 .net/2u *"_ivl_12", 63 0, L_0xffffa4677460;  1 drivers
L_0xffffa46774a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b06540_0 .net/2u *"_ivl_16", 31 0, L_0xffffa46774a8;  1 drivers
v0xaaaae5b06620_0 .net *"_ivl_2", 3 0, L_0xaaaae5b3abe0;  1 drivers
L_0xffffa46774f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b06700_0 .net/2u *"_ivl_20", 31 0, L_0xffffa46774f0;  1 drivers
v0xaaaae5b067e0_0 .net *"_ivl_24", 63 0, L_0xaaaae5b3d640;  1 drivers
v0xaaaae5b068c0_0 .net *"_ivl_26", 63 0, L_0xaaaae5b3d750;  1 drivers
L_0xffffa4677928 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b069a0_0 .net/2u *"_ivl_28", 63 0, L_0xffffa4677928;  1 drivers
v0xaaaae5b06a80_0 .net *"_ivl_32", 0 0, L_0xaaaae5b3d6e0;  1 drivers
L_0xffffa46773d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b06b60_0 .net/2u *"_ivl_4", 3 0, L_0xffffa46773d0;  1 drivers
v0xaaaae5b06c40_0 .net *"_ivl_8", 63 0, L_0xaaaae5b3ae10;  1 drivers
v0xaaaae5b06d20_0 .net "block_size", 63 0, L_0xaaaae5b3b710;  1 drivers
v0xaaaae5b06de0_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5b06e80_0 .var "cur_base", 63 0;
v0xaaaae5b06f90_0 .net "cur_base_valid", 0 0, L_0xaaaae5b3b850;  1 drivers
v0xaaaae5b07080_0 .net "group_count_out", 63 0, L_0xaaaae5b3d890;  alias, 1 drivers
v0xaaaae5b07160_0 .net "group_count_out_valid", 0 0, L_0xaaaae5b3dac0;  1 drivers
v0xaaaae5b07220_0 .net "group_en", 0 0, L_0xaaaae5b3acd0;  1 drivers
v0xaaaae5b072e0_0 .var/2u "k", 31 0;
v0xaaaae5b073c0_0 .var "lb", 63 0;
v0xaaaae5b074a0_0 .var "lb_reg", 63 0;
v0xaaaae5b07580_0 .net "n_digs_in", 3 0, v0xaaaae5b196c0_0;  alias, 1 drivers
v0xaaaae5b07640_0 .net "n_in", 63 0, v0xaaaae5b1b700_0;  alias, 1 drivers
v0xaaaae5b07700_0 .var/2u "pow_m", 31 0;
v0xaaaae5b077e0_0 .net "prim_sub_out_1", 63 0, L_0xaaaae5b3c660;  1 drivers
v0xaaaae5b078a0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae5b3c4d0;  1 drivers
v0xaaaae5b07b50_0 .net "prim_sub_out_2", 63 0, L_0xaaaae5b3d4b0;  1 drivers
v0xaaaae5b07bf0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae5b3d320;  1 drivers
v0xaaaae5b07c90_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5b07d30_0 .var "tmp_sum", 63 0;
v0xaaaae5b07dd0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae5b07e90_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5b07f70_0 .net "tmp_sum_valid", 0 0, L_0xaaaae5b3b940;  1 drivers
v0xaaaae5b08030_0 .var "ub", 63 0;
v0xaaaae5b08140_0 .var "ub_cand_0", 63 0;
v0xaaaae5b08220_0 .var "ub_cand_1", 63 0;
v0xaaaae5b08300_0 .var "ub_reg", 63 0;
E_0xaaaae5b00510/0 .event edge, v0xaaaae5b074a0_0, v0xaaaae5b08300_0, v0xaaaae5b061c0_0, v0xaaaae5b06000_0;
E_0xaaaae5b00510/1 .event edge, v0xaaaae5b021b0_0, v0xaaaae5b05e30_0;
E_0xaaaae5b00510 .event/or E_0xaaaae5b00510/0, E_0xaaaae5b00510/1;
E_0xaaaae5b00590 .event edge, v0xaaaae5b02030_0, v0xaaaae5ad4b20_0, v0xaaaae5b021b0_0;
L_0xaaaae5b3abe0 .arith/mod 4, v0xaaaae5b196c0_0, L_0xffffa4677388;
L_0xaaaae5b3acd0 .cmp/eq 4, L_0xaaaae5b3abe0, L_0xffffa46773d0;
L_0xaaaae5b3ae10 .concat [ 4 60 0 0], v0xaaaae5b196c0_0, L_0xffffa4677418;
L_0xaaaae5b3b710 .arith/div 64, L_0xaaaae5b3ae10, L_0xffffa4677460;
L_0xaaaae5b3b850 .cmp/gt 32, v0xaaaae5b072e0_0, L_0xffffa46774a8;
L_0xaaaae5b3b940 .cmp/eq 32, v0xaaaae5b07dd0_0, L_0xffffa46774f0;
L_0xaaaae5b3d640 .arith/sub 64, v0xaaaae5b07e90_0, L_0xaaaae5b3c660;
L_0xaaaae5b3d750 .arith/sub 64, L_0xaaaae5b3d640, L_0xaaaae5b3d4b0;
L_0xaaaae5b3d890 .functor MUXZ 64, L_0xffffa4677928, L_0xaaaae5b3d750, L_0xaaaae5b3acd0, C4<>;
S_0xaaaae5b005f0 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5b001b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5b007f0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae5b3bd60 .functor AND 1, L_0xaaaae5b3bad0, L_0xaaaae5b3bc40, C4<1>, C4<1>;
L_0xaaaae5b3c220 .functor AND 1, L_0xaaaae5b3c0e0, L_0xaaaae5b3b850, C4<1>, C4<1>;
L_0xaaaae5b3c410 .functor NOT 1, L_0xaaaae5b3bd60, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b3c4d0 .functor OR 1, L_0xaaaae5b3c370, L_0xaaaae5b3c410, C4<0>, C4<0>;
v0xaaaae5b00a50_0 .var "BM", 63 0;
v0xaaaae5b00b50_0 .var "BM_reg", 63 0;
v0xaaaae5b00c30_0 .var "M", 63 0;
v0xaaaae5b00d20_0 .var "M_reg", 63 0;
v0xaaaae5b00e00_0 .var "N", 63 0;
v0xaaaae5b00f30_0 .var "N_reg", 63 0;
v0xaaaae5b01010_0 .var "PS", 63 0;
v0xaaaae5b010f0_0 .var "PS_reg", 63 0;
v0xaaaae5b011d0_0 .var "S", 63 0;
v0xaaaae5b012b0_0 .var "S_reg", 63 0;
L_0xffffa4677538 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b01390_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4677538;  1 drivers
v0xaaaae5b01470_0 .net *"_ivl_10", 0 0, L_0xaaaae5b3bc40;  1 drivers
v0xaaaae5b01530_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b3be70;  1 drivers
L_0xffffa4677610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b01610_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4677610;  1 drivers
L_0xffffa4677658 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b016f0_0 .net/2u *"_ivl_18", 63 0, L_0xffffa4677658;  1 drivers
v0xaaaae5b017d0_0 .net *"_ivl_2", 63 0, L_0xaaaae5b3ba30;  1 drivers
v0xaaaae5b018b0_0 .net *"_ivl_20", 63 0, L_0xaaaae5b3bfc0;  1 drivers
v0xaaaae5b01990_0 .net *"_ivl_22", 0 0, L_0xaaaae5b3c0e0;  1 drivers
L_0xffffa46776a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b01a50_0 .net/2u *"_ivl_26", 31 0, L_0xffffa46776a0;  1 drivers
v0xaaaae5b01b30_0 .net *"_ivl_28", 0 0, L_0xaaaae5b3c370;  1 drivers
v0xaaaae5b01bf0_0 .net *"_ivl_30", 0 0, L_0xaaaae5b3c410;  1 drivers
L_0xffffa46776e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b01cd0_0 .net/2u *"_ivl_34", 63 0, L_0xffffa46776e8;  1 drivers
L_0xffffa4677580 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b01db0_0 .net/2u *"_ivl_4", 63 0, L_0xffffa4677580;  1 drivers
v0xaaaae5b01e90_0 .net *"_ivl_6", 0 0, L_0xaaaae5b3bad0;  1 drivers
L_0xffffa46775c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b01f50_0 .net/2u *"_ivl_8", 63 0, L_0xffffa46775c8;  1 drivers
v0xaaaae5b02030_0 .net "block_size_in", 63 0, L_0xaaaae5b3b710;  alias, 1 drivers
v0xaaaae5b02110_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5b021b0_0 .net "cur_base_in", 63 0, v0xaaaae5b06e80_0;  1 drivers
v0xaaaae5b02290_0 .net "cur_base_valid", 0 0, L_0xaaaae5b3b850;  alias, 1 drivers
v0xaaaae5b02350_0 .var/2u "k", 31 0;
v0xaaaae5b02430_0 .var "lb_r", 63 0;
v0xaaaae5b02510_0 .var "lb_r_reg", 63 0;
v0xaaaae5b025f0_0 .var/2u "pow_m", 31 0;
v0xaaaae5b028e0_0 .net "prim_en", 0 0, L_0xaaaae5b3bd60;  1 drivers
v0xaaaae5b029a0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5b02a80_0 .net "prim_sub_out", 63 0, L_0xaaaae5b3c660;  alias, 1 drivers
v0xaaaae5b02b60_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b3c4d0;  alias, 1 drivers
v0xaaaae5b02c20_0 .var "rep_base", 63 0;
v0xaaaae5b02d00_0 .net "rep_base_valid", 0 0, L_0xaaaae5b3c220;  1 drivers
v0xaaaae5b02dc0_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5b02e60_0 .net "ub_in", 63 0, v0xaaaae5b08030_0;  1 drivers
v0xaaaae5b02f40_0 .var "ub_r", 63 0;
v0xaaaae5b03020_0 .var "ub_r_reg", 63 0;
E_0xaaaae5b009b0/0 .event edge, v0xaaaae5b02e60_0, v0xaaaae5b02c20_0, v0xaaaae5b02510_0, v0xaaaae5b03020_0;
E_0xaaaae5b009b0/1 .event edge, v0xaaaae5b012b0_0, v0xaaaae5b00f30_0, v0xaaaae5b021b0_0;
E_0xaaaae5b009b0 .event/or E_0xaaaae5b009b0/0, E_0xaaaae5b009b0/1;
L_0xaaaae5b3ba30 .arith/mod 64, L_0xaaaae5b3b710, L_0xffffa4677538;
L_0xaaaae5b3bad0 .cmp/eq 64, L_0xaaaae5b3ba30, L_0xffffa4677580;
L_0xaaaae5b3bc40 .cmp/gt 64, L_0xaaaae5b3b710, L_0xffffa46775c8;
L_0xaaaae5b3be70 .concat [ 32 32 0 0], v0xaaaae5b02350_0, L_0xffffa4677610;
L_0xaaaae5b3bfc0 .arith/div 64, L_0xaaaae5b3b710, L_0xffffa4677658;
L_0xaaaae5b3c0e0 .cmp/gt 64, L_0xaaaae5b3be70, L_0xaaaae5b3bfc0;
L_0xaaaae5b3c370 .cmp/eq 32, v0xaaaae5b029a0_0, L_0xffffa46776a0;
L_0xaaaae5b3c660 .functor MUXZ 64, L_0xffffa46776e8, v0xaaaae5b010f0_0, L_0xaaaae5b3bd60, C4<>;
S_0xaaaae5b03200 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaaae5b001b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5b033b0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae5b3cc20 .functor AND 1, L_0xaaaae5b3c8e0, L_0xaaaae5b3ca20, C4<1>, C4<1>;
L_0xaaaae5b3d0b0 .functor AND 1, L_0xaaaae5b3cf70, L_0xaaaae5b3b850, C4<1>, C4<1>;
L_0xaaaae5b3d260 .functor NOT 1, L_0xaaaae5b3cc20, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b3d320 .functor OR 1, L_0xaaaae5b3d170, L_0xaaaae5b3d260, C4<0>, C4<0>;
v0xaaaae5b035f0_0 .var "BM", 63 0;
v0xaaaae5b036f0_0 .var "BM_reg", 63 0;
v0xaaaae5b037d0_0 .var "M", 63 0;
v0xaaaae5b038c0_0 .var "M_reg", 63 0;
v0xaaaae5b039a0_0 .var "N", 63 0;
v0xaaaae5b03ad0_0 .var "N_reg", 63 0;
v0xaaaae5b03bb0_0 .var "PS", 63 0;
v0xaaaae5b03c90_0 .var "PS_reg", 63 0;
v0xaaaae5b03d70_0 .var "S", 63 0;
v0xaaaae5b03e50_0 .var "S_reg", 63 0;
L_0xffffa4677730 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b03f30_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4677730;  1 drivers
v0xaaaae5b04010_0 .net *"_ivl_10", 0 0, L_0xaaaae5b3ca20;  1 drivers
v0xaaaae5b040d0_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b3cd30;  1 drivers
L_0xffffa4677808 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b041b0_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4677808;  1 drivers
L_0xffffa4677850 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b04290_0 .net/2u *"_ivl_18", 63 0, L_0xffffa4677850;  1 drivers
v0xaaaae5b04370_0 .net *"_ivl_2", 63 0, L_0xaaaae5b3c7f0;  1 drivers
v0xaaaae5b04450_0 .net *"_ivl_20", 63 0, L_0xaaaae5b3ce50;  1 drivers
v0xaaaae5b04530_0 .net *"_ivl_22", 0 0, L_0xaaaae5b3cf70;  1 drivers
L_0xffffa4677898 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b045f0_0 .net/2u *"_ivl_26", 31 0, L_0xffffa4677898;  1 drivers
v0xaaaae5b046d0_0 .net *"_ivl_28", 0 0, L_0xaaaae5b3d170;  1 drivers
v0xaaaae5b04790_0 .net *"_ivl_30", 0 0, L_0xaaaae5b3d260;  1 drivers
L_0xffffa46778e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b04870_0 .net/2u *"_ivl_34", 63 0, L_0xffffa46778e0;  1 drivers
L_0xffffa4677778 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b04950_0 .net/2u *"_ivl_4", 63 0, L_0xffffa4677778;  1 drivers
v0xaaaae5b04a30_0 .net *"_ivl_6", 0 0, L_0xaaaae5b3c8e0;  1 drivers
L_0xffffa46777c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b04af0_0 .net/2u *"_ivl_8", 63 0, L_0xffffa46777c0;  1 drivers
v0xaaaae5b04bd0_0 .net "block_size_in", 63 0, L_0xaaaae5b3b710;  alias, 1 drivers
v0xaaaae5b04c90_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5b04d30_0 .net "cur_base_in", 63 0, v0xaaaae5b06e80_0;  alias, 1 drivers
v0xaaaae5b04e00_0 .net "cur_base_valid", 0 0, L_0xaaaae5b3b850;  alias, 1 drivers
v0xaaaae5b04ed0_0 .var/2u "k", 31 0;
v0xaaaae5b04f70_0 .var "lb_r", 63 0;
v0xaaaae5b05050_0 .var "lb_r_reg", 63 0;
v0xaaaae5b05130_0 .var/2u "pow_m", 31 0;
v0xaaaae5b05420_0 .net "prim_en", 0 0, L_0xaaaae5b3cc20;  1 drivers
v0xaaaae5b054e0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5b055c0_0 .net "prim_sub_out", 63 0, L_0xaaaae5b3d4b0;  alias, 1 drivers
v0xaaaae5b056a0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b3d320;  alias, 1 drivers
v0xaaaae5b05760_0 .var "rep_base", 63 0;
v0xaaaae5b05840_0 .net "rep_base_valid", 0 0, L_0xaaaae5b3d0b0;  1 drivers
v0xaaaae5b05900_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5b059a0_0 .net "ub_in", 63 0, v0xaaaae5b08030_0;  alias, 1 drivers
v0xaaaae5b05a90_0 .var "ub_r", 63 0;
v0xaaaae5b05b50_0 .var "ub_r_reg", 63 0;
E_0xaaaae5b03570/0 .event edge, v0xaaaae5b02e60_0, v0xaaaae5b05760_0, v0xaaaae5b05050_0, v0xaaaae5b05b50_0;
E_0xaaaae5b03570/1 .event edge, v0xaaaae5b03e50_0, v0xaaaae5b03ad0_0, v0xaaaae5b021b0_0;
E_0xaaaae5b03570 .event/or E_0xaaaae5b03570/0, E_0xaaaae5b03570/1;
L_0xaaaae5b3c7f0 .arith/mod 64, L_0xaaaae5b3b710, L_0xffffa4677730;
L_0xaaaae5b3c8e0 .cmp/eq 64, L_0xaaaae5b3c7f0, L_0xffffa4677778;
L_0xaaaae5b3ca20 .cmp/gt 64, L_0xaaaae5b3b710, L_0xffffa46777c0;
L_0xaaaae5b3cd30 .concat [ 32 32 0 0], v0xaaaae5b04ed0_0, L_0xffffa4677808;
L_0xaaaae5b3ce50 .arith/div 64, L_0xaaaae5b3b710, L_0xffffa4677850;
L_0xaaaae5b3cf70 .cmp/gt 64, L_0xaaaae5b3cd30, L_0xaaaae5b3ce50;
L_0xaaaae5b3d170 .cmp/eq 32, v0xaaaae5b054e0_0, L_0xffffa4677898;
L_0xaaaae5b3d4b0 .functor MUXZ 64, L_0xffffa46778e0, v0xaaaae5b03c90_0, L_0xaaaae5b3cc20, C4<>;
S_0xaaaae5b084e0 .scope generate, "genblk1[9]" "genblk1[9]" 5 22, 5 22 0, S_0xaaaae5acd4d0;
 .timescale 0 0;
P_0xaaaae5b086e0 .param/l "i" 0 5 22, +C4<01001>;
S_0xaaaae5b087c0 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5b084e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5b089a0 .param/l "group_count_n" 0 6 46, +C4<1001>;
L_0xaaaae5b3fe70 .functor AND 1, L_0xaaaae5b3e100, L_0xaaaae5b3ec60, C4<1>, C4<1>;
L_0xaaaae5b40250 .functor AND 1, L_0xaaaae5b3fe70, L_0xaaaae5b3fab0, C4<1>, C4<1>;
v0xaaaae5b0e340_0 .var "M", 63 0;
v0xaaaae5b0e440_0 .var "M_reg", 63 0;
v0xaaaae5b0e520_0 .var "N", 63 0;
v0xaaaae5b0e610_0 .var "N_reg", 63 0;
v0xaaaae5b0e6f0_0 .var "S", 63 0;
v0xaaaae5b0e7d0_0 .var "S_reg", 63 0;
L_0xffffa4677970 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0e8b0_0 .net/2u *"_ivl_0", 3 0, L_0xffffa4677970;  1 drivers
L_0xffffa4677a00 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0e990_0 .net *"_ivl_11", 59 0, L_0xffffa4677a00;  1 drivers
L_0xffffa4677a48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0ea70_0 .net/2u *"_ivl_12", 63 0, L_0xffffa4677a48;  1 drivers
L_0xffffa4677a90 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0eb50_0 .net/2u *"_ivl_16", 31 0, L_0xffffa4677a90;  1 drivers
v0xaaaae5b0ec30_0 .net *"_ivl_2", 3 0, L_0xaaaae5b3db80;  1 drivers
L_0xffffa4677ad8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0ed10_0 .net/2u *"_ivl_20", 31 0, L_0xffffa4677ad8;  1 drivers
v0xaaaae5b0edf0_0 .net *"_ivl_24", 63 0, L_0xaaaae5b3fdd0;  1 drivers
v0xaaaae5b0eed0_0 .net *"_ivl_26", 63 0, L_0xaaaae5b3fee0;  1 drivers
L_0xffffa4677f10 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0efb0_0 .net/2u *"_ivl_28", 63 0, L_0xffffa4677f10;  1 drivers
v0xaaaae5b0f090_0 .net *"_ivl_32", 0 0, L_0xaaaae5b3fe70;  1 drivers
L_0xffffa46779b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0f170_0 .net/2u *"_ivl_4", 3 0, L_0xffffa46779b8;  1 drivers
v0xaaaae5b0f250_0 .net *"_ivl_8", 63 0, L_0xaaaae5b3ddb0;  1 drivers
v0xaaaae5b0f330_0 .net "block_size", 63 0, L_0xaaaae5b3dea0;  1 drivers
v0xaaaae5b0f3f0_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5b0f490_0 .var "cur_base", 63 0;
v0xaaaae5b0f5a0_0 .net "cur_base_valid", 0 0, L_0xaaaae5b3e010;  1 drivers
v0xaaaae5b0f690_0 .net "group_count_out", 63 0, L_0xaaaae5b40020;  alias, 1 drivers
v0xaaaae5b0f770_0 .net "group_count_out_valid", 0 0, L_0xaaaae5b40250;  1 drivers
v0xaaaae5b0f830_0 .net "group_en", 0 0, L_0xaaaae5b3dc70;  1 drivers
v0xaaaae5b0f8f0_0 .var/2u "k", 31 0;
v0xaaaae5b0f9d0_0 .var "lb", 63 0;
v0xaaaae5b0fab0_0 .var "lb_reg", 63 0;
v0xaaaae5b0fb90_0 .net "n_digs_in", 3 0, v0xaaaae5b196c0_0;  alias, 1 drivers
v0xaaaae5b0fc50_0 .net "n_in", 63 0, v0xaaaae5b1b700_0;  alias, 1 drivers
v0xaaaae5b0fd10_0 .var/2u "pow_m", 31 0;
v0xaaaae5b0fdf0_0 .net "prim_sub_out_1", 63 0, L_0xaaaae5b3edf0;  1 drivers
v0xaaaae5b0feb0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae5b3ec60;  1 drivers
v0xaaaae5b10160_0 .net "prim_sub_out_2", 63 0, L_0xaaaae5b3fc40;  1 drivers
v0xaaaae5b10200_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae5b3fab0;  1 drivers
v0xaaaae5b102a0_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5b10340_0 .var "tmp_sum", 63 0;
v0xaaaae5b103e0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae5b104a0_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5b10580_0 .net "tmp_sum_valid", 0 0, L_0xaaaae5b3e100;  1 drivers
v0xaaaae5b10640_0 .var "ub", 63 0;
v0xaaaae5b10750_0 .var "ub_cand_0", 63 0;
v0xaaaae5b10830_0 .var "ub_cand_1", 63 0;
v0xaaaae5b10910_0 .var "ub_reg", 63 0;
E_0xaaaae5b08b20/0 .event edge, v0xaaaae5b0fab0_0, v0xaaaae5b10910_0, v0xaaaae5b0e7d0_0, v0xaaaae5b0e610_0;
E_0xaaaae5b08b20/1 .event edge, v0xaaaae5b0a7c0_0, v0xaaaae5b0e440_0;
E_0xaaaae5b08b20 .event/or E_0xaaaae5b08b20/0, E_0xaaaae5b08b20/1;
E_0xaaaae5b08ba0 .event edge, v0xaaaae5b0a640_0, v0xaaaae5ad4b20_0, v0xaaaae5b0a7c0_0;
L_0xaaaae5b3db80 .arith/mod 4, v0xaaaae5b196c0_0, L_0xffffa4677970;
L_0xaaaae5b3dc70 .cmp/eq 4, L_0xaaaae5b3db80, L_0xffffa46779b8;
L_0xaaaae5b3ddb0 .concat [ 4 60 0 0], v0xaaaae5b196c0_0, L_0xffffa4677a00;
L_0xaaaae5b3dea0 .arith/div 64, L_0xaaaae5b3ddb0, L_0xffffa4677a48;
L_0xaaaae5b3e010 .cmp/gt 32, v0xaaaae5b0f8f0_0, L_0xffffa4677a90;
L_0xaaaae5b3e100 .cmp/eq 32, v0xaaaae5b103e0_0, L_0xffffa4677ad8;
L_0xaaaae5b3fdd0 .arith/sub 64, v0xaaaae5b104a0_0, L_0xaaaae5b3edf0;
L_0xaaaae5b3fee0 .arith/sub 64, L_0xaaaae5b3fdd0, L_0xaaaae5b3fc40;
L_0xaaaae5b40020 .functor MUXZ 64, L_0xffffa4677f10, L_0xaaaae5b3fee0, L_0xaaaae5b3dc70, C4<>;
S_0xaaaae5b08c00 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5b087c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5b08e00 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae5b3e4f0 .functor AND 1, L_0xaaaae5b3e290, L_0xaaaae5b3e400, C4<1>, C4<1>;
L_0xaaaae5b3e9b0 .functor AND 1, L_0xaaaae5b3e870, L_0xaaaae5b3e010, C4<1>, C4<1>;
L_0xaaaae5b3eba0 .functor NOT 1, L_0xaaaae5b3e4f0, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b3ec60 .functor OR 1, L_0xaaaae5b3eb00, L_0xaaaae5b3eba0, C4<0>, C4<0>;
v0xaaaae5b09060_0 .var "BM", 63 0;
v0xaaaae5b09160_0 .var "BM_reg", 63 0;
v0xaaaae5b09240_0 .var "M", 63 0;
v0xaaaae5b09330_0 .var "M_reg", 63 0;
v0xaaaae5b09410_0 .var "N", 63 0;
v0xaaaae5b09540_0 .var "N_reg", 63 0;
v0xaaaae5b09620_0 .var "PS", 63 0;
v0xaaaae5b09700_0 .var "PS_reg", 63 0;
v0xaaaae5b097e0_0 .var "S", 63 0;
v0xaaaae5b098c0_0 .var "S_reg", 63 0;
L_0xffffa4677b20 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b099a0_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4677b20;  1 drivers
v0xaaaae5b09a80_0 .net *"_ivl_10", 0 0, L_0xaaaae5b3e400;  1 drivers
v0xaaaae5b09b40_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b3e600;  1 drivers
L_0xffffa4677bf8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b09c20_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4677bf8;  1 drivers
L_0xffffa4677c40 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b09d00_0 .net/2u *"_ivl_18", 63 0, L_0xffffa4677c40;  1 drivers
v0xaaaae5b09de0_0 .net *"_ivl_2", 63 0, L_0xaaaae5b3e1f0;  1 drivers
v0xaaaae5b09ec0_0 .net *"_ivl_20", 63 0, L_0xaaaae5b3e750;  1 drivers
v0xaaaae5b09fa0_0 .net *"_ivl_22", 0 0, L_0xaaaae5b3e870;  1 drivers
L_0xffffa4677c88 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0a060_0 .net/2u *"_ivl_26", 31 0, L_0xffffa4677c88;  1 drivers
v0xaaaae5b0a140_0 .net *"_ivl_28", 0 0, L_0xaaaae5b3eb00;  1 drivers
v0xaaaae5b0a200_0 .net *"_ivl_30", 0 0, L_0xaaaae5b3eba0;  1 drivers
L_0xffffa4677cd0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0a2e0_0 .net/2u *"_ivl_34", 63 0, L_0xffffa4677cd0;  1 drivers
L_0xffffa4677b68 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0a3c0_0 .net/2u *"_ivl_4", 63 0, L_0xffffa4677b68;  1 drivers
v0xaaaae5b0a4a0_0 .net *"_ivl_6", 0 0, L_0xaaaae5b3e290;  1 drivers
L_0xffffa4677bb0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0a560_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4677bb0;  1 drivers
v0xaaaae5b0a640_0 .net "block_size_in", 63 0, L_0xaaaae5b3dea0;  alias, 1 drivers
v0xaaaae5b0a720_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5b0a7c0_0 .net "cur_base_in", 63 0, v0xaaaae5b0f490_0;  1 drivers
v0xaaaae5b0a8a0_0 .net "cur_base_valid", 0 0, L_0xaaaae5b3e010;  alias, 1 drivers
v0xaaaae5b0a960_0 .var/2u "k", 31 0;
v0xaaaae5b0aa40_0 .var "lb_r", 63 0;
v0xaaaae5b0ab20_0 .var "lb_r_reg", 63 0;
v0xaaaae5b0ac00_0 .var/2u "pow_m", 31 0;
v0xaaaae5b0aef0_0 .net "prim_en", 0 0, L_0xaaaae5b3e4f0;  1 drivers
v0xaaaae5b0afb0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5b0b090_0 .net "prim_sub_out", 63 0, L_0xaaaae5b3edf0;  alias, 1 drivers
v0xaaaae5b0b170_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b3ec60;  alias, 1 drivers
v0xaaaae5b0b230_0 .var "rep_base", 63 0;
v0xaaaae5b0b310_0 .net "rep_base_valid", 0 0, L_0xaaaae5b3e9b0;  1 drivers
v0xaaaae5b0b3d0_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5b0b470_0 .net "ub_in", 63 0, v0xaaaae5b10640_0;  1 drivers
v0xaaaae5b0b550_0 .var "ub_r", 63 0;
v0xaaaae5b0b630_0 .var "ub_r_reg", 63 0;
E_0xaaaae5b08fc0/0 .event edge, v0xaaaae5b0b470_0, v0xaaaae5b0b230_0, v0xaaaae5b0ab20_0, v0xaaaae5b0b630_0;
E_0xaaaae5b08fc0/1 .event edge, v0xaaaae5b098c0_0, v0xaaaae5b09540_0, v0xaaaae5b0a7c0_0;
E_0xaaaae5b08fc0 .event/or E_0xaaaae5b08fc0/0, E_0xaaaae5b08fc0/1;
L_0xaaaae5b3e1f0 .arith/mod 64, L_0xaaaae5b3dea0, L_0xffffa4677b20;
L_0xaaaae5b3e290 .cmp/eq 64, L_0xaaaae5b3e1f0, L_0xffffa4677b68;
L_0xaaaae5b3e400 .cmp/gt 64, L_0xaaaae5b3dea0, L_0xffffa4677bb0;
L_0xaaaae5b3e600 .concat [ 32 32 0 0], v0xaaaae5b0a960_0, L_0xffffa4677bf8;
L_0xaaaae5b3e750 .arith/div 64, L_0xaaaae5b3dea0, L_0xffffa4677c40;
L_0xaaaae5b3e870 .cmp/gt 64, L_0xaaaae5b3e600, L_0xaaaae5b3e750;
L_0xaaaae5b3eb00 .cmp/eq 32, v0xaaaae5b0afb0_0, L_0xffffa4677c88;
L_0xaaaae5b3edf0 .functor MUXZ 64, L_0xffffa4677cd0, v0xaaaae5b09700_0, L_0xaaaae5b3e4f0, C4<>;
S_0xaaaae5b0b810 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaaae5b087c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5b0b9c0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae5b3f3b0 .functor AND 1, L_0xaaaae5b3f070, L_0xaaaae5b3f1b0, C4<1>, C4<1>;
L_0xaaaae5b3f840 .functor AND 1, L_0xaaaae5b3f700, L_0xaaaae5b3e010, C4<1>, C4<1>;
L_0xaaaae5b3f9f0 .functor NOT 1, L_0xaaaae5b3f3b0, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b3fab0 .functor OR 1, L_0xaaaae5b3f900, L_0xaaaae5b3f9f0, C4<0>, C4<0>;
v0xaaaae5b0bc00_0 .var "BM", 63 0;
v0xaaaae5b0bd00_0 .var "BM_reg", 63 0;
v0xaaaae5b0bde0_0 .var "M", 63 0;
v0xaaaae5b0bed0_0 .var "M_reg", 63 0;
v0xaaaae5b0bfb0_0 .var "N", 63 0;
v0xaaaae5b0c0e0_0 .var "N_reg", 63 0;
v0xaaaae5b0c1c0_0 .var "PS", 63 0;
v0xaaaae5b0c2a0_0 .var "PS_reg", 63 0;
v0xaaaae5b0c380_0 .var "S", 63 0;
v0xaaaae5b0c460_0 .var "S_reg", 63 0;
L_0xffffa4677d18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0c540_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4677d18;  1 drivers
v0xaaaae5b0c620_0 .net *"_ivl_10", 0 0, L_0xaaaae5b3f1b0;  1 drivers
v0xaaaae5b0c6e0_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b3f4c0;  1 drivers
L_0xffffa4677df0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0c7c0_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4677df0;  1 drivers
L_0xffffa4677e38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0c8a0_0 .net/2u *"_ivl_18", 63 0, L_0xffffa4677e38;  1 drivers
v0xaaaae5b0c980_0 .net *"_ivl_2", 63 0, L_0xaaaae5b3ef80;  1 drivers
v0xaaaae5b0ca60_0 .net *"_ivl_20", 63 0, L_0xaaaae5b3f5e0;  1 drivers
v0xaaaae5b0cb40_0 .net *"_ivl_22", 0 0, L_0xaaaae5b3f700;  1 drivers
L_0xffffa4677e80 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0cc00_0 .net/2u *"_ivl_26", 31 0, L_0xffffa4677e80;  1 drivers
v0xaaaae5b0cce0_0 .net *"_ivl_28", 0 0, L_0xaaaae5b3f900;  1 drivers
v0xaaaae5b0cda0_0 .net *"_ivl_30", 0 0, L_0xaaaae5b3f9f0;  1 drivers
L_0xffffa4677ec8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0ce80_0 .net/2u *"_ivl_34", 63 0, L_0xffffa4677ec8;  1 drivers
L_0xffffa4677d60 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0cf60_0 .net/2u *"_ivl_4", 63 0, L_0xffffa4677d60;  1 drivers
v0xaaaae5b0d040_0 .net *"_ivl_6", 0 0, L_0xaaaae5b3f070;  1 drivers
L_0xffffa4677da8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b0d100_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4677da8;  1 drivers
v0xaaaae5b0d1e0_0 .net "block_size_in", 63 0, L_0xaaaae5b3dea0;  alias, 1 drivers
v0xaaaae5b0d2a0_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5b0d340_0 .net "cur_base_in", 63 0, v0xaaaae5b0f490_0;  alias, 1 drivers
v0xaaaae5b0d410_0 .net "cur_base_valid", 0 0, L_0xaaaae5b3e010;  alias, 1 drivers
v0xaaaae5b0d4e0_0 .var/2u "k", 31 0;
v0xaaaae5b0d580_0 .var "lb_r", 63 0;
v0xaaaae5b0d660_0 .var "lb_r_reg", 63 0;
v0xaaaae5b0d740_0 .var/2u "pow_m", 31 0;
v0xaaaae5b0da30_0 .net "prim_en", 0 0, L_0xaaaae5b3f3b0;  1 drivers
v0xaaaae5b0daf0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5b0dbd0_0 .net "prim_sub_out", 63 0, L_0xaaaae5b3fc40;  alias, 1 drivers
v0xaaaae5b0dcb0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b3fab0;  alias, 1 drivers
v0xaaaae5b0dd70_0 .var "rep_base", 63 0;
v0xaaaae5b0de50_0 .net "rep_base_valid", 0 0, L_0xaaaae5b3f840;  1 drivers
v0xaaaae5b0df10_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5b0dfb0_0 .net "ub_in", 63 0, v0xaaaae5b10640_0;  alias, 1 drivers
v0xaaaae5b0e0a0_0 .var "ub_r", 63 0;
v0xaaaae5b0e160_0 .var "ub_r_reg", 63 0;
E_0xaaaae5b0bb80/0 .event edge, v0xaaaae5b0b470_0, v0xaaaae5b0dd70_0, v0xaaaae5b0d660_0, v0xaaaae5b0e160_0;
E_0xaaaae5b0bb80/1 .event edge, v0xaaaae5b0c460_0, v0xaaaae5b0c0e0_0, v0xaaaae5b0a7c0_0;
E_0xaaaae5b0bb80 .event/or E_0xaaaae5b0bb80/0, E_0xaaaae5b0bb80/1;
L_0xaaaae5b3ef80 .arith/mod 64, L_0xaaaae5b3dea0, L_0xffffa4677d18;
L_0xaaaae5b3f070 .cmp/eq 64, L_0xaaaae5b3ef80, L_0xffffa4677d60;
L_0xaaaae5b3f1b0 .cmp/gt 64, L_0xaaaae5b3dea0, L_0xffffa4677da8;
L_0xaaaae5b3f4c0 .concat [ 32 32 0 0], v0xaaaae5b0d4e0_0, L_0xffffa4677df0;
L_0xaaaae5b3f5e0 .arith/div 64, L_0xaaaae5b3dea0, L_0xffffa4677e38;
L_0xaaaae5b3f700 .cmp/gt 64, L_0xaaaae5b3f4c0, L_0xaaaae5b3f5e0;
L_0xaaaae5b3f900 .cmp/eq 32, v0xaaaae5b0daf0_0, L_0xffffa4677e80;
L_0xaaaae5b3fc40 .functor MUXZ 64, L_0xffffa4677ec8, v0xaaaae5b0c2a0_0, L_0xaaaae5b3f3b0, C4<>;
S_0xaaaae5b10af0 .scope generate, "genblk1[10]" "genblk1[10]" 5 22, 5 22 0, S_0xaaaae5acd4d0;
 .timescale 0 0;
P_0xaaaae5aef110 .param/l "i" 0 5 22, +C4<01010>;
S_0xaaaae5b10d80 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5b10af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5b10f60 .param/l "group_count_n" 0 6 46, +C4<1010>;
L_0xaaaae5b42600 .functor AND 1, L_0xaaaae5b40890, L_0xaaaae5b413f0, C4<1>, C4<1>;
L_0xaaaae5b429e0 .functor AND 1, L_0xaaaae5b42600, L_0xaaaae5b42240, C4<1>, C4<1>;
v0xaaaae5b16990_0 .var "M", 63 0;
v0xaaaae5b16a90_0 .var "M_reg", 63 0;
v0xaaaae5b16b70_0 .var "N", 63 0;
v0xaaaae5b16c60_0 .var "N_reg", 63 0;
v0xaaaae5b16d40_0 .var "S", 63 0;
v0xaaaae5b16e20_0 .var "S_reg", 63 0;
L_0xffffa4677f58 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b16f00_0 .net/2u *"_ivl_0", 3 0, L_0xffffa4677f58;  1 drivers
L_0xffffa4677fe8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b16fe0_0 .net *"_ivl_11", 59 0, L_0xffffa4677fe8;  1 drivers
L_0xffffa4678030 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b170c0_0 .net/2u *"_ivl_12", 63 0, L_0xffffa4678030;  1 drivers
L_0xffffa4678078 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b171a0_0 .net/2u *"_ivl_16", 31 0, L_0xffffa4678078;  1 drivers
v0xaaaae5b17280_0 .net *"_ivl_2", 3 0, L_0xaaaae5b40310;  1 drivers
L_0xffffa46780c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b17360_0 .net/2u *"_ivl_20", 31 0, L_0xffffa46780c0;  1 drivers
v0xaaaae5b17440_0 .net *"_ivl_24", 63 0, L_0xaaaae5b42560;  1 drivers
v0xaaaae5b17520_0 .net *"_ivl_26", 63 0, L_0xaaaae5b42670;  1 drivers
L_0xffffa46784f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b17600_0 .net/2u *"_ivl_28", 63 0, L_0xffffa46784f8;  1 drivers
v0xaaaae5b176e0_0 .net *"_ivl_32", 0 0, L_0xaaaae5b42600;  1 drivers
L_0xffffa4677fa0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b177c0_0 .net/2u *"_ivl_4", 3 0, L_0xffffa4677fa0;  1 drivers
v0xaaaae5b178a0_0 .net *"_ivl_8", 63 0, L_0xaaaae5b40540;  1 drivers
v0xaaaae5b17980_0 .net "block_size", 63 0, L_0xaaaae5b40630;  1 drivers
v0xaaaae5b17a40_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5b17ae0_0 .var "cur_base", 63 0;
v0xaaaae5b17bf0_0 .net "cur_base_valid", 0 0, L_0xaaaae5b407a0;  1 drivers
v0xaaaae5b17ce0_0 .net "group_count_out", 63 0, L_0xaaaae5b427b0;  alias, 1 drivers
v0xaaaae5b17dc0_0 .net "group_count_out_valid", 0 0, L_0xaaaae5b429e0;  1 drivers
v0xaaaae5b17e80_0 .net "group_en", 0 0, L_0xaaaae5b40400;  1 drivers
v0xaaaae5b17f40_0 .var/2u "k", 31 0;
v0xaaaae5b18020_0 .var "lb", 63 0;
v0xaaaae5b18100_0 .var "lb_reg", 63 0;
v0xaaaae5b181e0_0 .net "n_digs_in", 3 0, v0xaaaae5b196c0_0;  alias, 1 drivers
v0xaaaae5b182a0_0 .net "n_in", 63 0, v0xaaaae5b1b700_0;  alias, 1 drivers
v0xaaaae5b18360_0 .var/2u "pow_m", 31 0;
v0xaaaae5b18440_0 .net "prim_sub_out_1", 63 0, L_0xaaaae5b41580;  1 drivers
v0xaaaae5b18500_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae5b413f0;  1 drivers
v0xaaaae5b187b0_0 .net "prim_sub_out_2", 63 0, L_0xaaaae5b423d0;  1 drivers
v0xaaaae5b18850_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae5b42240;  1 drivers
v0xaaaae5b188f0_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5b18990_0 .var "tmp_sum", 63 0;
v0xaaaae5b18a30_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae5b18af0_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5b18bd0_0 .net "tmp_sum_valid", 0 0, L_0xaaaae5b40890;  1 drivers
v0xaaaae5b18c90_0 .var "ub", 63 0;
v0xaaaae5b18da0_0 .var "ub_cand_0", 63 0;
v0xaaaae5b18e80_0 .var "ub_cand_1", 63 0;
v0xaaaae5b18f60_0 .var "ub_reg", 63 0;
E_0xaaaae5b110e0/0 .event edge, v0xaaaae5b18100_0, v0xaaaae5b18f60_0, v0xaaaae5b16e20_0, v0xaaaae5b16c60_0;
E_0xaaaae5b110e0/1 .event edge, v0xaaaae5b12e10_0, v0xaaaae5b16a90_0;
E_0xaaaae5b110e0 .event/or E_0xaaaae5b110e0/0, E_0xaaaae5b110e0/1;
E_0xaaaae5b11160 .event edge, v0xaaaae5b12c90_0, v0xaaaae5ad4b20_0, v0xaaaae5b12e10_0;
L_0xaaaae5b40310 .arith/mod 4, v0xaaaae5b196c0_0, L_0xffffa4677f58;
L_0xaaaae5b40400 .cmp/eq 4, L_0xaaaae5b40310, L_0xffffa4677fa0;
L_0xaaaae5b40540 .concat [ 4 60 0 0], v0xaaaae5b196c0_0, L_0xffffa4677fe8;
L_0xaaaae5b40630 .arith/div 64, L_0xaaaae5b40540, L_0xffffa4678030;
L_0xaaaae5b407a0 .cmp/gt 32, v0xaaaae5b17f40_0, L_0xffffa4678078;
L_0xaaaae5b40890 .cmp/eq 32, v0xaaaae5b18a30_0, L_0xffffa46780c0;
L_0xaaaae5b42560 .arith/sub 64, v0xaaaae5b18af0_0, L_0xaaaae5b41580;
L_0xaaaae5b42670 .arith/sub 64, L_0xaaaae5b42560, L_0xaaaae5b423d0;
L_0xaaaae5b427b0 .functor MUXZ 64, L_0xffffa46784f8, L_0xaaaae5b42670, L_0xaaaae5b40400, C4<>;
S_0xaaaae5b111c0 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5b10d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5b113c0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae5b40c80 .functor AND 1, L_0xaaaae5b40a20, L_0xaaaae5b40b90, C4<1>, C4<1>;
L_0xaaaae5b41140 .functor AND 1, L_0xaaaae5b41000, L_0xaaaae5b407a0, C4<1>, C4<1>;
L_0xaaaae5b41330 .functor NOT 1, L_0xaaaae5b40c80, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b413f0 .functor OR 1, L_0xaaaae5b41290, L_0xaaaae5b41330, C4<0>, C4<0>;
v0xaaaae5b116b0_0 .var "BM", 63 0;
v0xaaaae5b117b0_0 .var "BM_reg", 63 0;
v0xaaaae5b11890_0 .var "M", 63 0;
v0xaaaae5b11980_0 .var "M_reg", 63 0;
v0xaaaae5b11a60_0 .var "N", 63 0;
v0xaaaae5b11b90_0 .var "N_reg", 63 0;
v0xaaaae5b11c70_0 .var "PS", 63 0;
v0xaaaae5b11d50_0 .var "PS_reg", 63 0;
v0xaaaae5b11e30_0 .var "S", 63 0;
v0xaaaae5b11f10_0 .var "S_reg", 63 0;
L_0xffffa4678108 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b11ff0_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4678108;  1 drivers
v0xaaaae5b120d0_0 .net *"_ivl_10", 0 0, L_0xaaaae5b40b90;  1 drivers
v0xaaaae5b12190_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b40d90;  1 drivers
L_0xffffa46781e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b12270_0 .net/2u *"_ivl_17", 31 0, L_0xffffa46781e0;  1 drivers
L_0xffffa4678228 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b12350_0 .net/2u *"_ivl_18", 63 0, L_0xffffa4678228;  1 drivers
v0xaaaae5b12430_0 .net *"_ivl_2", 63 0, L_0xaaaae5b40980;  1 drivers
v0xaaaae5b12510_0 .net *"_ivl_20", 63 0, L_0xaaaae5b40ee0;  1 drivers
v0xaaaae5b125f0_0 .net *"_ivl_22", 0 0, L_0xaaaae5b41000;  1 drivers
L_0xffffa4678270 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b126b0_0 .net/2u *"_ivl_26", 31 0, L_0xffffa4678270;  1 drivers
v0xaaaae5b12790_0 .net *"_ivl_28", 0 0, L_0xaaaae5b41290;  1 drivers
v0xaaaae5b12850_0 .net *"_ivl_30", 0 0, L_0xaaaae5b41330;  1 drivers
L_0xffffa46782b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b12930_0 .net/2u *"_ivl_34", 63 0, L_0xffffa46782b8;  1 drivers
L_0xffffa4678150 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b12a10_0 .net/2u *"_ivl_4", 63 0, L_0xffffa4678150;  1 drivers
v0xaaaae5b12af0_0 .net *"_ivl_6", 0 0, L_0xaaaae5b40a20;  1 drivers
L_0xffffa4678198 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b12bb0_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4678198;  1 drivers
v0xaaaae5b12c90_0 .net "block_size_in", 63 0, L_0xaaaae5b40630;  alias, 1 drivers
v0xaaaae5b12d70_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5b12e10_0 .net "cur_base_in", 63 0, v0xaaaae5b17ae0_0;  1 drivers
v0xaaaae5b12ef0_0 .net "cur_base_valid", 0 0, L_0xaaaae5b407a0;  alias, 1 drivers
v0xaaaae5b12fb0_0 .var/2u "k", 31 0;
v0xaaaae5b13090_0 .var "lb_r", 63 0;
v0xaaaae5b13170_0 .var "lb_r_reg", 63 0;
v0xaaaae5b13250_0 .var/2u "pow_m", 31 0;
v0xaaaae5b13540_0 .net "prim_en", 0 0, L_0xaaaae5b40c80;  1 drivers
v0xaaaae5b13600_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5b136e0_0 .net "prim_sub_out", 63 0, L_0xaaaae5b41580;  alias, 1 drivers
v0xaaaae5b137c0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b413f0;  alias, 1 drivers
v0xaaaae5b13880_0 .var "rep_base", 63 0;
v0xaaaae5b13960_0 .net "rep_base_valid", 0 0, L_0xaaaae5b41140;  1 drivers
v0xaaaae5b13a20_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5b13ac0_0 .net "ub_in", 63 0, v0xaaaae5b18c90_0;  1 drivers
v0xaaaae5b13ba0_0 .var "ub_r", 63 0;
v0xaaaae5b13c80_0 .var "ub_r_reg", 63 0;
E_0xaaaae5b11610/0 .event edge, v0xaaaae5b13ac0_0, v0xaaaae5b13880_0, v0xaaaae5b13170_0, v0xaaaae5b13c80_0;
E_0xaaaae5b11610/1 .event edge, v0xaaaae5b11f10_0, v0xaaaae5b11b90_0, v0xaaaae5b12e10_0;
E_0xaaaae5b11610 .event/or E_0xaaaae5b11610/0, E_0xaaaae5b11610/1;
L_0xaaaae5b40980 .arith/mod 64, L_0xaaaae5b40630, L_0xffffa4678108;
L_0xaaaae5b40a20 .cmp/eq 64, L_0xaaaae5b40980, L_0xffffa4678150;
L_0xaaaae5b40b90 .cmp/gt 64, L_0xaaaae5b40630, L_0xffffa4678198;
L_0xaaaae5b40d90 .concat [ 32 32 0 0], v0xaaaae5b12fb0_0, L_0xffffa46781e0;
L_0xaaaae5b40ee0 .arith/div 64, L_0xaaaae5b40630, L_0xffffa4678228;
L_0xaaaae5b41000 .cmp/gt 64, L_0xaaaae5b40d90, L_0xaaaae5b40ee0;
L_0xaaaae5b41290 .cmp/eq 32, v0xaaaae5b13600_0, L_0xffffa4678270;
L_0xaaaae5b41580 .functor MUXZ 64, L_0xffffa46782b8, v0xaaaae5b11d50_0, L_0xaaaae5b40c80, C4<>;
S_0xaaaae5b13e60 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaaae5b10d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5b14010 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae5b41b40 .functor AND 1, L_0xaaaae5b41800, L_0xaaaae5b41940, C4<1>, C4<1>;
L_0xaaaae5b41fd0 .functor AND 1, L_0xaaaae5b41e90, L_0xaaaae5b407a0, C4<1>, C4<1>;
L_0xaaaae5b42180 .functor NOT 1, L_0xaaaae5b41b40, C4<0>, C4<0>, C4<0>;
L_0xaaaae5b42240 .functor OR 1, L_0xaaaae5b42090, L_0xaaaae5b42180, C4<0>, C4<0>;
v0xaaaae5b14250_0 .var "BM", 63 0;
v0xaaaae5b14350_0 .var "BM_reg", 63 0;
v0xaaaae5b14430_0 .var "M", 63 0;
v0xaaaae5b14520_0 .var "M_reg", 63 0;
v0xaaaae5b14600_0 .var "N", 63 0;
v0xaaaae5b14730_0 .var "N_reg", 63 0;
v0xaaaae5b14810_0 .var "PS", 63 0;
v0xaaaae5b148f0_0 .var "PS_reg", 63 0;
v0xaaaae5b149d0_0 .var "S", 63 0;
v0xaaaae5b14ab0_0 .var "S_reg", 63 0;
L_0xffffa4678300 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b14b90_0 .net/2u *"_ivl_0", 63 0, L_0xffffa4678300;  1 drivers
v0xaaaae5b14c70_0 .net *"_ivl_10", 0 0, L_0xaaaae5b41940;  1 drivers
v0xaaaae5b14d30_0 .net/2u *"_ivl_14", 63 0, L_0xaaaae5b41c50;  1 drivers
L_0xffffa46783d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b14e10_0 .net/2u *"_ivl_17", 31 0, L_0xffffa46783d8;  1 drivers
L_0xffffa4678420 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b14ef0_0 .net/2u *"_ivl_18", 63 0, L_0xffffa4678420;  1 drivers
v0xaaaae5b14fd0_0 .net *"_ivl_2", 63 0, L_0xaaaae5b41710;  1 drivers
v0xaaaae5b150b0_0 .net *"_ivl_20", 63 0, L_0xaaaae5b41d70;  1 drivers
v0xaaaae5b15190_0 .net *"_ivl_22", 0 0, L_0xaaaae5b41e90;  1 drivers
L_0xffffa4678468 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b15250_0 .net/2u *"_ivl_26", 31 0, L_0xffffa4678468;  1 drivers
v0xaaaae5b15330_0 .net *"_ivl_28", 0 0, L_0xaaaae5b42090;  1 drivers
v0xaaaae5b153f0_0 .net *"_ivl_30", 0 0, L_0xaaaae5b42180;  1 drivers
L_0xffffa46784b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b154d0_0 .net/2u *"_ivl_34", 63 0, L_0xffffa46784b0;  1 drivers
L_0xffffa4678348 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b155b0_0 .net/2u *"_ivl_4", 63 0, L_0xffffa4678348;  1 drivers
v0xaaaae5b15690_0 .net *"_ivl_6", 0 0, L_0xaaaae5b41800;  1 drivers
L_0xffffa4678390 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5b15750_0 .net/2u *"_ivl_8", 63 0, L_0xffffa4678390;  1 drivers
v0xaaaae5b15830_0 .net "block_size_in", 63 0, L_0xaaaae5b40630;  alias, 1 drivers
v0xaaaae5b158f0_0 .net "clock", 0 0, v0xaaaae5b1b130_0;  alias, 1 drivers
v0xaaaae5b15990_0 .net "cur_base_in", 63 0, v0xaaaae5b17ae0_0;  alias, 1 drivers
v0xaaaae5b15a60_0 .net "cur_base_valid", 0 0, L_0xaaaae5b407a0;  alias, 1 drivers
v0xaaaae5b15b30_0 .var/2u "k", 31 0;
v0xaaaae5b15bd0_0 .var "lb_r", 63 0;
v0xaaaae5b15cb0_0 .var "lb_r_reg", 63 0;
v0xaaaae5b15d90_0 .var/2u "pow_m", 31 0;
v0xaaaae5b16080_0 .net "prim_en", 0 0, L_0xaaaae5b41b40;  1 drivers
v0xaaaae5b16140_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5b16220_0 .net "prim_sub_out", 63 0, L_0xaaaae5b423d0;  alias, 1 drivers
v0xaaaae5b16300_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5b42240;  alias, 1 drivers
v0xaaaae5b163c0_0 .var "rep_base", 63 0;
v0xaaaae5b164a0_0 .net "rep_base_valid", 0 0, L_0xaaaae5b41fd0;  1 drivers
v0xaaaae5b16560_0 .net "reset", 0 0, v0xaaaae5b1b940_0;  alias, 1 drivers
v0xaaaae5b16600_0 .net "ub_in", 63 0, v0xaaaae5b18c90_0;  alias, 1 drivers
v0xaaaae5b166f0_0 .var "ub_r", 63 0;
v0xaaaae5b167b0_0 .var "ub_r_reg", 63 0;
E_0xaaaae5b141d0/0 .event edge, v0xaaaae5b13ac0_0, v0xaaaae5b163c0_0, v0xaaaae5b15cb0_0, v0xaaaae5b167b0_0;
E_0xaaaae5b141d0/1 .event edge, v0xaaaae5b14ab0_0, v0xaaaae5b14730_0, v0xaaaae5b12e10_0;
E_0xaaaae5b141d0 .event/or E_0xaaaae5b141d0/0, E_0xaaaae5b141d0/1;
L_0xaaaae5b41710 .arith/mod 64, L_0xaaaae5b40630, L_0xffffa4678300;
L_0xaaaae5b41800 .cmp/eq 64, L_0xaaaae5b41710, L_0xffffa4678348;
L_0xaaaae5b41940 .cmp/gt 64, L_0xaaaae5b40630, L_0xffffa4678390;
L_0xaaaae5b41c50 .concat [ 32 32 0 0], v0xaaaae5b15b30_0, L_0xffffa46783d8;
L_0xaaaae5b41d70 .arith/div 64, L_0xaaaae5b40630, L_0xffffa4678420;
L_0xaaaae5b41e90 .cmp/gt 64, L_0xaaaae5b41c50, L_0xaaaae5b41d70;
L_0xaaaae5b42090 .cmp/eq 32, v0xaaaae5b16140_0, L_0xffffa4678468;
L_0xaaaae5b423d0 .functor MUXZ 64, L_0xffffa46784b0, v0xaaaae5b148f0_0, L_0xaaaae5b41b40, C4<>;
S_0xaaaae5b19140 .scope module, "get_digs_0" "get_digs" 5 12, 6 3 0, S_0xaaaae5acd4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "n_in";
    .port_info 1 /OUTPUT 4 "digs_out";
v0xaaaae5b196c0_0 .var "digs_out", 3 0;
v0xaaaae5b197a0_0 .net "n_in", 63 0, v0xaaaae5b1b700_0;  alias, 1 drivers
E_0xaaaae5b19340 .event edge, v0xaaaae5ad4b20_0;
S_0xaaaae5b193c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 12, 6 12 0, S_0xaaaae5b19140;
 .timescale 0 0;
v0xaaaae5b195c0_0 .var/2s "i", 31 0;
S_0xaaaae5b198c0 .scope module, "pref" "pref_lookup" 5 100, 6 20 0, S_0xaaaae5acd4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "idx";
    .port_info 1 /OUTPUT 64 "value";
v0xaaaae5b19b60_0 .net "idx", 3 0, L_0xaaaae5b43160;  1 drivers
v0xaaaae5b19c60_0 .var "value", 63 0;
E_0xaaaae5b19ae0 .event edge, v0xaaaae5b19b60_0;
S_0xaaaae5b1abe0 .scope task, "load_bounds" "load_bounds" 4 10, 4 10 0, S_0xaaaae5a97aa0;
 .timescale 0 0;
v0xaaaae5b1ae50_0 .var/2u "end_bound", 63 0;
v0xaaaae5b1af50_0 .var/2u "start_bound", 63 0;
E_0xaaaae5b1ad90 .event negedge, v0xaaaae5acf5c0_0;
E_0xaaaae5b1adf0 .event posedge, v0xaaaae5b1a0c0_0;
TD_aoc2_tb.load_bounds ;
    %load/vec4 v0xaaaae5b1ae50_0;
    %store/vec4 v0xaaaae5b1b700_0, 0, 64;
    %wait E_0xaaaae5b1adf0;
    %load/vec4 v0xaaaae5b1b1f0_0;
    %cast2;
    %store/vec4 v0xaaaae5b1b540_0, 0, 64;
    %wait E_0xaaaae5b1ad90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae5b1b940_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_1.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.14, 5;
    %jmp/1 T_1.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaae5b1ad90;
    %jmp T_1.13;
T_1.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae5b1b940_0, 0, 1;
    %wait E_0xaaaae5b1ad90;
    %load/vec4 v0xaaaae5b1af50_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae5b1b700_0, 0, 64;
    %wait E_0xaaaae5b1adf0;
    %load/vec4 v0xaaaae5b1b1f0_0;
    %cast2;
    %store/vec4 v0xaaaae5b1b9e0_0, 0, 64;
    %wait E_0xaaaae5b1ad90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae5b1b940_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_1.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.16, 5;
    %jmp/1 T_1.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaae5b1ad90;
    %jmp T_1.15;
T_1.16 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae5b1b940_0, 0, 1;
    %wait E_0xaaaae5b1ad90;
    %load/vec4 v0xaaaae5b1b540_0;
    %load/vec4 v0xaaaae5b1b9e0_0;
    %sub;
    %cast2;
    %store/vec4 v0xaaaae5b1bac0_0, 0, 64;
    %vpi_call/w 4 30 "$display", "end: %0d start: %0d diff: %0d", v0xaaaae5b1b540_0, v0xaaaae5b1b9e0_0, v0xaaaae5b1bac0_0 {0 0 0};
    %end;
    .scope S_0xaaaae5acdd70;
T_2 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ad0290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad00f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5acf820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5acfac0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaaae5acf820_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5acf4e0_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5acf760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xaaaae5acf820_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5acf820_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5acf820_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5acfac0_0, 0;
    %load/vec4 v0xaaaae5acfac0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ad00f0_0;
    %add;
    %assign/vec4 v0xaaaae5ad00f0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaae5acdd70;
T_3 ;
Ewait_0 .event/or E_0xaaaae5ac5630, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaaae5acf900_0, 0, 64;
    %load/vec4 v0xaaaae5ad0350_0;
    %load/vec4 v0xaaaae5ad00f0_0;
    %div;
    %store/vec4 v0xaaaae5ad0430_0, 0, 64;
    %load/vec4 v0xaaaae5acf9e0_0;
    %load/vec4 v0xaaaae5ad0510_0;
    %add;
    %store/vec4 v0xaaaae5ace680_0, 0, 64;
    %load/vec4 v0xaaaae5ad0510_0;
    %load/vec4 v0xaaaae5acf9e0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5ace2b0_0, 0, 64;
    %load/vec4 v0xaaaae5ace760_0;
    %load/vec4 v0xaaaae5ace3e0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae59b6a80_0, 0, 64;
    %load/vec4 v0xaaaae5acf680_0;
    %load/vec4 v0xaaaae5ad00f0_0;
    %mul;
    %store/vec4 v0xaaaae59bd7c0_0, 0, 64;
    %load/vec4 v0xaaaae5acf9e0_0;
    %load/vec4 v0xaaaae5ad0510_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0xaaaae59bd7c0_0;
    %load/vec4 v0xaaaae59b6a80_0;
    %mul;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0xaaaae5ace4c0_0, 0, 64;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaae5acdd70;
T_4 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ad0290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad0510_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5acf9e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ace760_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ace3e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae59a8bd0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae59b2d50_0, 0;
    %load/vec4 v0xaaaae5ace4c0_0;
    %assign/vec4 v0xaaaae5ace5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5acfe70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaae5ad01d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0xaaaae5ad0430_0;
    %assign/vec4 v0xaaaae5ad0510_0, 0;
    %load/vec4 v0xaaaae5acf900_0;
    %assign/vec4 v0xaaaae5acf9e0_0, 0;
    %load/vec4 v0xaaaae5ace680_0;
    %assign/vec4 v0xaaaae5ace760_0, 0;
    %load/vec4 v0xaaaae5ace2b0_0;
    %assign/vec4 v0xaaaae5ace3e0_0, 0;
    %load/vec4 v0xaaaae59b6a80_0;
    %assign/vec4 v0xaaaae59a8bd0_0, 0;
    %load/vec4 v0xaaaae59bd7c0_0;
    %assign/vec4 v0xaaaae59b2d50_0, 0;
    %load/vec4 v0xaaaae5ace4c0_0;
    %assign/vec4 v0xaaaae5ace5a0_0, 0;
    %load/vec4 v0xaaaae5acfe70_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0xaaaae5acfe70_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5acfe70_0, 0;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaae5ad06f0;
T_5 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ad2d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad2bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ad2350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ad2590_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaae5ad2350_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ad2050_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5ad2280_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0xaaaae5ad2350_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ad2350_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5ad2350_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5ad2590_0, 0;
    %load/vec4 v0xaaaae5ad2590_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ad2bc0_0;
    %add;
    %assign/vec4 v0xaaaae5ad2bc0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaae5ad06f0;
T_6 ;
Ewait_1 .event/or E_0xaaaae5ac5b00, E_0x0;
    %wait Ewait_1;
    %alloc S_0xaaaae5a8f910;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %store/vec4 v0xaaaae5ad23f0_0, 0, 64;
    %load/vec4 v0xaaaae5ad2e30_0;
    %load/vec4 v0xaaaae5ad2bc0_0;
    %div;
    %store/vec4 v0xaaaae5ad2f00_0, 0, 64;
    %load/vec4 v0xaaaae5ad24b0_0;
    %load/vec4 v0xaaaae5ad2fc0_0;
    %add;
    %store/vec4 v0xaaaae5ad11f0_0, 0, 64;
    %load/vec4 v0xaaaae5ad2fc0_0;
    %load/vec4 v0xaaaae5ad24b0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5ad0e20_0, 0, 64;
    %load/vec4 v0xaaaae5ad12d0_0;
    %load/vec4 v0xaaaae5ad0f50_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5ad0c80_0, 0, 64;
    %load/vec4 v0xaaaae5ad21b0_0;
    %load/vec4 v0xaaaae5ad2bc0_0;
    %mul;
    %store/vec4 v0xaaaae5ad0aa0_0, 0, 64;
    %load/vec4 v0xaaaae5ad24b0_0;
    %load/vec4 v0xaaaae5ad2fc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0xaaaae5ad0aa0_0;
    %load/vec4 v0xaaaae5ad0c80_0;
    %mul;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0xaaaae5ad1030_0, 0, 64;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaae5ad06f0;
T_7 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ad2d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad2fc0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad24b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad12d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad0f50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad0d40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad0ba0_0, 0;
    %load/vec4 v0xaaaae5ad1030_0;
    %assign/vec4 v0xaaaae5ad1110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ad2940_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaae5ad2ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xaaaae5ad2f00_0;
    %assign/vec4 v0xaaaae5ad2fc0_0, 0;
    %load/vec4 v0xaaaae5ad23f0_0;
    %assign/vec4 v0xaaaae5ad24b0_0, 0;
    %load/vec4 v0xaaaae5ad11f0_0;
    %assign/vec4 v0xaaaae5ad12d0_0, 0;
    %load/vec4 v0xaaaae5ad0e20_0;
    %assign/vec4 v0xaaaae5ad0f50_0, 0;
    %load/vec4 v0xaaaae5ad0c80_0;
    %assign/vec4 v0xaaaae5ad0d40_0, 0;
    %load/vec4 v0xaaaae5ad0aa0_0;
    %assign/vec4 v0xaaaae5ad0ba0_0, 0;
    %load/vec4 v0xaaaae5ad1030_0;
    %assign/vec4 v0xaaaae5ad1110_0, 0;
    %load/vec4 v0xaaaae5ad2940_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v0xaaaae5ad2940_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ad2940_0, 0;
T_7.4 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaae5acda50;
T_8 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ad5190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad4340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ad47a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ad4c00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaae5ad47a0_0;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0xaaaae5ad47a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ad47a0_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5ad47a0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ad4190_0;
    %mul;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5ad4c00_0, 0;
    %load/vec4 v0xaaaae5ad4c00_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ad4340_0;
    %add;
    %assign/vec4 v0xaaaae5ad4340_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaae5acda50;
T_9 ;
Ewait_2 .event/or E_0xaaaae58e6e70, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaaae5ad4190_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5ad4190_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0xaaaae5ad4880_0, 0, 64;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5ad4190_0;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae5ad5690_0, 0, 64;
    %load/vec4 v0xaaaae5ad4b20_0;
    %load/vec4 v0xaaaae5ad4340_0;
    %div;
    %store/vec4 v0xaaaae5ad5770_0, 0, 64;
    %load/vec4 v0xaaaae5ad5690_0;
    %load/vec4 v0xaaaae5ad5770_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0xaaaae5ad5690_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0xaaaae5ad5770_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0xaaaae5ad5580_0, 0, 64;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaaae5acda50;
T_10 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ad5190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad4960_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad5850_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaae5ad4880_0;
    %assign/vec4 v0xaaaae5ad4960_0, 0;
    %load/vec4 v0xaaaae5ad5580_0;
    %assign/vec4 v0xaaaae5ad5850_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaae5acda50;
T_11 ;
Ewait_3 .event/or E_0xaaaae590f6f0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0xaaaae5ad4960_0;
    %load/vec4 v0xaaaae5ad5850_0;
    %add;
    %store/vec4 v0xaaaae5ad3550_0, 0, 64;
    %load/vec4 v0xaaaae5ad5850_0;
    %load/vec4 v0xaaaae5ad4960_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5ad3380_0, 0, 64;
    %load/vec4 v0xaaaae5ad3630_0;
    %load/vec4 v0xaaaae5ad3470_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5ad31a0_0, 0, 64;
    %load/vec4 v0xaaaae5ad4340_0;
    %load/vec4 v0xaaaae5ad32a0_0;
    %mul;
    %store/vec4 v0xaaaae5ad5280_0, 0, 64;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xaaaae5acda50;
T_12 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ad5190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad3630_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad3470_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad32a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad5280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ad5320_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaaae5ad4450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0xaaaae5ad3550_0;
    %assign/vec4 v0xaaaae5ad3630_0, 0;
    %load/vec4 v0xaaaae5ad3380_0;
    %assign/vec4 v0xaaaae5ad3470_0, 0;
    %load/vec4 v0xaaaae5ad31a0_0;
    %assign/vec4 v0xaaaae5ad32a0_0, 0;
    %load/vec4 v0xaaaae5ad5280_0;
    %assign/vec4 v0xaaaae5ad53e0_0, 0;
    %load/vec4 v0xaaaae5ad5320_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_12.4, 5;
    %load/vec4 v0xaaaae5ad5320_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ad5320_0, 0;
T_12.4 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaaae5ad6150;
T_13 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ad88f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad8750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ad7e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ad8120_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaaae5ad7e80_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ad7b60_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5ad7dc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0xaaaae5ad7e80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ad7e80_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5ad7e80_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5ad8120_0, 0;
    %load/vec4 v0xaaaae5ad8120_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ad8750_0;
    %add;
    %assign/vec4 v0xaaaae5ad8750_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaae5ad6150;
T_14 ;
Ewait_4 .event/or E_0xaaaae5ad6510, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaaae5ad7f60_0, 0, 64;
    %load/vec4 v0xaaaae5ad8990_0;
    %load/vec4 v0xaaaae5ad8750_0;
    %div;
    %store/vec4 v0xaaaae5ad8a70_0, 0, 64;
    %load/vec4 v0xaaaae5ad8040_0;
    %load/vec4 v0xaaaae5ad8b50_0;
    %add;
    %store/vec4 v0xaaaae5ad6d00_0, 0, 64;
    %load/vec4 v0xaaaae5ad8b50_0;
    %load/vec4 v0xaaaae5ad8040_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5ad6930_0, 0, 64;
    %load/vec4 v0xaaaae5ad6de0_0;
    %load/vec4 v0xaaaae5ad6a60_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5ad6790_0, 0, 64;
    %load/vec4 v0xaaaae5ad7ce0_0;
    %load/vec4 v0xaaaae5ad8750_0;
    %mul;
    %store/vec4 v0xaaaae5ad65b0_0, 0, 64;
    %load/vec4 v0xaaaae5ad8040_0;
    %load/vec4 v0xaaaae5ad8b50_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0xaaaae5ad65b0_0;
    %load/vec4 v0xaaaae5ad6790_0;
    %mul;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0xaaaae5ad6b40_0, 0, 64;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xaaaae5ad6150;
T_15 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ad88f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad8b50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad8040_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad6de0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad6a60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad6850_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad66b0_0, 0;
    %load/vec4 v0xaaaae5ad6b40_0;
    %assign/vec4 v0xaaaae5ad6c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ad84d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xaaaae5ad8830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0xaaaae5ad8a70_0;
    %assign/vec4 v0xaaaae5ad8b50_0, 0;
    %load/vec4 v0xaaaae5ad7f60_0;
    %assign/vec4 v0xaaaae5ad8040_0, 0;
    %load/vec4 v0xaaaae5ad6d00_0;
    %assign/vec4 v0xaaaae5ad6de0_0, 0;
    %load/vec4 v0xaaaae5ad6930_0;
    %assign/vec4 v0xaaaae5ad6a60_0, 0;
    %load/vec4 v0xaaaae5ad6790_0;
    %assign/vec4 v0xaaaae5ad6850_0, 0;
    %load/vec4 v0xaaaae5ad65b0_0;
    %assign/vec4 v0xaaaae5ad66b0_0, 0;
    %load/vec4 v0xaaaae5ad6b40_0;
    %assign/vec4 v0xaaaae5ad6c20_0, 0;
    %load/vec4 v0xaaaae5ad84d0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_15.4, 5;
    %load/vec4 v0xaaaae5ad84d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ad84d0_0, 0;
T_15.4 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xaaaae5ad8d30;
T_16 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5adb400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5adb260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ada9d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5adac30_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xaaaae5ada9d0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ada6d0_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5ada900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0xaaaae5ada9d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ada9d0_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5ada9d0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5adac30_0, 0;
    %load/vec4 v0xaaaae5adac30_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5adb260_0;
    %add;
    %assign/vec4 v0xaaaae5adb260_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xaaaae5ad8d30;
T_17 ;
Ewait_5 .event/or E_0xaaaae5ad90a0, E_0x0;
    %wait Ewait_5;
    %alloc S_0xaaaae5a8f910;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %store/vec4 v0xaaaae5adaa70_0, 0, 64;
    %load/vec4 v0xaaaae5adb530_0;
    %load/vec4 v0xaaaae5adb260_0;
    %div;
    %store/vec4 v0xaaaae5adb620_0, 0, 64;
    %load/vec4 v0xaaaae5adab50_0;
    %load/vec4 v0xaaaae5adb6e0_0;
    %add;
    %store/vec4 v0xaaaae5ad9870_0, 0, 64;
    %load/vec4 v0xaaaae5adb6e0_0;
    %load/vec4 v0xaaaae5adab50_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5ad94a0_0, 0, 64;
    %load/vec4 v0xaaaae5ad9950_0;
    %load/vec4 v0xaaaae5ad95d0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5ad9300_0, 0, 64;
    %load/vec4 v0xaaaae5ada830_0;
    %load/vec4 v0xaaaae5adb260_0;
    %mul;
    %store/vec4 v0xaaaae5ad9120_0, 0, 64;
    %load/vec4 v0xaaaae5adab50_0;
    %load/vec4 v0xaaaae5adb6e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_17.0, 8;
    %load/vec4 v0xaaaae5ad9120_0;
    %load/vec4 v0xaaaae5ad9300_0;
    %mul;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0xaaaae5ad96b0_0, 0, 64;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xaaaae5ad8d30;
T_18 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5adb400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5adb6e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5adab50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad9950_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad95d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad93c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ad9220_0, 0;
    %load/vec4 v0xaaaae5ad96b0_0;
    %assign/vec4 v0xaaaae5ad9790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5adafe0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xaaaae5adb340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0xaaaae5adb620_0;
    %assign/vec4 v0xaaaae5adb6e0_0, 0;
    %load/vec4 v0xaaaae5adaa70_0;
    %assign/vec4 v0xaaaae5adab50_0, 0;
    %load/vec4 v0xaaaae5ad9870_0;
    %assign/vec4 v0xaaaae5ad9950_0, 0;
    %load/vec4 v0xaaaae5ad94a0_0;
    %assign/vec4 v0xaaaae5ad95d0_0, 0;
    %load/vec4 v0xaaaae5ad9300_0;
    %assign/vec4 v0xaaaae5ad93c0_0, 0;
    %load/vec4 v0xaaaae5ad9120_0;
    %assign/vec4 v0xaaaae5ad9220_0, 0;
    %load/vec4 v0xaaaae5ad96b0_0;
    %assign/vec4 v0xaaaae5ad9790_0, 0;
    %load/vec4 v0xaaaae5adafe0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_18.4, 5;
    %load/vec4 v0xaaaae5adafe0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5adafe0_0, 0;
T_18.4 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xaaaae5ad5d10;
T_19 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5add830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5adcaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5adce60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5add260_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xaaaae5adce60_0;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0xaaaae5adce60_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5adce60_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5adce60_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5adc940_0;
    %mul;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5add260_0, 0;
    %load/vec4 v0xaaaae5add260_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5adcaa0_0;
    %add;
    %assign/vec4 v0xaaaae5adcaa0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xaaaae5ad5d10;
T_20 ;
Ewait_6 .event/or E_0xaaaae5ad60f0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0xaaaae5adc940_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5adc940_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0xaaaae5adcf40_0, 0, 64;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5adc940_0;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae5addce0_0, 0, 64;
    %load/vec4 v0xaaaae5add1c0_0;
    %load/vec4 v0xaaaae5adcaa0_0;
    %div;
    %store/vec4 v0xaaaae5adddc0_0, 0, 64;
    %load/vec4 v0xaaaae5addce0_0;
    %load/vec4 v0xaaaae5adddc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_20.2, 8;
    %load/vec4 v0xaaaae5addce0_0;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %load/vec4 v0xaaaae5adddc0_0;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %store/vec4 v0xaaaae5addbd0_0, 0, 64;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xaaaae5ad5d10;
T_21 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5add830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5add020_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5addea0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xaaaae5adcf40_0;
    %assign/vec4 v0xaaaae5add020_0, 0;
    %load/vec4 v0xaaaae5addbd0_0;
    %assign/vec4 v0xaaaae5addea0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xaaaae5ad5d10;
T_22 ;
Ewait_7 .event/or E_0xaaaae5ad6070, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0xaaaae5add020_0;
    %load/vec4 v0xaaaae5addea0_0;
    %add;
    %store/vec4 v0xaaaae5adbc70_0, 0, 64;
    %load/vec4 v0xaaaae5addea0_0;
    %load/vec4 v0xaaaae5add020_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5adbaa0_0, 0, 64;
    %load/vec4 v0xaaaae5adbd50_0;
    %load/vec4 v0xaaaae5adbb90_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5adb8c0_0, 0, 64;
    %load/vec4 v0xaaaae5adcaa0_0;
    %load/vec4 v0xaaaae5adb9c0_0;
    %mul;
    %store/vec4 v0xaaaae5add8d0_0, 0, 64;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0xaaaae5ad5d10;
T_23 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5add830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5adbd50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5adbb90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5adb9c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5add8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5add970_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xaaaae5adcb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0xaaaae5adbc70_0;
    %assign/vec4 v0xaaaae5adbd50_0, 0;
    %load/vec4 v0xaaaae5adbaa0_0;
    %assign/vec4 v0xaaaae5adbb90_0, 0;
    %load/vec4 v0xaaaae5adb8c0_0;
    %assign/vec4 v0xaaaae5adb9c0_0, 0;
    %load/vec4 v0xaaaae5add8d0_0;
    %assign/vec4 v0xaaaae5adda30_0, 0;
    %load/vec4 v0xaaaae5add970_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_23.4, 5;
    %load/vec4 v0xaaaae5add970_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5add970_0, 0;
T_23.4 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xaaaae5ade780;
T_24 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ae0f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae0de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ae0510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ae07b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaaae5ae0510_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ae01f0_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5ae0450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0xaaaae5ae0510_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ae0510_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5ae0510_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5ae07b0_0, 0;
    %load/vec4 v0xaaaae5ae07b0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ae0de0_0;
    %add;
    %assign/vec4 v0xaaaae5ae0de0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaaae5ade780;
T_25 ;
Ewait_8 .event/or E_0xaaaae5adeb70, E_0x0;
    %wait Ewait_8;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaaae5ae05f0_0, 0, 64;
    %load/vec4 v0xaaaae5ae1020_0;
    %load/vec4 v0xaaaae5ae0de0_0;
    %div;
    %store/vec4 v0xaaaae5ae1100_0, 0, 64;
    %load/vec4 v0xaaaae5ae06d0_0;
    %load/vec4 v0xaaaae5ae11e0_0;
    %add;
    %store/vec4 v0xaaaae5adf390_0, 0, 64;
    %load/vec4 v0xaaaae5ae11e0_0;
    %load/vec4 v0xaaaae5ae06d0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5adefc0_0, 0, 64;
    %load/vec4 v0xaaaae5adf470_0;
    %load/vec4 v0xaaaae5adf0f0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5adedf0_0, 0, 64;
    %load/vec4 v0xaaaae5ae0370_0;
    %load/vec4 v0xaaaae5ae0de0_0;
    %mul;
    %store/vec4 v0xaaaae5adec10_0, 0, 64;
    %load/vec4 v0xaaaae5ae06d0_0;
    %load/vec4 v0xaaaae5ae11e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_25.0, 8;
    %load/vec4 v0xaaaae5adec10_0;
    %load/vec4 v0xaaaae5adedf0_0;
    %mul;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v0xaaaae5adf1d0_0, 0, 64;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xaaaae5ade780;
T_26 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ae0f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae11e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae06d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5adf470_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5adf0f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5adeee0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aded10_0, 0;
    %load/vec4 v0xaaaae5adf1d0_0;
    %assign/vec4 v0xaaaae5adf2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ae0b60_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xaaaae5ae0ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0xaaaae5ae1100_0;
    %assign/vec4 v0xaaaae5ae11e0_0, 0;
    %load/vec4 v0xaaaae5ae05f0_0;
    %assign/vec4 v0xaaaae5ae06d0_0, 0;
    %load/vec4 v0xaaaae5adf390_0;
    %assign/vec4 v0xaaaae5adf470_0, 0;
    %load/vec4 v0xaaaae5adefc0_0;
    %assign/vec4 v0xaaaae5adf0f0_0, 0;
    %load/vec4 v0xaaaae5adedf0_0;
    %assign/vec4 v0xaaaae5adeee0_0, 0;
    %load/vec4 v0xaaaae5adec10_0;
    %assign/vec4 v0xaaaae5aded10_0, 0;
    %load/vec4 v0xaaaae5adf1d0_0;
    %assign/vec4 v0xaaaae5adf2b0_0, 0;
    %load/vec4 v0xaaaae5ae0b60_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_26.4, 5;
    %load/vec4 v0xaaaae5ae0b60_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ae0b60_0, 0;
T_26.4 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xaaaae5ae13c0;
T_27 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ae3ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae3920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ae3090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ae32f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xaaaae5ae3090_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ae2d90_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5ae2fc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0xaaaae5ae3090_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ae3090_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5ae3090_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5ae32f0_0, 0;
    %load/vec4 v0xaaaae5ae32f0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ae3920_0;
    %add;
    %assign/vec4 v0xaaaae5ae3920_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xaaaae5ae13c0;
T_28 ;
Ewait_9 .event/or E_0xaaaae5ae1730, E_0x0;
    %wait Ewait_9;
    %alloc S_0xaaaae5a8f910;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %store/vec4 v0xaaaae5ae3130_0, 0, 64;
    %load/vec4 v0xaaaae5ae3b60_0;
    %load/vec4 v0xaaaae5ae3920_0;
    %div;
    %store/vec4 v0xaaaae5ae3c50_0, 0, 64;
    %load/vec4 v0xaaaae5ae3210_0;
    %load/vec4 v0xaaaae5ae3d10_0;
    %add;
    %store/vec4 v0xaaaae5ae1f30_0, 0, 64;
    %load/vec4 v0xaaaae5ae3d10_0;
    %load/vec4 v0xaaaae5ae3210_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5ae1b60_0, 0, 64;
    %load/vec4 v0xaaaae5ae2010_0;
    %load/vec4 v0xaaaae5ae1c90_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5ae1990_0, 0, 64;
    %load/vec4 v0xaaaae5ae2ef0_0;
    %load/vec4 v0xaaaae5ae3920_0;
    %mul;
    %store/vec4 v0xaaaae5ae17b0_0, 0, 64;
    %load/vec4 v0xaaaae5ae3210_0;
    %load/vec4 v0xaaaae5ae3d10_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0xaaaae5ae17b0_0;
    %load/vec4 v0xaaaae5ae1990_0;
    %mul;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0xaaaae5ae1d70_0, 0, 64;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xaaaae5ae13c0;
T_29 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ae3ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae3d10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae3210_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae2010_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae1c90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae1a80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae18b0_0, 0;
    %load/vec4 v0xaaaae5ae1d70_0;
    %assign/vec4 v0xaaaae5ae1e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ae36a0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xaaaae5ae3a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0xaaaae5ae3c50_0;
    %assign/vec4 v0xaaaae5ae3d10_0, 0;
    %load/vec4 v0xaaaae5ae3130_0;
    %assign/vec4 v0xaaaae5ae3210_0, 0;
    %load/vec4 v0xaaaae5ae1f30_0;
    %assign/vec4 v0xaaaae5ae2010_0, 0;
    %load/vec4 v0xaaaae5ae1b60_0;
    %assign/vec4 v0xaaaae5ae1c90_0, 0;
    %load/vec4 v0xaaaae5ae1990_0;
    %assign/vec4 v0xaaaae5ae1a80_0, 0;
    %load/vec4 v0xaaaae5ae17b0_0;
    %assign/vec4 v0xaaaae5ae18b0_0, 0;
    %load/vec4 v0xaaaae5ae1d70_0;
    %assign/vec4 v0xaaaae5ae1e50_0, 0;
    %load/vec4 v0xaaaae5ae36a0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_29.4, 5;
    %load/vec4 v0xaaaae5ae36a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ae36a0_0, 0;
T_29.4 ;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xaaaae5ade340;
T_30 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ae6000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae5150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ae55b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ae5a70_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0xaaaae5ae55b0_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_30.2, 5;
    %load/vec4 v0xaaaae5ae55b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ae55b0_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5ae55b0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ae4ee0_0;
    %mul;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5ae5a70_0, 0;
    %load/vec4 v0xaaaae5ae5a70_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ae5150_0;
    %add;
    %assign/vec4 v0xaaaae5ae5150_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xaaaae5ade340;
T_31 ;
Ewait_10 .event/or E_0xaaaae5ade720, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0xaaaae5ae4ee0_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5ae4ee0_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0xaaaae5ae5690_0, 0, 64;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5ae4ee0_0;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae5ae64b0_0, 0, 64;
    %load/vec4 v0xaaaae5ae5960_0;
    %load/vec4 v0xaaaae5ae5150_0;
    %div;
    %store/vec4 v0xaaaae5ae6590_0, 0, 64;
    %load/vec4 v0xaaaae5ae64b0_0;
    %load/vec4 v0xaaaae5ae6590_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_31.2, 8;
    %load/vec4 v0xaaaae5ae64b0_0;
    %jmp/1 T_31.3, 8;
T_31.2 ; End of true expr.
    %load/vec4 v0xaaaae5ae6590_0;
    %jmp/0 T_31.3, 8;
 ; End of false expr.
    %blend;
T_31.3;
    %store/vec4 v0xaaaae5ae63a0_0, 0, 64;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0xaaaae5ade340;
T_32 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ae6000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae5770_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae6670_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0xaaaae5ae5690_0;
    %assign/vec4 v0xaaaae5ae5770_0, 0;
    %load/vec4 v0xaaaae5ae63a0_0;
    %assign/vec4 v0xaaaae5ae6670_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0xaaaae5ade340;
T_33 ;
Ewait_11 .event/or E_0xaaaae5ade6a0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0xaaaae5ae5770_0;
    %load/vec4 v0xaaaae5ae6670_0;
    %add;
    %store/vec4 v0xaaaae5ae42a0_0, 0, 64;
    %load/vec4 v0xaaaae5ae6670_0;
    %load/vec4 v0xaaaae5ae5770_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5ae40d0_0, 0, 64;
    %load/vec4 v0xaaaae5ae4380_0;
    %load/vec4 v0xaaaae5ae41c0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5ae3ef0_0, 0, 64;
    %load/vec4 v0xaaaae5ae5150_0;
    %load/vec4 v0xaaaae5ae3ff0_0;
    %mul;
    %store/vec4 v0xaaaae5ae60a0_0, 0, 64;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xaaaae5ade340;
T_34 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ae6000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae4380_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae41c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae3ff0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae60a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ae6140_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xaaaae5ae5260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0xaaaae5ae42a0_0;
    %assign/vec4 v0xaaaae5ae4380_0, 0;
    %load/vec4 v0xaaaae5ae40d0_0;
    %assign/vec4 v0xaaaae5ae41c0_0, 0;
    %load/vec4 v0xaaaae5ae3ef0_0;
    %assign/vec4 v0xaaaae5ae3ff0_0, 0;
    %load/vec4 v0xaaaae5ae60a0_0;
    %assign/vec4 v0xaaaae5ae6200_0, 0;
    %load/vec4 v0xaaaae5ae6140_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_34.4, 5;
    %load/vec4 v0xaaaae5ae6140_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ae6140_0, 0;
T_34.4 ;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xaaaae5ae6f70;
T_35 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ae9820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae9680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ae8db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ae9050_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xaaaae5ae8db0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ae8a90_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5ae8cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0xaaaae5ae8db0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ae8db0_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5ae8db0_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5ae9050_0, 0;
    %load/vec4 v0xaaaae5ae9050_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5ae9680_0;
    %add;
    %assign/vec4 v0xaaaae5ae9680_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xaaaae5ae6f70;
T_36 ;
Ewait_12 .event/or E_0xaaaae5ae7330, E_0x0;
    %wait Ewait_12;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaaae5ae8e90_0, 0, 64;
    %load/vec4 v0xaaaae5ae98c0_0;
    %load/vec4 v0xaaaae5ae9680_0;
    %div;
    %store/vec4 v0xaaaae5ae99a0_0, 0, 64;
    %load/vec4 v0xaaaae5ae8f70_0;
    %load/vec4 v0xaaaae5ae9a80_0;
    %add;
    %store/vec4 v0xaaaae5ae7b20_0, 0, 64;
    %load/vec4 v0xaaaae5ae9a80_0;
    %load/vec4 v0xaaaae5ae8f70_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5ae7750_0, 0, 64;
    %load/vec4 v0xaaaae5ae7c00_0;
    %load/vec4 v0xaaaae5ae7880_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5ae75b0_0, 0, 64;
    %load/vec4 v0xaaaae5ae8c10_0;
    %load/vec4 v0xaaaae5ae9680_0;
    %mul;
    %store/vec4 v0xaaaae5ae73d0_0, 0, 64;
    %load/vec4 v0xaaaae5ae8f70_0;
    %load/vec4 v0xaaaae5ae9a80_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_36.0, 8;
    %load/vec4 v0xaaaae5ae73d0_0;
    %load/vec4 v0xaaaae5ae75b0_0;
    %mul;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0xaaaae5ae7960_0, 0, 64;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0xaaaae5ae6f70;
T_37 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5ae9820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae9a80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae8f70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae7c00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae7880_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae7670_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5ae74d0_0, 0;
    %load/vec4 v0xaaaae5ae7960_0;
    %assign/vec4 v0xaaaae5ae7a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5ae9400_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0xaaaae5ae9760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0xaaaae5ae99a0_0;
    %assign/vec4 v0xaaaae5ae9a80_0, 0;
    %load/vec4 v0xaaaae5ae8e90_0;
    %assign/vec4 v0xaaaae5ae8f70_0, 0;
    %load/vec4 v0xaaaae5ae7b20_0;
    %assign/vec4 v0xaaaae5ae7c00_0, 0;
    %load/vec4 v0xaaaae5ae7750_0;
    %assign/vec4 v0xaaaae5ae7880_0, 0;
    %load/vec4 v0xaaaae5ae75b0_0;
    %assign/vec4 v0xaaaae5ae7670_0, 0;
    %load/vec4 v0xaaaae5ae73d0_0;
    %assign/vec4 v0xaaaae5ae74d0_0, 0;
    %load/vec4 v0xaaaae5ae7960_0;
    %assign/vec4 v0xaaaae5ae7a40_0, 0;
    %load/vec4 v0xaaaae5ae9400_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_37.4, 5;
    %load/vec4 v0xaaaae5ae9400_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5ae9400_0, 0;
T_37.4 ;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0xaaaae5ae9c60;
T_38 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5aec330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aec190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5aeb900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5aebb60_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0xaaaae5aeb900_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5aeb600_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5aeb830_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0xaaaae5aeb900_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5aeb900_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5aeb900_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5aebb60_0, 0;
    %load/vec4 v0xaaaae5aebb60_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5aec190_0;
    %add;
    %assign/vec4 v0xaaaae5aec190_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xaaaae5ae9c60;
T_39 ;
Ewait_13 .event/or E_0xaaaae5ae9fd0, E_0x0;
    %wait Ewait_13;
    %alloc S_0xaaaae5a8f910;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %store/vec4 v0xaaaae5aeb9a0_0, 0, 64;
    %load/vec4 v0xaaaae5aec3d0_0;
    %load/vec4 v0xaaaae5aec190_0;
    %div;
    %store/vec4 v0xaaaae5aec4c0_0, 0, 64;
    %load/vec4 v0xaaaae5aeba80_0;
    %load/vec4 v0xaaaae5aec580_0;
    %add;
    %store/vec4 v0xaaaae5aea7a0_0, 0, 64;
    %load/vec4 v0xaaaae5aec580_0;
    %load/vec4 v0xaaaae5aeba80_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5aea3d0_0, 0, 64;
    %load/vec4 v0xaaaae5aea880_0;
    %load/vec4 v0xaaaae5aea500_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5aea230_0, 0, 64;
    %load/vec4 v0xaaaae5aeb760_0;
    %load/vec4 v0xaaaae5aec190_0;
    %mul;
    %store/vec4 v0xaaaae5aea050_0, 0, 64;
    %load/vec4 v0xaaaae5aeba80_0;
    %load/vec4 v0xaaaae5aec580_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_39.0, 8;
    %load/vec4 v0xaaaae5aea050_0;
    %load/vec4 v0xaaaae5aea230_0;
    %mul;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0xaaaae5aea5e0_0, 0, 64;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0xaaaae5ae9c60;
T_40 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5aec330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aec580_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aeba80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aea880_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aea500_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aea2f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aea150_0, 0;
    %load/vec4 v0xaaaae5aea5e0_0;
    %assign/vec4 v0xaaaae5aea6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5aebf10_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0xaaaae5aec270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0xaaaae5aec4c0_0;
    %assign/vec4 v0xaaaae5aec580_0, 0;
    %load/vec4 v0xaaaae5aeb9a0_0;
    %assign/vec4 v0xaaaae5aeba80_0, 0;
    %load/vec4 v0xaaaae5aea7a0_0;
    %assign/vec4 v0xaaaae5aea880_0, 0;
    %load/vec4 v0xaaaae5aea3d0_0;
    %assign/vec4 v0xaaaae5aea500_0, 0;
    %load/vec4 v0xaaaae5aea230_0;
    %assign/vec4 v0xaaaae5aea2f0_0, 0;
    %load/vec4 v0xaaaae5aea050_0;
    %assign/vec4 v0xaaaae5aea150_0, 0;
    %load/vec4 v0xaaaae5aea5e0_0;
    %assign/vec4 v0xaaaae5aea6c0_0, 0;
    %load/vec4 v0xaaaae5aebf10_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_40.4, 5;
    %load/vec4 v0xaaaae5aebf10_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5aebf10_0, 0;
T_40.4 ;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0xaaaae5ae6b30;
T_41 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5aee6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aed8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5aedd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5aee130_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0xaaaae5aedd10_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_41.2, 5;
    %load/vec4 v0xaaaae5aedd10_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5aedd10_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5aedd10_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5aed750_0;
    %mul;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5aee130_0, 0;
    %load/vec4 v0xaaaae5aee130_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5aed8b0_0;
    %add;
    %assign/vec4 v0xaaaae5aed8b0_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xaaaae5ae6b30;
T_42 ;
Ewait_14 .event/or E_0xaaaae5ae6f10, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0xaaaae5aed750_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5aed750_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v0xaaaae5aeddf0_0, 0, 64;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5aed750_0;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae5aeeb70_0, 0, 64;
    %load/vec4 v0xaaaae5aee070_0;
    %load/vec4 v0xaaaae5aed8b0_0;
    %div;
    %store/vec4 v0xaaaae5aeec50_0, 0, 64;
    %load/vec4 v0xaaaae5aeeb70_0;
    %load/vec4 v0xaaaae5aeec50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_42.2, 8;
    %load/vec4 v0xaaaae5aeeb70_0;
    %jmp/1 T_42.3, 8;
T_42.2 ; End of true expr.
    %load/vec4 v0xaaaae5aeec50_0;
    %jmp/0 T_42.3, 8;
 ; End of false expr.
    %blend;
T_42.3;
    %store/vec4 v0xaaaae5aeea60_0, 0, 64;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0xaaaae5ae6b30;
T_43 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5aee6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aeded0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aeed30_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0xaaaae5aeddf0_0;
    %assign/vec4 v0xaaaae5aeded0_0, 0;
    %load/vec4 v0xaaaae5aeea60_0;
    %assign/vec4 v0xaaaae5aeed30_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xaaaae5ae6b30;
T_44 ;
Ewait_15 .event/or E_0xaaaae5ae6e90, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0xaaaae5aeded0_0;
    %load/vec4 v0xaaaae5aeed30_0;
    %add;
    %store/vec4 v0xaaaae5aecb10_0, 0, 64;
    %load/vec4 v0xaaaae5aeed30_0;
    %load/vec4 v0xaaaae5aeded0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5aec940_0, 0, 64;
    %load/vec4 v0xaaaae5aecbf0_0;
    %load/vec4 v0xaaaae5aeca30_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5aec760_0, 0, 64;
    %load/vec4 v0xaaaae5aed8b0_0;
    %load/vec4 v0xaaaae5aec860_0;
    %mul;
    %store/vec4 v0xaaaae5aee760_0, 0, 64;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0xaaaae5ae6b30;
T_45 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5aee6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aecbf0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aeca30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aec860_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aee760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5aee800_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0xaaaae5aed9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0xaaaae5aecb10_0;
    %assign/vec4 v0xaaaae5aecbf0_0, 0;
    %load/vec4 v0xaaaae5aec940_0;
    %assign/vec4 v0xaaaae5aeca30_0, 0;
    %load/vec4 v0xaaaae5aec760_0;
    %assign/vec4 v0xaaaae5aec860_0, 0;
    %load/vec4 v0xaaaae5aee760_0;
    %assign/vec4 v0xaaaae5aee8c0_0, 0;
    %load/vec4 v0xaaaae5aee800_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_45.4, 5;
    %load/vec4 v0xaaaae5aee800_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5aee800_0, 0;
T_45.4 ;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0xaaaae5aef680;
T_46 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5af1e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af1c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5af13b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5af1650_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0xaaaae5af13b0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5af1090_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5af12f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0xaaaae5af13b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5af13b0_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5af13b0_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5af1650_0, 0;
    %load/vec4 v0xaaaae5af1650_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5af1c80_0;
    %add;
    %assign/vec4 v0xaaaae5af1c80_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0xaaaae5aef680;
T_47 ;
Ewait_16 .event/or E_0xaaaae5aefa40, E_0x0;
    %wait Ewait_16;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaaae5af1490_0, 0, 64;
    %load/vec4 v0xaaaae5af1ec0_0;
    %load/vec4 v0xaaaae5af1c80_0;
    %div;
    %store/vec4 v0xaaaae5af1fa0_0, 0, 64;
    %load/vec4 v0xaaaae5af1570_0;
    %load/vec4 v0xaaaae5af2080_0;
    %add;
    %store/vec4 v0xaaaae5af0230_0, 0, 64;
    %load/vec4 v0xaaaae5af2080_0;
    %load/vec4 v0xaaaae5af1570_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5aefe60_0, 0, 64;
    %load/vec4 v0xaaaae5af0310_0;
    %load/vec4 v0xaaaae5aeff90_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5aefcc0_0, 0, 64;
    %load/vec4 v0xaaaae5af1210_0;
    %load/vec4 v0xaaaae5af1c80_0;
    %mul;
    %store/vec4 v0xaaaae5aefae0_0, 0, 64;
    %load/vec4 v0xaaaae5af1570_0;
    %load/vec4 v0xaaaae5af2080_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_47.0, 8;
    %load/vec4 v0xaaaae5aefae0_0;
    %load/vec4 v0xaaaae5aefcc0_0;
    %mul;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0xaaaae5af0070_0, 0, 64;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0xaaaae5aef680;
T_48 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5af1e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af2080_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af1570_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af0310_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aeff90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aefd80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aefbe0_0, 0;
    %load/vec4 v0xaaaae5af0070_0;
    %assign/vec4 v0xaaaae5af0150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5af1a00_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0xaaaae5af1d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0xaaaae5af1fa0_0;
    %assign/vec4 v0xaaaae5af2080_0, 0;
    %load/vec4 v0xaaaae5af1490_0;
    %assign/vec4 v0xaaaae5af1570_0, 0;
    %load/vec4 v0xaaaae5af0230_0;
    %assign/vec4 v0xaaaae5af0310_0, 0;
    %load/vec4 v0xaaaae5aefe60_0;
    %assign/vec4 v0xaaaae5aeff90_0, 0;
    %load/vec4 v0xaaaae5aefcc0_0;
    %assign/vec4 v0xaaaae5aefd80_0, 0;
    %load/vec4 v0xaaaae5aefae0_0;
    %assign/vec4 v0xaaaae5aefbe0_0, 0;
    %load/vec4 v0xaaaae5af0070_0;
    %assign/vec4 v0xaaaae5af0150_0, 0;
    %load/vec4 v0xaaaae5af1a00_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_48.4, 5;
    %load/vec4 v0xaaaae5af1a00_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5af1a00_0, 0;
T_48.4 ;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0xaaaae5af2260;
T_49 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5af4960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af47c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5af3f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5af4190_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0xaaaae5af3f30_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5af3c30_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5af3e60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0xaaaae5af3f30_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5af3f30_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5af3f30_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5af4190_0, 0;
    %load/vec4 v0xaaaae5af4190_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5af47c0_0;
    %add;
    %assign/vec4 v0xaaaae5af47c0_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0xaaaae5af2260;
T_50 ;
Ewait_17 .event/or E_0xaaaae5af25d0, E_0x0;
    %wait Ewait_17;
    %alloc S_0xaaaae5a8f910;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %store/vec4 v0xaaaae5af3fd0_0, 0, 64;
    %load/vec4 v0xaaaae5af4a00_0;
    %load/vec4 v0xaaaae5af47c0_0;
    %div;
    %store/vec4 v0xaaaae5af4af0_0, 0, 64;
    %load/vec4 v0xaaaae5af40b0_0;
    %load/vec4 v0xaaaae5af4bb0_0;
    %add;
    %store/vec4 v0xaaaae5af2dd0_0, 0, 64;
    %load/vec4 v0xaaaae5af4bb0_0;
    %load/vec4 v0xaaaae5af40b0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5af2a00_0, 0, 64;
    %load/vec4 v0xaaaae5af2eb0_0;
    %load/vec4 v0xaaaae5af2b30_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5af2830_0, 0, 64;
    %load/vec4 v0xaaaae5af3d90_0;
    %load/vec4 v0xaaaae5af47c0_0;
    %mul;
    %store/vec4 v0xaaaae5af2650_0, 0, 64;
    %load/vec4 v0xaaaae5af40b0_0;
    %load/vec4 v0xaaaae5af4bb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_50.0, 8;
    %load/vec4 v0xaaaae5af2650_0;
    %load/vec4 v0xaaaae5af2830_0;
    %mul;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0xaaaae5af2c10_0, 0, 64;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xaaaae5af2260;
T_51 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5af4960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af4bb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af40b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af2eb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af2b30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af2920_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af2750_0, 0;
    %load/vec4 v0xaaaae5af2c10_0;
    %assign/vec4 v0xaaaae5af2cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5af4540_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0xaaaae5af48a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0xaaaae5af4af0_0;
    %assign/vec4 v0xaaaae5af4bb0_0, 0;
    %load/vec4 v0xaaaae5af3fd0_0;
    %assign/vec4 v0xaaaae5af40b0_0, 0;
    %load/vec4 v0xaaaae5af2dd0_0;
    %assign/vec4 v0xaaaae5af2eb0_0, 0;
    %load/vec4 v0xaaaae5af2a00_0;
    %assign/vec4 v0xaaaae5af2b30_0, 0;
    %load/vec4 v0xaaaae5af2830_0;
    %assign/vec4 v0xaaaae5af2920_0, 0;
    %load/vec4 v0xaaaae5af2650_0;
    %assign/vec4 v0xaaaae5af2750_0, 0;
    %load/vec4 v0xaaaae5af2c10_0;
    %assign/vec4 v0xaaaae5af2cf0_0, 0;
    %load/vec4 v0xaaaae5af4540_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_51.4, 5;
    %load/vec4 v0xaaaae5af4540_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5af4540_0, 0;
T_51.4 ;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0xaaaae5aef240;
T_52 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5af6cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af5ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5af6340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5af6760_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0xaaaae5af6340_0;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_52.2, 5;
    %load/vec4 v0xaaaae5af6340_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5af6340_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5af6340_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5af5d80_0;
    %mul;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5af6760_0, 0;
    %load/vec4 v0xaaaae5af6760_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5af5ee0_0;
    %add;
    %assign/vec4 v0xaaaae5af5ee0_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0xaaaae5aef240;
T_53 ;
Ewait_18 .event/or E_0xaaaae5aef620, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0xaaaae5af5d80_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5af5d80_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0xaaaae5af6420_0, 0, 64;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5af5d80_0;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae5af7150_0, 0, 64;
    %load/vec4 v0xaaaae5af66a0_0;
    %load/vec4 v0xaaaae5af5ee0_0;
    %div;
    %store/vec4 v0xaaaae5af7230_0, 0, 64;
    %load/vec4 v0xaaaae5af7150_0;
    %load/vec4 v0xaaaae5af7230_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_53.2, 8;
    %load/vec4 v0xaaaae5af7150_0;
    %jmp/1 T_53.3, 8;
T_53.2 ; End of true expr.
    %load/vec4 v0xaaaae5af7230_0;
    %jmp/0 T_53.3, 8;
 ; End of false expr.
    %blend;
T_53.3;
    %store/vec4 v0xaaaae5af7090_0, 0, 64;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0xaaaae5aef240;
T_54 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5af6cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af6500_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af7310_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0xaaaae5af6420_0;
    %assign/vec4 v0xaaaae5af6500_0, 0;
    %load/vec4 v0xaaaae5af7090_0;
    %assign/vec4 v0xaaaae5af7310_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0xaaaae5aef240;
T_55 ;
Ewait_19 .event/or E_0xaaaae5aef5a0, E_0x0;
    %wait Ewait_19;
    %load/vec4 v0xaaaae5af6500_0;
    %load/vec4 v0xaaaae5af7310_0;
    %add;
    %store/vec4 v0xaaaae5af5140_0, 0, 64;
    %load/vec4 v0xaaaae5af7310_0;
    %load/vec4 v0xaaaae5af6500_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5af4f70_0, 0, 64;
    %load/vec4 v0xaaaae5af5220_0;
    %load/vec4 v0xaaaae5af5060_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5af4d90_0, 0, 64;
    %load/vec4 v0xaaaae5af5ee0_0;
    %load/vec4 v0xaaaae5af4e90_0;
    %mul;
    %store/vec4 v0xaaaae5af6d90_0, 0, 64;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0xaaaae5aef240;
T_56 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5af6cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af5220_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af5060_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af4e90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af6d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5af6e30_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0xaaaae5af5ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0xaaaae5af5140_0;
    %assign/vec4 v0xaaaae5af5220_0, 0;
    %load/vec4 v0xaaaae5af4f70_0;
    %assign/vec4 v0xaaaae5af5060_0, 0;
    %load/vec4 v0xaaaae5af4d90_0;
    %assign/vec4 v0xaaaae5af4e90_0, 0;
    %load/vec4 v0xaaaae5af6d90_0;
    %assign/vec4 v0xaaaae5af6ef0_0, 0;
    %load/vec4 v0xaaaae5af6e30_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_56.4, 5;
    %load/vec4 v0xaaaae5af6e30_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5af6e30_0, 0;
T_56.4 ;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0xaaaae5af7bc0;
T_57 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5afa390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afa1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5af9920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5af9bc0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0xaaaae5af9920_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5af9600_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5af9860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0xaaaae5af9920_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5af9920_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5af9920_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5af9bc0_0, 0;
    %load/vec4 v0xaaaae5af9bc0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5afa1f0_0;
    %add;
    %assign/vec4 v0xaaaae5afa1f0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0xaaaae5af7bc0;
T_58 ;
Ewait_20 .event/or E_0xaaaae5af7f80, E_0x0;
    %wait Ewait_20;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaaae5af9a00_0, 0, 64;
    %load/vec4 v0xaaaae5afa430_0;
    %load/vec4 v0xaaaae5afa1f0_0;
    %div;
    %store/vec4 v0xaaaae5afa510_0, 0, 64;
    %load/vec4 v0xaaaae5af9ae0_0;
    %load/vec4 v0xaaaae5afa5f0_0;
    %add;
    %store/vec4 v0xaaaae5af87a0_0, 0, 64;
    %load/vec4 v0xaaaae5afa5f0_0;
    %load/vec4 v0xaaaae5af9ae0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5af83d0_0, 0, 64;
    %load/vec4 v0xaaaae5af8880_0;
    %load/vec4 v0xaaaae5af8500_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5af8200_0, 0, 64;
    %load/vec4 v0xaaaae5af9780_0;
    %load/vec4 v0xaaaae5afa1f0_0;
    %mul;
    %store/vec4 v0xaaaae5af8020_0, 0, 64;
    %load/vec4 v0xaaaae5af9ae0_0;
    %load/vec4 v0xaaaae5afa5f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_58.0, 8;
    %load/vec4 v0xaaaae5af8020_0;
    %load/vec4 v0xaaaae5af8200_0;
    %mul;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0xaaaae5af85e0_0, 0, 64;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0xaaaae5af7bc0;
T_59 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5afa390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afa5f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af9ae0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af8880_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af8500_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af82f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5af8120_0, 0;
    %load/vec4 v0xaaaae5af85e0_0;
    %assign/vec4 v0xaaaae5af86c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5af9f70_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0xaaaae5afa2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0xaaaae5afa510_0;
    %assign/vec4 v0xaaaae5afa5f0_0, 0;
    %load/vec4 v0xaaaae5af9a00_0;
    %assign/vec4 v0xaaaae5af9ae0_0, 0;
    %load/vec4 v0xaaaae5af87a0_0;
    %assign/vec4 v0xaaaae5af8880_0, 0;
    %load/vec4 v0xaaaae5af83d0_0;
    %assign/vec4 v0xaaaae5af8500_0, 0;
    %load/vec4 v0xaaaae5af8200_0;
    %assign/vec4 v0xaaaae5af82f0_0, 0;
    %load/vec4 v0xaaaae5af8020_0;
    %assign/vec4 v0xaaaae5af8120_0, 0;
    %load/vec4 v0xaaaae5af85e0_0;
    %assign/vec4 v0xaaaae5af86c0_0, 0;
    %load/vec4 v0xaaaae5af9f70_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_59.4, 5;
    %load/vec4 v0xaaaae5af9f70_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5af9f70_0, 0;
T_59.4 ;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xaaaae5afa7d0;
T_60 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5afd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afcf40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5afc6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5afc910_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0xaaaae5afc6b0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5afc1a0_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5afc5e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0xaaaae5afc6b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5afc6b0_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5afc6b0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5afc910_0, 0;
    %load/vec4 v0xaaaae5afc910_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5afcf40_0;
    %add;
    %assign/vec4 v0xaaaae5afcf40_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0xaaaae5afa7d0;
T_61 ;
Ewait_21 .event/or E_0xaaaae5afab40, E_0x0;
    %wait Ewait_21;
    %alloc S_0xaaaae5a8f910;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %store/vec4 v0xaaaae5afc750_0, 0, 64;
    %load/vec4 v0xaaaae5afd390_0;
    %load/vec4 v0xaaaae5afcf40_0;
    %div;
    %store/vec4 v0xaaaae5afd480_0, 0, 64;
    %load/vec4 v0xaaaae5afc830_0;
    %load/vec4 v0xaaaae5afd540_0;
    %add;
    %store/vec4 v0xaaaae5afb340_0, 0, 64;
    %load/vec4 v0xaaaae5afd540_0;
    %load/vec4 v0xaaaae5afc830_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5afaf70_0, 0, 64;
    %load/vec4 v0xaaaae5afb420_0;
    %load/vec4 v0xaaaae5afb0a0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5afada0_0, 0, 64;
    %load/vec4 v0xaaaae5afc510_0;
    %load/vec4 v0xaaaae5afcf40_0;
    %mul;
    %store/vec4 v0xaaaae5afabc0_0, 0, 64;
    %load/vec4 v0xaaaae5afc830_0;
    %load/vec4 v0xaaaae5afd540_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_61.0, 8;
    %load/vec4 v0xaaaae5afabc0_0;
    %load/vec4 v0xaaaae5afada0_0;
    %mul;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %store/vec4 v0xaaaae5afb180_0, 0, 64;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0xaaaae5afa7d0;
T_62 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5afd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afd540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afc830_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afb420_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afb0a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afae90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afacc0_0, 0;
    %load/vec4 v0xaaaae5afb180_0;
    %assign/vec4 v0xaaaae5afb260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5afccc0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0xaaaae5afd020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0xaaaae5afd480_0;
    %assign/vec4 v0xaaaae5afd540_0, 0;
    %load/vec4 v0xaaaae5afc750_0;
    %assign/vec4 v0xaaaae5afc830_0, 0;
    %load/vec4 v0xaaaae5afb340_0;
    %assign/vec4 v0xaaaae5afb420_0, 0;
    %load/vec4 v0xaaaae5afaf70_0;
    %assign/vec4 v0xaaaae5afb0a0_0, 0;
    %load/vec4 v0xaaaae5afada0_0;
    %assign/vec4 v0xaaaae5afae90_0, 0;
    %load/vec4 v0xaaaae5afabc0_0;
    %assign/vec4 v0xaaaae5afacc0_0, 0;
    %load/vec4 v0xaaaae5afb180_0;
    %assign/vec4 v0xaaaae5afb260_0, 0;
    %load/vec4 v0xaaaae5afccc0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_62.4, 5;
    %load/vec4 v0xaaaae5afccc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5afccc0_0, 0;
T_62.4 ;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0xaaaae5af7780;
T_63 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5aff680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afe870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5afecd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5aff0f0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0xaaaae5afecd0_0;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_63.2, 5;
    %load/vec4 v0xaaaae5afecd0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5afecd0_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5afecd0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5afe710_0;
    %mul;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5aff0f0_0, 0;
    %load/vec4 v0xaaaae5aff0f0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5afe870_0;
    %add;
    %assign/vec4 v0xaaaae5afe870_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0xaaaae5af7780;
T_64 ;
Ewait_22 .event/or E_0xaaaae5af7b60, E_0x0;
    %wait Ewait_22;
    %load/vec4 v0xaaaae5afe710_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_64.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_64.1, 8;
T_64.0 ; End of true expr.
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5afe710_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %jmp/0 T_64.1, 8;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0xaaaae5afedb0_0, 0, 64;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5afe710_0;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae5affb30_0, 0, 64;
    %load/vec4 v0xaaaae5aff030_0;
    %load/vec4 v0xaaaae5afe870_0;
    %div;
    %store/vec4 v0xaaaae5affc10_0, 0, 64;
    %load/vec4 v0xaaaae5affb30_0;
    %load/vec4 v0xaaaae5affc10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_64.2, 8;
    %load/vec4 v0xaaaae5affb30_0;
    %jmp/1 T_64.3, 8;
T_64.2 ; End of true expr.
    %load/vec4 v0xaaaae5affc10_0;
    %jmp/0 T_64.3, 8;
 ; End of false expr.
    %blend;
T_64.3;
    %store/vec4 v0xaaaae5affa20_0, 0, 64;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0xaaaae5af7780;
T_65 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5aff680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afee90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5affcf0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0xaaaae5afedb0_0;
    %assign/vec4 v0xaaaae5afee90_0, 0;
    %load/vec4 v0xaaaae5affa20_0;
    %assign/vec4 v0xaaaae5affcf0_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0xaaaae5af7780;
T_66 ;
Ewait_23 .event/or E_0xaaaae5af7ae0, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0xaaaae5afee90_0;
    %load/vec4 v0xaaaae5affcf0_0;
    %add;
    %store/vec4 v0xaaaae5afdad0_0, 0, 64;
    %load/vec4 v0xaaaae5affcf0_0;
    %load/vec4 v0xaaaae5afee90_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5afd900_0, 0, 64;
    %load/vec4 v0xaaaae5afdbb0_0;
    %load/vec4 v0xaaaae5afd9f0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5afd720_0, 0, 64;
    %load/vec4 v0xaaaae5afe870_0;
    %load/vec4 v0xaaaae5afd820_0;
    %mul;
    %store/vec4 v0xaaaae5aff720_0, 0, 64;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0xaaaae5af7780;
T_67 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5aff680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afdbb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afd9f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5afd820_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5aff720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5aff7c0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0xaaaae5afe980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0xaaaae5afdad0_0;
    %assign/vec4 v0xaaaae5afdbb0_0, 0;
    %load/vec4 v0xaaaae5afd900_0;
    %assign/vec4 v0xaaaae5afd9f0_0, 0;
    %load/vec4 v0xaaaae5afd720_0;
    %assign/vec4 v0xaaaae5afd820_0, 0;
    %load/vec4 v0xaaaae5aff720_0;
    %assign/vec4 v0xaaaae5aff880_0, 0;
    %load/vec4 v0xaaaae5aff7c0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_67.4, 5;
    %load/vec4 v0xaaaae5aff7c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5aff7c0_0, 0;
T_67.4 ;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0xaaaae5b005f0;
T_68 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b02dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b02c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b02350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b025f0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0xaaaae5b02350_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b02030_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5b02290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0xaaaae5b02350_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b02350_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b02350_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5b025f0_0, 0;
    %load/vec4 v0xaaaae5b025f0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b02c20_0;
    %add;
    %assign/vec4 v0xaaaae5b02c20_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0xaaaae5b005f0;
T_69 ;
Ewait_24 .event/or E_0xaaaae5b009b0, E_0x0;
    %wait Ewait_24;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaaae5b02430_0, 0, 64;
    %load/vec4 v0xaaaae5b02e60_0;
    %load/vec4 v0xaaaae5b02c20_0;
    %div;
    %store/vec4 v0xaaaae5b02f40_0, 0, 64;
    %load/vec4 v0xaaaae5b02510_0;
    %load/vec4 v0xaaaae5b03020_0;
    %add;
    %store/vec4 v0xaaaae5b011d0_0, 0, 64;
    %load/vec4 v0xaaaae5b03020_0;
    %load/vec4 v0xaaaae5b02510_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5b00e00_0, 0, 64;
    %load/vec4 v0xaaaae5b012b0_0;
    %load/vec4 v0xaaaae5b00f30_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5b00c30_0, 0, 64;
    %load/vec4 v0xaaaae5b021b0_0;
    %load/vec4 v0xaaaae5b02c20_0;
    %mul;
    %store/vec4 v0xaaaae5b00a50_0, 0, 64;
    %load/vec4 v0xaaaae5b02510_0;
    %load/vec4 v0xaaaae5b03020_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_69.0, 8;
    %load/vec4 v0xaaaae5b00a50_0;
    %load/vec4 v0xaaaae5b00c30_0;
    %mul;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0xaaaae5b01010_0, 0, 64;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0xaaaae5b005f0;
T_70 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b02dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b03020_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b02510_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b012b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b00f30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b00d20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b00b50_0, 0;
    %load/vec4 v0xaaaae5b01010_0;
    %assign/vec4 v0xaaaae5b010f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b029a0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0xaaaae5b02d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0xaaaae5b02f40_0;
    %assign/vec4 v0xaaaae5b03020_0, 0;
    %load/vec4 v0xaaaae5b02430_0;
    %assign/vec4 v0xaaaae5b02510_0, 0;
    %load/vec4 v0xaaaae5b011d0_0;
    %assign/vec4 v0xaaaae5b012b0_0, 0;
    %load/vec4 v0xaaaae5b00e00_0;
    %assign/vec4 v0xaaaae5b00f30_0, 0;
    %load/vec4 v0xaaaae5b00c30_0;
    %assign/vec4 v0xaaaae5b00d20_0, 0;
    %load/vec4 v0xaaaae5b00a50_0;
    %assign/vec4 v0xaaaae5b00b50_0, 0;
    %load/vec4 v0xaaaae5b01010_0;
    %assign/vec4 v0xaaaae5b010f0_0, 0;
    %load/vec4 v0xaaaae5b029a0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_70.4, 5;
    %load/vec4 v0xaaaae5b029a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b029a0_0, 0;
T_70.4 ;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0xaaaae5b03200;
T_71 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b05900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b05760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b04ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b05130_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0xaaaae5b04ed0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b04bd0_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5b04e00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0xaaaae5b04ed0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b04ed0_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b04ed0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5b05130_0, 0;
    %load/vec4 v0xaaaae5b05130_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b05760_0;
    %add;
    %assign/vec4 v0xaaaae5b05760_0, 0;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0xaaaae5b03200;
T_72 ;
Ewait_25 .event/or E_0xaaaae5b03570, E_0x0;
    %wait Ewait_25;
    %alloc S_0xaaaae5a8f910;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %store/vec4 v0xaaaae5b04f70_0, 0, 64;
    %load/vec4 v0xaaaae5b059a0_0;
    %load/vec4 v0xaaaae5b05760_0;
    %div;
    %store/vec4 v0xaaaae5b05a90_0, 0, 64;
    %load/vec4 v0xaaaae5b05050_0;
    %load/vec4 v0xaaaae5b05b50_0;
    %add;
    %store/vec4 v0xaaaae5b03d70_0, 0, 64;
    %load/vec4 v0xaaaae5b05b50_0;
    %load/vec4 v0xaaaae5b05050_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5b039a0_0, 0, 64;
    %load/vec4 v0xaaaae5b03e50_0;
    %load/vec4 v0xaaaae5b03ad0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5b037d0_0, 0, 64;
    %load/vec4 v0xaaaae5b04d30_0;
    %load/vec4 v0xaaaae5b05760_0;
    %mul;
    %store/vec4 v0xaaaae5b035f0_0, 0, 64;
    %load/vec4 v0xaaaae5b05050_0;
    %load/vec4 v0xaaaae5b05b50_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_72.0, 8;
    %load/vec4 v0xaaaae5b035f0_0;
    %load/vec4 v0xaaaae5b037d0_0;
    %mul;
    %jmp/1 T_72.1, 8;
T_72.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_72.1, 8;
 ; End of false expr.
    %blend;
T_72.1;
    %store/vec4 v0xaaaae5b03bb0_0, 0, 64;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0xaaaae5b03200;
T_73 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b05900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b05b50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b05050_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b03e50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b03ad0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b038c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b036f0_0, 0;
    %load/vec4 v0xaaaae5b03bb0_0;
    %assign/vec4 v0xaaaae5b03c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b054e0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0xaaaae5b05840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0xaaaae5b05a90_0;
    %assign/vec4 v0xaaaae5b05b50_0, 0;
    %load/vec4 v0xaaaae5b04f70_0;
    %assign/vec4 v0xaaaae5b05050_0, 0;
    %load/vec4 v0xaaaae5b03d70_0;
    %assign/vec4 v0xaaaae5b03e50_0, 0;
    %load/vec4 v0xaaaae5b039a0_0;
    %assign/vec4 v0xaaaae5b03ad0_0, 0;
    %load/vec4 v0xaaaae5b037d0_0;
    %assign/vec4 v0xaaaae5b038c0_0, 0;
    %load/vec4 v0xaaaae5b035f0_0;
    %assign/vec4 v0xaaaae5b036f0_0, 0;
    %load/vec4 v0xaaaae5b03bb0_0;
    %assign/vec4 v0xaaaae5b03c90_0, 0;
    %load/vec4 v0xaaaae5b054e0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_73.4, 5;
    %load/vec4 v0xaaaae5b054e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b054e0_0, 0;
T_73.4 ;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0xaaaae5b001b0;
T_74 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b07c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b06e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b072e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b07700_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0xaaaae5b072e0_0;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_74.2, 5;
    %load/vec4 v0xaaaae5b072e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b072e0_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b072e0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b06d20_0;
    %mul;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5b07700_0, 0;
    %load/vec4 v0xaaaae5b07700_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b06e80_0;
    %add;
    %assign/vec4 v0xaaaae5b06e80_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0xaaaae5b001b0;
T_75 ;
Ewait_26 .event/or E_0xaaaae5b00590, E_0x0;
    %wait Ewait_26;
    %load/vec4 v0xaaaae5b06d20_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b06d20_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %store/vec4 v0xaaaae5b073c0_0, 0, 64;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b06d20_0;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae5b08140_0, 0, 64;
    %load/vec4 v0xaaaae5b07640_0;
    %load/vec4 v0xaaaae5b06e80_0;
    %div;
    %store/vec4 v0xaaaae5b08220_0, 0, 64;
    %load/vec4 v0xaaaae5b08140_0;
    %load/vec4 v0xaaaae5b08220_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_75.2, 8;
    %load/vec4 v0xaaaae5b08140_0;
    %jmp/1 T_75.3, 8;
T_75.2 ; End of true expr.
    %load/vec4 v0xaaaae5b08220_0;
    %jmp/0 T_75.3, 8;
 ; End of false expr.
    %blend;
T_75.3;
    %store/vec4 v0xaaaae5b08030_0, 0, 64;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0xaaaae5b001b0;
T_76 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b07c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b074a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b08300_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0xaaaae5b073c0_0;
    %assign/vec4 v0xaaaae5b074a0_0, 0;
    %load/vec4 v0xaaaae5b08030_0;
    %assign/vec4 v0xaaaae5b08300_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0xaaaae5b001b0;
T_77 ;
Ewait_27 .event/or E_0xaaaae5b00510, E_0x0;
    %wait Ewait_27;
    %load/vec4 v0xaaaae5b074a0_0;
    %load/vec4 v0xaaaae5b08300_0;
    %add;
    %store/vec4 v0xaaaae5b060e0_0, 0, 64;
    %load/vec4 v0xaaaae5b08300_0;
    %load/vec4 v0xaaaae5b074a0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5b05f10_0, 0, 64;
    %load/vec4 v0xaaaae5b061c0_0;
    %load/vec4 v0xaaaae5b06000_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5b05d30_0, 0, 64;
    %load/vec4 v0xaaaae5b06e80_0;
    %load/vec4 v0xaaaae5b05e30_0;
    %mul;
    %store/vec4 v0xaaaae5b07d30_0, 0, 64;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0xaaaae5b001b0;
T_78 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b07c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b061c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b06000_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b05e30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b07d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b07dd0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0xaaaae5b06f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0xaaaae5b060e0_0;
    %assign/vec4 v0xaaaae5b061c0_0, 0;
    %load/vec4 v0xaaaae5b05f10_0;
    %assign/vec4 v0xaaaae5b06000_0, 0;
    %load/vec4 v0xaaaae5b05d30_0;
    %assign/vec4 v0xaaaae5b05e30_0, 0;
    %load/vec4 v0xaaaae5b07d30_0;
    %assign/vec4 v0xaaaae5b07e90_0, 0;
    %load/vec4 v0xaaaae5b07dd0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_78.4, 5;
    %load/vec4 v0xaaaae5b07dd0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b07dd0_0, 0;
T_78.4 ;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0xaaaae5b08c00;
T_79 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b0b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0b230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b0a960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b0ac00_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0xaaaae5b0a960_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b0a640_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5b0a8a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0xaaaae5b0a960_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b0a960_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b0a960_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5b0ac00_0, 0;
    %load/vec4 v0xaaaae5b0ac00_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b0b230_0;
    %add;
    %assign/vec4 v0xaaaae5b0b230_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0xaaaae5b08c00;
T_80 ;
Ewait_28 .event/or E_0xaaaae5b08fc0, E_0x0;
    %wait Ewait_28;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaaae5b0aa40_0, 0, 64;
    %load/vec4 v0xaaaae5b0b470_0;
    %load/vec4 v0xaaaae5b0b230_0;
    %div;
    %store/vec4 v0xaaaae5b0b550_0, 0, 64;
    %load/vec4 v0xaaaae5b0ab20_0;
    %load/vec4 v0xaaaae5b0b630_0;
    %add;
    %store/vec4 v0xaaaae5b097e0_0, 0, 64;
    %load/vec4 v0xaaaae5b0b630_0;
    %load/vec4 v0xaaaae5b0ab20_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5b09410_0, 0, 64;
    %load/vec4 v0xaaaae5b098c0_0;
    %load/vec4 v0xaaaae5b09540_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5b09240_0, 0, 64;
    %load/vec4 v0xaaaae5b0a7c0_0;
    %load/vec4 v0xaaaae5b0b230_0;
    %mul;
    %store/vec4 v0xaaaae5b09060_0, 0, 64;
    %load/vec4 v0xaaaae5b0ab20_0;
    %load/vec4 v0xaaaae5b0b630_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_80.0, 8;
    %load/vec4 v0xaaaae5b09060_0;
    %load/vec4 v0xaaaae5b09240_0;
    %mul;
    %jmp/1 T_80.1, 8;
T_80.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_80.1, 8;
 ; End of false expr.
    %blend;
T_80.1;
    %store/vec4 v0xaaaae5b09620_0, 0, 64;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0xaaaae5b08c00;
T_81 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b0b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0b630_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0ab20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b098c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b09540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b09330_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b09160_0, 0;
    %load/vec4 v0xaaaae5b09620_0;
    %assign/vec4 v0xaaaae5b09700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b0afb0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0xaaaae5b0b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0xaaaae5b0b550_0;
    %assign/vec4 v0xaaaae5b0b630_0, 0;
    %load/vec4 v0xaaaae5b0aa40_0;
    %assign/vec4 v0xaaaae5b0ab20_0, 0;
    %load/vec4 v0xaaaae5b097e0_0;
    %assign/vec4 v0xaaaae5b098c0_0, 0;
    %load/vec4 v0xaaaae5b09410_0;
    %assign/vec4 v0xaaaae5b09540_0, 0;
    %load/vec4 v0xaaaae5b09240_0;
    %assign/vec4 v0xaaaae5b09330_0, 0;
    %load/vec4 v0xaaaae5b09060_0;
    %assign/vec4 v0xaaaae5b09160_0, 0;
    %load/vec4 v0xaaaae5b09620_0;
    %assign/vec4 v0xaaaae5b09700_0, 0;
    %load/vec4 v0xaaaae5b0afb0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_81.4, 5;
    %load/vec4 v0xaaaae5b0afb0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b0afb0_0, 0;
T_81.4 ;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0xaaaae5b0b810;
T_82 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b0df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0dd70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b0d4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b0d740_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0xaaaae5b0d4e0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b0d1e0_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5b0d410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0xaaaae5b0d4e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b0d4e0_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b0d4e0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5b0d740_0, 0;
    %load/vec4 v0xaaaae5b0d740_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b0dd70_0;
    %add;
    %assign/vec4 v0xaaaae5b0dd70_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0xaaaae5b0b810;
T_83 ;
Ewait_29 .event/or E_0xaaaae5b0bb80, E_0x0;
    %wait Ewait_29;
    %alloc S_0xaaaae5a8f910;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %store/vec4 v0xaaaae5b0d580_0, 0, 64;
    %load/vec4 v0xaaaae5b0dfb0_0;
    %load/vec4 v0xaaaae5b0dd70_0;
    %div;
    %store/vec4 v0xaaaae5b0e0a0_0, 0, 64;
    %load/vec4 v0xaaaae5b0d660_0;
    %load/vec4 v0xaaaae5b0e160_0;
    %add;
    %store/vec4 v0xaaaae5b0c380_0, 0, 64;
    %load/vec4 v0xaaaae5b0e160_0;
    %load/vec4 v0xaaaae5b0d660_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5b0bfb0_0, 0, 64;
    %load/vec4 v0xaaaae5b0c460_0;
    %load/vec4 v0xaaaae5b0c0e0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5b0bde0_0, 0, 64;
    %load/vec4 v0xaaaae5b0d340_0;
    %load/vec4 v0xaaaae5b0dd70_0;
    %mul;
    %store/vec4 v0xaaaae5b0bc00_0, 0, 64;
    %load/vec4 v0xaaaae5b0d660_0;
    %load/vec4 v0xaaaae5b0e160_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_83.0, 8;
    %load/vec4 v0xaaaae5b0bc00_0;
    %load/vec4 v0xaaaae5b0bde0_0;
    %mul;
    %jmp/1 T_83.1, 8;
T_83.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_83.1, 8;
 ; End of false expr.
    %blend;
T_83.1;
    %store/vec4 v0xaaaae5b0c1c0_0, 0, 64;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0xaaaae5b0b810;
T_84 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b0df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0e160_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0d660_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0c460_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0c0e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0bed0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0bd00_0, 0;
    %load/vec4 v0xaaaae5b0c1c0_0;
    %assign/vec4 v0xaaaae5b0c2a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b0daf0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0xaaaae5b0de50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0xaaaae5b0e0a0_0;
    %assign/vec4 v0xaaaae5b0e160_0, 0;
    %load/vec4 v0xaaaae5b0d580_0;
    %assign/vec4 v0xaaaae5b0d660_0, 0;
    %load/vec4 v0xaaaae5b0c380_0;
    %assign/vec4 v0xaaaae5b0c460_0, 0;
    %load/vec4 v0xaaaae5b0bfb0_0;
    %assign/vec4 v0xaaaae5b0c0e0_0, 0;
    %load/vec4 v0xaaaae5b0bde0_0;
    %assign/vec4 v0xaaaae5b0bed0_0, 0;
    %load/vec4 v0xaaaae5b0bc00_0;
    %assign/vec4 v0xaaaae5b0bd00_0, 0;
    %load/vec4 v0xaaaae5b0c1c0_0;
    %assign/vec4 v0xaaaae5b0c2a0_0, 0;
    %load/vec4 v0xaaaae5b0daf0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_84.4, 5;
    %load/vec4 v0xaaaae5b0daf0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b0daf0_0, 0;
T_84.4 ;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0xaaaae5b087c0;
T_85 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b102a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0f490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b0f8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b0fd10_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0xaaaae5b0f8f0_0;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_85.2, 5;
    %load/vec4 v0xaaaae5b0f8f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b0f8f0_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b0f8f0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b0f330_0;
    %mul;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5b0fd10_0, 0;
    %load/vec4 v0xaaaae5b0fd10_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b0f490_0;
    %add;
    %assign/vec4 v0xaaaae5b0f490_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0xaaaae5b087c0;
T_86 ;
Ewait_30 .event/or E_0xaaaae5b08ba0, E_0x0;
    %wait Ewait_30;
    %load/vec4 v0xaaaae5b0f330_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b0f330_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v0xaaaae5b0f9d0_0, 0, 64;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b0f330_0;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae5b10750_0, 0, 64;
    %load/vec4 v0xaaaae5b0fc50_0;
    %load/vec4 v0xaaaae5b0f490_0;
    %div;
    %store/vec4 v0xaaaae5b10830_0, 0, 64;
    %load/vec4 v0xaaaae5b10750_0;
    %load/vec4 v0xaaaae5b10830_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_86.2, 8;
    %load/vec4 v0xaaaae5b10750_0;
    %jmp/1 T_86.3, 8;
T_86.2 ; End of true expr.
    %load/vec4 v0xaaaae5b10830_0;
    %jmp/0 T_86.3, 8;
 ; End of false expr.
    %blend;
T_86.3;
    %store/vec4 v0xaaaae5b10640_0, 0, 64;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0xaaaae5b087c0;
T_87 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b102a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0fab0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b10910_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0xaaaae5b0f9d0_0;
    %assign/vec4 v0xaaaae5b0fab0_0, 0;
    %load/vec4 v0xaaaae5b10640_0;
    %assign/vec4 v0xaaaae5b10910_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0xaaaae5b087c0;
T_88 ;
Ewait_31 .event/or E_0xaaaae5b08b20, E_0x0;
    %wait Ewait_31;
    %load/vec4 v0xaaaae5b0fab0_0;
    %load/vec4 v0xaaaae5b10910_0;
    %add;
    %store/vec4 v0xaaaae5b0e6f0_0, 0, 64;
    %load/vec4 v0xaaaae5b10910_0;
    %load/vec4 v0xaaaae5b0fab0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5b0e520_0, 0, 64;
    %load/vec4 v0xaaaae5b0e7d0_0;
    %load/vec4 v0xaaaae5b0e610_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5b0e340_0, 0, 64;
    %load/vec4 v0xaaaae5b0f490_0;
    %load/vec4 v0xaaaae5b0e440_0;
    %mul;
    %store/vec4 v0xaaaae5b10340_0, 0, 64;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0xaaaae5b087c0;
T_89 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b102a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0e7d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0e610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b0e440_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b10340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b103e0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0xaaaae5b0f5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0xaaaae5b0e6f0_0;
    %assign/vec4 v0xaaaae5b0e7d0_0, 0;
    %load/vec4 v0xaaaae5b0e520_0;
    %assign/vec4 v0xaaaae5b0e610_0, 0;
    %load/vec4 v0xaaaae5b0e340_0;
    %assign/vec4 v0xaaaae5b0e440_0, 0;
    %load/vec4 v0xaaaae5b10340_0;
    %assign/vec4 v0xaaaae5b104a0_0, 0;
    %load/vec4 v0xaaaae5b103e0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_89.4, 5;
    %load/vec4 v0xaaaae5b103e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b103e0_0, 0;
T_89.4 ;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0xaaaae5b111c0;
T_90 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b13a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b13880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b12fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b13250_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0xaaaae5b12fb0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b12c90_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5b12ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0xaaaae5b12fb0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b12fb0_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b12fb0_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5b13250_0, 0;
    %load/vec4 v0xaaaae5b13250_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b13880_0;
    %add;
    %assign/vec4 v0xaaaae5b13880_0, 0;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0xaaaae5b111c0;
T_91 ;
Ewait_32 .event/or E_0xaaaae5b11610, E_0x0;
    %wait Ewait_32;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaaae5b13090_0, 0, 64;
    %load/vec4 v0xaaaae5b13ac0_0;
    %load/vec4 v0xaaaae5b13880_0;
    %div;
    %store/vec4 v0xaaaae5b13ba0_0, 0, 64;
    %load/vec4 v0xaaaae5b13170_0;
    %load/vec4 v0xaaaae5b13c80_0;
    %add;
    %store/vec4 v0xaaaae5b11e30_0, 0, 64;
    %load/vec4 v0xaaaae5b13c80_0;
    %load/vec4 v0xaaaae5b13170_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5b11a60_0, 0, 64;
    %load/vec4 v0xaaaae5b11f10_0;
    %load/vec4 v0xaaaae5b11b90_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5b11890_0, 0, 64;
    %load/vec4 v0xaaaae5b12e10_0;
    %load/vec4 v0xaaaae5b13880_0;
    %mul;
    %store/vec4 v0xaaaae5b116b0_0, 0, 64;
    %load/vec4 v0xaaaae5b13170_0;
    %load/vec4 v0xaaaae5b13c80_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_91.0, 8;
    %load/vec4 v0xaaaae5b116b0_0;
    %load/vec4 v0xaaaae5b11890_0;
    %mul;
    %jmp/1 T_91.1, 8;
T_91.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_91.1, 8;
 ; End of false expr.
    %blend;
T_91.1;
    %store/vec4 v0xaaaae5b11c70_0, 0, 64;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0xaaaae5b111c0;
T_92 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b13a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b13c80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b13170_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b11f10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b11b90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b11980_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b117b0_0, 0;
    %load/vec4 v0xaaaae5b11c70_0;
    %assign/vec4 v0xaaaae5b11d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b13600_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0xaaaae5b13960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0xaaaae5b13ba0_0;
    %assign/vec4 v0xaaaae5b13c80_0, 0;
    %load/vec4 v0xaaaae5b13090_0;
    %assign/vec4 v0xaaaae5b13170_0, 0;
    %load/vec4 v0xaaaae5b11e30_0;
    %assign/vec4 v0xaaaae5b11f10_0, 0;
    %load/vec4 v0xaaaae5b11a60_0;
    %assign/vec4 v0xaaaae5b11b90_0, 0;
    %load/vec4 v0xaaaae5b11890_0;
    %assign/vec4 v0xaaaae5b11980_0, 0;
    %load/vec4 v0xaaaae5b116b0_0;
    %assign/vec4 v0xaaaae5b117b0_0, 0;
    %load/vec4 v0xaaaae5b11c70_0;
    %assign/vec4 v0xaaaae5b11d50_0, 0;
    %load/vec4 v0xaaaae5b13600_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_92.4, 5;
    %load/vec4 v0xaaaae5b13600_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b13600_0, 0;
T_92.4 ;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0xaaaae5b13e60;
T_93 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b16560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b163c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b15b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b15d90_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0xaaaae5b15b30_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b15830_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5b15a60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0xaaaae5b15b30_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b15b30_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b15b30_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5b15d90_0, 0;
    %load/vec4 v0xaaaae5b15d90_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b163c0_0;
    %add;
    %assign/vec4 v0xaaaae5b163c0_0, 0;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0xaaaae5b13e60;
T_94 ;
Ewait_33 .event/or E_0xaaaae5b141d0, E_0x0;
    %wait Ewait_33;
    %alloc S_0xaaaae5a8f910;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %store/vec4 v0xaaaae5b15bd0_0, 0, 64;
    %load/vec4 v0xaaaae5b16600_0;
    %load/vec4 v0xaaaae5b163c0_0;
    %div;
    %store/vec4 v0xaaaae5b166f0_0, 0, 64;
    %load/vec4 v0xaaaae5b15cb0_0;
    %load/vec4 v0xaaaae5b167b0_0;
    %add;
    %store/vec4 v0xaaaae5b149d0_0, 0, 64;
    %load/vec4 v0xaaaae5b167b0_0;
    %load/vec4 v0xaaaae5b15cb0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5b14600_0, 0, 64;
    %load/vec4 v0xaaaae5b14ab0_0;
    %load/vec4 v0xaaaae5b14730_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5b14430_0, 0, 64;
    %load/vec4 v0xaaaae5b15990_0;
    %load/vec4 v0xaaaae5b163c0_0;
    %mul;
    %store/vec4 v0xaaaae5b14250_0, 0, 64;
    %load/vec4 v0xaaaae5b15cb0_0;
    %load/vec4 v0xaaaae5b167b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_94.0, 8;
    %load/vec4 v0xaaaae5b14250_0;
    %load/vec4 v0xaaaae5b14430_0;
    %mul;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %store/vec4 v0xaaaae5b14810_0, 0, 64;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0xaaaae5b13e60;
T_95 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b16560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b167b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b15cb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b14ab0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b14730_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b14520_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b14350_0, 0;
    %load/vec4 v0xaaaae5b14810_0;
    %assign/vec4 v0xaaaae5b148f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b16140_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0xaaaae5b164a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0xaaaae5b166f0_0;
    %assign/vec4 v0xaaaae5b167b0_0, 0;
    %load/vec4 v0xaaaae5b15bd0_0;
    %assign/vec4 v0xaaaae5b15cb0_0, 0;
    %load/vec4 v0xaaaae5b149d0_0;
    %assign/vec4 v0xaaaae5b14ab0_0, 0;
    %load/vec4 v0xaaaae5b14600_0;
    %assign/vec4 v0xaaaae5b14730_0, 0;
    %load/vec4 v0xaaaae5b14430_0;
    %assign/vec4 v0xaaaae5b14520_0, 0;
    %load/vec4 v0xaaaae5b14250_0;
    %assign/vec4 v0xaaaae5b14350_0, 0;
    %load/vec4 v0xaaaae5b14810_0;
    %assign/vec4 v0xaaaae5b148f0_0, 0;
    %load/vec4 v0xaaaae5b16140_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_95.4, 5;
    %load/vec4 v0xaaaae5b16140_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b16140_0, 0;
T_95.4 ;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0xaaaae5b10d80;
T_96 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b188f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b17ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b17f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b18360_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0xaaaae5b17f40_0;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_96.2, 5;
    %load/vec4 v0xaaaae5b17f40_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b17f40_0, 0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b17f40_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b17980_0;
    %mul;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaae5b18360_0, 0;
    %load/vec4 v0xaaaae5b18360_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5b17ae0_0;
    %add;
    %assign/vec4 v0xaaaae5b17ae0_0, 0;
T_96.2 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0xaaaae5b10d80;
T_97 ;
Ewait_34 .event/or E_0xaaaae5b11160, E_0x0;
    %wait Ewait_34;
    %load/vec4 v0xaaaae5b17980_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b17980_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v0xaaaae5b18020_0, 0, 64;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b17980_0;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaae5b18da0_0, 0, 64;
    %load/vec4 v0xaaaae5b182a0_0;
    %load/vec4 v0xaaaae5b17ae0_0;
    %div;
    %store/vec4 v0xaaaae5b18e80_0, 0, 64;
    %load/vec4 v0xaaaae5b18da0_0;
    %load/vec4 v0xaaaae5b18e80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_97.2, 8;
    %load/vec4 v0xaaaae5b18da0_0;
    %jmp/1 T_97.3, 8;
T_97.2 ; End of true expr.
    %load/vec4 v0xaaaae5b18e80_0;
    %jmp/0 T_97.3, 8;
 ; End of false expr.
    %blend;
T_97.3;
    %store/vec4 v0xaaaae5b18c90_0, 0, 64;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0xaaaae5b10d80;
T_98 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b188f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b18100_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b18f60_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0xaaaae5b18020_0;
    %assign/vec4 v0xaaaae5b18100_0, 0;
    %load/vec4 v0xaaaae5b18c90_0;
    %assign/vec4 v0xaaaae5b18f60_0, 0;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0xaaaae5b10d80;
T_99 ;
Ewait_35 .event/or E_0xaaaae5b110e0, E_0x0;
    %wait Ewait_35;
    %load/vec4 v0xaaaae5b18100_0;
    %load/vec4 v0xaaaae5b18f60_0;
    %add;
    %store/vec4 v0xaaaae5b16d40_0, 0, 64;
    %load/vec4 v0xaaaae5b18f60_0;
    %load/vec4 v0xaaaae5b18100_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaae5b16b70_0, 0, 64;
    %load/vec4 v0xaaaae5b16e20_0;
    %load/vec4 v0xaaaae5b16c60_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5b16990_0, 0, 64;
    %load/vec4 v0xaaaae5b17ae0_0;
    %load/vec4 v0xaaaae5b16a90_0;
    %mul;
    %store/vec4 v0xaaaae5b18990_0, 0, 64;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0xaaaae5b10d80;
T_100 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b188f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b16e20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b16c60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b16a90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b18990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b18a30_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0xaaaae5b17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0xaaaae5b16d40_0;
    %assign/vec4 v0xaaaae5b16e20_0, 0;
    %load/vec4 v0xaaaae5b16b70_0;
    %assign/vec4 v0xaaaae5b16c60_0, 0;
    %load/vec4 v0xaaaae5b16990_0;
    %assign/vec4 v0xaaaae5b16a90_0, 0;
    %load/vec4 v0xaaaae5b18990_0;
    %assign/vec4 v0xaaaae5b18af0_0, 0;
    %load/vec4 v0xaaaae5b18a30_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_100.4, 5;
    %load/vec4 v0xaaaae5b18a30_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b18a30_0, 0;
T_100.4 ;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0xaaaae5b19140;
T_101 ;
Ewait_36 .event/or E_0xaaaae5b19340, E_0x0;
    %wait Ewait_36;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae5b196c0_0, 0, 4;
    %fork t_1, S_0xaaaae5b193c0;
    %jmp t_0;
    .scope S_0xaaaae5b193c0;
t_1 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xaaaae5b195c0_0, 0, 32;
T_101.0 ;
    %load/vec4 v0xaaaae5b195c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_101.1, 5;
    %load/vec4 v0xaaaae5b197a0_0;
    %alloc S_0xaaaae5a8f910;
    %load/vec4 v0xaaaae5b195c0_0;
    %store/vec4 v0xaaaae59cb7a0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae5a8f910;
    %free S_0xaaaae5a8f910;
    %cmp/u;
    %jmp/0xz  T_101.2, 5;
    %load/vec4 v0xaaaae5b195c0_0;
    %pad/s 4;
    %store/vec4 v0xaaaae5b196c0_0, 0, 4;
T_101.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0xaaaae5b195c0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0xaaaae5b195c0_0, 0, 32;
    %jmp T_101.0;
T_101.1 ;
    %end;
    .scope S_0xaaaae5b19140;
t_0 %join;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0xaaaae5b198c0;
T_102 ;
Ewait_37 .event/or E_0xaaaae5b19ae0, E_0x0;
    %wait Ewait_37;
    %load/vec4 v0xaaaae5b19b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_102.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_102.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_102.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_102.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_102.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_102.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_102.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_102.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_102.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_102.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_102.10, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaae5b19c60_0, 0, 64;
    %jmp T_102.12;
T_102.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaae5b19c60_0, 0, 64;
    %jmp T_102.12;
T_102.1 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaae5b19c60_0, 0, 64;
    %jmp T_102.12;
T_102.2 ;
    %pushi/vec4 495, 0, 64;
    %store/vec4 v0xaaaae5b19c60_0, 0, 64;
    %jmp T_102.12;
T_102.3 ;
    %pushi/vec4 5490, 0, 64;
    %store/vec4 v0xaaaae5b19c60_0, 0, 64;
    %jmp T_102.12;
T_102.4 ;
    %pushi/vec4 500895, 0, 64;
    %store/vec4 v0xaaaae5b19c60_0, 0, 64;
    %jmp T_102.12;
T_102.5 ;
    %pushi/vec4 1000890, 0, 64;
    %store/vec4 v0xaaaae5b19c60_0, 0, 64;
    %jmp T_102.12;
T_102.6 ;
    %pushi/vec4 540590850, 0, 64;
    %store/vec4 v0xaaaae5b19c60_0, 0, 64;
    %jmp T_102.12;
T_102.7 ;
    %pushi/vec4 590590845, 0, 64;
    %store/vec4 v0xaaaae5b19c60_0, 0, 64;
    %jmp T_102.12;
T_102.8 ;
    %pushi/vec4 3867930362, 0, 57;
    %concati/vec4 14, 0, 7;
    %store/vec4 v0xaaaae5b19c60_0, 0, 64;
    %jmp T_102.12;
T_102.9 ;
    %pushi/vec4 3867734886, 0, 56;
    %concati/vec4 84, 0, 8;
    %store/vec4 v0xaaaae5b19c60_0, 0, 64;
    %jmp T_102.12;
T_102.10 ;
    %pushi/vec4 3787506444, 0, 47;
    %concati/vec4 3342, 0, 17;
    %store/vec4 v0xaaaae5b19c60_0, 0, 64;
    %jmp T_102.12;
T_102.12 ;
    %pop/vec4 1;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0xaaaae5acd4d0;
T_103 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b1a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a7d0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a7d0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a7d0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a7d0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a7d0, 0, 4;
    %jmp T_103.1;
T_103.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a290, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a290, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a7d0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a290, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a290, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a7d0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a290, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a290, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a7d0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a290, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a290, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a7d0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a290, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a7d0, 0, 4;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0xaaaae5acd4d0;
T_104 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b1a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a870, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a870, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a870, 0, 4;
    %jmp T_104.1;
T_104.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a7d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a7d0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a870, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a7d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a7d0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a870, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a7d0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a870, 0, 4;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0xaaaae5acd4d0;
T_105 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b1a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a910, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a910, 0, 4;
    %jmp T_105.1;
T_105.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a870, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a870, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a910, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a870, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae5b1a910, 0, 4;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0xaaaae5acd4d0;
T_106 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b1a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5b1a9b0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a910, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1a910, 4;
    %add;
    %assign/vec4 v0xaaaae5b1a9b0_0, 0;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0xaaaae5acd4d0;
T_107 ;
    %wait E_0xaaaae5ac55f0;
    %load/vec4 v0xaaaae5b1a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5b1aa50_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0xaaaae5b1a520_0;
    %and/r;
    %load/vec4 v0xaaaae5b1aa50_0;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0xaaaae5b1aa50_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5b1aa50_0, 0;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0xaaaae5a97aa0;
T_108 ;
T_108.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaae5b1b130_0;
    %inv;
    %store/vec4 v0xaaaae5b1b130_0, 0, 1;
    %jmp T_108.0;
    %end;
    .thread T_108;
    .scope S_0xaaaae5a97aa0;
T_109 ;
    %vpi_call/w 4 36 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaae5a97aa0 {0 0 0};
    %end;
    .thread T_109;
    .scope S_0xaaaae5a97aa0;
T_110 ;
    %vpi_func 4 48 "$fopen" 32, "input2.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaae5b1b620_0, 0, 32;
    %load/vec4 v0xaaaae5b1b620_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_110.0, 4;
    %vpi_call/w 4 49 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input7.txt" {0 0 0};
T_110.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae5b1b130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae5b1b940_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaae5b1bba0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae5b1b480_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae5b1b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae5b1b880, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae5b1b880, 4, 0;
    %pushi/vec4 3, 0, 32;
T_110.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_110.3, 5;
    %jmp/1 T_110.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaae5b1ad90;
    %jmp T_110.2;
T_110.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae5b1b940_0, 0, 1;
    %wait E_0xaaaae5b1ad90;
T_110.4 ;
    %load/vec4 v0xaaaae5b1b480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_110.5, 8;
    %vpi_func 4 64 "$fgetc" 32, v0xaaaae5b1b620_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaae5b1b030_0, 0, 32;
    %load/vec4 v0xaaaae5b1b030_0;
    %pushi/vec4 44, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaae5b1b030_0;
    %cmpi/e 10, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaae5b1b030_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_110.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae5b1b940_0, 0, 1;
    %load/vec4 v0xaaaae5b1b030_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0xaaaae5b1b480_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1b880, 4;
    %store/vec4 v0xaaaae5b1ae50_0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae5b1b880, 4;
    %store/vec4 v0xaaaae5b1af50_0, 0, 64;
    %fork TD_aoc2_tb.load_bounds, S_0xaaaae5b1abe0;
    %join;
    %load/vec4 v0xaaaae5b1b390_0;
    %load/vec4 v0xaaaae5b1bac0_0;
    %add;
    %cast2;
    %store/vec4 v0xaaaae5b1b390_0, 0, 64;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae5b1b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae5b1b880, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae5b1b880, 4, 0;
    %jmp T_110.7;
T_110.6 ;
    %load/vec4 v0xaaaae5b1b030_0;
    %pushi/vec4 45, 0, 32; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_110.8, 4;
    %load/vec4 v0xaaaae5b1b7c0_0;
    %inv;
    %store/vec4 v0xaaaae5b1b7c0_0, 0, 1;
    %jmp T_110.9;
T_110.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae5b1b940_0, 0, 1;
    %load/vec4 v0xaaaae5b1b7c0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0xaaaae5b1b880, 4;
    %muli 10, 0, 64;
    %load/vec4 v0xaaaae5b1b030_0;
    %pad/u 64;
    %add;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %sub;
    %cast2;
    %load/vec4 v0xaaaae5b1b7c0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0xaaaae5b1b880, 4, 0;
T_110.9 ;
T_110.7 ;
    %jmp T_110.4;
T_110.5 ;
    %wait E_0xaaaae5b1ad90;
    %vpi_call/w 4 85 "$display", "Id sum is: %0d", v0xaaaae5b1b390_0 {0 0 0};
    %vpi_call/w 4 87 "$fclose", v0xaaaae5b1b620_0 {0 0 0};
    %vpi_call/w 4 88 "$finish" {0 0 0};
    %end;
    .thread T_110;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc2_tb.sv";
    "rtl/src/aoc2.sv";
    "rtl/src/aoc2_utils.sv";
