<module name="iVLCD" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="IVLCD_REVISION" acronym="IVLCD_REVISION" offset="0x0" width="32" description="This register contains the iVLCD revision code">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00" description="Reads return 0" range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="See" description="iVLCD Revision[3:0] Minor Revision[7:4] Major Revision" range="" rwaccess="R"/>
  </register>
  <register id="IVLCD_SYSCONFIG" acronym="IVLCD_SYSCONFIG" offset="0x10" width="32" description="This register allows controlling various parameters of the OCP interface">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Read returns 0.Write has no effect (write a 0 for forward compatibility)" range="" rwaccess="RW"/>
    <bitfield id="CLOCKACTIVITY" width="1" begin="8" end="8" resetval="0x0" description="Clock activity during wake up mode period. 0 - OCP clock can be switched-off." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Read returns 0.Write has no effect (write a 0 for forward compatibility)" range="" rwaccess="RW"/>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Slave interface power management, req/ack control '10' = Smart-idle. Acknowledgement to an idle request is given based on the internal activity of iME" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="read returns 0.write has no effect (write a 0 for forward compatibility)" range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset. Set this bit to 1 to trigger the iME reset.The bit is automatically reset by the hardware. During reads, it always returns 0." range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal OCP clock gating strategy: 0: OCP clock is free running 1: Automatic OCP clock-gating strategy is applied based on the OCP interface activity" range="" rwaccess="RW"/>
  </register>
  <register id="IVLCD_SYSSTATUS" acronym="IVLCD_SYSSTATUS" offset="0x14" width="32" description="The register provides status information about the module, excluding the interrupt information.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00" description="Reserved for OCP socket status information.Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x1" description="Internal reset monitoring 0 Internal module reset is on-going 1 Reset completed" range="" rwaccess="R"/>
  </register>
  <register id="IVLCD_CPUSTATUSREG" acronym="IVLCD_CPUSTATUSREG" offset="0xAE8" width="32" description="CPU Status Register provides information about the progress of the CPU execution">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EXECSTATE" width="2" begin="25" end="24" resetval="0x0" description="Execution States:00 = Initialized,10 = Executing,01 = Halted,11 = Completed." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="24" begin="23" end="0" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="IVLCD_CONFIGREG" acronym="IVLCD_CONFIGREG" offset="0xAF4" width="32" description="Configuration Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="read returns 0." range="" rwaccess="R"/>
    <bitfield id="HMEMSWAP" width="1" begin="27" end="27" resetval="0x0" description="Enable 2 byte swap for host OCP access to this memory. Bytes 0.1.2.3 are swapped to 1.0.3.2 for both reads and writes.0 - Disabled (Native order)1 - Swapped" range="" rwaccess="RW"/>
    <bitfield id="IBUF1SWAP" width="1" begin="26" end="26" resetval="0x0" description="Enable 4 byte swap for host OCP access to this memory. Bytes 0.1.2.3 are swapped to 3.2.1.0 for both reads and writes.0 - Disabled (Native order)1 - Swapped" range="" rwaccess="RW"/>
    <bitfield id="IBUF0BSWAP" width="1" begin="25" end="25" resetval="0x0" description="IBUF0B 4 byte swap enable" range="" rwaccess="RW"/>
    <bitfield id="IBUF0ASWAP" width="1" begin="24" end="24" resetval="0x0" description="IBUF0A 4 byte swap enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="read returns 0." range="" rwaccess="R"/>
    <bitfield id="QMEM" width="1" begin="20" end="20" resetval="0x1" description="QMEM ownership: 0: QMEM is owned by xVLCD1: QMEM is owned by HOST" range="" rwaccess="RW"/>
    <bitfield id="HMEM" width="1" begin="19" end="19" resetval="0x1" description="HMEM ownership: 0: HMEM is owned by xVLCD1: HMEM is owned by HOST" range="" rwaccess="RW"/>
    <bitfield id="IBUF1" width="1" begin="18" end="18" resetval="0x1" description="IBUF1 ownership: 0: IBFU1 is owned by xVLCD1: IBFU1 is owned by HOST" range="" rwaccess="RW"/>
    <bitfield id="IBUF0B" width="1" begin="17" end="17" resetval="0x1" description="IBUF0B ownership: 0: IBFU0B is owned by xVLCD1: IBFU0B is owned by HOST" range="" rwaccess="RW"/>
    <bitfield id="IBUF0A" width="1" begin="16" end="16" resetval="0x1" description="IBUF0A ownership: 0: IBFU0A is owned by xVLCD1: IBFU0A is owned by HOST" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="read returns 0." range="" rwaccess="R"/>
    <bitfield id="OPER" width="1" begin="8" end="8" resetval="0x0" description="Operation Type: Used to identify which start to issue to the xVLCD when a START command is set to the iVLCD.0 - VLCD1 - CAVLC" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ITENABLE" width="1" begin="0" end="0" resetval="0x1" description="Interrupt Enable bit. Controls interrupt regardless of VLCD or CAVLC operation." range="" rwaccess="RW"/>
  </register>
  <register id="IVLCD_COMMAND" acronym="IVLCD_COMMAND" offset="0xFFC" width="32" description="Initiate iVLCD operations">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="CMD" width="3" begin="2" end="0" resetval="0x0" description="Triggers iVLCD operations Reads of this register return the last command that was issued to the iVLCD" range="" rwaccess="RW">
      <bitenum value="1" token="CMD_1" description="Start sequence"/>
      <bitenum value="2" token="CMD_2" description="Stop sequence"/>
      <bitenum value="3" token="CMD_3" description="Debug enable"/>
      <bitenum value="4" token="CMD_4" description="Debug disable"/>
      <bitenum value="5" token="CMD_5" description="Debug Step"/>
      <bitenum value="6" token="CMD_6" description="Debug Halt"/>
    </bitfield>
  </register>
  <register id="VLCD_START" acronym="VLCD_START" offset="0x1000" width="32" description="This register starts the VLCD and enables or disables the VLCD interrupt.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="INTR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable 0: Interrupt is disabled1: Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="GO" width="1" begin="0" end="0" resetval="0x0" description="VLCD startRead0: VLCD idle1: VLCD busy." range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_MODE" acronym="VLCD_MODE" offset="0x1004" width="32" description="This register sets the VLCD modes.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MPEGRND" width="1" begin="15" end="15" resetval="0x0" description="Round control for the MPEG inverse quantization0: Round off1: Round on" range="" rwaccess="RW"/>
    <bitfield id="NUMBLKS" width="3" begin="14" end="12" resetval="0x0" description="Sets the number of blocksRange from 1 '001' to 6 '110'" range="" rwaccess="RW"/>
    <bitfield id="JPEGSYNC" width="1" begin="11" end="11" resetval="0x0" description="Sets the JPEG Sync Insertion0: Off1: On. Inserts 0x00 after 0xFF." range="" rwaccess="RW"/>
    <bitfield id="MPEGTYPE" width="1" begin="10" end="10" resetval="0x0" description="Sets the MPEG picture coding type0: I, P, B picture1: D picture" range="" rwaccess="RW"/>
    <bitfield id="ESCAPE" width="1" begin="9" end="9" resetval="0x0" description="MPEG4 escape encoding0: Escape3 only1: Escape 1, 2 and 3" range="" rwaccess="RW"/>
    <bitfield id="INTRAVLC" width="1" begin="8" end="8" resetval="0x0" description="MPEG intra VLC format" range="" rwaccess="RW"/>
    <bitfield id="MPEGINTRA" width="1" begin="7" end="7" resetval="0x0" description="Sets the macro block (MB) type0: Non intra macro block1: Intra macro block (JPEG uses only intra MB)." range="" rwaccess="RW"/>
    <bitfield id="MODESEL" width="3" begin="6" end="4" resetval="0x0" description="Sets the CODEC type for the VLCD operations000: JPEG001: MPEG1010: MPEG4011: H.263100 - 111: ReservedSee also[5:4] MPGMOD and [2] MP2ENCDEC ." range="" rwaccess="RW"/>
    <bitfield id="QMPEGTYPE" width="1" begin="3" end="3" resetval="0x0" description="Sets the quantization type use for encode and decode.Used in MPEG4." range="" rwaccess="RW"/>
    <bitfield id="FUNC" width="3" begin="2" end="0" resetval="0x-" description="Defines functionality of VLCD" range="" rwaccess="RW">
      <bitenum value="0" token="FUNC_0" description="Q"/>
      <bitenum value="1" token="FUNC_1" description="IQ"/>
      <bitenum value="2" token="FUNC_2" description="VLC"/>
      <bitenum value="3" token="FUNC_3" description="VLD"/>
      <bitenum value="4" token="FUNC_4" description="Q + IQ"/>
      <bitenum value="5" token="FUNC_5" description="Q+VLC"/>
      <bitenum value="6" token="FUNC_6" description="Q+IQ+VLC"/>
      <bitenum value="7" token="FUNC_7" description="VLD+IQ"/>
    </bitfield>
  </register>
  <register id="VLCD_QIN_ADDR" acronym="VLCD_QIN_ADDR" offset="0x1008" width="32" description="This register sets the input address for the quantization computation.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MEMSEL" width="1" begin="15" end="15" resetval="0x0" description="Sets the buffer used for the computation0: IMG BUF A/B1: IMG BUF1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="ADDR" width="13" begin="12" end="0" resetval="0x0000" description="Sets the start address for the computation" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_QOUT_ADDR" acronym="VLCD_QOUT_ADDR" offset="0x100C" width="32" description="This register sets the output address for the quantization computation.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MEMSEL" width="1" begin="15" end="15" resetval="0x0" description="Sets the buffer used for the computation0: IMG BUF A/B1: IMG BUF1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="ADDR" width="13" begin="12" end="0" resetval="0x0000" description="Sets the start address for the computation" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_IQIN_ADDR" acronym="VLCD_IQIN_ADDR" offset="0x1010" width="32" description="This register sets the input address for the inverse quantization computation.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MEMSEL" width="1" begin="15" end="15" resetval="0x0" description="Sets the buffer used for the computation0: IMG BUF A/B1: IMG BUF1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="ADDR" width="13" begin="12" end="0" resetval="0x0000" description="Sets the start address for the computation" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_IQOUT_ADDR" acronym="VLCD_IQOUT_ADDR" offset="0x1014" width="32" description="This register sets the output address for the inverse quantization output address.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MEMSEL" width="1" begin="15" end="15" resetval="0x0" description="Sets the buffer used for the computation0: IMG BUF A/B1: IMG BUF1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="ADDR" width="13" begin="12" end="0" resetval="0x0000" description="Sets the start address for the computation" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_VLCDIN_ADDR" acronym="VLCD_VLCDIN_ADDR" offset="0x1018" width="32" description="This register sets the input address for the variable length coder and decoder operations.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MEMSELECT" width="1" begin="15" end="15" resetval="0x0" description="Sets the buffer used for the computation0: IMG BUF A/B1: IMG BUF1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="ADDR" width="13" begin="12" end="0" resetval="0x0000" description="Sets the start address for the computation" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_VLCDOUT_ADDR" acronym="VLCD_VLCDOUT_ADDR" offset="0x101C" width="32" description="This register sets the output address for the variable length coder and decoder operations.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MEMSELECT" width="1" begin="15" end="15" resetval="0x0" description="Sets the buffer used for the computation0: IMG BUF A/B1: IMG BUF1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="ADDR" width="13" begin="12" end="0" resetval="0x0000" description="Sets the start address for the computation" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_DC_PREDj_0" acronym="VLCD_DC_PREDj_0" offset="0x1020" width="32" description="This register sets the initial/final DC predictors for Quantization">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="PRED" width="12" begin="11" end="0" resetval="0x000" description="Initial/ final DC predictor value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_DC_PREDj_1" acronym="VLCD_DC_PREDj_1" offset="0x1024" width="32" description="This register sets the initial/final DC predictors for Quantization">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="PRED" width="12" begin="11" end="0" resetval="0x000" description="Initial/ final DC predictor value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_DC_PREDj_2" acronym="VLCD_DC_PREDj_2" offset="0x1028" width="32" description="This register sets the initial/final DC predictors for Quantization">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="PRED" width="12" begin="11" end="0" resetval="0x000" description="Initial/ final DC predictor value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_DC_PREDj_3" acronym="VLCD_DC_PREDj_3" offset="0x102C" width="32" description="This register sets the initial/final DC predictors for Quantization">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="PRED" width="12" begin="11" end="0" resetval="0x000" description="Initial/ final DC predictor value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_DC_PREDj_4" acronym="VLCD_DC_PREDj_4" offset="0x1030" width="32" description="This register sets the initial/final DC predictors for Quantization">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="PRED" width="12" begin="11" end="0" resetval="0x000" description="Initial/ final DC predictor value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_DC_PREDj_5" acronym="VLCD_DC_PREDj_5" offset="0x1034" width="32" description="This register sets the initial/final DC predictors for Quantization">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="PRED" width="12" begin="11" end="0" resetval="0x000" description="Initial/ final DC predictor value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_IDC_PREDj_0" acronym="VLCD_IDC_PREDj_0" offset="0x1038" width="32" description="This register sets the initial/final DC predictors for Inverse Quantization">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="IPRED" width="12" begin="11" end="0" resetval="0x000" description="Initial/ final DC predictor value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_IDC_PREDj_1" acronym="VLCD_IDC_PREDj_1" offset="0x103C" width="32" description="This register sets the initial/final DC predictors for Inverse Quantization">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="IPRED" width="12" begin="11" end="0" resetval="0x000" description="Initial/ final DC predictor value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_IDC_PREDj_2" acronym="VLCD_IDC_PREDj_2" offset="0x1040" width="32" description="This register sets the initial/final DC predictors for Inverse Quantization">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="IPRED" width="12" begin="11" end="0" resetval="0x000" description="Initial/ final DC predictor value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_IDC_PREDj_3" acronym="VLCD_IDC_PREDj_3" offset="0x1044" width="32" description="This register sets the initial/final DC predictors for Inverse Quantization">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="IPRED" width="12" begin="11" end="0" resetval="0x000" description="Initial/ final DC predictor value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_IDC_PREDj_4" acronym="VLCD_IDC_PREDj_4" offset="0x1048" width="32" description="This register sets the initial/final DC predictors for Inverse Quantization">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="IPRED" width="12" begin="11" end="0" resetval="0x000" description="Initial/ final DC predictor value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_IDC_PREDj_5" acronym="VLCD_IDC_PREDj_5" offset="0x104C" width="32" description="This register sets the initial/final DC predictors for Inverse Quantization">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="IPRED" width="12" begin="11" end="0" resetval="0x000" description="Initial/ final DC predictor value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_MPEG_INVQ" acronym="VLCD_MPEG_INVQ" offset="0x1050" width="32" description="This register sets the inverse quantization value used in MPEG.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MINVQ" width="16" begin="15" end="0" resetval="0x0000" description="2^15/quant_scale" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_MPEG_Q" acronym="VLCD_MPEG_Q" offset="0x1054" width="32" description="This register sets the quantization value used in MPEG.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MQ" width="8" begin="7" end="0" resetval="0x00" description="quant_scale" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_MPEG_DELTA_Q" acronym="VLCD_MPEG_DELTA_Q" offset="0x1058" width="32" description="This register sets the delta value used in MPEG quantization">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MDELQ" width="9" begin="8" end="0" resetval="0x000" description="Number of delta values2's complement" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_MPEG_DELTA_IQ" acronym="VLCD_MPEG_DELTA_IQ" offset="0x105C" width="32" description="This register sets the delta value used in MPEG inverse quantization">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MDELIQ" width="9" begin="8" end="0" resetval="0x000" description="Number of delta values2's complement" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_MPEG_THRED" acronym="VLCD_MPEG_THRED" offset="0x1060" width="32" description="This register sets the number of threads used in MPEG quantization">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MTHRED" width="12" begin="11" end="0" resetval="0x000" description="Number of threads" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_MPEG_CBP" acronym="VLCD_MPEG_CBP" offset="0x1064" width="32" description="This register sets the coded block pattern (CBP) configuration.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="CBPON" width="1" begin="8" end="8" resetval="0x0" description="CBP detect enable0: CBP detect off (JPEG)1: CBP detect on" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="CBP" width="6" begin="5" end="0" resetval="0x3F" description="CBP indicating at least one nonzero in a block1XXXXX: CBP of the 1st blockX1XXXX: CBP of the 2nd blockXX1XXX: CBP of the 3rd blockXXX1XX: CBP of the 4th blockXXXX1X: CBP of the 5th blockXXXXX1: CBP of the 6th block" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_LUMA_VECTOR" acronym="VLCD_LUMA_VECTOR" offset="0x1068" width="32" description="This register sets the luma bit vector">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="LUMVECT" width="6" begin="5" end="0" resetval="0x00" description="Luma bit vector1XXXXXLuma bit of the 1st blockX1XXXXLuma bit of the 2nd blockXX1XXXLuma bit of the 3rd blockXXX1XXLuma bit of the 4th blockXXXX1XLuma bit of the 5th blockXXXXX1Luma bit of the 6th block" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_HUFFTAB_DCY" acronym="VLCD_HUFFTAB_DCY" offset="0x106C" width="32" description="This register sets the base address for Huffman DC tables.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="HDCY" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_HUFFTAB_DCUV" acronym="VLCD_HUFFTAB_DCUV" offset="0x1070" width="32" description="This register sets the base address for Huffman DC tables.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="HDCUV" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_HUFFTAB_ACi_0" acronym="VLCD_HUFFTAB_ACi_0" offset="0x1074" width="32" description="This register sets the base address for Huffman AC tables.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="HAC" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_HUFFTAB_ACi_1" acronym="VLCD_HUFFTAB_ACi_1" offset="0x1078" width="32" description="This register sets the base address for Huffman AC tables.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="HAC" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_OFLEV_MAXiTAB_0" acronym="VLCD_OFLEV_MAXiTAB_0" offset="0x107C" width="32" description="This register sets the base address for MPEG max level tables">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MAX" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_OFLEV_MAXiTAB_1" acronym="VLCD_OFLEV_MAXiTAB_1" offset="0x1080" width="32" description="This register sets the base address for MPEG max level tables">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="MAX" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_CTLTAB_DCY" acronym="VLCD_CTLTAB_DCY" offset="0x1084" width="32" description="This register sets the base address of the control-table DC Y LUT used by the UVLD.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="CDCY" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_CTLTAB_DCUV" acronym="VLCD_CTLTAB_DCUV" offset="0x1088" width="32" description="This register sets the base address of the control-table DC UV LUT used by the UVLD.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="CDCUV" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_CTLTAB_ACi_0" acronym="VLCD_CTLTAB_ACi_0" offset="0x108C" width="32" description="This register sets the base address of the control-table ACi LUT used by the UVLD.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="CAC" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_CTLTAB_ACi_1" acronym="VLCD_CTLTAB_ACi_1" offset="0x1090" width="32" description="This register sets the base address of the control-table ACi LUT used by the UVLD.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="CAC" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_OFFSET_DCY" acronym="VLCD_OFFSET_DCY" offset="0x1094" width="32" description="This register sets the offset value used to address the symbol-table DC Y LUT.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="ODCY" width="11" begin="10" end="0" resetval="0x000" description="Offset value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_OFFSET_DCUV" acronym="VLCD_OFFSET_DCUV" offset="0x1098" width="32" description="This register sets the offset value used to address the symbol-table DC UV LUT.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="ODCUV" width="11" begin="10" end="0" resetval="0x000" description="Offset value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_OFFSET_ACi_0" acronym="VLCD_OFFSET_ACi_0" offset="0x109C" width="32" description="This register sets the offset value used to address the symbol-table ACi LUT.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="OAC" width="11" begin="10" end="0" resetval="0x000" description="Offset value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_OFFSET_ACi_1" acronym="VLCD_OFFSET_ACi_1" offset="0x10A0" width="32" description="This register sets the offset value used to address the symbol-table ACi LUT.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="OAC" width="11" begin="10" end="0" resetval="0x000" description="Offset value" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_SYMTAB_DCY" acronym="VLCD_SYMTAB_DCY" offset="0x10A4" width="32" description="This register sets the base address of the symbol-table DC Y LUT.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="SDCY" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_SYMTAB_DCUV" acronym="VLCD_SYMTAB_DCUV" offset="0x10A8" width="32" description="This register sets the base address of the symbol-table DC UV LUT.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="SDCUV" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_SYMTAB_ACi_0" acronym="VLCD_SYMTAB_ACi_0" offset="0x10AC" width="32" description="This register sets the base address of the symbol-table ACi UV LUT.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="SAC" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_SYMTAB_ACi_1" acronym="VLCD_SYMTAB_ACi_1" offset="0x10B0" width="32" description="This register sets the base address of the symbol-table ACi UV LUT.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="SAC" width="11" begin="10" end="0" resetval="0x000" description="Start address.Must be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_VLD_CTL" acronym="VLCD_VLD_CTL" offset="0x10B4" width="32" description="This register controls the VLD operations">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="DCYLEAD" width="1" begin="7" end="7" resetval="0x0" description="This bit signifies that the UVLD is expecting a 1 leadingHuffman table for the DC Y table." range="" rwaccess="RW"/>
    <bitfield id="DCUVLEAD" width="1" begin="6" end="6" resetval="0x0" description="This bit signifies that the UVLD is expecting a 1 leadingHuffman table for the DC UV table." range="" rwaccess="RW"/>
    <bitfield id="AC0LEAD" width="1" begin="5" end="5" resetval="0x0" description="This bit signifies that the UVLD is expecting a 1 leadingHuffman table for the AC0 table." range="" rwaccess="RW"/>
    <bitfield id="AC1LEAD" width="1" begin="4" end="4" resetval="0x0" description="This bit signifies that the UVLD is expecting a 1 leadingHuffman table for the AC1 table." range="" rwaccess="RW"/>
    <bitfield id="DCYSYMLEN" width="1" begin="3" end="3" resetval="0x0" description="Decoded symbol bit length in DC Y table0: 12-bit symbol1: 11-bit symbol" range="" rwaccess="RW"/>
    <bitfield id="DCUVSYMLEN" width="1" begin="2" end="2" resetval="0x0" description="Decoded symbol bit length in DC UV table0: 12-bit symbol1: 11-bit symbol" range="" rwaccess="RW"/>
    <bitfield id="AC0SYMLEN" width="1" begin="1" end="1" resetval="0x-" description="Decoded symbol bit length in AC0 table0: 12-bit symbol1: 11-bit symbol" range="" rwaccess="RW"/>
    <bitfield id="AC1SYMLEN" width="1" begin="0" end="0" resetval="0x-" description="Decoded symbol bit length in AC1 table0: 12-bit symbol1: 11-bit symbol" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_VLD_NRBIT_DC" acronym="VLCD_VLD_NRBIT_DC" offset="0x10B8" width="32" description="This register controls the UVLD operations for the DC terms">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="Y" width="5" begin="12" end="8" resetval="0x00" description="Number of bits to test for the DC Y term as input to UVLD" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="UV" width="5" begin="4" end="0" resetval="0x00" description="Number of bits to test for the DC UV term as input to UVLD" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_VLD_NRBIT_AC" acronym="VLCD_VLD_NRBIT_AC" offset="0x10BC" width="32" description="This register controls the UVLD operations for the AC terms">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="AC0" width="5" begin="12" end="8" resetval="0x00" description="Number of bits to test for the AC0 term as input to UVLD" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="AC1" width="5" begin="4" end="0" resetval="0x00" description="Number of bits to test for the AC1 term as input to UVLD" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_BITS_BPTR" acronym="VLCD_BITS_BPTR" offset="0x10C0" width="32" description="Number of valid bit pointer">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="BPTR" width="4" begin="3" end="0" resetval="0x0" description="Number of valid bits in the 16-bit word pointed byVLCD_OUT.StartAddr or VLCD_IN.StartAddr" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_BITS_WORD" acronym="VLCD_BITS_WORD" offset="0x10C4" width="32" description="Bit stream">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="WORD" width="16" begin="15" end="0" resetval="0x0000" description="Last bitstream" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_BYTE_ALIGN" acronym="VLCD_BYTE_ALIGN" offset="0x10C8" width="32" description="VLC byte align">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="1" end="1" resetval="0x0" description="VLC: When set to '1' , it enable byte align in current processing macro blockVLD: When set to '1', it means current processing bitstream is byte aligned." range="" rwaccess="RW"/>
    <bitfield id="DEFAULT" width="1" begin="0" end="0" resetval="0x0" description="VLC: When byte-align is selected (ENABLE bit set to '1'), last byte is filled with this bit.VLD: No meaning" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_HEAD_ADDR" acronym="VLCD_HEAD_ADDR" offset="0x10CC" width="32" description="This register sets the base address for header data to be inserted.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="HDADDR" width="11" begin="10" end="0" resetval="0x000" description="Base address for header data to be insertedMust be align on a 32-bit boundary" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_HEAD_NUM" acronym="VLCD_HEAD_NUM" offset="0x10D0" width="32" description="This register sets the number of header data to be inserted.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="HDNUM" width="10" begin="9" end="0" resetval="0x000" description="Number of header data to be inserted1 to 1023" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_QIQ_CONFIGj_0" acronym="VLCD_QIQ_CONFIGj_0" offset="0x10D4" width="32" description="This register sets the Q/IQ config for block i">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="SCANMODE" width="4" begin="15" end="12" resetval="0x0" description="Sets the scan mode (VLC/VLD)00 Linear scan01 Zig-Zag scan10 Alternate vertical scan11 Alternate horizontal scan" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="QSEL" width="3" begin="10" end="8" resetval="0x0" description="Quantization matrix selector1 of 8 banks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="IQSEL" width="3" begin="6" end="4" resetval="0x0" description="Inverse quantization matrix selector 1 of 8 banks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="DCSEL" width="3" begin="2" end="0" resetval="0x0" description="DC predictor selector1 of 6 banks" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_QIQ_CONFIGj_1" acronym="VLCD_QIQ_CONFIGj_1" offset="0x10D8" width="32" description="This register sets the Q/IQ config for block i">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="SCANMODE" width="4" begin="15" end="12" resetval="0x0" description="Sets the scan mode (VLC/VLD)00 Linear scan01 Zig-Zag scan10 Alternate vertical scan11 Alternate horizontal scan" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="QSEL" width="3" begin="10" end="8" resetval="0x0" description="Quantization matrix selector1 of 8 banks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="IQSEL" width="3" begin="6" end="4" resetval="0x0" description="Inverse quantization matrix selector 1 of 8 banks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="DCSEL" width="3" begin="2" end="0" resetval="0x0" description="DC predictor selector1 of 6 banks" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_QIQ_CONFIGj_2" acronym="VLCD_QIQ_CONFIGj_2" offset="0x10DC" width="32" description="This register sets the Q/IQ config for block i">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="SCANMODE" width="4" begin="15" end="12" resetval="0x0" description="Sets the scan mode (VLC/VLD)00 Linear scan01 Zig-Zag scan10 Alternate vertical scan11 Alternate horizontal scan" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="QSEL" width="3" begin="10" end="8" resetval="0x0" description="Quantization matrix selector1 of 8 banks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="IQSEL" width="3" begin="6" end="4" resetval="0x0" description="Inverse quantization matrix selector 1 of 8 banks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="DCSEL" width="3" begin="2" end="0" resetval="0x0" description="DC predictor selector1 of 6 banks" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_QIQ_CONFIGj_3" acronym="VLCD_QIQ_CONFIGj_3" offset="0x10E0" width="32" description="This register sets the Q/IQ config for block i">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="SCANMODE" width="4" begin="15" end="12" resetval="0x0" description="Sets the scan mode (VLC/VLD)00 Linear scan01 Zig-Zag scan10 Alternate vertical scan11 Alternate horizontal scan" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="QSEL" width="3" begin="10" end="8" resetval="0x0" description="Quantization matrix selector1 of 8 banks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="IQSEL" width="3" begin="6" end="4" resetval="0x0" description="Inverse quantization matrix selector 1 of 8 banks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="DCSEL" width="3" begin="2" end="0" resetval="0x0" description="DC predictor selector1 of 6 banks" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_QIQ_CONFIGj_4" acronym="VLCD_QIQ_CONFIGj_4" offset="0x10E4" width="32" description="This register sets the Q/IQ config for block i">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="SCANMODE" width="4" begin="15" end="12" resetval="0x0" description="Sets the scan mode (VLC/VLD)00 Linear scan01 Zig-Zag scan10 Alternate vertical scan11 Alternate horizontal scan" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="QSEL" width="3" begin="10" end="8" resetval="0x0" description="Quantization matrix selector1 of 8 banks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="IQSEL" width="3" begin="6" end="4" resetval="0x0" description="Inverse quantization matrix selector 1 of 8 banks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="DCSEL" width="3" begin="2" end="0" resetval="0x0" description="DC predictor selector1 of 6 banks" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_QIQ_CONFIGj_5" acronym="VLCD_QIQ_CONFIGj_5" offset="0x10E8" width="32" description="This register sets the Q/IQ config for block i">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="SCANMODE" width="4" begin="15" end="12" resetval="0x0" description="Sets the scan mode (VLC/VLD)00 Linear scan01 Zig-Zag scan10 Alternate vertical scan11 Alternate horizontal scan" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="QSEL" width="3" begin="10" end="8" resetval="0x0" description="Quantization matrix selector1 of 8 banks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="IQSEL" width="3" begin="6" end="4" resetval="0x0" description="Inverse quantization matrix selector 1 of 8 banks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="DCSEL" width="3" begin="2" end="0" resetval="0x0" description="DC predictor selector1 of 6 banks" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_VLD_ERRCTL" acronym="VLCD_VLD_ERRCTL" offset="0x10EC" width="32" description="This register control the VLCD error enables.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="EOBENABLE" width="1" begin="2" end="2" resetval="0x1" description="EOB error control0: Off1: On" range="" rwaccess="RW"/>
    <bitfield id="VLDENABLE" width="1" begin="1" end="1" resetval="0x0" description="VLD error control. When JPEG or MPEG1/2 mode, thisbit should be set to 0 (off).0: Off1: On" range="" rwaccess="RW"/>
    <bitfield id="UVLDENABLE" width="1" begin="0" end="0" resetval="0x0" description="UVLD error control0: Off1: On" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_VLD_ERRSTAT" acronym="VLCD_VLD_ERRSTAT" offset="0x10F0" width="32" description="This register reports VLCD errors">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="R"/>
    <bitfield id="RINGBUFF" width="1" begin="3" end="3" resetval="0x0" description="Ring buffer overflow status" range="" rwaccess="R"/>
    <bitfield id="EOB" width="1" begin="2" end="2" resetval="0x0" description="EOB error" range="" rwaccess="R"/>
    <bitfield id="VLD" width="1" begin="1" end="1" resetval="0x0" description="VLD errorJPEG: Goes '1' when found FDX code at the end of MBH.263, MPEG4: Goes '1' when found an FLC error" range="" rwaccess="R"/>
    <bitfield id="UVLD" width="1" begin="0" end="0" resetval="0x0" description="UVLD error" range="" rwaccess="R"/>
  </register>
  <register id="VLCD_RING_START" acronym="VLCD_RING_START" offset="0x10F4" width="32" description="This register sets the ring buffer start address.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="RSTART" width="13" begin="12" end="0" resetval="0x0000" description="Ring buffer start address" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_RING_END" acronym="VLCD_RING_END" offset="0x10F8" width="32" description="This register sets the ring buffer end address.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="REND" width="13" begin="12" end="0" resetval="0x1FFF" description="Ring buffer end addressVLC:When output pointer reaches the end address, pointer starts at start pointer automatically.VLD:When input pointer reaches the end address, pointer starts at start pointer automatically." range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_CTRL" acronym="VLCD_CTRL" offset="0x10FC" width="32" description="VLCD control register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="ENDIAN" width="1" begin="7" end="7" resetval="0x0" description="Endianism control0: Big endian1: Little endian" range="" rwaccess="RW"/>
    <bitfield id="VLDALGSEL" width="1" begin="6" end="6" resetval="0x0" description="VLD algorithm selection0: Same as DM270 or before (all except MPEG4 RVLC, H.264, and WMV9)1: New algorithm for DM275 or after (must for MPEG4 RVLC, can also be used for others except H.264 and WMV9)" range="" rwaccess="RW"/>
    <bitfield id="MPGMOD" width="2" begin="5" end="4" resetval="0x0" description="Additional MPEG mode0: MPEG4 normal1: MPEG4 data partitioning2: MPEG4 RVLC3: WMV9 (decode only) Field active when VLCD_MODE(5:4) = MPEG4" range="" rwaccess="RW"/>
    <bitfield id="SCANTYPE" width="1" begin="3" end="3" resetval="0x0" description="SCAN mode0: SCAN type is selected by VLCD_MODE(9:8)1: SCAN type is selected by Q/IQ_CONFIG1 to Q/IQ_CONFIG5" range="" rwaccess="RW"/>
    <bitfield id="MP2ENCDEC" width="1" begin="2" end="2" resetval="0x0" description="MPEG2 encode/decode0: MPEG1 VLCD_MODE(5:4) = MPEG11: MPEG2 VLCD_MODE(5:4) = MPEG1" range="" rwaccess="RW"/>
    <bitfield id="MP4ESC" width="1" begin="1" end="1" resetval="0x0" description="MPEG4 escape encoding0: Escape3 only(DSC25)1: Escape1,2 and 3" range="" rwaccess="RW"/>
    <bitfield id="CLKON" width="1" begin="0" end="0" resetval="0x0" description="Dynamic clock on/off control0: On 1: Off" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_VLD_PREFIX_DC" acronym="VLCD_VLD_PREFIX_DC" offset="0x1100" width="32" description="This register sets the ring buffer end address.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="NBITS_DC_Y" width="5" begin="12" end="8" resetval="0x00" description="Sets the number of prefix bits of control table for theDCY term as input to the UVLD." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="NBITS_DC_UV" width="5" begin="4" end="0" resetval="0x00" description="Sets the number of prefix bits of control table for theDCUV term as input to the UVLD." range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_VLD_PREFIX_AC" acronym="VLCD_VLD_PREFIX_AC" offset="0x1104" width="32" description="This register sets the ring buffer end address.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="NBITS_AC0" width="5" begin="12" end="8" resetval="0x00" description="Sets the number of prefix bits of control table for theAC0 term as input to the UVLD." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="NBITS_AC1" width="5" begin="4" end="0" resetval="0x00" description="Sets the number of prefix bits of control table for theAC1 term as input to the UVLD." range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_WMV9_CONFIG" acronym="VLCD_WMV9_CONFIG" offset="0x1108" width="32" description="This register controls the WMV9 parameters">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="BLNBSYM" width="2" begin="9" end="8" resetval="0x0" description="Specifies the number of symbols in a block" range="" rwaccess="RW">
      <bitenum value="0" token="BLNBSYM_0" description="64"/>
      <bitenum value="1" token="BLNBSYM_1" description="32"/>
      <bitenum value="2" token="BLNBSYM_2" description="160x3: Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PQUANT" width="1" begin="6" end="6" resetval="0x0" description="Setting this bit to '1' specify: PQUANT&amp;amp;gt;=8, I-Frame" range="" rwaccess="RW"/>
    <bitfield id="QSCALE" width="2" begin="5" end="4" resetval="0x0" description="Quantization Scale" range="" rwaccess="RW"/>
    <bitfield id="INTRAFRT" width="2" begin="3" end="2" resetval="0x0" description="Intra frame rate type" range="" rwaccess="RW">
      <bitenum value="0" token="INTRAFRT_0" description="low motion"/>
      <bitenum value="1" token="INTRAFRT_1" description="high motion"/>
      <bitenum value="2" token="INTRAFRT_2" description="mid rate"/>
      <bitenum value="3" token="INTRAFRT_3" description="high rate"/>
    </bitfield>
    <bitfield id="INTERFRT" width="2" begin="1" end="0" resetval="0x0" description="Inter frame rate type" range="" rwaccess="RW">
      <bitenum value="0" token="INTERFRT_0" description="low motion"/>
      <bitenum value="1" token="INTERFRT_1" description="high motion"/>
      <bitenum value="2" token="INTERFRT_2" description="mid rate"/>
      <bitenum value="3" token="INTERFRT_3" description="high rate"/>
    </bitfield>
  </register>
  <register id="VLCD_FIRST_FRAME" acronym="VLCD_FIRST_FRAME" offset="0x110C" width="32" description="This register specifies the first case of escape mode 3 in a frame">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="FIRSTFRAME" width="1" begin="0" end="0" resetval="0x0" description="Setting '1' specifies the first case of escape mode 3 in a frame, this register is cleared when found a ESCAPE3(WMV9)" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_H264_MODE" acronym="VLCD_H264_MODE" offset="0x1110" width="32" description="This register configure H264 mode of operation">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="ISLUMA" width="1" begin="2" end="2" resetval="0x0" description="4&#215;4, 4x8 subblock to 8x8 block conversionThis register is for H.264 and WMV9 ." range="" rwaccess="RW">
      <bitenum value="0" token="ISLUMA_0" description="linear order"/>
      <bitenum value="1" token="ISLUMA_1" description="stores the data as 8x8 block image"/>
    </bitfield>
    <bitfield id="H264SCANTAB" width="1" begin="1" end="1" resetval="0x0" description="Setting 1 selects the H.264 SCAN table(IQ mode)" range="" rwaccess="RW"/>
    <bitfield id="H264CAVLCD" width="1" begin="0" end="0" resetval="0x0" description="Setting 1 enable the H.264 CAVLC decoding" range="" rwaccess="RW"/>
  </register>
  <register id="VLCD_NRBITSTH" acronym="VLCD_NRBITSTH" offset="0x1114" width="32" description="This register sets the threshold level of 'nrbits' (number of bits) in WMV9.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="NRBITSTH" width="4" begin="3" end="0" resetval="0x6" description="Threshold level of 'nrbits' (number of bits) in WMV9 decoding.When the 'nrbits' gotten from the Huffman table is greater than this threshold value, UVLD error happens. Current VLD algorithm defines the maximum 'nrbits' is 6. No need to modify the default value." range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_GO_REG" acronym="CAVLC_GO_REG" offset="0x1140" width="32" description="CAVLC enable register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="CAVLC_GO" width="1" begin="0" end="0" resetval="0x0" description="Setting this bit will start CAVLC module. This bit is high while CAVLC module is running and cleared automatically after the completion of the job." range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_MBTYPE" acronym="CAVLC_MBTYPE" offset="0x1144" width="32" description="This register controls the macro-block type">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="INTRA1616" width="1" begin="8" end="8" resetval="0x0" description="Set high when intra16x16 macroblock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="CODBLKPAT" width="6" begin="5" end="0" resetval="0x00" description="Set coded block pattern as the H.264 standard describes" range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_RBTOP" acronym="CAVLC_RBTOP" offset="0x1148" width="32" description="This register sets the Ring Buffer Top Pointer">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="RBTOP" width="13" begin="12" end="0" resetval="0x0000" description="Set Ring Buffer Top pointer in Image Buffer. The value must be even.If IBUF0 is selected in CAVLC_IBUFSEL, bit 12 select if IBUF0_A (0) or IBUF0_B (1) is used." range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_RBEND" acronym="CAVLC_RBEND" offset="0x114C" width="32" description="This register sets the Ring Buffer End Pointer">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="RBEND" width="13" begin="12" end="0" resetval="0x0000" description="Set Ring Buffer End pointer in Image Buffer. The value must be even. RBEND+1 will be the final word address of Ring Buffer. CAVLC_RBEND" range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_BUFPTR" acronym="CAVLC_BUFPTR" offset="0x1150" width="32" description="This register sets the bitstream start pointer">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="BUFPTR" width="13" begin="12" end="0" resetval="0x0000" description="Set a pointer inside Ring Buffer from which bitstream will be written. After the completion, the final pointer is shown. Must be even number. If IBUF0 is selected in CAVLC_IBUFSEL, bit 12 select if IBUF0_A (0) or IBUF0_B (1) is used." range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_BITPTR" acronym="CAVLC_BITPTR" offset="0x1154" width="32" description="This register sets the number of valid MSBs in stream word registers.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="BITPTR" width="5" begin="4" end="0" resetval="0x00" description="Set the number of valid MSBs in stream word registers. The bitstream to be generated follows the valid bits. It shows the number of valid MSBs in stream word registers after completion of the job." range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_STRMWDU" acronym="CAVLC_STRMWDU" offset="0x1158" width="32" description="Upper half of 32-bit Stream Word Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="STRMWDU" width="16" begin="15" end="0" resetval="0x0000" description="Upper half of 32-bit Stream Word Register. Write bits from MSB so that bitstream to be generated follows them. After the completion of the job, remaining bits, which is less than 32 and not written to Image Buffer, is shown." range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_STRMWDL" acronym="CAVLC_STRMWDL" offset="0x115C" width="32" description="Lower half of 32-bit Stream Word Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="STRMWDL" width="16" begin="15" end="0" resetval="0x0000" description="Lower half of 32-bit Stream Word Register. Write bits from MSB so that bitstream to be generated follows them. After the completion of the job, remaining bits, which is less than 32 and not written to Image Buffer, is shown." range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_HDPTR" acronym="CAVLC_HDPTR" offset="0x1160" width="32" description="This register sets Huffman memory read pointer">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="HDPTR" width="12" begin="11" end="0" resetval="0x000" description="Set a pointer in Huffman memory from which CAVLC will read pairs of an MB header symbol and its length, and pack the symbols into bitstream. Must be even number." range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_HDCOUNT" acronym="CAVLC_HDCOUNT" offset="0x1164" width="32" description="This register sets the number of MB header pairs to be inserted to bitstream">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="HDCOUNT" width="10" begin="9" end="0" resetval="0x000" description="Set the number of MB header pairs to be inserted to bitstream. The number is 0 to 1023." range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_NAPTR" acronym="CAVLC_NAPTR" offset="0x1168" width="32" description="This register sets Huffman memory write nA pointer">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="NAPTR" width="12" begin="11" end="0" resetval="0x000" description="Set a pointer in Huffman memory from which nAs are stored. Must be even. After the completion of the job, the number of coefficients of 4x4-blocks in the most right column will be stored from this pointer." range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_NBPTR" acronym="CAVLC_NBPTR" offset="0x116C" width="32" description="This register sets Huffman memory write nB pointer">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="NBPTR" width="12" begin="11" end="0" resetval="0x000" description="Set a pointer in Huffman memory from which nBs are stored. Must be even. After the completion of the job, the number of coefficients of 4x4-blocks in the lowest row will be stored from this pointer." range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_COEFFPTR" acronym="CAVLC_COEFFPTR" offset="0x1170" width="32" description="This register sets coefficients memory pointer">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="COEFFPTR" width="13" begin="12" end="0" resetval="0x0000" description="Set a pointer in Image Buffer from which residual coefficients are stored. Must be even.If IBUF0 is selected in CAVLC_IBUFSEL, bit 12 select if IBUF0_A (0) or IBUF0_B (1) is used." range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_IBUFSEL" acronym="CAVLC_IBUFSEL" offset="0x1174" width="32" description="This register controls selects IBUF0 or IBUF1 and controls byte swapping">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="BYTESWP" width="1" begin="4" end="4" resetval="0x0" description="Stream byte swap control bit.0: Normal1: Swap the two bytes in each 16-bit word." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="INPRTSEL" width="1" begin="1" end="1" resetval="0x0" description="Select input port,0: ibuf0 port,1: ibuf1 port.Input port and output port are allowed to be assigned to the same port." range="" rwaccess="RW"/>
    <bitfield id="OUTPRTSEL" width="1" begin="0" end="0" resetval="0x0" description="Select output port,0: ibuf0 port,1: ibuf1 port.Input port and output port are allowed to be assigned to the same port." range="" rwaccess="RW"/>
  </register>
  <register id="CAVLC_NUMTTL" acronym="CAVLC_NUMTTL" offset="0x1178" width="32" description="number of bits generated">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="NUMTTL" width="16" begin="15" end="0" resetval="0x0000" description="Showing how many bits are generated in total. Automatically cleared when the job starts." range="" rwaccess="R"/>
  </register>
  <register id="CAVLC_NUMHD" acronym="CAVLC_NUMHD" offset="0x117C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="NUMHD" width="16" begin="15" end="0" resetval="0x0000" description="Showing how many bits are generated from MB headers. Automatically cleared when the job starts." range="" rwaccess="R"/>
  </register>
  <register id="CAVLC_NUMRESI" acronym="CAVLC_NUMRESI" offset="0x1180" width="32" description="Showing how many bits are generated from residual coefficients. Automatically cleared when the job starts.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="NUMRESI" width="16" begin="15" end="0" resetval="0x0000" description="Showing how many bits are generated from MB headers. Automatically cleared when the job starts." range="" rwaccess="R"/>
  </register>
</module>
