// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_val,
        data_1_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
reg    ap_block_pp0_stage7_subdone;
reg   [15:0] reg_499;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg   [15:0] reg_503;
wire    ap_block_pp0_stage7_11001;
reg   [15:0] reg_507;
reg   [15:0] reg_511;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [15:0] reg_515;
wire  signed [25:0] sext_ln70_fu_519_p1;
reg  signed [25:0] sext_ln70_reg_902;
reg   [10:0] trunc_ln42_s_reg_910;
reg   [14:0] trunc_ln42_12_reg_915;
reg   [15:0] trunc_ln42_4_reg_920;
reg   [15:0] trunc_ln42_5_reg_925;
reg   [15:0] trunc_ln42_7_reg_930;
reg   [15:0] trunc_ln42_8_reg_935;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
reg   [15:0] trunc_ln42_9_reg_940;
reg   [15:0] trunc_ln42_2_reg_945;
reg   [15:0] trunc_ln42_10_reg_950;
reg  signed [15:0] data_1_val_read_reg_955;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
reg   [15:0] trunc_ln42_11_reg_960;
reg   [15:0] trunc_ln42_13_reg_965;
reg   [15:0] trunc_ln42_14_reg_970;
reg   [14:0] trunc_ln42_15_reg_975;
wire   [11:0] add_ln58_260_fu_629_p2;
reg   [11:0] add_ln58_260_reg_980;
wire  signed [25:0] sext_ln70_46_fu_635_p1;
reg  signed [25:0] sext_ln70_46_reg_985;
reg   [15:0] trunc_ln42_18_reg_993;
reg   [15:0] trunc_ln42_20_reg_998;
wire   [15:0] add_ln58_256_fu_651_p2;
reg   [15:0] add_ln58_256_reg_1003;
wire   [15:0] add_ln58_258_fu_663_p2;
reg   [15:0] add_ln58_258_reg_1008;
wire   [15:0] add_ln58_262_fu_674_p2;
reg   [15:0] add_ln58_262_reg_1013;
wire   [15:0] add_ln58_264_fu_686_p2;
reg   [15:0] add_ln58_264_reg_1018;
wire   [15:0] add_ln58_266_fu_696_p2;
reg   [15:0] add_ln58_266_reg_1023;
wire   [15:0] add_ln58_268_fu_707_p2;
reg   [15:0] add_ln58_268_reg_1028;
wire   [15:0] add_ln58_270_fu_719_p2;
reg   [15:0] add_ln58_270_reg_1033;
wire   [15:0] add_ln58_272_fu_730_p2;
reg   [15:0] add_ln58_272_reg_1038;
wire   [15:0] add_ln58_274_fu_741_p2;
reg   [15:0] add_ln58_274_reg_1043;
wire   [15:0] add_ln58_276_fu_755_p2;
reg   [15:0] add_ln58_276_reg_1048;
wire   [15:0] add_ln58_278_fu_766_p2;
reg   [15:0] add_ln58_278_reg_1053;
wire   [15:0] add_ln58_280_fu_777_p2;
reg   [15:0] add_ln58_280_reg_1058;
wire   [15:0] add_ln58_282_fu_788_p2;
reg   [15:0] add_ln58_282_reg_1063;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg   [15:0] ap_port_reg_data_1_val;
reg  signed [15:0] grp_fu_154_p0;
wire  signed [20:0] sext_ln70_45_fu_526_p1;
reg  signed [12:0] grp_fu_154_p1;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
reg  signed [15:0] grp_fu_155_p0;
reg  signed [11:0] grp_fu_155_p1;
reg  signed [15:0] grp_fu_156_p0;
wire  signed [24:0] sext_ln70_47_fu_590_p1;
reg  signed [12:0] grp_fu_156_p1;
reg  signed [15:0] grp_fu_157_p0;
reg  signed [12:0] grp_fu_157_p1;
wire   [25:0] grp_fu_155_p2;
wire   [25:0] grp_fu_157_p2;
wire   [25:0] grp_fu_156_p2;
wire   [25:0] grp_fu_154_p2;
wire  signed [15:0] sext_ln70_fu_519_p0;
wire  signed [15:0] sext_ln70_45_fu_526_p0;
wire   [20:0] trunc_ln42_s_fu_531_p1;
wire  signed [15:0] tmp_fu_541_p1;
wire   [22:0] tmp_fu_541_p3;
wire  signed [24:0] sext_ln73_28_fu_549_p1;
wire  signed [15:0] tmp_94_fu_559_p1;
wire   [19:0] tmp_94_fu_559_p3;
wire   [24:0] sub_ln73_fu_553_p2;
wire  signed [24:0] sext_ln73_29_fu_567_p1;
wire   [24:0] sub_ln73_16_fu_571_p2;
wire  signed [15:0] sext_ln70_47_fu_590_p0;
wire   [24:0] trunc_ln42_15_fu_595_p1;
wire  signed [15:0] trunc_ln42_17_fu_605_p1;
wire   [7:0] trunc_ln42_17_fu_605_p4;
wire  signed [8:0] sext_ln73_fu_615_p1;
wire   [8:0] add_ln58_259_fu_619_p2;
wire  signed [11:0] sext_ln58_fu_625_p1;
wire  signed [11:0] sext_ln42_fu_587_p1;
wire  signed [15:0] sext_ln42_39_fu_642_p1;
wire   [15:0] add_ln58_fu_645_p2;
wire   [15:0] add_ln58_257_fu_657_p2;
wire   [15:0] add_ln58_261_fu_669_p2;
wire   [15:0] add_ln58_263_fu_680_p2;
wire   [15:0] add_ln58_265_fu_691_p2;
wire   [15:0] add_ln58_267_fu_701_p2;
wire   [15:0] add_ln58_269_fu_713_p2;
wire   [15:0] add_ln58_271_fu_724_p2;
wire   [15:0] add_ln58_273_fu_735_p2;
wire   [15:0] add_ln58_275_fu_749_p2;
wire   [15:0] add_ln58_277_fu_760_p2;
wire   [15:0] add_ln58_279_fu_771_p2;
wire   [15:0] add_ln58_281_fu_782_p2;
wire  signed [15:0] sext_ln42_38_fu_746_p1;
wire   [15:0] add_ln58_283_fu_797_p2;
wire   [15:0] add_ln58_285_fu_808_p2;
wire  signed [15:0] sext_ln58_2_fu_794_p1;
wire   [15:0] add_ln58_284_fu_803_p2;
wire   [15:0] add_ln58_286_fu_814_p2;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

decoder_mul_16s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13s_26_1_1_U1(
    .din0(grp_fu_154_p0),
    .din1(grp_fu_154_p1),
    .dout(grp_fu_154_p2)
);

decoder_mul_16s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_1_U2(
    .din0(grp_fu_155_p0),
    .din1(grp_fu_155_p1),
    .dout(grp_fu_155_p2)
);

decoder_mul_16s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13s_26_1_1_U3(
    .din0(grp_fu_156_p0),
    .din1(grp_fu_156_p1),
    .dout(grp_fu_156_p2)
);

decoder_mul_16s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13s_26_1_1_U4(
    .din0(grp_fu_157_p0),
    .din1(grp_fu_157_p1),
    .dout(grp_fu_157_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce))) begin
        add_ln58_256_reg_1003 <= add_ln58_256_fu_651_p2;
        sext_ln70_46_reg_985 <= sext_ln70_46_fu_635_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce))) begin
        add_ln58_258_reg_1008 <= add_ln58_258_fu_663_p2;
        add_ln58_262_reg_1013 <= add_ln58_262_fu_674_p2;
        add_ln58_264_reg_1018 <= add_ln58_264_fu_686_p2;
        add_ln58_266_reg_1023 <= add_ln58_266_fu_696_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln58_260_reg_980 <= add_ln58_260_fu_629_p2;
        data_1_val_read_reg_955 <= ap_port_reg_data_1_val;
        trunc_ln42_15_reg_975 <= {{trunc_ln42_15_fu_595_p1[24:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln58_268_reg_1028 <= add_ln58_268_fu_707_p2;
        add_ln58_270_reg_1033 <= add_ln58_270_fu_719_p2;
        add_ln58_272_reg_1038 <= add_ln58_272_fu_730_p2;
        add_ln58_274_reg_1043 <= add_ln58_274_fu_741_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln58_276_reg_1048 <= add_ln58_276_fu_755_p2;
        add_ln58_278_reg_1053 <= add_ln58_278_fu_766_p2;
        add_ln58_280_reg_1058 <= add_ln58_280_fu_777_p2;
        add_ln58_282_reg_1063 <= add_ln58_282_fu_788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_port_reg_data_1_val <= data_1_val;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_499 <= {{grp_fu_155_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_503 <= {{grp_fu_157_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_507 <= {{grp_fu_156_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_511 <= {{grp_fu_154_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)))) begin
        reg_515 <= {{grp_fu_154_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sext_ln70_reg_902 <= sext_ln70_fu_519_p1;
        trunc_ln42_12_reg_915 <= {{sub_ln73_16_fu_571_p2[24:10]}};
        trunc_ln42_s_reg_910 <= {{trunc_ln42_s_fu_531_p1[20:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        trunc_ln42_10_reg_950 <= {{grp_fu_156_p2[25:10]}};
        trunc_ln42_2_reg_945 <= {{grp_fu_154_p2[25:10]}};
        trunc_ln42_8_reg_935 <= {{grp_fu_155_p2[25:10]}};
        trunc_ln42_9_reg_940 <= {{grp_fu_157_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        trunc_ln42_11_reg_960 <= {{grp_fu_155_p2[25:10]}};
        trunc_ln42_13_reg_965 <= {{grp_fu_157_p2[25:10]}};
        trunc_ln42_14_reg_970 <= {{grp_fu_154_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce))) begin
        trunc_ln42_18_reg_993 <= {{grp_fu_157_p2[25:10]}};
        trunc_ln42_20_reg_998 <= {{grp_fu_156_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln42_4_reg_920 <= {{grp_fu_155_p2[25:10]}};
        trunc_ln42_5_reg_925 <= {{grp_fu_157_p2[25:10]}};
        trunc_ln42_7_reg_930 <= {{grp_fu_156_p2[25:10]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_154_p0 = sext_ln70_46_reg_985;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_154_p0 = sext_ln70_46_fu_635_p1;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_154_p0 = sext_ln70_reg_902;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_154_p0 = sext_ln70_45_fu_526_p1;
    end else begin
        grp_fu_154_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_154_p1 = 26'd67107861;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_154_p1 = 26'd1395;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_154_p1 = 26'd67108078;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_154_p1 = 26'd67108520;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_154_p1 = 26'd67107971;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_154_p1 = 26'd67108556;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_154_p1 = 26'd809;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_154_p1 = 21'd13;
        end else begin
            grp_fu_154_p1 = 'bx;
        end
    end else begin
        grp_fu_154_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_155_p0 = sext_ln70_46_reg_985;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_155_p0 = sext_ln70_46_fu_635_p1;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_155_p0 = sext_ln70_reg_902;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_155_p0 = sext_ln70_fu_519_p1;
    end else begin
        grp_fu_155_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_155_p1 = 26'd67107913;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_155_p1 = 26'd431;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_155_p1 = 26'd67107671;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_155_p1 = 26'd474;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_155_p1 = 26'd67108287;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_155_p1 = 26'd67108024;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_155_p1 = 26'd872;
        end else begin
            grp_fu_155_p1 = 'bx;
        end
    end else begin
        grp_fu_155_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_156_p0 = sext_ln70_46_reg_985;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_156_p0 = sext_ln70_46_fu_635_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_156_p0 = sext_ln70_47_fu_590_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_156_p0 = sext_ln70_reg_902;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_156_p0 = sext_ln70_fu_519_p1;
    end else begin
        grp_fu_156_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_156_p1 = 26'd1188;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_156_p1 = 26'd67108462;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_156_p1 = 26'd67107826;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_156_p1 = 25'd33554254;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_156_p1 = 26'd67108596;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_156_p1 = 26'd67108038;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_156_p1 = 26'd67107837;
        end else begin
            grp_fu_156_p1 = 'bx;
        end
    end else begin
        grp_fu_156_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_157_p0 = sext_ln70_46_reg_985;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_157_p0 = sext_ln70_46_fu_635_p1;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_157_p0 = sext_ln70_reg_902;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_157_p0 = sext_ln70_fu_519_p1;
    end else begin
        grp_fu_157_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_157_p1 = 26'd406;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_157_p1 = 26'd67107744;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_157_p1 = 26'd1159;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_157_p1 = 26'd918;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_157_p1 = 26'd67108554;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_157_p1 = 26'd67107804;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_157_p1 = 26'd1054;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_157_p1 = 26'd971;
        end else begin
            grp_fu_157_p1 = 'bx;
        end
    end else begin
        grp_fu_157_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln58_256_fu_651_p2 = (add_ln58_fu_645_p2 + reg_499);

assign add_ln58_257_fu_657_p2 = (reg_499 + 16'd499);

assign add_ln58_258_fu_663_p2 = (add_ln58_257_fu_657_p2 + reg_503);

assign add_ln58_259_fu_619_p2 = ($signed(sext_ln73_fu_615_p1) + $signed(9'd470));

assign add_ln58_260_fu_629_p2 = ($signed(sext_ln58_fu_625_p1) + $signed(sext_ln42_fu_587_p1));

assign add_ln58_261_fu_669_p2 = ($signed(trunc_ln42_18_reg_993) + $signed(16'd65502));

assign add_ln58_262_fu_674_p2 = (add_ln58_261_fu_669_p2 + reg_507);

assign add_ln58_263_fu_680_p2 = (reg_515 + 16'd428);

assign add_ln58_264_fu_686_p2 = (add_ln58_263_fu_680_p2 + trunc_ln42_4_reg_920);

assign add_ln58_265_fu_691_p2 = (trunc_ln42_20_reg_998 + 16'd293);

assign add_ln58_266_fu_696_p2 = (add_ln58_265_fu_691_p2 + trunc_ln42_5_reg_925);

assign add_ln58_267_fu_701_p2 = (reg_499 + 16'd592);

assign add_ln58_268_fu_707_p2 = (add_ln58_267_fu_701_p2 + reg_511);

assign add_ln58_269_fu_713_p2 = (reg_503 + 16'd505);

assign add_ln58_270_fu_719_p2 = (add_ln58_269_fu_713_p2 + trunc_ln42_7_reg_930);

assign add_ln58_271_fu_724_p2 = (reg_515 + 16'd442);

assign add_ln58_272_fu_730_p2 = (add_ln58_271_fu_724_p2 + trunc_ln42_8_reg_935);

assign add_ln58_273_fu_735_p2 = (reg_507 + 16'd459);

assign add_ln58_274_fu_741_p2 = (add_ln58_273_fu_735_p2 + trunc_ln42_9_reg_940);

assign add_ln58_275_fu_749_p2 = (reg_499 + 16'd350);

assign add_ln58_276_fu_755_p2 = (add_ln58_275_fu_749_p2 + trunc_ln42_2_reg_945);

assign add_ln58_277_fu_760_p2 = (reg_503 + 16'd397);

assign add_ln58_278_fu_766_p2 = (add_ln58_277_fu_760_p2 + trunc_ln42_10_reg_950);

assign add_ln58_279_fu_771_p2 = (reg_511 + 16'd524);

assign add_ln58_280_fu_777_p2 = (add_ln58_279_fu_771_p2 + trunc_ln42_11_reg_960);

assign add_ln58_281_fu_782_p2 = (reg_507 + 16'd547);

assign add_ln58_282_fu_788_p2 = ($signed(add_ln58_281_fu_782_p2) + $signed(sext_ln42_38_fu_746_p1));

assign add_ln58_283_fu_797_p2 = ($signed(reg_511) + $signed(16'd65484));

assign add_ln58_284_fu_803_p2 = (add_ln58_283_fu_797_p2 + trunc_ln42_13_reg_965);

assign add_ln58_285_fu_808_p2 = (reg_503 + 16'd475);

assign add_ln58_286_fu_814_p2 = (add_ln58_285_fu_808_p2 + trunc_ln42_14_reg_970);

assign add_ln58_fu_645_p2 = ($signed(sext_ln42_39_fu_642_p1) + $signed(16'd464));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = add_ln58_256_reg_1003;

assign ap_return_1 = add_ln58_258_reg_1008;

assign ap_return_10 = add_ln58_276_reg_1048;

assign ap_return_11 = add_ln58_278_reg_1053;

assign ap_return_12 = add_ln58_280_reg_1058;

assign ap_return_13 = add_ln58_282_reg_1063;

assign ap_return_14 = add_ln58_284_fu_803_p2;

assign ap_return_15 = add_ln58_286_fu_814_p2;

assign ap_return_2 = sext_ln58_2_fu_794_p1;

assign ap_return_3 = add_ln58_262_reg_1013;

assign ap_return_4 = add_ln58_264_reg_1018;

assign ap_return_5 = add_ln58_266_reg_1023;

assign ap_return_6 = add_ln58_268_reg_1028;

assign ap_return_7 = add_ln58_270_reg_1033;

assign ap_return_8 = add_ln58_272_reg_1038;

assign ap_return_9 = add_ln58_274_reg_1043;

assign sext_ln42_38_fu_746_p1 = $signed(trunc_ln42_12_reg_915);

assign sext_ln42_39_fu_642_p1 = $signed(trunc_ln42_15_reg_975);

assign sext_ln42_fu_587_p1 = $signed(trunc_ln42_s_reg_910);

assign sext_ln58_2_fu_794_p1 = $signed(add_ln58_260_reg_980);

assign sext_ln58_fu_625_p1 = $signed(add_ln58_259_fu_619_p2);

assign sext_ln70_45_fu_526_p0 = data_0_val;

assign sext_ln70_45_fu_526_p1 = sext_ln70_45_fu_526_p0;

assign sext_ln70_46_fu_635_p1 = data_1_val_read_reg_955;

assign sext_ln70_47_fu_590_p0 = ap_port_reg_data_1_val;

assign sext_ln70_47_fu_590_p1 = sext_ln70_47_fu_590_p0;

assign sext_ln70_fu_519_p0 = data_0_val;

assign sext_ln70_fu_519_p1 = sext_ln70_fu_519_p0;

assign sext_ln73_28_fu_549_p1 = $signed(tmp_fu_541_p3);

assign sext_ln73_29_fu_567_p1 = $signed(tmp_94_fu_559_p3);

assign sext_ln73_fu_615_p1 = $signed(trunc_ln42_17_fu_605_p4);

assign sub_ln73_16_fu_571_p2 = ($signed(sub_ln73_fu_553_p2) - $signed(sext_ln73_29_fu_567_p1));

assign sub_ln73_fu_553_p2 = ($signed(25'd0) - $signed(sext_ln73_28_fu_549_p1));

assign tmp_94_fu_559_p1 = data_0_val;

assign tmp_94_fu_559_p3 = {{tmp_94_fu_559_p1}, {4'd0}};

assign tmp_fu_541_p1 = data_0_val;

assign tmp_fu_541_p3 = {{tmp_fu_541_p1}, {7'd0}};

assign trunc_ln42_15_fu_595_p1 = grp_fu_156_p2;

assign trunc_ln42_17_fu_605_p1 = ap_port_reg_data_1_val;

assign trunc_ln42_17_fu_605_p4 = {{trunc_ln42_17_fu_605_p1[15:8]}};

assign trunc_ln42_s_fu_531_p1 = grp_fu_154_p2;

endmodule //decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
