{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561493482014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561493482039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 17:11:21 2019 " "Processing started: Tue Jun 25 17:11:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561493482039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561493482039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ula -c Ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ula -c Ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561493482039 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561493483636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 3 3 " "Found 3 design units, including 3 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561493500449 ""} { "Info" "ISGN_ENTITY_NAME" "2 MainUla " "Found entity 2: MainUla" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561493500449 ""} { "Info" "ISGN_ENTITY_NAME" "3 AluControl " "Found entity 3: AluControl" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561493500449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561493500449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "func Ula.v(12) " "Verilog HDL Implicit Net warning at Ula.v(12): created implicit net for \"func\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493500449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isOverflowed Ula.v(51) " "Verilog HDL Implicit Net warning at Ula.v(51): created implicit net for \"isOverflowed\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493500449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ula " "Elaborating entity \"Ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561493500572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluControl AluControl:aluControl " "Elaborating entity \"AluControl\" for hierarchy \"AluControl:aluControl\"" {  } { { "Ula.v" "aluControl" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561493500626 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isOverflowed Ula.v(51) " "Verilog HDL or VHDL warning at Ula.v(51): object \"isOverflowed\" assigned a value but never read" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561493500627 "|Ula|AluControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Ula.v(61) " "Verilog HDL assignment warning at Ula.v(61): truncated value with size 32 to match size of target (3)" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561493500628 "|Ula|AluControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluControlOutContrlol Ula.v(55) " "Verilog HDL Always Construct warning at Ula.v(55): inferring latch(es) for variable \"aluControlOutContrlol\", which holds its previous value in one or more paths through the always construct" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561493500628 "|Ula|AluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluControlOutContrlol\[0\] Ula.v(59) " "Inferred latch for \"aluControlOutContrlol\[0\]\" at Ula.v(59)" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561493500630 "|Ula|AluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluControlOutContrlol\[1\] Ula.v(59) " "Inferred latch for \"aluControlOutContrlol\[1\]\" at Ula.v(59)" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561493500631 "|Ula|AluControl:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluControlOutContrlol\[2\] Ula.v(59) " "Inferred latch for \"aluControlOutContrlol\[2\]\" at Ula.v(59)" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561493500631 "|Ula|AluControl:aluControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainUla MainUla:mainUla " "Elaborating entity \"MainUla\" for hierarchy \"MainUla:mainUla\"" {  } { { "Ula.v" "mainUla" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561493500672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Ula.v(32) " "Verilog HDL assignment warning at Ula.v(32): truncated value with size 32 to match size of target (2)" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561493500673 "|Ula|MainUla:mainUla"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[3\] " "Net \"aluControlOut\[3\]\" is missing source, defaulting to GND" {  } { { "Ula.v" "aluControlOut\[3\]" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1561493500807 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1561493500807 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1561493502013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AluControl:aluControl\|aluControlOutContrlol\[2\] " "Latch AluControl:aluControl\|aluControlOutContrlol\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561493502046 ""}  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561493502046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AluControl:aluControl\|aluControlOutContrlol\[1\] " "Latch AluControl:aluControl\|aluControlOutContrlol\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluOp\[0\] " "Ports D and ENA on the latch are fed by the same signal aluOp\[0\]" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561493502047 ""}  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561493502047 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1561493502657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561493504197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493504197 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[0\] " "No output dependent on input pin \"funct\[0\]\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493504585 "|Ula|funct[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[1\] " "No output dependent on input pin \"funct\[1\]\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493504585 "|Ula|funct[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[2\] " "No output dependent on input pin \"funct\[2\]\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493504585 "|Ula|funct[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[3\] " "No output dependent on input pin \"funct\[3\]\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493504585 "|Ula|funct[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[4\] " "No output dependent on input pin \"funct\[4\]\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493504585 "|Ula|funct[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[5\] " "No output dependent on input pin \"funct\[5\]\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493504585 "|Ula|funct[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opCode\[0\] " "No output dependent on input pin \"opCode\[0\]\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493504585 "|Ula|opCode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opCode\[1\] " "No output dependent on input pin \"opCode\[1\]\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493504585 "|Ula|opCode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opCode\[2\] " "No output dependent on input pin \"opCode\[2\]\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493504585 "|Ula|opCode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opCode\[3\] " "No output dependent on input pin \"opCode\[3\]\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493504585 "|Ula|opCode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opCode\[4\] " "No output dependent on input pin \"opCode\[4\]\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493504585 "|Ula|opCode[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opCode\[5\] " "No output dependent on input pin \"opCode\[5\]\"" {  } { { "Ula.v" "" { Text "C:/Users/Aluno/Desktop/lol/Ula-32bits-crop/Ula.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561493504585 "|Ula|opCode[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1561493504585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "545 " "Implemented 545 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "83 " "Implemented 83 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561493504588 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561493504588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "430 " "Implemented 430 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561493504588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561493504588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561493504704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 17:11:44 2019 " "Processing ended: Tue Jun 25 17:11:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561493504704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561493504704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561493504704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561493504704 ""}
