Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:47:22 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng/post_route_timing_summary.rpt
| Design       : LU32PEEng
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 113 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 93 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -60.068   -43598.770                   4801                32951        0.065        0.000                      0                32951        3.950        0.000                       0                 15105  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -60.068   -43598.770                   4801                32951        0.065        0.000                      0                32951        3.950        0.000                       0                 15105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         4801  Failing Endpoints,  Worst Slack      -60.068ns,  Total Violation   -43598.771ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -60.068ns  (required time - arrival time)
  Source:                 compBlock/rec/d_man_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compBlock/multOperand_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        69.959ns  (logic 24.574ns (35.126%)  route 45.385ns (64.874%))
  Logic Levels:           145  (CARRY4=96 LUT2=1 LUT3=1 LUT4=8 LUT5=15 LUT6=24)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15104, unset)        0.704     0.704    compBlock/rec/clk
    SLICE_X108Y60        FDRE                                         r  compBlock/rec/d_man_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDRE (Prop_fdre_C_Q)         0.393     1.097 f  compBlock/rec/d_man_reg[2]/Q
                         net (fo=70, routed)          0.431     1.528    compBlock/rec/d_man[2]
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.097     1.625 r  compBlock/rec/i___1_i_19/O
                         net (fo=1, routed)           0.000     1.625    compBlock/rec/i___1_i_19_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.037 r  compBlock/rec/i___1_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.037    compBlock/rec/i___1_i_12_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.126 r  compBlock/rec/i___1_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.126    compBlock/rec/i___1_i_7_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.215 r  compBlock/rec/i___1_i_2/CO[3]
                         net (fo=223, routed)         0.913     3.129    compBlock/rec/div_man[23]
    SLICE_X110Y61        LUT4 (Prop_lut4_I0_O)        0.097     3.226 r  compBlock/rec/i___2_i_36/O
                         net (fo=1, routed)           0.000     3.226    compBlock/rec/i___2_i_36_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.621 r  compBlock/rec/i___2_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.621    compBlock/rec/i___2_i_20_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.710 r  compBlock/rec/i___2_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.710    compBlock/rec/i___2_i_11_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.799 r  compBlock/rec/i___2_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.799    compBlock/rec/i___2_i_3_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     3.986 r  compBlock/rec/i___2_i_1/CO[0]
                         net (fo=170, routed)         0.941     4.927    compBlock/rec/div_man[22]
    SLICE_X111Y58        LUT4 (Prop_lut4_I1_O)        0.279     5.206 r  compBlock/rec/i___220_i_1/O
                         net (fo=9, routed)           0.600     5.805    compBlock/rec/divide/numer21[37]
    SLICE_X111Y59        LUT6 (Prop_lut6_I0_O)        0.097     5.902 r  compBlock/rec/i___3_i_15/O
                         net (fo=1, routed)           0.611     6.513    compBlock/rec/i___3_i_15_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     6.905 r  compBlock/rec/i___3_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.905    compBlock/rec/i___3_i_4_n_0
    SLICE_X111Y66        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     7.092 r  compBlock/rec/i___3_i_2/CO[0]
                         net (fo=141, routed)         0.732     7.825    compBlock/rec/div_man[21]
    SLICE_X112Y59        LUT6 (Prop_lut6_I1_O)        0.279     8.104 r  compBlock/rec/i___103_i_1/O
                         net (fo=10, routed)          0.619     8.722    compBlock/rec/divide/numer20[28]
    SLICE_X113Y61        LUT6 (Prop_lut6_I0_O)        0.097     8.819 r  compBlock/rec/i___4_i_27/O
                         net (fo=1, routed)           0.623     9.442    compBlock/rec/i___4_i_27_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     9.834 r  compBlock/rec/i___4_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.834    compBlock/rec/i___4_i_11_n_0
    SLICE_X111Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.923 r  compBlock/rec/i___4_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.923    compBlock/rec/i___4_i_3_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.043 r  compBlock/rec/i___4_i_1/CO[1]
                         net (fo=179, routed)         0.897    10.941    compBlock/rec/div_man[20]
    SLICE_X113Y74        LUT5 (Prop_lut5_I1_O)        0.249    11.190 r  compBlock/rec/i___222_i_1_replica/O
                         net (fo=2, routed)           0.593    11.783    compBlock/rec/divide/numer19[37]_repN
    SLICE_X110Y74        LUT6 (Prop_lut6_I0_O)        0.097    11.880 r  compBlock/rec/i___5_i_15/O
                         net (fo=1, routed)           0.663    12.543    compBlock/rec/i___5_i_15_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    12.917 r  compBlock/rec/i___5_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.917    compBlock/rec/i___5_i_4_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.037 r  compBlock/rec/i___5_i_2/CO[1]
                         net (fo=163, routed)         0.738    13.775    compBlock/rec/div_man[19]
    SLICE_X113Y73        LUT5 (Prop_lut5_I1_O)        0.249    14.024 r  compBlock/rec/i___69_i_1/O
                         net (fo=9, routed)           0.421    14.444    compBlock/rec/divide/numer18[26]
    SLICE_X108Y72        LUT6 (Prop_lut6_I0_O)        0.097    14.541 r  compBlock/rec/i___6_i_28/O
                         net (fo=1, routed)           0.728    15.269    compBlock/rec/i___6_i_28_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    15.680 r  compBlock/rec/i___6_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.680    compBlock/rec/i___6_i_12_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.772 r  compBlock/rec/i___6_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.772    compBlock/rec/i___6_i_3_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    15.946 r  compBlock/rec/i___6_i_1/CO[2]
                         net (fo=184, routed)         0.770    16.715    compBlock/rec/div_man[18]
    SLICE_X108Y65        LUT4 (Prop_lut4_I1_O)        0.223    16.938 r  compBlock/rec/i___316_i_1/O
                         net (fo=7, routed)           0.743    17.682    compBlock/rec/divide/p_1_in[2]
    SLICE_X109Y65        LUT6 (Prop_lut6_I0_O)        0.097    17.779 r  compBlock/rec/i___7_i_45/O
                         net (fo=1, routed)           0.318    18.097    compBlock/rec/i___7_i_45_n_0
    SLICE_X106Y65        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    18.471 r  compBlock/rec/i___7_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.471    compBlock/rec/i___7_i_27_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.560 r  compBlock/rec/i___7_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.560    compBlock/rec/i___7_i_13_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.649 r  compBlock/rec/i___7_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.649    compBlock/rec/i___7_i_4_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.822 r  compBlock/rec/i___7_i_2/CO[2]
                         net (fo=183, routed)         0.831    19.653    compBlock/rec/div_man[17]
    SLICE_X107Y58        LUT5 (Prop_lut5_I1_O)        0.237    19.890 r  compBlock/rec/i___71_i_1/O
                         net (fo=9, routed)           0.642    20.532    compBlock/rec/divide/numer16[26]
    SLICE_X107Y60        LUT6 (Prop_lut6_I0_O)        0.097    20.629 r  compBlock/rec/i___8_i_31/O
                         net (fo=1, routed)           0.492    21.121    compBlock/rec/i___8_i_31_n_0
    SLICE_X106Y62        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.495 r  compBlock/rec/i___8_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.495    compBlock/rec/i___8_i_14_n_0
    SLICE_X106Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.584 r  compBlock/rec/i___8_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.584    compBlock/rec/i___8_i_3_n_0
    SLICE_X106Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.673 r  compBlock/rec/i___8_i_1/CO[3]
                         net (fo=201, routed)         0.897    22.570    compBlock/rec/div_man[16]
    SLICE_X106Y59        LUT5 (Prop_lut5_I1_O)        0.097    22.667 r  compBlock/rec/i___52_i_1/O
                         net (fo=9, routed)           0.666    23.332    compBlock/rec/divide/numer15[25]
    SLICE_X103Y60        LUT6 (Prop_lut6_I0_O)        0.097    23.429 r  compBlock/rec/i___9_i_34/O
                         net (fo=1, routed)           0.506    23.935    compBlock/rec/i___9_i_34_n_0
    SLICE_X103Y63        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    24.309 r  compBlock/rec/i___9_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.309    compBlock/rec/i___9_i_15_n_0
    SLICE_X103Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.398 r  compBlock/rec/i___9_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.398    compBlock/rec/i___9_i_4_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.487 r  compBlock/rec/i___9_i_2/CO[3]
                         net (fo=188, routed)         0.916    25.403    compBlock/rec/div_man[15]
    SLICE_X103Y66        LUT5 (Prop_lut5_I1_O)        0.097    25.500 r  compBlock/rec/i___73_i_1/O
                         net (fo=9, routed)           0.761    26.261    compBlock/rec/divide/numer14[26]
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.097    26.358 r  compBlock/rec/i___10_i_40/O
                         net (fo=1, routed)           0.338    26.696    compBlock/rec/i___10_i_40_n_0
    SLICE_X102Y64        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    26.994 r  compBlock/rec/i___10_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.994    compBlock/rec/i___10_i_18_n_0
    SLICE_X102Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.086 r  compBlock/rec/i___10_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.086    compBlock/rec/i___10_i_8_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.178 r  compBlock/rec/i___10_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.178    compBlock/rec/i___10_i_3_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    27.362 r  compBlock/rec/i___10_i_1/CO[0]
                         net (fo=212, routed)         0.714    28.076    compBlock/rec/div_man[14]
    SLICE_X101Y65        LUT5 (Prop_lut5_I1_O)        0.262    28.338 r  compBlock/rec/i___320_i_1/O
                         net (fo=9, routed)           0.635    28.973    compBlock/rec/divide/numer13[19]
    SLICE_X101Y66        LUT6 (Prop_lut6_I0_O)        0.097    29.070 r  compBlock/rec/i___11_i_59/O
                         net (fo=1, routed)           0.318    29.388    compBlock/rec/i___11_i_59_n_0
    SLICE_X101Y67        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    29.673 r  compBlock/rec/i___11_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.673    compBlock/rec/i___11_i_42_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.762 r  compBlock/rec/i___11_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.762    compBlock/rec/i___11_i_21_n_0
    SLICE_X101Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.851 r  compBlock/rec/i___11_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.851    compBlock/rec/i___11_i_9_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.940 r  compBlock/rec/i___11_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.940    compBlock/rec/i___11_i_4_n_0
    SLICE_X101Y71        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    30.127 r  compBlock/rec/i___11_i_2/CO[0]
                         net (fo=211, routed)         0.734    30.861    compBlock/rec/div_man[13]
    SLICE_X103Y76        LUT5 (Prop_lut5_I1_O)        0.279    31.140 r  compBlock/rec/i___145_i_1/O
                         net (fo=9, routed)           0.658    31.798    compBlock/rec/divide/numer12[30]
    SLICE_X104Y76        LUT6 (Prop_lut6_I0_O)        0.097    31.895 r  compBlock/rec/i___12_i_26/O
                         net (fo=1, routed)           0.460    32.355    compBlock/rec/i___12_i_26_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    32.741 r  compBlock/rec/i___12_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.741    compBlock/rec/i___12_i_10_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.833 r  compBlock/rec/i___12_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.833    compBlock/rec/i___12_i_3_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    32.952 r  compBlock/rec/i___12_i_1/CO[1]
                         net (fo=215, routed)         0.740    33.692    compBlock/rec/div_man[12]
    SLICE_X101Y73        LUT5 (Prop_lut5_I1_O)        0.251    33.943 r  compBlock/rec/i___322_i_1/O
                         net (fo=9, routed)           0.796    34.739    compBlock/rec/divide/numer11[19]
    SLICE_X101Y79        LUT6 (Prop_lut6_I0_O)        0.097    34.836 r  compBlock/rec/i___13_i_53/O
                         net (fo=1, routed)           0.335    35.171    compBlock/rec/i___13_i_53_n_0
    SLICE_X101Y75        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    35.563 r  compBlock/rec/i___13_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.563    compBlock/rec/i___13_i_25_n_0
    SLICE_X101Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.652 r  compBlock/rec/i___13_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.652    compBlock/rec/i___13_i_11_n_0
    SLICE_X101Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.741 r  compBlock/rec/i___13_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.741    compBlock/rec/i___13_i_4_n_0
    SLICE_X101Y78        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    35.861 r  compBlock/rec/i___13_i_2/CO[1]
                         net (fo=225, routed)         0.935    36.796    compBlock/rec/div_man[11]
    SLICE_X94Y71         LUT4 (Prop_lut4_I1_O)        0.249    37.045 r  compBlock/rec/i___421_i_1/O
                         net (fo=7, routed)           0.341    37.386    compBlock/rec/divide/numer10[12]
    SLICE_X96Y69         LUT6 (Prop_lut6_I0_O)        0.097    37.483 r  compBlock/rec/i___14_i_76/O
                         net (fo=1, routed)           0.425    37.908    compBlock/rec/i___14_i_76_n_0
    SLICE_X99Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    38.282 r  compBlock/rec/i___14_i_56/CO[3]
                         net (fo=1, routed)           0.000    38.282    compBlock/rec/i___14_i_56_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.371 r  compBlock/rec/i___14_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.371    compBlock/rec/i___14_i_27_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.460 r  compBlock/rec/i___14_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.460    compBlock/rec/i___14_i_12_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    38.549 r  compBlock/rec/i___14_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.549    compBlock/rec/i___14_i_3_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    38.722 r  compBlock/rec/i___14_i_1/CO[2]
                         net (fo=237, routed)         0.880    39.602    compBlock/rec/div_man[10]
    SLICE_X96Y71         LUT5 (Prop_lut5_I1_O)        0.237    39.839 r  compBlock/rec/i___386_i_1/O
                         net (fo=9, routed)           0.602    40.441    compBlock/rec/divide/numer9[15]
    SLICE_X96Y78         LUT6 (Prop_lut6_I0_O)        0.097    40.538 r  compBlock/rec/i___15_i_74/O
                         net (fo=1, routed)           0.429    40.968    compBlock/rec/i___15_i_74_n_0
    SLICE_X97Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    41.253 r  compBlock/rec/i___15_i_56/CO[3]
                         net (fo=1, routed)           0.000    41.253    compBlock/rec/i___15_i_56_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.342 r  compBlock/rec/i___15_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.342    compBlock/rec/i___15_i_27_n_0
    SLICE_X97Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.431 r  compBlock/rec/i___15_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.431    compBlock/rec/i___15_i_13_n_0
    SLICE_X97Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.520 r  compBlock/rec/i___15_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.520    compBlock/rec/i___15_i_4_n_0
    SLICE_X97Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    41.693 r  compBlock/rec/i___15_i_2/CO[2]
                         net (fo=226, routed)         1.121    42.813    compBlock/rec/div_man[9]
    SLICE_X95Y68         LUT4 (Prop_lut4_I1_O)        0.237    43.050 r  compBlock/rec/i___442_i_1/O
                         net (fo=1, routed)           0.174    43.224    compBlock/rec/divide/numer8[10]
    SLICE_X95Y68         LUT6 (Prop_lut6_I0_O)        0.097    43.321 r  compBlock/rec/i___16_i_84/O
                         net (fo=1, routed)           0.468    43.789    compBlock/rec/i___16_i_84_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    44.175 r  compBlock/rec/i___16_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.175    compBlock/rec/i___16_i_56_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    44.267 r  compBlock/rec/i___16_i_31/CO[3]
                         net (fo=1, routed)           0.007    44.274    compBlock/rec/i___16_i_31_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    44.366 r  compBlock/rec/i___16_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.366    compBlock/rec/i___16_i_14_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    44.458 r  compBlock/rec/i___16_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.458    compBlock/rec/i___16_i_3_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    44.550 r  compBlock/rec/i___16_i_1/CO[3]
                         net (fo=246, routed)         1.153    45.703    compBlock/rec/div_man[8]
    SLICE_X95Y69         LUT4 (Prop_lut4_I1_O)        0.097    45.800 r  compBlock/rec/i___451_i_1/O
                         net (fo=7, routed)           0.414    46.215    compBlock/rec/divide/numer7[9]
    SLICE_X95Y69         LUT6 (Prop_lut6_I0_O)        0.097    46.312 r  compBlock/rec/i___17_i_84/O
                         net (fo=1, routed)           0.599    46.911    compBlock/rec/i___17_i_84_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    47.285 r  compBlock/rec/i___17_i_63/CO[3]
                         net (fo=1, routed)           0.000    47.285    compBlock/rec/i___17_i_63_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.374 r  compBlock/rec/i___17_i_30/CO[3]
                         net (fo=1, routed)           0.007    47.381    compBlock/rec/i___17_i_30_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.470 r  compBlock/rec/i___17_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.470    compBlock/rec/i___17_i_15_n_0
    SLICE_X95Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.559 r  compBlock/rec/i___17_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.559    compBlock/rec/i___17_i_4_n_0
    SLICE_X95Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.648 r  compBlock/rec/i___17_i_2/CO[3]
                         net (fo=226, routed)         1.059    48.707    compBlock/rec/div_man[7]
    SLICE_X94Y69         LUT5 (Prop_lut5_I1_O)        0.097    48.804 r  compBlock/rec/i___375_i_1/O
                         net (fo=9, routed)           0.617    49.421    compBlock/rec/divide/numer6[16]
    SLICE_X94Y70         LUT6 (Prop_lut6_I0_O)        0.097    49.518 r  compBlock/rec/i___18_i_74/O
                         net (fo=1, routed)           0.383    49.901    compBlock/rec/i___18_i_74_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    50.287 r  compBlock/rec/i___18_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.287    compBlock/rec/i___18_i_41_n_0
    SLICE_X92Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.379 r  compBlock/rec/i___18_i_18/CO[3]
                         net (fo=1, routed)           0.007    50.386    compBlock/rec/i___18_i_18_n_0
    SLICE_X92Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.478 r  compBlock/rec/i___18_i_8/CO[3]
                         net (fo=1, routed)           0.000    50.478    compBlock/rec/i___18_i_8_n_0
    SLICE_X92Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.570 r  compBlock/rec/i___18_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.570    compBlock/rec/i___18_i_3_n_0
    SLICE_X92Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    50.754 r  compBlock/rec/i___18_i_1/CO[0]
                         net (fo=249, routed)         1.082    51.836    compBlock/rec/div_man[6]
    SLICE_X90Y70         LUT5 (Prop_lut5_I1_O)        0.262    52.098 r  compBlock/rec/i___19_i_1/O
                         net (fo=9, routed)           0.490    52.588    compBlock/rec/divide/numer5[23]
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.097    52.685 r  compBlock/rec/i___19_i_44/O
                         net (fo=1, routed)           0.430    53.114    compBlock/rec/i___19_i_44_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    53.500 r  compBlock/rec/i___19_i_21/CO[3]
                         net (fo=1, routed)           0.007    53.508    compBlock/rec/i___19_i_21_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.600 r  compBlock/rec/i___19_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.600    compBlock/rec/i___19_i_9_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    53.692 r  compBlock/rec/i___19_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.692    compBlock/rec/i___19_i_4_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    53.876 r  compBlock/rec/i___19_i_2/CO[0]
                         net (fo=229, routed)         0.769    54.644    compBlock/rec/div_man[5]
    SLICE_X90Y71         LUT5 (Prop_lut5_I1_O)        0.262    54.906 r  compBlock/rec/i___346_i_1/O
                         net (fo=9, routed)           0.702    55.608    compBlock/rec/divide/numer4[18]
    SLICE_X89Y70         LUT6 (Prop_lut6_I0_O)        0.097    55.705 r  compBlock/rec/i___20_i_74/O
                         net (fo=1, routed)           0.475    56.180    compBlock/rec/i___20_i_74_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    56.465 r  compBlock/rec/i___20_i_41/CO[3]
                         net (fo=1, routed)           0.000    56.465    compBlock/rec/i___20_i_41_n_0
    SLICE_X89Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.554 r  compBlock/rec/i___20_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.554    compBlock/rec/i___20_i_22_n_0
    SLICE_X89Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.643 r  compBlock/rec/i___20_i_10/CO[3]
                         net (fo=1, routed)           0.007    56.651    compBlock/rec/i___20_i_10_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.740 r  compBlock/rec/i___20_i_3/CO[3]
                         net (fo=1, routed)           0.000    56.740    compBlock/rec/i___20_i_3_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    56.860 r  compBlock/rec/i___20_i_1/CO[1]
                         net (fo=256, routed)         0.886    57.746    compBlock/rec/div_man[4]
    SLICE_X85Y68         LUT5 (Prop_lut5_I1_O)        0.249    57.995 r  compBlock/rec/i___330_i_1/O
                         net (fo=9, routed)           0.431    58.426    compBlock/rec/divide/numer3[19]
    SLICE_X89Y68         LUT6 (Prop_lut6_I0_O)        0.097    58.523 r  compBlock/rec/i___21_i_52/O
                         net (fo=1, routed)           0.447    58.970    compBlock/rec/i___21_i_52_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    59.381 r  compBlock/rec/i___21_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.381    compBlock/rec/i___21_i_24_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.473 r  compBlock/rec/i___21_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.473    compBlock/rec/i___21_i_11_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.565 r  compBlock/rec/i___21_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.565    compBlock/rec/i___21_i_4_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    59.684 r  compBlock/rec/i___21_i_2/CO[1]
                         net (fo=224, routed)         0.962    60.645    compBlock/rec/div_man[3]
    SLICE_X82Y70         LUT4 (Prop_lut4_I1_O)        0.251    60.896 r  compBlock/rec/i___481_i_1/O
                         net (fo=6, routed)           0.492    61.389    compBlock/rec/divide/numer2[4]
    SLICE_X81Y71         LUT6 (Prop_lut6_I0_O)        0.097    61.486 r  compBlock/rec/i___22_i_113/O
                         net (fo=1, routed)           0.242    61.727    compBlock/rec/i___22_i_113_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    62.113 r  compBlock/rec/i___22_i_85/CO[3]
                         net (fo=1, routed)           0.000    62.113    compBlock/rec/i___22_i_85_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    62.205 r  compBlock/rec/i___22_i_53/CO[3]
                         net (fo=1, routed)           0.000    62.205    compBlock/rec/i___22_i_53_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    62.297 r  compBlock/rec/i___22_i_30/CO[3]
                         net (fo=1, routed)           0.007    62.304    compBlock/rec/i___22_i_30_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    62.396 r  compBlock/rec/i___22_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.396    compBlock/rec/i___22_i_16_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    62.488 r  compBlock/rec/i___22_i_3/CO[3]
                         net (fo=1, routed)           0.000    62.488    compBlock/rec/i___22_i_3_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    62.662 r  compBlock/rec/i___22_i_1/CO[2]
                         net (fo=199, routed)         0.658    63.320    compBlock/rec/div_man[2]
    SLICE_X82Y78         LUT5 (Prop_lut5_I1_O)        0.223    63.543 r  compBlock/rec/i___504_i_65/O
                         net (fo=4, routed)           0.823    64.366    compBlock/rec/divide/numer1[26]
    SLICE_X80Y75         LUT6 (Prop_lut6_I5_O)        0.097    64.463 r  compBlock/rec/i___504_i_26/O
                         net (fo=1, routed)           0.392    64.855    compBlock/rec/i___504_i_26_n_0
    SLICE_X83Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    65.247 r  compBlock/rec/i___504_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.247    compBlock/rec/i___504_i_9_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.336 r  compBlock/rec/i___504_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.336    compBlock/rec/i___504_i_2_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    65.509 r  compBlock/rec/i___504_i_1/CO[2]
                         net (fo=89, routed)          0.742    66.252    compBlock/rec/div_man[1]
    SLICE_X86Y82         LUT4 (Prop_lut4_I1_O)        0.237    66.489 r  compBlock/rec/multOperand[1]_i_146/O
                         net (fo=1, routed)           0.379    66.868    compBlock/rec/divide/numer0__0[2]
    SLICE_X87Y79         LUT6 (Prop_lut6_I0_O)        0.097    66.965 r  compBlock/rec/multOperand[1]_i_127/O
                         net (fo=1, routed)           0.405    67.369    compBlock/rec/multOperand[1]_i_127_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    67.755 r  compBlock/rec/multOperand_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.007    67.763    compBlock/rec/multOperand_reg[1]_i_97_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.855 r  compBlock/rec/multOperand_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    67.855    compBlock/rec/multOperand_reg[1]_i_66_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.947 r  compBlock/rec/multOperand_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.947    compBlock/rec/multOperand_reg[1]_i_30_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    68.039 r  compBlock/rec/multOperand_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.039    compBlock/rec/multOperand_reg[1]_i_12_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    68.131 r  compBlock/rec/multOperand_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.131    compBlock/rec/multOperand_reg[1]_i_3_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    68.223 r  compBlock/rec/multOperand_reg[1]_i_2/CO[3]
                         net (fo=23, routed)          1.068    69.291    compBlock/rec/div_man[0]
    SLICE_X85Y69         LUT5 (Prop_lut5_I0_O)        0.097    69.388 f  compBlock/rec/multOperand[15]_i_3/O
                         net (fo=1, routed)           0.353    69.741    compBlock/rec/multOperand[15]_i_3_n_0
    SLICE_X82Y69         LUT6 (Prop_lut6_I0_O)        0.097    69.838 r  compBlock/rec/multOperand[15]_i_2/O
                         net (fo=1, routed)           0.294    70.132    compBlock/rec/recResult[15]
    SLICE_X81Y70         LUT3 (Prop_lut3_I1_O)        0.097    70.229 r  compBlock/rec/multOperand[15]_i_1/O
                         net (fo=1, routed)           0.433    70.663    compBlock/rec_n_16
    SLICE_X83Y69         FDRE                                         r  compBlock/multOperand_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=15104, unset)        0.669    10.669    compBlock/clk
    SLICE_X83Y69         FDRE                                         r  compBlock/multOperand_reg[15]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X83Y69         FDRE (Setup_fdre_C_D)       -0.039    10.594    compBlock/multOperand_reg[15]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                         -70.663    
  -------------------------------------------------------------------
                         slack                                -60.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg1_reg[754]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compBlock/currentBlock0/inst1/ram_reg_10/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.472%)  route 0.100ns (41.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15104, unset)        0.411     0.411    compBlock/clk
    SLICE_X55Y101        FDRE                                         r  compBlock/curWriteData0Reg1_reg[754]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141     0.552 r  compBlock/curWriteData0Reg1_reg[754]/Q
                         net (fo=1, routed)           0.100     0.652    compBlock/currentBlock0/inst1/ram_reg_14_1[754]
    RAMB36_X3Y20         RAMB36E1                                     r  compBlock/currentBlock0/inst1/ram_reg_10/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15104, unset)        0.432     0.432    compBlock/currentBlock0/inst1/clk
    RAMB36_X3Y20         RAMB36E1                                     r  compBlock/currentBlock0/inst1/ram_reg_10/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     0.587    compBlock/currentBlock0/inst1/ram_reg_10
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X3Y4   compBlock/currentBlock0/inst1/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X92Y58  compBlock/topBlock/inst2/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X92Y58  compBlock/topBlock/inst2/ram_reg_0_15_0_5/RAMA/CLK



