# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Jan 22 13:51:25 2021
# 
# Allegro PCB Router v16-6-111 made 2012/09/05 at 23:00:56
# Running on: processor21, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Batch File Name: pasde.do
# Did File Name: C:/ORCADDATA/WAITINGPATIENTSIGN/allegro/specctra.did
# Current time = Fri Jan 22 13:51:26 2021
# PCB C:/ORCADDATA/WAITINGPATIENTSIGN/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo= -5.8000 ylo= -5.6000 xhi=165.8000 yhi= 81.8000
# Total 9 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 50, Vias Processed 10
# <<WARNING:>> 1 redundant wires and vias were deleted
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 16, Images Processed 22, Padstacks Processed 6
# Nets Processed 20, Net Terminals 69
# PCB Area=11856.000  EIC=5  Area/EIC=2371.200  SMDs=0
# Total Pin Count: 70
# Signal Connections Created 4
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 4
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 2 Total Vias 7
# Percent Connected   65.00
# Manhattan Length 1133.8458 Horizontal 838.2107 Vertical 295.6351
# Routed Length 1050.9389 Horizontal 810.9048 Vertical 390.8771
# Ratio Actual / Manhattan   0.9269
# Unconnected Length  76.8350 Horizontal  55.2450 Vertical  21.5900
# Total Conflicts: 8 (Cross: 4, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaai08600.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: This board is already 65.00% completed. 
# Using modified smart_route algorithm.
# Smart Route: Executing 50 route passes.
# Current time = Fri Jan 22 13:51:27 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 4
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 2 Total Vias 7
# Percent Connected   65.00
# Manhattan Length 1133.8458 Horizontal 838.2107 Vertical 295.6351
# Routed Length 1050.9389 Horizontal 810.9048 Vertical 390.8771
# Ratio Actual / Manhattan   0.9269
# Unconnected Length  76.8350 Horizontal  55.2450 Vertical  21.5900
# Start Route Pass 1 of 50
# Routing 19 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 17 Successes 17 Failures 0 Vias 9
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   0|    0|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 3, at vias 1 Total Vias 9
# Percent Connected  100.00
# Manhattan Length 1139.8673 Horizontal 837.3792 Vertical 302.4881
# Routed Length 1236.6224 Horizontal 920.8350 Vertical 396.4258
# Ratio Actual / Manhattan   1.0849
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Jan 22 13:51:27 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 3, at vias 1 Total Vias 9
# Percent Connected  100.00
# Manhattan Length 1139.8673 Horizontal 837.3792 Vertical 302.4881
# Routed Length 1236.6224 Horizontal 920.8350 Vertical 396.4258
# Ratio Actual / Manhattan   1.0849
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 54 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 43 Successes 43 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 49 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 42 Successes 42 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   0|    0|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  2|     0|     0|   0|    0|    5|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 3, at vias 0 Total Vias 4
# Percent Connected  100.00
# Manhattan Length 1143.5630 Horizontal 842.2114 Vertical 301.3516
# Routed Length 1291.0412 Horizontal 907.1466 Vertical 388.3583
# Ratio Actual / Manhattan   1.1290
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Jan 22 13:51:27 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 3, at vias 0 Total Vias 4
# Percent Connected  100.00
# Manhattan Length 1143.5630 Horizontal 842.2114 Vertical 301.3516
# Routed Length 1291.0412 Horizontal 907.1466 Vertical 388.3583
# Ratio Actual / Manhattan   1.1290
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 47 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 43 Successes 43 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 48 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 43 Successes 43 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   0|    0|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  2|     0|     0|   0|    0|    5|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 3, at vias 0 Total Vias 4
# Percent Connected  100.00
# Manhattan Length 1143.5630 Horizontal 842.2114 Vertical 301.3516
# Routed Length 1292.5414 Horizontal 910.4086 Vertical 386.5965
# Ratio Actual / Manhattan   1.1303
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaaj08600.tmp
# Routing Written to File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaaj08600.tmp
# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaal08600.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net N02137 Selected.
# Net N02133 Selected.
# Net N02113 Selected.
# All Selected Wires Unprotected.
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All unprotected selected wires were deleted.
# Current time = Fri Jan 22 13:54:54 2021
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 20 Connections 40 Unroutes 3
# Signal Layers 2 Power Layers 0
# Wire Junctions 3, at vias 0 Total Vias 4
# Percent Connected   92.50
# Manhattan Length 1143.5630 Horizontal 842.2114 Vertical 301.3516
# Routed Length 1179.5114 Horizontal 812.6186 Vertical 371.3565
# Ratio Actual / Manhattan   1.0314
# Unconnected Length 113.0300 Horizontal  97.7900 Vertical  15.2400
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All Components Unselected.
# All Nets Unselected.
# Current time = Fri Jan 22 13:54:54 2021
# Nets Processed 21, Net Terminals 83
# Signal Connections Created 0
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 3, at vias 0 Total Vias 4
# Percent Connected  100.00
# Manhattan Length 1143.5630 Horizontal 842.2114 Vertical 301.3516
# Routed Length 1290.9412 Horizontal 910.4086 Vertical 394.2165
# Ratio Actual / Manhattan   1.1289
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaam08600.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: This board is already 100.00% completed. 
# Using modified smart_route algorithm.
# Smart Route: Executing 2 clean passes.
# Current time = Fri Jan 22 13:54:55 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 3, at vias 0 Total Vias 4
# Percent Connected  100.00
# Manhattan Length 1143.5630 Horizontal 842.2114 Vertical 301.3516
# Routed Length 1290.9412 Horizontal 910.4086 Vertical 394.2165
# Ratio Actual / Manhattan   1.1289
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 47 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 43 Successes 43 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 48 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 44 Successes 44 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   0|    0|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  2|     0|     0|   0|    0|    5|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Delete   |  5|     0|     0|   0|    3|    4|    0|   0|   |  0:00:00|  0:00:00|
# Read Rte |  5|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 4
# Percent Connected  100.00
# Manhattan Length 1130.8985 Horizontal 829.2268 Vertical 301.6717
# Routed Length 1247.5063 Horizontal 864.2227 Vertical 387.7473
# Ratio Actual / Manhattan   1.1031
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Jan 22 13:54:55 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 4
# Percent Connected  100.00
# Manhattan Length 1130.8985 Horizontal 829.2268 Vertical 301.6717
# Routed Length 1247.5063 Horizontal 864.2227 Vertical 387.7473
# Ratio Actual / Manhattan   1.1031
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 48 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 43 Successes 43 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 48 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 44 Successes 44 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   0|    0|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  2|     0|     0|   0|    0|    5|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Delete   |  5|     0|     0|   0|    3|    4|    0|   0|   |  0:00:00|  0:00:00|
# Read Rte |  5|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 4
# Percent Connected  100.00
# Manhattan Length 1128.3230 Horizontal 827.4088 Vertical 300.9142
# Routed Length 1244.9308 Horizontal 861.6472 Vertical 387.7473
# Ratio Actual / Manhattan   1.1033
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaan08600.tmp
# Routing Written to File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaan08600.tmp
# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaao08600.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: This board is already 100.00% completed. 
# Using modified smart_route algorithm.
# Smart Route: Executing 2 clean passes.
# Current time = Fri Jan 22 13:55:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 4
# Percent Connected  100.00
# Manhattan Length 1128.3230 Horizontal 827.4088 Vertical 300.9142
# Routed Length 1244.9308 Horizontal 861.6472 Vertical 387.7473
# Ratio Actual / Manhattan   1.1033
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 48 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 44 Successes 44 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 48 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 44 Successes 44 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   0|    0|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  2|     0|     0|   0|    0|    5|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Delete   |  5|     0|     0|   0|    3|    4|    0|   0|   |  0:00:00|  0:00:00|
# Read Rte |  5|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 4
# Percent Connected  100.00
# Manhattan Length 1128.3230 Horizontal 827.4088 Vertical 300.9142
# Routed Length 1244.9308 Horizontal 861.6472 Vertical 387.7473
# Ratio Actual / Manhattan   1.1033
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Jan 22 13:55:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 4
# Percent Connected  100.00
# Manhattan Length 1128.3230 Horizontal 827.4088 Vertical 300.9142
# Routed Length 1244.9308 Horizontal 861.6472 Vertical 387.7473
# Ratio Actual / Manhattan   1.1033
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 48 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 44 Successes 44 Failures 0 Vias 4
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 48 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 44 Successes 44 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 1.0000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   0|    0|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  2|     0|     0|   0|    0|    5|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Delete   |  5|     0|     0|   0|    3|    4|    0|   0|   |  0:00:00|  0:00:00|
# Read Rte |  5|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    0|    4|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 13|     0|     0|   0|    0|    4|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/WAITINGPATIENTSIGN/allegro\WAITINGPATIENTSIGN.dsn
# Nets 21 Connections 40 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 4
# Percent Connected  100.00
# Manhattan Length 1128.3230 Horizontal 827.4088 Vertical 300.9142
# Routed Length 1244.9308 Horizontal 861.6472 Vertical 387.7473
# Ratio Actual / Manhattan   1.1033
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaap08600.tmp
# Routing Written to File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaap08600.tmp
quit
