---
layout: doc
title: gbz80(7) [master]
description: RGBDS master â€” CPU opcode reference
---
<table class="head">
  <tr>
    <td class="head-ltitle">GBZ80(7)</td>
    <td class="head-vol">Miscellaneous Information Manual</td>
    <td class="head-rtitle">GBZ80(7)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
<b class="Nm" title="Nm">gbz80</b> &#x2014; <span class="Nd" title="Nd">CPU
  opcode reference</span>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
This is the list of opcodes supported by <a class="Xr" title="Xr">rgbasm(1)</a>,
  including a short description, the number of bytes needed to encode them and
  the number of CPU cycles at 1MHz (or 2MHz in GBC dual speed mode) needed to
  complete them.
<div class="Pp"></div>
Note: All arithmetic/logic operations that use register
  <b class="Sy" title="Sy">A</b> as destination can omit the destination as it
  is assumed to be register <b class="Sy" title="Sy">A</b> by default. The
  following two lines have the same effect:
<div class="Pp"></div>
<div class="Bd" style="margin-left: 5.00ex;">
<pre class="Li">
OR A,B 
OR B
</pre>
</div>
<h1 class="Sh" title="Sh" id="LEGEND"><a class="selflink" href="#LEGEND">LEGEND</a></h1>
List of abbreviations used in this document.
<dl class="Bl-tag">
  <dt class="It-tag"><var class="Ar" title="Ar">r8</var></dt>
  <dd class="It-tag">Any of the 8-bit registers (<b class="Sy" title="Sy">A</b>,
      <b class="Sy" title="Sy">B</b>, <b class="Sy" title="Sy">C</b>,
      <b class="Sy" title="Sy">D</b>, <b class="Sy" title="Sy">E</b>,
      <b class="Sy" title="Sy">H</b>, <b class="Sy" title="Sy">L</b>).</dd>
  <dt class="It-tag"><var class="Ar" title="Ar">r16</var></dt>
  <dd class="It-tag">Any of the general-purpose 16-bit registers
      (<b class="Sy" title="Sy">BC</b>, <b class="Sy" title="Sy">DE</b>,
      <b class="Sy" title="Sy">HL</b>).</dd>
  <dt class="It-tag"><var class="Ar" title="Ar">n8</var></dt>
  <dd class="It-tag">8-bit integer constant.</dd>
  <dt class="It-tag"><var class="Ar" title="Ar">n16</var></dt>
  <dd class="It-tag">16-bit integer constant.</dd>
  <dt class="It-tag"><var class="Ar" title="Ar">e8</var></dt>
  <dd class="It-tag">8-bit offset (<b class="Sy" title="Sy">-128</b> to
      <b class="Sy" title="Sy">127</b>).</dd>
  <dt class="It-tag"><var class="Ar" title="Ar">u3</var></dt>
  <dd class="It-tag">3-bit unsigned integer constant
      (<b class="Sy" title="Sy">0</b> to <b class="Sy" title="Sy">7</b>).</dd>
  <dt class="It-tag"><var class="Ar" title="Ar">cc</var></dt>
  <dd class="It-tag">Condition codes:
    <dl class="Bl-tag Bl-compact">
      <dt class="It-tag"><b class="Sy" title="Sy">Z</b></dt>
      <dd class="It-tag">Execute if Z is set.</dd>
      <dt class="It-tag"><b class="Sy" title="Sy">NZ</b></dt>
      <dd class="It-tag">Execute if Z is not set.</dd>
      <dt class="It-tag"><b class="Sy" title="Sy">C</b></dt>
      <dd class="It-tag">Execute if C is set.</dd>
      <dt class="It-tag"><b class="Sy" title="Sy">NC</b></dt>
      <dd class="It-tag">Execute if C is not set.</dd>
    </dl>
  </dd>
  <dt class="It-tag"><var class="Ar" title="Ar">vec</var></dt>
  <dd class="It-tag">One of the <b class="Sy" title="Sy">RST</b> vectors
      (<b class="Sy" title="Sy">0x00</b>, <b class="Sy" title="Sy">0x08</b>,
      <b class="Sy" title="Sy">0x10</b>, <b class="Sy" title="Sy">0x18</b>,
      <b class="Sy" title="Sy">0x20</b>, <b class="Sy" title="Sy">0x28</b>,
      <b class="Sy" title="Sy">0x30</b> and
    <b class="Sy" title="Sy">0x38</b>).</dd>
</dl>
<h1 class="Sh" title="Sh" id="INSTRUCTION_OVERVIEW"><a class="selflink" href="#INSTRUCTION_OVERVIEW">INSTRUCTION
  OVERVIEW</a></h1>
<h2 class="Ss" title="Ss" id="8-bit_Arithmetic_and_Logic_Instructions"><a class="selflink" href="#8-bit_Arithmetic_and_Logic_Instructions">8-bit
  Arithmetic and Logic Instructions</a></h2>
<dl class="Bl-inset Bl-compact">
  <dt class="It-inset"><a class="Sx" title="Sx" href="#ADC_A,r8">ADC
    A,r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#ADC_A,[HL]">ADC
    A,[HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#ADC_A,n8">ADC
    A,n8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#ADD_A,r8">ADD
    A,r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#ADD_A,[HL]">ADD
    A,[HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#ADD_A,n8">ADD
    A,n8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#AND_A,r8">AND
    A,r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#AND_A,[HL]">AND
    A,[HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#AND_A,n8">AND
    A,n8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#CP_A,r8">CP A,r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#CP_A,[HL]">CP
    A,[HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#CP_A,n8">CP A,n8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#DEC_r8">DEC r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#DEC_[HL]">DEC
    [HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#INC_r8">INC r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#INC_[HL]">INC
    [HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#OR_A,r8">OR A,r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#OR_A,[HL]">OR
    A,[HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#OR_A,n8">OR A,n8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SBC_A,r8">SBC
    A,r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SBC_A,[HL]">SBC
    A,[HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SBC_A,n8">SBC
    A,n8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SUB_A,r8">SUB
    A,r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SUB_A,[HL]">SUB
    A,[HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SUB_A,n8">SUB
    A,n8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#XOR_A,r8">XOR
    A,r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#XOR_A,[HL]">XOR
    A,[HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#XOR_A,n8">XOR
    A,n8</a></dt>
  <dd class="It-inset"></dd>
</dl>
<h2 class="Ss" title="Ss" id="16-bit_Arithmetic_Instructions"><a class="selflink" href="#16-bit_Arithmetic_Instructions">16-bit
  Arithmetic Instructions</a></h2>
<dl class="Bl-inset Bl-compact">
  <dt class="It-inset"><a class="Sx" title="Sx" href="#ADD_HL,r16">ADD
    HL,r16</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#DEC_r16">DEC r16</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#INC_r16">INC r16</a></dt>
  <dd class="It-inset"></dd>
</dl>
<h2 class="Ss" title="Ss" id="Bit_Operations_Instructions"><a class="selflink" href="#Bit_Operations_Instructions">Bit
  Operations Instructions</a></h2>
<dl class="Bl-inset Bl-compact">
  <dt class="It-inset"><a class="Sx" title="Sx" href="#BIT_u3,r8">BIT
    u3,r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#BIT_u3,[HL]">BIT
    u3,[HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RES_u3,r8">RES
    u3,r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RES_u3,[HL]">RES
    u3,[HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SET_u3,r8">SET
    u3,r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SET_u3,[HL]">SET
    u3,[HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SWAP_r8">SWAP r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SWAP_[HL]">SWAP
    [HL]</a></dt>
  <dd class="It-inset"></dd>
</dl>
<h2 class="Ss" title="Ss" id="Bit_Shift_Instructions"><a class="selflink" href="#Bit_Shift_Instructions">Bit
  Shift Instructions</a></h2>
<dl class="Bl-inset Bl-compact">
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RL_r8">RL r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RL_[HL]">RL [HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RLA">RLA</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RLC_r8">RLC r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RLC_[HL]">RLC
    [HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RLCA">RLCA</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RR_r8">RR r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RR_[HL]">RR [HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RRA">RRA</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RRC_r8">RRC r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RRC_[HL]">RRC
    [HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RRCA">RRCA</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SLA_r8">SLA r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SLA_[HL]">SLA
    [HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SRA_r8">SRA r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SRA_[HL]">SRA
    [HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SRL_r8">SRL r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SRL_[HL]">SRL
    [HL]</a></dt>
  <dd class="It-inset"></dd>
</dl>
<h2 class="Ss" title="Ss" id="Load_Instructions"><a class="selflink" href="#Load_Instructions">Load
  Instructions</a></h2>
<dl class="Bl-inset Bl-compact">
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_r8,r8">LD
    r8,r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_r8,n8">LD
    r8,n8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_r16,n16">LD
    r16,n16</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_[HL],r8">LD
    [HL],r8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_[HL],n8">LD
    [HL],n8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_r8,[HL]">LD
    r8,[HL]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_[r16],A">LD
    [r16],A</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_[n16],A">LD
    [n16],A</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LDH_[n16],A">LDH
    [n16],A</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LDH_[C],A">LDH
    [C],A</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_A,[r16]">LD
    A,[r16]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_A,[n16]">LD
    A,[n16]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LDH_A,[n16]">LDH
    A,[n16]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LDH_A,[C]">LDH
    A,[C]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_[HLI],A">LD
    [HLI],A</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_[HLD],A">LD
    [HLD],A</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_A,[HLI]">LD
    A,[HLI]</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_A,[HLD]">LD
    A,[HLD]</a></dt>
  <dd class="It-inset"></dd>
</dl>
<h2 class="Ss" title="Ss" id="Jumps_and_Subroutines"><a class="selflink" href="#Jumps_and_Subroutines">Jumps
  and Subroutines</a></h2>
<dl class="Bl-inset Bl-compact">
  <dt class="It-inset"><a class="Sx" title="Sx" href="#CALL_n16">CALL
    n16</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#CALL_cc,n16">CALL
    cc,n16</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#JP_HL">JP HL</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#JP_n16">JP n16</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#JP_cc,n16">JP
    cc,n16</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#JR_e8">JR e8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#JR_cc,e8">JR
    cc,e8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RET_cc">RET cc</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RET">RET</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RETI">RETI</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#RST_vec">RST vec</a></dt>
  <dd class="It-inset"></dd>
</dl>
<h2 class="Ss" title="Ss" id="Stack_Operations_Instructions"><a class="selflink" href="#Stack_Operations_Instructions">Stack
  Operations Instructions</a></h2>
<dl class="Bl-inset Bl-compact">
  <dt class="It-inset"><a class="Sx" title="Sx" href="#ADD_HL,SP">ADD
    HL,SP</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#ADD_SP,e8">ADD
    SP,e8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#DEC_SP">DEC SP</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#INC_SP">INC SP</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_SP,n16">LD
    SP,n16</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_[n16],SP">LD
    [n16],SP</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_HL,SP+e8">LD
    HL,SP+e8</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#LD_SP,HL">LD
    SP,HL</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#POP_AF">POP AF</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#POP_r16">POP r16</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#PUSH_AF">PUSH AF</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#PUSH_r16">PUSH
    r16</a></dt>
  <dd class="It-inset"></dd>
</dl>
<h2 class="Ss" title="Ss" id="Miscellaneous_Instructions"><a class="selflink" href="#Miscellaneous_Instructions">Miscellaneous
  Instructions</a></h2>
<dl class="Bl-inset Bl-compact">
  <dt class="It-inset"><a class="Sx" title="Sx" href="#CCF">CCF</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#CPL">CPL</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#DAA">DAA</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#DI">DI</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#EI">EI</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#HALT">HALT</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#NOP">NOP</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#SCF">SCF</a></dt>
  <dd class="It-inset"></dd>
  <dt class="It-inset"><a class="Sx" title="Sx" href="#STOP">STOP</a></dt>
  <dd class="It-inset"></dd>
</dl>
<h1 class="Sh" title="Sh" id="INSTRUCTION_REFERENCE"><a class="selflink" href="#INSTRUCTION_REFERENCE">INSTRUCTION
  REFERENCE</a></h1>
<h2 class="Ss" title="Ss" id="ADC_A,r8"><a class="selflink" href="#ADC_A,r8">ADC
  A,r8</a></h2>
Add the value in <var class="Ar" title="Ar">r8</var> plus the carry flag to
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">Set if overflow from bit 3.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set if overflow from bit 7.</dd>
</dl>
<h2 class="Ss" title="Ss" id="ADC_A,[HL]"><a class="selflink" href="#ADC_A,[HL]">ADC
  A,[HL]</a></h2>
Add the byte pointed to by <b class="Sy" title="Sy">HL</b> plus the carry flag
  to <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#ADC_A,r8">ADC A,r8</a>
<h2 class="Ss" title="Ss" id="ADC_A,n8"><a class="selflink" href="#ADC_A,n8">ADC
  A,n8</a></h2>
Add the value <var class="Ar" title="Ar">n8</var> plus the carry flag to
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#ADC_A,r8">ADC A,r8</a>
<h2 class="Ss" title="Ss" id="ADD_A,r8"><a class="selflink" href="#ADD_A,r8">ADD
  A,r8</a></h2>
Add the value in <var class="Ar" title="Ar">r8</var> to
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">Set if overflow from bit 3.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set if overflow from bit 7.</dd>
</dl>
<h2 class="Ss" title="Ss" id="ADD_A,[HL]"><a class="selflink" href="#ADD_A,[HL]">ADD
  A,[HL]</a></h2>
Add the byte pointed to by <b class="Sy" title="Sy">HL</b> to
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#ADD_A,r8">ADD A,r8</a>
<h2 class="Ss" title="Ss" id="ADD_A,n8"><a class="selflink" href="#ADD_A,n8">ADD
  A,n8</a></h2>
Add the value <var class="Ar" title="Ar">n8</var> to
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#ADD_A,r8">ADD A,r8</a>
<h2 class="Ss" title="Ss" id="ADD_HL,r16"><a class="selflink" href="#ADD_HL,r16">ADD
  HL,r16</a></h2>
Add the value in <var class="Ar" title="Ar">r16</var> to
  <b class="Sy" title="Sy">HL</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">Set if overflow from bit 11.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set if overflow from bit 15.</dd>
</dl>
<h2 class="Ss" title="Ss" id="ADD_HL,SP"><a class="selflink" href="#ADD_HL,SP">ADD
  HL,SP</a></h2>
Add the value in <b class="Sy" title="Sy">SP</b> to
  <b class="Sy" title="Sy">HL</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#ADD_HL,r16">ADD HL,r16</a>
<h2 class="Ss" title="Ss" id="ADD_SP,e8"><a class="selflink" href="#ADD_SP,e8">ADD
  SP,e8</a></h2>
Add the signed value <var class="Ar" title="Ar">e8</var> to
  <b class="Sy" title="Sy">SP</b>.
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">Set if overflow from bit 3.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set if overflow from bit 7.</dd>
</dl>
<h2 class="Ss" title="Ss" id="AND_A,r8"><a class="selflink" href="#AND_A,r8">AND
  A,r8</a></h2>
Bitwise AND between the value in <var class="Ar" title="Ar">r8</var> and
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">1</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">0</dd>
</dl>
<h2 class="Ss" title="Ss" id="AND_A,[HL]"><a class="selflink" href="#AND_A,[HL]">AND
  A,[HL]</a></h2>
Bitwise AND between the byte pointed to by <b class="Sy" title="Sy">HL</b> and
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#AND_A,r8">AND A,r8</a>
<h2 class="Ss" title="Ss" id="AND_A,n8"><a class="selflink" href="#AND_A,n8">AND
  A,n8</a></h2>
Bitwise AND between the value in <var class="Ar" title="Ar">n8</var> and
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#AND_A,r8">AND A,r8</a>
<h2 class="Ss" title="Ss" id="BIT_u3,r8"><a class="selflink" href="#BIT_u3,r8">BIT
  u3,r8</a></h2>
Test bit <var class="Ar" title="Ar">u3</var> in register
  <var class="Ar" title="Ar">r8</var>, set the zero flag if bit not set.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if the selected bit is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">1</dd>
</dl>
<h2 class="Ss" title="Ss" id="BIT_u3,[HL]"><a class="selflink" href="#BIT_u3,[HL]">BIT
  u3,[HL]</a></h2>
Test bit <var class="Ar" title="Ar">u3</var> in the byte pointed by
  <b class="Sy" title="Sy">HL</b>, set the zero flag if bit not set.
<div class="Pp"></div>
Cycles: 3
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#BIT_u3,r8">BIT u3,r8</a>
<h2 class="Ss" title="Ss" id="CALL_n16"><a class="selflink" href="#CALL_n16">CALL
  n16</a></h2>
Call address <var class="Ar" title="Ar">n16</var>. This pushes the address of
  the instruction after the <b class="Sy" title="Sy">CALL</b> on the stack, such
  that <a class="Sx" title="Sx" href="#RET">RET</a> can pop it later; then, it
  executes an implicit <a class="Sx" title="Sx" href="#JP_n16">JP n16</a>.
<div class="Pp"></div>
Cycles: 6
<div class="Pp"></div>
Bytes: 3
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="CALL_cc,n16"><a class="selflink" href="#CALL_cc,n16">CALL
  cc,n16</a></h2>
Call address <var class="Ar" title="Ar">n16</var> if condition
  <var class="Ar" title="Ar">cc</var> is met.
<div class="Pp"></div>
Cycles: 6 taken / 3 untaken
<div class="Pp"></div>
Bytes: 3
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="CCF"><a class="selflink" href="#CCF">CCF</a></h2>
Complement Carry Flag.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Inverted.</dd>
</dl>
<h2 class="Ss" title="Ss" id="CP_A,r8"><a class="selflink" href="#CP_A,r8">CP
  A,r8</a></h2>
Subtract the value in <var class="Ar" title="Ar">r8</var> from
  <b class="Sy" title="Sy">A</b> and set flags accordingly, but don't store the
  result. This is useful for ComParing values.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">1</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">Set if borrow from bit 4.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set if borrow (i.e. if <var class="Ar" title="Ar">r8</var>
      &gt; <b class="Sy" title="Sy">A</b>).</dd>
</dl>
<h2 class="Ss" title="Ss" id="CP_A,[HL]"><a class="selflink" href="#CP_A,[HL]">CP
  A,[HL]</a></h2>
Subtract the byte pointed to by <b class="Sy" title="Sy">HL</b> from
  <b class="Sy" title="Sy">A</b> and set flags accordingly, but don't store the
  result.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#CP_A,r8">CP A,r8</a>
<h2 class="Ss" title="Ss" id="CP_A,n8"><a class="selflink" href="#CP_A,n8">CP
  A,n8</a></h2>
Subtract the value <var class="Ar" title="Ar">n8</var> from
  <b class="Sy" title="Sy">A</b> and set flags accordingly, but don't store the
  result.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#CP_A,r8">CP A,r8</a>
<h2 class="Ss" title="Ss" id="CPL"><a class="selflink" href="#CPL">CPL</a></h2>
ComPLement accumulator (<b class="Sy" title="Sy">A</b> =
  <b class="Sy" title="Sy">~A</b>).
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">1</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">1</dd>
</dl>
<h2 class="Ss" title="Ss" id="DAA"><a class="selflink" href="#DAA">DAA</a></h2>
Decimal Adjust Accumulator to get a correct BCD representation after an
  arithmetic instruction.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set or reset depending on the operation.</dd>
</dl>
<h2 class="Ss" title="Ss" id="DEC_r8"><a class="selflink" href="#DEC_r8">DEC
  r8</a></h2>
Decrement value in register <var class="Ar" title="Ar">r8</var> by 1.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">1</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">Set if borrow from bit 4.</dd>
</dl>
<h2 class="Ss" title="Ss" id="DEC_[HL]"><a class="selflink" href="#DEC_[HL]">DEC
  [HL]</a></h2>
Decrement the byte pointed to by <b class="Sy" title="Sy">HL</b> by 1.
<div class="Pp"></div>
Cycles: 3
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#DEC_r8">DEC r8</a>
<h2 class="Ss" title="Ss" id="DEC_r16"><a class="selflink" href="#DEC_r16">DEC
  r16</a></h2>
Decrement value in register <var class="Ar" title="Ar">r16</var> by 1.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="DEC_SP"><a class="selflink" href="#DEC_SP">DEC
  SP</a></h2>
Decrement value in register <b class="Sy" title="Sy">SP</b> by 1.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="DI"><a class="selflink" href="#DI">DI</a></h2>
Disable Interrupts by clearing the <b class="Sy" title="Sy">IME</b> flag.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="EI"><a class="selflink" href="#EI">EI</a></h2>
Enable Interrupts by setting the <b class="Sy" title="Sy">IME</b> flag. The flag
  is only set <i class="Em" title="Em">after</i> the instruction following
  <b class="Sy" title="Sy">EI</b>.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="HALT"><a class="selflink" href="#HALT">HALT</a></h2>
Enter CPU low-power consumption mode until an interrupt occurs. The exact
  behavior of this instruction depends on the state of the
  <b class="Sy" title="Sy">IME</b> flag.
<dl class="Bl-tag">
  <dt class="It-tag"><b class="Sy" title="Sy">IME</b>
    <span class="No">set</span></dt>
  <dd class="It-tag">The CPU enters low-power mode until
      <i class="Em" title="Em">after</i> an interrupt is about to be serviced.
      The handler is executed normally, and the CPU resumes execution after the
      <b class="Ic" title="Ic">HALT</b> when that returns.</dd>
  <dt class="It-tag"><b class="Sy" title="Sy">IME</b> <span class="No">not
    set</span></dt>
  <dd class="It-tag">The behavior depends on whether an interrupt is pending
      (i.e. &#x2018;<code class="Li">[IE] &amp; [IF]</code>&#x2019; is
      non-zero).
    <dl class="Bl-tag">
      <dt class="It-tag">None pending</dt>
      <dd class="It-tag">As soon as an interrupt becomes pending, the CPU
          resumes execution. This is like the above, except that the handler is
          <i class="Em" title="Em">not</i> called.</dd>
      <dt class="It-tag">Some pending</dt>
      <dd class="It-tag">The CPU continues execution after the
          <b class="Ic" title="Ic">HALT</b>, but the byte after it is read twice
          in a row (<b class="Sy" title="Sy">PC</b> is not incremented, due to a
          hardware bug).</dd>
    </dl>
  </dd>
</dl>
<div class="Pp"></div>
Cycles: -
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="INC_r8"><a class="selflink" href="#INC_r8">INC
  r8</a></h2>
Increment value in register <var class="Ar" title="Ar">r8</var> by 1.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">Set if overflow from bit 3.</dd>
</dl>
<h2 class="Ss" title="Ss" id="INC_[HL]"><a class="selflink" href="#INC_[HL]">INC
  [HL]</a></h2>
Increment the byte pointed to by <b class="Sy" title="Sy">HL</b> by 1.
<div class="Pp"></div>
Cycles: 3
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#INC_r8">INC r8</a>
<h2 class="Ss" title="Ss" id="INC_r16"><a class="selflink" href="#INC_r16">INC
  r16</a></h2>
Increment value in register <var class="Ar" title="Ar">r16</var> by 1.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="INC_SP"><a class="selflink" href="#INC_SP">INC
  SP</a></h2>
Increment value in register <b class="Sy" title="Sy">SP</b> by 1.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="JP_n16"><a class="selflink" href="#JP_n16">JP
  n16</a></h2>
Jump to address <var class="Ar" title="Ar">n16</var>; effectively, store
  <var class="Ar" title="Ar">n16</var> into <b class="Sy" title="Sy">PC</b>.
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 3
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="JP_cc,n16"><a class="selflink" href="#JP_cc,n16">JP
  cc,n16</a></h2>
Jump to address <var class="Ar" title="Ar">n16</var> if condition
  <var class="Ar" title="Ar">cc</var> is met.
<div class="Pp"></div>
Cycles: 4 taken / 3 untaken
<div class="Pp"></div>
Bytes: 3
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="JP_HL"><a class="selflink" href="#JP_HL">JP
  HL</a></h2>
Jump to address in <b class="Sy" title="Sy">HL</b>; effectively, load
  <b class="Sy" title="Sy">PC</b> with value in register
  <b class="Sy" title="Sy">HL</b>.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="JR_e8"><a class="selflink" href="#JR_e8">JR
  e8</a></h2>
Relative Jump by adding <var class="Ar" title="Ar">e8</var> to the address of
  the instruction following the <b class="Sy" title="Sy">JR</b>. To clarify, an
  operand of 0 is equivalent to no jumping.
<div class="Pp"></div>
Cycles: 3
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="JR_cc,e8"><a class="selflink" href="#JR_cc,e8">JR
  cc,e8</a></h2>
Relative Jump by adding <var class="Ar" title="Ar">e8</var> to the current
  address if condition <var class="Ar" title="Ar">cc</var> is met.
<div class="Pp"></div>
Cycles: 3 taken / 2 untaken
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_r8,r8"><a class="selflink" href="#LD_r8,r8">LD
  r8,r8</a></h2>
Load (copy) value in register on the right into register on the left.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_r8,n8"><a class="selflink" href="#LD_r8,n8">LD
  r8,n8</a></h2>
Load value <var class="Ar" title="Ar">n8</var> into register
  <var class="Ar" title="Ar">r8</var>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_r16,n16"><a class="selflink" href="#LD_r16,n16">LD
  r16,n16</a></h2>
Load value <var class="Ar" title="Ar">n16</var> into register
  <var class="Ar" title="Ar">r16</var>.
<div class="Pp"></div>
Cycles: 3
<div class="Pp"></div>
Bytes: 3
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_[HL],r8"><a class="selflink" href="#LD_[HL],r8">LD
  [HL],r8</a></h2>
Store value in register <var class="Ar" title="Ar">r8</var> into byte pointed to
  by register <b class="Sy" title="Sy">HL</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_[HL],n8"><a class="selflink" href="#LD_[HL],n8">LD
  [HL],n8</a></h2>
Store value <var class="Ar" title="Ar">n8</var> into byte pointed to by register
  <b class="Sy" title="Sy">HL</b>.
<div class="Pp"></div>
Cycles: 3
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_r8,[HL]"><a class="selflink" href="#LD_r8,[HL]">LD
  r8,[HL]</a></h2>
Load value into register <var class="Ar" title="Ar">r8</var> from byte pointed
  to by register <b class="Sy" title="Sy">HL</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_[r16],A"><a class="selflink" href="#LD_[r16],A">LD
  [r16],A</a></h2>
Store value in register <b class="Sy" title="Sy">A</b> into byte pointed to by
  register <var class="Ar" title="Ar">r16</var>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_[n16],A"><a class="selflink" href="#LD_[n16],A">LD
  [n16],A</a></h2>
Store value in register <b class="Sy" title="Sy">A</b> into byte at address
  <var class="Ar" title="Ar">n16</var>.
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 3
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LDH_[n16],A"><a class="selflink" href="#LDH_[n16],A">LDH
  [n16],A</a></h2>
Store value in register <b class="Sy" title="Sy">A</b> into byte at address
  <var class="Ar" title="Ar">n16</var>, provided it is between
  <i class="Ad">$FF00</i> and <i class="Ad">$FFFF</i>.
<div class="Pp"></div>
Cycles: 3
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: None affected.
<div class="Pp"></div>
This is sometimes written as &#x2018;<code class="Li">ldio [n16],
  a</code>&#x2019;, or &#x2018;<code class="Li">ld [$ff00+n8], a</code>&#x2019;.
<h2 class="Ss" title="Ss" id="LDH_[C],A"><a class="selflink" href="#LDH_[C],A">LDH
  [C],A</a></h2>
Store value in register <b class="Sy" title="Sy">A</b> into byte at address
  <i class="Ad">$FF00+C</i>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<div class="Pp"></div>
This is sometimes written as &#x2018;<code class="Li">ldio [c],
  a</code>&#x2019;, or &#x2018;<code class="Li">ld [$ff00+c], a</code>&#x2019;.
<h2 class="Ss" title="Ss" id="LD_A,[r16]"><a class="selflink" href="#LD_A,[r16]">LD
  A,[r16]</a></h2>
Load value in register <b class="Sy" title="Sy">A</b> from byte pointed to by
  register <var class="Ar" title="Ar">r16</var>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_A,[n16]"><a class="selflink" href="#LD_A,[n16]">LD
  A,[n16]</a></h2>
Load value in register <b class="Sy" title="Sy">A</b> from byte at address
  <var class="Ar" title="Ar">n16</var>.
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 3
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LDH_A,[n16]"><a class="selflink" href="#LDH_A,[n16]">LDH
  A,[n16]</a></h2>
Load value in register <b class="Sy" title="Sy">A</b> from byte at address
  <var class="Ar" title="Ar">n16</var>, provided it is between
  <i class="Ad">$FF00</i> and <i class="Ad">$FFFF</i>.
<div class="Pp"></div>
Cycles: 3
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: None affected.
<div class="Pp"></div>
This is sometimes written as &#x2018;<code class="Li">ldio a,
  [n16]</code>&#x2019;, or &#x2018;<code class="Li">ld a,
  [$ff00+n8]</code>&#x2019;.
<h2 class="Ss" title="Ss" id="LDH_A,[C]"><a class="selflink" href="#LDH_A,[C]">LDH
  A,[C]</a></h2>
Load value in register <b class="Sy" title="Sy">A</b> from byte at address
  <i class="Ad">$FF00+c</i>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<div class="Pp"></div>
This is sometimes written as &#x2018;<code class="Li">ldio a,
  [c]</code>&#x2019;, or &#x2018;<code class="Li">ld a,
  [$ff00+c]</code>&#x2019;.
<h2 class="Ss" title="Ss" id="LD_[HLI],A"><a class="selflink" href="#LD_[HLI],A">LD
  [HLI],A</a></h2>
Store value in register <b class="Sy" title="Sy">A</b> into byte pointed by
  <b class="Sy" title="Sy">HL</b> and increment <b class="Sy" title="Sy">HL</b>
  afterwards.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_[HLD],A"><a class="selflink" href="#LD_[HLD],A">LD
  [HLD],A</a></h2>
Store value in register <b class="Sy" title="Sy">A</b> into byte pointed by
  <b class="Sy" title="Sy">HL</b> and decrement <b class="Sy" title="Sy">HL</b>
  afterwards.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_A,[HLD]"><a class="selflink" href="#LD_A,[HLD]">LD
  A,[HLD]</a></h2>
Load value into register <b class="Sy" title="Sy">A</b> from byte pointed by
  <b class="Sy" title="Sy">HL</b> and decrement <b class="Sy" title="Sy">HL</b>
  afterwards.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_A,[HLI]"><a class="selflink" href="#LD_A,[HLI]">LD
  A,[HLI]</a></h2>
Load value into register <b class="Sy" title="Sy">A</b> from byte pointed by
  <b class="Sy" title="Sy">HL</b> and increment <b class="Sy" title="Sy">HL</b>
  afterwards.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_SP,n16"><a class="selflink" href="#LD_SP,n16">LD
  SP,n16</a></h2>
Load value <var class="Ar" title="Ar">n16</var> into register
  <b class="Sy" title="Sy">SP</b>.
<div class="Pp"></div>
Cycles: 3
<div class="Pp"></div>
Bytes: 3
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_[n16],SP"><a class="selflink" href="#LD_[n16],SP">LD
  [n16],SP</a></h2>
Store <b class="Sy" title="Sy">SP &amp; $FF</b> at address
  <var class="Ar" title="Ar">n16</var> and <b class="Sy" title="Sy">SP &gt;&gt;
  8</b> at address <var class="Ar" title="Ar">n16</var> + 1.
<div class="Pp"></div>
Cycles: 5
<div class="Pp"></div>
Bytes: 3
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="LD_HL,SP+e8"><a class="selflink" href="#LD_HL,SP+e8">LD
  HL,SP+e8</a></h2>
Add the signed value <var class="Ar" title="Ar">e8</var> to
  <b class="Sy" title="Sy">SP</b> and store the result in
  <b class="Sy" title="Sy">HL</b>.
<div class="Pp"></div>
Cycles: 3
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">Set if overflow from bit 3.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set if overflow from bit 7.</dd>
</dl>
<h2 class="Ss" title="Ss" id="LD_SP,HL"><a class="selflink" href="#LD_SP,HL">LD
  SP,HL</a></h2>
Load register <b class="Sy" title="Sy">HL</b> into register
  <b class="Sy" title="Sy">SP</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="NOP"><a class="selflink" href="#NOP">NOP</a></h2>
No OPeration.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="OR_A,r8"><a class="selflink" href="#OR_A,r8">OR
  A,r8</a></h2>
Store into <b class="Sy" title="Sy">A</b> the bitwise OR of the value in
  <var class="Ar" title="Ar">r8</var> and <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">0</dd>
</dl>
<h2 class="Ss" title="Ss" id="OR_A,[HL]"><a class="selflink" href="#OR_A,[HL]">OR
  A,[HL]</a></h2>
Store into <b class="Sy" title="Sy">A</b> the bitwise OR of the byte pointed to
  by <b class="Sy" title="Sy">HL</b> and <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#OR_A,r8">OR A,r8</a>
<h2 class="Ss" title="Ss" id="OR_A,n8"><a class="selflink" href="#OR_A,n8">OR
  A,n8</a></h2>
Store into <b class="Sy" title="Sy">A</b> the bitwise OR of
  <var class="Ar" title="Ar">n8</var> and <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#OR_A,r8">OR A,r8</a>
<h2 class="Ss" title="Ss" id="POP_AF"><a class="selflink" href="#POP_AF">POP
  AF</a></h2>
Pop register <b class="Sy" title="Sy">AF</b> from the stack. This is roughly
  equivalent to the following <i class="Em" title="Em">imaginary</i>
  instructions:
<div class="Pp"></div>
<div class="Bd" style="margin-left: 5.00ex;">
<pre class="Li">
ld f, [sp] ; See below for individual flags 
inc sp 
ld a, [sp] 
inc sp
</pre>
</div>
<div class="Pp"></div>
Cycles: 3
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set from bit 7 of the popped low byte.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">Set from bit 6 of the popped low byte.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">Set from bit 5 of the popped low byte.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set from bit 4 of the popped low byte.</dd>
</dl>
<h2 class="Ss" title="Ss" id="POP_r16"><a class="selflink" href="#POP_r16">POP
  r16</a></h2>
Pop register <var class="Ar" title="Ar">r16</var> from the stack. This is
  roughly equivalent to the following <i class="Em" title="Em">imaginary</i>
  instructions:
<div class="Pp"></div>
<div class="Bd" style="margin-left: 5.00ex;">
<pre class="Li">
ld LOW(r16), [sp] ; C, E or L 
inc sp 
ld HIGH(r16), [sp] ; B, D or H 
inc sp
</pre>
</div>
<div class="Pp"></div>
Cycles: 3
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="PUSH_AF"><a class="selflink" href="#PUSH_AF">PUSH
  AF</a></h2>
Push register <b class="Sy" title="Sy">AF</b> into the stack. This is roughly
  equivalent to the following <i class="Em" title="Em">imaginary</i>
  instructions:
<div class="Pp"></div>
<div class="Bd" style="margin-left: 5.00ex;">
<pre class="Li">
dec sp 
ld [sp], a 
dec sp 
ld [sp], flag_Z &lt;&lt; 7 | flag_N &lt;&lt; 6 | flag_H &lt;&lt; 5 | flag_C &lt;&lt; 4
</pre>
</div>
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="PUSH_r16"><a class="selflink" href="#PUSH_r16">PUSH
  r16</a></h2>
Push register <var class="Ar" title="Ar">r16</var> into the stack. This is
  roughly equivalent to the following <i class="Em" title="Em">imaginary</i>
  instructions:
<div class="Pp"></div>
<div class="Bd" style="margin-left: 5.00ex;">
<pre class="Li">
dec sp 
ld [sp], HIGH(r16) ; B, D or H 
dec sp 
ld [sp], LOW(r16) ; C, E or L
</pre>
</div>
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="RES_u3,r8"><a class="selflink" href="#RES_u3,r8">RES
  u3,r8</a></h2>
Set bit <var class="Ar" title="Ar">u3</var> in register
  <var class="Ar" title="Ar">r8</var> to 0. Bit 0 is the rightmost one, bit 7
  the leftmost one.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="RES_u3,[HL]"><a class="selflink" href="#RES_u3,[HL]">RES
  u3,[HL]</a></h2>
Set bit <var class="Ar" title="Ar">u3</var> in the byte pointed by
  <b class="Sy" title="Sy">HL</b> to 0. Bit 0 is the rightmost one, bit 7 the
  leftmost one.
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="RET"><a class="selflink" href="#RET">RET</a></h2>
Return from subroutine. This is basically a <b class="Sy" title="Sy">POP PC</b>
  (if such an instruction existed). See
  <a class="Sx" title="Sx" href="#POP_r16">POP r16</a> for an explanation of how
  <b class="Sy" title="Sy">POP</b> works.
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="RET_cc"><a class="selflink" href="#RET_cc">RET
  cc</a></h2>
Return from subroutine if condition <var class="Ar" title="Ar">cc</var> is met.
<div class="Pp"></div>
Cycles: 5 taken / 2 untaken
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="RETI"><a class="selflink" href="#RETI">RETI</a></h2>
Return from subroutine and enable interrupts. This is basically equivalent to
  executing <a class="Sx" title="Sx" href="#EI">EI</a> then
  <a class="Sx" title="Sx" href="#RET">RET</a>, meaning that
  <b class="Sy" title="Sy">IME</b> is set right after this instruction.
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="RL_r8"><a class="selflink" href="#RL_r8">RL
  r8</a></h2>
Rotate bits in register <var class="Ar" title="Ar">r8</var> left through carry.
<div class="Pp"></div>
<div class="D1">C &lt;- [7 &lt;- 0] &lt;- C</div>
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set according to result.</dd>
</dl>
<h2 class="Ss" title="Ss" id="RL_[HL]"><a class="selflink" href="#RL_[HL]">RL
  [HL]</a></h2>
Rotate byte pointed to by <b class="Sy" title="Sy">HL</b> left through carry.
<div class="Pp"></div>
<div class="D1">C &lt;- [7 &lt;- 0] &lt;- C</div>
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#RL_r8">RL r8</a>
<h2 class="Ss" title="Ss" id="RLA"><a class="selflink" href="#RLA">RLA</a></h2>
Rotate register <b class="Sy" title="Sy">A</b> left through carry.
<div class="Pp"></div>
<div class="D1">C &lt;- [7 &lt;- 0] &lt;- C</div>
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set according to result.</dd>
</dl>
<h2 class="Ss" title="Ss" id="RLC_r8"><a class="selflink" href="#RLC_r8">RLC
  r8</a></h2>
Rotate register <var class="Ar" title="Ar">r8</var> left.
<div class="Pp"></div>
<div class="D1">C &lt;- [7 &lt;- 0] &lt;- [7]</div>
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set according to result.</dd>
</dl>
<h2 class="Ss" title="Ss" id="RLC_[HL]"><a class="selflink" href="#RLC_[HL]">RLC
  [HL]</a></h2>
Rotate byte pointed to by <b class="Sy" title="Sy">HL</b> left.
<div class="Pp"></div>
<div class="D1">C &lt;- [7 &lt;- 0] &lt;- [7]</div>
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#RLC_r8">RLC r8</a>
<h2 class="Ss" title="Ss" id="RLCA"><a class="selflink" href="#RLCA">RLCA</a></h2>
Rotate register <b class="Sy" title="Sy">A</b> left.
<div class="Pp"></div>
<div class="D1">C &lt;- [7 &lt;- 0] &lt;- [7]</div>
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set according to result.</dd>
</dl>
<h2 class="Ss" title="Ss" id="RR_r8"><a class="selflink" href="#RR_r8">RR
  r8</a></h2>
Rotate register <var class="Ar" title="Ar">r8</var> right through carry.
<div class="Pp"></div>
<div class="D1">C -&gt; [7 -&gt; 0] -&gt; C</div>
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set according to result.</dd>
</dl>
<h2 class="Ss" title="Ss" id="RR_[HL]"><a class="selflink" href="#RR_[HL]">RR
  [HL]</a></h2>
Rotate byte pointed to by <b class="Sy" title="Sy">HL</b> right through carry.
<div class="Pp"></div>
<div class="D1">C -&gt; [7 -&gt; 0] -&gt; C</div>
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#RR_r8">RR r8</a>
<h2 class="Ss" title="Ss" id="RRA"><a class="selflink" href="#RRA">RRA</a></h2>
Rotate register <b class="Sy" title="Sy">A</b> right through carry.
<div class="Pp"></div>
<div class="D1">C -&gt; [7 -&gt; 0] -&gt; C</div>
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set according to result.</dd>
</dl>
<h2 class="Ss" title="Ss" id="RRC_r8"><a class="selflink" href="#RRC_r8">RRC
  r8</a></h2>
Rotate register <var class="Ar" title="Ar">r8</var> right.
<div class="Pp"></div>
<div class="D1">[0] -&gt; [7 -&gt; 0] -&gt; C</div>
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set according to result.</dd>
</dl>
<h2 class="Ss" title="Ss" id="RRC_[HL]"><a class="selflink" href="#RRC_[HL]">RRC
  [HL]</a></h2>
Rotate byte pointed to by <b class="Sy" title="Sy">HL</b> right.
<div class="Pp"></div>
<div class="D1">[0] -&gt; [7 -&gt; 0] -&gt; C</div>
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#RRC_r8">RRC r8</a>
<h2 class="Ss" title="Ss" id="RRCA"><a class="selflink" href="#RRCA">RRCA</a></h2>
Rotate register <b class="Sy" title="Sy">A</b> right.
<div class="Pp"></div>
<div class="D1">[0] -&gt; [7 -&gt; 0] -&gt; C</div>
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set according to result.</dd>
</dl>
<h2 class="Ss" title="Ss" id="RST_vec"><a class="selflink" href="#RST_vec">RST
  vec</a></h2>
Call address <var class="Ar" title="Ar">vec</var>. This is a shorter and faster
  equivalent to <a class="Sx" title="Sx" href="#CALL">CALL</a> for suitable
  values of <var class="Ar" title="Ar">vec</var>.
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="SBC_A,r8"><a class="selflink" href="#SBC_A,r8">SBC
  A,r8</a></h2>
Subtract the value in <var class="Ar" title="Ar">r8</var> and the carry flag
  from <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">1</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">Set if borrow from bit 4.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set if borrow (i.e. if
      (<var class="Ar" title="Ar">r8</var> + carry) &gt;
      <b class="Sy" title="Sy">A</b>).</dd>
</dl>
<h2 class="Ss" title="Ss" id="SBC_A,[HL]"><a class="selflink" href="#SBC_A,[HL]">SBC
  A,[HL]</a></h2>
Subtract the byte pointed to by <b class="Sy" title="Sy">HL</b> and the carry
  flag from <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#SBC_A,r8">SBC A,r8</a>
<h2 class="Ss" title="Ss" id="SBC_A,n8"><a class="selflink" href="#SBC_A,n8">SBC
  A,n8</a></h2>
Subtract the value <var class="Ar" title="Ar">n8</var> and the carry flag from
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#SBC_A,r8">SBC A,r8</a>
<h2 class="Ss" title="Ss" id="SCF"><a class="selflink" href="#SCF">SCF</a></h2>
Set Carry Flag.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">1</dd>
</dl>
<h2 class="Ss" title="Ss" id="SET_u3,r8"><a class="selflink" href="#SET_u3,r8">SET
  u3,r8</a></h2>
Set bit <var class="Ar" title="Ar">u3</var> in register
  <var class="Ar" title="Ar">r8</var> to 1. Bit 0 is the rightmost one, bit 7
  the leftmost one.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="SET_u3,[HL]"><a class="selflink" href="#SET_u3,[HL]">SET
  u3,[HL]</a></h2>
Set bit <var class="Ar" title="Ar">u3</var> in the byte pointed by
  <b class="Sy" title="Sy">HL</b> to 1. Bit 0 is the rightmost one, bit 7 the
  leftmost one.
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="SLA_r8"><a class="selflink" href="#SLA_r8">SLA
  r8</a></h2>
Shift Left Arithmetic register <var class="Ar" title="Ar">r8</var>.
<div class="Pp"></div>
<div class="D1">C &lt;- [7 &lt;- 0] &lt;- 0</div>
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set according to result.</dd>
</dl>
<h2 class="Ss" title="Ss" id="SLA_[HL]"><a class="selflink" href="#SLA_[HL]">SLA
  [HL]</a></h2>
Shift Left Arithmetic byte pointed to by <b class="Sy" title="Sy">HL</b>.
<div class="Pp"></div>
<div class="D1">C &lt;- [7 &lt;- 0] &lt;- 0</div>
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#SLA_r8">SLA r8</a>
<h2 class="Ss" title="Ss" id="SRA_r8"><a class="selflink" href="#SRA_r8">SRA
  r8</a></h2>
Shift Right Arithmetic register <var class="Ar" title="Ar">r8</var>.
<div class="Pp"></div>
<div class="D1">[7] -&gt; [7 -&gt; 0] -&gt; C</div>
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set according to result.</dd>
</dl>
<h2 class="Ss" title="Ss" id="SRA_[HL]"><a class="selflink" href="#SRA_[HL]">SRA
  [HL]</a></h2>
Shift Right Arithmetic byte pointed to by <b class="Sy" title="Sy">HL</b>.
<div class="Pp"></div>
<div class="D1">[7] -&gt; [7 -&gt; 0] -&gt; C</div>
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#SRA_r8">SRA r8</a>
<h2 class="Ss" title="Ss" id="SRL_r8"><a class="selflink" href="#SRL_r8">SRL
  r8</a></h2>
Shift Right Logic register <var class="Ar" title="Ar">r8</var>.
<div class="Pp"></div>
<div class="D1">0 -&gt; [7 -&gt; 0] -&gt; C</div>
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set according to result.</dd>
</dl>
<h2 class="Ss" title="Ss" id="SRL_[HL]"><a class="selflink" href="#SRL_[HL]">SRL
  [HL]</a></h2>
Shift Right Logic byte pointed to by <b class="Sy" title="Sy">HL</b>.
<div class="Pp"></div>
<div class="D1">0 -&gt; [7 -&gt; 0] -&gt; C</div>
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#SRA_r8">SRA r8</a>
<h2 class="Ss" title="Ss" id="STOP"><a class="selflink" href="#STOP">STOP</a></h2>
Enter CPU very low power mode. Also used to switch between double and normal
  speed CPU modes in GBC.
<div class="Pp"></div>
Cycles: -
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: None affected.
<h2 class="Ss" title="Ss" id="SUB_A,r8"><a class="selflink" href="#SUB_A,r8">SUB
  A,r8</a></h2>
Subtract the value in <var class="Ar" title="Ar">r8</var> from
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">1</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">Set if borrow from bit 4.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">Set if borrow (set if <var class="Ar" title="Ar">r8</var>
      &gt; <b class="Sy" title="Sy">A</b>).</dd>
</dl>
<h2 class="Ss" title="Ss" id="SUB_A,[HL]"><a class="selflink" href="#SUB_A,[HL]">SUB
  A,[HL]</a></h2>
Subtract the byte pointed to by <b class="Sy" title="Sy">HL</b> from
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#SUB_A,r8">SUB A,r8</a>
<h2 class="Ss" title="Ss" id="SUB_A,n8"><a class="selflink" href="#SUB_A,n8">SUB
  A,n8</a></h2>
Subtract the value <var class="Ar" title="Ar">n8</var> from
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#SUB_A,r8">SUB A,r8</a>
<h2 class="Ss" title="Ss" id="SWAP_r8"><a class="selflink" href="#SWAP_r8">SWAP
  r8</a></h2>
Swap upper 4 bits in register <var class="Ar" title="Ar">r8</var> and the lower
  4 ones.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">0</dd>
</dl>
<h2 class="Ss" title="Ss" id="SWAP_[HL]"><a class="selflink" href="#SWAP_[HL]">SWAP
  [HL]</a></h2>
Swap upper 4 bits in the byte pointed by <b class="Sy" title="Sy">HL</b> and the
  lower 4 ones.
<div class="Pp"></div>
Cycles: 4
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#SWAP_r8">SWAP r8</a>
<h2 class="Ss" title="Ss" id="XOR_A,r8"><a class="selflink" href="#XOR_A,r8">XOR
  A,r8</a></h2>
Bitwise XOR between the value in <var class="Ar" title="Ar">r8</var> and
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 1
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags:
<dl class="Bl-hang Bl-compact">
  <dt class="It-hang"><b class="Sy" title="Sy">Z</b></dt>
  <dd class="It-hang">Set if result is 0.</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">N</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">H</b></dt>
  <dd class="It-hang">0</dd>
  <dt class="It-hang"><b class="Sy" title="Sy">C</b></dt>
  <dd class="It-hang">0</dd>
</dl>
<h2 class="Ss" title="Ss" id="XOR_A,[HL]"><a class="selflink" href="#XOR_A,[HL]">XOR
  A,[HL]</a></h2>
Bitwise XOR between the byte pointed to by <b class="Sy" title="Sy">HL</b> and
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 1
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#XOR_A,r8">XOR A,r8</a>
<h2 class="Ss" title="Ss" id="XOR_A,n8"><a class="selflink" href="#XOR_A,n8">XOR
  A,n8</a></h2>
Bitwise XOR between the value in <var class="Ar" title="Ar">n8</var> and
  <b class="Sy" title="Sy">A</b>.
<div class="Pp"></div>
Cycles: 2
<div class="Pp"></div>
Bytes: 2
<div class="Pp"></div>
Flags: See <a class="Sx" title="Sx" href="#XOR_A,r8">XOR A,r8</a>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
<a class="Xr" title="Xr">rgbasm(1)</a>, <a class="Xr" title="Xr">rgbds(7)</a>
<h1 class="Sh" title="Sh" id="HISTORY"><a class="selflink" href="#HISTORY">HISTORY</a></h1>
<b class="Nm" title="Nm">rgbds</b> was originally written by Carsten
  S&#x00F8;rensen as part of the ASMotor package, and was later packaged in
  RGBDS by Justin Lloyd. It is now maintained by a number of contributors at
  <a class="Lk" title="Lk" href="https://github.com/rednex/rgbds">https://github.com/rednex/rgbds</a>.</div>
<table class="foot">
  <tr>
    <td class="foot-date">February 23, 2018</td>
    <td class="foot-os">Debian</td>
  </tr>
</table>
