Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Apr 14 16:39:40 2017
| Host         : asbestos running 64-bit Ubuntu 16.10
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a200t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |           11 |
| Yes          | No                    | No                     |              15 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------+------------------+------------------+----------------+
|         Clock Signal        |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------+------------------+------------------+----------------+
|  fsmclkmon/CLK              |                                  |                  |                1 |              1 |
| ~codec/serialclkmon/clk9600 | codec/configbus/sda_n_0          | led_OBUF[0]      |                1 |              1 |
| ~codec/serialclkmon/clk9600 |                                  |                  |                2 |              3 |
|  fsmclkmon/CLK              |                                  | led_OBUF[0]      |                2 |              5 |
| ~codec/serialclkmon/clk9600 | codec/configbus/count[6]_i_1_n_0 | led_OBUF[0]      |                4 |              7 |
|  fsmclkmon/CLK              | codec/data[7]_i_1_n_0            |                  |                6 |             15 |
|  clkmon0/inst/clk_out1      |                                  | led_OBUF[0]      |                9 |             30 |
+-----------------------------+----------------------------------+------------------+------------------+----------------+


