Actel Designer Software
Version: 10.1.3.1
Release: v10.1 SP3

Created a new design.
'BA_NAME' set to 'RingOscProyect_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\RingOscillatorCookie\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
'DESDIR' set to 'C:/Users/Victor
Ros/Documents/Cookies/wake_up_radio/auxpoyect/RingOscillatorCookie/designer/impl1'
'BA_DIR' set to 'C:/Users/Victor
Ros/Documents/Cookies/wake_up_radio/auxpoyect/RingOscillatorCookie/designer/impl1'
'BA_NETLIST_ALSO' set to '1'
'EDNINFLAVOR' set to 'GENERIC'
'NETLIST_NAMING_STYLE' set to 'VHDL93'
'EXPORT_STATUS_REPORT' set to '1'
'EXPORT_STATUS_REPORT_FILENAME' set to 'RingOscProyect.rpt'
'AUDIT_NETLIST_FILE' set to '1'
'AUDIT_DCF_FILE' set to '1'
'AUDIT_PIN_FILE' set to '1'
'AUDIT_ADL_FILE' set to '1'

 Netlist Reading Time = 0.0 seconds
Imported the file:
   C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\RingOscillatorCookie\synthesis\RingOscProyect.edn

The Import command succeeded ( 00:00:03 )
Design saved to file RingOscProyect.adb.
=====================================================================
Parameters used to run compile:
===============================

Family      : IGLOO
Device      : AGL250V5
Package     : 100 VQFP
Source      : C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\RingOscillatorCookie\synthesis\RingOscProyect.edn
Format      : EDIF
Topcell     : RingOscProyect
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : No
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...


Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              1
  - Tieoff:                 0
  - Logic combining:        25

    Total macros optimized  26

Warning: CMP503: Remapped 11 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 1 warning(s) in this design.
=====================================================================
Compile report:
===============

    CORE                       Used:     98  Total:   6144   (1.60%)
    IO (W/ clocks)             Used:     12  Total:     68   (17.65%)
    Differential IO            Used:      0  Total:     13   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      1  Total:     18   (5.56%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 1      | 6  (16.67%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 67           | 67
    SEQ     | 31           | 31

I/O Function:

    Type                          | w/o register  | w/ register  | w/ DDR register
    ------------------------------|---------------|--------------|----------------
    Input I/O                     | 1             | 0            | 0
    Output I/O                    | 11            | 0            | 0
    Bidirectional I/O             | 0             | 0            | 0
    Differential Input I/O Pairs  | 0             | 0            | 0
    Differential Output I/O Pairs | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS15                        | 1.50v | N/A   | 1     | 11     | 0

I/O Placement:

    Locked  :   0
    Placed  :   0
    UnPlaced:  12 ( 100.00% )

Net information report:
=======================

The following nets drive enable flip-flops that have been remapped to a 2-tile implementation:
    EffCnt  Type          Name
    --------------------------
    11      SET/RESET_NET Net   : INBUF_0_Y_0
                          Driver: INBUF_0_RNI9C35_0

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    29      CLK_NET       Net   : CLK_OUT_c
                          Driver: RingOscillator_0/clkCouter_0/DFN1E1C0_NU_3_RNIK857
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    12      SET/RESET_NET Net   : INBUF_0_Y
                          Driver: INBUF_0
    11      SET/RESET_NET Net   : INBUF_0_Y_0
                          Driver: INBUF_0_RNI9C35_0
    11      SET/RESET_NET Net   : INBUF_0_Y_1
                          Driver: INBUF_0_RNI9C35
    10      INT_NET       Net   : ledbarTimer_0/Ledauxe
                          Driver: ledbarTimer_0/Qaux_RNIS61L2[10]
    5       INT_NET       Net   : Q_c[0]
                          Driver: ledbarTimer_0/Ledaux[0]
    5       INT_NET       Net   : Q_c[1]
                          Driver: ledbarTimer_0/Ledaux[1]/U1
    5       INT_NET       Net   : Q_c[3]
                          Driver: ledbarTimer_0/Ledaux[3]/U1
    5       INT_NET       Net   : Q_c[5]
                          Driver: ledbarTimer_0/Ledaux[5]/U1
    5       INT_NET       Net   : Q_c[7]
                          Driver: ledbarTimer_0/Ledaux[7]/U1
    5       INT_NET       Net   : ledbarTimer_0/Qaux[0]
                          Driver: ledbarTimer_0/Qaux[0]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    32      SET/RESET_NET Net   : INBUF_0_Y
                          Driver: INBUF_0
    10      INT_NET       Net   : ledbarTimer_0/Ledauxe
                          Driver: ledbarTimer_0/Qaux_RNIS61L2[10]
    5       INT_NET       Net   : Q_c[0]
                          Driver: ledbarTimer_0/Ledaux[0]
    5       INT_NET       Net   : Q_c[1]
                          Driver: ledbarTimer_0/Ledaux[1]/U1
    5       INT_NET       Net   : Q_c[3]
                          Driver: ledbarTimer_0/Ledaux[3]/U1
    5       INT_NET       Net   : Q_c[5]
                          Driver: ledbarTimer_0/Ledaux[5]/U1
    5       INT_NET       Net   : Q_c[7]
                          Driver: ledbarTimer_0/Ledaux[7]/U1
    5       INT_NET       Net   : ledbarTimer_0/Qaux[0]
                          Driver: ledbarTimer_0/Qaux[0]
    5       CLK_NET       Net   : RingOscillator_0/AO14_15_Y
                          Driver: RingOscillator_0/AO14_15
    4       INT_NET       Net   : Q_c[2]
                          Driver: ledbarTimer_0/Ledaux[2]/U1
====================
Flash*Freeze report:
====================

The design does not use the Flash*Freeze feature.

====================

The Compile command succeeded ( 00:00:04 )
Wrote status report to file: RingOscProyect_compile_report.txt

The Report command succeeded ( 00:00:00 )
Design saved to file C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\RingOscillatorCookie\designer\impl1\RingOscProyec\
t.adb.

The Execute Script command succeeded ( 00:00:16 )
Design closed.

