// Seed: 3563787454
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2, id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (id_3);
  always_latch id_4 <= 1;
  always #1 id_4 = 1;
  assign id_1 = id_6;
endmodule
