{"vcs1":{"timestamp_begin":1675698494.237883906, "rt":0.49, "ut":0.09, "st":0.09}}
{"vcselab":{"timestamp_begin":1675698494.776692125, "rt":0.25, "ut":0.14, "st":0.04}}
{"link":{"timestamp_begin":1675698495.068091331, "rt":0.23, "ut":0.10, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1675698494.027799463}
{"VCS_COMP_START_TIME": 1675698494.027799463}
{"VCS_COMP_END_TIME": 1675698495.353429713}
{"VCS_USER_OPTIONS": "-sverilog library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336148}}
{"stitch_vcselab": {"peak_mem": 222560}}
