// Seed: 2785572852
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input tri id_2
);
  wire id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd67
) (
    output logic id_0,
    input tri id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4,
    input supply1 id_5,
    input tri0 _id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wire id_9,
    input supply1 id_10,
    output supply1 id_11,
    output supply0 id_12,
    input supply0 id_13,
    input wor id_14,
    input wor id_15
);
  always @(posedge -1) begin : LABEL_0
    `define pp_17 0
    id_0 = -1;
  end
  wire id_18;
  final $signed(60);
  ;
  logic [id_6 : 1] id_19;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_2
  );
  assign id_11 = 1;
endmodule
