///Register `CHPR` reader
pub type R = crate::R<CHPRrs>;
///Register `CHPR` writer
pub type W = crate::W<CHPRrs>;
///Field `CARFRQ` reader - Timerx carrier frequency value
pub type CARFRQ_R = crate::FieldReader;
///Field `CARFRQ` writer - Timerx carrier frequency value
pub type CARFRQ_W<'a, REG> = crate::FieldWriter<'a, REG, 4, u8, crate::Safe>;
///Field `CARDTY` reader - Timerx chopper duty cycle value
pub type CARDTY_R = crate::FieldReader;
///Field `CARDTY` writer - Timerx chopper duty cycle value
pub type CARDTY_W<'a, REG> = crate::FieldWriter<'a, REG, 3, u8, crate::Safe>;
///Field `STRTPW` reader - STRTPW
pub type STRTPW_R = crate::FieldReader;
///Field `STRTPW` writer - STRTPW
pub type STRTPW_W<'a, REG> = crate::FieldWriter<'a, REG, 4, u8, crate::Safe>;
impl R {
    ///Bits 0:3 - Timerx carrier frequency value
    #[inline(always)]
    pub fn carfrq(&self) -> CARFRQ_R {
        CARFRQ_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 4:6 - Timerx chopper duty cycle value
    #[inline(always)]
    pub fn cardty(&self) -> CARDTY_R {
        CARDTY_R::new(((self.bits >> 4) & 7) as u8)
    }
    ///Bits 7:10 - STRTPW
    #[inline(always)]
    pub fn strtpw(&self) -> STRTPW_R {
        STRTPW_R::new(((self.bits >> 7) & 0x0f) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CHPR")
            .field("strtpw", &self.strtpw())
            .field("cardty", &self.cardty())
            .field("carfrq", &self.carfrq())
            .finish()
    }
}
impl W {
    ///Bits 0:3 - Timerx carrier frequency value
    #[inline(always)]
    pub fn carfrq(&mut self) -> CARFRQ_W<CHPRrs> {
        CARFRQ_W::new(self, 0)
    }
    ///Bits 4:6 - Timerx chopper duty cycle value
    #[inline(always)]
    pub fn cardty(&mut self) -> CARDTY_W<CHPRrs> {
        CARDTY_W::new(self, 4)
    }
    ///Bits 7:10 - STRTPW
    #[inline(always)]
    pub fn strtpw(&mut self) -> STRTPW_W<CHPRrs> {
        STRTPW_W::new(self, 7)
    }
}
/**Timerx Chopper Register

You can [`read`](crate::Reg::read) this register and get [`chpr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`chpr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32H747_CM7.html#HRTIM_TIMA:CHPR)*/
pub struct CHPRrs;
impl crate::RegisterSpec for CHPRrs {
    type Ux = u32;
}
///`read()` method returns [`chpr::R`](R) reader structure
impl crate::Readable for CHPRrs {}
///`write(|w| ..)` method takes [`chpr::W`](W) writer structure
impl crate::Writable for CHPRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets CHPR to value 0
impl crate::Resettable for CHPRrs {}
