Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Tue May 20 15:18:51 2025
| Host         : ares running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_better_wrapper_timing_summary_routed.rpt -pb lab1_better_wrapper_timing_summary_routed.pb -rpx lab1_better_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1_better_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.162        0.000                      0                 3537        0.061        0.000                      0                 3537        3.750        0.000                       0                  1187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.162        0.000                      0                 3537        0.061        0.000                      0                 3537        3.750        0.000                       0                  1187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 1.569ns (22.082%)  route 5.536ns (77.918%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.676     2.984    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ap_clk
    SLICE_X10Y35         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     3.462 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/Q
                         net (fo=39, routed)          1.609     5.071    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y28         LUT4 (Prop_lut4_I1_O)        0.321     5.392 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_31/O
                         net (fo=15, routed)          0.653     6.045    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.320     6.365 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_85/O
                         net (fo=8, routed)           0.841     7.206    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_85_n_129
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326     7.532 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_55/O
                         net (fo=1, routed)           0.678     8.210    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_55_n_129
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_23/O
                         net (fo=8, routed)           1.755    10.089    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_4[4]
    RAMB36_X0Y9          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.549    12.741    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1/CLKBWRCLK
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    12.251    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 1.373ns (19.398%)  route 5.705ns (80.602%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.676     2.984    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ap_clk
    SLICE_X10Y35         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     3.462 f  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/Q
                         net (fo=39, routed)          1.609     5.071    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y28         LUT4 (Prop_lut4_I1_O)        0.321     5.392 r  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_31/O
                         net (fo=15, routed)          0.653     6.045    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.326     6.371 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_30/O
                         net (fo=18, routed)          0.892     7.263    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_1
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.387 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_i_50/O
                         net (fo=1, routed)           0.676     8.063    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_i_50_n_129
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.187 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_i_21/O
                         net (fo=8, routed)           1.875    10.062    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_i_21_n_129
    RAMB36_X0Y9          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.549    12.741    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1/CLKBWRCLK
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    12.251    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.908ns  (logic 1.569ns (22.712%)  route 5.339ns (77.288%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.676     2.984    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ap_clk
    SLICE_X10Y35         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     3.462 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/Q
                         net (fo=39, routed)          1.609     5.071    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y28         LUT4 (Prop_lut4_I1_O)        0.321     5.392 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_31/O
                         net (fo=15, routed)          0.653     6.045    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.320     6.365 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_85/O
                         net (fo=8, routed)           0.841     7.206    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_85_n_129
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.326     7.532 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_55/O
                         net (fo=1, routed)           0.678     8.210    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_55_n_129
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_23/O
                         net (fo=8, routed)           1.558     9.892    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_4[4]
    RAMB36_X0Y8          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.548    12.740    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    12.250    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 1.569ns (22.752%)  route 5.327ns (77.248%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.676     2.984    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ap_clk
    SLICE_X10Y35         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     3.462 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/Q
                         net (fo=39, routed)          1.609     5.071    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y28         LUT4 (Prop_lut4_I1_O)        0.321     5.392 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_31/O
                         net (fo=15, routed)          0.653     6.045    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.320     6.365 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_85/O
                         net (fo=8, routed)           0.840     7.204    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_85_n_129
    SLICE_X30Y32         LUT6 (Prop_lut6_I2_O)        0.326     7.530 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_40/O
                         net (fo=1, routed)           0.651     8.181    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_40_n_129
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_18/O
                         net (fo=8, routed)           1.575     9.880    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_4[6]
    RAMB36_X0Y7          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.544    12.736    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_0/CLKBWRCLK
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.246    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 1.569ns (22.785%)  route 5.317ns (77.215%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.676     2.984    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ap_clk
    SLICE_X10Y35         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     3.462 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/Q
                         net (fo=39, routed)          1.609     5.071    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y28         LUT4 (Prop_lut4_I1_O)        0.321     5.392 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_31/O
                         net (fo=15, routed)          0.653     6.045    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.320     6.365 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_85/O
                         net (fo=8, routed)           0.840     7.204    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_85_n_129
    SLICE_X30Y32         LUT6 (Prop_lut6_I2_O)        0.326     7.530 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_40/O
                         net (fo=1, routed)           0.651     8.181    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_40_n_129
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_18/O
                         net (fo=8, routed)           1.565     9.870    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_4[6]
    RAMB36_X0Y8          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.548    12.740    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.250    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 1.569ns (22.795%)  route 5.314ns (77.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.676     2.984    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ap_clk
    SLICE_X10Y35         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     3.462 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/Q
                         net (fo=39, routed)          1.609     5.071    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y28         LUT4 (Prop_lut4_I1_O)        0.321     5.392 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_31/O
                         net (fo=15, routed)          0.653     6.045    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.320     6.365 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_85/O
                         net (fo=8, routed)           0.840     7.204    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_85_n_129
    SLICE_X30Y32         LUT6 (Prop_lut6_I2_O)        0.326     7.530 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_40/O
                         net (fo=1, routed)           0.651     8.181    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_40_n_129
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_18/O
                         net (fo=8, routed)           1.562     9.867    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_4[6]
    RAMB36_X0Y9          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.549    12.741    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1/CLKBWRCLK
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.251    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/axil_conv2D_0/U0/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.897ns (16.031%)  route 4.698ns (83.969%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.676     2.984    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ap_clk
    SLICE_X10Y35         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     3.462 f  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/Q
                         net (fo=39, routed)          2.352     5.814    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X26Y15         LUT4 (Prop_lut4_I1_O)        0.295     6.109 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/k22_fu_142[1]_i_1/O
                         net (fo=141, routed)         1.960     8.070    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_1
    SLICE_X32Y26         LUT4 (Prop_lut4_I3_O)        0.124     8.194 r  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/i_2_reg_1174[4]_i_1/O
                         net (fo=3, routed)           0.386     8.579    lab1_better_i/axil_conv2D_0/U0/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg_1[4]
    DSP48_X1Y10          DSP48E1                                      r  lab1_better_i/axil_conv2D_0/U0/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.575    12.767    lab1_better_i/axil_conv2D_0/U0/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  lab1_better_i/axil_conv2D_0/U0/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -1.756    10.987    lab1_better_i/axil_conv2D_0/U0/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 1.373ns (20.060%)  route 5.471ns (79.940%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.676     2.984    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ap_clk
    SLICE_X10Y35         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     3.462 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/Q
                         net (fo=39, routed)          1.609     5.071    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y28         LUT4 (Prop_lut4_I1_O)        0.321     5.392 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_31/O
                         net (fo=15, routed)          0.653     6.045    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.326     6.371 r  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_30/O
                         net (fo=18, routed)          0.922     7.293    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_1
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.417 f  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_i_43/O
                         net (fo=1, routed)           0.493     7.910    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_i_43_n_129
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.034 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_i_19/O
                         net (fo=8, routed)           1.795     9.828    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_i_19_n_129
    RAMB36_X0Y8          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.548    12.740    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    12.250    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.373ns (20.118%)  route 5.452ns (79.882%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.676     2.984    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ap_clk
    SLICE_X10Y35         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     3.462 f  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_ap_start_reg/Q
                         net (fo=39, routed)          1.609     5.071    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X27Y28         LUT4 (Prop_lut4_I1_O)        0.321     5.392 r  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_31/O
                         net (fo=15, routed)          0.653     6.045    lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.326     6.371 f  lab1_better_i/axil_conv2D_0/U0/flow_control_loop_delay_pipe_U/write_p1.mem_reg_0_0_i_30/O
                         net (fo=18, routed)          0.892     7.263    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_1
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.387 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_i_50/O
                         net (fo=1, routed)           0.676     8.063    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_i_50_n_129
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.187 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_i_21/O
                         net (fo=8, routed)           1.622     9.809    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0_i_21_n_129
    RAMB36_X0Y7          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.544    12.736    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_0/CLKBWRCLK
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    12.246    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_0
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/axil_conv2D_0/U0/mul_ln41_1_reg_1349_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.925ns  (logic 2.578ns (37.226%)  route 4.347ns (62.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.723     3.031    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.485 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1/DOBDO[1]
                         net (fo=1, routed)           1.990     7.475    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in_q0[21]
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.599 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/mul_ln41_1_reg_1349_reg_i_14/O
                         net (fo=8, routed)           2.358     9.957    lab1_better_i/axil_conv2D_0/U0/image_in_q0[5]
    DSP48_X1Y3           DSP48E1                                      r  lab1_better_i/axil_conv2D_0/U0/mul_ln41_1_reg_1349_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.589    12.781    lab1_better_i/axil_conv2D_0/U0/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  lab1_better_i/axil_conv2D_0/U0/mul_ln41_1_reg_1349_reg/CLK
                         clock pessimism              0.130    12.911    
                         clock uncertainty           -0.154    12.757    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362    12.395    lab1_better_i/axil_conv2D_0/U0/mul_ln41_1_reg_1349_reg
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                  2.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.533%)  route 0.240ns (53.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.567     0.908    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X10Y49         FDRE                                         r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=6, routed)           0.240     1.312    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[0]
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.357 r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.357    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.834     1.204    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X12Y50         FDRE                                         r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.121     1.296    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/rdata_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.562     0.903    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ap_clk
    SLICE_X9Y36          FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/rdata_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/rdata_data_reg[0]/Q
                         net (fo=1, routed)           0.056     1.099    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X8Y36          SRLC32E                                      r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.829     1.199    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y36          SRLC32E                                      r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X8Y36          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.033    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/k_mid2_reg_1181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/axil_conv2D_0/U0/sub_ln37_reg_1188_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.299%)  route 0.215ns (62.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.547     0.888    lab1_better_i/axil_conv2D_0/U0/ap_clk
    SLICE_X25Y25         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/k_mid2_reg_1181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  lab1_better_i/axil_conv2D_0/U0/k_mid2_reg_1181_reg[0]/Q
                         net (fo=9, routed)           0.215     1.231    lab1_better_i/axil_conv2D_0/U0/p_shl_fu_427_p3[2]
    SLICE_X20Y28         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/sub_ln37_reg_1188_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.818     1.188    lab1_better_i/axil_conv2D_0/U0/ap_clk
    SLICE_X20Y28         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/sub_ln37_reg_1188_reg[0]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y28         FDRE (Hold_fdre_C_D)        -0.002     1.152    lab1_better_i/axil_conv2D_0/U0/sub_ln37_reg_1188_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.584     0.925    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.120     1.172    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y42          SRLC32E                                      r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.850     1.220    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.087    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/rdata_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.563     0.904    lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/ap_clk
    SLICE_X11Y37         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/rdata_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/rdata_data_reg[7]/Q
                         net (fo=1, routed)           0.168     1.212    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X8Y37          SRLC32E                                      r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.830     1.200    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y37          SRLC32E                                      r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X8Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 lab1_better_i/axil_conv2D_0/U0/k_mid2_reg_1181_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/axil_conv2D_0/U0/trunc_ln38_reg_1193_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.486%)  route 0.261ns (55.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.548     0.889    lab1_better_i/axil_conv2D_0/U0/ap_clk
    SLICE_X24Y26         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/k_mid2_reg_1181_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  lab1_better_i/axil_conv2D_0/U0/k_mid2_reg_1181_reg[1]/Q
                         net (fo=7, routed)           0.261     1.313    lab1_better_i/axil_conv2D_0/U0/p_shl_fu_427_p3[3]
    SLICE_X21Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.358 r  lab1_better_i/axil_conv2D_0/U0/trunc_ln38_reg_1193[2]_i_1/O
                         net (fo=1, routed)           0.000     1.358    lab1_better_i/axil_conv2D_0/U0/icmp_ln33_fu_460_p2
    SLICE_X21Y28         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/trunc_ln38_reg_1193_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.818     1.188    lab1_better_i/axil_conv2D_0/U0/ap_clk
    SLICE_X21Y28         FDRE                                         r  lab1_better_i/axil_conv2D_0/U0/trunc_ln38_reg_1193_reg[2]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.091     1.245    lab1_better_i/axil_conv2D_0/U0/trunc_ln38_reg_1193_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.690%)  route 0.241ns (65.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.584     0.925    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.241     1.294    lab1_better_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  lab1_better_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.893     1.263    lab1_better_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab1_better_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    lab1_better_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.289%)  route 0.224ns (51.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.565     0.906    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y50          FDRE                                         r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 f  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/Q
                         net (fo=4, routed)           0.168     1.238    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[6]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.045     1.283 r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=2, routed)           0.056     1.338    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/sel
    SLICE_X8Y49          SRL16E                                       r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.835     1.205    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X8Y49          SRL16E                                       r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     1.223    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.289%)  route 0.224ns (51.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.565     0.906    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y50          FDRE                                         r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 f  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/Q
                         net (fo=4, routed)           0.168     1.238    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[6]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.045     1.283 r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=2, routed)           0.056     1.338    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/sel
    SLICE_X8Y49          SRL16E                                       r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.835     1.205    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X8Y49          SRL16E                                       r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     1.223    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab1_better_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.254%)  route 0.246ns (65.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.584     0.925    lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  lab1_better_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.246     1.298    lab1_better_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  lab1_better_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.893     1.263    lab1_better_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab1_better_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    lab1_better_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y3    lab1_better_i/axil_conv2D_0/U0/mul_ln41_1_reg_1349_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_image_out/write_p0.mem_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y34  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y34  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y34  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y34  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y36  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y36  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y36  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y36  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y36  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y36  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y34  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y34  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y34  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y34  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y36  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y36  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y36  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y36  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y36  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y36  lab1_better_i/axil_conv2D_0/U0/BUS1_s_axi_U/int_weights/write_p1.mem_reg_0_3_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lab1_better_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.872ns  (logic 0.124ns (6.625%)  route 1.748ns (93.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.748     1.748    lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.872 r  lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.872    lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X20Y39         FDRE                                         r  lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        1.497     2.689    lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lab1_better_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.045ns (5.592%)  route 0.760ns (94.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.760     0.760    lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.805 r  lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.805    lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X20Y39         FDRE                                         r  lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab1_better_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab1_better_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab1_better_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1187, routed)        0.828     1.198    lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  lab1_better_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





