FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
#ifndef _PPC_KERNEL_MPC8xx_H
#define _PPC_KERNEL_MPC8xx_H

#include <linux/irq.h>
#include <linux/interrupt.h>
/* bench 2041.1.0 9c67f784d97d */
/* bench 2041.1.1 b9e6afc50a95 */
/* bench 2041.1.2 0ac4c5e1d3f9 */
/* bench 2041.1.3 3207e99bc47b */
/* bench 2179.0.0 f85c18be4ee8 */
/* bench 2179.0.1 3fffe98374fe */
/* bench 2179.0.2 41c64cd635bf */
/* bench 2179.0.3 ee9437e5ec6f */
/* bench 2179.0.4 b8493efe6867 */
/* bench 2179.0.5 09dbad6f88dc */
/* bench 2179.0.6 f4dfb0f949f8 */
/* bench 2179.0.7 84369b4adb77 */
/* bench 2179.0.8 823604d7ab2c */
/* bench 2179.0.9 9ceae9913f57 */
/* bench 2041.1.7 e42c80fe79eb */
/* bench 2041.1.8 87c703c64cfc */
/* bench 2041.1.9 98139872b8f9 */

/*
 * Some internal interrupt registers use an 8-bit mask for the interrupt
 * level instead of a number.
 */
static inline uint mk_int_int_mask(uint mask)
{
	return (1 << (7 - (mask/2)));
/* bench 21910.2.0 e4e928041243 */
/* bench 21910.2.1 bf31f0094444 */
/* bench 21910.2.2 5336eed72395 */
/* bench 21910.2.3 a5e19e25099a */
/* bench 21910.2.4 c9aac1f4faae */
