// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Conv2D_HW_Conv2D_HW,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.584000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=96,HLS_SYN_DSP=0,HLS_SYN_FF=10506,HLS_SYN_LUT=9943,HLS_VERSION=2022_2}" *)

module Conv2D_HW (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_state18 = 20'd131072;
parameter    ap_ST_fsm_state19 = 20'd262144;
parameter    ap_ST_fsm_state20 = 20'd524288;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_r;
wire   [63:0] output_r;
wire   [63:0] coeffs;
wire   [63:0] biases;
wire   [31:0] numChannels;
wire   [31:0] numFilters;
wire   [31:0] inputWidth;
wire   [31:0] inputHeight;
wire   [31:0] convWidth;
wire   [31:0] convHeight;
wire   [31:0] apply_relu;
reg  signed [31:0] convHeight_read_reg_791;
reg   [31:0] convWidth_read_reg_798;
reg   [31:0] inputHeight_read_reg_807;
reg   [31:0] inputWidth_read_reg_813;
reg   [31:0] numFilters_read_reg_821;
reg  signed [31:0] numChannels_read_reg_831;
reg   [63:0] biases_read_reg_838;
reg   [63:0] coeffs_read_reg_843;
reg   [63:0] output_r_read_reg_848;
reg   [63:0] input_r_read_reg_853;
wire   [11:0] trunc_ln19_fu_440_p1;
reg   [11:0] trunc_ln19_reg_906;
wire   [0:0] tobool_fu_444_p2;
reg   [0:0] tobool_reg_912;
wire    ap_CS_fsm_state2;
wire   [63:0] grp_fu_466_p2;
reg   [63:0] mul_ln19_reg_937;
wire    ap_CS_fsm_state3;
wire   [63:0] grp_fu_478_p2;
reg   [63:0] mul_ln19_2_reg_944;
wire    ap_CS_fsm_state4;
wire  signed [31:0] grp_fu_484_p2;
reg   [31:0] mul_ln40_reg_970;
wire    ap_CS_fsm_state5;
wire   [31:0] sub_fu_516_p2;
reg   [31:0] sub_reg_976;
wire    ap_CS_fsm_state8;
wire   [31:0] sub93_fu_521_p2;
reg   [31:0] sub93_reg_982;
wire   [32:0] zext_ln40_fu_526_p1;
reg   [32:0] zext_ln40_reg_989;
wire   [31:0] grp_fu_512_p2;
reg   [31:0] mul_ln40_1_reg_994;
wire  signed [29:0] trunc_ln41_fu_529_p1;
reg  signed [29:0] trunc_ln41_reg_999;
wire   [95:0] grp_fu_494_p2;
reg   [95:0] mul_ln19_1_reg_1004;
wire   [95:0] grp_fu_506_p2;
reg   [95:0] mul_ln19_3_reg_1010;
wire   [0:0] icmp_ln52_fu_533_p2;
reg   [0:0] icmp_ln52_reg_1015;
wire   [0:0] icmp_ln77_fu_538_p2;
reg   [0:0] icmp_ln77_reg_1021;
reg   [31:0] iFilterBase_2_reg_1026;
wire    ap_CS_fsm_state9;
wire   [63:0] add_ln40_fu_554_p2;
reg   [63:0] add_ln40_reg_1034;
wire   [0:0] icmp_ln40_fu_549_p2;
wire   [31:0] shl_ln_fu_569_p3;
reg   [31:0] shl_ln_reg_1044;
wire    ap_CS_fsm_state10;
wire   [32:0] zext_ln45_fu_577_p1;
reg   [32:0] zext_ln45_reg_1049;
wire   [31:0] add_ln45_1_fu_580_p2;
reg   [31:0] add_ln45_1_reg_1054;
wire    ap_CS_fsm_state11;
wire   [2:0] add_ln45_fu_593_p2;
reg   [2:0] add_ln45_reg_1062;
wire   [10:0] tmp_3_fu_599_p3;
reg   [10:0] tmp_3_reg_1067;
wire   [0:0] tmp_fu_585_p3;
wire   [31:0] add_ln46_fu_612_p2;
reg   [31:0] add_ln46_reg_1072;
wire   [0:0] icmp_ln107_fu_634_p2;
reg   [0:0] icmp_ln107_reg_1081;
wire   [0:0] icmp_ln47_fu_624_p2;
wire   [0:0] icmp_ln107_1_fu_644_p2;
reg   [0:0] icmp_ln107_1_reg_1086;
wire   [0:0] icmp_ln107_2_fu_654_p2;
reg   [0:0] icmp_ln107_2_reg_1091;
wire   [31:0] add_ln66_1_fu_659_p2;
reg   [31:0] add_ln66_1_reg_1096;
wire    ap_CS_fsm_state13;
wire   [31:0] add_ln66_fu_669_p2;
reg   [31:0] add_ln66_reg_1104;
wire   [31:0] add_ln89_fu_694_p2;
reg   [31:0] add_ln89_reg_1112;
wire    ap_CS_fsm_state15;
wire   [11:0] empty_80_fu_732_p1;
reg   [11:0] empty_80_reg_1141;
wire    ap_CS_fsm_state17;
reg   [11:0] coeff_cache_address0;
reg    coeff_cache_ce0;
reg    coeff_cache_we0;
wire   [31:0] coeff_cache_q0;
reg    coeff_cache_ce1;
wire   [31:0] coeff_cache_q1;
reg    coeff_cache_ce2;
wire   [31:0] coeff_cache_q2;
reg    coeff_cache_ce3;
wire   [31:0] coeff_cache_q3;
reg   [11:0] coeff_cache_1_address0;
reg    coeff_cache_1_ce0;
reg    coeff_cache_1_we0;
wire   [31:0] coeff_cache_1_q0;
reg    coeff_cache_1_ce1;
wire   [31:0] coeff_cache_1_q1;
reg    coeff_cache_1_ce2;
wire   [31:0] coeff_cache_1_q2;
reg    coeff_cache_1_ce3;
wire   [31:0] coeff_cache_1_q3;
reg   [11:0] coeff_cache_2_address0;
reg    coeff_cache_2_ce0;
reg    coeff_cache_2_we0;
wire   [31:0] coeff_cache_2_q0;
reg    coeff_cache_2_ce1;
wire   [31:0] coeff_cache_2_q1;
reg    coeff_cache_2_ce2;
wire   [31:0] coeff_cache_2_q2;
reg    coeff_cache_2_ce3;
wire   [31:0] coeff_cache_2_q3;
reg   [11:0] row_buffer_address0;
reg    row_buffer_ce0;
reg    row_buffer_we0;
wire   [31:0] row_buffer_q0;
reg   [11:0] row_buffer_1_address0;
reg    row_buffer_1_ce0;
reg    row_buffer_1_we0;
wire   [31:0] row_buffer_1_q0;
reg   [11:0] row_buffer_2_address0;
reg    row_buffer_2_ce0;
reg    row_buffer_2_we0;
wire   [31:0] row_buffer_2_q0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_idle;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_ready;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWVALID;
wire   [63:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWADDR;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWID;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWLEN;
wire   [2:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWBURST;
wire   [1:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWPROT;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWQOS;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWREGION;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWUSER;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WVALID;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WDATA;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WSTRB;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WLAST;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WID;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WUSER;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARVALID;
wire   [63:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARADDR;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARID;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARLEN;
wire   [2:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARBURST;
wire   [1:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARPROT;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARQOS;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARREGION;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARUSER;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_RREADY;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_BREADY;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_address0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_ce0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_we0;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_d0;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_address0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_ce0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_we0;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_d0;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_address0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_ce0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_we0;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_d0;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din0;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din1;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_ce;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din0;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din1;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_ce;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din0;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din1;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_ce;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din0;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din1;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_ce;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_done;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_idle;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_ready;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWVALID;
wire   [63:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWADDR;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWID;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWLEN;
wire   [2:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWBURST;
wire   [1:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWPROT;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWQOS;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWREGION;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWUSER;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WVALID;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WDATA;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WSTRB;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WLAST;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WID;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WUSER;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARVALID;
wire   [63:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARADDR;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARID;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARLEN;
wire   [2:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARBURST;
wire   [1:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARPROT;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARQOS;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARREGION;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARUSER;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_RREADY;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_BREADY;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_address0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_ce0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_we0;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_d0;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_address0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_ce0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_we0;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_d0;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_address0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_ce0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_we0;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_d0;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din0;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din1;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_ce;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din0;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din1;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_ce;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din0;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din1;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_ce;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din0;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din1;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_ce;
wire    grp_Conv2D_HW_Pipeline_3_fu_376_ap_start;
wire    grp_Conv2D_HW_Pipeline_3_fu_376_ap_done;
wire    grp_Conv2D_HW_Pipeline_3_fu_376_ap_idle;
wire    grp_Conv2D_HW_Pipeline_3_fu_376_ap_ready;
wire   [31:0] grp_Conv2D_HW_Pipeline_3_fu_376_acc_3_3_out;
wire    grp_Conv2D_HW_Pipeline_3_fu_376_acc_3_3_out_ap_vld;
wire   [31:0] grp_Conv2D_HW_Pipeline_3_fu_376_acc_2_3_out;
wire    grp_Conv2D_HW_Pipeline_3_fu_376_acc_2_3_out_ap_vld;
wire   [31:0] grp_Conv2D_HW_Pipeline_3_fu_376_acc_1_3_out;
wire    grp_Conv2D_HW_Pipeline_3_fu_376_acc_1_3_out_ap_vld;
wire   [31:0] grp_Conv2D_HW_Pipeline_3_fu_376_acc_0_32_out;
wire    grp_Conv2D_HW_Pipeline_3_fu_376_acc_0_32_out_ap_vld;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_done;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_idle;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_ready;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce0;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address1;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce1;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address2;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce2;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address3;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce3;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce0;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address1;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce1;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address2;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce2;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address3;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce3;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce0;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address1;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce1;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address2;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce2;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address3;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce3;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_address0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_ce0;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_address0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_ce0;
wire   [11:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_address0;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_ce0;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_3_7_out;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_3_7_out_ap_vld;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_2_7_out;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_2_7_out_ap_vld;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_1_7_out;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_1_7_out_ap_vld;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_0_7_out;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_0_7_out_ap_vld;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_done;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_idle;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_ready;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWVALID;
wire   [63:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWADDR;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWID;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWLEN;
wire   [2:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWBURST;
wire   [1:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWPROT;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWQOS;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWREGION;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWUSER;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WVALID;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WDATA;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WSTRB;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WLAST;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WID;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WUSER;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARVALID;
wire   [63:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARADDR;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARID;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARLEN;
wire   [2:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARBURST;
wire   [1:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARPROT;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARQOS;
wire   [3:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARREGION;
wire   [0:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARUSER;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_RREADY;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_BREADY;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_3_9_out_o;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_3_9_out_o_ap_vld;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_2_9_out_o;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_2_9_out_o_ap_vld;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_1_9_out_o;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_1_9_out_o_ap_vld;
wire   [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_0_8_out_o;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_0_8_out_o_ap_vld;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din0;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din1;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_ce;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din0;
wire  signed [31:0] grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din1;
wire    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_ce;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg   [2:0] pf_reg_282;
wire    ap_CS_fsm_state12;
reg   [31:0] phi_mul_reg_293;
reg   [31:0] y_reg_304;
wire   [0:0] icmp_ln89_fu_689_p2;
reg   [31:0] phi_mul267_reg_316;
reg   [31:0] x_reg_328;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state20;
reg    grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start_reg;
reg    grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start_reg;
wire   [0:0] icmp_ln66_fu_664_p2;
reg    grp_Conv2D_HW_Pipeline_3_fu_376_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start_reg;
wire    ap_CS_fsm_state18;
reg    grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start_reg;
wire    ap_CS_fsm_state19;
reg   [31:0] acc_3_0_fu_156;
reg   [31:0] acc_2_0_fu_152;
reg   [31:0] acc_1_0_fu_148;
reg   [31:0] acc_0_0_fu_144;
reg   [31:0] iFilterBase_fu_136;
wire   [31:0] iFilterBase_3_fu_675_p2;
reg   [63:0] indvar_fu_140;
wire   [31:0] grp_fu_466_p0;
wire   [31:0] grp_fu_466_p1;
wire   [31:0] grp_fu_478_p0;
wire   [31:0] grp_fu_478_p1;
reg  signed [31:0] grp_fu_484_p0;
reg  signed [31:0] grp_fu_484_p1;
wire   [31:0] grp_fu_494_p0;
wire   [63:0] grp_fu_494_p1;
wire   [31:0] grp_fu_506_p0;
wire   [63:0] grp_fu_506_p1;
reg  signed [31:0] grp_fu_512_p0;
reg  signed [31:0] grp_fu_512_p1;
wire    ap_CS_fsm_state7;
wire  signed [29:0] grp_fu_564_p1;
wire   [29:0] grp_fu_564_p2;
wire   [32:0] zext_ln45_1_fu_608_p1;
wire   [32:0] add_ln46_1_fu_619_p2;
wire   [31:0] or_ln107_fu_629_p2;
wire   [31:0] or_ln107_1_fu_639_p2;
wire   [31:0] or_ln107_2_fu_649_p2;
reg    grp_fu_484_ce;
reg    grp_fu_512_ce;
wire   [31:0] grp_fu_1158_p2;
reg  signed [31:0] grp_fu_1158_p0;
reg  signed [31:0] grp_fu_1158_p1;
reg    grp_fu_1158_ce;
wire   [31:0] grp_fu_1162_p2;
reg  signed [31:0] grp_fu_1162_p0;
reg  signed [31:0] grp_fu_1162_p1;
reg    grp_fu_1162_ce;
reg   [19:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire   [63:0] grp_fu_466_p00;
wire   [63:0] grp_fu_466_p10;
wire   [63:0] grp_fu_478_p00;
wire   [63:0] grp_fu_478_p10;
wire   [95:0] grp_fu_494_p00;
wire   [95:0] grp_fu_494_p10;
wire   [95:0] grp_fu_506_p00;
wire   [95:0] grp_fu_506_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start_reg = 1'b0;
#0 grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start_reg = 1'b0;
#0 grp_Conv2D_HW_Pipeline_3_fu_376_ap_start_reg = 1'b0;
#0 grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start_reg = 1'b0;
#0 grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start_reg = 1'b0;
end

Conv2D_HW_coeff_cache_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
coeff_cache_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(coeff_cache_address0),
    .ce0(coeff_cache_ce0),
    .we0(coeff_cache_we0),
    .d0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_d0),
    .q0(coeff_cache_q0),
    .address1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address1),
    .ce1(coeff_cache_ce1),
    .q1(coeff_cache_q1),
    .address2(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address2),
    .ce2(coeff_cache_ce2),
    .q2(coeff_cache_q2),
    .address3(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address3),
    .ce3(coeff_cache_ce3),
    .q3(coeff_cache_q3)
);

Conv2D_HW_coeff_cache_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
coeff_cache_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(coeff_cache_1_address0),
    .ce0(coeff_cache_1_ce0),
    .we0(coeff_cache_1_we0),
    .d0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_d0),
    .q0(coeff_cache_1_q0),
    .address1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address1),
    .ce1(coeff_cache_1_ce1),
    .q1(coeff_cache_1_q1),
    .address2(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address2),
    .ce2(coeff_cache_1_ce2),
    .q2(coeff_cache_1_q2),
    .address3(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address3),
    .ce3(coeff_cache_1_ce3),
    .q3(coeff_cache_1_q3)
);

Conv2D_HW_coeff_cache_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
coeff_cache_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(coeff_cache_2_address0),
    .ce0(coeff_cache_2_ce0),
    .we0(coeff_cache_2_we0),
    .d0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_d0),
    .q0(coeff_cache_2_q0),
    .address1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address1),
    .ce1(coeff_cache_2_ce1),
    .q1(coeff_cache_2_q1),
    .address2(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address2),
    .ce2(coeff_cache_2_ce2),
    .q2(coeff_cache_2_q2),
    .address3(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address3),
    .ce3(coeff_cache_2_ce3),
    .q3(coeff_cache_2_q3)
);

Conv2D_HW_row_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4064 ),
    .AddressWidth( 12 ))
row_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_buffer_address0),
    .ce0(row_buffer_ce0),
    .we0(row_buffer_we0),
    .d0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_d0),
    .q0(row_buffer_q0)
);

Conv2D_HW_row_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4064 ),
    .AddressWidth( 12 ))
row_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_buffer_1_address0),
    .ce0(row_buffer_1_ce0),
    .we0(row_buffer_1_we0),
    .d0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_d0),
    .q0(row_buffer_1_q0)
);

Conv2D_HW_row_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4064 ),
    .AddressWidth( 12 ))
row_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_buffer_2_address0),
    .ce0(row_buffer_2_ce0),
    .we0(row_buffer_2_we0),
    .d0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_d0),
    .q0(row_buffer_2_q0)
);

Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_52_5 grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start),
    .ap_done(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done),
    .ap_idle(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_idle),
    .ap_ready(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_ready),
    .m_axi_gmem_AWVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .mul_ln40(mul_ln40_reg_970),
    .convWidth(convWidth_read_reg_798),
    .zext_ln50(add_ln46_reg_1072),
    .mul_ln19_1(mul_ln19_1_reg_1004),
    .mul_ln19(mul_ln19_reg_937),
    .empty(tmp_3_reg_1067),
    .tmp_cast_mid136(add_ln46_reg_1072),
    .icmp_ln52_1(icmp_ln52_reg_1015),
    .coeff_cache_address0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_address0),
    .coeff_cache_ce0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_ce0),
    .coeff_cache_we0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_we0),
    .coeff_cache_d0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_d0),
    .coeff_cache_1_address0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_address0),
    .coeff_cache_1_ce0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_ce0),
    .coeff_cache_1_we0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_we0),
    .coeff_cache_1_d0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_d0),
    .coeff_cache_2_address0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_address0),
    .coeff_cache_2_ce0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_ce0),
    .coeff_cache_2_we0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_we0),
    .coeff_cache_2_d0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_d0),
    .coeffs(coeffs_read_reg_843),
    .grp_fu_484_p_din0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din0),
    .grp_fu_484_p_din1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din1),
    .grp_fu_484_p_dout0(grp_fu_484_p2),
    .grp_fu_484_p_ce(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_ce),
    .grp_fu_512_p_din0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din0),
    .grp_fu_512_p_din1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din1),
    .grp_fu_512_p_dout0(grp_fu_512_p2),
    .grp_fu_512_p_ce(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_ce),
    .grp_fu_1158_p_din0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din0),
    .grp_fu_1158_p_din1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din1),
    .grp_fu_1158_p_dout0(grp_fu_1158_p2),
    .grp_fu_1158_p_ce(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_ce),
    .grp_fu_1162_p_din0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din0),
    .grp_fu_1162_p_din1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din1),
    .grp_fu_1162_p_dout0(grp_fu_1162_p2),
    .grp_fu_1162_p_ce(grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_ce)
);

Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_77_9 grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start),
    .ap_done(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_done),
    .ap_idle(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_idle),
    .ap_ready(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_ready),
    .m_axi_gmem_AWVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .y(y_reg_304),
    .inputWidth(inputWidth_read_reg_813),
    .inputHeight(inputHeight_read_reg_807),
    .trunc_ln(trunc_ln19_reg_906),
    .mul_ln19_3(mul_ln19_3_reg_1010),
    .row_buffer_2_address0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_address0),
    .row_buffer_2_ce0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_ce0),
    .row_buffer_2_we0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_we0),
    .row_buffer_2_d0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_d0),
    .row_buffer_1_address0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_address0),
    .row_buffer_1_ce0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_ce0),
    .row_buffer_1_we0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_we0),
    .row_buffer_1_d0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_d0),
    .row_buffer_address0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_address0),
    .row_buffer_ce0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_ce0),
    .row_buffer_we0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_we0),
    .row_buffer_d0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_d0),
    .mul_ln19_2(mul_ln19_2_reg_944),
    .icmp_ln77_1(icmp_ln77_reg_1021),
    .input_r(input_r_read_reg_853),
    .grp_fu_484_p_din0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din0),
    .grp_fu_484_p_din1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din1),
    .grp_fu_484_p_dout0(grp_fu_484_p2),
    .grp_fu_484_p_ce(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_ce),
    .grp_fu_512_p_din0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din0),
    .grp_fu_512_p_din1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din1),
    .grp_fu_512_p_dout0(grp_fu_512_p2),
    .grp_fu_512_p_ce(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_ce),
    .grp_fu_1158_p_din0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din0),
    .grp_fu_1158_p_din1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din1),
    .grp_fu_1158_p_dout0(grp_fu_1158_p2),
    .grp_fu_1158_p_ce(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_ce),
    .grp_fu_1162_p_din0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din0),
    .grp_fu_1162_p_din1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din1),
    .grp_fu_1162_p_dout0(grp_fu_1162_p2),
    .grp_fu_1162_p_ce(grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_ce)
);

Conv2D_HW_Conv2D_HW_Pipeline_3 grp_Conv2D_HW_Pipeline_3_fu_376(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Conv2D_HW_Pipeline_3_fu_376_ap_start),
    .ap_done(grp_Conv2D_HW_Pipeline_3_fu_376_ap_done),
    .ap_idle(grp_Conv2D_HW_Pipeline_3_fu_376_ap_idle),
    .ap_ready(grp_Conv2D_HW_Pipeline_3_fu_376_ap_ready),
    .acc_3_25(acc_3_0_fu_156),
    .acc_2_24(acc_2_0_fu_152),
    .acc_1_23(acc_1_0_fu_148),
    .acc_0_21(acc_0_0_fu_144),
    .acc_3_3_out(grp_Conv2D_HW_Pipeline_3_fu_376_acc_3_3_out),
    .acc_3_3_out_ap_vld(grp_Conv2D_HW_Pipeline_3_fu_376_acc_3_3_out_ap_vld),
    .acc_2_3_out(grp_Conv2D_HW_Pipeline_3_fu_376_acc_2_3_out),
    .acc_2_3_out_ap_vld(grp_Conv2D_HW_Pipeline_3_fu_376_acc_2_3_out_ap_vld),
    .acc_1_3_out(grp_Conv2D_HW_Pipeline_3_fu_376_acc_1_3_out),
    .acc_1_3_out_ap_vld(grp_Conv2D_HW_Pipeline_3_fu_376_acc_1_3_out_ap_vld),
    .acc_0_32_out(grp_Conv2D_HW_Pipeline_3_fu_376_acc_0_32_out),
    .acc_0_32_out_ap_vld(grp_Conv2D_HW_Pipeline_3_fu_376_acc_0_32_out_ap_vld)
);

Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13 grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start),
    .ap_done(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_done),
    .ap_idle(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_idle),
    .ap_ready(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_ready),
    .acc_3_3_reload(grp_Conv2D_HW_Pipeline_3_fu_376_acc_3_3_out),
    .acc_2_3_reload(grp_Conv2D_HW_Pipeline_3_fu_376_acc_2_3_out),
    .acc_1_3_reload(grp_Conv2D_HW_Pipeline_3_fu_376_acc_1_3_out),
    .acc_0_32_reload(grp_Conv2D_HW_Pipeline_3_fu_376_acc_0_32_out),
    .mul_ln19_1(mul_ln19_1_reg_1004),
    .mul_ln19(mul_ln19_reg_937),
    .trunc_ln(trunc_ln19_reg_906),
    .convWidth(convWidth_read_reg_798),
    .icmp_ln52_1(icmp_ln52_reg_1015),
    .coeff_cache_address0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address0),
    .coeff_cache_ce0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce0),
    .coeff_cache_q0(coeff_cache_q0),
    .coeff_cache_address1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address1),
    .coeff_cache_ce1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce1),
    .coeff_cache_q1(coeff_cache_q1),
    .coeff_cache_address2(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address2),
    .coeff_cache_ce2(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce2),
    .coeff_cache_q2(coeff_cache_q2),
    .coeff_cache_address3(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address3),
    .coeff_cache_ce3(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce3),
    .coeff_cache_q3(coeff_cache_q3),
    .coeff_cache_1_address0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address0),
    .coeff_cache_1_ce0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce0),
    .coeff_cache_1_q0(coeff_cache_1_q0),
    .coeff_cache_1_address1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address1),
    .coeff_cache_1_ce1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce1),
    .coeff_cache_1_q1(coeff_cache_1_q1),
    .coeff_cache_1_address2(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address2),
    .coeff_cache_1_ce2(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce2),
    .coeff_cache_1_q2(coeff_cache_1_q2),
    .coeff_cache_1_address3(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address3),
    .coeff_cache_1_ce3(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce3),
    .coeff_cache_1_q3(coeff_cache_1_q3),
    .coeff_cache_2_address0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address0),
    .coeff_cache_2_ce0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce0),
    .coeff_cache_2_q0(coeff_cache_2_q0),
    .coeff_cache_2_address1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address1),
    .coeff_cache_2_ce1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce1),
    .coeff_cache_2_q1(coeff_cache_2_q1),
    .coeff_cache_2_address2(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address2),
    .coeff_cache_2_ce2(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce2),
    .coeff_cache_2_q2(coeff_cache_2_q2),
    .coeff_cache_2_address3(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address3),
    .coeff_cache_2_ce3(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce3),
    .coeff_cache_2_q3(coeff_cache_2_q3),
    .x_cast(empty_80_reg_1141),
    .row_buffer_address0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_address0),
    .row_buffer_ce0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_ce0),
    .row_buffer_q0(row_buffer_q0),
    .row_buffer_1_address0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_address0),
    .row_buffer_1_ce0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_ce0),
    .row_buffer_1_q0(row_buffer_1_q0),
    .row_buffer_2_address0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_address0),
    .row_buffer_2_ce0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_ce0),
    .row_buffer_2_q0(row_buffer_2_q0),
    .icmp_ln107(icmp_ln107_reg_1081),
    .icmp_ln107_1(icmp_ln107_1_reg_1086),
    .icmp_ln107_2(icmp_ln107_2_reg_1091),
    .acc_3_7_out(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_3_7_out),
    .acc_3_7_out_ap_vld(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_3_7_out_ap_vld),
    .acc_2_7_out(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_2_7_out),
    .acc_2_7_out_ap_vld(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_2_7_out_ap_vld),
    .acc_1_7_out(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_1_7_out),
    .acc_1_7_out_ap_vld(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_1_7_out_ap_vld),
    .acc_0_7_out(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_0_7_out),
    .acc_0_7_out_ap_vld(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_0_7_out_ap_vld)
);

Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_117_15 grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start),
    .ap_done(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_done),
    .ap_idle(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_idle),
    .ap_ready(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_ready),
    .m_axi_gmem_AWVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .acc_3_7_reload(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_3_7_out),
    .acc_2_7_reload(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_2_7_out),
    .acc_1_7_reload(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_1_7_out),
    .acc_0_7_reload(grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_acc_0_7_out),
    .iFilterBase(iFilterBase_2_reg_1026),
    .numFilters(numFilters_read_reg_821),
    .biases(biases_read_reg_838),
    .tobool(tobool_reg_912),
    .sub93(sub93_reg_982),
    .sub(sub_reg_976),
    .zext_ln89(phi_mul267_reg_316),
    .trunc_ln127_cast(x_reg_328),
    .output_r(output_r_read_reg_848),
    .acc_3_9_out_i(acc_3_0_fu_156),
    .acc_3_9_out_o(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_3_9_out_o),
    .acc_3_9_out_o_ap_vld(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_3_9_out_o_ap_vld),
    .acc_2_9_out_i(acc_2_0_fu_152),
    .acc_2_9_out_o(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_2_9_out_o),
    .acc_2_9_out_o_ap_vld(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_2_9_out_o_ap_vld),
    .acc_1_9_out_i(acc_1_0_fu_148),
    .acc_1_9_out_o(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_1_9_out_o),
    .acc_1_9_out_o_ap_vld(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_1_9_out_o_ap_vld),
    .acc_0_8_out_i(acc_0_0_fu_144),
    .acc_0_8_out_o(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_0_8_out_o),
    .acc_0_8_out_o_ap_vld(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_0_8_out_o_ap_vld),
    .grp_fu_484_p_din0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din0),
    .grp_fu_484_p_din1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din1),
    .grp_fu_484_p_dout0(grp_fu_484_p2),
    .grp_fu_484_p_ce(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_ce),
    .grp_fu_512_p_din0(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din0),
    .grp_fu_512_p_din1(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din1),
    .grp_fu_512_p_dout0(grp_fu_512_p2),
    .grp_fu_512_p_ce(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_ce)
);

Conv2D_HW_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_r(input_r),
    .output_r(output_r),
    .coeffs(coeffs),
    .biases(biases),
    .numChannels(numChannels),
    .numFilters(numFilters),
    .inputWidth(inputWidth),
    .inputHeight(inputHeight),
    .convWidth(convWidth),
    .convHeight(convHeight),
    .apply_relu(apply_relu),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

Conv2D_HW_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARLEN(gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWADDR),
    .I_AWLEN(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWLEN),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WDATA),
    .I_WSTRB(grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

Conv2D_HW_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U105(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_466_p0),
    .din1(grp_fu_466_p1),
    .ce(1'b1),
    .dout(grp_fu_466_p2)
);

Conv2D_HW_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U106(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_478_p0),
    .din1(grp_fu_478_p1),
    .ce(1'b1),
    .dout(grp_fu_478_p2)
);

Conv2D_HW_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U107(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_484_p0),
    .din1(grp_fu_484_p1),
    .ce(grp_fu_484_ce),
    .dout(grp_fu_484_p2)
);

Conv2D_HW_mul_32ns_64ns_96_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_32ns_64ns_96_5_1_U108(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_494_p0),
    .din1(grp_fu_494_p1),
    .ce(1'b1),
    .dout(grp_fu_494_p2)
);

Conv2D_HW_mul_32ns_64ns_96_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_32ns_64ns_96_5_1_U109(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_506_p0),
    .din1(grp_fu_506_p1),
    .ce(1'b1),
    .dout(grp_fu_506_p2)
);

Conv2D_HW_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U110(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_512_p0),
    .din1(grp_fu_512_p1),
    .ce(grp_fu_512_ce),
    .dout(grp_fu_512_p2)
);

Conv2D_HW_mul_30s_30s_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mul_30s_30s_30_2_1_U111(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(trunc_ln41_reg_999),
    .din1(grp_fu_564_p1),
    .ce(1'b1),
    .dout(grp_fu_564_p2)
);

Conv2D_HW_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U112(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1158_p0),
    .din1(grp_fu_1158_p1),
    .ce(grp_fu_1158_ce),
    .dout(grp_fu_1158_p2)
);

Conv2D_HW_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U113(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1162_p0),
    .din1(grp_fu_1162_p1),
    .ce(grp_fu_1162_ce),
    .dout(grp_fu_1162_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Conv2D_HW_Pipeline_3_fu_376_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln89_fu_689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
            grp_Conv2D_HW_Pipeline_3_fu_376_ap_start_reg <= 1'b1;
        end else if ((grp_Conv2D_HW_Pipeline_3_fu_376_ap_ready == 1'b1)) begin
            grp_Conv2D_HW_Pipeline_3_fu_376_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start_reg <= 1'b1;
        end else if ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_ready == 1'b1)) begin
            grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln47_fu_624_p2 == 1'd1) & (tmp_fu_585_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
            grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start_reg <= 1'b1;
        end else if ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_ready == 1'b1)) begin
            grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln66_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
            grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start_reg <= 1'b1;
        end else if ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_ready == 1'b1)) begin
            grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start_reg <= 1'b1;
        end else if ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_ready == 1'b1)) begin
            grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        iFilterBase_fu_136 <= 32'd0;
    end else if (((icmp_ln66_fu_664_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        iFilterBase_fu_136 <= iFilterBase_3_fu_675_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_fu_140 <= 64'd0;
    end else if (((icmp_ln66_fu_664_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        indvar_fu_140 <= add_ln40_reg_1034;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        pf_reg_282 <= add_ln45_reg_1062;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        pf_reg_282 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln89_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        phi_mul267_reg_316 <= add_ln66_1_reg_1096;
    end else if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln47_fu_624_p2 == 1'd0) | (tmp_fu_585_p3 == 1'd1)))) begin
        phi_mul267_reg_316 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        phi_mul_reg_293 <= add_ln45_1_reg_1054;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        phi_mul_reg_293 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        x_reg_328 <= add_ln89_reg_1112;
    end else if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        x_reg_328 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln89_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        y_reg_304 <= add_ln66_reg_1104;
    end else if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln47_fu_624_p2 == 1'd0) | (tmp_fu_585_p3 == 1'd1)))) begin
        y_reg_304 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_0_8_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        acc_0_0_fu_144 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_0_8_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_1_9_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        acc_1_0_fu_148 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_1_9_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_2_9_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        acc_2_0_fu_152 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_2_9_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_3_9_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        acc_3_0_fu_156 <= grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_acc_3_9_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln40_reg_1034 <= add_ln40_fu_554_p2;
        iFilterBase_2_reg_1026 <= iFilterBase_fu_136;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln45_1_reg_1054 <= add_ln45_1_fu_580_p2;
        add_ln45_reg_1062 <= add_ln45_fu_593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_585_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        add_ln46_reg_1072 <= add_ln46_fu_612_p2;
        tmp_3_reg_1067[10 : 8] <= tmp_3_fu_599_p3[10 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln66_1_reg_1096 <= add_ln66_1_fu_659_p2;
        add_ln66_reg_1104 <= add_ln66_fu_669_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln89_reg_1112 <= add_ln89_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        biases_read_reg_838 <= biases;
        coeffs_read_reg_843 <= coeffs;
        convHeight_read_reg_791 <= convHeight;
        convWidth_read_reg_798 <= convWidth;
        inputHeight_read_reg_807 <= inputHeight;
        inputWidth_read_reg_813 <= inputWidth;
        input_r_read_reg_853 <= input_r;
        numChannels_read_reg_831 <= numChannels;
        numFilters_read_reg_821 <= numFilters;
        output_r_read_reg_848 <= output_r;
        tobool_reg_912 <= tobool_fu_444_p2;
        trunc_ln19_reg_906 <= trunc_ln19_fu_440_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        empty_80_reg_1141 <= empty_80_fu_732_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln47_fu_624_p2 == 1'd0) | (tmp_fu_585_p3 == 1'd1)))) begin
        icmp_ln107_1_reg_1086 <= icmp_ln107_1_fu_644_p2;
        icmp_ln107_2_reg_1091 <= icmp_ln107_2_fu_654_p2;
        icmp_ln107_reg_1081 <= icmp_ln107_fu_634_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp_ln52_reg_1015 <= icmp_ln52_fu_533_p2;
        icmp_ln77_reg_1021 <= icmp_ln77_fu_538_p2;
        mul_ln19_1_reg_1004 <= grp_fu_494_p2;
        mul_ln19_3_reg_1010 <= grp_fu_506_p2;
        mul_ln40_1_reg_994 <= grp_fu_512_p2;
        sub93_reg_982 <= sub93_fu_521_p2;
        sub_reg_976 <= sub_fu_516_p2;
        trunc_ln41_reg_999 <= trunc_ln41_fu_529_p1;
        zext_ln40_reg_989[31 : 0] <= zext_ln40_fu_526_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mul_ln19_2_reg_944 <= grp_fu_478_p2;
        mul_ln19_reg_937 <= grp_fu_466_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mul_ln40_reg_970 <= grp_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        shl_ln_reg_1044[31 : 2] <= shl_ln_fu_569_p3[31 : 2];
        zext_ln45_reg_1049[31 : 0] <= zext_ln45_fu_577_p1[31 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_Conv2D_HW_Pipeline_3_fu_376_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln40_fu_549_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln40_fu_549_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_1_address0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        coeff_cache_1_address0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_address0;
    end else begin
        coeff_cache_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_1_ce0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        coeff_cache_1_ce0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_ce0;
    end else begin
        coeff_cache_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_1_ce1 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce1;
    end else begin
        coeff_cache_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_1_ce2 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce2;
    end else begin
        coeff_cache_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_1_ce3 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_1_ce3;
    end else begin
        coeff_cache_1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        coeff_cache_1_we0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_1_we0;
    end else begin
        coeff_cache_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_2_address0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        coeff_cache_2_address0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_address0;
    end else begin
        coeff_cache_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_2_ce0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        coeff_cache_2_ce0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_ce0;
    end else begin
        coeff_cache_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_2_ce1 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce1;
    end else begin
        coeff_cache_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_2_ce2 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce2;
    end else begin
        coeff_cache_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_2_ce3 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_2_ce3;
    end else begin
        coeff_cache_2_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        coeff_cache_2_we0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_2_we0;
    end else begin
        coeff_cache_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_address0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        coeff_cache_address0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_address0;
    end else begin
        coeff_cache_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_ce0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        coeff_cache_ce0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_ce0;
    end else begin
        coeff_cache_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_ce1 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce1;
    end else begin
        coeff_cache_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_ce2 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce2;
    end else begin
        coeff_cache_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_cache_ce3 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_coeff_cache_ce3;
    end else begin
        coeff_cache_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        coeff_cache_we0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_coeff_cache_we0;
    end else begin
        coeff_cache_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem_ARADDR = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state14) | ((icmp_ln66_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        gmem_ARADDR = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((icmp_ln47_fu_624_p2 == 1'd1) & (tmp_fu_585_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        gmem_ARADDR = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem_ARLEN = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state14) | ((icmp_ln66_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        gmem_ARLEN = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((icmp_ln47_fu_624_p2 == 1'd1) & (tmp_fu_585_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        gmem_ARLEN = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem_ARVALID = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state14) | ((icmp_ln66_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        gmem_ARVALID = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((icmp_ln47_fu_624_p2 == 1'd1) & (tmp_fu_585_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        gmem_ARVALID = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem_AWVALID = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem_BREADY = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem_RREADY = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state14) | ((icmp_ln66_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        gmem_RREADY = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((icmp_ln47_fu_624_p2 == 1'd1) & (tmp_fu_585_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        gmem_RREADY = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem_WVALID = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1158_ce = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1158_ce = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_ce;
    end else begin
        grp_fu_1158_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1158_p0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1158_p0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din0;
    end else begin
        grp_fu_1158_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1158_p1 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1158_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1158_p1 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1158_p_din1;
    end else begin
        grp_fu_1158_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1162_ce = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1162_ce = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_ce;
    end else begin
        grp_fu_1162_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1162_p0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1162_p0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din0;
    end else begin
        grp_fu_1162_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1162_p1 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_1162_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1162_p1 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_1162_p_din1;
    end else begin
        grp_fu_1162_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_484_ce = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_484_ce = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_484_ce = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_ce;
    end else begin
        grp_fu_484_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_484_p0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_484_p0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_484_p0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_484_p0 = convHeight_read_reg_791;
    end else begin
        grp_fu_484_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_484_p1 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_484_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_484_p1 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_484_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_484_p1 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_484_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_484_p1 = convWidth_read_reg_798;
    end else begin
        grp_fu_484_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_512_ce = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_512_ce = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_512_ce = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_ce;
    end else begin
        grp_fu_512_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_512_p0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_512_p0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_512_p0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_512_p0 = mul_ln40_reg_970;
    end else begin
        grp_fu_512_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_512_p1 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_grp_fu_512_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_512_p1 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_grp_fu_512_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_512_p1 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_grp_fu_512_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_512_p1 = numChannels_read_reg_831;
    end else begin
        grp_fu_512_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_buffer_1_address0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        row_buffer_1_address0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_address0;
    end else begin
        row_buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_buffer_1_ce0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        row_buffer_1_ce0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_ce0;
    end else begin
        row_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        row_buffer_1_we0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_1_we0;
    end else begin
        row_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_buffer_2_address0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        row_buffer_2_address0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_address0;
    end else begin
        row_buffer_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_buffer_2_ce0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        row_buffer_2_ce0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_ce0;
    end else begin
        row_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        row_buffer_2_we0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_2_we0;
    end else begin
        row_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_buffer_address0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        row_buffer_address0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_address0;
    end else begin
        row_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_buffer_ce0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_row_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        row_buffer_ce0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_ce0;
    end else begin
        row_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        row_buffer_we0 = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_row_buffer_we0;
    end else begin
        row_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln40_fu_549_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln47_fu_624_p2 == 1'd0) | (tmp_fu_585_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln66_fu_664_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln89_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((grp_Conv2D_HW_Pipeline_3_fu_376_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln40_fu_554_p2 = (indvar_fu_140 + 64'd1);

assign add_ln45_1_fu_580_p2 = (phi_mul_reg_293 + mul_ln40_1_reg_994);

assign add_ln45_fu_593_p2 = (pf_reg_282 + 3'd1);

assign add_ln46_1_fu_619_p2 = (zext_ln45_1_fu_608_p1 + zext_ln45_reg_1049);

assign add_ln46_fu_612_p2 = (phi_mul_reg_293 + shl_ln_reg_1044);

assign add_ln66_1_fu_659_p2 = (phi_mul267_reg_316 + sub93_reg_982);

assign add_ln66_fu_669_p2 = (y_reg_304 + 32'd1);

assign add_ln89_fu_694_p2 = (x_reg_328 + 32'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_80_fu_732_p1 = x_reg_328[11:0];

assign grp_Conv2D_HW_Pipeline_3_fu_376_ap_start = grp_Conv2D_HW_Pipeline_3_fu_376_ap_start_reg;

assign grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start = grp_Conv2D_HW_Pipeline_VITIS_LOOP_117_15_fu_415_ap_start_reg;

assign grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start = grp_Conv2D_HW_Pipeline_VITIS_LOOP_52_5_fu_340_ap_start_reg;

assign grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start = grp_Conv2D_HW_Pipeline_VITIS_LOOP_77_9_fu_358_ap_start_reg;

assign grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start = grp_Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13_fu_388_ap_start_reg;

assign grp_fu_466_p0 = grp_fu_466_p00;

assign grp_fu_466_p00 = $unsigned(convHeight_read_reg_791);

assign grp_fu_466_p1 = grp_fu_466_p10;

assign grp_fu_466_p10 = convWidth_read_reg_798;

assign grp_fu_478_p0 = grp_fu_478_p00;

assign grp_fu_478_p00 = $unsigned(numChannels_read_reg_831);

assign grp_fu_478_p1 = grp_fu_478_p10;

assign grp_fu_478_p10 = inputWidth_read_reg_813;

assign grp_fu_494_p0 = grp_fu_494_p00;

assign grp_fu_494_p00 = $unsigned(numChannels_read_reg_831);

assign grp_fu_494_p1 = grp_fu_494_p10;

assign grp_fu_494_p10 = mul_ln19_reg_937;

assign grp_fu_506_p0 = grp_fu_506_p00;

assign grp_fu_506_p00 = $unsigned(convHeight_read_reg_791);

assign grp_fu_506_p1 = grp_fu_506_p10;

assign grp_fu_506_p10 = mul_ln19_2_reg_944;

assign grp_fu_564_p1 = indvar_fu_140[29:0];

assign iFilterBase_3_fu_675_p2 = (iFilterBase_fu_136 + 32'd4);

assign icmp_ln107_1_fu_644_p2 = ((or_ln107_1_fu_639_p2 < numFilters_read_reg_821) ? 1'b1 : 1'b0);

assign icmp_ln107_2_fu_654_p2 = ((or_ln107_2_fu_649_p2 < numFilters_read_reg_821) ? 1'b1 : 1'b0);

assign icmp_ln107_fu_634_p2 = ((or_ln107_fu_629_p2 < numFilters_read_reg_821) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_549_p2 = ((iFilterBase_fu_136 < numFilters_read_reg_821) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_624_p2 = ((add_ln46_1_fu_619_p2 < zext_ln40_reg_989) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_533_p2 = ((convWidth_read_reg_798 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_664_p2 = ((y_reg_304 == sub_reg_976) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_538_p2 = ((inputWidth_read_reg_813 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_689_p2 = ((x_reg_328 == sub93_reg_982) ? 1'b1 : 1'b0);

assign or_ln107_1_fu_639_p2 = (iFilterBase_fu_136 | 32'd2);

assign or_ln107_2_fu_649_p2 = (iFilterBase_fu_136 | 32'd3);

assign or_ln107_fu_629_p2 = (iFilterBase_fu_136 | 32'd1);

assign shl_ln_fu_569_p3 = {{grp_fu_564_p2}, {2'd0}};

assign sub93_fu_521_p2 = ($signed(inputWidth_read_reg_813) + $signed(32'd4294967294));

assign sub_fu_516_p2 = ($signed(inputHeight_read_reg_807) + $signed(32'd4294967294));

assign tmp_3_fu_599_p3 = {{pf_reg_282}, {8'd0}};

assign tmp_fu_585_p3 = pf_reg_282[32'd2];

assign tobool_fu_444_p2 = ((apply_relu != 32'd0) ? 1'b1 : 1'b0);

assign trunc_ln19_fu_440_p1 = inputWidth[11:0];

assign trunc_ln41_fu_529_p1 = grp_fu_512_p2[29:0];

assign zext_ln40_fu_526_p1 = numFilters_read_reg_821;

assign zext_ln45_1_fu_608_p1 = pf_reg_282;

assign zext_ln45_fu_577_p1 = iFilterBase_fu_136;

always @ (posedge ap_clk) begin
    zext_ln40_reg_989[32] <= 1'b0;
    shl_ln_reg_1044[1:0] <= 2'b00;
    zext_ln45_reg_1049[32] <= 1'b0;
    tmp_3_reg_1067[7:0] <= 8'b00000000;
end

endmodule //Conv2D_HW
