{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.497943",
   "Default View_TopLeft":"2787,1229",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port DDR -pg 1 -lvl 18 -x 6220 -y 3120 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 18 -x 6220 -y 2670 -defaultsOSRD
preplace port port-id_adc_clk_p_i -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_adc_clk_n_i -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port port-id_adc_enc_p_o -pg 1 -lvl 18 -x 6220 -y 60 -defaultsOSRD
preplace port port-id_adc_enc_n_o -pg 1 -lvl 18 -x 6220 -y 40 -defaultsOSRD
preplace port port-id_adc_csn_o -pg 1 -lvl 18 -x 6220 -y 160 -defaultsOSRD
preplace port port-id_dac_clk_o -pg 1 -lvl 18 -x 6220 -y 1710 -defaultsOSRD
preplace port port-id_dac_rst_o -pg 1 -lvl 18 -x 6220 -y 1730 -defaultsOSRD
preplace port port-id_dac_sel_o -pg 1 -lvl 18 -x 6220 -y 1750 -defaultsOSRD
preplace port port-id_dac_wrt_o -pg 1 -lvl 18 -x 6220 -y 1770 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 18 -x 6220 -y 1790 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 18 -x 6220 -y 20 -defaultsOSRD
preplace portBus daisy_p_o -pg 1 -lvl 18 -x 6220 -y 80 -defaultsOSRD
preplace portBus daisy_n_o -pg 1 -lvl 18 -x 6220 -y 100 -defaultsOSRD
preplace portBus daisy_p_i -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace portBus daisy_n_i -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 18 -x 6220 -y 1920 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 0 -x 0 -y 3110 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 16 -x 5700 -y 80 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 17 -x 6040 -y 80 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 17 -x 6040 -y 1750 -defaultsOSRD
preplace inst ADC -pg 1 -lvl 3 -x 1050 -y 160 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 230 -y 2690 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 230 -y 2510 -defaultsOSRD
preplace inst low_pass_0 -pg 1 -lvl 4 -x 1490 -y 750 -defaultsOSRD
preplace inst Scan_0 -pg 1 -lvl 8 -x 3000 -y 2150 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 13 -x 4630 -y 2040 -defaultsOSRD
preplace inst Voltage_Holder_0 -pg 1 -lvl 10 -x 3680 -y 1730 -defaultsOSRD
preplace inst signal_split_0 -pg 1 -lvl 7 -x 2590 -y 2260 -defaultsOSRD
preplace inst Voltage_Holder_1 -pg 1 -lvl 15 -x 5370 -y 2020 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 8 -x 3000 -y 1960 -defaultsOSRD
preplace inst divider_0 -pg 1 -lvl 6 -x 2270 -y 2260 -defaultsOSRD
preplace inst signal_split_2_1 -pg 1 -lvl 13 -x 4630 -y 2200 -defaultsOSRD
preplace inst signal_split_1 -pg 1 -lvl 11 -x 4000 -y 1890 -defaultsOSRD
preplace inst signal_split_2_2 -pg 1 -lvl 11 -x 4000 -y 1730 -defaultsOSRD
preplace inst signal_split_2_3 -pg 1 -lvl 13 -x 4630 -y 1870 -defaultsOSRD
preplace inst Data_b_Pack_0 -pg 1 -lvl 16 -x 5700 -y 1780 -defaultsOSRD
preplace inst Add_0 -pg 1 -lvl 12 -x 4350 -y 1890 -defaultsOSRD
preplace inst signal_split_2_4 -pg 1 -lvl 7 -x 2590 -y 1910 -defaultsOSRD
preplace inst PID_Inputs_Pack_0 -pg 1 -lvl 8 -x 3000 -y 1760 -defaultsOSRD
preplace inst LED_Contoller_0 -pg 1 -lvl 17 -x 6040 -y 1920 -defaultsOSRD
preplace inst Selector_0 -pg 1 -lvl 14 -x 5000 -y 2010 -defaultsOSRD
preplace inst Ramp_0 -pg 1 -lvl 5 -x 1880 -y 2050 -defaultsOSRD
preplace inst PI_ctrl_0 -pg 1 -lvl 9 -x 3370 -y 1730 -defaultsOSRD
preplace inst scale_0 -pg 1 -lvl 5 -x 1880 -y 1180 -defaultsOSRD
preplace inst B_Select_0 -pg 1 -lvl 15 -x 5370 -y 1790 -defaultsOSRD
preplace inst Add_1 -pg 1 -lvl 6 -x 2270 -y 1760 -defaultsOSRD
preplace inst signal_split_2_5 -pg 1 -lvl 5 -x 1880 -y 1830 -defaultsOSRD
preplace inst External_Digital_Inp_0 -pg 1 -lvl 4 -x 1490 -y 1990 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 1050 -y 330 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 3 -x 1050 -y 470 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 3 -x 1050 -y 2750 -defaultsOSRD
preplace inst axi_gpio_3 -pg 1 -lvl 3 -x 1050 -y 2890 -defaultsOSRD
preplace inst axi_gpio_4 -pg 1 -lvl 3 -x 1050 -y 610 -defaultsOSRD
preplace inst axi_gpio_5 -pg 1 -lvl 3 -x 1050 -y 750 -defaultsOSRD
preplace inst axi_gpio_6 -pg 1 -lvl 3 -x 1050 -y 890 -defaultsOSRD
preplace inst axi_gpio_7 -pg 1 -lvl 3 -x 1050 -y 1030 -defaultsOSRD
preplace inst axi_gpio_8 -pg 1 -lvl 3 -x 1050 -y 1170 -defaultsOSRD
preplace inst axi_gpio_9 -pg 1 -lvl 3 -x 1050 -y 3340 -defaultsOSRD
preplace inst axi_gpio_10 -pg 1 -lvl 3 -x 1050 -y 1330 -defaultsOSRD
preplace inst axi_gpio_11 -pg 1 -lvl 3 -x 1050 -y 1470 -defaultsOSRD
preplace inst axi_gpio_12 -pg 1 -lvl 3 -x 1050 -y 1610 -defaultsOSRD
preplace inst axi_gpio_13 -pg 1 -lvl 3 -x 1050 -y 1750 -defaultsOSRD
preplace inst axi_gpio_14 -pg 1 -lvl 3 -x 1050 -y 2310 -defaultsOSRD
preplace inst axi_gpio_15 -pg 1 -lvl 3 -x 1050 -y 1890 -defaultsOSRD
preplace inst axi_gpio_16 -pg 1 -lvl 3 -x 1050 -y 2590 -defaultsOSRD
preplace inst axi_gpio_17 -pg 1 -lvl 3 -x 1050 -y 3030 -defaultsOSRD
preplace inst axi_gpio_18 -pg 1 -lvl 3 -x 1050 -y 2450 -defaultsOSRD
preplace inst axi_gpio_19 -pg 1 -lvl 3 -x 1050 -y 3200 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 620 -y 1780 -defaultsOSRD
preplace inst axi_gpio_20 -pg 1 -lvl 3 -x 1050 -y 2030 -defaultsOSRD
preplace inst axi_gpio_21 -pg 1 -lvl 3 -x 1050 -y 2170 -defaultsOSRD
preplace inst Square_Wave_0 -pg 1 -lvl 4 -x 1490 -y 1670 -defaultsOSRD
preplace netloc External_Digital_Inp_0_ext_2 1 4 11 1650J 1920 NJ 1920 2430J 1980 2830 2030 3170J 2020 NJ 2020 NJ 2020 4170J 1730 NJ 1730 NJ 1730 5180J
preplace netloc LED_Contoller_0_LED_Signal 1 17 1 NJ 1920
preplace netloc PI_ctrl_0_int_value 1 3 7 1190 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 3520
preplace netloc PI_ctrl_0_led 1 9 8 3530 1820 3850J 1980 4190J 1770 NJ 1770 NJ 1770 5170J 1910 NJ 1910 NJ
preplace netloc Scan_0_Hold_Pulse 1 4 13 1660 2170 2040J 2140 NJ 2140 2760J 2260 3200 2030 NJ 2030 NJ 2030 NJ 2030 4480 1940 4790J 1890 5150J 1920 NJ 1920 5880J
preplace netloc Selector_0_led_info 1 14 3 5160J 2100 5550J 1900 5880
preplace netloc adc_clk_n_i_1 1 0 3 NJ 150 NJ 150 NJ
preplace netloc adc_clk_p_i_1 1 0 3 NJ 130 NJ 130 NJ
preplace netloc adc_dat_a_i_1 1 0 3 NJ 170 NJ 170 NJ
preplace netloc adc_dat_b_i_1 1 0 3 NJ 190 NJ 190 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 3 2 1220J 470 1660
preplace netloc axi_gpio_10_gpio_io_o 1 3 6 1200 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 3170J
preplace netloc axi_gpio_13_gpio_io_o 1 4 10 1680 1930 NJ 1930 2410J 2040 NJ 2040 3190 2040 NJ 2040 NJ 2040 NJ 2040 4480J 2110 4850J
preplace netloc axi_gpio_13_gpio_io_o1 1 3 10 N 1760 NJ 1760 2070J 1860 2400J 1800 2840J 1830 NJ 1830 NJ 1830 3830J 2050 NJ 2050 NJ
preplace netloc axi_gpio_14_gpio_io_o 1 3 11 1210J 1750 NJ 1750 2090J 1850 2410J 1810 2830J 1840 NJ 1840 NJ 1840 3810J 2120 NJ 2120 NJ 2120 4840
preplace netloc axi_gpio_15_gpio_io_o 1 3 12 NJ 1900 NJ 1900 NJ 1900 2440J 1830 2810J 1860 NJ 1860 NJ 1860 3820J 1970 4200J 1780 NJ 1780 NJ 1780 5160
preplace netloc axi_gpio_16_gpio_io_o 1 3 5 1230 2180 NJ 2180 2080J 2150 NJ 2150 2820J
preplace netloc axi_gpio_17_gpio_io_o 1 3 5 1270 2200 NJ 2200 2120J 2170 NJ 2170 2810J
preplace netloc axi_gpio_18_gpio_io_o 1 3 5 1260 2210 NJ 2210 2110J 2160 NJ 2160 2770J
preplace netloc axi_gpio_19_gpio_io_o 1 3 7 1190 1590 NJ 1590 NJ 1590 NJ 1590 2820 1870 NJ 1870 3540J
preplace netloc axi_gpio_19_gpio_io_o1 1 3 5 1280 2190 NJ 2190 2130J 2180 NJ 2180 2740J
preplace netloc axi_gpio_1_gpio_io_o 1 3 2 NJ 480 1640
preplace netloc axi_gpio_20_gpio_io_o 1 3 1 1190 1650n
preplace netloc axi_gpio_21_gpio_io_o 1 3 1 1200 1690n
preplace netloc axi_gpio_2_gpio_io_o 1 3 2 1220 2070 NJ
preplace netloc axi_gpio_3_gpio_io_o 1 3 2 1250 2090 NJ
preplace netloc axi_gpio_4_gpio_io_o 1 3 1 1190 620n
preplace netloc axi_gpio_5_gpio_io_o 1 3 1 N 760
preplace netloc axi_gpio_6_gpio_io_o 1 3 1 1190 780n
preplace netloc axi_gpio_7_gpio_io_o 1 3 1 1200 800n
preplace netloc axi_gpio_8_gpio_io_o 1 3 2 NJ 1180 N
preplace netloc axi_gpio_9_gpio_io_o 1 3 3 1290 2260 NJ 2260 NJ
preplace netloc axis_red_pitaya_adc_0_adc_clk 1 0 17 20 2240 450 1230 850 250 1210 1200 1670 1740 2050 1870 2420J 1820 2790 1880 3180 1880 3550 1810 NJ 1810 4210 1790 NJ 1790 4800 1830 5200 1930 NJ 1930 5870
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 3 15 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 17 1 NJ 1710
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 17 1 NJ 1790
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 17 1 NJ 1730
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 17 1 NJ 1750
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 17 1 NJ 1770
preplace netloc clk_wiz_0_clk_out1 1 3 14 1290 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 5880J
preplace netloc clk_wiz_0_locked 1 3 14 1240 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 5860J
preplace netloc daisy_n_i_1 1 0 16 20J 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 5550J
preplace netloc daisy_p_i_1 1 0 16 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 5540J
preplace netloc exp_p_tri_io_1 1 0 4 NJ 3110 NJ 3110 NJ 3110 1240J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 2410 430
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 2 440 1240 870
preplace netloc util_ds_buf_1_IBUF_OUT 1 16 1 N 80
preplace netloc util_ds_buf_2_OBUF_DS_N 1 17 1 NJ 100
preplace netloc util_ds_buf_2_OBUF_DS_P 1 17 1 NJ 80
preplace netloc util_vector_logic_0_Res 1 13 1 4780 2040n
preplace netloc util_vector_logic_1_Res 1 8 1 3170 1750n
preplace netloc Add_0_M_AXIS 1 12 1 4480 1870n
preplace netloc Add_1_M_AXIS 1 6 1 2430 1760n
preplace netloc B_Select_0_M_AXIS 1 15 1 N 1790
preplace netloc Data_b_Pack_0_M_AXIS 1 16 1 5850 1720n
preplace netloc PID_Inputs_Pack_0_M_AXIS 1 8 1 3160 1690n
preplace netloc PI_ctrl_0_M_AXIS 1 9 1 N 1710
preplace netloc Ramp_0_m_axis 1 5 1 2060 1740n
preplace netloc Selector_0_M_AXIS 1 14 1 N 2000
preplace netloc Square_Wave_0_M_AXIS 1 4 1 1650 1670n
preplace netloc Voltage_Holder_0_M_AXIS 1 10 1 N 1730
preplace netloc Voltage_Holder_1_M_AXIS 1 15 1 5540 1770n
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 3 1 1250 120n
preplace netloc divider_0_M_AXIS 1 6 1 N 2260
preplace netloc low_pass_0_M_AXIS 1 4 1 1670 750n
preplace netloc processing_system7_0_DDR 1 1 17 450J 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 17 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 460 1300n
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 770 310n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 790 450n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 800 1610n
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 790 1630n
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 1 820 590n
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 1 830 730n
preplace netloc ps7_0_axi_periph_M06_AXI 1 2 1 840 870n
preplace netloc ps7_0_axi_periph_M07_AXI 1 2 1 860 1010n
preplace netloc ps7_0_axi_periph_M08_AXI 1 2 1 880 1150n
preplace netloc ps7_0_axi_periph_M09_AXI 1 2 1 820 1750n
preplace netloc ps7_0_axi_periph_M10_AXI 1 2 1 810 1310n
preplace netloc ps7_0_axi_periph_M11_AXI 1 2 1 890 1450n
preplace netloc ps7_0_axi_periph_M12_AXI 1 2 1 900 1590n
preplace netloc ps7_0_axi_periph_M13_AXI 1 2 1 910 1730n
preplace netloc ps7_0_axi_periph_M14_AXI 1 2 1 900 1850n
preplace netloc ps7_0_axi_periph_M15_AXI 1 2 1 N 1870
preplace netloc ps7_0_axi_periph_M16_AXI 1 2 1 780 1890n
preplace netloc ps7_0_axi_periph_M17_AXI 1 2 1 810 1910n
preplace netloc ps7_0_axi_periph_M18_AXI 1 2 1 840 1930n
preplace netloc ps7_0_axi_periph_M19_AXI 1 2 1 770 1950n
preplace netloc ps7_0_axi_periph_M20_AXI 1 2 1 860 1970n
preplace netloc ps7_0_axi_periph_M21_AXI 1 2 1 830 1990n
preplace netloc scale_0_M_AXIS 1 5 1 2100 1180n
preplace netloc signal_split_0_M_AXIS_PORT1 1 7 1 2780 1750n
preplace netloc signal_split_0_M_AXIS_PORT2 1 7 1 2750 2100n
preplace netloc signal_split_0_M_AXIS_PORT3 1 7 6 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ 2280 4480
preplace netloc signal_split_1_M_AXIS_PORT1 1 11 3 4160 1740 NJ 1740 4780J
preplace netloc signal_split_1_M_AXIS_PORT2 1 11 1 N 1890
preplace netloc signal_split_1_M_AXIS_PORT3 1 11 4 4220 1810 4480J 1760 NJ 1760 5200J
preplace netloc signal_split_2_1_M_AXIS_PORT1 1 13 1 4830 1990n
preplace netloc signal_split_2_1_M_AXIS_PORT2 1 13 2 4820J 1740 5200
preplace netloc signal_split_2_2_M_AXIS_PORT1 1 11 1 4180 1720n
preplace netloc signal_split_2_2_M_AXIS_PORT2 1 11 4 4150J 1750 NJ 1750 NJ 1750 5190
preplace netloc signal_split_2_3_M_AXIS_PORT1 1 13 1 4830 1860n
preplace netloc signal_split_2_3_M_AXIS_PORT2 1 13 2 4810J 1790 N
preplace netloc signal_split_2_4_M_AXIS_PORT1 1 7 1 2750 1770n
preplace netloc signal_split_2_4_M_AXIS_PORT2 1 7 4 2760 1890 NJ 1890 NJ 1890 NJ
preplace netloc signal_split_2_5_M_AXIS_PORT1 1 5 1 2080 1760n
preplace netloc signal_split_2_5_M_AXIS_PORT2 1 5 10 NJ 1840 NJ 1840 2800J 1850 NJ 1850 NJ 1850 3840J 1800 NJ 1800 NJ 1800 NJ 1800 5150
levelinfo -pg 1 0 230 620 1050 1490 1880 2270 2590 3000 3370 3680 4000 4350 4630 5000 5370 5700 6040 6220
pagesize -pg 1 -db -bbox -sgen -170 0 6380 3420
"
}
{
   "da_axi4_cnt":"133",
   "da_clkrst_cnt":"1",
   "da_ps7_cnt":"1"
}
