#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002e6a4cb2210 .scope module, "Test" "Test" 2 2;
 .timescale -9 -9;
v000002e6a4d0cef0_0 .var "I0", 0 0;
v000002e6a4d0ec20_0 .var "I0_a", 0 0;
v000002e6a4d0ecc0_0 .var "I0_b", 0 0;
v000002e6a4d0d320_0 .var "I0_c", 0 0;
v000002e6a4d0d140_0 .var "I1", 0 0;
v000002e6a4d0e360_0 .var "I1_a", 0 0;
v000002e6a4d0e7c0_0 .var "I1_b", 0 0;
v000002e6a4d0eae0_0 .var "I1_c", 0 0;
v000002e6a4d0d1e0_0 .net "Q0", 0 0, L_000002e6a4c9f230;  1 drivers
v000002e6a4d0e9a0_0 .net "Q0_a", 0 0, L_000002e6a4c9f380;  1 drivers
v000002e6a4d0dc80_0 .net "Q0_b", 0 0, v000002e6a4d0c6d0_0;  1 drivers
v000002e6a4d0e2c0_0 .net "Q0_c", 0 0, v000002e6a4d0c950_0;  1 drivers
L_000002e6a4d0f068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002e6a4d0e860_0 .net "Q1", 0 0, L_000002e6a4d0f068;  1 drivers
v000002e6a4d0ddc0_0 .net "Q1_a", 0 0, L_000002e6a4c9fbd0;  1 drivers
v000002e6a4d0e900_0 .net "Q1_b", 0 0, v000002e6a4d0c770_0;  1 drivers
v000002e6a4d0dfa0_0 .net "Q1_c", 0 0, v000002e6a4d0c8b0_0;  1 drivers
v000002e6a4d0ea40_0 .net "Q2", 0 0, L_000002e6a4c9fe70;  1 drivers
v000002e6a4d0daa0_0 .net "Q2_a", 0 0, L_000002e6a4c9faf0;  1 drivers
v000002e6a4d0d0a0_0 .net "Q2_b", 0 0, v000002e6a4d0c9f0_0;  1 drivers
v000002e6a4d0ed60_0 .net "Q2_c", 0 0, v000002e6a4d0ca90_0;  1 drivers
v000002e6a4d0d280_0 .net "Q3", 0 0, L_000002e6a4c9fee0;  1 drivers
v000002e6a4d0ee00_0 .net "Q3_a", 0 0, L_000002e6a4c9f5b0;  1 drivers
v000002e6a4d0e220_0 .net "Q3_b", 0 0, v000002e6a4d0cc70_0;  1 drivers
v000002e6a4d0d8c0_0 .net "Q3_c", 0 0, v000002e6a4d0cb30_0;  1 drivers
S_000002e6a4cb23a0 .scope module, "uut" "Power" 2 10, 3 2 0, S_000002e6a4cb2210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "Q3";
    .port_info 3 /OUTPUT 1 "Q2";
    .port_info 4 /OUTPUT 1 "Q1";
    .port_info 5 /OUTPUT 1 "Q0";
L_000002e6a4c9f540 .functor NOT 1, v000002e6a4d0cef0_0, C4<0>, C4<0>, C4<0>;
L_000002e6a4c9f230 .functor BUFZ 1, v000002e6a4d0cef0_0, C4<0>, C4<0>, C4<0>;
L_000002e6a4c9fe70 .functor AND 1, v000002e6a4d0d140_0, L_000002e6a4c9f540, C4<1>, C4<1>;
L_000002e6a4c9fee0 .functor AND 1, v000002e6a4d0cef0_0, v000002e6a4d0d140_0, C4<1>, C4<1>;
v000002e6a4c73370_0 .net "I0", 0 0, v000002e6a4d0cef0_0;  1 drivers
v000002e6a4cb2530_0 .net "I1", 0 0, v000002e6a4d0d140_0;  1 drivers
v000002e6a4cb25d0_0 .net "Q0", 0 0, L_000002e6a4c9f230;  alias, 1 drivers
v000002e6a4cb5ad0_0 .net "Q1", 0 0, L_000002e6a4d0f068;  alias, 1 drivers
v000002e6a4d0ce50_0 .net "Q2", 0 0, L_000002e6a4c9fe70;  alias, 1 drivers
v000002e6a4d0c630_0 .net "Q3", 0 0, L_000002e6a4c9fee0;  alias, 1 drivers
v000002e6a4d0c090_0 .net "n_I0", 0 0, L_000002e6a4c9f540;  1 drivers
S_000002e6a4cb5b70 .scope module, "uut1" "PowerGate" 2 13, 3 18 0, S_000002e6a4cb2210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "Q3";
    .port_info 3 /OUTPUT 1 "Q2";
    .port_info 4 /OUTPUT 1 "Q1";
    .port_info 5 /OUTPUT 1 "Q0";
L_000002e6a4c9ff50 .functor NOT 1, v000002e6a4d0ec20_0, C4<0>, C4<0>, C4<0>;
L_000002e6a4c9f380 .functor BUF 1, v000002e6a4d0ec20_0, C4<0>, C4<0>, C4<0>;
L_000002e6a4d0f0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002e6a4c9fbd0 .functor BUF 1, L_000002e6a4d0f0b0, C4<0>, C4<0>, C4<0>;
L_000002e6a4c9faf0 .functor AND 1, v000002e6a4d0e360_0, L_000002e6a4c9ff50, C4<1>, C4<1>;
L_000002e6a4c9f5b0 .functor AND 1, v000002e6a4d0ec20_0, v000002e6a4d0e360_0, C4<1>, C4<1>;
v000002e6a4d0c450_0 .net "I0", 0 0, v000002e6a4d0ec20_0;  1 drivers
v000002e6a4d0c130_0 .net "I1", 0 0, v000002e6a4d0e360_0;  1 drivers
v000002e6a4d0c310_0 .net "Q0", 0 0, L_000002e6a4c9f380;  alias, 1 drivers
v000002e6a4d0cf90_0 .net "Q1", 0 0, L_000002e6a4c9fbd0;  alias, 1 drivers
v000002e6a4d0c4f0_0 .net "Q2", 0 0, L_000002e6a4c9faf0;  alias, 1 drivers
v000002e6a4d0c590_0 .net "Q3", 0 0, L_000002e6a4c9f5b0;  alias, 1 drivers
v000002e6a4d0c270_0 .net/2u *"_ivl_4", 0 0, L_000002e6a4d0f0b0;  1 drivers
v000002e6a4d0c1d0_0 .net "n_I0", 0 0, L_000002e6a4c9ff50;  1 drivers
S_000002e6a4cb5d00 .scope module, "uut2" "PowerIf" 2 16, 3 37 0, S_000002e6a4cb2210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "Q3";
    .port_info 3 /OUTPUT 1 "Q2";
    .port_info 4 /OUTPUT 1 "Q1";
    .port_info 5 /OUTPUT 1 "Q0";
v000002e6a4d0c3b0_0 .net "I0", 0 0, v000002e6a4d0ecc0_0;  1 drivers
v000002e6a4d0cbd0_0 .net "I1", 0 0, v000002e6a4d0e7c0_0;  1 drivers
v000002e6a4d0c6d0_0 .var "Q0", 0 0;
v000002e6a4d0c770_0 .var "Q1", 0 0;
v000002e6a4d0c9f0_0 .var "Q2", 0 0;
v000002e6a4d0cc70_0 .var "Q3", 0 0;
E_000002e6a4cacee0 .event anyedge, v000002e6a4d0cbd0_0, v000002e6a4d0c3b0_0;
S_000002e6a4cab780 .scope module, "uut3" "PowerCase" 2 19, 3 64 0, S_000002e6a4cb2210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "Q3";
    .port_info 3 /OUTPUT 1 "Q2";
    .port_info 4 /OUTPUT 1 "Q1";
    .port_info 5 /OUTPUT 1 "Q0";
v000002e6a4d0c810_0 .net "I0", 0 0, v000002e6a4d0d320_0;  1 drivers
v000002e6a4d0cdb0_0 .net "I1", 0 0, v000002e6a4d0eae0_0;  1 drivers
v000002e6a4d0c950_0 .var "Q0", 0 0;
v000002e6a4d0c8b0_0 .var "Q1", 0 0;
v000002e6a4d0ca90_0 .var "Q2", 0 0;
v000002e6a4d0cb30_0 .var "Q3", 0 0;
v000002e6a4d0cd10_0 .net "temp", 1 0, L_000002e6a4d0d460;  1 drivers
E_000002e6a4cacb20 .event anyedge, v000002e6a4d0cd10_0;
L_000002e6a4d0d460 .concat [ 1 1 0 0], v000002e6a4d0d320_0, v000002e6a4d0eae0_0;
    .scope S_000002e6a4cb5d00;
T_0 ;
    %wait E_000002e6a4cacee0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0c770_0, 0, 1;
    %load/vec4 v000002e6a4d0c3b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0c6d0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0c6d0_0, 0, 1;
T_0.1 ;
    %load/vec4 v000002e6a4d0cbd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002e6a4d0c3b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0c9f0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0c9f0_0, 0, 1;
T_0.3 ;
    %load/vec4 v000002e6a4d0cbd0_0;
    %load/vec4 v000002e6a4d0c3b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0cc70_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0cc70_0, 0, 1;
T_0.5 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002e6a4cab780;
T_1 ;
    %wait E_000002e6a4cacb20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0c8b0_0, 0, 1;
    %load/vec4 v000002e6a4d0cd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %vpi_call 3 94 "$display", "error" {0 0 0};
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0c950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0ca90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0cb30_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0c950_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0c950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0ca90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0cb30_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0c950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0ca90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0cb30_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002e6a4cb2210;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0d140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0e360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0ecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0e7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0d320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0eae0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0d140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0e360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0ecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0e7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0d320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0eae0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0cef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0d140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0ec20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0e360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0ecc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0e7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e6a4d0d320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0eae0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0cef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0d140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0ec20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0e360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0ecc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0e7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0d320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e6a4d0eae0_0, 0, 1;
    %delay 100, 0;
    %end;
    .thread T_2;
    .scope S_000002e6a4cb2210;
T_3 ;
    %vpi_call 2 47 "$display", "Starting Testbench" {0 0 0};
    %delay 400, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002e6a4cb2210;
T_4 ;
    %vpi_call 2 53 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.sv";
    ".\design.sv";
