
# Sourcegraph Verilog/SystemVerilog Code Intel Doesn't Understand Enums <!-- Ticket Title  Hint: include keywords to make it searchable -->

- Zendesk Link: [#8812](https://sourcegraph.zendesk.com/agent/tickets/8812)
- Application engineer: Gabe Torres
- Customer: Two Sigma Investments <!-- Redact if this contains personally identifying information -->
- Date: June 7, 2022

<!-- Data populated from integration, speak to Ben Gordon or Michael Bali if not working -->
<!-- During Internal team trial, fill missing data manually (we are waiting for all data to sync) -->

## Technical Environment
- Version: ​3.40.1
- Deployment: Kubernetes
- External Services:
- Auth Providers:


## Links
<!-- Data for application engineer manual entry -->
- Slack Links:
- GitHub Issue Link:
- Doc Update Link:

## Summary
### Customer Question
We’ve run into an issue on Sourcegraph that we still see on 3.40.1.
Sourcegraph doesn’t seem able to perform code intelligence around enums for Verilog / SystemVerilog files

### Application Engineer Answer
This was fixed in 3.42.1.

### Relevant Docs Pages Used/Created
https://github.com/sourcegraph/customer/issues/1026

<!-- Once complete, upload a copy to https://github.com/sourcegraph/support-tools-internal/tree/main/resolved-tickets as a .md file -->
<!-- Name the file 8812.md -->
