/*
 * Generated by Bluespec Compiler (build 7d25cde)
 * 
 * On Sat Mar 23 16:47:21 EDT 2024
 * 
 */

/* Generation options: */
#ifndef __mktop_bsv_h__
#define __mktop_bsv_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mktop_bsv module */
class MOD_mktop_bsv : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_bram_memory;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_3;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterA_outDataCore;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_outData_deqCalled;
  MOD_Wire<tUInt32> INST_bram_serverAdapterA_outData_enqData;
  MOD_Wire<tUInt32> INST_bram_serverAdapterA_outData_outData;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_3;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterB_outDataCore;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_outData_deqCalled;
  MOD_Wire<tUInt32> INST_bram_serverAdapterB_outData_enqData;
  MOD_Wire<tUInt32> INST_bram_serverAdapterB_outData_outData;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_writeWithResp;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq;
  MOD_Reg<tUWide> INST_ireq;
  MOD_Fifo<tUWide> INST_mmioreq;
  MOD_Reg<tUInt64> INST_rv_core_dInst;
  MOD_CReg<tUWide> INST_rv_core_fromDmem_rv;
  MOD_CReg<tUWide> INST_rv_core_fromImem_rv;
  MOD_CReg<tUWide> INST_rv_core_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_rv_core_lfh;
  MOD_Reg<tUInt8> INST_rv_core_mem_business;
  MOD_Reg<tUInt32> INST_rv_core_pc;
  MOD_Reg<tUInt32> INST_rv_core_rf_0;
  MOD_Reg<tUInt32> INST_rv_core_rf_1;
  MOD_Reg<tUInt32> INST_rv_core_rf_10;
  MOD_Reg<tUInt32> INST_rv_core_rf_11;
  MOD_Reg<tUInt32> INST_rv_core_rf_12;
  MOD_Reg<tUInt32> INST_rv_core_rf_13;
  MOD_Reg<tUInt32> INST_rv_core_rf_14;
  MOD_Reg<tUInt32> INST_rv_core_rf_15;
  MOD_Reg<tUInt32> INST_rv_core_rf_16;
  MOD_Reg<tUInt32> INST_rv_core_rf_17;
  MOD_Reg<tUInt32> INST_rv_core_rf_18;
  MOD_Reg<tUInt32> INST_rv_core_rf_19;
  MOD_Reg<tUInt32> INST_rv_core_rf_2;
  MOD_Reg<tUInt32> INST_rv_core_rf_20;
  MOD_Reg<tUInt32> INST_rv_core_rf_21;
  MOD_Reg<tUInt32> INST_rv_core_rf_22;
  MOD_Reg<tUInt32> INST_rv_core_rf_23;
  MOD_Reg<tUInt32> INST_rv_core_rf_24;
  MOD_Reg<tUInt32> INST_rv_core_rf_25;
  MOD_Reg<tUInt32> INST_rv_core_rf_26;
  MOD_Reg<tUInt32> INST_rv_core_rf_27;
  MOD_Reg<tUInt32> INST_rv_core_rf_28;
  MOD_Reg<tUInt32> INST_rv_core_rf_29;
  MOD_Reg<tUInt32> INST_rv_core_rf_3;
  MOD_Reg<tUInt32> INST_rv_core_rf_30;
  MOD_Reg<tUInt32> INST_rv_core_rf_31;
  MOD_Reg<tUInt32> INST_rv_core_rf_4;
  MOD_Reg<tUInt32> INST_rv_core_rf_5;
  MOD_Reg<tUInt32> INST_rv_core_rf_6;
  MOD_Reg<tUInt32> INST_rv_core_rf_7;
  MOD_Reg<tUInt32> INST_rv_core_rf_8;
  MOD_Reg<tUInt32> INST_rv_core_rf_9;
  MOD_Reg<tUInt32> INST_rv_core_rv1;
  MOD_Reg<tUInt32> INST_rv_core_rv2;
  MOD_Reg<tUInt32> INST_rv_core_rvd;
  MOD_Reg<tUInt8> INST_rv_core_starting;
  MOD_Reg<tUInt8> INST_rv_core_state;
  MOD_CReg<tUWide> INST_rv_core_toDmem_rv;
  MOD_CReg<tUWide> INST_rv_core_toImem_rv;
  MOD_CReg<tUWide> INST_rv_core_toMMIO_rv;
  MOD_Reg<tUInt32> INST_status;
 
 /* Constructor */
 public:
  MOD_mktop_bsv(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_getStatus;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_getStatus;
  tUInt8 DEF_rv_core_mem_business_88_BIT_0___d597;
  tUInt8 DEF_rv_core_dInst_05_BIT_6___d406;
  tUInt32 DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451;
  tUWide DEF_rv_core_fromMMIO_rv_port1__read____d598;
  tUWide DEF_rv_core_fromMMIO_rv_port0__read____d781;
  tUWide DEF_rv_core_toMMIO_rv_port1__read____d761;
  tUWide DEF_rv_core_toMMIO_rv_port0__read____d457;
  tUWide DEF_rv_core_fromDmem_rv_port1__read____d600;
  tUWide DEF_rv_core_fromDmem_rv_port0__read____d752;
  tUWide DEF_rv_core_toDmem_rv_port1__read____d739;
  tUWide DEF_rv_core_toDmem_rv_port0__read____d460;
  tUWide DEF_rv_core_fromImem_rv_port1__read____d130;
  tUWide DEF_rv_core_fromImem_rv_port0__read____d730;
  tUWide DEF_rv_core_toImem_rv_port1__read____d717;
  tUWide DEF_rv_core_toImem_rv_port0__read____d119;
  tUInt64 DEF_rv_core_dInst___d405;
  tUInt32 DEF_rs1_val__h10940;
  tUInt8 DEF_rv_core_mem_business___d588;
  tUInt8 DEF_b__h2173;
  tUInt8 DEF_b__h927;
  tUInt8 DEF_bram_serverAdapterB_s1___d109;
  tUInt8 DEF_bram_serverAdapterA_s1___d50;
  tUInt8 DEF_bram_serverAdapterB_cnt_3_whas____d82;
  tUInt8 DEF_bram_serverAdapterB_cnt_2_whas____d80;
  tUInt8 DEF_bram_serverAdapterB_cnt_1_whas____d79;
  tUInt8 DEF_bram_serverAdapterA_cnt_3_whas____d23;
  tUInt8 DEF_bram_serverAdapterA_cnt_2_whas____d21;
  tUInt8 DEF_bram_serverAdapterA_cnt_1_whas____d20;
  tUInt32 DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450;
  tUInt32 DEF_x__h9677;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7___d421;
  tUInt8 DEF_rv_core_dInst_05_BITS_34_TO_32___d413;
  tUInt8 DEF_rv_core_mem_business_88_BITS_5_TO_3___d589;
  tUInt8 DEF_rv_core_dInst_05_BIT_36___d474;
  tUInt8 DEF_rv_core_dInst_05_BIT_35___d412;
  tUInt8 DEF_rv_core_dInst_05_BIT_31___d426;
  tUInt8 DEF_bram_serverAdapterB_s1_09_BIT_0___d110;
  tUInt8 DEF_bram_serverAdapterA_s1_0_BIT_0___d51;
  tUInt32 DEF_imm__h9534;
  tUInt8 DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415;
  tUInt8 DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419;
  tUInt8 DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425;
  tUInt8 DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434;
  tUInt8 DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433;
  tUInt8 DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424;
  tUInt8 DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418;
  tUInt8 DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414;
  tUInt8 DEF_rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_36_74___d475;
  tUInt32 DEF_x__h9954;
  tUInt32 DEF_x__h9793;
  tUInt32 DEF_x__h9724;
 
 /* Local definitions */
 private:
  tUWide DEF_mmioreq_first____d785;
  tUWide DEF_dreq___d757;
  tUWide DEF_ireq___d735;
  tUInt32 DEF_pc__h10942;
  tUInt32 DEF_x__h1813;
  tUInt32 DEF_x__h565;
  tUWide DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_0___d779;
  tUWide DEF_rv_core_toDmem_rv_port1__read__39_BITS_67_TO_0___d743;
  tUWide DEF_rv_core_toImem_rv_port1__read__17_BITS_67_TO_0___d721;
  tUInt32 DEF__read_inst__h9392;
  tUInt8 DEF_rv_core_dInst_05_BIT_39___d468;
  tUInt8 DEF_rv_core_dInst_05_BIT_38___d470;
  tUInt8 DEF_rv_core_dInst_05_BIT_37___d472;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68___d469;
  tUInt8 DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_35_12___d476;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_37_72___d473;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_38_70___d471;
  tUWide DEF__16_CONCAT_rv_core_pc_28_CONCAT_0___d129;
  tUWide DEF__1_CONCAT_mmioreq_first__85___d786;
  tUWide DEF__1_CONCAT_ireq_35_BITS_67_TO_32_36_CONCAT_bram__ETC___d738;
  tUWide DEF__1_CONCAT_dreq_57_BITS_67_TO_32_58_CONCAT_bram__ETC___d760;
  tUWide DEF__1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507;
  tUWide DEF__0_CONCAT_DONTCARE___d135;
 
 /* Rules */
 public:
  void RL_bram_serverAdapterA_outData_setFirstCore();
  void RL_bram_serverAdapterA_outData_setFirstEnq();
  void RL_bram_serverAdapterA_outData_enqOnly();
  void RL_bram_serverAdapterA_outData_deqOnly();
  void RL_bram_serverAdapterA_outData_enqAndDeq();
  void RL_bram_serverAdapterA_cnt_finalAdd();
  void RL_bram_serverAdapterA_s1__dreg_update();
  void RL_bram_serverAdapterA_stageReadResponseAlways();
  void RL_bram_serverAdapterA_moveToOutFIFO();
  void RL_bram_serverAdapterA_overRun();
  void RL_bram_serverAdapterB_outData_setFirstCore();
  void RL_bram_serverAdapterB_outData_setFirstEnq();
  void RL_bram_serverAdapterB_outData_enqOnly();
  void RL_bram_serverAdapterB_outData_deqOnly();
  void RL_bram_serverAdapterB_outData_enqAndDeq();
  void RL_bram_serverAdapterB_cnt_finalAdd();
  void RL_bram_serverAdapterB_s1__dreg_update();
  void RL_bram_serverAdapterB_stageReadResponseAlways();
  void RL_bram_serverAdapterB_moveToOutFIFO();
  void RL_bram_serverAdapterB_overRun();
  void RL_rv_core_fetch();
  void RL_rv_core_decode();
  void RL_rv_core_execute();
  void RL_rv_core_writeback();
  void RL_tic();
  void RL_requestI();
  void RL_responseI();
  void RL_requestD();
  void RL_responseD();
  void RL_requestMMIO();
  void RL_responseMMIO();
 
 /* Methods */
 public:
  tUInt32 METH_getStatus();
  tUInt8 METH_RDY_getStatus();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_bsv &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_bsv &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_bsv &backing);
};

#endif /* ifndef __mktop_bsv_h__ */
