\* Copyright (c) eBPF for Windows contributors
\* SPDX-License-Identifier: MIT

SPECIFICATION Spec

\* This model intentionally reflects the pre-fix hazard:
\* - readers capture per-CPU cached epoch (CPU0 may advance ahead)
\* - retirement stamps using a potentially stale per-CPU cached epoch
\*
\* TLC should find a counterexample that violates Safety.

CONSTANTS
  NCPUS = 2
  MaxEpoch = 4
  UsePublishedEpochForReader = FALSE
  UsePublishedEpochForRetire = FALSE

INVARIANT TypeOK
INVARIANT ReleaseNeverAhead
INVARIANT Safety
