<profile>

<section name = "Vivado HLS Report for 'StreamingConvolution_2'" level="0">
<item name = "Date">Tue Jul  7 16:26:29 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">CIFAR10</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 6.981, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">16396, 16396, 16396, 16396, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">16394, 16394, 5, 2, 1, 8196, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 832</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 42</column>
<column name="Memory">0, -, 384, 96</column>
<column name="Multiplexer">-, -, -, 303</column>
<column name="Register">-, -, 825, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="BlackBoxJam_mux_42_24_1_1_U13">BlackBoxJam_mux_42_24_1_1, 0, 0, 0, 21</column>
<column name="BlackBoxJam_mux_42_24_1_1_U14">BlackBoxJam_mux_42_24_1_1, 0, 0, 0, 21</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_0_0_V_U">StreamingConvolution_2_inputBuf_0_0_V, 0, 48, 12, 32, 24, 1, 768</column>
<column name="inputBuf_0_1_V_U">StreamingConvolution_2_inputBuf_0_0_V, 0, 48, 12, 32, 24, 1, 768</column>
<column name="inputBuf_1_0_V_U">StreamingConvolution_2_inputBuf_0_0_V, 0, 48, 12, 32, 24, 1, 768</column>
<column name="inputBuf_1_1_V_U">StreamingConvolution_2_inputBuf_0_0_V, 0, 48, 12, 32, 24, 1, 768</column>
<column name="inputBuf_2_0_V_U">StreamingConvolution_2_inputBuf_0_0_V, 0, 48, 12, 32, 24, 1, 768</column>
<column name="inputBuf_2_1_V_U">StreamingConvolution_2_inputBuf_0_0_V, 0, 48, 12, 32, 24, 1, 768</column>
<column name="inputBuf_3_0_V_U">StreamingConvolution_2_inputBuf_0_0_V, 0, 48, 12, 32, 24, 1, 768</column>
<column name="inputBuf_3_1_V_U">StreamingConvolution_2_inputBuf_0_0_V, 0, 48, 12, 32, 24, 1, 768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="counter_internal_blo_8_fu_689_p2">+, 0, 0, 39, 32, 1</column>
<column name="current_line_in_bloc_fu_586_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_440_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_449_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_455_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_s_fu_546_p2">+, 0, 0, 19, 14, 1</column>
<column name="inp_3_fu_742_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_x_6_fu_592_p2">+, 0, 0, 39, 1, 32</column>
<column name="k_y_6_fu_580_p2">+, 0, 0, 39, 1, 32</column>
<column name="ofm_x_4_fu_623_p2">+, 0, 0, 39, 32, 1</column>
<column name="ofm_y_4_fu_643_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp1_fu_757_p2">+, 0, 0, 5, 1, 2</column>
<column name="tmp_187_fu_763_p2">+, 0, 0, 5, 2, 2</column>
<column name="ap_block_state5_pp0_stage1_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_536">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_547">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_558">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_569">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_581">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_592">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_602">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_612">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_67">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_82">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter0_stage1">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state5_pp0_iter1_stage1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op101_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op111_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op129_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op148_load_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op169_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op198_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op199_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op200_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op201_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op207_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op220_store_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op222_store_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op224_store_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op226_store_state5">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_680_p2">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_490_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="grp_fu_501_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="icmp_fu_674_p2">icmp, 0, 0, 18, 27, 1</column>
<column name="tmp_184_fu_561_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="tmp_189_fu_598_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="tmp_191_fu_609_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="tmp_193_fu_629_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_194_fu_649_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_195_fu_658_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_202_fu_725_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="tmp_fu_540_p2">icmp, 0, 0, 13, 14, 14</column>
<column name="tmp_s_fu_552_p2">icmp, 0, 0, 18, 32, 7</column>
<column name="ap_block_pp0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="grp_fu_507_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_inp_1_fu_702_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_ofm_y_4_fu_709_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_s_fu_730_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_399_p4">9, 2, 14, 28</column>
<column name="counter_internal_blo_fu_114">9, 2, 32, 64</column>
<column name="current_block_write_1_fu_106">9, 2, 32, 64</column>
<column name="current_line_1_fu_110">9, 2, 32, 64</column>
<column name="i_reg_395">9, 2, 14, 28</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="inp_1_fu_94">15, 3, 32, 96</column>
<column name="inputBuf_0_0_V_address1">15, 3, 5, 15</column>
<column name="inputBuf_0_1_V_address1">15, 3, 5, 15</column>
<column name="inputBuf_1_0_V_address1">15, 3, 5, 15</column>
<column name="inputBuf_1_1_V_address1">15, 3, 5, 15</column>
<column name="inputBuf_2_0_V_address1">15, 3, 5, 15</column>
<column name="inputBuf_2_1_V_address1">15, 3, 5, 15</column>
<column name="inputBuf_3_0_V_address1">15, 3, 5, 15</column>
<column name="inputBuf_3_1_V_address1">15, 3, 5, 15</column>
<column name="k_x_1_fu_98">9, 2, 32, 64</column>
<column name="k_y_1_fu_90">9, 2, 32, 64</column>
<column name="ofm_x_1_fu_86">9, 2, 32, 64</column>
<column name="ofm_y_1_fu_82">9, 2, 32, 64</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_V_din">15, 3, 24, 72</column>
<column name="read_block_1_fu_102">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="counter_internal_blo_8_reg_945">32, 0, 32, 0</column>
<column name="counter_internal_blo_fu_114">32, 0, 32, 0</column>
<column name="current_block_write_1_fu_106">32, 0, 32, 0</column>
<column name="current_line_1_fu_110">32, 0, 32, 0</column>
<column name="current_line_in_bloc_reg_913">32, 0, 32, 0</column>
<column name="i_reg_395">14, 0, 14, 0</column>
<column name="i_s_reg_895">14, 0, 14, 0</column>
<column name="inp_1_fu_94">32, 0, 32, 0</column>
<column name="inputBuf_0_0_V_loa_reg_993">24, 0, 24, 0</column>
<column name="inputBuf_0_1_V_add_8_reg_1037">5, 0, 5, 0</column>
<column name="inputBuf_0_1_V_add_reg_1061">5, 0, 5, 0</column>
<column name="inputBuf_0_1_V_loa_reg_1081">24, 0, 24, 0</column>
<column name="inputBuf_1_0_V_loa_reg_998">24, 0, 24, 0</column>
<column name="inputBuf_1_1_V_add_8_reg_1042">5, 0, 5, 0</column>
<column name="inputBuf_1_1_V_add_reg_1066">5, 0, 5, 0</column>
<column name="inputBuf_1_1_V_loa_reg_1086">24, 0, 24, 0</column>
<column name="inputBuf_2_0_V_loa_reg_1003">24, 0, 24, 0</column>
<column name="inputBuf_2_1_V_add_8_reg_1047">5, 0, 5, 0</column>
<column name="inputBuf_2_1_V_add_reg_1071">5, 0, 5, 0</column>
<column name="inputBuf_2_1_V_loa_reg_1091">24, 0, 24, 0</column>
<column name="inputBuf_3_0_V_loa_reg_1008">24, 0, 24, 0</column>
<column name="inputBuf_3_1_V_add_8_reg_1052">5, 0, 5, 0</column>
<column name="inputBuf_3_1_V_add_reg_1076">5, 0, 5, 0</column>
<column name="inputBuf_3_1_V_loa_reg_1096">24, 0, 24, 0</column>
<column name="k_x_1_fu_98">32, 0, 32, 0</column>
<column name="k_y_1_fu_90">32, 0, 32, 0</column>
<column name="ofm_x_1_fu_86">32, 0, 32, 0</column>
<column name="ofm_y_1_fu_82">32, 0, 32, 0</column>
<column name="ofm_y_4_reg_930">32, 0, 32, 0</column>
<column name="or_cond_reg_941">1, 0, 1, 0</column>
<column name="or_cond_reg_941_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="read_block_1_fu_102">32, 0, 32, 0</column>
<column name="reg_466">32, 0, 32, 0</column>
<column name="reg_470">32, 0, 32, 0</column>
<column name="reg_474">24, 0, 24, 0</column>
<column name="reg_486">32, 0, 32, 0</column>
<column name="tmp_1372_reg_1057">2, 0, 2, 0</column>
<column name="tmp_1373_reg_908">2, 0, 2, 0</column>
<column name="tmp_1376_reg_1033">2, 0, 2, 0</column>
<column name="tmp_184_reg_904">1, 0, 1, 0</column>
<column name="tmp_184_reg_904_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_187_reg_987">2, 0, 2, 0</column>
<column name="tmp_188_reg_951">32, 0, 64, 32</column>
<column name="tmp_189_reg_918">1, 0, 1, 0</column>
<column name="tmp_190_reg_983">1, 0, 1, 0</column>
<column name="tmp_191_reg_922">1, 0, 1, 0</column>
<column name="tmp_193_reg_926">1, 0, 1, 0</column>
<column name="tmp_194_reg_935">1, 0, 1, 0</column>
<column name="tmp_199_reg_979">1, 0, 1, 0</column>
<column name="tmp_reg_891">1, 0, 1, 0</column>
<column name="tmp_s_reg_900">1, 0, 1, 0</column>
<column name="tmp_s_reg_900_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, StreamingConvolution.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, StreamingConvolution.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, StreamingConvolution.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, StreamingConvolution.2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, StreamingConvolution.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, StreamingConvolution.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, StreamingConvolution.2, return value</column>
<column name="in_V_V_dout">in, 24, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 24, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
