Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 18 16:42:15 2020
| Host         : DESKTOP-7PUGGAC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: ram/state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ram/state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ram/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.499      -23.640                     85                 1661        0.037        0.000                      0                 1661        3.750        0.000                       0                   791  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
CLK100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ          -0.499      -23.640                     85                 1661        0.037        0.000                      0                 1661        3.750        0.000                       0                   791  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           85  Failing Endpoints,  Worst Slack       -0.499ns,  Total Violation      -23.640ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 cpu0/pc_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instruction_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        10.441ns  (logic 2.388ns (22.871%)  route 8.053ns (77.129%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.551     4.468    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y21         FDPE                                         r  cpu0/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDPE (Prop_fdpe_C_Q)         0.518     4.986 r  cpu0/pc_reg[16]/Q
                         net (fo=15, routed)          0.314     5.300    cpu0/addr[16]
    SLICE_X39Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.424 r  cpu0/instruction[21]_i_344/O
                         net (fo=114, routed)         1.123     6.547    myrom/instruction[23]_i_205_0
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.148     6.695 r  myrom/instruction[26]_i_235/O
                         net (fo=134, routed)         2.346     9.041    myrom/instruction[26]_i_235_n_1
    SLICE_X53Y48         LUT5 (Prop_lut5_I1_O)        0.328     9.369 r  myrom/instruction[29]_i_174/O
                         net (fo=1, routed)           0.877    10.245    myrom/instruction[29]_i_174_n_1
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.369 r  myrom/instruction[29]_i_67/O
                         net (fo=1, routed)           1.155    11.525    myrom/instruction[29]_i_67_n_1
    SLICE_X52Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.649 r  myrom/instruction[29]_i_23/O
                         net (fo=1, routed)           0.000    11.649    myrom/instruction[29]_i_23_n_1
    SLICE_X52Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    11.858 r  myrom/instruction_reg[29]_i_9/O
                         net (fo=1, routed)           1.294    13.151    myrom/instruction_reg[29]_i_9_n_1
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.297    13.448 r  myrom/instruction[29]_i_4/O
                         net (fo=1, routed)           0.000    13.448    myrom/instruction[29]_i_4_n_1
    SLICE_X37Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    13.665 r  myrom/instruction_reg[29]_i_2/O
                         net (fo=1, routed)           0.945    14.610    cpu0/inst_rdata[27]
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.299    14.909 r  cpu0/instruction[29]_i_1/O
                         net (fo=1, routed)           0.000    14.909    cpu0/p_1_in[29]
    SLICE_X30Y36         FDCE                                         r  cpu0/instruction_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.440    14.208    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y36         FDCE                                         r  cpu0/instruction_reg[29]/C
                         clock pessimism              0.158    14.365    
                         clock uncertainty           -0.035    14.330    
    SLICE_X30Y36         FDCE (Setup_fdce_C_D)        0.081    14.411    cpu0/instruction_reg[29]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -14.909    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.495ns  (required time - arrival time)
  Source:                 cpu0/pc_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instruction_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        10.295ns  (logic 2.587ns (25.128%)  route 7.708ns (74.872%))
  Logic Levels:           12  (LUT2=4 LUT3=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.551     4.468    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y21         FDPE                                         r  cpu0/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDPE (Prop_fdpe_C_Q)         0.518     4.986 r  cpu0/pc_reg[16]/Q
                         net (fo=15, routed)          0.314     5.300    cpu0/addr[16]
    SLICE_X39Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.424 r  cpu0/instruction[21]_i_344/O
                         net (fo=114, routed)         0.252     5.676    myrom/instruction[23]_i_205_0
    SLICE_X39Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.800 r  myrom/instruction[0]_i_18/O
                         net (fo=108, routed)         0.601     6.401    myrom/instruction[0]_i_18_n_1
    SLICE_X39Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.525 r  myrom/instruction[31]_i_186/O
                         net (fo=144, routed)         0.596     7.120    myrom/instruction[31]_i_186_n_1
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.244 r  myrom/instruction[23]_i_222/O
                         net (fo=107, routed)         1.546     8.790    myrom/instruction[23]_i_222_n_1
    SLICE_X29Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.914 r  myrom/instruction[4]_i_337/O
                         net (fo=1, routed)           0.000     8.914    myrom/instruction[4]_i_337_n_1
    SLICE_X29Y3          MUXF7 (Prop_muxf7_I1_O)      0.245     9.159 r  myrom/instruction_reg[4]_i_263/O
                         net (fo=1, routed)           0.641     9.800    myrom/instruction_reg[4]_i_263_n_1
    SLICE_X29Y4          LUT3 (Prop_lut3_I2_O)        0.298    10.098 r  myrom/instruction[4]_i_129/O
                         net (fo=1, routed)           1.049    11.147    myrom/instruction[4]_i_129_n_1
    SLICE_X9Y5           LUT6 (Prop_lut6_I1_O)        0.124    11.271 r  myrom/instruction[4]_i_38/O
                         net (fo=1, routed)           0.000    11.271    myrom/instruction[4]_i_38_n_1
    SLICE_X9Y5           MUXF7 (Prop_muxf7_I0_O)      0.238    11.509 r  myrom/instruction_reg[4]_i_13/O
                         net (fo=1, routed)           0.000    11.509    myrom/instruction_reg[4]_i_13_n_1
    SLICE_X9Y5           MUXF8 (Prop_muxf8_I0_O)      0.104    11.613 r  myrom/instruction_reg[4]_i_5/O
                         net (fo=1, routed)           1.794    13.407    myrom/instruction_reg[4]_i_5_n_1
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.316    13.723 r  myrom/instruction[4]_i_2/O
                         net (fo=1, routed)           0.426    14.149    cpu0/inst_rdata[2]
    SLICE_X28Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.273 r  cpu0/instruction[4]_i_1/O
                         net (fo=1, routed)           0.490    14.764    cpu0/p_1_in[4]
    SLICE_X31Y32         FDCE                                         r  cpu0/instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.437    14.205    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y32         FDCE                                         r  cpu0/instruction_reg[4]/C
                         clock pessimism              0.158    14.362    
                         clock uncertainty           -0.035    14.327    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)       -0.058    14.269    cpu0/instruction_reg[4]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -14.764    
  -------------------------------------------------------------------
                         slack                                 -0.495    

Slack (VIOLATED) :        -0.473ns  (required time - arrival time)
  Source:                 cpu0/pc_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instruction_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        10.356ns  (logic 2.137ns (20.636%)  route 8.219ns (79.364%))
  Logic Levels:           11  (LUT2=4 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 14.198 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.551     4.468    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y21         FDPE                                         r  cpu0/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDPE (Prop_fdpe_C_Q)         0.518     4.986 r  cpu0/pc_reg[16]/Q
                         net (fo=15, routed)          0.314     5.300    cpu0/addr[16]
    SLICE_X39Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.424 r  cpu0/instruction[21]_i_344/O
                         net (fo=114, routed)         0.252     5.676    myrom/instruction[23]_i_205_0
    SLICE_X39Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.800 r  myrom/instruction[0]_i_18/O
                         net (fo=108, routed)         0.601     6.401    myrom/instruction[0]_i_18_n_1
    SLICE_X39Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.525 r  myrom/instruction[31]_i_186/O
                         net (fo=144, routed)         1.048     7.573    myrom/instruction[31]_i_186_n_1
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.697 r  myrom/instruction[11]_i_137/O
                         net (fo=168, routed)         2.568    10.265    myrom/instruction[11]_i_137_n_1
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124    10.389 r  myrom/instruction[17]_i_318/O
                         net (fo=1, routed)           0.000    10.389    myrom/instruction[17]_i_318_n_1
    SLICE_X62Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    10.606 r  myrom/instruction_reg[17]_i_174/O
                         net (fo=1, routed)           0.000    10.606    myrom/instruction_reg[17]_i_174_n_1
    SLICE_X62Y11         MUXF8 (Prop_muxf8_I1_O)      0.094    10.700 r  myrom/instruction_reg[17]_i_58/O
                         net (fo=1, routed)           0.790    11.490    myrom/instruction_reg[17]_i_58_n_1
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.316    11.806 r  myrom/instruction[17]_i_18/O
                         net (fo=1, routed)           0.551    12.357    myrom/instruction[17]_i_18_n_1
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.481 r  myrom/instruction[17]_i_5/O
                         net (fo=1, routed)           0.985    13.466    myrom/instruction[17]_i_5_n_1
    SLICE_X47Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.590 r  myrom/instruction[17]_i_2/O
                         net (fo=1, routed)           1.111    14.700    cpu0/inst_rdata[15]
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    14.824 r  cpu0/instruction[17]_i_1/O
                         net (fo=1, routed)           0.000    14.824    cpu0/p_1_in[17]
    SLICE_X32Y23         FDCE                                         r  cpu0/instruction_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.430    14.198    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y23         FDCE                                         r  cpu0/instruction_reg[17]/C
                         clock pessimism              0.158    14.355    
                         clock uncertainty           -0.035    14.320    
    SLICE_X32Y23         FDCE (Setup_fdce_C_D)        0.031    14.351    cpu0/instruction_reg[17]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 cpu0/pc_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instruction_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        10.363ns  (logic 2.150ns (20.747%)  route 8.213ns (79.253%))
  Logic Levels:           11  (LUT2=4 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.551     4.468    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y21         FDPE                                         r  cpu0/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDPE (Prop_fdpe_C_Q)         0.518     4.986 r  cpu0/pc_reg[16]/Q
                         net (fo=15, routed)          0.314     5.300    cpu0/addr[16]
    SLICE_X39Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.424 r  cpu0/instruction[21]_i_344/O
                         net (fo=114, routed)         0.252     5.676    myrom/instruction[23]_i_205_0
    SLICE_X39Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.800 r  myrom/instruction[0]_i_18/O
                         net (fo=108, routed)         0.446     6.246    myrom/instruction[0]_i_18_n_1
    SLICE_X39Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.370 r  myrom/instruction[26]_i_275/O
                         net (fo=140, routed)         1.037     7.407    myrom/instruction[26]_i_275_n_1
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.531 r  myrom/instruction[23]_i_261/O
                         net (fo=42, routed)          1.335     8.865    myrom/instruction[23]_i_261_n_1
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.989 r  myrom/instruction[10]_i_339/O
                         net (fo=1, routed)           0.000     8.989    myrom/instruction[10]_i_339_n_1
    SLICE_X47Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     9.206 r  myrom/instruction_reg[10]_i_185/O
                         net (fo=1, routed)           0.578     9.784    myrom/instruction_reg[10]_i_185_n_1
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.299    10.083 r  myrom/instruction[10]_i_57/O
                         net (fo=1, routed)           1.111    11.195    myrom/instruction[10]_i_57_n_1
    SLICE_X52Y5          LUT6 (Prop_lut6_I5_O)        0.124    11.319 r  myrom/instruction[10]_i_19/O
                         net (fo=1, routed)           0.864    12.183    myrom/instruction[10]_i_19_n_1
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.307 r  myrom/instruction[10]_i_6/O
                         net (fo=1, routed)           1.304    13.611    myrom/instruction[10]_i_6_n_1
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124    13.735 r  myrom/instruction[10]_i_2/O
                         net (fo=1, routed)           0.973    14.707    cpu0/inst_rdata[8]
    SLICE_X33Y36         LUT2 (Prop_lut2_I0_O)        0.124    14.831 r  cpu0/instruction[10]_i_1/O
                         net (fo=1, routed)           0.000    14.831    cpu0/p_1_in[10]
    SLICE_X33Y36         FDCE                                         r  cpu0/instruction_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.440    14.208    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  cpu0/instruction_reg[10]/C
                         clock pessimism              0.158    14.365    
                         clock uncertainty           -0.035    14.330    
    SLICE_X33Y36         FDCE (Setup_fdce_C_D)        0.029    14.359    cpu0/instruction_reg[10]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 cpu0/pc_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instruction_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        10.040ns  (logic 2.263ns (22.541%)  route 7.777ns (77.459%))
  Logic Levels:           10  (LUT2=4 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.551     4.468    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y21         FDPE                                         r  cpu0/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDPE (Prop_fdpe_C_Q)         0.518     4.986 r  cpu0/pc_reg[16]/Q
                         net (fo=15, routed)          0.314     5.300    cpu0/addr[16]
    SLICE_X39Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.424 r  cpu0/instruction[21]_i_344/O
                         net (fo=114, routed)         0.252     5.676    myrom/instruction[23]_i_205_0
    SLICE_X39Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.800 r  myrom/instruction[0]_i_18/O
                         net (fo=108, routed)         1.213     7.013    myrom/instruction[0]_i_18_n_1
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.117     7.130 r  myrom/instruction[31]_i_257/O
                         net (fo=77, routed)          1.797     8.927    myrom/instruction[31]_i_257_n_1
    SLICE_X63Y27         LUT5 (Prop_lut5_I2_O)        0.348     9.275 r  myrom/instruction[14]_i_112/O
                         net (fo=1, routed)           0.263     9.538    myrom/instruction[14]_i_112_n_1
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.662 r  myrom/instruction[14]_i_40/O
                         net (fo=1, routed)           1.053    10.715    myrom/instruction[14]_i_40_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.839 r  myrom/instruction[14]_i_16/O
                         net (fo=1, routed)           0.727    11.566    myrom/instruction[14]_i_16_n_1
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.690 r  myrom/instruction[14]_i_5/O
                         net (fo=1, routed)           0.918    12.607    myrom/instruction[14]_i_5_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.731 r  myrom/instruction[14]_i_3/O
                         net (fo=1, routed)           0.000    12.731    myrom/instruction[14]_i_3_n_1
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I0_O)      0.212    12.943 r  myrom/instruction_reg[14]_i_2/O
                         net (fo=1, routed)           0.767    13.710    cpu0/inst_rdata[12]
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.324    14.034 r  cpu0/instruction[14]_i_1/O
                         net (fo=1, routed)           0.474    14.508    cpu0/p_1_in[14]
    SLICE_X32Y36         FDCE                                         r  cpu0/instruction_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.440    14.208    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y36         FDCE                                         r  cpu0/instruction_reg[14]/C
                         clock pessimism              0.158    14.365    
                         clock uncertainty           -0.035    14.330    
    SLICE_X32Y36         FDCE (Setup_fdce_C_D)       -0.289    14.041    cpu0/instruction_reg[14]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                         -14.508    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 cpu0/instruction_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/result_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 3.137ns (31.048%)  route 6.967ns (68.952%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.560     4.477    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y32         FDCE                                         r  cpu0/instruction_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.419     4.896 r  cpu0/instruction_reg[27]/Q
                         net (fo=15, routed)          0.817     5.713    cpu0/funct7[2]
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.297     6.010 r  cpu0/i_addr[7]_i_4/O
                         net (fo=1, routed)           0.000     6.010    cpu0/i_addr[7]_i_4_n_1
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.411 r  cpu0/i_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.411    cpu0/i_addr_reg[7]_i_2_n_1
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  cpu0/i_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.525    cpu0/i_addr_reg[11]_i_2_n_1
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  cpu0/i_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.639    cpu0/i_addr_reg[15]_i_2_n_1
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  cpu0/charToBeSent_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.753    cpu0/charToBeSent_reg[7]_i_23_n_1
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  cpu0/charToBeSent_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.867    cpu0/charToBeSent_reg[7]_i_21_n_1
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.180 f  cpu0/charToBeSent_reg[7]_i_26/O[3]
                         net (fo=4, routed)           0.853     8.034    cpu0/charToBeSent_reg[7]_i_26_n_5
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.306     8.340 f  cpu0/charToBeSent[7]_i_17/O
                         net (fo=7, routed)           1.024     9.364    cpu0/mem_addr[27]
    SLICE_X29Y37         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  cpu0/counter[0]_i_11/O
                         net (fo=2, routed)           0.683    10.171    cpu0/counter[0]_i_11_n_1
    SLICE_X29Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.295 r  cpu0/result_r[31]_i_35/O
                         net (fo=85, routed)          0.943    11.238    i_timebase/i_address_valid_3
    SLICE_X31Y45         LUT2 (Prop_lut2_I1_O)        0.117    11.355 r  i_timebase/result_r[31]_i_36/O
                         net (fo=1, routed)           0.761    12.116    cpu0/i_mem_wack_3
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.332    12.448 r  cpu0/result_r[31]_i_15_comp/O
                         net (fo=1, routed)           0.639    13.088    cpu0/result_r[31]_i_15_n_1
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  cpu0/result_r[31]_i_5/O
                         net (fo=3, routed)           0.317    13.529    cpu0/result_r[31]_i_5_n_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.653 r  cpu0/result_r[31]_i_1/O
                         net (fo=34, routed)          0.928    14.581    cpu0/result_r0
    SLICE_X29Y50         FDCE                                         r  cpu0/result_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.438    14.205    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  cpu0/result_r_reg[0]/C
                         clock pessimism              0.150    14.355    
                         clock uncertainty           -0.035    14.319    
    SLICE_X29Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.114    cpu0/result_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.114    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 cpu0/instruction_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/result_r_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 3.137ns (31.048%)  route 6.967ns (68.952%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.560     4.477    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y32         FDCE                                         r  cpu0/instruction_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.419     4.896 r  cpu0/instruction_reg[27]/Q
                         net (fo=15, routed)          0.817     5.713    cpu0/funct7[2]
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.297     6.010 r  cpu0/i_addr[7]_i_4/O
                         net (fo=1, routed)           0.000     6.010    cpu0/i_addr[7]_i_4_n_1
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.411 r  cpu0/i_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.411    cpu0/i_addr_reg[7]_i_2_n_1
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  cpu0/i_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.525    cpu0/i_addr_reg[11]_i_2_n_1
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  cpu0/i_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.639    cpu0/i_addr_reg[15]_i_2_n_1
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  cpu0/charToBeSent_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.753    cpu0/charToBeSent_reg[7]_i_23_n_1
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  cpu0/charToBeSent_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.867    cpu0/charToBeSent_reg[7]_i_21_n_1
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.180 f  cpu0/charToBeSent_reg[7]_i_26/O[3]
                         net (fo=4, routed)           0.853     8.034    cpu0/charToBeSent_reg[7]_i_26_n_5
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.306     8.340 f  cpu0/charToBeSent[7]_i_17/O
                         net (fo=7, routed)           1.024     9.364    cpu0/mem_addr[27]
    SLICE_X29Y37         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  cpu0/counter[0]_i_11/O
                         net (fo=2, routed)           0.683    10.171    cpu0/counter[0]_i_11_n_1
    SLICE_X29Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.295 r  cpu0/result_r[31]_i_35/O
                         net (fo=85, routed)          0.943    11.238    i_timebase/i_address_valid_3
    SLICE_X31Y45         LUT2 (Prop_lut2_I1_O)        0.117    11.355 r  i_timebase/result_r[31]_i_36/O
                         net (fo=1, routed)           0.761    12.116    cpu0/i_mem_wack_3
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.332    12.448 r  cpu0/result_r[31]_i_15_comp/O
                         net (fo=1, routed)           0.639    13.088    cpu0/result_r[31]_i_15_n_1
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  cpu0/result_r[31]_i_5/O
                         net (fo=3, routed)           0.317    13.529    cpu0/result_r[31]_i_5_n_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.653 r  cpu0/result_r[31]_i_1/O
                         net (fo=34, routed)          0.928    14.581    cpu0/result_r0
    SLICE_X29Y50         FDCE                                         r  cpu0/result_r_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.438    14.205    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  cpu0/result_r_reg[26]/C
                         clock pessimism              0.150    14.355    
                         clock uncertainty           -0.035    14.319    
    SLICE_X29Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.114    cpu0/result_r_reg[26]
  -------------------------------------------------------------------
                         required time                         14.114    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 cpu0/instruction_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/result_r_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 3.137ns (31.057%)  route 6.964ns (68.943%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.560     4.477    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y32         FDCE                                         r  cpu0/instruction_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.419     4.896 r  cpu0/instruction_reg[27]/Q
                         net (fo=15, routed)          0.817     5.713    cpu0/funct7[2]
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.297     6.010 r  cpu0/i_addr[7]_i_4/O
                         net (fo=1, routed)           0.000     6.010    cpu0/i_addr[7]_i_4_n_1
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.411 r  cpu0/i_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.411    cpu0/i_addr_reg[7]_i_2_n_1
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  cpu0/i_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.525    cpu0/i_addr_reg[11]_i_2_n_1
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  cpu0/i_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.639    cpu0/i_addr_reg[15]_i_2_n_1
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  cpu0/charToBeSent_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.753    cpu0/charToBeSent_reg[7]_i_23_n_1
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  cpu0/charToBeSent_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.867    cpu0/charToBeSent_reg[7]_i_21_n_1
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.180 f  cpu0/charToBeSent_reg[7]_i_26/O[3]
                         net (fo=4, routed)           0.853     8.034    cpu0/charToBeSent_reg[7]_i_26_n_5
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.306     8.340 f  cpu0/charToBeSent[7]_i_17/O
                         net (fo=7, routed)           1.024     9.364    cpu0/mem_addr[27]
    SLICE_X29Y37         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  cpu0/counter[0]_i_11/O
                         net (fo=2, routed)           0.683    10.171    cpu0/counter[0]_i_11_n_1
    SLICE_X29Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.295 r  cpu0/result_r[31]_i_35/O
                         net (fo=85, routed)          0.943    11.238    i_timebase/i_address_valid_3
    SLICE_X31Y45         LUT2 (Prop_lut2_I1_O)        0.117    11.355 r  i_timebase/result_r[31]_i_36/O
                         net (fo=1, routed)           0.761    12.116    cpu0/i_mem_wack_3
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.332    12.448 r  cpu0/result_r[31]_i_15_comp/O
                         net (fo=1, routed)           0.639    13.088    cpu0/result_r[31]_i_15_n_1
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  cpu0/result_r[31]_i_5/O
                         net (fo=3, routed)           0.317    13.529    cpu0/result_r[31]_i_5_n_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.653 r  cpu0/result_r[31]_i_1/O
                         net (fo=34, routed)          0.925    14.578    cpu0/result_r0
    SLICE_X29Y51         FDCE                                         r  cpu0/result_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.438    14.205    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  cpu0/result_r_reg[24]/C
                         clock pessimism              0.150    14.355    
                         clock uncertainty           -0.035    14.319    
    SLICE_X29Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.114    cpu0/result_r_reg[24]
  -------------------------------------------------------------------
                         required time                         14.114    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.458ns  (required time - arrival time)
  Source:                 cpu0/pc_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instruction_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        10.401ns  (logic 2.274ns (21.863%)  route 8.127ns (78.137%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.551     4.468    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y21         FDPE                                         r  cpu0/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDPE (Prop_fdpe_C_Q)         0.518     4.986 r  cpu0/pc_reg[16]/Q
                         net (fo=15, routed)          0.314     5.300    cpu0/addr[16]
    SLICE_X39Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.424 r  cpu0/instruction[21]_i_344/O
                         net (fo=114, routed)         0.560     5.984    myrom/instruction[23]_i_205_0
    SLICE_X38Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.108 r  myrom/instruction[0]_i_19/O
                         net (fo=125, routed)         1.020     7.129    myrom/instruction[0]_i_19_n_1
    SLICE_X38Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.253 r  myrom/instruction[26]_i_270/O
                         net (fo=117, routed)         2.304     9.556    myrom/instruction[26]_i_270_n_1
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.150     9.706 r  myrom/instruction[11]_i_222/O
                         net (fo=1, routed)           0.947    10.653    myrom/instruction[11]_i_222_n_1
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.981 r  myrom/instruction[11]_i_101/O
                         net (fo=1, routed)           0.571    11.552    myrom/instruction[11]_i_101_n_1
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.676 r  myrom/instruction[11]_i_35/O
                         net (fo=1, routed)           0.000    11.676    myrom/instruction[11]_i_35_n_1
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    11.917 r  myrom/instruction_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    11.917    myrom/instruction_reg[11]_i_11_n_1
    SLICE_X60Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    12.015 r  myrom/instruction_reg[11]_i_4/O
                         net (fo=1, routed)           1.526    13.540    myrom/instruction_reg[11]_i_4_n_1
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.319    13.859 r  myrom/instruction[11]_i_2/O
                         net (fo=1, routed)           0.886    14.745    cpu0/inst_rdata[9]
    SLICE_X14Y33         LUT2 (Prop_lut2_I0_O)        0.124    14.869 r  cpu0/instruction[11]_i_1/O
                         net (fo=1, routed)           0.000    14.869    cpu0/p_1_in[11]
    SLICE_X14Y33         FDCE                                         r  cpu0/instruction_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.443    14.211    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y33         FDCE                                         r  cpu0/instruction_reg[11]/C
                         clock pessimism              0.158    14.368    
                         clock uncertainty           -0.035    14.333    
    SLICE_X14Y33         FDCE (Setup_fdce_C_D)        0.079    14.412    cpu0/instruction_reg[11]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                 -0.458    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 cpu0/pc_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/instruction_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        10.381ns  (logic 2.441ns (23.514%)  route 7.940ns (76.486%))
  Logic Levels:           11  (LUT2=5 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.551     4.468    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y21         FDPE                                         r  cpu0/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDPE (Prop_fdpe_C_Q)         0.518     4.986 r  cpu0/pc_reg[16]/Q
                         net (fo=15, routed)          0.314     5.300    cpu0/addr[16]
    SLICE_X39Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.424 r  cpu0/instruction[21]_i_344/O
                         net (fo=114, routed)         0.252     5.676    myrom/instruction[23]_i_205_0
    SLICE_X39Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.800 r  myrom/instruction[0]_i_18/O
                         net (fo=108, routed)         0.601     6.401    myrom/instruction[0]_i_18_n_1
    SLICE_X39Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.525 r  myrom/instruction[31]_i_186/O
                         net (fo=144, routed)         0.832     7.357    myrom/instruction[31]_i_186_n_1
    SLICE_X39Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.481 r  myrom/instruction[26]_i_293/O
                         net (fo=104, routed)         2.130     9.611    myrom/instruction[26]_i_293_n_1
    SLICE_X62Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.735 r  myrom/instruction[19]_i_202/O
                         net (fo=1, routed)           0.000     9.735    myrom/instruction[19]_i_202_n_1
    SLICE_X62Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     9.952 r  myrom/instruction_reg[19]_i_75/O
                         net (fo=1, routed)           0.652    10.604    myrom/instruction_reg[19]_i_75_n_1
    SLICE_X61Y42         LUT6 (Prop_lut6_I1_O)        0.299    10.903 r  myrom/instruction[19]_i_24/O
                         net (fo=1, routed)           1.457    12.361    myrom/instruction[19]_i_24_n_1
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.485 r  myrom/instruction[19]_i_9/O
                         net (fo=1, routed)           0.753    13.237    myrom/instruction[19]_i_9_n_1
    SLICE_X34Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.361 r  myrom/instruction[19]_i_4/O
                         net (fo=1, routed)           0.000    13.361    myrom/instruction[19]_i_4_n_1
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    13.575 r  myrom/instruction_reg[19]_i_2/O
                         net (fo=1, routed)           0.949    14.525    cpu0/inst_rdata[17]
    SLICE_X33Y36         LUT2 (Prop_lut2_I0_O)        0.325    14.850 r  cpu0/instruction[19]_i_1/O
                         net (fo=1, routed)           0.000    14.850    cpu0/p_1_in[19]
    SLICE_X33Y36         FDCE                                         r  cpu0/instruction_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.440    14.208    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  cpu0/instruction_reg[19]/C
                         clock pessimism              0.158    14.365    
                         clock uncertainty           -0.035    14.330    
    SLICE_X33Y36         FDCE (Setup_fdce_C_D)        0.075    14.405    cpu0/instruction_reg[19]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -14.850    
  -------------------------------------------------------------------
                         slack                                 -0.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 regfile/data_in_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/registers_reg_r8_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.563     1.539    regfile/CLK
    SLICE_X31Y46         FDCE                                         r  regfile/data_in_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  regfile/data_in_r_reg[12]/Q
                         net (fo=1, routed)           0.056     1.736    regfile/registers_reg_r8_0_31_12_17/DIA0
    SLICE_X30Y46         RAMD32                                       r  regfile/registers_reg_r8_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.832     1.895    regfile/registers_reg_r8_0_31_12_17/WCLK
    SLICE_X30Y46         RAMD32                                       r  regfile/registers_reg_r8_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.343     1.552    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.699    regfile/registers_reg_r8_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 regfile/data_in_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/registers_reg_r8_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.978%)  route 0.299ns (70.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.562     1.538    regfile/CLK
    SLICE_X32Y51         FDCE                                         r  regfile/data_in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDCE (Prop_fdce_C_Q)         0.128     1.666 r  regfile/data_in_r_reg[3]/Q
                         net (fo=1, routed)           0.299     1.965    regfile/registers_reg_r8_0_31_0_5/DIB1
    SLICE_X34Y45         RAMD32                                       r  regfile/registers_reg_r8_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.831     1.894    regfile/registers_reg_r8_0_31_0_5/WCLK
    SLICE_X34Y45         RAMD32                                       r  regfile/registers_reg_r8_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.087     1.807    
    SLICE_X34Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     1.877    regfile/registers_reg_r8_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 regfile/data_in_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/registers_reg_r8_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.563     1.539    regfile/CLK
    SLICE_X35Y48         FDCE                                         r  regfile/data_in_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  regfile/data_in_r_reg[24]/Q
                         net (fo=1, routed)           0.115     1.795    regfile/registers_reg_r8_0_31_24_29/DIA0
    SLICE_X34Y47         RAMD32                                       r  regfile/registers_reg_r8_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.832     1.895    regfile/registers_reg_r8_0_31_24_29/WCLK
    SLICE_X34Y47         RAMD32                                       r  regfile/registers_reg_r8_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.340     1.555    
    SLICE_X34Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.702    regfile/registers_reg_r8_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 regfile/data_in_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/registers_reg_r8_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.563     1.539    regfile/CLK
    SLICE_X32Y46         FDCE                                         r  regfile/data_in_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  regfile/data_in_r_reg[15]/Q
                         net (fo=1, routed)           0.105     1.785    regfile/registers_reg_r8_0_31_12_17/DIB1
    SLICE_X30Y46         RAMD32                                       r  regfile/registers_reg_r8_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.832     1.895    regfile/registers_reg_r8_0_31_12_17/WCLK
    SLICE_X30Y46         RAMD32                                       r  regfile/registers_reg_r8_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.340     1.555    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.679    regfile/registers_reg_r8_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cpu0/result_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/data_in_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.698%)  route 0.283ns (60.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.562     1.538    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y51         FDCE                                         r  cpu0/result_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  cpu0/result_r_reg[8]/Q
                         net (fo=3, routed)           0.283     1.962    regfile/data_in_r_reg[31]_1[8]
    SLICE_X31Y46         LUT4 (Prop_lut4_I2_O)        0.045     2.007 r  regfile/data_in_r[8]_i_1/O
                         net (fo=1, routed)           0.000     2.007    regfile/data_in[8]
    SLICE_X31Y46         FDCE                                         r  regfile/data_in_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.832     1.895    regfile/CLK
    SLICE_X31Y46         FDCE                                         r  regfile/data_in_r_reg[8]/C
                         clock pessimism             -0.087     1.808    
    SLICE_X31Y46         FDCE (Hold_fdce_C_D)         0.092     1.900    regfile/data_in_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 regfile/data_in_r_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/registers_reg_r8_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.564     1.540    regfile/CLK
    SLICE_X30Y48         FDCE                                         r  regfile/data_in_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  regfile/data_in_r_reg[20]/Q
                         net (fo=1, routed)           0.110     1.814    regfile/registers_reg_r8_0_31_18_23/DIB0
    SLICE_X30Y47         RAMD32                                       r  regfile/registers_reg_r8_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.833     1.896    regfile/registers_reg_r8_0_31_18_23/WCLK
    SLICE_X30Y47         RAMD32                                       r  regfile/registers_reg_r8_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.340     1.556    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.702    regfile/registers_reg_r8_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 regfile/data_in_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/registers_reg_r8_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.564     1.540    regfile/CLK
    SLICE_X31Y47         FDCE                                         r  regfile/data_in_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  regfile/data_in_r_reg[13]/Q
                         net (fo=1, routed)           0.110     1.791    regfile/registers_reg_r8_0_31_12_17/DIA1
    SLICE_X30Y46         RAMD32                                       r  regfile/registers_reg_r8_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.832     1.895    regfile/registers_reg_r8_0_31_12_17/WCLK
    SLICE_X30Y46         RAMD32                                       r  regfile/registers_reg_r8_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.340     1.555    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.675    regfile/registers_reg_r8_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cpu0/result_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/data_in_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.796%)  route 0.293ns (61.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.562     1.538    cpu0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  cpu0/result_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  cpu0/result_r_reg[1]/Q
                         net (fo=3, routed)           0.293     1.973    regfile/data_in_r_reg[31]_1[1]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.045     2.018 r  regfile/data_in_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.018    regfile/data_in[1]
    SLICE_X31Y47         FDCE                                         r  regfile/data_in_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.833     1.896    regfile/CLK
    SLICE_X31Y47         FDCE                                         r  regfile/data_in_r_reg[1]/C
                         clock pessimism             -0.087     1.809    
    SLICE_X31Y47         FDCE (Hold_fdce_C_D)         0.092     1.901    regfile/data_in_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 regfile/data_in_r_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/registers_reg_r8_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.563     1.539    regfile/CLK
    SLICE_X35Y47         FDCE                                         r  regfile/data_in_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  regfile/data_in_r_reg[25]/Q
                         net (fo=1, routed)           0.116     1.796    regfile/registers_reg_r8_0_31_24_29/DIA1
    SLICE_X34Y47         RAMD32                                       r  regfile/registers_reg_r8_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.832     1.895    regfile/registers_reg_r8_0_31_24_29/WCLK
    SLICE_X34Y47         RAMD32                                       r  regfile/registers_reg_r8_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.343     1.552    
    SLICE_X34Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.672    regfile/registers_reg_r8_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 regfile/data_in_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/registers_reg_r8_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.390%)  route 0.177ns (55.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.564     1.540    regfile/CLK
    SLICE_X32Y48         FDCE                                         r  regfile/data_in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  regfile/data_in_r_reg[0]/Q
                         net (fo=1, routed)           0.177     1.858    regfile/registers_reg_r8_0_31_0_5/DIA0
    SLICE_X34Y45         RAMD32                                       r  regfile/registers_reg_r8_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.831     1.894    regfile/registers_reg_r8_0_31_0_5/WCLK
    SLICE_X34Y45         RAMD32                                       r  regfile/registers_reg_r8_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.321     1.573    
    SLICE_X34Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.720    regfile/registers_reg_r8_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y8   ram/memory_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y2   ram/memory_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y3   ram/memory_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y11  ram/memory_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y1   ram/memory_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y4   ram/memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y10  ram/memory_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y0   ram/memory_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y7   ram/memory_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y1   ram/memory_reg_1_5/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46  regfile/registers_reg_r8_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46  regfile/registers_reg_r8_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  regfile/registers_reg_r8_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46  regfile/registers_reg_r8_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46  regfile/registers_reg_r8_0_31_12_17/RAMA_D1/CLK



