INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/matrix_3r3c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_3r3c
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/sobel_new.srcs/sobel_algo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_algo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.ip_user_files/bd/sobel_top/ip/sobel_top_rgb2gray_0_0/sim/sobel_top_rgb2gray_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_top_rgb2gray_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.ip_user_files/bd/sobel_top/ip/sobel_top_matrix_3r3c_0_0/sim/sobel_top_matrix_3r3c_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_top_matrix_3r3c_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.ip_user_files/bd/sobel_top/ip/sobel_top_sobel_algo_0_0/sim/sobel_top_sobel_algo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_top_sobel_algo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.ip_user_files/bd/sobel_top/sim/sobel_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.ip_user_files/bd/sobel_top/ip/sobel_top_mem_ctrl_0_1/sim/sobel_top_mem_ctrl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_top_mem_ctrl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.ip_user_files/bd/sobel_top/ip/sobel_top_blk_mem_gen_0_0/sim/sobel_top_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_top_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.ip_user_files/bd/sobel_top/ip/sobel_top_xlconstant_0_0/sim/sobel_top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sources_1/imports/hdl/sobel_top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XILINX/Projects/sobel_operataion/sobel_new/sobel_new.srcs/sim_1/imports/sobel_new.sim/sobel_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_sim
