digraph "CFG for '_Z6updatePfS_S_i' function" {
	label="CFG for '_Z6updatePfS_S_i' function";

	Node0x64de180 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %5\l  %14 = icmp slt i32 %13, %3\l  br i1 %14, label %15, label %26\l|{<s0>T|<s1>F}}"];
	Node0x64de180:s0 -> Node0x64e0050;
	Node0x64de180:s1 -> Node0x64e00e0;
	Node0x64e0050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = sitofp i32 %3 to float\l  %17 = sext i32 %13 to i64\l  %18 = getelementptr inbounds float, float addrspace(1)* %2, i64 %17\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %20 = fdiv contract float %19, %16\l  store float %20, float addrspace(1)* %18, align 4, !tbaa !7\l  %21 = getelementptr inbounds float, float addrspace(1)* %0, i64 %17\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !7\l  %23 = fcmp contract olt float %22, %20\l  %24 = select contract i1 %23, float %20, float %22\l  %25 = getelementptr inbounds float, float addrspace(1)* %1, i64 %17\l  store float %24, float addrspace(1)* %25, align 4, !tbaa !7\l  br label %26\l}"];
	Node0x64e0050 -> Node0x64e00e0;
	Node0x64e00e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  ret void\l}"];
}
