static int ov7630_init(struct sn9c102_device* cam)\r\n{\r\nint err = 0;\r\nswitch (sn9c102_get_bridge(cam)) {\r\ncase BRIDGE_SN9C101:\r\ncase BRIDGE_SN9C102:\r\nerr = sn9c102_write_const_regs(cam, {0x00, 0x14}, {0x60, 0x17},\r\n{0x0f, 0x18}, {0x50, 0x19});\r\nerr += sn9c102_i2c_write(cam, 0x12, 0x8d);\r\nerr += sn9c102_i2c_write(cam, 0x12, 0x0d);\r\nerr += sn9c102_i2c_write(cam, 0x11, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x15, 0x35);\r\nerr += sn9c102_i2c_write(cam, 0x16, 0x03);\r\nerr += sn9c102_i2c_write(cam, 0x17, 0x1c);\r\nerr += sn9c102_i2c_write(cam, 0x18, 0xbd);\r\nerr += sn9c102_i2c_write(cam, 0x19, 0x06);\r\nerr += sn9c102_i2c_write(cam, 0x1a, 0xf6);\r\nerr += sn9c102_i2c_write(cam, 0x1b, 0x04);\r\nerr += sn9c102_i2c_write(cam, 0x20, 0x44);\r\nerr += sn9c102_i2c_write(cam, 0x23, 0xee);\r\nerr += sn9c102_i2c_write(cam, 0x26, 0xa0);\r\nerr += sn9c102_i2c_write(cam, 0x27, 0x9a);\r\nerr += sn9c102_i2c_write(cam, 0x28, 0x20);\r\nerr += sn9c102_i2c_write(cam, 0x29, 0x30);\r\nerr += sn9c102_i2c_write(cam, 0x2f, 0x3d);\r\nerr += sn9c102_i2c_write(cam, 0x30, 0x24);\r\nerr += sn9c102_i2c_write(cam, 0x32, 0x86);\r\nerr += sn9c102_i2c_write(cam, 0x60, 0xa9);\r\nerr += sn9c102_i2c_write(cam, 0x61, 0x42);\r\nerr += sn9c102_i2c_write(cam, 0x65, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x69, 0x38);\r\nerr += sn9c102_i2c_write(cam, 0x6f, 0x88);\r\nerr += sn9c102_i2c_write(cam, 0x70, 0x0b);\r\nerr += sn9c102_i2c_write(cam, 0x71, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x74, 0x21);\r\nerr += sn9c102_i2c_write(cam, 0x7d, 0xf7);\r\nbreak;\r\ncase BRIDGE_SN9C103:\r\nerr = sn9c102_write_const_regs(cam, {0x00, 0x02}, {0x00, 0x03},\r\n{0x1a, 0x04}, {0x20, 0x05},\r\n{0x20, 0x06}, {0x20, 0x07},\r\n{0x03, 0x10}, {0x0a, 0x14},\r\n{0x60, 0x17}, {0x0f, 0x18},\r\n{0x50, 0x19}, {0x1d, 0x1a},\r\n{0x10, 0x1b}, {0x02, 0x1c},\r\n{0x03, 0x1d}, {0x0f, 0x1e},\r\n{0x0c, 0x1f}, {0x00, 0x20},\r\n{0x10, 0x21}, {0x20, 0x22},\r\n{0x30, 0x23}, {0x40, 0x24},\r\n{0x50, 0x25}, {0x60, 0x26},\r\n{0x70, 0x27}, {0x80, 0x28},\r\n{0x90, 0x29}, {0xa0, 0x2a},\r\n{0xb0, 0x2b}, {0xc0, 0x2c},\r\n{0xd0, 0x2d}, {0xe0, 0x2e},\r\n{0xf0, 0x2f}, {0xff, 0x30});\r\nerr += sn9c102_i2c_write(cam, 0x12, 0x8d);\r\nerr += sn9c102_i2c_write(cam, 0x12, 0x0d);\r\nerr += sn9c102_i2c_write(cam, 0x15, 0x34);\r\nerr += sn9c102_i2c_write(cam, 0x11, 0x01);\r\nerr += sn9c102_i2c_write(cam, 0x1b, 0x04);\r\nerr += sn9c102_i2c_write(cam, 0x20, 0x44);\r\nerr += sn9c102_i2c_write(cam, 0x23, 0xee);\r\nerr += sn9c102_i2c_write(cam, 0x26, 0xa0);\r\nerr += sn9c102_i2c_write(cam, 0x27, 0x9a);\r\nerr += sn9c102_i2c_write(cam, 0x28, 0x20);\r\nerr += sn9c102_i2c_write(cam, 0x29, 0x30);\r\nerr += sn9c102_i2c_write(cam, 0x2f, 0x3d);\r\nerr += sn9c102_i2c_write(cam, 0x30, 0x24);\r\nerr += sn9c102_i2c_write(cam, 0x32, 0x86);\r\nerr += sn9c102_i2c_write(cam, 0x60, 0xa9);\r\nerr += sn9c102_i2c_write(cam, 0x61, 0x42);\r\nerr += sn9c102_i2c_write(cam, 0x65, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x69, 0x38);\r\nerr += sn9c102_i2c_write(cam, 0x6f, 0x88);\r\nerr += sn9c102_i2c_write(cam, 0x70, 0x0b);\r\nerr += sn9c102_i2c_write(cam, 0x71, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x74, 0x21);\r\nerr += sn9c102_i2c_write(cam, 0x7d, 0xf7);\r\nbreak;\r\ncase BRIDGE_SN9C105:\r\ncase BRIDGE_SN9C120:\r\nerr = sn9c102_write_const_regs(cam, {0x40, 0x02}, {0x00, 0x03},\r\n{0x1a, 0x04}, {0x03, 0x10},\r\n{0x0a, 0x14}, {0xe2, 0x17},\r\n{0x0b, 0x18}, {0x00, 0x19},\r\n{0x1d, 0x1a}, {0x10, 0x1b},\r\n{0x02, 0x1c}, {0x03, 0x1d},\r\n{0x0f, 0x1e}, {0x0c, 0x1f},\r\n{0x00, 0x20}, {0x24, 0x21},\r\n{0x3b, 0x22}, {0x47, 0x23},\r\n{0x60, 0x24}, {0x71, 0x25},\r\n{0x80, 0x26}, {0x8f, 0x27},\r\n{0x9d, 0x28}, {0xaa, 0x29},\r\n{0xb8, 0x2a}, {0xc4, 0x2b},\r\n{0xd1, 0x2c}, {0xdd, 0x2d},\r\n{0xe8, 0x2e}, {0xf4, 0x2f},\r\n{0xff, 0x30}, {0x00, 0x3f},\r\n{0xc7, 0x40}, {0x01, 0x41},\r\n{0x44, 0x42}, {0x00, 0x43},\r\n{0x44, 0x44}, {0x00, 0x45},\r\n{0x44, 0x46}, {0x00, 0x47},\r\n{0xc7, 0x48}, {0x01, 0x49},\r\n{0xc7, 0x4a}, {0x01, 0x4b},\r\n{0xc7, 0x4c}, {0x01, 0x4d},\r\n{0x44, 0x4e}, {0x00, 0x4f},\r\n{0x44, 0x50}, {0x00, 0x51},\r\n{0x44, 0x52}, {0x00, 0x53},\r\n{0xc7, 0x54}, {0x01, 0x55},\r\n{0xc7, 0x56}, {0x01, 0x57},\r\n{0xc7, 0x58}, {0x01, 0x59},\r\n{0x44, 0x5a}, {0x00, 0x5b},\r\n{0x44, 0x5c}, {0x00, 0x5d},\r\n{0x44, 0x5e}, {0x00, 0x5f},\r\n{0xc7, 0x60}, {0x01, 0x61},\r\n{0xc7, 0x62}, {0x01, 0x63},\r\n{0xc7, 0x64}, {0x01, 0x65},\r\n{0x44, 0x66}, {0x00, 0x67},\r\n{0x44, 0x68}, {0x00, 0x69},\r\n{0x44, 0x6a}, {0x00, 0x6b},\r\n{0xc7, 0x6c}, {0x01, 0x6d},\r\n{0xc7, 0x6e}, {0x01, 0x6f},\r\n{0xc7, 0x70}, {0x01, 0x71},\r\n{0x44, 0x72}, {0x00, 0x73},\r\n{0x44, 0x74}, {0x00, 0x75},\r\n{0x44, 0x76}, {0x00, 0x77},\r\n{0xc7, 0x78}, {0x01, 0x79},\r\n{0xc7, 0x7a}, {0x01, 0x7b},\r\n{0xc7, 0x7c}, {0x01, 0x7d},\r\n{0x44, 0x7e}, {0x00, 0x7f},\r\n{0x17, 0x84}, {0x00, 0x85},\r\n{0x2e, 0x86}, {0x00, 0x87},\r\n{0x09, 0x88}, {0x00, 0x89},\r\n{0xe8, 0x8a}, {0x0f, 0x8b},\r\n{0xda, 0x8c}, {0x0f, 0x8d},\r\n{0x40, 0x8e}, {0x00, 0x8f},\r\n{0x37, 0x90}, {0x00, 0x91},\r\n{0xcf, 0x92}, {0x0f, 0x93},\r\n{0xfa, 0x94}, {0x0f, 0x95},\r\n{0x00, 0x96}, {0x00, 0x97},\r\n{0x00, 0x98}, {0x66, 0x99},\r\n{0x00, 0x9a}, {0x40, 0x9b},\r\n{0x20, 0x9c}, {0x00, 0x9d},\r\n{0x00, 0x9e}, {0x00, 0x9f},\r\n{0x2d, 0xc0}, {0x2d, 0xc1},\r\n{0x3a, 0xc2}, {0x00, 0xc3},\r\n{0x04, 0xc4}, {0x3f, 0xc5},\r\n{0x00, 0xc6}, {0x00, 0xc7},\r\n{0x50, 0xc8}, {0x3c, 0xc9},\r\n{0x28, 0xca}, {0xd8, 0xcb},\r\n{0x14, 0xcc}, {0xec, 0xcd},\r\n{0x32, 0xce}, {0xdd, 0xcf},\r\n{0x32, 0xd0}, {0xdd, 0xd1},\r\n{0x6a, 0xd2}, {0x50, 0xd3},\r\n{0x60, 0xd4}, {0x00, 0xd5},\r\n{0x00, 0xd6});\r\nerr += sn9c102_i2c_write(cam, 0x12, 0x80);\r\nerr += sn9c102_i2c_write(cam, 0x12, 0x48);\r\nerr += sn9c102_i2c_write(cam, 0x01, 0x80);\r\nerr += sn9c102_i2c_write(cam, 0x02, 0x80);\r\nerr += sn9c102_i2c_write(cam, 0x03, 0x80);\r\nerr += sn9c102_i2c_write(cam, 0x04, 0x10);\r\nerr += sn9c102_i2c_write(cam, 0x05, 0x20);\r\nerr += sn9c102_i2c_write(cam, 0x06, 0x80);\r\nerr += sn9c102_i2c_write(cam, 0x11, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x0c, 0x20);\r\nerr += sn9c102_i2c_write(cam, 0x0d, 0x20);\r\nerr += sn9c102_i2c_write(cam, 0x15, 0x80);\r\nerr += sn9c102_i2c_write(cam, 0x16, 0x03);\r\nerr += sn9c102_i2c_write(cam, 0x17, 0x1b);\r\nerr += sn9c102_i2c_write(cam, 0x18, 0xbd);\r\nerr += sn9c102_i2c_write(cam, 0x19, 0x05);\r\nerr += sn9c102_i2c_write(cam, 0x1a, 0xf6);\r\nerr += sn9c102_i2c_write(cam, 0x1b, 0x04);\r\nerr += sn9c102_i2c_write(cam, 0x21, 0x1b);\r\nerr += sn9c102_i2c_write(cam, 0x22, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x23, 0xde);\r\nerr += sn9c102_i2c_write(cam, 0x24, 0x10);\r\nerr += sn9c102_i2c_write(cam, 0x25, 0x8a);\r\nerr += sn9c102_i2c_write(cam, 0x26, 0xa0);\r\nerr += sn9c102_i2c_write(cam, 0x27, 0xca);\r\nerr += sn9c102_i2c_write(cam, 0x28, 0xa2);\r\nerr += sn9c102_i2c_write(cam, 0x29, 0x74);\r\nerr += sn9c102_i2c_write(cam, 0x2a, 0x88);\r\nerr += sn9c102_i2c_write(cam, 0x2b, 0x34);\r\nerr += sn9c102_i2c_write(cam, 0x2c, 0x88);\r\nerr += sn9c102_i2c_write(cam, 0x2e, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x2f, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x30, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x32, 0xc2);\r\nerr += sn9c102_i2c_write(cam, 0x33, 0x08);\r\nerr += sn9c102_i2c_write(cam, 0x4c, 0x40);\r\nerr += sn9c102_i2c_write(cam, 0x4d, 0xf3);\r\nerr += sn9c102_i2c_write(cam, 0x60, 0x05);\r\nerr += sn9c102_i2c_write(cam, 0x61, 0x40);\r\nerr += sn9c102_i2c_write(cam, 0x62, 0x12);\r\nerr += sn9c102_i2c_write(cam, 0x63, 0x57);\r\nerr += sn9c102_i2c_write(cam, 0x64, 0x73);\r\nerr += sn9c102_i2c_write(cam, 0x65, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x66, 0x55);\r\nerr += sn9c102_i2c_write(cam, 0x67, 0x01);\r\nerr += sn9c102_i2c_write(cam, 0x68, 0xac);\r\nerr += sn9c102_i2c_write(cam, 0x69, 0x38);\r\nerr += sn9c102_i2c_write(cam, 0x6f, 0x1f);\r\nerr += sn9c102_i2c_write(cam, 0x70, 0x01);\r\nerr += sn9c102_i2c_write(cam, 0x71, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x72, 0x10);\r\nerr += sn9c102_i2c_write(cam, 0x73, 0x50);\r\nerr += sn9c102_i2c_write(cam, 0x74, 0x20);\r\nerr += sn9c102_i2c_write(cam, 0x76, 0x01);\r\nerr += sn9c102_i2c_write(cam, 0x77, 0xf3);\r\nerr += sn9c102_i2c_write(cam, 0x78, 0x90);\r\nerr += sn9c102_i2c_write(cam, 0x79, 0x98);\r\nerr += sn9c102_i2c_write(cam, 0x7a, 0x98);\r\nerr += sn9c102_i2c_write(cam, 0x7b, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x7c, 0x38);\r\nerr += sn9c102_i2c_write(cam, 0x7d, 0xff);\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn err;\r\n}\r\nstatic int ov7630_get_ctrl(struct sn9c102_device* cam,\r\nstruct v4l2_control* ctrl)\r\n{\r\nenum sn9c102_bridge bridge = sn9c102_get_bridge(cam);\r\nint err = 0;\r\nswitch (ctrl->id) {\r\ncase V4L2_CID_EXPOSURE:\r\nif ((ctrl->value = sn9c102_i2c_read(cam, 0x10)) < 0)\r\nreturn -EIO;\r\nbreak;\r\ncase V4L2_CID_RED_BALANCE:\r\nif (bridge == BRIDGE_SN9C105 || bridge == BRIDGE_SN9C120)\r\nctrl->value = sn9c102_pread_reg(cam, 0x05);\r\nelse\r\nctrl->value = sn9c102_pread_reg(cam, 0x07);\r\nbreak;\r\ncase V4L2_CID_BLUE_BALANCE:\r\nctrl->value = sn9c102_pread_reg(cam, 0x06);\r\nbreak;\r\ncase SN9C102_V4L2_CID_GREEN_BALANCE:\r\nif (bridge == BRIDGE_SN9C105 || bridge == BRIDGE_SN9C120)\r\nctrl->value = sn9c102_pread_reg(cam, 0x07);\r\nelse\r\nctrl->value = sn9c102_pread_reg(cam, 0x05);\r\nbreak;\r\nbreak;\r\ncase V4L2_CID_GAIN:\r\nif ((ctrl->value = sn9c102_i2c_read(cam, 0x00)) < 0)\r\nreturn -EIO;\r\nctrl->value &= 0x3f;\r\nbreak;\r\ncase V4L2_CID_DO_WHITE_BALANCE:\r\nif ((ctrl->value = sn9c102_i2c_read(cam, 0x0c)) < 0)\r\nreturn -EIO;\r\nctrl->value &= 0x3f;\r\nbreak;\r\ncase V4L2_CID_WHITENESS:\r\nif ((ctrl->value = sn9c102_i2c_read(cam, 0x0d)) < 0)\r\nreturn -EIO;\r\nctrl->value &= 0x3f;\r\nbreak;\r\ncase V4L2_CID_AUTOGAIN:\r\nif ((ctrl->value = sn9c102_i2c_read(cam, 0x13)) < 0)\r\nreturn -EIO;\r\nctrl->value &= 0x01;\r\nbreak;\r\ncase V4L2_CID_VFLIP:\r\nif ((ctrl->value = sn9c102_i2c_read(cam, 0x75)) < 0)\r\nreturn -EIO;\r\nctrl->value = (ctrl->value & 0x80) ? 1 : 0;\r\nbreak;\r\ncase SN9C102_V4L2_CID_GAMMA:\r\nif ((ctrl->value = sn9c102_i2c_read(cam, 0x14)) < 0)\r\nreturn -EIO;\r\nctrl->value = (ctrl->value & 0x02) ? 1 : 0;\r\nbreak;\r\ncase SN9C102_V4L2_CID_BAND_FILTER:\r\nif ((ctrl->value = sn9c102_i2c_read(cam, 0x2d)) < 0)\r\nreturn -EIO;\r\nctrl->value = (ctrl->value & 0x02) ? 1 : 0;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn err ? -EIO : 0;\r\n}\r\nstatic int ov7630_set_ctrl(struct sn9c102_device* cam,\r\nconst struct v4l2_control* ctrl)\r\n{\r\nenum sn9c102_bridge bridge = sn9c102_get_bridge(cam);\r\nint err = 0;\r\nswitch (ctrl->id) {\r\ncase V4L2_CID_EXPOSURE:\r\nerr += sn9c102_i2c_write(cam, 0x10, ctrl->value);\r\nbreak;\r\ncase V4L2_CID_RED_BALANCE:\r\nif (bridge == BRIDGE_SN9C105 || bridge == BRIDGE_SN9C120)\r\nerr += sn9c102_write_reg(cam, ctrl->value, 0x05);\r\nelse\r\nerr += sn9c102_write_reg(cam, ctrl->value, 0x07);\r\nbreak;\r\ncase V4L2_CID_BLUE_BALANCE:\r\nerr += sn9c102_write_reg(cam, ctrl->value, 0x06);\r\nbreak;\r\ncase SN9C102_V4L2_CID_GREEN_BALANCE:\r\nif (bridge == BRIDGE_SN9C105 || bridge == BRIDGE_SN9C120)\r\nerr += sn9c102_write_reg(cam, ctrl->value, 0x07);\r\nelse\r\nerr += sn9c102_write_reg(cam, ctrl->value, 0x05);\r\nbreak;\r\ncase V4L2_CID_GAIN:\r\nerr += sn9c102_i2c_write(cam, 0x00, ctrl->value);\r\nbreak;\r\ncase V4L2_CID_DO_WHITE_BALANCE:\r\nerr += sn9c102_i2c_write(cam, 0x0c, ctrl->value);\r\nbreak;\r\ncase V4L2_CID_WHITENESS:\r\nerr += sn9c102_i2c_write(cam, 0x0d, ctrl->value);\r\nbreak;\r\ncase V4L2_CID_AUTOGAIN:\r\nerr += sn9c102_i2c_write(cam, 0x13, ctrl->value |\r\n(ctrl->value << 1));\r\nbreak;\r\ncase V4L2_CID_VFLIP:\r\nerr += sn9c102_i2c_write(cam, 0x75, 0x0e | (ctrl->value << 7));\r\nbreak;\r\ncase SN9C102_V4L2_CID_GAMMA:\r\nerr += sn9c102_i2c_write(cam, 0x14, ctrl->value << 2);\r\nbreak;\r\ncase SN9C102_V4L2_CID_BAND_FILTER:\r\nerr += sn9c102_i2c_write(cam, 0x2d, ctrl->value << 2);\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn err ? -EIO : 0;\r\n}\r\nstatic int ov7630_set_crop(struct sn9c102_device* cam,\r\nconst struct v4l2_rect* rect)\r\n{\r\nstruct sn9c102_sensor* s = sn9c102_get_sensor(cam);\r\nint err = 0;\r\nu8 h_start = 0, v_start = (u8)(rect->top - s->cropcap.bounds.top) + 1;\r\nswitch (sn9c102_get_bridge(cam)) {\r\ncase BRIDGE_SN9C101:\r\ncase BRIDGE_SN9C102:\r\ncase BRIDGE_SN9C103:\r\nh_start = (u8)(rect->left - s->cropcap.bounds.left) + 1;\r\nbreak;\r\ncase BRIDGE_SN9C105:\r\ncase BRIDGE_SN9C120:\r\nh_start = (u8)(rect->left - s->cropcap.bounds.left) + 4;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nerr += sn9c102_write_reg(cam, h_start, 0x12);\r\nerr += sn9c102_write_reg(cam, v_start, 0x13);\r\nreturn err;\r\n}\r\nstatic int ov7630_set_pix_format(struct sn9c102_device* cam,\r\nconst struct v4l2_pix_format* pix)\r\n{\r\nint err = 0;\r\nswitch (sn9c102_get_bridge(cam)) {\r\ncase BRIDGE_SN9C101:\r\ncase BRIDGE_SN9C102:\r\ncase BRIDGE_SN9C103:\r\nif (pix->pixelformat == V4L2_PIX_FMT_SBGGR8)\r\nerr += sn9c102_write_reg(cam, 0x50, 0x19);\r\nelse\r\nerr += sn9c102_write_reg(cam, 0x20, 0x19);\r\nbreak;\r\ncase BRIDGE_SN9C105:\r\ncase BRIDGE_SN9C120:\r\nif (pix->pixelformat == V4L2_PIX_FMT_SBGGR8) {\r\nerr += sn9c102_write_reg(cam, 0xe5, 0x17);\r\nerr += sn9c102_i2c_write(cam, 0x11, 0x04);\r\n} else {\r\nerr += sn9c102_write_reg(cam, 0xe2, 0x17);\r\nerr += sn9c102_i2c_write(cam, 0x11, 0x02);\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn err;\r\n}\r\nint sn9c102_probe_ov7630(struct sn9c102_device* cam)\r\n{\r\nint pid, ver, err = 0;\r\nswitch (sn9c102_get_bridge(cam)) {\r\ncase BRIDGE_SN9C101:\r\ncase BRIDGE_SN9C102:\r\nerr = sn9c102_write_const_regs(cam, {0x01, 0x01}, {0x00, 0x01},\r\n{0x28, 0x17});\r\nbreak;\r\ncase BRIDGE_SN9C103:\r\nerr = sn9c102_write_const_regs(cam, {0x09, 0x01}, {0x42, 0x01},\r\n{0x28, 0x17}, {0x44, 0x02});\r\npid = sn9c102_i2c_try_read(cam, &ov7630, 0x0a);\r\nif (err || pid < 0)\r\nerr += sn9c102_write_const_regs(cam, {0x01, 0x01},\r\n{0x00, 0x01});\r\nbreak;\r\ncase BRIDGE_SN9C105:\r\ncase BRIDGE_SN9C120:\r\nerr = sn9c102_write_const_regs(cam, {0x01, 0xf1}, {0x00, 0xf1},\r\n{0x29, 0x01}, {0x74, 0x02},\r\n{0x0e, 0x01}, {0x44, 0x01});\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\npid = sn9c102_i2c_try_read(cam, &ov7630, 0x0a);\r\nver = sn9c102_i2c_try_read(cam, &ov7630, 0x0b);\r\nif (err || pid < 0 || ver < 0)\r\nreturn -EIO;\r\nif (pid != 0x76 || ver != 0x31)\r\nreturn -ENODEV;\r\nsn9c102_attach_sensor(cam, &ov7630);\r\nreturn 0;\r\n}
