

================================================================
== Vitis HLS Report for 'insert_point_Pipeline_VITIS_LOOP_271_1'
================================================================
* Date:           Wed Oct 19 19:20:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  12.538 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       46|     1134|  0.828 us|  20.412 us|   46|  1134|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_271_1  |       44|     1132|        46|          8|          8|  0 ~ 136|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 8, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%merge_1 = alloca i32 1"   --->   Operation 49 'alloca' 'merge_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%merge_2 = alloca i32 1"   --->   Operation 50 'alloca' 'merge_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%score = alloca i32 1"   --->   Operation 51 'alloca' 'score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_other_1 = alloca i32 1"   --->   Operation 52 'alloca' 'tmp_other_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%k_real_1 = alloca i32 1"   --->   Operation 53 'alloca' 'k_real_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_score = alloca i32 1"   --->   Operation 54 'alloca' 'tmp_score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_other = alloca i32 1"   --->   Operation 55 'alloca' 'tmp_other' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln252_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln252"   --->   Operation 56 'read' 'zext_ln252_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln252_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln252_1"   --->   Operation 57 'read' 'zext_ln252_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln252_2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln252_2"   --->   Operation 58 'read' 'zext_ln252_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln252_3_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln252_3"   --->   Operation 59 'read' 'zext_ln252_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln252_4_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln252_4"   --->   Operation 60 'read' 'zext_ln252_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln252_5_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln252_5"   --->   Operation 61 'read' 'zext_ln252_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln252_cast = zext i9 %zext_ln252_read"   --->   Operation 62 'zext' 'zext_ln252_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln252_1_cast = zext i9 %zext_ln252_1_read"   --->   Operation 63 'zext' 'zext_ln252_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln252_2_cast = zext i9 %zext_ln252_2_read"   --->   Operation 64 'zext' 'zext_ln252_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln252_3_cast = zext i9 %zext_ln252_3_read"   --->   Operation 65 'zext' 'zext_ln252_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln252_4_cast = zext i9 %zext_ln252_4_read"   --->   Operation 66 'zext' 'zext_ln252_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln252_5_cast = zext i9 %zext_ln252_5_read"   --->   Operation 67 'zext' 'zext_ln252_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %tmp_other"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp_score"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 1, i32 %k_real_1"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp_other_1"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %score"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %merge_2"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %merge_1"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%i_real_3 = load i32 %tmp_other_1" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 76 'load' 'i_real_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln1072 = icmp_slt  i32 %i_real_3, i32 15"   --->   Operation 77 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln1072, void %.exitStub, void %_ifconv" [detector_solid/abs_solid_detector.cpp:271]   --->   Operation 78 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%k_real_1_load = load i32 %k_real_1" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 79 'load' 'k_real_1_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i32 %k_real_1_load" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 80 'trunc' 'trunc_ln260' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %i_real_3, i32 1, i32 9" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 81 'partselect' 'lshr_ln' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i9 %lshr_ln" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 82 'zext' 'zext_ln304' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.82ns)   --->   "%add_ln304 = add i10 %zext_ln252_5_cast, i10 %zext_ln304" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 83 'add' 'add_ln304' <Predicate = (icmp_ln1072)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i10 %add_ln304" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 84 'trunc' 'trunc_ln304' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln304, i3 0" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 85 'bitconcatenate' 'tmp' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln304_1 = zext i13 %tmp" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 86 'zext' 'zext_ln304_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 87 'getelementptr' 'regions_min_0_addr' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.82ns)   --->   "%add_ln304_1 = add i10 %zext_ln252_4_cast, i10 %zext_ln304" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 88 'add' 'add_ln304_1' <Predicate = (icmp_ln1072)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln304_1 = trunc i10 %add_ln304_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 89 'trunc' 'trunc_ln304_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln304_1, i3 0" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 90 'bitconcatenate' 'tmp_71' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln304_9 = zext i13 %tmp_71" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 91 'zext' 'zext_ln304_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_9" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 92 'getelementptr' 'regions_min_1_addr' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.82ns)   --->   "%add_ln304_2 = add i10 %zext_ln252_3_cast, i10 %zext_ln304" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 93 'add' 'add_ln304_2' <Predicate = (icmp_ln1072)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln304_2 = trunc i10 %add_ln304_2" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 94 'trunc' 'trunc_ln304_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln304_2, i3 0" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 95 'bitconcatenate' 'tmp_72' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln304_17 = zext i13 %tmp_72" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 96 'zext' 'zext_ln304_17' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_17" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 97 'getelementptr' 'regions_max_0_addr' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.82ns)   --->   "%add_ln304_3 = add i10 %zext_ln252_2_cast, i10 %zext_ln304" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 98 'add' 'add_ln304_3' <Predicate = (icmp_ln1072)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln304_3 = trunc i10 %add_ln304_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 99 'trunc' 'trunc_ln304_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln304_3, i3 0" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 100 'bitconcatenate' 'tmp_73' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln304_25 = zext i13 %tmp_73" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 101 'zext' 'zext_ln304_25' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_25" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 102 'getelementptr' 'regions_max_1_addr' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.82ns)   --->   "%add_ln299 = add i10 %zext_ln252_1_cast, i10 %zext_ln304" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 103 'add' 'add_ln299' <Predicate = (icmp_ln1072)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln299 = trunc i10 %add_ln299" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 104 'trunc' 'trunc_ln299' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln299, i3 0" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 105 'bitconcatenate' 'tmp_74' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln299 = zext i13 %tmp_74" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 106 'zext' 'zext_ln299' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 107 'getelementptr' 'regions_center_0_addr' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.82ns)   --->   "%add_ln299_1 = add i10 %zext_ln252_cast, i10 %zext_ln304" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 108 'add' 'add_ln299_1' <Predicate = (icmp_ln1072)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln299_1 = trunc i10 %add_ln299_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 109 'trunc' 'trunc_ln299_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_116 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln299_1, i3 0" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 110 'bitconcatenate' 'tmp_116' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln299_8 = zext i13 %tmp_116" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 111 'zext' 'zext_ln299_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_8" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 112 'getelementptr' 'regions_center_1_addr' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (3.25ns)   --->   "%regions_center_0_load = load i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 113 'load' 'regions_center_0_load' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 114 'load' 'regions_center_1_load' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%lshr_ln299_1 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %k_real_1_load, i32 1, i32 9" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 115 'partselect' 'lshr_ln299_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i9 %lshr_ln299_1" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 116 'zext' 'zext_ln305' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.82ns)   --->   "%add_ln305 = add i10 %zext_ln252_5_cast, i10 %zext_ln305" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 117 'add' 'add_ln305' <Predicate = (icmp_ln1072)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln305 = trunc i10 %add_ln305" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 118 'trunc' 'trunc_ln305' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_117 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln305, i3 0" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 119 'bitconcatenate' 'tmp_117' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln305_1 = zext i13 %tmp_117" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 120 'zext' 'zext_ln305_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%regions_min_0_addr_2 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_1" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 121 'getelementptr' 'regions_min_0_addr_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.82ns)   --->   "%add_ln305_1 = add i10 %zext_ln252_4_cast, i10 %zext_ln305" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 122 'add' 'add_ln305_1' <Predicate = (icmp_ln1072)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln305_1 = trunc i10 %add_ln305_1" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 123 'trunc' 'trunc_ln305_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_118 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln305_1, i3 0" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 124 'bitconcatenate' 'tmp_118' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln305_9 = zext i13 %tmp_118" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 125 'zext' 'zext_ln305_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%regions_min_1_addr_2 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_9" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 126 'getelementptr' 'regions_min_1_addr_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.82ns)   --->   "%add_ln305_2 = add i10 %zext_ln252_3_cast, i10 %zext_ln305" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 127 'add' 'add_ln305_2' <Predicate = (icmp_ln1072)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln305_2 = trunc i10 %add_ln305_2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 128 'trunc' 'trunc_ln305_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_119 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln305_2, i3 0" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 129 'bitconcatenate' 'tmp_119' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln305_17 = zext i13 %tmp_119" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 130 'zext' 'zext_ln305_17' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%regions_max_0_addr_2 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_17" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 131 'getelementptr' 'regions_max_0_addr_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.82ns)   --->   "%add_ln305_3 = add i10 %zext_ln252_2_cast, i10 %zext_ln305" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 132 'add' 'add_ln305_3' <Predicate = (icmp_ln1072)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln305_3 = trunc i10 %add_ln305_3" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 133 'trunc' 'trunc_ln305_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_120 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln305_3, i3 0" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 134 'bitconcatenate' 'tmp_120' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln305_25 = zext i13 %tmp_120" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 135 'zext' 'zext_ln305_25' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%regions_max_1_addr_2 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_25" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 136 'getelementptr' 'regions_max_1_addr_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.82ns)   --->   "%add_ln299_2 = add i10 %zext_ln252_1_cast, i10 %zext_ln305" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 137 'add' 'add_ln299_2' <Predicate = (icmp_ln1072)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln299_2 = trunc i10 %add_ln299_2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 138 'trunc' 'trunc_ln299_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_121 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln299_2, i3 0" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 139 'bitconcatenate' 'tmp_121' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln299_16 = zext i13 %tmp_121" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 140 'zext' 'zext_ln299_16' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%regions_center_0_addr_2 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_16" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 141 'getelementptr' 'regions_center_0_addr_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (1.82ns)   --->   "%add_ln299_3 = add i10 %zext_ln252_cast, i10 %zext_ln305" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 142 'add' 'add_ln299_3' <Predicate = (icmp_ln1072)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln299_3 = trunc i10 %add_ln299_3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 143 'trunc' 'trunc_ln299_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_122 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln299_3, i3 0" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 144 'bitconcatenate' 'tmp_122' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln299_24 = zext i13 %tmp_122" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 145 'zext' 'zext_ln299_24' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%regions_center_1_addr_2 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_24" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 146 'getelementptr' 'regions_center_1_addr_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (3.25ns)   --->   "%regions_center_0_load_1 = load i12 %regions_center_0_addr_2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 147 'load' 'regions_center_0_load_1' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 148 [2/2] (3.25ns)   --->   "%regions_center_1_load_1 = load i12 %regions_center_1_addr_2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 148 'load' 'regions_center_1_load_1' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 149 [2/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 149 'load' 'regions_max_0_load' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 150 [2/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 150 'load' 'regions_max_1_load' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 151 [2/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 151 'load' 'regions_min_0_load' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 152 [2/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 152 'load' 'regions_min_1_load' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 153 [2/2] (3.25ns)   --->   "%regions_max_0_load_1 = load i12 %regions_max_0_addr_2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 153 'load' 'regions_max_0_load_1' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 154 [2/2] (3.25ns)   --->   "%regions_max_1_load_1 = load i12 %regions_max_1_addr_2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 154 'load' 'regions_max_1_load_1' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 155 [2/2] (3.25ns)   --->   "%regions_min_0_load_1 = load i12 %regions_min_0_addr_2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 155 'load' 'regions_min_0_load_1' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 156 [2/2] (3.25ns)   --->   "%regions_min_1_load_1 = load i12 %regions_min_1_addr_2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 156 'load' 'regions_min_1_load_1' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 157 [1/1] (2.47ns)   --->   "%icmp_ln1064 = icmp_eq  i32 %k_real_1_load, i32 15"   --->   Operation 157 'icmp' 'icmp_ln1064' <Predicate = (icmp_ln1072)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (2.55ns)   --->   "%k_real = add i32 %i_real_3, i32 2" [detector_solid/abs_solid_detector.cpp:335]   --->   Operation 158 'add' 'k_real' <Predicate = (icmp_ln1072)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (2.55ns)   --->   "%k_real_2 = add i32 %k_real_1_load, i32 1" [detector_solid/abs_solid_detector.cpp:351]   --->   Operation 159 'add' 'k_real_2' <Predicate = (icmp_ln1072)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.69ns)   --->   "%k_real_3 = select i1 %icmp_ln1064, i32 %k_real, i32 %k_real_2"   --->   Operation 160 'select' 'k_real_3' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln271 = store i32 %k_real_3, i32 %k_real_1" [detector_solid/abs_solid_detector.cpp:271]   --->   Operation 161 'store' 'store_ln271' <Predicate = (icmp_ln1072)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 10.2>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln260_1 = trunc i32 %i_real_3" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 162 'trunc' 'trunc_ln260_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_169_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln304, i3 0" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 163 'bitconcatenate' 'tmp_169_cast' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln304 = or i12 %tmp_169_cast, i12 1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 164 'or' 'or_ln304' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln304_2 = zext i12 %or_ln304" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 165 'zext' 'zext_ln304_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%regions_min_0_addr_1 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_2" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 166 'getelementptr' 'regions_min_0_addr_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_171_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln304_1, i3 0" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 167 'bitconcatenate' 'tmp_171_cast' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln304_7 = or i12 %tmp_171_cast, i12 1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 168 'or' 'or_ln304_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln304_10 = zext i12 %or_ln304_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 169 'zext' 'zext_ln304_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%regions_min_1_addr_1 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_10" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 170 'getelementptr' 'regions_min_1_addr_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_173_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln304_2, i3 0" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 171 'bitconcatenate' 'tmp_173_cast' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%or_ln304_14 = or i12 %tmp_173_cast, i12 1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 172 'or' 'or_ln304_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln304_18 = zext i12 %or_ln304_14" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 173 'zext' 'zext_ln304_18' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%regions_max_0_addr_1 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_18" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 174 'getelementptr' 'regions_max_0_addr_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_175_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln304_3, i3 0" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 175 'bitconcatenate' 'tmp_175_cast' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln304_21 = or i12 %tmp_175_cast, i12 1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 176 'or' 'or_ln304_21' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln304_26 = zext i12 %or_ln304_21" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 177 'zext' 'zext_ln304_26' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%regions_max_1_addr_1 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_26" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 178 'getelementptr' 'regions_max_1_addr_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_177_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln299, i3 0" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 179 'bitconcatenate' 'tmp_177_cast' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln299 = or i12 %tmp_177_cast, i12 1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 180 'or' 'or_ln299' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln299_1 = zext i12 %or_ln299" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 181 'zext' 'zext_ln299_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%regions_center_0_addr_1 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 182 'getelementptr' 'regions_center_0_addr_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_179_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln299_1, i3 0" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 183 'bitconcatenate' 'tmp_179_cast' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln299_7 = or i12 %tmp_179_cast, i12 1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 184 'or' 'or_ln299_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln299_9 = zext i12 %or_ln299_7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 185 'zext' 'zext_ln299_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%regions_center_1_addr_1 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_9" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 186 'getelementptr' 'regions_center_1_addr_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 187 [1/2] (3.25ns)   --->   "%regions_center_0_load = load i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 187 'load' 'regions_center_0_load' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 188 [1/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 188 'load' 'regions_center_1_load' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 189 [1/1] (1.58ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load, i32 %regions_center_1_load, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 189 'mux' 'tmp_s' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_181_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln305, i3 0" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 190 'bitconcatenate' 'tmp_181_cast' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln305 = or i12 %tmp_181_cast, i12 1" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 191 'or' 'or_ln305' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln305_2 = zext i12 %or_ln305" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 192 'zext' 'zext_ln305_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%regions_min_0_addr_4 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 193 'getelementptr' 'regions_min_0_addr_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_183_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln305_1, i3 0" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 194 'bitconcatenate' 'tmp_183_cast' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%or_ln305_7 = or i12 %tmp_183_cast, i12 1" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 195 'or' 'or_ln305_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln305_10 = zext i12 %or_ln305_7" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 196 'zext' 'zext_ln305_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%regions_min_1_addr_4 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_10" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 197 'getelementptr' 'regions_min_1_addr_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_185_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln305_2, i3 0" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 198 'bitconcatenate' 'tmp_185_cast' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%or_ln305_14 = or i12 %tmp_185_cast, i12 1" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 199 'or' 'or_ln305_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln305_18 = zext i12 %or_ln305_14" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 200 'zext' 'zext_ln305_18' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%regions_max_0_addr_4 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_18" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 201 'getelementptr' 'regions_max_0_addr_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_187_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln305_3, i3 0" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 202 'bitconcatenate' 'tmp_187_cast' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln305_21 = or i12 %tmp_187_cast, i12 1" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 203 'or' 'or_ln305_21' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln305_26 = zext i12 %or_ln305_21" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 204 'zext' 'zext_ln305_26' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%regions_max_1_addr_4 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_26" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 205 'getelementptr' 'regions_max_1_addr_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_189_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln299_2, i3 0" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 206 'bitconcatenate' 'tmp_189_cast' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%or_ln299_14 = or i12 %tmp_189_cast, i12 1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 207 'or' 'or_ln299_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln299_17 = zext i12 %or_ln299_14" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 208 'zext' 'zext_ln299_17' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%regions_center_0_addr_4 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_17" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 209 'getelementptr' 'regions_center_0_addr_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_191_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln299_3, i3 0" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 210 'bitconcatenate' 'tmp_191_cast' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%or_ln299_21 = or i12 %tmp_191_cast, i12 1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 211 'or' 'or_ln299_21' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln299_25 = zext i12 %or_ln299_21" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 212 'zext' 'zext_ln299_25' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%regions_center_1_addr_4 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_25" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 213 'getelementptr' 'regions_center_1_addr_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 214 [1/2] (3.25ns)   --->   "%regions_center_0_load_1 = load i12 %regions_center_0_addr_2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 214 'load' 'regions_center_0_load_1' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 215 [1/2] (3.25ns)   --->   "%regions_center_1_load_1 = load i12 %regions_center_1_addr_2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 215 'load' 'regions_center_1_load_1' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 216 [1/1] (1.58ns)   --->   "%tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_1, i32 %regions_center_1_load_1, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 216 'mux' 'tmp_24' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 217 'load' 'regions_max_0_load' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 218 [1/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 218 'load' 'regions_max_1_load' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 219 [1/1] (1.58ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 219 'mux' 'tmp_25' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 220 'load' 'regions_min_0_load' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 221 [1/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 221 'load' 'regions_min_1_load' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 222 [1/1] (1.58ns)   --->   "%tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 222 'mux' 'tmp_26' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/2] (3.25ns)   --->   "%regions_max_0_load_1 = load i12 %regions_max_0_addr_2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 223 'load' 'regions_max_0_load_1' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 224 [1/2] (3.25ns)   --->   "%regions_max_1_load_1 = load i12 %regions_max_1_addr_2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 224 'load' 'regions_max_1_load_1' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 225 [1/1] (1.58ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_1, i32 %regions_max_1_load_1, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 225 'mux' 'tmp_27' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/2] (3.25ns)   --->   "%regions_min_0_load_1 = load i12 %regions_min_0_addr_2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 226 'load' 'regions_min_0_load_1' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 227 [1/2] (3.25ns)   --->   "%regions_min_1_load_1 = load i12 %regions_min_1_addr_2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 227 'load' 'regions_min_1_load_1' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 228 [1/1] (1.58ns)   --->   "%tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_1, i32 %regions_min_1_load_1, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 228 'mux' 'tmp_28' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp_olt  i32 %tmp_26, i32 %tmp_28" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 229 'fcmp' 'tmp_19' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [2/2] (3.25ns)   --->   "%regions_center_0_load_2 = load i12 %regions_center_0_addr_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 230 'load' 'regions_center_0_load_2' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 231 [2/2] (3.25ns)   --->   "%regions_center_1_load_2 = load i12 %regions_center_1_addr_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 231 'load' 'regions_center_1_load_2' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 232 [2/2] (3.25ns)   --->   "%regions_center_0_load_3 = load i12 %regions_center_0_addr_4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 232 'load' 'regions_center_0_load_3' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 233 [2/2] (3.25ns)   --->   "%regions_center_1_load_3 = load i12 %regions_center_1_addr_4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 233 'load' 'regions_center_1_load_3' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 234 [2/2] (3.25ns)   --->   "%regions_max_0_load_2 = load i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 234 'load' 'regions_max_0_load_2' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 235 [2/2] (3.25ns)   --->   "%regions_max_1_load_2 = load i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 235 'load' 'regions_max_1_load_2' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 236 [2/2] (3.25ns)   --->   "%regions_min_0_load_2 = load i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 236 'load' 'regions_min_0_load_2' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 237 [2/2] (3.25ns)   --->   "%regions_min_1_load_2 = load i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 237 'load' 'regions_min_1_load_2' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 238 [2/2] (3.25ns)   --->   "%regions_max_0_load_3 = load i12 %regions_max_0_addr_4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 238 'load' 'regions_max_0_load_3' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 239 [2/2] (3.25ns)   --->   "%regions_max_1_load_3 = load i12 %regions_max_1_addr_4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 239 'load' 'regions_max_1_load_3' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 240 [2/2] (3.25ns)   --->   "%regions_min_0_load_3 = load i12 %regions_min_0_addr_4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 240 'load' 'regions_min_0_load_3' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 241 [2/2] (3.25ns)   --->   "%regions_min_1_load_3 = load i12 %regions_min_1_addr_4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 241 'load' 'regions_min_1_load_3' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 10.5>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%or_ln304_1 = or i12 %tmp_169_cast, i12 2" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 242 'or' 'or_ln304_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln304_3 = zext i12 %or_ln304_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 243 'zext' 'zext_ln304_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%regions_min_0_addr_3 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 244 'getelementptr' 'regions_min_0_addr_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln304_8 = or i12 %tmp_171_cast, i12 2" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 245 'or' 'or_ln304_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln304_11 = zext i12 %or_ln304_8" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 246 'zext' 'zext_ln304_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%regions_min_1_addr_3 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_11" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 247 'getelementptr' 'regions_min_1_addr_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln304_15 = or i12 %tmp_173_cast, i12 2" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 248 'or' 'or_ln304_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln304_19 = zext i12 %or_ln304_15" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 249 'zext' 'zext_ln304_19' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%regions_max_0_addr_3 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_19" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 250 'getelementptr' 'regions_max_0_addr_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln304_22 = or i12 %tmp_175_cast, i12 2" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 251 'or' 'or_ln304_22' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln304_27 = zext i12 %or_ln304_22" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 252 'zext' 'zext_ln304_27' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%regions_max_1_addr_3 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_27" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 253 'getelementptr' 'regions_max_1_addr_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%or_ln299_1 = or i12 %tmp_177_cast, i12 2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 254 'or' 'or_ln299_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln299_2 = zext i12 %or_ln299_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 255 'zext' 'zext_ln299_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%regions_center_0_addr_3 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 256 'getelementptr' 'regions_center_0_addr_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln299_8 = or i12 %tmp_179_cast, i12 2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 257 'or' 'or_ln299_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln299_10 = zext i12 %or_ln299_8" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 258 'zext' 'zext_ln299_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%regions_center_1_addr_3 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_10" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 259 'getelementptr' 'regions_center_1_addr_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%or_ln305_1 = or i12 %tmp_181_cast, i12 2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 260 'or' 'or_ln305_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln305_3 = zext i12 %or_ln305_1" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 261 'zext' 'zext_ln305_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%regions_min_0_addr_6 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_3" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 262 'getelementptr' 'regions_min_0_addr_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%or_ln305_8 = or i12 %tmp_183_cast, i12 2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 263 'or' 'or_ln305_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln305_11 = zext i12 %or_ln305_8" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 264 'zext' 'zext_ln305_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%regions_min_1_addr_6 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_11" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 265 'getelementptr' 'regions_min_1_addr_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln305_15 = or i12 %tmp_185_cast, i12 2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 266 'or' 'or_ln305_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln305_19 = zext i12 %or_ln305_15" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 267 'zext' 'zext_ln305_19' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%regions_max_0_addr_6 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_19" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 268 'getelementptr' 'regions_max_0_addr_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%or_ln305_22 = or i12 %tmp_187_cast, i12 2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 269 'or' 'or_ln305_22' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln305_27 = zext i12 %or_ln305_22" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 270 'zext' 'zext_ln305_27' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%regions_max_1_addr_6 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_27" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 271 'getelementptr' 'regions_max_1_addr_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%or_ln299_15 = or i12 %tmp_189_cast, i12 2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 272 'or' 'or_ln299_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln299_18 = zext i12 %or_ln299_15" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 273 'zext' 'zext_ln299_18' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%regions_center_0_addr_6 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_18" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 274 'getelementptr' 'regions_center_0_addr_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%or_ln299_22 = or i12 %tmp_191_cast, i12 2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 275 'or' 'or_ln299_22' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln299_26 = zext i12 %or_ln299_22" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 276 'zext' 'zext_ln299_26' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%regions_center_1_addr_6 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_26" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 277 'getelementptr' 'regions_center_1_addr_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 278 [4/4] (10.5ns)   --->   "%d = fsub i32 %tmp_s, i32 %tmp_24" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 278 'fsub' 'd' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [4/4] (10.5ns)   --->   "%d1 = fsub i32 %tmp_25, i32 %tmp_26" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 279 'fsub' 'd1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [4/4] (10.5ns)   --->   "%d2 = fsub i32 %tmp_27, i32 %tmp_28" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 280 'fsub' 'd2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln307 = bitcast i32 %tmp_26" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 281 'bitcast' 'bitcast_ln307' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 282 'partselect' 'tmp_17' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln307 = trunc i32 %bitcast_ln307" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 283 'trunc' 'trunc_ln307' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln307_1 = bitcast i32 %tmp_28" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 284 'bitcast' 'bitcast_ln307_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 285 'partselect' 'tmp_18' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln307_1 = trunc i32 %bitcast_ln307_1" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 286 'trunc' 'trunc_ln307_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (1.55ns)   --->   "%icmp_ln307 = icmp_ne  i8 %tmp_17, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 287 'icmp' 'icmp_ln307' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (2.44ns)   --->   "%icmp_ln307_1 = icmp_eq  i23 %trunc_ln307, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 288 'icmp' 'icmp_ln307_1' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_1)   --->   "%or_ln307 = or i1 %icmp_ln307_1, i1 %icmp_ln307" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 289 'or' 'or_ln307' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (1.55ns)   --->   "%icmp_ln307_2 = icmp_ne  i8 %tmp_18, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 290 'icmp' 'icmp_ln307_2' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (2.44ns)   --->   "%icmp_ln307_3 = icmp_eq  i23 %trunc_ln307_1, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 291 'icmp' 'icmp_ln307_3' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_1)   --->   "%or_ln307_1 = or i1 %icmp_ln307_3, i1 %icmp_ln307_2" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 292 'or' 'or_ln307_1' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_1)   --->   "%and_ln307 = and i1 %or_ln307, i1 %or_ln307_1" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 293 'and' 'and_ln307' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp_olt  i32 %tmp_26, i32 %tmp_28" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 294 'fcmp' 'tmp_19' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln307_1 = and i1 %and_ln307, i1 %tmp_19" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 295 'and' 'and_ln307_1' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [4/4] (10.5ns)   --->   "%sub = fsub i32 %tmp_28, i32 %tmp_26" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 296 'fsub' 'sub' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 297 [4/4] (10.5ns)   --->   "%sub2 = fsub i32 %tmp_26, i32 %tmp_28" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 297 'fsub' 'sub2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/2] (3.25ns)   --->   "%regions_center_0_load_2 = load i12 %regions_center_0_addr_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 298 'load' 'regions_center_0_load_2' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 299 [1/2] (3.25ns)   --->   "%regions_center_1_load_2 = load i12 %regions_center_1_addr_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 299 'load' 'regions_center_1_load_2' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 300 [1/1] (1.58ns)   --->   "%tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_2, i32 %regions_center_1_load_2, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 300 'mux' 'tmp_29' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/2] (3.25ns)   --->   "%regions_center_0_load_3 = load i12 %regions_center_0_addr_4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 301 'load' 'regions_center_0_load_3' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 302 [1/2] (3.25ns)   --->   "%regions_center_1_load_3 = load i12 %regions_center_1_addr_4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 302 'load' 'regions_center_1_load_3' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 303 [1/1] (1.58ns)   --->   "%tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_3, i32 %regions_center_1_load_3, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 303 'mux' 'tmp_30' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/2] (3.25ns)   --->   "%regions_max_0_load_2 = load i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 304 'load' 'regions_max_0_load_2' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 305 [1/2] (3.25ns)   --->   "%regions_max_1_load_2 = load i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 305 'load' 'regions_max_1_load_2' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 306 [1/1] (1.58ns)   --->   "%tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_2, i32 %regions_max_1_load_2, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 306 'mux' 'tmp_31' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/2] (3.25ns)   --->   "%regions_min_0_load_2 = load i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 307 'load' 'regions_min_0_load_2' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 308 [1/2] (3.25ns)   --->   "%regions_min_1_load_2 = load i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 308 'load' 'regions_min_1_load_2' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 309 [1/1] (1.58ns)   --->   "%tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_2, i32 %regions_min_1_load_2, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 309 'mux' 'tmp_32' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/2] (3.25ns)   --->   "%regions_max_0_load_3 = load i12 %regions_max_0_addr_4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 310 'load' 'regions_max_0_load_3' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 311 [1/2] (3.25ns)   --->   "%regions_max_1_load_3 = load i12 %regions_max_1_addr_4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 311 'load' 'regions_max_1_load_3' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 312 [1/1] (1.58ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_3, i32 %regions_max_1_load_3, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 312 'mux' 'tmp_33' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/2] (3.25ns)   --->   "%regions_min_0_load_3 = load i12 %regions_min_0_addr_4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 313 'load' 'regions_min_0_load_3' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 314 [1/2] (3.25ns)   --->   "%regions_min_1_load_3 = load i12 %regions_min_1_addr_4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 314 'load' 'regions_min_1_load_3' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 315 [1/1] (1.58ns)   --->   "%tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_3, i32 %regions_min_1_load_3, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 315 'mux' 'tmp_34' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [2/2] (5.43ns)   --->   "%tmp_75 = fcmp_olt  i32 %tmp_32, i32 %tmp_34" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 316 'fcmp' 'tmp_75' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [2/2] (3.25ns)   --->   "%regions_center_0_load_4 = load i12 %regions_center_0_addr_3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 317 'load' 'regions_center_0_load_4' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 318 [2/2] (3.25ns)   --->   "%regions_center_1_load_4 = load i12 %regions_center_1_addr_3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 318 'load' 'regions_center_1_load_4' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 319 [2/2] (3.25ns)   --->   "%regions_center_0_load_5 = load i12 %regions_center_0_addr_6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 319 'load' 'regions_center_0_load_5' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 320 [2/2] (3.25ns)   --->   "%regions_center_1_load_5 = load i12 %regions_center_1_addr_6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 320 'load' 'regions_center_1_load_5' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 321 [2/2] (3.25ns)   --->   "%regions_max_0_load_4 = load i12 %regions_max_0_addr_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 321 'load' 'regions_max_0_load_4' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 322 [2/2] (3.25ns)   --->   "%regions_max_1_load_4 = load i12 %regions_max_1_addr_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 322 'load' 'regions_max_1_load_4' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 323 [2/2] (3.25ns)   --->   "%regions_min_0_load_4 = load i12 %regions_min_0_addr_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 323 'load' 'regions_min_0_load_4' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 324 [2/2] (3.25ns)   --->   "%regions_min_1_load_4 = load i12 %regions_min_1_addr_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 324 'load' 'regions_min_1_load_4' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 325 [2/2] (3.25ns)   --->   "%regions_max_0_load_5 = load i12 %regions_max_0_addr_6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 325 'load' 'regions_max_0_load_5' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 326 [2/2] (3.25ns)   --->   "%regions_max_1_load_5 = load i12 %regions_max_1_addr_6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 326 'load' 'regions_max_1_load_5' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 327 [2/2] (3.25ns)   --->   "%regions_min_0_load_5 = load i12 %regions_min_0_addr_6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 327 'load' 'regions_min_0_load_5' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 328 [2/2] (3.25ns)   --->   "%regions_min_1_load_5 = load i12 %regions_min_1_addr_6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 328 'load' 'regions_min_1_load_5' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%or_ln304_2 = or i12 %tmp_169_cast, i12 3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 329 'or' 'or_ln304_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln304_4 = zext i12 %or_ln304_2" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 330 'zext' 'zext_ln304_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%regions_min_0_addr_5 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 331 'getelementptr' 'regions_min_0_addr_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%or_ln304_9 = or i12 %tmp_171_cast, i12 3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 332 'or' 'or_ln304_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln304_12 = zext i12 %or_ln304_9" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 333 'zext' 'zext_ln304_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%regions_min_1_addr_5 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_12" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 334 'getelementptr' 'regions_min_1_addr_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln304_16 = or i12 %tmp_173_cast, i12 3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 335 'or' 'or_ln304_16' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln304_20 = zext i12 %or_ln304_16" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 336 'zext' 'zext_ln304_20' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%regions_max_0_addr_5 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_20" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 337 'getelementptr' 'regions_max_0_addr_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%or_ln304_23 = or i12 %tmp_175_cast, i12 3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 338 'or' 'or_ln304_23' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln304_28 = zext i12 %or_ln304_23" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 339 'zext' 'zext_ln304_28' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%regions_max_1_addr_5 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_28" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 340 'getelementptr' 'regions_max_1_addr_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln299_2 = or i12 %tmp_177_cast, i12 3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 341 'or' 'or_ln299_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln299_3 = zext i12 %or_ln299_2" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 342 'zext' 'zext_ln299_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%regions_center_0_addr_5 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 343 'getelementptr' 'regions_center_0_addr_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%or_ln299_9 = or i12 %tmp_179_cast, i12 3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 344 'or' 'or_ln299_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln299_11 = zext i12 %or_ln299_9" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 345 'zext' 'zext_ln299_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%regions_center_1_addr_5 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_11" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 346 'getelementptr' 'regions_center_1_addr_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%or_ln305_2 = or i12 %tmp_181_cast, i12 3" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 347 'or' 'or_ln305_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln305_4 = zext i12 %or_ln305_2" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 348 'zext' 'zext_ln305_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%regions_min_0_addr_8 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 349 'getelementptr' 'regions_min_0_addr_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln305_9 = or i12 %tmp_183_cast, i12 3" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 350 'or' 'or_ln305_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln305_12 = zext i12 %or_ln305_9" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 351 'zext' 'zext_ln305_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%regions_min_1_addr_8 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_12" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 352 'getelementptr' 'regions_min_1_addr_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln305_16 = or i12 %tmp_185_cast, i12 3" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 353 'or' 'or_ln305_16' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln305_20 = zext i12 %or_ln305_16" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 354 'zext' 'zext_ln305_20' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%regions_max_0_addr_8 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_20" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 355 'getelementptr' 'regions_max_0_addr_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln305_23 = or i12 %tmp_187_cast, i12 3" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 356 'or' 'or_ln305_23' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln305_28 = zext i12 %or_ln305_23" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 357 'zext' 'zext_ln305_28' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%regions_max_1_addr_8 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_28" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 358 'getelementptr' 'regions_max_1_addr_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%or_ln299_16 = or i12 %tmp_189_cast, i12 3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 359 'or' 'or_ln299_16' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln299_19 = zext i12 %or_ln299_16" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 360 'zext' 'zext_ln299_19' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%regions_center_0_addr_8 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_19" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 361 'getelementptr' 'regions_center_0_addr_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln299_23 = or i12 %tmp_191_cast, i12 3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 362 'or' 'or_ln299_23' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln299_27 = zext i12 %or_ln299_23" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 363 'zext' 'zext_ln299_27' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%regions_center_1_addr_8 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_27" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 364 'getelementptr' 'regions_center_1_addr_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 365 [3/4] (10.5ns)   --->   "%d = fsub i32 %tmp_s, i32 %tmp_24" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 365 'fsub' 'd' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 366 [3/4] (10.5ns)   --->   "%d1 = fsub i32 %tmp_25, i32 %tmp_26" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 366 'fsub' 'd1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 367 [3/4] (10.5ns)   --->   "%d2 = fsub i32 %tmp_27, i32 %tmp_28" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 367 'fsub' 'd2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 368 [3/4] (10.5ns)   --->   "%sub = fsub i32 %tmp_28, i32 %tmp_26" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 368 'fsub' 'sub' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 369 [3/4] (10.5ns)   --->   "%sub2 = fsub i32 %tmp_26, i32 %tmp_28" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 369 'fsub' 'sub2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [4/4] (10.5ns)   --->   "%d_1 = fsub i32 %tmp_29, i32 %tmp_30" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 370 'fsub' 'd_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 371 [4/4] (10.5ns)   --->   "%d1_1 = fsub i32 %tmp_31, i32 %tmp_32" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 371 'fsub' 'd1_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 372 [4/4] (10.5ns)   --->   "%d2_1 = fsub i32 %tmp_33, i32 %tmp_34" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 372 'fsub' 'd2_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%bitcast_ln307_2 = bitcast i32 %tmp_32" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 373 'bitcast' 'bitcast_ln307_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 374 'partselect' 'tmp_22' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln307_2 = trunc i32 %bitcast_ln307_2" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 375 'trunc' 'trunc_ln307_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln307_3 = bitcast i32 %tmp_34" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 376 'bitcast' 'bitcast_ln307_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 377 'partselect' 'tmp_23' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln307_3 = trunc i32 %bitcast_ln307_3" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 378 'trunc' 'trunc_ln307_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (1.55ns)   --->   "%icmp_ln307_4 = icmp_ne  i8 %tmp_22, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 379 'icmp' 'icmp_ln307_4' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 380 [1/1] (2.44ns)   --->   "%icmp_ln307_5 = icmp_eq  i23 %trunc_ln307_2, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 380 'icmp' 'icmp_ln307_5' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_3)   --->   "%or_ln307_2 = or i1 %icmp_ln307_5, i1 %icmp_ln307_4" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 381 'or' 'or_ln307_2' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (1.55ns)   --->   "%icmp_ln307_6 = icmp_ne  i8 %tmp_23, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 382 'icmp' 'icmp_ln307_6' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 383 [1/1] (2.44ns)   --->   "%icmp_ln307_7 = icmp_eq  i23 %trunc_ln307_3, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 383 'icmp' 'icmp_ln307_7' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_3)   --->   "%or_ln307_3 = or i1 %icmp_ln307_7, i1 %icmp_ln307_6" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 384 'or' 'or_ln307_3' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 385 [1/2] (5.43ns)   --->   "%tmp_75 = fcmp_olt  i32 %tmp_32, i32 %tmp_34" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 385 'fcmp' 'tmp_75' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_3)   --->   "%and_ln307_2 = and i1 %tmp_75, i1 %or_ln307_2" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 386 'and' 'and_ln307_2' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln307_3 = and i1 %and_ln307_2, i1 %or_ln307_3" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 387 'and' 'and_ln307_3' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 388 [4/4] (10.5ns)   --->   "%sub71_1 = fsub i32 %tmp_34, i32 %tmp_32" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 388 'fsub' 'sub71_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 389 [4/4] (10.5ns)   --->   "%sub83_1 = fsub i32 %tmp_32, i32 %tmp_34" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 389 'fsub' 'sub83_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 390 [1/2] (3.25ns)   --->   "%regions_center_0_load_4 = load i12 %regions_center_0_addr_3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 390 'load' 'regions_center_0_load_4' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 391 [1/2] (3.25ns)   --->   "%regions_center_1_load_4 = load i12 %regions_center_1_addr_3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 391 'load' 'regions_center_1_load_4' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 392 [1/1] (1.58ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_4, i32 %regions_center_1_load_4, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 392 'mux' 'tmp_35' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 393 [1/2] (3.25ns)   --->   "%regions_center_0_load_5 = load i12 %regions_center_0_addr_6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 393 'load' 'regions_center_0_load_5' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 394 [1/2] (3.25ns)   --->   "%regions_center_1_load_5 = load i12 %regions_center_1_addr_6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 394 'load' 'regions_center_1_load_5' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 395 [1/1] (1.58ns)   --->   "%tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_5, i32 %regions_center_1_load_5, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 395 'mux' 'tmp_36' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 396 [1/2] (3.25ns)   --->   "%regions_max_0_load_4 = load i12 %regions_max_0_addr_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 396 'load' 'regions_max_0_load_4' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 397 [1/2] (3.25ns)   --->   "%regions_max_1_load_4 = load i12 %regions_max_1_addr_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 397 'load' 'regions_max_1_load_4' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 398 [1/1] (1.58ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_4, i32 %regions_max_1_load_4, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 398 'mux' 'tmp_37' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 399 [1/2] (3.25ns)   --->   "%regions_min_0_load_4 = load i12 %regions_min_0_addr_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 399 'load' 'regions_min_0_load_4' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 400 [1/2] (3.25ns)   --->   "%regions_min_1_load_4 = load i12 %regions_min_1_addr_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 400 'load' 'regions_min_1_load_4' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 401 [1/1] (1.58ns)   --->   "%tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_4, i32 %regions_min_1_load_4, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 401 'mux' 'tmp_38' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [1/2] (3.25ns)   --->   "%regions_max_0_load_5 = load i12 %regions_max_0_addr_6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 402 'load' 'regions_max_0_load_5' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 403 [1/2] (3.25ns)   --->   "%regions_max_1_load_5 = load i12 %regions_max_1_addr_6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 403 'load' 'regions_max_1_load_5' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 404 [1/1] (1.58ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_5, i32 %regions_max_1_load_5, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 404 'mux' 'tmp_39' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/2] (3.25ns)   --->   "%regions_min_0_load_5 = load i12 %regions_min_0_addr_6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 405 'load' 'regions_min_0_load_5' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 406 [1/2] (3.25ns)   --->   "%regions_min_1_load_5 = load i12 %regions_min_1_addr_6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 406 'load' 'regions_min_1_load_5' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 407 [1/1] (1.58ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_5, i32 %regions_min_1_load_5, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 407 'mux' 'tmp_40' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 408 [2/2] (5.43ns)   --->   "%tmp_80 = fcmp_olt  i32 %tmp_38, i32 %tmp_40" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 408 'fcmp' 'tmp_80' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [2/2] (3.25ns)   --->   "%regions_center_0_load_6 = load i12 %regions_center_0_addr_5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 409 'load' 'regions_center_0_load_6' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 410 [2/2] (3.25ns)   --->   "%regions_center_1_load_6 = load i12 %regions_center_1_addr_5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 410 'load' 'regions_center_1_load_6' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 411 [2/2] (3.25ns)   --->   "%regions_center_0_load_7 = load i12 %regions_center_0_addr_8" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 411 'load' 'regions_center_0_load_7' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 412 [2/2] (3.25ns)   --->   "%regions_center_1_load_7 = load i12 %regions_center_1_addr_8" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 412 'load' 'regions_center_1_load_7' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 413 [2/2] (3.25ns)   --->   "%regions_max_0_load_6 = load i12 %regions_max_0_addr_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 413 'load' 'regions_max_0_load_6' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 414 [2/2] (3.25ns)   --->   "%regions_max_1_load_6 = load i12 %regions_max_1_addr_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 414 'load' 'regions_max_1_load_6' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 415 [2/2] (3.25ns)   --->   "%regions_min_0_load_6 = load i12 %regions_min_0_addr_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 415 'load' 'regions_min_0_load_6' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 416 [2/2] (3.25ns)   --->   "%regions_min_1_load_6 = load i12 %regions_min_1_addr_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 416 'load' 'regions_min_1_load_6' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 417 [2/2] (3.25ns)   --->   "%regions_max_0_load_7 = load i12 %regions_max_0_addr_8" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 417 'load' 'regions_max_0_load_7' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 418 [2/2] (3.25ns)   --->   "%regions_max_1_load_7 = load i12 %regions_max_1_addr_8" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 418 'load' 'regions_max_1_load_7' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 419 [2/2] (3.25ns)   --->   "%regions_min_0_load_7 = load i12 %regions_min_0_addr_8" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 419 'load' 'regions_min_0_load_7' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 420 [2/2] (3.25ns)   --->   "%regions_min_1_load_7 = load i12 %regions_min_1_addr_8" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 420 'load' 'regions_min_1_load_7' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln304_3 = or i12 %tmp_169_cast, i12 4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 421 'or' 'or_ln304_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln304_5 = zext i12 %or_ln304_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 422 'zext' 'zext_ln304_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%regions_min_0_addr_7 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 423 'getelementptr' 'regions_min_0_addr_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%or_ln304_10 = or i12 %tmp_171_cast, i12 4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 424 'or' 'or_ln304_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln304_13 = zext i12 %or_ln304_10" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 425 'zext' 'zext_ln304_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%regions_min_1_addr_7 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_13" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 426 'getelementptr' 'regions_min_1_addr_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%or_ln304_17 = or i12 %tmp_173_cast, i12 4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 427 'or' 'or_ln304_17' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln304_21 = zext i12 %or_ln304_17" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 428 'zext' 'zext_ln304_21' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%regions_max_0_addr_7 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_21" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 429 'getelementptr' 'regions_max_0_addr_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%or_ln304_24 = or i12 %tmp_175_cast, i12 4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 430 'or' 'or_ln304_24' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln304_29 = zext i12 %or_ln304_24" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 431 'zext' 'zext_ln304_29' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%regions_max_1_addr_7 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_29" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 432 'getelementptr' 'regions_max_1_addr_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%or_ln299_3 = or i12 %tmp_177_cast, i12 4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 433 'or' 'or_ln299_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln299_4 = zext i12 %or_ln299_3" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 434 'zext' 'zext_ln299_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%regions_center_0_addr_7 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 435 'getelementptr' 'regions_center_0_addr_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%or_ln299_10 = or i12 %tmp_179_cast, i12 4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 436 'or' 'or_ln299_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln299_12 = zext i12 %or_ln299_10" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 437 'zext' 'zext_ln299_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%regions_center_1_addr_7 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_12" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 438 'getelementptr' 'regions_center_1_addr_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%or_ln305_3 = or i12 %tmp_181_cast, i12 4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 439 'or' 'or_ln305_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln305_5 = zext i12 %or_ln305_3" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 440 'zext' 'zext_ln305_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%regions_min_0_addr_10 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_5" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 441 'getelementptr' 'regions_min_0_addr_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%or_ln305_10 = or i12 %tmp_183_cast, i12 4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 442 'or' 'or_ln305_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln305_13 = zext i12 %or_ln305_10" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 443 'zext' 'zext_ln305_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%regions_min_1_addr_10 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_13" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 444 'getelementptr' 'regions_min_1_addr_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%or_ln305_17 = or i12 %tmp_185_cast, i12 4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 445 'or' 'or_ln305_17' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln305_21 = zext i12 %or_ln305_17" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 446 'zext' 'zext_ln305_21' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%regions_max_0_addr_10 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_21" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 447 'getelementptr' 'regions_max_0_addr_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%or_ln305_24 = or i12 %tmp_187_cast, i12 4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 448 'or' 'or_ln305_24' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln305_29 = zext i12 %or_ln305_24" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 449 'zext' 'zext_ln305_29' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%regions_max_1_addr_10 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_29" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 450 'getelementptr' 'regions_max_1_addr_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%or_ln299_17 = or i12 %tmp_189_cast, i12 4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 451 'or' 'or_ln299_17' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln299_20 = zext i12 %or_ln299_17" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 452 'zext' 'zext_ln299_20' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%regions_center_0_addr_10 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_20" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 453 'getelementptr' 'regions_center_0_addr_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (0.00ns)   --->   "%or_ln299_24 = or i12 %tmp_191_cast, i12 4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 454 'or' 'or_ln299_24' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln299_28 = zext i12 %or_ln299_24" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 455 'zext' 'zext_ln299_28' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%regions_center_1_addr_10 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_28" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 456 'getelementptr' 'regions_center_1_addr_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 457 [2/4] (10.5ns)   --->   "%d = fsub i32 %tmp_s, i32 %tmp_24" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 457 'fsub' 'd' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 458 [2/4] (10.5ns)   --->   "%d1 = fsub i32 %tmp_25, i32 %tmp_26" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 458 'fsub' 'd1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [2/4] (10.5ns)   --->   "%d2 = fsub i32 %tmp_27, i32 %tmp_28" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 459 'fsub' 'd2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 460 [2/4] (10.5ns)   --->   "%sub = fsub i32 %tmp_28, i32 %tmp_26" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 460 'fsub' 'sub' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 461 [2/4] (10.5ns)   --->   "%sub2 = fsub i32 %tmp_26, i32 %tmp_28" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 461 'fsub' 'sub2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 462 [3/4] (10.5ns)   --->   "%d_1 = fsub i32 %tmp_29, i32 %tmp_30" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 462 'fsub' 'd_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 463 [3/4] (10.5ns)   --->   "%d1_1 = fsub i32 %tmp_31, i32 %tmp_32" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 463 'fsub' 'd1_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 464 [3/4] (10.5ns)   --->   "%d2_1 = fsub i32 %tmp_33, i32 %tmp_34" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 464 'fsub' 'd2_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [3/4] (10.5ns)   --->   "%sub71_1 = fsub i32 %tmp_34, i32 %tmp_32" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 465 'fsub' 'sub71_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 466 [3/4] (10.5ns)   --->   "%sub83_1 = fsub i32 %tmp_32, i32 %tmp_34" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 466 'fsub' 'sub83_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 467 [4/4] (10.5ns)   --->   "%d_2 = fsub i32 %tmp_35, i32 %tmp_36" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 467 'fsub' 'd_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 468 [4/4] (10.5ns)   --->   "%d1_2 = fsub i32 %tmp_37, i32 %tmp_38" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 468 'fsub' 'd1_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 469 [4/4] (10.5ns)   --->   "%d2_2 = fsub i32 %tmp_39, i32 %tmp_40" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 469 'fsub' 'd2_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%bitcast_ln307_4 = bitcast i32 %tmp_38" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 470 'bitcast' 'bitcast_ln307_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 471 'partselect' 'tmp_78' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln307_4 = trunc i32 %bitcast_ln307_4" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 472 'trunc' 'trunc_ln307_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (0.00ns)   --->   "%bitcast_ln307_5 = bitcast i32 %tmp_40" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 473 'bitcast' 'bitcast_ln307_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 474 'partselect' 'tmp_79' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln307_5 = trunc i32 %bitcast_ln307_5" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 475 'trunc' 'trunc_ln307_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_6 : Operation 476 [1/1] (1.55ns)   --->   "%icmp_ln307_8 = icmp_ne  i8 %tmp_78, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 476 'icmp' 'icmp_ln307_8' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 477 [1/1] (2.44ns)   --->   "%icmp_ln307_9 = icmp_eq  i23 %trunc_ln307_4, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 477 'icmp' 'icmp_ln307_9' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_5)   --->   "%or_ln307_4 = or i1 %icmp_ln307_9, i1 %icmp_ln307_8" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 478 'or' 'or_ln307_4' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 479 [1/1] (1.55ns)   --->   "%icmp_ln307_10 = icmp_ne  i8 %tmp_79, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 479 'icmp' 'icmp_ln307_10' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 480 [1/1] (2.44ns)   --->   "%icmp_ln307_11 = icmp_eq  i23 %trunc_ln307_5, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 480 'icmp' 'icmp_ln307_11' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_5)   --->   "%or_ln307_5 = or i1 %icmp_ln307_11, i1 %icmp_ln307_10" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 481 'or' 'or_ln307_5' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 482 [1/2] (5.43ns)   --->   "%tmp_80 = fcmp_olt  i32 %tmp_38, i32 %tmp_40" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 482 'fcmp' 'tmp_80' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_5)   --->   "%and_ln307_4 = and i1 %tmp_80, i1 %or_ln307_4" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 483 'and' 'and_ln307_4' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 484 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln307_5 = and i1 %and_ln307_4, i1 %or_ln307_5" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 484 'and' 'and_ln307_5' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 485 [4/4] (10.5ns)   --->   "%sub71_2 = fsub i32 %tmp_40, i32 %tmp_38" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 485 'fsub' 'sub71_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 486 [4/4] (10.5ns)   --->   "%sub83_2 = fsub i32 %tmp_38, i32 %tmp_40" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 486 'fsub' 'sub83_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 487 [1/2] (3.25ns)   --->   "%regions_center_0_load_6 = load i12 %regions_center_0_addr_5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 487 'load' 'regions_center_0_load_6' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 488 [1/2] (3.25ns)   --->   "%regions_center_1_load_6 = load i12 %regions_center_1_addr_5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 488 'load' 'regions_center_1_load_6' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 489 [1/1] (1.58ns)   --->   "%tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_6, i32 %regions_center_1_load_6, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 489 'mux' 'tmp_41' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 490 [1/2] (3.25ns)   --->   "%regions_center_0_load_7 = load i12 %regions_center_0_addr_8" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 490 'load' 'regions_center_0_load_7' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 491 [1/2] (3.25ns)   --->   "%regions_center_1_load_7 = load i12 %regions_center_1_addr_8" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 491 'load' 'regions_center_1_load_7' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 492 [1/1] (1.58ns)   --->   "%tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_7, i32 %regions_center_1_load_7, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 492 'mux' 'tmp_42' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 493 [1/2] (3.25ns)   --->   "%regions_max_0_load_6 = load i12 %regions_max_0_addr_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 493 'load' 'regions_max_0_load_6' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 494 [1/2] (3.25ns)   --->   "%regions_max_1_load_6 = load i12 %regions_max_1_addr_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 494 'load' 'regions_max_1_load_6' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 495 [1/1] (1.58ns)   --->   "%tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_6, i32 %regions_max_1_load_6, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 495 'mux' 'tmp_43' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 496 [1/2] (3.25ns)   --->   "%regions_min_0_load_6 = load i12 %regions_min_0_addr_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 496 'load' 'regions_min_0_load_6' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 497 [1/2] (3.25ns)   --->   "%regions_min_1_load_6 = load i12 %regions_min_1_addr_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 497 'load' 'regions_min_1_load_6' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 498 [1/1] (1.58ns)   --->   "%tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_6, i32 %regions_min_1_load_6, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 498 'mux' 'tmp_44' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 499 [1/2] (3.25ns)   --->   "%regions_max_0_load_7 = load i12 %regions_max_0_addr_8" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 499 'load' 'regions_max_0_load_7' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 500 [1/2] (3.25ns)   --->   "%regions_max_1_load_7 = load i12 %regions_max_1_addr_8" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 500 'load' 'regions_max_1_load_7' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 501 [1/1] (1.58ns)   --->   "%tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_7, i32 %regions_max_1_load_7, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 501 'mux' 'tmp_45' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 502 [1/2] (3.25ns)   --->   "%regions_min_0_load_7 = load i12 %regions_min_0_addr_8" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 502 'load' 'regions_min_0_load_7' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 503 [1/2] (3.25ns)   --->   "%regions_min_1_load_7 = load i12 %regions_min_1_addr_8" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 503 'load' 'regions_min_1_load_7' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 504 [1/1] (1.58ns)   --->   "%tmp_46 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_7, i32 %regions_min_1_load_7, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 504 'mux' 'tmp_46' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [2/2] (5.43ns)   --->   "%tmp_85 = fcmp_olt  i32 %tmp_44, i32 %tmp_46" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 505 'fcmp' 'tmp_85' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 506 [2/2] (3.25ns)   --->   "%regions_center_0_load_8 = load i12 %regions_center_0_addr_7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 506 'load' 'regions_center_0_load_8' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 507 [2/2] (3.25ns)   --->   "%regions_center_1_load_8 = load i12 %regions_center_1_addr_7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 507 'load' 'regions_center_1_load_8' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 508 [2/2] (3.25ns)   --->   "%regions_center_0_load_9 = load i12 %regions_center_0_addr_10" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 508 'load' 'regions_center_0_load_9' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 509 [2/2] (3.25ns)   --->   "%regions_center_1_load_9 = load i12 %regions_center_1_addr_10" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 509 'load' 'regions_center_1_load_9' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 510 [2/2] (3.25ns)   --->   "%regions_max_0_load_8 = load i12 %regions_max_0_addr_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 510 'load' 'regions_max_0_load_8' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 511 [2/2] (3.25ns)   --->   "%regions_max_1_load_8 = load i12 %regions_max_1_addr_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 511 'load' 'regions_max_1_load_8' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 512 [2/2] (3.25ns)   --->   "%regions_min_0_load_8 = load i12 %regions_min_0_addr_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 512 'load' 'regions_min_0_load_8' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 513 [2/2] (3.25ns)   --->   "%regions_min_1_load_8 = load i12 %regions_min_1_addr_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 513 'load' 'regions_min_1_load_8' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 514 [2/2] (3.25ns)   --->   "%regions_max_0_load_9 = load i12 %regions_max_0_addr_10" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 514 'load' 'regions_max_0_load_9' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 515 [2/2] (3.25ns)   --->   "%regions_max_1_load_9 = load i12 %regions_max_1_addr_10" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 515 'load' 'regions_max_1_load_9' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 516 [2/2] (3.25ns)   --->   "%regions_min_0_load_9 = load i12 %regions_min_0_addr_10" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 516 'load' 'regions_min_0_load_9' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 517 [2/2] (3.25ns)   --->   "%regions_min_1_load_9 = load i12 %regions_min_1_addr_10" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 517 'load' 'regions_min_1_load_9' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 518 [1/1] (0.00ns)   --->   "%or_ln304_4 = or i12 %tmp_169_cast, i12 5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 518 'or' 'or_ln304_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln304_6 = zext i12 %or_ln304_4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 519 'zext' 'zext_ln304_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 520 [1/1] (0.00ns)   --->   "%regions_min_0_addr_9 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_6" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 520 'getelementptr' 'regions_min_0_addr_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%or_ln304_11 = or i12 %tmp_171_cast, i12 5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 521 'or' 'or_ln304_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln304_14 = zext i12 %or_ln304_11" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 522 'zext' 'zext_ln304_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (0.00ns)   --->   "%regions_min_1_addr_9 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_14" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 523 'getelementptr' 'regions_min_1_addr_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%or_ln304_18 = or i12 %tmp_173_cast, i12 5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 524 'or' 'or_ln304_18' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln304_22 = zext i12 %or_ln304_18" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 525 'zext' 'zext_ln304_22' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%regions_max_0_addr_9 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_22" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 526 'getelementptr' 'regions_max_0_addr_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%or_ln304_25 = or i12 %tmp_175_cast, i12 5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 527 'or' 'or_ln304_25' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln304_30 = zext i12 %or_ln304_25" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 528 'zext' 'zext_ln304_30' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 529 [1/1] (0.00ns)   --->   "%regions_max_1_addr_9 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_30" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 529 'getelementptr' 'regions_max_1_addr_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 530 [1/1] (0.00ns)   --->   "%or_ln299_4 = or i12 %tmp_177_cast, i12 5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 530 'or' 'or_ln299_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln299_5 = zext i12 %or_ln299_4" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 531 'zext' 'zext_ln299_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 532 [1/1] (0.00ns)   --->   "%regions_center_0_addr_9 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 532 'getelementptr' 'regions_center_0_addr_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 533 [1/1] (0.00ns)   --->   "%or_ln299_11 = or i12 %tmp_179_cast, i12 5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 533 'or' 'or_ln299_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln299_13 = zext i12 %or_ln299_11" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 534 'zext' 'zext_ln299_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 535 [1/1] (0.00ns)   --->   "%regions_center_1_addr_9 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_13" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 535 'getelementptr' 'regions_center_1_addr_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 536 [1/1] (0.00ns)   --->   "%or_ln305_4 = or i12 %tmp_181_cast, i12 5" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 536 'or' 'or_ln305_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln305_6 = zext i12 %or_ln305_4" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 537 'zext' 'zext_ln305_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 538 [1/1] (0.00ns)   --->   "%regions_min_0_addr_12 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 538 'getelementptr' 'regions_min_0_addr_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 539 [1/1] (0.00ns)   --->   "%or_ln305_11 = or i12 %tmp_183_cast, i12 5" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 539 'or' 'or_ln305_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln305_14 = zext i12 %or_ln305_11" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 540 'zext' 'zext_ln305_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 541 [1/1] (0.00ns)   --->   "%regions_min_1_addr_12 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_14" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 541 'getelementptr' 'regions_min_1_addr_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%or_ln305_18 = or i12 %tmp_185_cast, i12 5" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 542 'or' 'or_ln305_18' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln305_22 = zext i12 %or_ln305_18" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 543 'zext' 'zext_ln305_22' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%regions_max_0_addr_12 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_22" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 544 'getelementptr' 'regions_max_0_addr_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (0.00ns)   --->   "%or_ln305_25 = or i12 %tmp_187_cast, i12 5" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 545 'or' 'or_ln305_25' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln305_30 = zext i12 %or_ln305_25" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 546 'zext' 'zext_ln305_30' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 547 [1/1] (0.00ns)   --->   "%regions_max_1_addr_12 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_30" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 547 'getelementptr' 'regions_max_1_addr_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln299_18 = or i12 %tmp_189_cast, i12 5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 548 'or' 'or_ln299_18' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln299_21 = zext i12 %or_ln299_18" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 549 'zext' 'zext_ln299_21' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 550 [1/1] (0.00ns)   --->   "%regions_center_0_addr_12 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_21" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 550 'getelementptr' 'regions_center_0_addr_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 551 [1/1] (0.00ns)   --->   "%or_ln299_25 = or i12 %tmp_191_cast, i12 5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 551 'or' 'or_ln299_25' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln299_29 = zext i12 %or_ln299_25" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 552 'zext' 'zext_ln299_29' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 553 [1/1] (0.00ns)   --->   "%regions_center_1_addr_12 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_29" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 553 'getelementptr' 'regions_center_1_addr_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 554 [1/4] (10.5ns)   --->   "%d = fsub i32 %tmp_s, i32 %tmp_24" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 554 'fsub' 'd' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 555 [1/4] (10.5ns)   --->   "%d1 = fsub i32 %tmp_25, i32 %tmp_26" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 555 'fsub' 'd1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 556 [1/4] (10.5ns)   --->   "%d2 = fsub i32 %tmp_27, i32 %tmp_28" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 556 'fsub' 'd2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 557 [1/4] (10.5ns)   --->   "%sub = fsub i32 %tmp_28, i32 %tmp_26" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 557 'fsub' 'sub' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 558 [1/4] (10.5ns)   --->   "%sub2 = fsub i32 %tmp_26, i32 %tmp_28" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 558 'fsub' 'sub2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 559 [2/4] (10.5ns)   --->   "%d_1 = fsub i32 %tmp_29, i32 %tmp_30" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 559 'fsub' 'd_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 560 [2/4] (10.5ns)   --->   "%d1_1 = fsub i32 %tmp_31, i32 %tmp_32" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 560 'fsub' 'd1_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 561 [2/4] (10.5ns)   --->   "%d2_1 = fsub i32 %tmp_33, i32 %tmp_34" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 561 'fsub' 'd2_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 562 [2/4] (10.5ns)   --->   "%sub71_1 = fsub i32 %tmp_34, i32 %tmp_32" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 562 'fsub' 'sub71_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 563 [2/4] (10.5ns)   --->   "%sub83_1 = fsub i32 %tmp_32, i32 %tmp_34" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 563 'fsub' 'sub83_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 564 [3/4] (10.5ns)   --->   "%d_2 = fsub i32 %tmp_35, i32 %tmp_36" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 564 'fsub' 'd_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 565 [3/4] (10.5ns)   --->   "%d1_2 = fsub i32 %tmp_37, i32 %tmp_38" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 565 'fsub' 'd1_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 566 [3/4] (10.5ns)   --->   "%d2_2 = fsub i32 %tmp_39, i32 %tmp_40" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 566 'fsub' 'd2_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 567 [3/4] (10.5ns)   --->   "%sub71_2 = fsub i32 %tmp_40, i32 %tmp_38" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 567 'fsub' 'sub71_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 568 [3/4] (10.5ns)   --->   "%sub83_2 = fsub i32 %tmp_38, i32 %tmp_40" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 568 'fsub' 'sub83_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 569 [4/4] (10.5ns)   --->   "%d_3 = fsub i32 %tmp_41, i32 %tmp_42" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 569 'fsub' 'd_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 570 [4/4] (10.5ns)   --->   "%d1_3 = fsub i32 %tmp_43, i32 %tmp_44" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 570 'fsub' 'd1_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 571 [4/4] (10.5ns)   --->   "%d2_3 = fsub i32 %tmp_45, i32 %tmp_46" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 571 'fsub' 'd2_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 572 [1/1] (0.00ns)   --->   "%bitcast_ln307_6 = bitcast i32 %tmp_44" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 572 'bitcast' 'bitcast_ln307_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 573 'partselect' 'tmp_83' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln307_6 = trunc i32 %bitcast_ln307_6" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 574 'trunc' 'trunc_ln307_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 575 [1/1] (0.00ns)   --->   "%bitcast_ln307_7 = bitcast i32 %tmp_46" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 575 'bitcast' 'bitcast_ln307_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 576 'partselect' 'tmp_84' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln307_7 = trunc i32 %bitcast_ln307_7" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 577 'trunc' 'trunc_ln307_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_7 : Operation 578 [1/1] (1.55ns)   --->   "%icmp_ln307_12 = icmp_ne  i8 %tmp_83, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 578 'icmp' 'icmp_ln307_12' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 579 [1/1] (2.44ns)   --->   "%icmp_ln307_13 = icmp_eq  i23 %trunc_ln307_6, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 579 'icmp' 'icmp_ln307_13' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_7)   --->   "%or_ln307_6 = or i1 %icmp_ln307_13, i1 %icmp_ln307_12" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 580 'or' 'or_ln307_6' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 581 [1/1] (1.55ns)   --->   "%icmp_ln307_14 = icmp_ne  i8 %tmp_84, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 581 'icmp' 'icmp_ln307_14' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 582 [1/1] (2.44ns)   --->   "%icmp_ln307_15 = icmp_eq  i23 %trunc_ln307_7, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 582 'icmp' 'icmp_ln307_15' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_7)   --->   "%or_ln307_7 = or i1 %icmp_ln307_15, i1 %icmp_ln307_14" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 583 'or' 'or_ln307_7' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_7)   --->   "%and_ln307_6 = and i1 %or_ln307_6, i1 %or_ln307_7" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 584 'and' 'and_ln307_6' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 585 [1/2] (5.43ns)   --->   "%tmp_85 = fcmp_olt  i32 %tmp_44, i32 %tmp_46" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 585 'fcmp' 'tmp_85' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 586 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln307_7 = and i1 %and_ln307_6, i1 %tmp_85" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 586 'and' 'and_ln307_7' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [4/4] (10.5ns)   --->   "%sub71_3 = fsub i32 %tmp_46, i32 %tmp_44" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 587 'fsub' 'sub71_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [4/4] (10.5ns)   --->   "%sub83_3 = fsub i32 %tmp_44, i32 %tmp_46" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 588 'fsub' 'sub83_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 589 [1/2] (3.25ns)   --->   "%regions_center_0_load_8 = load i12 %regions_center_0_addr_7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 589 'load' 'regions_center_0_load_8' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 590 [1/2] (3.25ns)   --->   "%regions_center_1_load_8 = load i12 %regions_center_1_addr_7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 590 'load' 'regions_center_1_load_8' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 591 [1/1] (1.58ns)   --->   "%tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_8, i32 %regions_center_1_load_8, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 591 'mux' 'tmp_47' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 592 [1/2] (3.25ns)   --->   "%regions_center_0_load_9 = load i12 %regions_center_0_addr_10" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 592 'load' 'regions_center_0_load_9' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 593 [1/2] (3.25ns)   --->   "%regions_center_1_load_9 = load i12 %regions_center_1_addr_10" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 593 'load' 'regions_center_1_load_9' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 594 [1/1] (1.58ns)   --->   "%tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_9, i32 %regions_center_1_load_9, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 594 'mux' 'tmp_48' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 595 [1/2] (3.25ns)   --->   "%regions_max_0_load_8 = load i12 %regions_max_0_addr_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 595 'load' 'regions_max_0_load_8' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 596 [1/2] (3.25ns)   --->   "%regions_max_1_load_8 = load i12 %regions_max_1_addr_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 596 'load' 'regions_max_1_load_8' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 597 [1/1] (1.58ns)   --->   "%tmp_49 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_8, i32 %regions_max_1_load_8, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 597 'mux' 'tmp_49' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 598 [1/2] (3.25ns)   --->   "%regions_min_0_load_8 = load i12 %regions_min_0_addr_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 598 'load' 'regions_min_0_load_8' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 599 [1/2] (3.25ns)   --->   "%regions_min_1_load_8 = load i12 %regions_min_1_addr_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 599 'load' 'regions_min_1_load_8' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 600 [1/1] (1.58ns)   --->   "%tmp_50 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_8, i32 %regions_min_1_load_8, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 600 'mux' 'tmp_50' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 601 [1/2] (3.25ns)   --->   "%regions_max_0_load_9 = load i12 %regions_max_0_addr_10" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 601 'load' 'regions_max_0_load_9' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 602 [1/2] (3.25ns)   --->   "%regions_max_1_load_9 = load i12 %regions_max_1_addr_10" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 602 'load' 'regions_max_1_load_9' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 603 [1/1] (1.58ns)   --->   "%tmp_51 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_9, i32 %regions_max_1_load_9, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 603 'mux' 'tmp_51' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 604 [1/2] (3.25ns)   --->   "%regions_min_0_load_9 = load i12 %regions_min_0_addr_10" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 604 'load' 'regions_min_0_load_9' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 605 [1/2] (3.25ns)   --->   "%regions_min_1_load_9 = load i12 %regions_min_1_addr_10" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 605 'load' 'regions_min_1_load_9' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 606 [1/1] (1.58ns)   --->   "%tmp_52 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_9, i32 %regions_min_1_load_9, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 606 'mux' 'tmp_52' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 607 [2/2] (5.43ns)   --->   "%tmp_90 = fcmp_olt  i32 %tmp_50, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 607 'fcmp' 'tmp_90' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 608 [2/2] (3.25ns)   --->   "%regions_center_0_load_10 = load i12 %regions_center_0_addr_9" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 608 'load' 'regions_center_0_load_10' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 609 [2/2] (3.25ns)   --->   "%regions_center_1_load_10 = load i12 %regions_center_1_addr_9" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 609 'load' 'regions_center_1_load_10' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 610 [2/2] (3.25ns)   --->   "%regions_center_0_load_11 = load i12 %regions_center_0_addr_12" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 610 'load' 'regions_center_0_load_11' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 611 [2/2] (3.25ns)   --->   "%regions_center_1_load_11 = load i12 %regions_center_1_addr_12" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 611 'load' 'regions_center_1_load_11' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 612 [2/2] (3.25ns)   --->   "%regions_max_0_load_10 = load i12 %regions_max_0_addr_9" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 612 'load' 'regions_max_0_load_10' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 613 [2/2] (3.25ns)   --->   "%regions_max_1_load_10 = load i12 %regions_max_1_addr_9" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 613 'load' 'regions_max_1_load_10' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 614 [2/2] (3.25ns)   --->   "%regions_min_0_load_10 = load i12 %regions_min_0_addr_9" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 614 'load' 'regions_min_0_load_10' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 615 [2/2] (3.25ns)   --->   "%regions_min_1_load_10 = load i12 %regions_min_1_addr_9" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 615 'load' 'regions_min_1_load_10' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 616 [2/2] (3.25ns)   --->   "%regions_max_0_load_11 = load i12 %regions_max_0_addr_12" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 616 'load' 'regions_max_0_load_11' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 617 [2/2] (3.25ns)   --->   "%regions_max_1_load_11 = load i12 %regions_max_1_addr_12" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 617 'load' 'regions_max_1_load_11' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 618 [2/2] (3.25ns)   --->   "%regions_min_0_load_11 = load i12 %regions_min_0_addr_12" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 618 'load' 'regions_min_0_load_11' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 619 [2/2] (3.25ns)   --->   "%regions_min_1_load_11 = load i12 %regions_min_1_addr_12" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 619 'load' 'regions_min_1_load_11' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 620 [1/1] (0.00ns)   --->   "%or_ln304_5 = or i12 %tmp_169_cast, i12 6" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 620 'or' 'or_ln304_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln304_7 = zext i12 %or_ln304_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 621 'zext' 'zext_ln304_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 622 [1/1] (0.00ns)   --->   "%regions_min_0_addr_11 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 622 'getelementptr' 'regions_min_0_addr_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 623 [1/1] (0.00ns)   --->   "%or_ln304_12 = or i12 %tmp_171_cast, i12 6" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 623 'or' 'or_ln304_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln304_15 = zext i12 %or_ln304_12" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 624 'zext' 'zext_ln304_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 625 [1/1] (0.00ns)   --->   "%regions_min_1_addr_11 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_15" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 625 'getelementptr' 'regions_min_1_addr_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 626 [1/1] (0.00ns)   --->   "%or_ln304_19 = or i12 %tmp_173_cast, i12 6" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 626 'or' 'or_ln304_19' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln304_23 = zext i12 %or_ln304_19" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 627 'zext' 'zext_ln304_23' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 628 [1/1] (0.00ns)   --->   "%regions_max_0_addr_11 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_23" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 628 'getelementptr' 'regions_max_0_addr_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 629 [1/1] (0.00ns)   --->   "%or_ln304_26 = or i12 %tmp_175_cast, i12 6" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 629 'or' 'or_ln304_26' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln304_31 = zext i12 %or_ln304_26" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 630 'zext' 'zext_ln304_31' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 631 [1/1] (0.00ns)   --->   "%regions_max_1_addr_11 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_31" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 631 'getelementptr' 'regions_max_1_addr_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 632 [1/1] (0.00ns)   --->   "%or_ln299_5 = or i12 %tmp_177_cast, i12 6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 632 'or' 'or_ln299_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln299_6 = zext i12 %or_ln299_5" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 633 'zext' 'zext_ln299_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 634 [1/1] (0.00ns)   --->   "%regions_center_0_addr_11 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 634 'getelementptr' 'regions_center_0_addr_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 635 [1/1] (0.00ns)   --->   "%or_ln299_12 = or i12 %tmp_179_cast, i12 6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 635 'or' 'or_ln299_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln299_14 = zext i12 %or_ln299_12" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 636 'zext' 'zext_ln299_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 637 [1/1] (0.00ns)   --->   "%regions_center_1_addr_11 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_14" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 637 'getelementptr' 'regions_center_1_addr_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 638 [1/1] (0.00ns)   --->   "%or_ln305_5 = or i12 %tmp_181_cast, i12 6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 638 'or' 'or_ln305_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln305_7 = zext i12 %or_ln305_5" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 639 'zext' 'zext_ln305_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 640 [1/1] (0.00ns)   --->   "%regions_min_0_addr_14 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_7" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 640 'getelementptr' 'regions_min_0_addr_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 641 [1/1] (0.00ns)   --->   "%or_ln305_12 = or i12 %tmp_183_cast, i12 6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 641 'or' 'or_ln305_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln305_15 = zext i12 %or_ln305_12" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 642 'zext' 'zext_ln305_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 643 [1/1] (0.00ns)   --->   "%regions_min_1_addr_14 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_15" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 643 'getelementptr' 'regions_min_1_addr_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 644 [1/1] (0.00ns)   --->   "%or_ln305_19 = or i12 %tmp_185_cast, i12 6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 644 'or' 'or_ln305_19' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln305_23 = zext i12 %or_ln305_19" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 645 'zext' 'zext_ln305_23' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 646 [1/1] (0.00ns)   --->   "%regions_max_0_addr_14 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_23" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 646 'getelementptr' 'regions_max_0_addr_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 647 [1/1] (0.00ns)   --->   "%or_ln305_26 = or i12 %tmp_187_cast, i12 6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 647 'or' 'or_ln305_26' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln305_31 = zext i12 %or_ln305_26" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 648 'zext' 'zext_ln305_31' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 649 [1/1] (0.00ns)   --->   "%regions_max_1_addr_14 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_31" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 649 'getelementptr' 'regions_max_1_addr_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 650 [1/1] (0.00ns)   --->   "%or_ln299_19 = or i12 %tmp_189_cast, i12 6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 650 'or' 'or_ln299_19' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln299_22 = zext i12 %or_ln299_19" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 651 'zext' 'zext_ln299_22' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 652 [1/1] (0.00ns)   --->   "%regions_center_0_addr_14 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_22" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 652 'getelementptr' 'regions_center_0_addr_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 653 [1/1] (0.00ns)   --->   "%or_ln299_26 = or i12 %tmp_191_cast, i12 6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 653 'or' 'or_ln299_26' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln299_30 = zext i12 %or_ln299_26" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 654 'zext' 'zext_ln299_30' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 655 [1/1] (0.00ns)   --->   "%regions_center_1_addr_14 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_30" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 655 'getelementptr' 'regions_center_1_addr_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 656 [2/2] (12.3ns)   --->   "%mul = fmul i32 %d, i32 %d" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 656 'fmul' 'mul' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 657 [4/4] (10.5ns)   --->   "%ov = fsub i32 %d1, i32 %sub" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 657 'fsub' 'ov' <Predicate = (icmp_ln1072 & and_ln307_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 658 [4/4] (10.5ns)   --->   "%ov_1 = fsub i32 %d2, i32 %sub2" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 658 'fsub' 'ov_1' <Predicate = (icmp_ln1072 & !and_ln307_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 659 [1/4] (10.5ns)   --->   "%d_1 = fsub i32 %tmp_29, i32 %tmp_30" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 659 'fsub' 'd_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 660 [1/4] (10.5ns)   --->   "%d1_1 = fsub i32 %tmp_31, i32 %tmp_32" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 660 'fsub' 'd1_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 661 [1/4] (10.5ns)   --->   "%d2_1 = fsub i32 %tmp_33, i32 %tmp_34" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 661 'fsub' 'd2_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 662 [1/4] (10.5ns)   --->   "%sub71_1 = fsub i32 %tmp_34, i32 %tmp_32" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 662 'fsub' 'sub71_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 663 [1/4] (10.5ns)   --->   "%sub83_1 = fsub i32 %tmp_32, i32 %tmp_34" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 663 'fsub' 'sub83_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 664 [2/4] (10.5ns)   --->   "%d_2 = fsub i32 %tmp_35, i32 %tmp_36" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 664 'fsub' 'd_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 665 [2/4] (10.5ns)   --->   "%d1_2 = fsub i32 %tmp_37, i32 %tmp_38" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 665 'fsub' 'd1_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 666 [2/4] (10.5ns)   --->   "%d2_2 = fsub i32 %tmp_39, i32 %tmp_40" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 666 'fsub' 'd2_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 667 [2/4] (10.5ns)   --->   "%sub71_2 = fsub i32 %tmp_40, i32 %tmp_38" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 667 'fsub' 'sub71_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 668 [2/4] (10.5ns)   --->   "%sub83_2 = fsub i32 %tmp_38, i32 %tmp_40" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 668 'fsub' 'sub83_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 669 [3/4] (10.5ns)   --->   "%d_3 = fsub i32 %tmp_41, i32 %tmp_42" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 669 'fsub' 'd_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 670 [3/4] (10.5ns)   --->   "%d1_3 = fsub i32 %tmp_43, i32 %tmp_44" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 670 'fsub' 'd1_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 671 [3/4] (10.5ns)   --->   "%d2_3 = fsub i32 %tmp_45, i32 %tmp_46" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 671 'fsub' 'd2_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 672 [3/4] (10.5ns)   --->   "%sub71_3 = fsub i32 %tmp_46, i32 %tmp_44" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 672 'fsub' 'sub71_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 673 [3/4] (10.5ns)   --->   "%sub83_3 = fsub i32 %tmp_44, i32 %tmp_46" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 673 'fsub' 'sub83_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 674 [4/4] (10.5ns)   --->   "%d_4 = fsub i32 %tmp_47, i32 %tmp_48" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 674 'fsub' 'd_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 675 [4/4] (10.5ns)   --->   "%d1_4 = fsub i32 %tmp_49, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 675 'fsub' 'd1_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 676 [4/4] (10.5ns)   --->   "%d2_4 = fsub i32 %tmp_51, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 676 'fsub' 'd2_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 677 [1/1] (0.00ns)   --->   "%bitcast_ln307_8 = bitcast i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 677 'bitcast' 'bitcast_ln307_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_8, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 678 'partselect' 'tmp_88' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln307_8 = trunc i32 %bitcast_ln307_8" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 679 'trunc' 'trunc_ln307_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 680 [1/1] (0.00ns)   --->   "%bitcast_ln307_9 = bitcast i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 680 'bitcast' 'bitcast_ln307_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_9, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 681 'partselect' 'tmp_89' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln307_9 = trunc i32 %bitcast_ln307_9" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 682 'trunc' 'trunc_ln307_9' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_8 : Operation 683 [1/1] (1.55ns)   --->   "%icmp_ln307_16 = icmp_ne  i8 %tmp_88, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 683 'icmp' 'icmp_ln307_16' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 684 [1/1] (2.44ns)   --->   "%icmp_ln307_17 = icmp_eq  i23 %trunc_ln307_8, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 684 'icmp' 'icmp_ln307_17' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_9)   --->   "%or_ln307_8 = or i1 %icmp_ln307_17, i1 %icmp_ln307_16" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 685 'or' 'or_ln307_8' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 686 [1/1] (1.55ns)   --->   "%icmp_ln307_18 = icmp_ne  i8 %tmp_89, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 686 'icmp' 'icmp_ln307_18' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 687 [1/1] (2.44ns)   --->   "%icmp_ln307_19 = icmp_eq  i23 %trunc_ln307_9, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 687 'icmp' 'icmp_ln307_19' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_9)   --->   "%or_ln307_9 = or i1 %icmp_ln307_19, i1 %icmp_ln307_18" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 688 'or' 'or_ln307_9' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_9)   --->   "%and_ln307_8 = and i1 %or_ln307_8, i1 %or_ln307_9" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 689 'and' 'and_ln307_8' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 690 [1/2] (5.43ns)   --->   "%tmp_90 = fcmp_olt  i32 %tmp_50, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 690 'fcmp' 'tmp_90' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 691 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln307_9 = and i1 %and_ln307_8, i1 %tmp_90" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 691 'and' 'and_ln307_9' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 692 [4/4] (10.5ns)   --->   "%sub71_4 = fsub i32 %tmp_52, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 692 'fsub' 'sub71_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 693 [4/4] (10.5ns)   --->   "%sub83_4 = fsub i32 %tmp_50, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 693 'fsub' 'sub83_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 694 [1/2] (3.25ns)   --->   "%regions_center_0_load_10 = load i12 %regions_center_0_addr_9" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 694 'load' 'regions_center_0_load_10' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 695 [1/2] (3.25ns)   --->   "%regions_center_1_load_10 = load i12 %regions_center_1_addr_9" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 695 'load' 'regions_center_1_load_10' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 696 [1/1] (1.58ns)   --->   "%tmp_53 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_10, i32 %regions_center_1_load_10, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 696 'mux' 'tmp_53' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 697 [1/2] (3.25ns)   --->   "%regions_center_0_load_11 = load i12 %regions_center_0_addr_12" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 697 'load' 'regions_center_0_load_11' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 698 [1/2] (3.25ns)   --->   "%regions_center_1_load_11 = load i12 %regions_center_1_addr_12" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 698 'load' 'regions_center_1_load_11' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 699 [1/1] (1.58ns)   --->   "%tmp_54 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_11, i32 %regions_center_1_load_11, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 699 'mux' 'tmp_54' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 700 [1/2] (3.25ns)   --->   "%regions_max_0_load_10 = load i12 %regions_max_0_addr_9" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 700 'load' 'regions_max_0_load_10' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 701 [1/2] (3.25ns)   --->   "%regions_max_1_load_10 = load i12 %regions_max_1_addr_9" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 701 'load' 'regions_max_1_load_10' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 702 [1/1] (1.58ns)   --->   "%tmp_55 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_10, i32 %regions_max_1_load_10, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 702 'mux' 'tmp_55' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 703 [1/2] (3.25ns)   --->   "%regions_min_0_load_10 = load i12 %regions_min_0_addr_9" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 703 'load' 'regions_min_0_load_10' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 704 [1/2] (3.25ns)   --->   "%regions_min_1_load_10 = load i12 %regions_min_1_addr_9" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 704 'load' 'regions_min_1_load_10' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 705 [1/1] (1.58ns)   --->   "%tmp_56 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_10, i32 %regions_min_1_load_10, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 705 'mux' 'tmp_56' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 706 [1/2] (3.25ns)   --->   "%regions_max_0_load_11 = load i12 %regions_max_0_addr_12" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 706 'load' 'regions_max_0_load_11' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 707 [1/2] (3.25ns)   --->   "%regions_max_1_load_11 = load i12 %regions_max_1_addr_12" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 707 'load' 'regions_max_1_load_11' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 708 [1/1] (1.58ns)   --->   "%tmp_57 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_11, i32 %regions_max_1_load_11, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 708 'mux' 'tmp_57' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 709 [1/2] (3.25ns)   --->   "%regions_min_0_load_11 = load i12 %regions_min_0_addr_12" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 709 'load' 'regions_min_0_load_11' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 710 [1/2] (3.25ns)   --->   "%regions_min_1_load_11 = load i12 %regions_min_1_addr_12" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 710 'load' 'regions_min_1_load_11' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 711 [1/1] (1.58ns)   --->   "%tmp_58 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_11, i32 %regions_min_1_load_11, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 711 'mux' 'tmp_58' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 712 [2/2] (5.43ns)   --->   "%tmp_95 = fcmp_olt  i32 %tmp_56, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 712 'fcmp' 'tmp_95' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 713 [2/2] (3.25ns)   --->   "%regions_center_0_load_12 = load i12 %regions_center_0_addr_11" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 713 'load' 'regions_center_0_load_12' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 714 [2/2] (3.25ns)   --->   "%regions_center_1_load_12 = load i12 %regions_center_1_addr_11" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 714 'load' 'regions_center_1_load_12' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 715 [2/2] (3.25ns)   --->   "%regions_center_0_load_13 = load i12 %regions_center_0_addr_14" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 715 'load' 'regions_center_0_load_13' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 716 [2/2] (3.25ns)   --->   "%regions_center_1_load_13 = load i12 %regions_center_1_addr_14" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 716 'load' 'regions_center_1_load_13' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 717 [2/2] (3.25ns)   --->   "%regions_max_0_load_12 = load i12 %regions_max_0_addr_11" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 717 'load' 'regions_max_0_load_12' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 718 [2/2] (3.25ns)   --->   "%regions_max_1_load_12 = load i12 %regions_max_1_addr_11" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 718 'load' 'regions_max_1_load_12' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 719 [2/2] (3.25ns)   --->   "%regions_min_0_load_12 = load i12 %regions_min_0_addr_11" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 719 'load' 'regions_min_0_load_12' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 720 [2/2] (3.25ns)   --->   "%regions_min_1_load_12 = load i12 %regions_min_1_addr_11" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 720 'load' 'regions_min_1_load_12' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 721 [2/2] (3.25ns)   --->   "%regions_max_0_load_13 = load i12 %regions_max_0_addr_14" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 721 'load' 'regions_max_0_load_13' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 722 [2/2] (3.25ns)   --->   "%regions_max_1_load_13 = load i12 %regions_max_1_addr_14" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 722 'load' 'regions_max_1_load_13' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 723 [2/2] (3.25ns)   --->   "%regions_min_0_load_13 = load i12 %regions_min_0_addr_14" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 723 'load' 'regions_min_0_load_13' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 724 [2/2] (3.25ns)   --->   "%regions_min_1_load_13 = load i12 %regions_min_1_addr_14" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 724 'load' 'regions_min_1_load_13' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 725 [1/1] (0.00ns)   --->   "%or_ln304_6 = or i12 %tmp_169_cast, i12 7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 725 'or' 'or_ln304_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln304_8 = zext i12 %or_ln304_6" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 726 'zext' 'zext_ln304_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 727 [1/1] (0.00ns)   --->   "%regions_min_0_addr_13 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln304_8" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 727 'getelementptr' 'regions_min_0_addr_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 728 [1/1] (0.00ns)   --->   "%or_ln304_13 = or i12 %tmp_171_cast, i12 7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 728 'or' 'or_ln304_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln304_16 = zext i12 %or_ln304_13" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 729 'zext' 'zext_ln304_16' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 730 [1/1] (0.00ns)   --->   "%regions_min_1_addr_13 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln304_16" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 730 'getelementptr' 'regions_min_1_addr_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 731 [1/1] (0.00ns)   --->   "%or_ln304_20 = or i12 %tmp_173_cast, i12 7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 731 'or' 'or_ln304_20' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln304_24 = zext i12 %or_ln304_20" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 732 'zext' 'zext_ln304_24' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 733 [1/1] (0.00ns)   --->   "%regions_max_0_addr_13 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln304_24" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 733 'getelementptr' 'regions_max_0_addr_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 734 [1/1] (0.00ns)   --->   "%or_ln304_27 = or i12 %tmp_175_cast, i12 7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 734 'or' 'or_ln304_27' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln304_32 = zext i12 %or_ln304_27" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 735 'zext' 'zext_ln304_32' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 736 [1/1] (0.00ns)   --->   "%regions_max_1_addr_13 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln304_32" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 736 'getelementptr' 'regions_max_1_addr_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 737 [1/1] (0.00ns)   --->   "%or_ln299_6 = or i12 %tmp_177_cast, i12 7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 737 'or' 'or_ln299_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln299_7 = zext i12 %or_ln299_6" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 738 'zext' 'zext_ln299_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 739 [1/1] (0.00ns)   --->   "%regions_center_0_addr_13 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 739 'getelementptr' 'regions_center_0_addr_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 740 [1/1] (0.00ns)   --->   "%or_ln299_13 = or i12 %tmp_179_cast, i12 7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 740 'or' 'or_ln299_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln299_15 = zext i12 %or_ln299_13" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 741 'zext' 'zext_ln299_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 742 [1/1] (0.00ns)   --->   "%regions_center_1_addr_13 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_15" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 742 'getelementptr' 'regions_center_1_addr_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 743 [1/1] (0.00ns)   --->   "%or_ln305_6 = or i12 %tmp_181_cast, i12 7" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 743 'or' 'or_ln305_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln305_8 = zext i12 %or_ln305_6" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 744 'zext' 'zext_ln305_8' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 745 [1/1] (0.00ns)   --->   "%regions_min_0_addr_15 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln305_8" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 745 'getelementptr' 'regions_min_0_addr_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 746 [1/1] (0.00ns)   --->   "%or_ln305_13 = or i12 %tmp_183_cast, i12 7" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 746 'or' 'or_ln305_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln305_16 = zext i12 %or_ln305_13" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 747 'zext' 'zext_ln305_16' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 748 [1/1] (0.00ns)   --->   "%regions_min_1_addr_15 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln305_16" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 748 'getelementptr' 'regions_min_1_addr_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 749 [1/1] (0.00ns)   --->   "%or_ln305_20 = or i12 %tmp_185_cast, i12 7" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 749 'or' 'or_ln305_20' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln305_24 = zext i12 %or_ln305_20" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 750 'zext' 'zext_ln305_24' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 751 [1/1] (0.00ns)   --->   "%regions_max_0_addr_15 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln305_24" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 751 'getelementptr' 'regions_max_0_addr_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 752 [1/1] (0.00ns)   --->   "%or_ln305_27 = or i12 %tmp_187_cast, i12 7" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 752 'or' 'or_ln305_27' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln305_32 = zext i12 %or_ln305_27" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 753 'zext' 'zext_ln305_32' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 754 [1/1] (0.00ns)   --->   "%regions_max_1_addr_15 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln305_32" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 754 'getelementptr' 'regions_max_1_addr_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 755 [1/1] (0.00ns)   --->   "%or_ln299_20 = or i12 %tmp_189_cast, i12 7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 755 'or' 'or_ln299_20' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln299_23 = zext i12 %or_ln299_20" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 756 'zext' 'zext_ln299_23' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 757 [1/1] (0.00ns)   --->   "%regions_center_0_addr_15 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln299_23" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 757 'getelementptr' 'regions_center_0_addr_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 758 [1/1] (0.00ns)   --->   "%or_ln299_27 = or i12 %tmp_191_cast, i12 7" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 758 'or' 'or_ln299_27' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln299_31 = zext i12 %or_ln299_27" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 759 'zext' 'zext_ln299_31' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 760 [1/1] (0.00ns)   --->   "%regions_center_1_addr_15 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln299_31" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 760 'getelementptr' 'regions_center_1_addr_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 761 [1/2] (12.3ns)   --->   "%mul = fmul i32 %d, i32 %d" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 761 'fmul' 'mul' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 762 [3/4] (10.5ns)   --->   "%ov = fsub i32 %d1, i32 %sub" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 762 'fsub' 'ov' <Predicate = (icmp_ln1072 & and_ln307_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 763 [3/4] (10.5ns)   --->   "%ov_1 = fsub i32 %d2, i32 %sub2" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 763 'fsub' 'ov_1' <Predicate = (icmp_ln1072 & !and_ln307_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 764 [2/2] (12.3ns)   --->   "%mul_1 = fmul i32 %d_1, i32 %d_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 764 'fmul' 'mul_1' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 765 [4/4] (10.5ns)   --->   "%ov_4 = fsub i32 %d1_1, i32 %sub71_1" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 765 'fsub' 'ov_4' <Predicate = (icmp_ln1072 & and_ln307_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 766 [4/4] (10.5ns)   --->   "%ov_5 = fsub i32 %d2_1, i32 %sub83_1" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 766 'fsub' 'ov_5' <Predicate = (icmp_ln1072 & !and_ln307_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 767 [1/4] (10.5ns)   --->   "%d_2 = fsub i32 %tmp_35, i32 %tmp_36" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 767 'fsub' 'd_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 768 [1/4] (10.5ns)   --->   "%d1_2 = fsub i32 %tmp_37, i32 %tmp_38" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 768 'fsub' 'd1_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 769 [1/4] (10.5ns)   --->   "%d2_2 = fsub i32 %tmp_39, i32 %tmp_40" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 769 'fsub' 'd2_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 770 [1/4] (10.5ns)   --->   "%sub71_2 = fsub i32 %tmp_40, i32 %tmp_38" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 770 'fsub' 'sub71_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 771 [1/4] (10.5ns)   --->   "%sub83_2 = fsub i32 %tmp_38, i32 %tmp_40" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 771 'fsub' 'sub83_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 772 [2/4] (10.5ns)   --->   "%d_3 = fsub i32 %tmp_41, i32 %tmp_42" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 772 'fsub' 'd_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 773 [2/4] (10.5ns)   --->   "%d1_3 = fsub i32 %tmp_43, i32 %tmp_44" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 773 'fsub' 'd1_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 774 [2/4] (10.5ns)   --->   "%d2_3 = fsub i32 %tmp_45, i32 %tmp_46" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 774 'fsub' 'd2_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 775 [2/4] (10.5ns)   --->   "%sub71_3 = fsub i32 %tmp_46, i32 %tmp_44" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 775 'fsub' 'sub71_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 776 [2/4] (10.5ns)   --->   "%sub83_3 = fsub i32 %tmp_44, i32 %tmp_46" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 776 'fsub' 'sub83_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 777 [3/4] (10.5ns)   --->   "%d_4 = fsub i32 %tmp_47, i32 %tmp_48" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 777 'fsub' 'd_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 778 [3/4] (10.5ns)   --->   "%d1_4 = fsub i32 %tmp_49, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 778 'fsub' 'd1_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 779 [3/4] (10.5ns)   --->   "%d2_4 = fsub i32 %tmp_51, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 779 'fsub' 'd2_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 780 [3/4] (10.5ns)   --->   "%sub71_4 = fsub i32 %tmp_52, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 780 'fsub' 'sub71_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 781 [3/4] (10.5ns)   --->   "%sub83_4 = fsub i32 %tmp_50, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 781 'fsub' 'sub83_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 782 [4/4] (10.5ns)   --->   "%d_5 = fsub i32 %tmp_53, i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 782 'fsub' 'd_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 783 [4/4] (10.5ns)   --->   "%d1_5 = fsub i32 %tmp_55, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 783 'fsub' 'd1_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 784 [4/4] (10.5ns)   --->   "%d2_5 = fsub i32 %tmp_57, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 784 'fsub' 'd2_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 785 [1/1] (0.00ns)   --->   "%bitcast_ln307_10 = bitcast i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 785 'bitcast' 'bitcast_ln307_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_10, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 786 'partselect' 'tmp_93' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln307_10 = trunc i32 %bitcast_ln307_10" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 787 'trunc' 'trunc_ln307_10' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 788 [1/1] (0.00ns)   --->   "%bitcast_ln307_11 = bitcast i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 788 'bitcast' 'bitcast_ln307_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_11, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 789 'partselect' 'tmp_94' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln307_11 = trunc i32 %bitcast_ln307_11" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 790 'trunc' 'trunc_ln307_11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_9 : Operation 791 [1/1] (1.55ns)   --->   "%icmp_ln307_20 = icmp_ne  i8 %tmp_93, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 791 'icmp' 'icmp_ln307_20' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 792 [1/1] (2.44ns)   --->   "%icmp_ln307_21 = icmp_eq  i23 %trunc_ln307_10, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 792 'icmp' 'icmp_ln307_21' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_11)   --->   "%or_ln307_10 = or i1 %icmp_ln307_21, i1 %icmp_ln307_20" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 793 'or' 'or_ln307_10' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 794 [1/1] (1.55ns)   --->   "%icmp_ln307_22 = icmp_ne  i8 %tmp_94, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 794 'icmp' 'icmp_ln307_22' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 795 [1/1] (2.44ns)   --->   "%icmp_ln307_23 = icmp_eq  i23 %trunc_ln307_11, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 795 'icmp' 'icmp_ln307_23' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_11)   --->   "%or_ln307_11 = or i1 %icmp_ln307_23, i1 %icmp_ln307_22" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 796 'or' 'or_ln307_11' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_11)   --->   "%and_ln307_10 = and i1 %or_ln307_10, i1 %or_ln307_11" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 797 'and' 'and_ln307_10' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 798 [1/2] (5.43ns)   --->   "%tmp_95 = fcmp_olt  i32 %tmp_56, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 798 'fcmp' 'tmp_95' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 799 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln307_11 = and i1 %and_ln307_10, i1 %tmp_95" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 799 'and' 'and_ln307_11' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 800 [4/4] (10.5ns)   --->   "%sub71_5 = fsub i32 %tmp_58, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 800 'fsub' 'sub71_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 801 [4/4] (10.5ns)   --->   "%sub83_5 = fsub i32 %tmp_56, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 801 'fsub' 'sub83_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 802 [1/2] (3.25ns)   --->   "%regions_center_0_load_12 = load i12 %regions_center_0_addr_11" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 802 'load' 'regions_center_0_load_12' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 803 [1/2] (3.25ns)   --->   "%regions_center_1_load_12 = load i12 %regions_center_1_addr_11" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 803 'load' 'regions_center_1_load_12' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 804 [1/1] (1.58ns)   --->   "%tmp_59 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_12, i32 %regions_center_1_load_12, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 804 'mux' 'tmp_59' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 805 [1/2] (3.25ns)   --->   "%regions_center_0_load_13 = load i12 %regions_center_0_addr_14" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 805 'load' 'regions_center_0_load_13' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 806 [1/2] (3.25ns)   --->   "%regions_center_1_load_13 = load i12 %regions_center_1_addr_14" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 806 'load' 'regions_center_1_load_13' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 807 [1/1] (1.58ns)   --->   "%tmp_60 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_13, i32 %regions_center_1_load_13, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 807 'mux' 'tmp_60' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 808 [1/2] (3.25ns)   --->   "%regions_max_0_load_12 = load i12 %regions_max_0_addr_11" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 808 'load' 'regions_max_0_load_12' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 809 [1/2] (3.25ns)   --->   "%regions_max_1_load_12 = load i12 %regions_max_1_addr_11" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 809 'load' 'regions_max_1_load_12' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 810 [1/1] (1.58ns)   --->   "%tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_12, i32 %regions_max_1_load_12, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 810 'mux' 'tmp_61' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 811 [1/2] (3.25ns)   --->   "%regions_min_0_load_12 = load i12 %regions_min_0_addr_11" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 811 'load' 'regions_min_0_load_12' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 812 [1/2] (3.25ns)   --->   "%regions_min_1_load_12 = load i12 %regions_min_1_addr_11" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 812 'load' 'regions_min_1_load_12' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 813 [1/1] (1.58ns)   --->   "%tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_12, i32 %regions_min_1_load_12, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 813 'mux' 'tmp_62' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 814 [1/2] (3.25ns)   --->   "%regions_max_0_load_13 = load i12 %regions_max_0_addr_14" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 814 'load' 'regions_max_0_load_13' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 815 [1/2] (3.25ns)   --->   "%regions_max_1_load_13 = load i12 %regions_max_1_addr_14" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 815 'load' 'regions_max_1_load_13' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 816 [1/1] (1.58ns)   --->   "%tmp_63 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_13, i32 %regions_max_1_load_13, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 816 'mux' 'tmp_63' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 817 [1/2] (3.25ns)   --->   "%regions_min_0_load_13 = load i12 %regions_min_0_addr_14" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 817 'load' 'regions_min_0_load_13' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 818 [1/2] (3.25ns)   --->   "%regions_min_1_load_13 = load i12 %regions_min_1_addr_14" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 818 'load' 'regions_min_1_load_13' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 819 [1/1] (1.58ns)   --->   "%tmp_64 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_13, i32 %regions_min_1_load_13, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 819 'mux' 'tmp_64' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 820 [2/2] (5.43ns)   --->   "%tmp_100 = fcmp_olt  i32 %tmp_62, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 820 'fcmp' 'tmp_100' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 821 [2/2] (3.25ns)   --->   "%regions_center_0_load_14 = load i12 %regions_center_0_addr_13" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 821 'load' 'regions_center_0_load_14' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 822 [2/2] (3.25ns)   --->   "%regions_center_1_load_14 = load i12 %regions_center_1_addr_13" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 822 'load' 'regions_center_1_load_14' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 823 [2/2] (3.25ns)   --->   "%regions_center_0_load_15 = load i12 %regions_center_0_addr_15" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 823 'load' 'regions_center_0_load_15' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 824 [2/2] (3.25ns)   --->   "%regions_center_1_load_15 = load i12 %regions_center_1_addr_15" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 824 'load' 'regions_center_1_load_15' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 825 [2/2] (3.25ns)   --->   "%regions_max_0_load_14 = load i12 %regions_max_0_addr_13" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 825 'load' 'regions_max_0_load_14' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 826 [2/2] (3.25ns)   --->   "%regions_max_1_load_14 = load i12 %regions_max_1_addr_13" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 826 'load' 'regions_max_1_load_14' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 827 [2/2] (3.25ns)   --->   "%regions_min_0_load_14 = load i12 %regions_min_0_addr_13" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 827 'load' 'regions_min_0_load_14' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 828 [2/2] (3.25ns)   --->   "%regions_min_1_load_14 = load i12 %regions_min_1_addr_13" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 828 'load' 'regions_min_1_load_14' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 829 [2/2] (3.25ns)   --->   "%regions_max_0_load_15 = load i12 %regions_max_0_addr_15" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 829 'load' 'regions_max_0_load_15' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 830 [2/2] (3.25ns)   --->   "%regions_max_1_load_15 = load i12 %regions_max_1_addr_15" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 830 'load' 'regions_max_1_load_15' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 831 [2/2] (3.25ns)   --->   "%regions_min_0_load_15 = load i12 %regions_min_0_addr_15" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 831 'load' 'regions_min_0_load_15' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 832 [2/2] (3.25ns)   --->   "%regions_min_1_load_15 = load i12 %regions_min_1_addr_15" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 832 'load' 'regions_min_1_load_15' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 833 [1/1] (2.55ns)   --->   "%i_real_4 = add i32 %i_real_3, i32 1" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 833 'add' 'i_real_4' <Predicate = (icmp_ln1072)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 834 [1/1] (0.69ns)   --->   "%i_real = select i1 %icmp_ln1064, i32 %i_real_4, i32 %i_real_3"   --->   Operation 834 'select' 'i_real' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 835 [1/1] (1.58ns)   --->   "%store_ln271 = store i32 %i_real, i32 %tmp_other_1" [detector_solid/abs_solid_detector.cpp:271]   --->   Operation 835 'store' 'store_ln271' <Predicate = (icmp_ln1072)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 836 [4/4] (10.5ns)   --->   "%distance = fadd i32 %mul, i32 0" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 836 'fadd' 'distance' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 837 [2/4] (10.5ns)   --->   "%ov = fsub i32 %d1, i32 %sub" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 837 'fsub' 'ov' <Predicate = (icmp_ln1072 & and_ln307_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 838 [2/4] (10.5ns)   --->   "%ov_1 = fsub i32 %d2, i32 %sub2" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 838 'fsub' 'ov_1' <Predicate = (icmp_ln1072 & !and_ln307_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 839 [1/2] (12.3ns)   --->   "%mul_1 = fmul i32 %d_1, i32 %d_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 839 'fmul' 'mul_1' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 840 [3/4] (10.5ns)   --->   "%ov_4 = fsub i32 %d1_1, i32 %sub71_1" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 840 'fsub' 'ov_4' <Predicate = (icmp_ln1072 & and_ln307_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 841 [3/4] (10.5ns)   --->   "%ov_5 = fsub i32 %d2_1, i32 %sub83_1" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 841 'fsub' 'ov_5' <Predicate = (icmp_ln1072 & !and_ln307_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 842 [2/2] (12.3ns)   --->   "%mul_2 = fmul i32 %d_2, i32 %d_2" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 842 'fmul' 'mul_2' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 843 [4/4] (10.5ns)   --->   "%ov_8 = fsub i32 %d1_2, i32 %sub71_2" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 843 'fsub' 'ov_8' <Predicate = (icmp_ln1072 & and_ln307_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 844 [4/4] (10.5ns)   --->   "%ov_9 = fsub i32 %d2_2, i32 %sub83_2" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 844 'fsub' 'ov_9' <Predicate = (icmp_ln1072 & !and_ln307_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 845 [1/4] (10.5ns)   --->   "%d_3 = fsub i32 %tmp_41, i32 %tmp_42" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 845 'fsub' 'd_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 846 [1/4] (10.5ns)   --->   "%d1_3 = fsub i32 %tmp_43, i32 %tmp_44" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 846 'fsub' 'd1_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 847 [1/4] (10.5ns)   --->   "%d2_3 = fsub i32 %tmp_45, i32 %tmp_46" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 847 'fsub' 'd2_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 848 [1/4] (10.5ns)   --->   "%sub71_3 = fsub i32 %tmp_46, i32 %tmp_44" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 848 'fsub' 'sub71_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 849 [1/4] (10.5ns)   --->   "%sub83_3 = fsub i32 %tmp_44, i32 %tmp_46" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 849 'fsub' 'sub83_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 850 [2/4] (10.5ns)   --->   "%d_4 = fsub i32 %tmp_47, i32 %tmp_48" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 850 'fsub' 'd_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 851 [2/4] (10.5ns)   --->   "%d1_4 = fsub i32 %tmp_49, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 851 'fsub' 'd1_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 852 [2/4] (10.5ns)   --->   "%d2_4 = fsub i32 %tmp_51, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 852 'fsub' 'd2_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 853 [2/4] (10.5ns)   --->   "%sub71_4 = fsub i32 %tmp_52, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 853 'fsub' 'sub71_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 854 [2/4] (10.5ns)   --->   "%sub83_4 = fsub i32 %tmp_50, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 854 'fsub' 'sub83_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 855 [3/4] (10.5ns)   --->   "%d_5 = fsub i32 %tmp_53, i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 855 'fsub' 'd_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 856 [3/4] (10.5ns)   --->   "%d1_5 = fsub i32 %tmp_55, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 856 'fsub' 'd1_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 857 [3/4] (10.5ns)   --->   "%d2_5 = fsub i32 %tmp_57, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 857 'fsub' 'd2_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 858 [3/4] (10.5ns)   --->   "%sub71_5 = fsub i32 %tmp_58, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 858 'fsub' 'sub71_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 859 [3/4] (10.5ns)   --->   "%sub83_5 = fsub i32 %tmp_56, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 859 'fsub' 'sub83_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 860 [4/4] (10.5ns)   --->   "%d1_6 = fsub i32 %tmp_61, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 860 'fsub' 'd1_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 861 [4/4] (10.5ns)   --->   "%d2_6 = fsub i32 %tmp_63, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 861 'fsub' 'd2_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 862 [1/1] (0.00ns)   --->   "%bitcast_ln307_12 = bitcast i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 862 'bitcast' 'bitcast_ln307_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_10 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_12, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 863 'partselect' 'tmp_98' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_10 : Operation 864 [1/1] (0.00ns)   --->   "%trunc_ln307_12 = trunc i32 %bitcast_ln307_12" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 864 'trunc' 'trunc_ln307_12' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_10 : Operation 865 [1/1] (0.00ns)   --->   "%bitcast_ln307_13 = bitcast i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 865 'bitcast' 'bitcast_ln307_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_10 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_13, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 866 'partselect' 'tmp_99' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_10 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln307_13 = trunc i32 %bitcast_ln307_13" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 867 'trunc' 'trunc_ln307_13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_10 : Operation 868 [1/1] (1.55ns)   --->   "%icmp_ln307_24 = icmp_ne  i8 %tmp_98, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 868 'icmp' 'icmp_ln307_24' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 869 [1/1] (2.44ns)   --->   "%icmp_ln307_25 = icmp_eq  i23 %trunc_ln307_12, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 869 'icmp' 'icmp_ln307_25' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_13)   --->   "%or_ln307_12 = or i1 %icmp_ln307_25, i1 %icmp_ln307_24" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 870 'or' 'or_ln307_12' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 871 [1/1] (1.55ns)   --->   "%icmp_ln307_26 = icmp_ne  i8 %tmp_99, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 871 'icmp' 'icmp_ln307_26' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 872 [1/1] (2.44ns)   --->   "%icmp_ln307_27 = icmp_eq  i23 %trunc_ln307_13, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 872 'icmp' 'icmp_ln307_27' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_13)   --->   "%or_ln307_13 = or i1 %icmp_ln307_27, i1 %icmp_ln307_26" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 873 'or' 'or_ln307_13' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_13)   --->   "%and_ln307_12 = and i1 %or_ln307_12, i1 %or_ln307_13" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 874 'and' 'and_ln307_12' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 875 [1/2] (5.43ns)   --->   "%tmp_100 = fcmp_olt  i32 %tmp_62, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 875 'fcmp' 'tmp_100' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 876 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln307_13 = and i1 %and_ln307_12, i1 %tmp_100" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 876 'and' 'and_ln307_13' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 877 [4/4] (10.5ns)   --->   "%sub71_6 = fsub i32 %tmp_64, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 877 'fsub' 'sub71_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 878 [1/2] (3.25ns)   --->   "%regions_center_0_load_14 = load i12 %regions_center_0_addr_13" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 878 'load' 'regions_center_0_load_14' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 879 [1/2] (3.25ns)   --->   "%regions_center_1_load_14 = load i12 %regions_center_1_addr_13" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 879 'load' 'regions_center_1_load_14' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 880 [1/1] (1.58ns)   --->   "%tmp_65 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_14, i32 %regions_center_1_load_14, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 880 'mux' 'tmp_65' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 881 [1/2] (3.25ns)   --->   "%regions_center_0_load_15 = load i12 %regions_center_0_addr_15" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 881 'load' 'regions_center_0_load_15' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 882 [1/2] (3.25ns)   --->   "%regions_center_1_load_15 = load i12 %regions_center_1_addr_15" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 882 'load' 'regions_center_1_load_15' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 883 [1/1] (1.58ns)   --->   "%tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_15, i32 %regions_center_1_load_15, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 883 'mux' 'tmp_66' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 884 [1/2] (3.25ns)   --->   "%regions_max_0_load_14 = load i12 %regions_max_0_addr_13" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 884 'load' 'regions_max_0_load_14' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 885 [1/2] (3.25ns)   --->   "%regions_max_1_load_14 = load i12 %regions_max_1_addr_13" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 885 'load' 'regions_max_1_load_14' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 886 [1/1] (1.58ns)   --->   "%tmp_67 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_14, i32 %regions_max_1_load_14, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 886 'mux' 'tmp_67' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 887 [1/2] (3.25ns)   --->   "%regions_min_0_load_14 = load i12 %regions_min_0_addr_13" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 887 'load' 'regions_min_0_load_14' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 888 [1/2] (3.25ns)   --->   "%regions_min_1_load_14 = load i12 %regions_min_1_addr_13" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 888 'load' 'regions_min_1_load_14' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 889 [1/1] (1.58ns)   --->   "%tmp_68 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_14, i32 %regions_min_1_load_14, i1 %trunc_ln260_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 889 'mux' 'tmp_68' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 890 [1/2] (3.25ns)   --->   "%regions_max_0_load_15 = load i12 %regions_max_0_addr_15" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 890 'load' 'regions_max_0_load_15' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 891 [1/2] (3.25ns)   --->   "%regions_max_1_load_15 = load i12 %regions_max_1_addr_15" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 891 'load' 'regions_max_1_load_15' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 892 [1/1] (1.58ns)   --->   "%tmp_69 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_15, i32 %regions_max_1_load_15, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 892 'mux' 'tmp_69' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 893 [1/2] (3.25ns)   --->   "%regions_min_0_load_15 = load i12 %regions_min_0_addr_15" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 893 'load' 'regions_min_0_load_15' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 894 [1/2] (3.25ns)   --->   "%regions_min_1_load_15 = load i12 %regions_min_1_addr_15" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 894 'load' 'regions_min_1_load_15' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 895 [1/1] (1.58ns)   --->   "%tmp_70 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_15, i32 %regions_min_1_load_15, i1 %trunc_ln260" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 895 'mux' 'tmp_70' <Predicate = (icmp_ln1072)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 896 [2/2] (5.43ns)   --->   "%tmp_105 = fcmp_olt  i32 %tmp_68, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 896 'fcmp' 'tmp_105' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 897 [3/4] (10.5ns)   --->   "%distance = fadd i32 %mul, i32 0" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 897 'fadd' 'distance' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 898 [1/4] (10.5ns)   --->   "%ov = fsub i32 %d1, i32 %sub" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 898 'fsub' 'ov' <Predicate = (icmp_ln1072 & and_ln307_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 899 [1/4] (10.5ns)   --->   "%ov_1 = fsub i32 %d2, i32 %sub2" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 899 'fsub' 'ov_1' <Predicate = (icmp_ln1072 & !and_ln307_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 900 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_2 = select i1 %and_ln307_1, i32 %ov, i32 %ov_1" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 900 'select' 'ov_2' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 901 [2/4] (10.5ns)   --->   "%ov_4 = fsub i32 %d1_1, i32 %sub71_1" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 901 'fsub' 'ov_4' <Predicate = (icmp_ln1072 & and_ln307_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 902 [2/4] (10.5ns)   --->   "%ov_5 = fsub i32 %d2_1, i32 %sub83_1" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 902 'fsub' 'ov_5' <Predicate = (icmp_ln1072 & !and_ln307_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 903 [1/2] (12.3ns)   --->   "%mul_2 = fmul i32 %d_2, i32 %d_2" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 903 'fmul' 'mul_2' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 904 [3/4] (10.5ns)   --->   "%ov_8 = fsub i32 %d1_2, i32 %sub71_2" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 904 'fsub' 'ov_8' <Predicate = (icmp_ln1072 & and_ln307_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 905 [3/4] (10.5ns)   --->   "%ov_9 = fsub i32 %d2_2, i32 %sub83_2" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 905 'fsub' 'ov_9' <Predicate = (icmp_ln1072 & !and_ln307_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 906 [2/2] (12.3ns)   --->   "%mul_3 = fmul i32 %d_3, i32 %d_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 906 'fmul' 'mul_3' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 907 [4/4] (10.5ns)   --->   "%ov_12 = fsub i32 %d1_3, i32 %sub71_3" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 907 'fsub' 'ov_12' <Predicate = (icmp_ln1072 & and_ln307_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 908 [4/4] (10.5ns)   --->   "%ov_13 = fsub i32 %d2_3, i32 %sub83_3" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 908 'fsub' 'ov_13' <Predicate = (icmp_ln1072 & !and_ln307_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 909 [1/4] (10.5ns)   --->   "%d_4 = fsub i32 %tmp_47, i32 %tmp_48" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 909 'fsub' 'd_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 910 [1/4] (10.5ns)   --->   "%d1_4 = fsub i32 %tmp_49, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 910 'fsub' 'd1_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 911 [1/4] (10.5ns)   --->   "%d2_4 = fsub i32 %tmp_51, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 911 'fsub' 'd2_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 912 [1/4] (10.5ns)   --->   "%sub71_4 = fsub i32 %tmp_52, i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 912 'fsub' 'sub71_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 913 [1/4] (10.5ns)   --->   "%sub83_4 = fsub i32 %tmp_50, i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 913 'fsub' 'sub83_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 914 [2/4] (10.5ns)   --->   "%d_5 = fsub i32 %tmp_53, i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 914 'fsub' 'd_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 915 [2/4] (10.5ns)   --->   "%d1_5 = fsub i32 %tmp_55, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 915 'fsub' 'd1_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 916 [2/4] (10.5ns)   --->   "%d2_5 = fsub i32 %tmp_57, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 916 'fsub' 'd2_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 917 [2/4] (10.5ns)   --->   "%sub71_5 = fsub i32 %tmp_58, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 917 'fsub' 'sub71_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 918 [2/4] (10.5ns)   --->   "%sub83_5 = fsub i32 %tmp_56, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 918 'fsub' 'sub83_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 919 [4/4] (10.5ns)   --->   "%d_6 = fsub i32 %tmp_59, i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 919 'fsub' 'd_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 920 [3/4] (10.5ns)   --->   "%d1_6 = fsub i32 %tmp_61, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 920 'fsub' 'd1_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 921 [3/4] (10.5ns)   --->   "%d2_6 = fsub i32 %tmp_63, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 921 'fsub' 'd2_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 922 [3/4] (10.5ns)   --->   "%sub71_6 = fsub i32 %tmp_64, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 922 'fsub' 'sub71_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 923 [4/4] (10.5ns)   --->   "%sub83_6 = fsub i32 %tmp_62, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 923 'fsub' 'sub83_6' <Predicate = (icmp_ln1072 & !and_ln307_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 924 [4/4] (10.5ns)   --->   "%d1_7 = fsub i32 %tmp_67, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 924 'fsub' 'd1_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 925 [4/4] (10.5ns)   --->   "%d2_7 = fsub i32 %tmp_69, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 925 'fsub' 'd2_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 926 [1/1] (0.00ns)   --->   "%bitcast_ln307_14 = bitcast i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 926 'bitcast' 'bitcast_ln307_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_11 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_14, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 927 'partselect' 'tmp_103' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_11 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln307_14 = trunc i32 %bitcast_ln307_14" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 928 'trunc' 'trunc_ln307_14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_11 : Operation 929 [1/1] (0.00ns)   --->   "%bitcast_ln307_15 = bitcast i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 929 'bitcast' 'bitcast_ln307_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_11 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_15, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 930 'partselect' 'tmp_104' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_11 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln307_15 = trunc i32 %bitcast_ln307_15" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 931 'trunc' 'trunc_ln307_15' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_11 : Operation 932 [1/1] (1.55ns)   --->   "%icmp_ln307_28 = icmp_ne  i8 %tmp_103, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 932 'icmp' 'icmp_ln307_28' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 933 [1/1] (2.44ns)   --->   "%icmp_ln307_29 = icmp_eq  i23 %trunc_ln307_14, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 933 'icmp' 'icmp_ln307_29' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_15)   --->   "%or_ln307_14 = or i1 %icmp_ln307_29, i1 %icmp_ln307_28" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 934 'or' 'or_ln307_14' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 935 [1/1] (1.55ns)   --->   "%icmp_ln307_30 = icmp_ne  i8 %tmp_104, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 935 'icmp' 'icmp_ln307_30' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 936 [1/1] (2.44ns)   --->   "%icmp_ln307_31 = icmp_eq  i23 %trunc_ln307_15, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 936 'icmp' 'icmp_ln307_31' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_15)   --->   "%or_ln307_15 = or i1 %icmp_ln307_31, i1 %icmp_ln307_30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 937 'or' 'or_ln307_15' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node and_ln307_15)   --->   "%and_ln307_14 = and i1 %or_ln307_14, i1 %or_ln307_15" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 938 'and' 'and_ln307_14' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 939 [1/2] (5.43ns)   --->   "%tmp_105 = fcmp_olt  i32 %tmp_68, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 939 'fcmp' 'tmp_105' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 940 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln307_15 = and i1 %and_ln307_14, i1 %tmp_105" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 940 'and' 'and_ln307_15' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 941 [4/4] (10.5ns)   --->   "%sub71_7 = fsub i32 %tmp_70, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 941 'fsub' 'sub71_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 942 [4/4] (10.5ns)   --->   "%sub83_7 = fsub i32 %tmp_68, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 942 'fsub' 'sub83_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 943 [2/4] (10.5ns)   --->   "%distance = fadd i32 %mul, i32 0" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 943 'fadd' 'distance' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 944 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp_olt  i32 %ov_2, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 944 'fcmp' 'tmp_21' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 945 [1/4] (10.5ns)   --->   "%ov_4 = fsub i32 %d1_1, i32 %sub71_1" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 945 'fsub' 'ov_4' <Predicate = (icmp_ln1072 & and_ln307_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 946 [1/4] (10.5ns)   --->   "%ov_5 = fsub i32 %d2_1, i32 %sub83_1" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 946 'fsub' 'ov_5' <Predicate = (icmp_ln1072 & !and_ln307_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 947 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_6 = select i1 %and_ln307_3, i32 %ov_4, i32 %ov_5" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 947 'select' 'ov_6' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 948 [2/4] (10.5ns)   --->   "%ov_8 = fsub i32 %d1_2, i32 %sub71_2" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 948 'fsub' 'ov_8' <Predicate = (icmp_ln1072 & and_ln307_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 949 [2/4] (10.5ns)   --->   "%ov_9 = fsub i32 %d2_2, i32 %sub83_2" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 949 'fsub' 'ov_9' <Predicate = (icmp_ln1072 & !and_ln307_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 950 [1/2] (12.3ns)   --->   "%mul_3 = fmul i32 %d_3, i32 %d_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 950 'fmul' 'mul_3' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 951 [3/4] (10.5ns)   --->   "%ov_12 = fsub i32 %d1_3, i32 %sub71_3" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 951 'fsub' 'ov_12' <Predicate = (icmp_ln1072 & and_ln307_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 952 [3/4] (10.5ns)   --->   "%ov_13 = fsub i32 %d2_3, i32 %sub83_3" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 952 'fsub' 'ov_13' <Predicate = (icmp_ln1072 & !and_ln307_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 953 [2/2] (12.3ns)   --->   "%mul_4 = fmul i32 %d_4, i32 %d_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 953 'fmul' 'mul_4' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 954 [4/4] (10.5ns)   --->   "%ov_16 = fsub i32 %d1_4, i32 %sub71_4" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 954 'fsub' 'ov_16' <Predicate = (icmp_ln1072 & and_ln307_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 955 [4/4] (10.5ns)   --->   "%ov_17 = fsub i32 %d2_4, i32 %sub83_4" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 955 'fsub' 'ov_17' <Predicate = (icmp_ln1072 & !and_ln307_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 956 [1/4] (10.5ns)   --->   "%d_5 = fsub i32 %tmp_53, i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 956 'fsub' 'd_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 957 [1/4] (10.5ns)   --->   "%d1_5 = fsub i32 %tmp_55, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 957 'fsub' 'd1_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 958 [1/4] (10.5ns)   --->   "%d2_5 = fsub i32 %tmp_57, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 958 'fsub' 'd2_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 959 [1/4] (10.5ns)   --->   "%sub71_5 = fsub i32 %tmp_58, i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 959 'fsub' 'sub71_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 960 [1/4] (10.5ns)   --->   "%sub83_5 = fsub i32 %tmp_56, i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 960 'fsub' 'sub83_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 961 [3/4] (10.5ns)   --->   "%d_6 = fsub i32 %tmp_59, i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 961 'fsub' 'd_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 962 [2/4] (10.5ns)   --->   "%d1_6 = fsub i32 %tmp_61, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 962 'fsub' 'd1_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 963 [2/4] (10.5ns)   --->   "%d2_6 = fsub i32 %tmp_63, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 963 'fsub' 'd2_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 964 [2/4] (10.5ns)   --->   "%sub71_6 = fsub i32 %tmp_64, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 964 'fsub' 'sub71_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 965 [3/4] (10.5ns)   --->   "%sub83_6 = fsub i32 %tmp_62, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 965 'fsub' 'sub83_6' <Predicate = (icmp_ln1072 & !and_ln307_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 966 [4/4] (10.5ns)   --->   "%d_7 = fsub i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 966 'fsub' 'd_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 967 [3/4] (10.5ns)   --->   "%d1_7 = fsub i32 %tmp_67, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 967 'fsub' 'd1_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 968 [3/4] (10.5ns)   --->   "%d2_7 = fsub i32 %tmp_69, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 968 'fsub' 'd2_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 969 [3/4] (10.5ns)   --->   "%sub71_7 = fsub i32 %tmp_70, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 969 'fsub' 'sub71_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 970 [3/4] (10.5ns)   --->   "%sub83_7 = fsub i32 %tmp_68, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 970 'fsub' 'sub83_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 971 [1/4] (10.5ns)   --->   "%distance = fadd i32 %mul, i32 0" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 971 'fadd' 'distance' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 972 [1/1] (0.00ns)   --->   "%bitcast_ln311 = bitcast i32 %ov_2" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 972 'bitcast' 'bitcast_ln311' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_13 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 973 'partselect' 'tmp_20' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_13 : Operation 974 [1/1] (0.00ns)   --->   "%trunc_ln311 = trunc i32 %bitcast_ln311" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 974 'trunc' 'trunc_ln311' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_13 : Operation 975 [1/1] (1.55ns)   --->   "%icmp_ln311 = icmp_ne  i8 %tmp_20, i8 255" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 975 'icmp' 'icmp_ln311' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 976 [1/1] (2.44ns)   --->   "%icmp_ln311_1 = icmp_eq  i23 %trunc_ln311, i23 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 976 'icmp' 'icmp_ln311_1' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node ov_32)   --->   "%or_ln311 = or i1 %icmp_ln311_1, i1 %icmp_ln311" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 977 'or' 'or_ln311' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 978 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp_olt  i32 %ov_2, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 978 'fcmp' 'tmp_21' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node ov_32)   --->   "%and_ln311 = and i1 %or_ln311, i1 %tmp_21" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 979 'and' 'and_ln311' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 980 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_32 = select i1 %and_ln311, i32 0, i32 %ov_2" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 980 'select' 'ov_32' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 981 [2/2] (5.43ns)   --->   "%tmp_77 = fcmp_olt  i32 %ov_6, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 981 'fcmp' 'tmp_77' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 982 [1/4] (10.5ns)   --->   "%ov_8 = fsub i32 %d1_2, i32 %sub71_2" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 982 'fsub' 'ov_8' <Predicate = (icmp_ln1072 & and_ln307_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 983 [1/4] (10.5ns)   --->   "%ov_9 = fsub i32 %d2_2, i32 %sub83_2" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 983 'fsub' 'ov_9' <Predicate = (icmp_ln1072 & !and_ln307_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 984 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_10 = select i1 %and_ln307_5, i32 %ov_8, i32 %ov_9" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 984 'select' 'ov_10' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 985 [2/4] (10.5ns)   --->   "%ov_12 = fsub i32 %d1_3, i32 %sub71_3" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 985 'fsub' 'ov_12' <Predicate = (icmp_ln1072 & and_ln307_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 986 [2/4] (10.5ns)   --->   "%ov_13 = fsub i32 %d2_3, i32 %sub83_3" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 986 'fsub' 'ov_13' <Predicate = (icmp_ln1072 & !and_ln307_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 987 [1/2] (12.3ns)   --->   "%mul_4 = fmul i32 %d_4, i32 %d_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 987 'fmul' 'mul_4' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 988 [3/4] (10.5ns)   --->   "%ov_16 = fsub i32 %d1_4, i32 %sub71_4" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 988 'fsub' 'ov_16' <Predicate = (icmp_ln1072 & and_ln307_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 989 [3/4] (10.5ns)   --->   "%ov_17 = fsub i32 %d2_4, i32 %sub83_4" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 989 'fsub' 'ov_17' <Predicate = (icmp_ln1072 & !and_ln307_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 990 [2/2] (12.3ns)   --->   "%mul_5 = fmul i32 %d_5, i32 %d_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 990 'fmul' 'mul_5' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 991 [4/4] (10.5ns)   --->   "%ov_20 = fsub i32 %d1_5, i32 %sub71_5" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 991 'fsub' 'ov_20' <Predicate = (icmp_ln1072 & and_ln307_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 992 [4/4] (10.5ns)   --->   "%ov_21 = fsub i32 %d2_5, i32 %sub83_5" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 992 'fsub' 'ov_21' <Predicate = (icmp_ln1072 & !and_ln307_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 993 [2/4] (10.5ns)   --->   "%d_6 = fsub i32 %tmp_59, i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 993 'fsub' 'd_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 994 [1/4] (10.5ns)   --->   "%d1_6 = fsub i32 %tmp_61, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 994 'fsub' 'd1_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 995 [1/4] (10.5ns)   --->   "%d2_6 = fsub i32 %tmp_63, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 995 'fsub' 'd2_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 996 [1/4] (10.5ns)   --->   "%sub71_6 = fsub i32 %tmp_64, i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 996 'fsub' 'sub71_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 997 [2/4] (10.5ns)   --->   "%sub83_6 = fsub i32 %tmp_62, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 997 'fsub' 'sub83_6' <Predicate = (icmp_ln1072 & !and_ln307_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 998 [3/4] (10.5ns)   --->   "%d_7 = fsub i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 998 'fsub' 'd_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 999 [2/4] (10.5ns)   --->   "%d1_7 = fsub i32 %tmp_67, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 999 'fsub' 'd1_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1000 [2/4] (10.5ns)   --->   "%d2_7 = fsub i32 %tmp_69, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 1000 'fsub' 'd2_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1001 [2/4] (10.5ns)   --->   "%sub71_7 = fsub i32 %tmp_70, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1001 'fsub' 'sub71_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1002 [2/4] (10.5ns)   --->   "%sub83_7 = fsub i32 %tmp_68, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1002 'fsub' 'sub83_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 1003 [4/4] (10.5ns)   --->   "%distance_1 = fadd i32 %distance, i32 %mul_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1003 'fadd' 'distance_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1004 [1/1] (0.00ns)   --->   "%bitcast_ln311_1 = bitcast i32 %ov_6" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1004 'bitcast' 'bitcast_ln311_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_14 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1005 'partselect' 'tmp_76' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_14 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln311_1 = trunc i32 %bitcast_ln311_1" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1006 'trunc' 'trunc_ln311_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_14 : Operation 1007 [1/1] (1.55ns)   --->   "%icmp_ln311_2 = icmp_ne  i8 %tmp_76, i8 255" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1007 'icmp' 'icmp_ln311_2' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1008 [1/1] (2.44ns)   --->   "%icmp_ln311_3 = icmp_eq  i23 %trunc_ln311_1, i23 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1008 'icmp' 'icmp_ln311_3' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node ov_7)   --->   "%or_ln311_1 = or i1 %icmp_ln311_3, i1 %icmp_ln311_2" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1009 'or' 'or_ln311_1' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1010 [1/2] (5.43ns)   --->   "%tmp_77 = fcmp_olt  i32 %ov_6, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1010 'fcmp' 'tmp_77' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node ov_7)   --->   "%and_ln311_1 = and i1 %or_ln311_1, i1 %tmp_77" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1011 'and' 'and_ln311_1' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1012 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_7 = select i1 %and_ln311_1, i32 0, i32 %ov_6" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1012 'select' 'ov_7' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1013 [2/2] (5.43ns)   --->   "%tmp_82 = fcmp_olt  i32 %ov_10, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1013 'fcmp' 'tmp_82' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1014 [1/4] (10.5ns)   --->   "%ov_12 = fsub i32 %d1_3, i32 %sub71_3" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1014 'fsub' 'ov_12' <Predicate = (icmp_ln1072 & and_ln307_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1015 [1/4] (10.5ns)   --->   "%ov_13 = fsub i32 %d2_3, i32 %sub83_3" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1015 'fsub' 'ov_13' <Predicate = (icmp_ln1072 & !and_ln307_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1016 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_14 = select i1 %and_ln307_7, i32 %ov_12, i32 %ov_13" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 1016 'select' 'ov_14' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1017 [2/4] (10.5ns)   --->   "%ov_16 = fsub i32 %d1_4, i32 %sub71_4" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1017 'fsub' 'ov_16' <Predicate = (icmp_ln1072 & and_ln307_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1018 [2/4] (10.5ns)   --->   "%ov_17 = fsub i32 %d2_4, i32 %sub83_4" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1018 'fsub' 'ov_17' <Predicate = (icmp_ln1072 & !and_ln307_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1019 [1/2] (12.3ns)   --->   "%mul_5 = fmul i32 %d_5, i32 %d_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1019 'fmul' 'mul_5' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1020 [3/4] (10.5ns)   --->   "%ov_20 = fsub i32 %d1_5, i32 %sub71_5" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1020 'fsub' 'ov_20' <Predicate = (icmp_ln1072 & and_ln307_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1021 [3/4] (10.5ns)   --->   "%ov_21 = fsub i32 %d2_5, i32 %sub83_5" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1021 'fsub' 'ov_21' <Predicate = (icmp_ln1072 & !and_ln307_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1022 [1/4] (10.5ns)   --->   "%d_6 = fsub i32 %tmp_59, i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1022 'fsub' 'd_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1023 [1/4] (10.5ns)   --->   "%sub83_6 = fsub i32 %tmp_62, i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1023 'fsub' 'sub83_6' <Predicate = (icmp_ln1072 & !and_ln307_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1024 [2/4] (10.5ns)   --->   "%d_7 = fsub i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1024 'fsub' 'd_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1025 [1/4] (10.5ns)   --->   "%d1_7 = fsub i32 %tmp_67, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 1025 'fsub' 'd1_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1026 [1/4] (10.5ns)   --->   "%d2_7 = fsub i32 %tmp_69, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:305]   --->   Operation 1026 'fsub' 'd2_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1027 [1/4] (10.5ns)   --->   "%sub71_7 = fsub i32 %tmp_70, i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1027 'fsub' 'sub71_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1028 [1/4] (10.5ns)   --->   "%sub83_7 = fsub i32 %tmp_68, i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1028 'fsub' 'sub83_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 1029 [3/4] (10.5ns)   --->   "%distance_1 = fadd i32 %distance, i32 %mul_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1029 'fadd' 'distance_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1030 [2/2] (12.3ns)   --->   "%overlap_1 = fmul i32 %ov_32, i32 %ov_7" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1030 'fmul' 'overlap_1' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1031 [1/1] (0.00ns)   --->   "%bitcast_ln311_2 = bitcast i32 %ov_10" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1031 'bitcast' 'bitcast_ln311_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_15 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1032 'partselect' 'tmp_81' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_15 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln311_2 = trunc i32 %bitcast_ln311_2" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1033 'trunc' 'trunc_ln311_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_15 : Operation 1034 [1/1] (1.55ns)   --->   "%icmp_ln311_4 = icmp_ne  i8 %tmp_81, i8 255" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1034 'icmp' 'icmp_ln311_4' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1035 [1/1] (2.44ns)   --->   "%icmp_ln311_5 = icmp_eq  i23 %trunc_ln311_2, i23 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1035 'icmp' 'icmp_ln311_5' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node ov_11)   --->   "%or_ln311_2 = or i1 %icmp_ln311_5, i1 %icmp_ln311_4" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1036 'or' 'or_ln311_2' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1037 [1/2] (5.43ns)   --->   "%tmp_82 = fcmp_olt  i32 %ov_10, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1037 'fcmp' 'tmp_82' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node ov_11)   --->   "%and_ln311_2 = and i1 %or_ln311_2, i1 %tmp_82" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1038 'and' 'and_ln311_2' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1039 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_11 = select i1 %and_ln311_2, i32 0, i32 %ov_10" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1039 'select' 'ov_11' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1040 [2/2] (5.43ns)   --->   "%tmp_87 = fcmp_olt  i32 %ov_14, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1040 'fcmp' 'tmp_87' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1041 [1/4] (10.5ns)   --->   "%ov_16 = fsub i32 %d1_4, i32 %sub71_4" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1041 'fsub' 'ov_16' <Predicate = (icmp_ln1072 & and_ln307_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1042 [1/4] (10.5ns)   --->   "%ov_17 = fsub i32 %d2_4, i32 %sub83_4" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1042 'fsub' 'ov_17' <Predicate = (icmp_ln1072 & !and_ln307_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1043 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_18 = select i1 %and_ln307_9, i32 %ov_16, i32 %ov_17" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 1043 'select' 'ov_18' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1044 [2/4] (10.5ns)   --->   "%ov_20 = fsub i32 %d1_5, i32 %sub71_5" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1044 'fsub' 'ov_20' <Predicate = (icmp_ln1072 & and_ln307_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1045 [2/4] (10.5ns)   --->   "%ov_21 = fsub i32 %d2_5, i32 %sub83_5" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1045 'fsub' 'ov_21' <Predicate = (icmp_ln1072 & !and_ln307_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1046 [2/2] (12.3ns)   --->   "%mul_6 = fmul i32 %d_6, i32 %d_6" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1046 'fmul' 'mul_6' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1047 [4/4] (10.5ns)   --->   "%ov_24 = fsub i32 %d1_6, i32 %sub71_6" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1047 'fsub' 'ov_24' <Predicate = (icmp_ln1072 & and_ln307_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1048 [4/4] (10.5ns)   --->   "%ov_25 = fsub i32 %d2_6, i32 %sub83_6" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1048 'fsub' 'ov_25' <Predicate = (icmp_ln1072 & !and_ln307_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1049 [1/4] (10.5ns)   --->   "%d_7 = fsub i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:299]   --->   Operation 1049 'fsub' 'd_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1050 [4/4] (10.5ns)   --->   "%ov_28 = fsub i32 %d1_7, i32 %sub71_7" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1050 'fsub' 'ov_28' <Predicate = (icmp_ln1072 & and_ln307_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 1051 [2/4] (10.5ns)   --->   "%distance_1 = fadd i32 %distance, i32 %mul_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1051 'fadd' 'distance_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1052 [1/2] (12.3ns)   --->   "%overlap_1 = fmul i32 %ov_32, i32 %ov_7" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1052 'fmul' 'overlap_1' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1053 [1/1] (0.00ns)   --->   "%bitcast_ln311_3 = bitcast i32 %ov_14" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1053 'bitcast' 'bitcast_ln311_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_16 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1054 'partselect' 'tmp_86' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_16 : Operation 1055 [1/1] (0.00ns)   --->   "%trunc_ln311_3 = trunc i32 %bitcast_ln311_3" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1055 'trunc' 'trunc_ln311_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_16 : Operation 1056 [1/1] (1.55ns)   --->   "%icmp_ln311_6 = icmp_ne  i8 %tmp_86, i8 255" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1056 'icmp' 'icmp_ln311_6' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1057 [1/1] (2.44ns)   --->   "%icmp_ln311_7 = icmp_eq  i23 %trunc_ln311_3, i23 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1057 'icmp' 'icmp_ln311_7' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node ov_15)   --->   "%or_ln311_3 = or i1 %icmp_ln311_7, i1 %icmp_ln311_6" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1058 'or' 'or_ln311_3' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1059 [1/2] (5.43ns)   --->   "%tmp_87 = fcmp_olt  i32 %ov_14, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1059 'fcmp' 'tmp_87' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node ov_15)   --->   "%and_ln311_3 = and i1 %or_ln311_3, i1 %tmp_87" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1060 'and' 'and_ln311_3' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1061 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_15 = select i1 %and_ln311_3, i32 0, i32 %ov_14" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1061 'select' 'ov_15' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1062 [2/2] (5.43ns)   --->   "%tmp_92 = fcmp_olt  i32 %ov_18, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1062 'fcmp' 'tmp_92' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1063 [1/4] (10.5ns)   --->   "%ov_20 = fsub i32 %d1_5, i32 %sub71_5" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1063 'fsub' 'ov_20' <Predicate = (icmp_ln1072 & and_ln307_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1064 [1/4] (10.5ns)   --->   "%ov_21 = fsub i32 %d2_5, i32 %sub83_5" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1064 'fsub' 'ov_21' <Predicate = (icmp_ln1072 & !and_ln307_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1065 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_22 = select i1 %and_ln307_11, i32 %ov_20, i32 %ov_21" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 1065 'select' 'ov_22' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1066 [1/2] (12.3ns)   --->   "%mul_6 = fmul i32 %d_6, i32 %d_6" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1066 'fmul' 'mul_6' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1067 [3/4] (10.5ns)   --->   "%ov_24 = fsub i32 %d1_6, i32 %sub71_6" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1067 'fsub' 'ov_24' <Predicate = (icmp_ln1072 & and_ln307_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1068 [3/4] (10.5ns)   --->   "%ov_25 = fsub i32 %d2_6, i32 %sub83_6" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1068 'fsub' 'ov_25' <Predicate = (icmp_ln1072 & !and_ln307_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1069 [3/4] (10.5ns)   --->   "%ov_28 = fsub i32 %d1_7, i32 %sub71_7" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1069 'fsub' 'ov_28' <Predicate = (icmp_ln1072 & and_ln307_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1070 [4/4] (10.5ns)   --->   "%ov_29 = fsub i32 %d2_7, i32 %sub83_7" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1070 'fsub' 'ov_29' <Predicate = (icmp_ln1072 & !and_ln307_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 1071 [1/4] (10.5ns)   --->   "%distance_1 = fadd i32 %distance, i32 %mul_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1071 'fadd' 'distance_1' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1072 [2/2] (12.3ns)   --->   "%overlap_2 = fmul i32 %overlap_1, i32 %ov_11" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1072 'fmul' 'overlap_2' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1073 [1/1] (0.00ns)   --->   "%bitcast_ln311_4 = bitcast i32 %ov_18" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1073 'bitcast' 'bitcast_ln311_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_17 : Operation 1074 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1074 'partselect' 'tmp_91' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_17 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln311_4 = trunc i32 %bitcast_ln311_4" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1075 'trunc' 'trunc_ln311_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_17 : Operation 1076 [1/1] (1.55ns)   --->   "%icmp_ln311_8 = icmp_ne  i8 %tmp_91, i8 255" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1076 'icmp' 'icmp_ln311_8' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1077 [1/1] (2.44ns)   --->   "%icmp_ln311_9 = icmp_eq  i23 %trunc_ln311_4, i23 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1077 'icmp' 'icmp_ln311_9' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node ov_19)   --->   "%or_ln311_4 = or i1 %icmp_ln311_9, i1 %icmp_ln311_8" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1078 'or' 'or_ln311_4' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1079 [1/2] (5.43ns)   --->   "%tmp_92 = fcmp_olt  i32 %ov_18, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1079 'fcmp' 'tmp_92' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node ov_19)   --->   "%and_ln311_4 = and i1 %or_ln311_4, i1 %tmp_92" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1080 'and' 'and_ln311_4' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1081 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_19 = select i1 %and_ln311_4, i32 0, i32 %ov_18" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1081 'select' 'ov_19' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1082 [2/2] (5.43ns)   --->   "%tmp_97 = fcmp_olt  i32 %ov_22, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1082 'fcmp' 'tmp_97' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1083 [2/4] (10.5ns)   --->   "%ov_24 = fsub i32 %d1_6, i32 %sub71_6" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1083 'fsub' 'ov_24' <Predicate = (icmp_ln1072 & and_ln307_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1084 [2/4] (10.5ns)   --->   "%ov_25 = fsub i32 %d2_6, i32 %sub83_6" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1084 'fsub' 'ov_25' <Predicate = (icmp_ln1072 & !and_ln307_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1085 [2/4] (10.5ns)   --->   "%ov_28 = fsub i32 %d1_7, i32 %sub71_7" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1085 'fsub' 'ov_28' <Predicate = (icmp_ln1072 & and_ln307_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1086 [3/4] (10.5ns)   --->   "%ov_29 = fsub i32 %d2_7, i32 %sub83_7" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1086 'fsub' 'ov_29' <Predicate = (icmp_ln1072 & !and_ln307_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.3>
ST_18 : Operation 1087 [4/4] (10.5ns)   --->   "%distance_2 = fadd i32 %distance_1, i32 %mul_2" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1087 'fadd' 'distance_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1088 [1/2] (12.3ns)   --->   "%overlap_2 = fmul i32 %overlap_1, i32 %ov_11" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1088 'fmul' 'overlap_2' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1089 [1/1] (0.00ns)   --->   "%bitcast_ln311_5 = bitcast i32 %ov_22" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1089 'bitcast' 'bitcast_ln311_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_18 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1090 'partselect' 'tmp_96' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_18 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln311_5 = trunc i32 %bitcast_ln311_5" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1091 'trunc' 'trunc_ln311_5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_18 : Operation 1092 [1/1] (1.55ns)   --->   "%icmp_ln311_10 = icmp_ne  i8 %tmp_96, i8 255" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1092 'icmp' 'icmp_ln311_10' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1093 [1/1] (2.44ns)   --->   "%icmp_ln311_11 = icmp_eq  i23 %trunc_ln311_5, i23 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1093 'icmp' 'icmp_ln311_11' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node ov_23)   --->   "%or_ln311_5 = or i1 %icmp_ln311_11, i1 %icmp_ln311_10" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1094 'or' 'or_ln311_5' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1095 [1/2] (5.43ns)   --->   "%tmp_97 = fcmp_olt  i32 %ov_22, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1095 'fcmp' 'tmp_97' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node ov_23)   --->   "%and_ln311_5 = and i1 %or_ln311_5, i1 %tmp_97" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1096 'and' 'and_ln311_5' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1097 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_23 = select i1 %and_ln311_5, i32 0, i32 %ov_22" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1097 'select' 'ov_23' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1098 [1/4] (10.5ns)   --->   "%ov_24 = fsub i32 %d1_6, i32 %sub71_6" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1098 'fsub' 'ov_24' <Predicate = (icmp_ln1072 & and_ln307_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1099 [1/4] (10.5ns)   --->   "%ov_25 = fsub i32 %d2_6, i32 %sub83_6" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1099 'fsub' 'ov_25' <Predicate = (icmp_ln1072 & !and_ln307_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1100 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_26 = select i1 %and_ln307_13, i32 %ov_24, i32 %ov_25" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 1100 'select' 'ov_26' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1101 [2/2] (12.3ns)   --->   "%mul_7 = fmul i32 %d_7, i32 %d_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1101 'fmul' 'mul_7' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1102 [1/4] (10.5ns)   --->   "%ov_28 = fsub i32 %d1_7, i32 %sub71_7" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 1102 'fsub' 'ov_28' <Predicate = (icmp_ln1072 & and_ln307_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1103 [2/4] (10.5ns)   --->   "%ov_29 = fsub i32 %d2_7, i32 %sub83_7" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1103 'fsub' 'ov_29' <Predicate = (icmp_ln1072 & !and_ln307_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 1104 [3/4] (10.5ns)   --->   "%distance_2 = fadd i32 %distance_1, i32 %mul_2" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1104 'fadd' 'distance_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1105 [2/2] (12.3ns)   --->   "%overlap_3 = fmul i32 %overlap_2, i32 %ov_15" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1105 'fmul' 'overlap_3' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1106 [2/2] (5.43ns)   --->   "%tmp_102 = fcmp_olt  i32 %ov_26, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1106 'fcmp' 'tmp_102' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1107 [1/2] (12.3ns)   --->   "%mul_7 = fmul i32 %d_7, i32 %d_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1107 'fmul' 'mul_7' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1108 [1/4] (10.5ns)   --->   "%ov_29 = fsub i32 %d2_7, i32 %sub83_7" [detector_solid/abs_solid_detector.cpp:310]   --->   Operation 1108 'fsub' 'ov_29' <Predicate = (icmp_ln1072 & !and_ln307_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1109 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_30 = select i1 %and_ln307_15, i32 %ov_28, i32 %ov_29" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 1109 'select' 'ov_30' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 1110 [2/4] (10.5ns)   --->   "%distance_2 = fadd i32 %distance_1, i32 %mul_2" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1110 'fadd' 'distance_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1111 [1/2] (12.3ns)   --->   "%overlap_3 = fmul i32 %overlap_2, i32 %ov_15" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1111 'fmul' 'overlap_3' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1112 [1/1] (0.00ns)   --->   "%bitcast_ln311_6 = bitcast i32 %ov_26" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1112 'bitcast' 'bitcast_ln311_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_20 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1113 'partselect' 'tmp_101' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_20 : Operation 1114 [1/1] (0.00ns)   --->   "%trunc_ln311_6 = trunc i32 %bitcast_ln311_6" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1114 'trunc' 'trunc_ln311_6' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_20 : Operation 1115 [1/1] (1.55ns)   --->   "%icmp_ln311_12 = icmp_ne  i8 %tmp_101, i8 255" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1115 'icmp' 'icmp_ln311_12' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1116 [1/1] (2.44ns)   --->   "%icmp_ln311_13 = icmp_eq  i23 %trunc_ln311_6, i23 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1116 'icmp' 'icmp_ln311_13' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node ov_27)   --->   "%or_ln311_6 = or i1 %icmp_ln311_13, i1 %icmp_ln311_12" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1117 'or' 'or_ln311_6' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1118 [1/2] (5.43ns)   --->   "%tmp_102 = fcmp_olt  i32 %ov_26, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1118 'fcmp' 'tmp_102' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node ov_27)   --->   "%and_ln311_6 = and i1 %or_ln311_6, i1 %tmp_102" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1119 'and' 'and_ln311_6' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1120 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_27 = select i1 %and_ln311_6, i32 0, i32 %ov_26" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1120 'select' 'ov_27' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1121 [2/2] (5.43ns)   --->   "%tmp_107 = fcmp_olt  i32 %ov_30, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1121 'fcmp' 'tmp_107' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 1122 [1/4] (10.5ns)   --->   "%distance_2 = fadd i32 %distance_1, i32 %mul_2" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1122 'fadd' 'distance_2' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1123 [2/2] (12.3ns)   --->   "%overlap_4 = fmul i32 %overlap_3, i32 %ov_19" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1123 'fmul' 'overlap_4' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1124 [1/1] (0.00ns)   --->   "%bitcast_ln311_7 = bitcast i32 %ov_30" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1124 'bitcast' 'bitcast_ln311_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_21 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln311_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1125 'partselect' 'tmp_106' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_21 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln311_7 = trunc i32 %bitcast_ln311_7" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1126 'trunc' 'trunc_ln311_7' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_21 : Operation 1127 [1/1] (1.55ns)   --->   "%icmp_ln311_14 = icmp_ne  i8 %tmp_106, i8 255" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1127 'icmp' 'icmp_ln311_14' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1128 [1/1] (2.44ns)   --->   "%icmp_ln311_15 = icmp_eq  i23 %trunc_ln311_7, i23 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1128 'icmp' 'icmp_ln311_15' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node ov_31)   --->   "%or_ln311_7 = or i1 %icmp_ln311_15, i1 %icmp_ln311_14" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1129 'or' 'or_ln311_7' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1130 [1/2] (5.43ns)   --->   "%tmp_107 = fcmp_olt  i32 %ov_30, i32 0" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1130 'fcmp' 'tmp_107' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node ov_31)   --->   "%and_ln311_7 = and i1 %or_ln311_7, i1 %tmp_107" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1131 'and' 'and_ln311_7' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1132 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_31 = select i1 %and_ln311_7, i32 0, i32 %ov_30" [detector_solid/abs_solid_detector.cpp:311]   --->   Operation 1132 'select' 'ov_31' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 1133 [4/4] (10.5ns)   --->   "%distance_3 = fadd i32 %distance_2, i32 %mul_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1133 'fadd' 'distance_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1134 [1/2] (12.3ns)   --->   "%overlap_4 = fmul i32 %overlap_3, i32 %ov_19" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1134 'fmul' 'overlap_4' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 1135 [3/4] (10.5ns)   --->   "%distance_3 = fadd i32 %distance_2, i32 %mul_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1135 'fadd' 'distance_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 1136 [2/4] (10.5ns)   --->   "%distance_3 = fadd i32 %distance_2, i32 %mul_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1136 'fadd' 'distance_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1137 [2/2] (12.3ns)   --->   "%overlap_5 = fmul i32 %overlap_4, i32 %ov_23" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1137 'fmul' 'overlap_5' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 12.3>
ST_25 : Operation 1138 [1/4] (10.5ns)   --->   "%distance_3 = fadd i32 %distance_2, i32 %mul_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1138 'fadd' 'distance_3' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1139 [1/2] (12.3ns)   --->   "%overlap_5 = fmul i32 %overlap_4, i32 %ov_23" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1139 'fmul' 'overlap_5' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 1140 [4/4] (10.5ns)   --->   "%distance_4 = fadd i32 %distance_3, i32 %mul_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1140 'fadd' 'distance_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 1141 [3/4] (10.5ns)   --->   "%distance_4 = fadd i32 %distance_3, i32 %mul_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1141 'fadd' 'distance_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.3>
ST_28 : Operation 1142 [2/4] (10.5ns)   --->   "%distance_4 = fadd i32 %distance_3, i32 %mul_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1142 'fadd' 'distance_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1143 [2/2] (12.3ns)   --->   "%overlap_6 = fmul i32 %overlap_5, i32 %ov_27" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1143 'fmul' 'overlap_6' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 12.3>
ST_29 : Operation 1144 [1/4] (10.5ns)   --->   "%distance_4 = fadd i32 %distance_3, i32 %mul_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1144 'fadd' 'distance_4' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1145 [1/2] (12.3ns)   --->   "%overlap_6 = fmul i32 %overlap_5, i32 %ov_27" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1145 'fmul' 'overlap_6' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 12.3>
ST_30 : Operation 1146 [4/4] (10.5ns)   --->   "%distance_5 = fadd i32 %distance_4, i32 %mul_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1146 'fadd' 'distance_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1147 [2/2] (12.3ns)   --->   "%overlap_7 = fmul i32 %overlap_6, i32 %ov_31" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1147 'fmul' 'overlap_7' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 12.3>
ST_31 : Operation 1148 [3/4] (10.5ns)   --->   "%distance_5 = fadd i32 %distance_4, i32 %mul_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1148 'fadd' 'distance_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1149 [1/2] (12.3ns)   --->   "%overlap_7 = fmul i32 %overlap_6, i32 %ov_31" [detector_solid/abs_solid_detector.cpp:312]   --->   Operation 1149 'fmul' 'overlap_7' <Predicate = (icmp_ln1072)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 1150 [2/4] (10.5ns)   --->   "%distance_5 = fadd i32 %distance_4, i32 %mul_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1150 'fadd' 'distance_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1151 [2/2] (5.43ns)   --->   "%tmp_109 = fcmp_ogt  i32 %overlap_7, i32 0" [detector_solid/abs_solid_detector.cpp:317]   --->   Operation 1151 'fcmp' 'tmp_109' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 1152 [1/4] (10.5ns)   --->   "%distance_5 = fadd i32 %distance_4, i32 %mul_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1152 'fadd' 'distance_5' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1153 [1/2] (5.43ns)   --->   "%tmp_109 = fcmp_ogt  i32 %overlap_7, i32 0" [detector_solid/abs_solid_detector.cpp:317]   --->   Operation 1153 'fcmp' 'tmp_109' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 0.00>

State 35 <SV = 34> <Delay = 0.00>

State 36 <SV = 35> <Delay = 0.00>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 1154 [4/4] (10.5ns)   --->   "%distance_6 = fadd i32 %distance_5, i32 %mul_6" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1154 'fadd' 'distance_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 1155 [3/4] (10.5ns)   --->   "%distance_6 = fadd i32 %distance_5, i32 %mul_6" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1155 'fadd' 'distance_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 1156 [2/4] (10.5ns)   --->   "%distance_6 = fadd i32 %distance_5, i32 %mul_6" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1156 'fadd' 'distance_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 1157 [1/4] (10.5ns)   --->   "%distance_6 = fadd i32 %distance_5, i32 %mul_6" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1157 'fadd' 'distance_6' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 1158 [4/4] (10.5ns)   --->   "%distance_7 = fadd i32 %distance_6, i32 %mul_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1158 'fadd' 'distance_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 1159 [3/4] (10.5ns)   --->   "%distance_7 = fadd i32 %distance_6, i32 %mul_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1159 'fadd' 'distance_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 1160 [2/4] (10.5ns)   --->   "%distance_7 = fadd i32 %distance_6, i32 %mul_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1160 'fadd' 'distance_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 11.5>
ST_44 : Operation 1161 [1/4] (10.5ns)   --->   "%distance_7 = fadd i32 %distance_6, i32 %mul_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 1161 'fadd' 'distance_7' <Predicate = (icmp_ln1072)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1162 [1/1] (0.00ns)   --->   "%bitcast_ln317 = bitcast i32 %overlap_7" [detector_solid/abs_solid_detector.cpp:317]   --->   Operation 1162 'bitcast' 'bitcast_ln317' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_44 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:317]   --->   Operation 1163 'partselect' 'tmp_108' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_44 : Operation 1164 [1/1] (0.00ns)   --->   "%trunc_ln317 = trunc i32 %bitcast_ln317" [detector_solid/abs_solid_detector.cpp:317]   --->   Operation 1164 'trunc' 'trunc_ln317' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_44 : Operation 1165 [1/1] (1.55ns)   --->   "%icmp_ln317 = icmp_ne  i8 %tmp_108, i8 255" [detector_solid/abs_solid_detector.cpp:317]   --->   Operation 1165 'icmp' 'icmp_ln317' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1166 [1/1] (2.44ns)   --->   "%icmp_ln317_1 = icmp_eq  i23 %trunc_ln317, i23 0" [detector_solid/abs_solid_detector.cpp:317]   --->   Operation 1166 'icmp' 'icmp_ln317_1' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%or_ln317 = or i1 %icmp_ln317_1, i1 %icmp_ln317" [detector_solid/abs_solid_detector.cpp:317]   --->   Operation 1167 'or' 'or_ln317' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%and_ln317 = and i1 %or_ln317, i1 %tmp_109" [detector_solid/abs_solid_detector.cpp:317]   --->   Operation 1168 'and' 'and_ln317' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%bitcast_ln321 = bitcast i32 %distance_7" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 1169 'bitcast' 'bitcast_ln321' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_44 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%xor_ln321 = xor i32 %bitcast_ln321, i32 2147483648" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 1170 'xor' 'xor_ln321' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%sc = bitcast i32 %xor_ln321" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 1171 'bitcast' 'sc' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_44 : Operation 1172 [1/1] (0.99ns) (out node of the LUT)   --->   "%sc_2 = select i1 %and_ln317, i32 %overlap_7, i32 %sc" [detector_solid/abs_solid_detector.cpp:317]   --->   Operation 1172 'select' 'sc_2' <Predicate = (icmp_ln1072)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.43>
ST_45 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_score_load = load i32 %tmp_score" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1173 'load' 'tmp_score_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_45 : Operation 1174 [2/2] (5.43ns)   --->   "%tmp_112 = fcmp_ogt  i32 %sc_2, i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1174 'fcmp' 'tmp_112' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 12.5>
ST_46 : Operation 1175 [1/1] (0.00ns)   --->   "%merge_1_1 = load i32 %merge_1" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1175 'load' 'merge_1_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1176 [1/1] (0.00ns)   --->   "%merge_2_1 = load i32 %merge_2"   --->   Operation 1176 'load' 'merge_2_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln1072 = trunc i32 %merge_1_1"   --->   Operation 1177 'trunc' 'trunc_ln1072' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1178 [1/1] (0.00ns)   --->   "%trunc_ln1072_1 = trunc i32 %merge_2_1"   --->   Operation 1178 'trunc' 'trunc_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1179 [1/1] (0.00ns)   --->   "%score_load = load i32 %score"   --->   Operation 1179 'load' 'score_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_46 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_other_load = load i32 %tmp_other" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1180 'load' 'tmp_other_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_46 : Operation 1181 [1/1] (2.47ns)   --->   "%icmp_ln325 = icmp_eq  i32 %tmp_other_load, i32 4294967295" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1181 'icmp' 'icmp_ln325' <Predicate = (icmp_ln1072)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1182 [1/1] (0.00ns)   --->   "%bitcast_ln325 = bitcast i32 %sc_2" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1182 'bitcast' 'bitcast_ln325' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_46 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1183 'partselect' 'tmp_110' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_46 : Operation 1184 [1/1] (0.00ns)   --->   "%trunc_ln325 = trunc i32 %bitcast_ln325" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1184 'trunc' 'trunc_ln325' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_46 : Operation 1185 [1/1] (0.00ns)   --->   "%bitcast_ln325_1 = bitcast i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1185 'bitcast' 'bitcast_ln325_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_46 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln325_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1186 'partselect' 'tmp_111' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_46 : Operation 1187 [1/1] (0.00ns)   --->   "%trunc_ln325_1 = trunc i32 %bitcast_ln325_1" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1187 'trunc' 'trunc_ln325_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_46 : Operation 1188 [1/1] (1.55ns)   --->   "%icmp_ln325_1 = icmp_ne  i8 %tmp_110, i8 255" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1188 'icmp' 'icmp_ln325_1' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1189 [1/1] (2.44ns)   --->   "%icmp_ln325_2 = icmp_eq  i23 %trunc_ln325, i23 0" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1189 'icmp' 'icmp_ln325_2' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node or_ln325)   --->   "%or_ln325_1 = or i1 %icmp_ln325_2, i1 %icmp_ln325_1" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1190 'or' 'or_ln325_1' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1191 [1/1] (1.55ns)   --->   "%icmp_ln325_3 = icmp_ne  i8 %tmp_111, i8 255" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1191 'icmp' 'icmp_ln325_3' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1192 [1/1] (2.44ns)   --->   "%icmp_ln325_4 = icmp_eq  i23 %trunc_ln325_1, i23 0" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1192 'icmp' 'icmp_ln325_4' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node or_ln325)   --->   "%or_ln325_2 = or i1 %icmp_ln325_4, i1 %icmp_ln325_3" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1193 'or' 'or_ln325_2' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1194 [1/2] (5.43ns)   --->   "%tmp_112 = fcmp_ogt  i32 %sc_2, i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1194 'fcmp' 'tmp_112' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node or_ln325)   --->   "%and_ln325 = and i1 %or_ln325_1, i1 %or_ln325_2" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1195 'and' 'and_ln325' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node or_ln325)   --->   "%and_ln325_1 = and i1 %and_ln325, i1 %tmp_112" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1196 'and' 'and_ln325_1' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1197 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln325 = or i1 %icmp_ln325, i1 %and_ln325_1" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1197 'or' 'or_ln325' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1198 [1/1] (0.69ns)   --->   "%tmp_other_6 = select i1 %or_ln325, i32 %i_real_3, i32 %tmp_other_load" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1198 'select' 'tmp_other_6' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1199 [1/1] (0.69ns)   --->   "%tmp_score_4 = select i1 %or_ln325, i32 %sc_2, i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:325]   --->   Operation 1199 'select' 'tmp_score_4' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1200 [2/2] (5.43ns)   --->   "%tmp_115 = fcmp_ogt  i32 %tmp_score_4, i32 %score_load" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1200 'fcmp' 'tmp_115' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1201 [1/1] (0.69ns)   --->   "%tmp_other_5 = select i1 %icmp_ln1064, i32 4294967295, i32 %tmp_other_6"   --->   Operation 1201 'select' 'tmp_other_5' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1202 [1/1] (0.69ns)   --->   "%tmp_score_3 = select i1 %icmp_ln1064, i32 0, i32 %tmp_score_4"   --->   Operation 1202 'select' 'tmp_score_3' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1203 [1/1] (1.58ns)   --->   "%store_ln271 = store i32 %tmp_other_5, i32 %tmp_other" [detector_solid/abs_solid_detector.cpp:271]   --->   Operation 1203 'store' 'store_ln271' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_46 : Operation 1204 [1/1] (1.58ns)   --->   "%store_ln271 = store i32 %tmp_score_3, i32 %tmp_score" [detector_solid/abs_solid_detector.cpp:271]   --->   Operation 1204 'store' 'store_ln271' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_46 : Operation 1235 [1/1] (0.00ns)   --->   "%write_ln1072 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %merge_2_out, i10 %trunc_ln1072_1"   --->   Operation 1235 'write' 'write_ln1072' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_46 : Operation 1236 [1/1] (0.00ns)   --->   "%write_ln1072 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %merge_1_out, i10 %trunc_ln1072"   --->   Operation 1236 'write' 'write_ln1072' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_46 : Operation 1237 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1237 'ret' 'ret_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 8.69>
ST_47 : Operation 1205 [1/1] (0.00ns)   --->   "%specpipeline_ln293 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_18" [detector_solid/abs_solid_detector.cpp:293]   --->   Operation 1205 'specpipeline' 'specpipeline_ln293' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_47 : Operation 1206 [1/1] (0.00ns)   --->   "%speclooptripcount_ln293 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 136, i64 68" [detector_solid/abs_solid_detector.cpp:293]   --->   Operation 1206 'speclooptripcount' 'speclooptripcount_ln293' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_47 : Operation 1207 [1/1] (0.00ns)   --->   "%specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [detector_solid/abs_solid_detector.cpp:293]   --->   Operation 1207 'specloopname' 'specloopname_ln293' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_47 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node or_ln338)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %merge_1_1, i32 31" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1208 'bitselect' 'tmp_123' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_47 : Operation 1209 [1/1] (0.00ns)   --->   "%bitcast_ln338 = bitcast i32 %tmp_score_4" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1209 'bitcast' 'bitcast_ln338' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_47 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln338, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1210 'partselect' 'tmp_113' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_47 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln338 = trunc i32 %bitcast_ln338" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1211 'trunc' 'trunc_ln338' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_47 : Operation 1212 [1/1] (0.00ns)   --->   "%bitcast_ln338_1 = bitcast i32 %score_load" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1212 'bitcast' 'bitcast_ln338_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_47 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln338_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1213 'partselect' 'tmp_114' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_47 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln338_1 = trunc i32 %bitcast_ln338_1" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1214 'trunc' 'trunc_ln338_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_47 : Operation 1215 [1/1] (1.55ns)   --->   "%icmp_ln338 = icmp_ne  i8 %tmp_113, i8 255" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1215 'icmp' 'icmp_ln338' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1216 [1/1] (2.44ns)   --->   "%icmp_ln338_1 = icmp_eq  i23 %trunc_ln338, i23 0" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1216 'icmp' 'icmp_ln338_1' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node or_ln338)   --->   "%or_ln338_1 = or i1 %icmp_ln338_1, i1 %icmp_ln338" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1217 'or' 'or_ln338_1' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1218 [1/1] (1.55ns)   --->   "%icmp_ln338_2 = icmp_ne  i8 %tmp_114, i8 255" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1218 'icmp' 'icmp_ln338_2' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1219 [1/1] (2.44ns)   --->   "%icmp_ln338_3 = icmp_eq  i23 %trunc_ln338_1, i23 0" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1219 'icmp' 'icmp_ln338_3' <Predicate = (icmp_ln1072)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node or_ln338)   --->   "%or_ln338_2 = or i1 %icmp_ln338_3, i1 %icmp_ln338_2" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1220 'or' 'or_ln338_2' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1221 [1/2] (5.43ns)   --->   "%tmp_115 = fcmp_ogt  i32 %tmp_score_4, i32 %score_load" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1221 'fcmp' 'tmp_115' <Predicate = (icmp_ln1072)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node or_ln338)   --->   "%and_ln338 = and i1 %or_ln338_1, i1 %or_ln338_2" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1222 'and' 'and_ln338' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node or_ln338)   --->   "%and_ln338_1 = and i1 %and_ln338, i1 %tmp_115" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1223 'and' 'and_ln338_1' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1224 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln338 = or i1 %tmp_123, i1 %and_ln338_1" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1224 'or' 'or_ln338' <Predicate = (icmp_ln1072)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node score_3)   --->   "%score_2 = select i1 %or_ln338, i32 %tmp_score_4, i32 %score_load" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1225 'select' 'score_2' <Predicate = (icmp_ln1072 & icmp_ln1064)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node merge_2_6)   --->   "%merge_2_5 = select i1 %or_ln338, i32 %tmp_other_6, i32 %merge_2_1" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1226 'select' 'merge_2_5' <Predicate = (icmp_ln1072 & icmp_ln1064)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node merge_1_6)   --->   "%merge_1_5 = select i1 %or_ln338, i32 %i_real_4, i32 %merge_1_1" [detector_solid/abs_solid_detector.cpp:338]   --->   Operation 1227 'select' 'merge_1_5' <Predicate = (icmp_ln1072 & icmp_ln1064)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1228 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_3 = select i1 %icmp_ln1064, i32 %score_2, i32 %score_load"   --->   Operation 1228 'select' 'score_3' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1229 [1/1] (0.69ns) (out node of the LUT)   --->   "%merge_2_6 = select i1 %icmp_ln1064, i32 %merge_2_5, i32 %merge_2_1"   --->   Operation 1229 'select' 'merge_2_6' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1230 [1/1] (0.69ns) (out node of the LUT)   --->   "%merge_1_6 = select i1 %icmp_ln1064, i32 %merge_1_5, i32 %merge_1_1"   --->   Operation 1230 'select' 'merge_1_6' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1231 [1/1] (1.58ns)   --->   "%store_ln271 = store i32 %score_3, i32 %score" [detector_solid/abs_solid_detector.cpp:271]   --->   Operation 1231 'store' 'store_ln271' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_47 : Operation 1232 [1/1] (1.58ns)   --->   "%store_ln271 = store i32 %merge_2_6, i32 %merge_2" [detector_solid/abs_solid_detector.cpp:271]   --->   Operation 1232 'store' 'store_ln271' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_47 : Operation 1233 [1/1] (1.58ns)   --->   "%store_ln271 = store i32 %merge_1_6, i32 %merge_1" [detector_solid/abs_solid_detector.cpp:271]   --->   Operation 1233 'store' 'store_ln271' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_47 : Operation 1234 [1/1] (0.00ns)   --->   "%br_ln271 = br void %.preheader" [detector_solid/abs_solid_detector.cpp:271]   --->   Operation 1234 'br' 'br_ln271' <Predicate = (icmp_ln1072)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('tmp_other') [21]  (0 ns)
	'store' operation ('store_ln0') of constant 4294967295 on local variable 'tmp_other' [34]  (1.59 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'load' operation ('i_real', detector_solid/abs_solid_detector.cpp:260) on local variable 'tmp_other' [45]  (0 ns)
	'add' operation ('add_ln299', detector_solid/abs_solid_detector.cpp:299) [170]  (1.82 ns)
	'getelementptr' operation ('regions_center_0_addr', detector_solid/abs_solid_detector.cpp:299) [175]  (0 ns)
	'load' operation ('regions_center_0_load', detector_solid/abs_solid_detector.cpp:299) on array 'regions_center_0' [224]  (3.25 ns)

 <State 3>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load', detector_solid/abs_solid_detector.cpp:304) on array 'regions_min_0' [400]  (3.25 ns)
	'mux' operation ('tmp_26', detector_solid/abs_solid_detector.cpp:304) [402]  (1.59 ns)
	'fcmp' operation ('tmp_19', detector_solid/abs_solid_detector.cpp:307) [424]  (5.43 ns)

 <State 4>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d', detector_solid/abs_solid_detector.cpp:299) [394]  (10.5 ns)

 <State 5>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d', detector_solid/abs_solid_detector.cpp:299) [394]  (10.5 ns)

 <State 6>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d', detector_solid/abs_solid_detector.cpp:299) [394]  (10.5 ns)

 <State 7>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d', detector_solid/abs_solid_detector.cpp:299) [394]  (10.5 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul', detector_solid/abs_solid_detector.cpp:300) [395]  (12.4 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul', detector_solid/abs_solid_detector.cpp:300) [395]  (12.4 ns)

 <State 10>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_1', detector_solid/abs_solid_detector.cpp:300) [447]  (12.4 ns)

 <State 11>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_2', detector_solid/abs_solid_detector.cpp:300) [500]  (12.4 ns)

 <State 12>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_3', detector_solid/abs_solid_detector.cpp:300) [553]  (12.4 ns)

 <State 13>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_4', detector_solid/abs_solid_detector.cpp:300) [606]  (12.4 ns)

 <State 14>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_5', detector_solid/abs_solid_detector.cpp:300) [659]  (12.4 ns)

 <State 15>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [492]  (12.4 ns)

 <State 16>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [492]  (12.4 ns)

 <State 17>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [545]  (12.4 ns)

 <State 18>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [545]  (12.4 ns)

 <State 19>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [598]  (12.4 ns)

 <State 20>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [598]  (12.4 ns)

 <State 21>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [651]  (12.4 ns)

 <State 22>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [651]  (12.4 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:300) [554]  (10.5 ns)

 <State 24>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [704]  (12.4 ns)

 <State 25>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [704]  (12.4 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:300) [607]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:300) [607]  (10.5 ns)

 <State 28>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [757]  (12.4 ns)

 <State 29>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [757]  (12.4 ns)

 <State 30>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [810]  (12.4 ns)

 <State 31>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:312) [810]  (12.4 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:300) [660]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:300) [660]  (10.5 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:300) [713]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:300) [713]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:300) [713]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:300) [713]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:300) [766]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:300) [766]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:300) [766]  (10.5 ns)

 <State 44>: 11.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:300) [766]  (10.5 ns)
	'xor' operation ('xor_ln321', detector_solid/abs_solid_detector.cpp:321) [820]  (0 ns)
	'select' operation ('sc', detector_solid/abs_solid_detector.cpp:317) [822]  (0.993 ns)

 <State 45>: 5.43ns
The critical path consists of the following:
	'load' operation ('tmp_score_load', detector_solid/abs_solid_detector.cpp:325) on local variable 'tmp_score' [53]  (0 ns)
	'fcmp' operation ('tmp_112', detector_solid/abs_solid_detector.cpp:325) [836]  (5.43 ns)

 <State 46>: 12.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_112', detector_solid/abs_solid_detector.cpp:325) [836]  (5.43 ns)
	'and' operation ('and_ln325_1', detector_solid/abs_solid_detector.cpp:325) [838]  (0 ns)
	'or' operation ('or_ln325', detector_solid/abs_solid_detector.cpp:325) [839]  (0.978 ns)
	'select' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:325) [841]  (0.698 ns)
	'fcmp' operation ('tmp_115', detector_solid/abs_solid_detector.cpp:338) [858]  (5.43 ns)

 <State 47>: 8.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_115', detector_solid/abs_solid_detector.cpp:338) [858]  (5.43 ns)
	'and' operation ('and_ln338_1', detector_solid/abs_solid_detector.cpp:338) [860]  (0 ns)
	'or' operation ('or_ln338', detector_solid/abs_solid_detector.cpp:338) [861]  (0.978 ns)
	'select' operation ('score', detector_solid/abs_solid_detector.cpp:338) [862]  (0 ns)
	'select' operation ('score') [870]  (0.698 ns)
	'store' operation ('store_ln271', detector_solid/abs_solid_detector.cpp:271) of variable 'score' on local variable 'score' [877]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
