
---------- Begin Simulation Statistics ----------
final_tick                                   24570000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58758                       # Simulator instruction rate (inst/s)
host_mem_usage                                2218596                       # Number of bytes of host memory used
host_op_rate                                    67878                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.09                       # Real time elapsed on the host
host_tick_rate                              278140393                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        5179                       # Number of instructions simulated
sim_ops                                          5994                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000025                       # Number of seconds simulated
sim_ticks                                    24570000                       # Number of ticks simulated
system.cpu_cluster.cpus.committedInsts           5179                       # Number of instructions committed
system.cpu_cluster.cpus.committedOps             5994                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.cpi                 18.976636                       # CPI: cycles per instruction
system.cpu_cluster.cpus.discardedOps             1358                       # Number of ops (including micro ops) which were discarded before commit
system.cpu_cluster.cpus.idleCycles              87403                       # Total number of cycles that the object has spent stopped
system.cpu_cluster.cpus.ipc                  0.052696                       # IPC: instructions per cycle
system.cpu_cluster.cpus.numCycles               98280                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntAlu         3920     65.40%     65.40% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntMult            4      0.07%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntDiv            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatAdd            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCmp            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCvt            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMult            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatDiv            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMisc            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatSqrt            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAdd            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAlu            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCmp            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCvt            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMisc            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMult            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMultAcc            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShift            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShiftAcc            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdDiv            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSqrt            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAdd            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAlu            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCmp            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCvt            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatDiv            0      0.00%     65.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMisc            3      0.05%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMult            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMultAcc            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatSqrt            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAdd            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAlu            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceCmp            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceAdd            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceCmp            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAes            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAesMix            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash2            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash2            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma2            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma3            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdPredAlu            0      0.00%     65.52% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemRead         1108     18.49%     84.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemWrite          959     16.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::total         5994                       # Class of committed instruction
system.cpu_cluster.cpus.tickCycles              10877                       # Number of cycles that the object actually ticked
system.cpu_cluster.cpus.workload.numSyscalls           13                       # Number of system calls
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_requests           61                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.tot_requests          498                       # Total number of requests made to the snoop filter.
system.cpu_cluster.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           40                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           472                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks
system.cpu_cluster.cpus.branchPred.lookups         2352                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.condPredicted         1420                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.condIncorrect          391                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.BTBLookups         1177                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.BTBHits          407                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBHitPct    34.579439                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.RASUsed          223                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPred.RASIncorrect           14                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.indirectLookups          131                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectHits            6                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectMisses          125                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.indirectMispredicted           59                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data         2018                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total         2018                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data         2018                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total         2018                       # number of overall hits
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data          180                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total          180                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data          180                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total          180                       # number of overall misses
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data     10755000                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total     10755000                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data     10755000                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total     10755000                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data         2198                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total         2198                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data         2198                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total         2198                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.081893                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.081893                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.081893                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.081893                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data        59750                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total        59750                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data        59750                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total        59750                       # average overall miss latency
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data           33                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data           33                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data          147                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total          147                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data          147                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total          147                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data      8888750                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total      8888750                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data      8888750                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total      8888750                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.066879                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.066879                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.066879                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.066879                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 60467.687075                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total 60467.687075                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 60467.687075                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total 60467.687075                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.replacements            3                       # number of replacements
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data         1157                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total         1157                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data          110                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total          110                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data      6703250                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total      6703250                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data         1267                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total         1267                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.086819                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.086819                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data 60938.636364                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total 60938.636364                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data            6                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data          104                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data      6397000                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total      6397000                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.082084                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.082084                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 61509.615385                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total 61509.615385                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data          861                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total          861                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data           70                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data      4051750                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total      4051750                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data          931                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total          931                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.075188                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.075188                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 57882.142857                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 57882.142857                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data           27                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data           43                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data      2491750                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total      2491750                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.046187                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.046187                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 57947.674419                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 57947.674419                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           11                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           11                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.tagsinuse    86.798150                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs         2187                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.sampled_refs          147                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.avg_refs    14.877551                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       134500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data    86.798150                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.169528                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.169528                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          144                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.tag_accesses         4587                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.data_accesses         4587                       # Number of data accesses
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.instHits                0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.instMisses              0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.readHits                0                       # DTB read hits
system.cpu_cluster.cpus.dtb.readMisses              0                       # DTB read misses
system.cpu_cluster.cpus.dtb.writeHits               0                       # DTB write hits
system.cpu_cluster.cpus.dtb.writeMisses             0                       # DTB write misses
system.cpu_cluster.cpus.dtb.inserts                 0                       # Number of times an entry is inserted into the TLB
system.cpu_cluster.cpus.dtb.flushTlb                0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.permsFaults             0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.readAccesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.writeAccesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.instAccesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.hits                    0                       # Total TLB (inst and data) hits
system.cpu_cluster.cpus.dtb.misses                  0                       # Total TLB (inst and data) misses
system.cpu_cluster.cpus.dtb.accesses                0                       # Total TLB (inst and data) accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu_cluster.cpus.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu_cluster.cpus.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu_cluster.cpus.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu_cluster.cpus.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.fetch2.intInstructions         5623                       # Number of integer instructions successfully decoded
system.cpu_cluster.cpus.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded
system.cpu_cluster.cpus.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded
system.cpu_cluster.cpus.fetch2.loadInstructions         1842                       # Number of memory load instructions successfully decoded
system.cpu_cluster.cpus.fetch2.storeInstructions          836                       # Number of memory store instructions successfully decoded
system.cpu_cluster.cpus.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst         2496                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total         2496                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst         2496                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total         2496                       # number of overall hits
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst          333                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total          333                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst          333                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total          333                       # number of overall misses
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst     19778500                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total     19778500                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst     19778500                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total     19778500                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst         2829                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total         2829                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst         2829                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total         2829                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.117709                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.117709                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.117709                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.117709                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst 59394.894895                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total 59394.894895                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst 59394.894895                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total 59394.894895                       # average overall miss latency
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.writebacks::.writebacks           15                       # number of writebacks
system.cpu_cluster.cpus.icache.writebacks::total           15                       # number of writebacks
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst          333                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total          333                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst          333                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total          333                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst     19695250                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total     19695250                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst     19695250                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total     19695250                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.117709                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.117709                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.117709                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.117709                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 59144.894895                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total 59144.894895                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 59144.894895                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total 59144.894895                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.replacements           15                       # number of replacements
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst         2496                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total         2496                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst          333                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total          333                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst     19778500                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total     19778500                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst         2829                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total         2829                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.117709                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.117709                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst 59394.894895                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total 59394.894895                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst          333                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total          333                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst     19695250                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total     19695250                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.117709                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.117709                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 59144.894895                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total 59144.894895                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.tagsinuse   165.078567                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs         2829                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.sampled_refs          333                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.avg_refs     8.495495                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        78500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   165.078567                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.214946                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.214946                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024     0.414062                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.tag_accesses         8820                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.data_accesses         8820                       # Number of data accesses
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.instHits                0                       # ITB inst hits
system.cpu_cluster.cpus.itb.instMisses              0                       # ITB inst misses
system.cpu_cluster.cpus.itb.readHits                0                       # DTB read hits
system.cpu_cluster.cpus.itb.readMisses              0                       # DTB read misses
system.cpu_cluster.cpus.itb.writeHits               0                       # DTB write hits
system.cpu_cluster.cpus.itb.writeMisses             0                       # DTB write misses
system.cpu_cluster.cpus.itb.inserts                 0                       # Number of times an entry is inserted into the TLB
system.cpu_cluster.cpus.itb.flushTlb                0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.permsFaults             0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.readAccesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.writeAccesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.instAccesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.hits                    0                       # Total TLB (inst and data) hits
system.cpu_cluster.cpus.itb.misses                  0                       # Total TLB (inst and data) misses
system.cpu_cluster.cpus.itb.accesses                0                       # Total TLB (inst and data) accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.itb_walker_cache.replacements            0                       # number of replacements
system.cpu_cluster.cpus.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu_cluster.cpus.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu_cluster.cpus.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu_cluster.cpus.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.thread_0.numInsts         5179                       # Number of Instructions committed
system.cpu_cluster.cpus.thread_0.numOps          5994                       # Number of Ops committed
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.inst          333                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.data          147                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::total          480                       # number of demand (read+write) misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.inst          333                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.data          147                       # number of overall misses
system.cpu_cluster.l2.overall_misses::total          480                       # number of overall misses
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.inst     19528000                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.data      8776750                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::total     28304750                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.inst     19528000                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.data      8776750                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::total     28304750                       # number of overall miss cycles
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.inst          333                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.data          147                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::total          480                       # number of demand (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.inst          333                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.data          147                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::total          480                       # number of overall (read+write) accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.inst            1                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.data            1                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.inst            1                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.data            1                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.inst 58642.642643                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.data 59705.782313                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::total 58968.229167                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.inst 58642.642643                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.data 59705.782313                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::total 58968.229167                       # average overall miss latency
system.cpu_cluster.l2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_mshrs             0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.data            6                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.inst            3                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.data            6                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.inst          330                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.data          141                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.inst          330                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.data          141                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.inst     19083250                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.data      8270750                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::total     27354000                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.inst     19083250                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.data      8270750                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::total     27354000                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.990991                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.959184                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::total     0.981250                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.990991                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.959184                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::total     0.981250                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 57828.030303                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 58657.801418                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::total 58076.433121                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 57828.030303                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 58657.801418                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::total 58076.433121                       # average overall mshr miss latency
system.cpu_cluster.l2.replacements                  0                       # number of replacements
system.cpu_cluster.l2.WritebackClean_hits::.writebacks           12                       # number of WritebackClean hits
system.cpu_cluster.l2.WritebackClean_hits::total           12                       # number of WritebackClean hits
system.cpu_cluster.l2.WritebackClean_accesses::.writebacks           12                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.WritebackClean_accesses::total           12                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.cpu_cluster.l2.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu_cluster.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu_cluster.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu_cluster.l2.ReadExReq_misses::.cpu_cluster.cpus.data           43                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_misses::total           43                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_miss_latency::.cpu_cluster.cpus.data      2459500                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_latency::total      2459500                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_accesses::.cpu_cluster.cpus.data           43                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_accesses::total           43                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_miss_rate::.cpu_cluster.cpus.data            1                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::.cpu_cluster.cpus.data 57197.674419                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::total 57197.674419                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_mshr_misses::.cpu_cluster.cpus.data           43                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_misses::total           43                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::.cpu_cluster.cpus.data      2405750                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::total      2405750                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::.cpu_cluster.cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 55947.674419                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::total 55947.674419                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_misses::.cpu_cluster.cpus.inst          333                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_misses::total          333                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_miss_latency::.cpu_cluster.cpus.inst     19528000                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_miss_latency::total     19528000                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_accesses::.cpu_cluster.cpus.inst          333                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_accesses::total          333                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_miss_rate::.cpu_cluster.cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::.cpu_cluster.cpus.inst 58642.642643                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::total 58642.642643                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_mshr_hits::.cpu_cluster.cpus.inst            3                       # number of ReadCleanReq MSHR hits
system.cpu_cluster.l2.ReadCleanReq_mshr_hits::total            3                       # number of ReadCleanReq MSHR hits
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::.cpu_cluster.cpus.inst          330                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::total          330                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::.cpu_cluster.cpus.inst     19083250                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::total     19083250                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.990991                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::total     0.990991                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 57828.030303                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::total 57828.030303                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.data          104                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::total          104                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.data      6317250                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::total      6317250                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.data          104                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::total          104                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.data            1                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.data 60742.788462                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::total 60742.788462                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::.cpu_cluster.cpus.data            6                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.data           98                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::total           98                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.data      5865000                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::total      5865000                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.942308                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::total     0.942308                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 59846.938776                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::total 59846.938776                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.tagsinuse         3.069557                       # Cycle average of tags in use
system.cpu_cluster.l2.tags.total_refs              12                       # Total number of references to valid blocks.
system.cpu_cluster.l2.tags.sampled_refs            12                       # Sample count of references to valid blocks.
system.cpu_cluster.l2.tags.avg_refs                 1                       # Average number of references to valid blocks.
system.cpu_cluster.l2.tags.warmup_cycle       6467750                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.l2.tags.occ_blocks::.writebacks     3.069557                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_percent::.writebacks     0.000187                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::total     0.000187                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1024     0.000732                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.tag_accesses          7900                       # Number of tag accesses
system.cpu_cluster.l2.tags.data_accesses         7900                       # Number of data accesses
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.toL2Bus.trans_dist::ReadResp          437                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackClean           15                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::CleanEvict            3                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExReq           43                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExResp           43                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadCleanReq          333                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadSharedReq          104                       # Transaction distribution
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          681                       # Packet count per connected requestor and responder (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          297                       # Packet count per connected requestor and responder (bytes)
system.cpu_cluster.toL2Bus.pkt_count::total          978                       # Packet count per connected requestor and responder (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        22272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port         9408                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu_cluster.toL2Bus.pkt_size::total        31680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu_cluster.toL2Bus.snoops                   0                       # Total snoops (count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu_cluster.toL2Bus.snoop_fanout::samples          480                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::mean     0.100000                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::stdev     0.300313                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::0          432     90.00%     90.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::1           48     10.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::2            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::3            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::4            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::total          480                       # Request fanout histogram
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.toL2Bus.reqLayer0.occupancy       128250                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.5                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       167247                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer1.occupancy        74994                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts
system.mem_ctrls0.avgPriority_.cpu_cluster.cpus.inst::samples       169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu_cluster.cpus.data::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000559000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState                480                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                        237                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      237                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.12                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  237                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                    212                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     24                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                  15168                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   617.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                     24497000                       # Total gap between requests
system.mem_ctrls0.avgGap                    103362.87                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu_cluster.cpus.inst        10816                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu_cluster.cpus.data         4352                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadRate::.cpu_cluster.cpus.inst 440211640.211640179157                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu_cluster.cpus.data 177126577.126577138901                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu_cluster.cpus.inst          169                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu_cluster.cpus.data           68                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu_cluster.cpus.inst      4169750                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu_cluster.cpus.data      1515000                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu_cluster.cpus.inst     24673.08                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu_cluster.cpus.data     22279.41                       # Per-requestor read average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu_cluster.cpus.inst        10816                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu_cluster.cpus.data         4352                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total        15168                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu_cluster.cpus.inst        10816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total        10816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.num_reads::.cpu_cluster.cpus.inst          169                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu_cluster.cpus.data           68                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total           237                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu_cluster.cpus.inst    440211640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu_cluster.cpus.data    177126577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       617338217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu_cluster.cpus.inst    440211640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total    440211640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu_cluster.cpus.inst    440211640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu_cluster.cpus.data    177126577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      617338217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts                 237                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0           60                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1           36                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2           32                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3           21                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4            7                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5            3                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6            3                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7            3                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8           24                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10            5                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11            8                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13           30                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14            5                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat                1241000                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat              1185000                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat           5684750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat                5236.29                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          23986.29                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits                196                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           82.70                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples           37                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   392.648649                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   259.871592                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   359.883331                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127            5     13.51%     13.51% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255           12     32.43%     45.95% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383            9     24.32%     70.27% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511            1      2.70%     72.97% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767            2      5.41%     78.38% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023            1      2.70%     81.08% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151            7     18.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total           37                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead                15168                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten                 0                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             617.338217                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   4.82                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               4.82                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              82.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy         185640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy          91080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy       1178100                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy     11130960                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy        61440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy     14491140                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower   589.789988                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE        77000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT     23713000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy         107100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy          49335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy        514080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy     10636770                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy       477600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy     13628805                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   554.692918                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE      1160000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT     22630000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.cpu_cluster.cpus.inst::samples       161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu_cluster.cpus.data::samples        73.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000533000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState                474                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                        234                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      234                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.09                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  234                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                    208                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                  14976                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   609.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                     24419000                       # Total gap between requests
system.mem_ctrls1.avgGap                    104354.70                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu_cluster.cpus.inst        10304                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu_cluster.cpus.data         4672                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadRate::.cpu_cluster.cpus.inst 419373219.373219370842                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu_cluster.cpus.data 190150590.150590151548                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu_cluster.cpus.inst          161                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu_cluster.cpus.data           73                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu_cluster.cpus.inst      3715000                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu_cluster.cpus.data      1892500                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu_cluster.cpus.inst     23074.53                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu_cluster.cpus.data     25924.66                       # Per-requestor read average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu_cluster.cpus.inst        10304                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu_cluster.cpus.data         4672                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total        14976                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu_cluster.cpus.inst        10304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total        10304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.num_reads::.cpu_cluster.cpus.inst          161                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu_cluster.cpus.data           73                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total           234                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu_cluster.cpus.inst    419373219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu_cluster.cpus.data    190150590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       609523810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu_cluster.cpus.inst    419373219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total    419373219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu_cluster.cpus.inst    419373219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu_cluster.cpus.data    190150590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      609523810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts                 234                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0           55                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1           28                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2           30                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3           23                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4            6                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5            4                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6            4                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7            5                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8           24                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10            5                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11            7                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12            1                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13           36                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14            6                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat                1220000                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat              1170000                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat           5607500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat                5213.68                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          23963.68                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits                192                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           82.05                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples           39                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   375.794872                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   230.956953                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   363.873834                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127           10     25.64%     25.64% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255           11     28.21%     53.85% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383            5     12.82%     66.67% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511            2      5.13%     71.79% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639            2      5.13%     76.92% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895            1      2.56%     79.49% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023            1      2.56%     82.05% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151            7     17.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total           39                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead                14976                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten                 0                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             609.523810                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   4.76                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               4.76                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              82.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy         185640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy          91080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy       1106700                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy     11040900                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy       137280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy     14405520                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower   586.305250                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE       273500                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT     23516500                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy         114240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy          56925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy        564060                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy     10273680                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy       783360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy     13636185                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   554.993284                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE      1955500                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT     21834500                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                428                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                43                       # Transaction distribution
system.membus.trans_dist::ReadExResp               43                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            428                       # Transaction distribution
system.membus.pkt_count_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port          475                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port          468                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side_port::total          943                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    943                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port        15168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port        14976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side_port::total        30144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   30144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               471                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     471    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 471                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     24570000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              312500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              305500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2483500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.voltage_domain.voltage                3.300000                       # Voltage in Volts

---------- End Simulation Statistics   ----------
