$date
	Mon Jan 26 02:07:39 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_memory_tb $end
$var wire 8 ! dout [7:0] $end
$var reg 3 " addr [2:0] $end
$var reg 1 # clk $end
$var reg 8 $ din [7:0] $end
$var reg 1 % re $end
$var reg 1 & we $end
$scope module uut $end
$var wire 3 ' addr [2:0] $end
$var wire 1 # clk $end
$var wire 8 ( din [7:0] $end
$var wire 1 % re $end
$var wire 1 & we $end
$var reg 8 ) dout [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
0&
0%
b0 $
0#
b0 "
b0 !
$end
#5
1#
#10
0#
b10100101 $
b10100101 (
b10 "
b10 '
1&
#15
1#
#20
0#
b111100 $
b111100 (
b100 "
b100 '
#25
1#
#30
b10100101 !
b10100101 )
0#
b10 "
b10 '
1%
0&
b0 $
b0 (
#35
1#
#40
b111100 !
b111100 )
0#
b100 "
b100 '
#45
1#
#50
b0 !
b0 )
0#
0%
#55
1#
#60
0#
