<HTML>
<HEAD>
<meta http-equiv='Content-Type' content='text/html; charset=iso-8859-1'>
<meta name='Author' content='Freescale Semiconductor'>
</HEAD>
<BODY>
<b><center><font face='arial'  size='5' align=>Device Settings for: System Setup  </font></center></b> 
<hr size='1' color='#3366FF'>
<font face='arial'><h3><font face='Arial'>SPR</font></h3><br><br><br>Wait State is <u><font face='arial' color='blue'>disabled</font></u>. Critical Interrupt is <u><font face='arial' color='blue'>disabled</font></u>. External Interrupt Enable is <u><font face='arial' color='blue'>disabled</font></u>. Problem State is <u><font face='arial' color='blue'>disabled</font></u>. Machine check is <u><font face='arial' color='blue'>disabled</font></u>. Debug Interrupt Enable <u><font face='arial' color='blue'>disabled</font></u>. Instruction address space is <u><font face='arial' color='blue'>disabled</font></u>. Data address space is <u><font face='arial' color='blue'>disabled</font></u><br>Recoverable Interrupt is <u><font face='arial' color='blue'>disabled</font></u><br><br>External input interrupt will <u><font face='arial' color='blue'>remain unaffected</font></u> by the debug interrupt. Critical interrupt will <u><font face='arial' color='blue'>remain unaffected</font></u> by the debug interrupt. The debug interrupt will <u><font face='arial' color='blue'>remain unaffected</font></u> by the critical interrupt but it will <u><font face='arial' color='blue'>remain unaffected</font></u> by the machine check interrupt. Debug interrupt use the <u><font face='arial' color='blue'>critical interrupt resources CSRR0/CSRR1 </font></u>for saving state.Interrupt Inputs Clear <u><font face='arial' color='blue'>disabled</font></u>. Machine Check Exception is <u><font face='arial' color='blue'>disabled</font></u>. <br><br><b><font face='Arial'>Registers</font></b><br><br><TABLE  cellpadding='2' border='2' bordercolor='#000000bgcolor= '#FFFFFF' ' width='100%' align = 'center' >
<TR><TD colspan="1" bgcolor= "#CCFFCC"><b><center><h3>HID0</h3></center></b></TD></TR><TR>
<TD ><center><input type='image' SRC='Images/Register_Images/CORE/HID0_B.jpg'></center></TD>
</TR>
</TABLE>
<TABLE  cellpadding='2' border='2' bordercolor='#000000bgcolor= '#FFFFFF' ' width='100%' align = 'center' >
<TR><TD colspan="2" bgcolor= "#FFFFFF"><center><font face='arial'>Hardware Implementation-Dependent Register 0</font> </center></TD></TR><TR>
<TD ><font face='arial'><b><font face='Arial'>Address : Offset</font></b></font> </TD>
<TD ><font face='arial'>SPR_1008 : 0x00</font> </TD>
</TR>
<TR>
<TD ><font face='arial'><b><font face='Arial'>Value (Current : Reset)</font></b></font> </TD>
<TD ><font face='arial'>0x00000000 : 0x00000000</font> </TD>
</TR>
<TR>
<TD ><font face='arial'><b><font face='Arial'>Description</font></b></font> </TD>
<TD ><font face='arial'>Hardware Implementation-Dependent Register 0</font> </TD>
</TR>
</TABLE>
<TABLE  cellpadding='2' border='2' bordercolor='#000000bgcolor= '#FFFFFF' ' width='100%' align = 'center' >
<TR>
<TD align='center' width='10%' ><b><center><font face='arial' color='#000000' size='2'>Bit</font></center></b>  </TD>
<TD align='center' width='10%' ><b><center><font face='arial' color='#000000' size='2'>Field</font></center></b>  </TD>
<TD align='center' width='20%' ><b><center><font face='arial' color='#000000' size='2'>Value</font></center></b>  </TD>
<TD align='left' width='60%' ><b><center><font face='arial' color='#000000' size='2'>Description</font></center></b>  </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>0</font> </TD>
<TD align='center' width='10%' ><font face='arial'>EMCP</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Machine Check Exception Input Pins is Disable.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>1-5</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>00000</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>6-7</font> </TD>
<TD align='center' width='10%' ><font face='arial'>BPRED</font> </TD>
<TD align='center' width='20%' ><font face='arial'>00</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Branch acceleration is disables for no Branch Direction.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>8</font> </TD>
<TD align='center' width='10%' ><font face='arial'>DOZE</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Doze mode is invoked by setting MSR[WE] while this bit is set.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>9</font> </TD>
<TD align='center' width='10%' ><font face='arial'>NAP</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Nap mode is invoked by setting MSR[WE] while this bit is set.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>10</font> </TD>
<TD align='center' width='10%' ><font face='arial'>SLEEP</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Sleep mode is invoked by setting MSR[WE] while this bit is set. Only one of DOZE, NAP, or SLEEP should be set for proper operation.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>11-13</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>000</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>14</font> </TD>
<TD align='center' width='10%' ><font face='arial'>ICR</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Interrupt inputs clear reservation decides whether the External and critical input interrupts do not affect or clears the reservation status.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>15</font> </TD>
<TD align='center' width='10%' ><font face='arial'>NHR</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Indicates to a reset exception handler that a reset occurred or not if software had previously set this bit.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>16</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>17</font> </TD>
<TD align='center' width='10%' ><font face='arial'>TBEN</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>time base and decrementer is  disabled.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>18</font> </TD>
<TD align='center' width='10%' ><font face='arial'>SEL_TBCLK</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Time base clock source is  processor.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>19</font> </TD>
<TD align='center' width='10%' ><font face='arial'>DCLREE</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>MSR[EE]  unaffected by debug interrupt</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>20</font> </TD>
<TD align='center' width='10%' ><font face='arial'>DCLRCE</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>MSR[CE]  unaffected by debug interrupt</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>21</font> </TD>
<TD align='center' width='10%' ><font face='arial'>CICLRDE</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>MSR[DE]  unaffected by critical class interrupt</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>22</font> </TD>
<TD align='center' width='10%' ><font face='arial'>MCCLRDE</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>MSR[DE]  unaffected by machine check interrupt</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>23</font> </TD>
<TD align='center' width='10%' ><font face='arial'>DAPUEN</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Debug APU is  disabled.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>24-31</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>00000000</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
</TABLE>
<br><br><TABLE  cellpadding='2' border='2' bordercolor='#000000bgcolor= '#FFFFFF' ' width='100%' align = 'center' >
<TR><TD colspan="1" bgcolor= "#CCFFCC"><b><center><h3>MSR</h3></center></b></TD></TR><TR>
<TD ><center><input type='image' SRC='Images/Register_Images/CORE/MSR_B.jpg'></center></TD>
</TR>
</TABLE>
<TABLE  cellpadding='2' border='2' bordercolor='#000000bgcolor= '#FFFFFF' ' width='100%' align = 'center' >
<TR><TD colspan="2" bgcolor= "#FFFFFF"><center><font face='arial'>Machine State Register</font> </center></TD></TR><TR>
<TD ><font face='arial'><b><font face='Arial'>Address : Offset</font></b></font> </TD>
<TD ><font face='arial'>MSR : 0x00</font> </TD>
</TR>
<TR>
<TD ><font face='arial'><b><font face='Arial'>Value (Current : Reset)</font></b></font> </TD>
<TD ><font face='arial'>0x00000000 : 0x00000000</font> </TD>
</TR>
<TR>
<TD ><font face='arial'><b><font face='Arial'>Description</font></b></font> </TD>
<TD ><font face='arial'>Machine State Register</font> </TD>
</TR>
</TABLE>
<TABLE  cellpadding='2' border='2' bordercolor='#000000bgcolor= '#FFFFFF' ' width='100%' align = 'center' >
<TR>
<TD align='center' width='10%' ><b><center><font face='arial' color='#000000' size='2'>Bit</font></center></b>  </TD>
<TD align='center' width='10%' ><b><center><font face='arial' color='#000000' size='2'>Field</font></center></b>  </TD>
<TD align='center' width='20%' ><b><center><font face='arial' color='#000000' size='2'>Value</font></center></b>  </TD>
<TD align='left' width='60%' ><b><center><font face='arial' color='#000000' size='2'>Description</font></center></b>  </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>0-4</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>00000</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>5</font> </TD>
<TD align='center' width='10%' ><font face='arial'>UCLE</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Execution of the cache locking instructions in user mode is disabled or enabled.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>6</font> </TD>
<TD align='center' width='10%' ><font face='arial'>Allocated</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>This bit is Allocated.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>7-12</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>000000</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>13</font> </TD>
<TD align='center' width='10%' ><font face='arial'>WE</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Power management is  Disabled..</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>14</font> </TD>
<TD align='center' width='10%' ><font face='arial'>CE</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Critical input interrupts are  Disabled..</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>15</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>16</font> </TD>
<TD align='center' width='10%' ><font face='arial'>EE</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>External input interrupts are  Disabled..</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>17</font> </TD>
<TD align='center' width='10%' ><font face='arial'>PR</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>The processor is in supervisor mode, can execute any instruction, and can access any resource.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>18</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>19</font> </TD>
<TD align='center' width='10%' ><font face='arial'>ME</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Machine check interrupts are  Disabled.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>20</font> </TD>
<TD align='center' width='10%' ><font face='arial'>FE0</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Floating point exception mode0.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>21</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>22</font> </TD>
<TD align='center' width='10%' ><font face='arial'>DE</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Debug interrupt is  Disabled</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>23</font> </TD>
<TD align='center' width='10%' ><font face='arial'>FE1</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Floating point exception mode1.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>24-25</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>00</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>26</font> </TD>
<TD align='center' width='10%' ><font face='arial'>IS</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>The processor directs all instruction fetches to address space  0.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>27</font> </TD>
<TD align='center' width='10%' ><font face='arial'>DS</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>The core directs all data storage accesses to address space  0.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>28-29</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>00</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>30</font> </TD>
<TD align='center' width='10%' ><font face='arial'>RI</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Machine Check interrupt  is not recoverable</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>31</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
</TABLE>
<br><br><TABLE  cellpadding='2' border='2' bordercolor='#000000bgcolor= '#FFFFFF' ' width='100%' align = 'center' >
<TR><TD colspan="1" bgcolor= "#CCFFCC"><b><center><h3>BUCSR</h3></center></b></TD></TR><TR>
<TD ><center><input type='image' SRC='Images/Register_Images/CORE/BUCSR.jpg'></center></TD>
</TR>
</TABLE>
<TABLE  cellpadding='2' border='2' bordercolor='#000000bgcolor= '#FFFFFF' ' width='100%' align = 'center' >
<TR><TD colspan="2" bgcolor= "#FFFFFF"><center><font face='arial'>Branch Unit Control And Status Register </font> </center></TD></TR><TR>
<TD ><font face='arial'><b><font face='Arial'>Address : Offset</font></b></font> </TD>
<TD ><font face='arial'>SPR_1013 : 0x00</font> </TD>
</TR>
<TR>
<TD ><font face='arial'><b><font face='Arial'>Value (Current : Reset)</font></b></font> </TD>
<TD ><font face='arial'>0x00000000 : 0x00000000</font> </TD>
</TR>
<TR>
<TD ><font face='arial'><b><font face='Arial'>Description</font></b></font> </TD>
<TD ><font face='arial'>Branch Unit Control And Status Register </font> </TD>
</TR>
</TABLE>
<TABLE  cellpadding='2' border='2' bordercolor='#000000bgcolor= '#FFFFFF' ' width='100%' align = 'center' >
<TR>
<TD align='center' width='10%' ><b><center><font face='arial' color='#000000' size='2'>Bit</font></center></b>  </TD>
<TD align='center' width='10%' ><b><center><font face='arial' color='#000000' size='2'>Field</font></center></b>  </TD>
<TD align='center' width='20%' ><b><center><font face='arial' color='#000000' size='2'>Value</font></center></b>  </TD>
<TD align='left' width='60%' ><b><center><font face='arial' color='#000000' size='2'>Description</font></center></b>  </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>0-21</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0000000000000000000000</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>22</font> </TD>
<TD align='center' width='10%' ><font face='arial'>BBFI</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Branch target buffer flash invalidate.</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>23-30</font> </TD>
<TD align='center' width='10%' ><font face='arial'>-</font> </TD>
<TD align='center' width='20%' ><font face='arial'>00000000</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Reserved</font> </TD>
</TR>
<TR>
<TD align='center' width='10%' ><font face='arial'>31</font> </TD>
<TD align='center' width='10%' ><font face='arial'>BPEN</font> </TD>
<TD align='center' width='20%' ><font face='arial'>0</font> </TD>
<TD align='left' width='60%' ><font face='arial'>Branch target buffer prediction is  Disabled.</font> </TD>
</TR>
</TABLE>
</font> </BODY></HTML>
