module mux2(d0, d1, s, y);
	input logic [3:0] d0, d1;
	output logic [3:0] y;
	input logic s;
	assign y = s ? d1 : d0;
endmodule