[2025-09-17 23:48:15] START suite=cs trace=classification_phase2_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3560221 heartbeat IPC: 2.809 cumulative IPC: 2.809 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5698822 heartbeat IPC: 4.676 cumulative IPC: 3.509 (Simulation time: 00 hr 01 min 09 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5698822 cumulative IPC: 3.509 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5698822 cumulative IPC: 3.509 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 18196546 heartbeat IPC: 0.8001 cumulative IPC: 0.8001 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 31451040 heartbeat IPC: 0.7545 cumulative IPC: 0.7766 (Simulation time: 00 hr 03 min 53 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 45587937 heartbeat IPC: 0.7074 cumulative IPC: 0.7521 (Simulation time: 00 hr 05 min 10 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 60410584 heartbeat IPC: 0.6746 cumulative IPC: 0.7311 (Simulation time: 00 hr 06 min 25 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 76033093 heartbeat IPC: 0.6401 cumulative IPC: 0.7109 (Simulation time: 00 hr 07 min 48 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 88691207 heartbeat IPC: 0.79 cumulative IPC: 0.723 (Simulation time: 00 hr 08 min 57 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 104845680 heartbeat IPC: 0.619 cumulative IPC: 0.706 (Simulation time: 00 hr 10 min 31 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000020 cycles: 119369597 heartbeat IPC: 0.6885 cumulative IPC: 0.7038 (Simulation time: 00 hr 11 min 50 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 135940010 heartbeat IPC: 0.6035 cumulative IPC: 0.691 (Simulation time: 00 hr 13 min 11 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 146559185 cumulative IPC: 0.6823 (Simulation time: 00 hr 14 min 30 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 146559185 cumulative IPC: 0.6823 (Simulation time: 00 hr 14 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6823 instructions: 100000000 cycles: 146559185
CPU 0 Branch Prediction Accuracy: 99.86% MPKI: 0.00392 Average ROB Occupancy at Mispredict: 5.167e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00163
BRANCH_INDIRECT: 0.0017
BRANCH_CONDITIONAL: 0.00059
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 411893
LQ_STALL: 8888
SQ_STALL: 208725


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 186.9697
REPLAY_LOAD: 90.99851
NON_REPLAY_LOAD: 11.089721

== Total ==
ADDR_TRANS: 117230
REPLAY_LOAD: 122484
NON_REPLAY_LOAD: 172179

== Counts ==
ADDR_TRANS: 627
REPLAY_LOAD: 1346
NON_REPLAY_LOAD: 15526

cpu0->cpu0_STLB TOTAL        ACCESS:     672464 HIT:     487623 MISS:     184841 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     672464 HIT:     487623 MISS:     184841 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 197.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1439480 HIT:     484761 MISS:     954719 MSHR_MERGE:      19829
cpu0->cpu0_L2C LOAD         ACCESS:     701591 HIT:     195625 MISS:     505966 MSHR_MERGE:        681
cpu0->cpu0_L2C RFO          ACCESS:      62766 HIT:      41239 MISS:      21527 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     188411 HIT:      87575 MISS:     100836 MSHR_MERGE:      19148
cpu0->cpu0_L2C WRITE        ACCESS:      80077 HIT:      79821 MISS:        256 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     406635 HIT:      80501 MISS:     326134 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     141454 ISSUED:     141454 USEFUL:      37719 USELESS:      18328
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 81.22 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6400266 HIT:    6387578 MISS:      12688 MSHR_MERGE:       4445
cpu0->cpu0_L1I LOAD         ACCESS:    6400266 HIT:    6387578 MISS:      12688 MSHR_MERGE:       4445
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 98.85 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11679317 HIT:   10156689 MISS:    1522628 MSHR_MERGE:     312918
cpu0->cpu0_L1D LOAD         ACCESS:    9410274 HIT:    8561845 MISS:     848429 MSHR_MERGE:     155081
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     189445 HIT:     131276 MISS:      58169 MSHR_MERGE:      11208
cpu0->cpu0_L1D WRITE        ACCESS:    1650003 HIT:    1441018 MISS:     208985 MSHR_MERGE:     146219
cpu0->cpu0_L1D TRANSLATION  ACCESS:     429595 HIT:      22550 MISS:     407045 MSHR_MERGE:        410
cpu0->cpu0_L1D PREFETCH REQUESTED:     201096 ISSUED:     189445 USEFUL:      27627 USELESS:      18954
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 69.49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5243227 HIT:    5239733 MISS:       3494 MSHR_MERGE:       2129
cpu0->cpu0_ITLB LOAD         ACCESS:    5243227 HIT:    5239733 MISS:       3494 MSHR_MERGE:       2129
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 214.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11012047 HIT:   10113996 MISS:     898051 MSHR_MERGE:     226952
cpu0->cpu0_DTLB LOAD         ACCESS:   11012047 HIT:   10113996 MISS:     898051 MSHR_MERGE:     226952
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 58.11 cycles
cpu0->LLC TOTAL        ACCESS:     964872 HIT:     383748 MISS:     581124 MSHR_MERGE:        580
cpu0->LLC LOAD         ACCESS:     505285 HIT:     186086 MISS:     319199 MSHR_MERGE:        239
cpu0->LLC RFO          ACCESS:      21527 HIT:        213 MISS:      21314 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      81688 HIT:      33683 MISS:      48005 MSHR_MERGE:        341
cpu0->LLC WRITE        ACCESS:      30238 HIT:      30098 MISS:        140 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     326134 HIT:     133668 MISS:     192466 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 90.78 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      16810
  ROW_BUFFER_MISS:     563593
  AVG DBUS CONGESTED CYCLE: 6.536
Channel 0 WQ ROW_BUFFER_HIT:       6303
  ROW_BUFFER_MISS:      23330
  FULL:          0
Channel 0 REFRESHES ISSUED:      12214

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       450931        53349        57141        59811
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          977         6544        13359        28775
  STLB miss resolved @ L2C                0         2448        21092        33805        77457
  STLB miss resolved @ LLC                0         2223        19383        59392        98343
  STLB miss resolved @ MEM                0         1094        11865        78840       156923

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               1177           43          436           18          489
---------------------------------------------------------------
  STLB miss resolved @ L1D               22            1            2           22          205
  STLB miss resolved @ L2C                2            0            2            3           48
  STLB miss resolved @ LLC               52           10            3           34           63
  STLB miss resolved @ MEM              113            9           29           86         1213
[2025-09-18 00:02:46] END   suite=cs trace=classification_phase2_core0 (rc=0)
