# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../VHDL Files/Basic_Gates.vhd"
vhdl xil_defaultlib  "../../../../../VHDL Files/Multiplexers.vhd"
vhdl xil_defaultlib  "../../../Senior_Design_For_OK.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd"
vhdl xil_defaultlib  "../../../../../VHDL Files/EECS_542_Clock_Block.vhd"
vhdl xil_defaultlib  "../../../Senior_Design_For_OK.srcs/sources_1/imports/new/input_buffer.vhd"
vhdl xil_defaultlib  "../../../Senior_Design_For_OK.srcs/sources_1/imports/new/FIFO.vhd"
vhdl xil_defaultlib  "../../../Senior_Design_For_OK.srcs/sources_1/imports/new/clk_divider.vhd"
vhdl xil_defaultlib  "../../../../../VHDL Files/EECS_542_Control_Unit.vhd"
vhdl xil_defaultlib  "../../../Senior_Design_For_OK.srcs/sources_1/imports/new/logic_analyser.vhd"
vhdl xil_defaultlib  "../../../Senior_Design_For_OK.srcs/sim_1/imports/VHDL Files/TestBench.vhd"

# Do not sort compile order
nosort
