
#define CA5U_IB_DBG_TCK            _GPIO(57)
#define CA5U_IB_DBG_TMS            _GPIO(58)
#define CA5U_IB_DBG_TDI            _GPIO(59)
#define CA5U_IB_DBG_nTRST          _GPIO(60)
#define CA5U_OB_DBG_TDO            _GPIO(61)
#define MM3101_I_DBG_nRST          _GPIO(62)
#define MM3101_I_DBG_TCK           _GPIO(63)
#define MM3101_I_DBG_TDI           _GPIO(64)
#define MM3101_I_DBG_TMS           _GPIO(65)
#define MM3101_O_DBG_TDO           _GPIO(66)
#define SSIC_0_O_nSEL_1            _GPIO(67)
#define SSIC_0_O_nSEL_0            _GPIO(68)
#define SSIC_0_O_TXD               _GPIO(69)
#define SSIC_0_O_BCLK              _GPIO(70)
#define SSIC_0_I_RXD               _GPIO(71)
#define SSIC_1_O_nSEL_1            _GPIO(72)
#define SSIC_1_O_nSEL_0            _GPIO(73)
#define SSIC_1_O_TXD               _GPIO(74)
#define SSIC_1_O_BCLK              _GPIO(75)
#define SSIC_1_I_RXD               _GPIO(76)
#define VIC_IB_DEV_0_HSYNC         _GPIO(77)
#define VIC_IB_DEV_0_VSYNC         _GPIO(78)
#define VIC_IB_DEV_0_DATA_0        _GPIO(79)
#define VIC_IB_DEV_0_DATA_1        _GPIO(80)
#define VIC_IB_DEV_0_DATA_2        _GPIO(81)
#define VIC_IB_DEV_0_DATA_3        _GPIO(82)
#define VIC_IB_DEV_0_DATA_4        _GPIO(83)
#define VIC_IB_DEV_0_DATA_5        _GPIO(84)
#define VIC_IB_DEV_0_DATA_6        _GPIO(85)
#define VIC_IB_DEV_0_DATA_7        _GPIO(86)
#define VIC_IB_DEV_0_CLK           _GPIO(87)
#define VIC_IB_DEV_0_DATA_8        _GPIO(88)
#define VIC_IB_DEV_0_DATA_9        _GPIO(89)
#define VIC_IB_DEV_0_DATA_10       _GPIO(90)
#define VIC_IB_DEV_0_DATA_11       _GPIO(91)
#define VIC_IB_DEV_0_DATA_12       _GPIO(92)
#define VIC_IB_DEV_0_DATA_13       _GPIO(93)
#define VIC_IB_DEV_0_DATA_14       _GPIO(94)
#define VIC_IB_DEV_0_DATA_15       _GPIO(95)
#define GPIOC_0_IO_DATA_0          _GPIO(0)
#define GPIOC_0_IO_DATA_1          _GPIO(1)
#define GPIOC_0_IO_DATA_2          _GPIO(2)
#define GPIOC_0_IO_DATA_3          _GPIO(3)
#define GPIOC_0_IO_DATA_4          _GPIO(4)
#define GPIOC_0_IO_DATA_5          _GPIO(5)
#define GPIOC_0_IO_DATA_6          _GPIO(6)
#define GPIOC_0_IO_DATA_7          _GPIO(7)
#define GPIOC_0_IO_DATA_8          _GPIO(8)
#define GPIOC_0_IO_DATA_9          _GPIO(9)
#define GPIOC_0_IO_DATA_10         _GPIO(10)
#define GPIOC_0_IO_DATA_11         _GPIO(11)
#define GPIOC_0_IO_DATA_12         _GPIO(12)
#define GPIOC_0_IO_DATA_13         _GPIO(13)
#define GPIOC_0_IO_DATA_14         _GPIO(14)
#define GPIOC_0_IO_DATA_15         _GPIO(15)
#define GPIOC_0_IO_DATA_16         _GPIO(16)
#define GPIOC_0_IO_DATA_17         _GPIO(17)
#define GPIOC_0_IO_DATA_18         _GPIO(18)
#define IRDAC_IB_SDA               _GPIO(19)
#define MSHC_0_IB_CARD_nDETECT     _GPIO(20)
#define MSHC_0_IB_CARD_WRITE_PRT   _GPIO(21)
#define MSHC_0_IO_CMD              _GPIO(22)
#define MSHC_0_IO_DATA_0           _GPIO(23)
#define MSHC_0_IO_DATA_1           _GPIO(24)
#define MSHC_0_IO_DATA_2           _GPIO(25)
#define MSHC_0_IO_DATA_3           _GPIO(26)
#define MSHC_1_IO_CMD              _GPIO(27)
#define MSHC_1_IO_DATA_0           _GPIO(28)
#define MSHC_1_IO_DATA_1           _GPIO(29)
#define MSHC_1_IO_DATA_2           _GPIO(30)
#define MSHC_1_IO_DATA_3           _GPIO(31)
#define UARTC_0_IB_SDA             _GPIO(32)
#define UARTC_0_OB_SDA             _GPIO(33)
#define UARTC_2_IB_SDA             _GPIO(34)
#define UARTC_2_OB_SDA             _GPIO(35)
#define UARTC_1_IB_SDA             _GPIO(36)
#define UARTC_1_OB_SDA             _GPIO(37)
#define UARTC_3_IB_SDA             _GPIO(38)
#define UARTC_3_OB_SDA             _GPIO(39)
#define UARTC_4_IB_SDA             _GPIO(40)
#define UARTC_4_OB_SDA             _GPIO(41)
#define EQOSC_IB_RXER              _GPIO(42)
#define EQOSC_IB_RXDV              _GPIO(43)
#define EQOSC_IB_RXD_0             _GPIO(44)
#define EQOSC_IB_RXD_1             _GPIO(45)
#define EQOSC_IB_RXD_2             _GPIO(46)
#define EQOSC_IB_RXD_3             _GPIO(47)
#define EQOSC_OB_TXEN              _GPIO(48)
#define EQOSC_OB_TXD_0             _GPIO(49)
#define EQOSC_OB_TXD_1             _GPIO(50)
#define EQOSC_OB_TXD_2             _GPIO(51)
#define EQOSC_OB_TXD_3             _GPIO(52)
#define EQOSC_OB_MDC               _GPIO(53)
#define EQOSC_IO_MD                _GPIO(54)
#define EQOSC_IB_COL               _GPIO(55)
#define EQOSC_IB_CRS               _GPIO(56)
#define SYS_O_MON_CLK              96
#define MSHC_0_O_TX_CLK            97
#define MSHC_1_O_TX_CLK            98
#define EQOSC_IB_RX_CLK            99
#define EQOSC_IB_TX_CLK           100 
#define EQOSC_O_TX_CLK            101 
#define EQOSC_O_REF_CLK           102
#define VIC_O_REF_CLK             103
#define I2CC_0_IO_SCL			  104
#define I2CC_0_IO_SDA			  105
#define I2SSC_O_TXD				  106
#define I2SSC_IO_TX_BCLK		  107
#define I2SSC_I_RX_BCLK			  108
#define I2SSC_I_RX_WS			  109
#define I2SSC_IO_TX_WS			  110
#define I2SSC_I_RXD				  111
#define I2SSC_O_MCLK			  112
#define SYS_I_OSC_CLK			  113
#define SYS_O_OSC_FEBCLK		  114
#define SYS_O_BASE_CLK			  115

// =============================================================
/*MAIN*/
static const unsigned int ca5u_p_dbg_pins[] = {
	CA5U_IB_DBG_TCK,
	CA5U_IB_DBG_TMS,
	CA5U_IB_DBG_TDI,
	CA5U_IB_DBG_nTRST,
	CA5U_OB_DBG_TDO,
};
static const unsigned int mm3101u_dbg_pins[] = {
	MM3101_I_DBG_nRST,
	MM3101_I_DBG_TCK,
	MM3101_I_DBG_TDI,
	MM3101_I_DBG_TMS,
	MM3101_O_DBG_TDO,
};
static const unsigned int ssic0_pins[] = {
	SSIC_0_O_nSEL_1,
	SSIC_0_O_nSEL_0,
	SSIC_0_O_TXD,
	SSIC_0_O_BCLK,
	SSIC_0_I_RXD,
};
static const unsigned int ssic1_pins[] = {
	SSIC_1_O_nSEL_1,
	SSIC_1_O_nSEL_0,
	SSIC_1_O_TXD,
	SSIC_1_O_BCLK,
	SSIC_1_I_RXD,
};
static const unsigned int vic_dev0_sec1_pins[] = {
	VIC_IB_DEV_0_HSYNC,
	VIC_IB_DEV_0_VSYNC,
};
static const unsigned int vic_dev0_sec0_pins[] = {
	VIC_IB_DEV_0_DATA_0,
	VIC_IB_DEV_0_DATA_1,
	VIC_IB_DEV_0_DATA_2,
	VIC_IB_DEV_0_DATA_3,
	VIC_IB_DEV_0_DATA_4,
	VIC_IB_DEV_0_DATA_5,
	VIC_IB_DEV_0_DATA_6,
	VIC_IB_DEV_0_DATA_7,
	VIC_IB_DEV_0_CLK,
	
};
static const unsigned int vic_dev0_sec2_pins[] = {
	VIC_IB_DEV_0_DATA_8,
	VIC_IB_DEV_0_DATA_9,
};
static const unsigned int vic_dev0_sec3_pins[] = {
	VIC_IB_DEV_0_DATA_10,
	VIC_IB_DEV_0_DATA_11,
};
static const unsigned int vic_dev0_sec4_pins[] = {
	VIC_IB_DEV_0_DATA_12,
	VIC_IB_DEV_0_DATA_13,
};
static const unsigned int vic_dev0_sec5_pins[] = {
	VIC_IB_DEV_0_DATA_14,
	VIC_IB_DEV_0_DATA_15,
};

static const unsigned int irda_pins[] = {
	IRDAC_IB_SDA,
};
static const unsigned int mshc0_sec0_pins[] = {
	MSHC_0_IB_CARD_nDETECT,
	MSHC_0_IB_CARD_WRITE_PRT,
	MSHC_0_IO_CMD,
	MSHC_0_O_TX_CLK, //non gpio
	MSHC_0_IO_DATA_0,
	MSHC_0_IO_DATA_1,
	MSHC_0_IO_DATA_2,
	MSHC_0_IO_DATA_3,
};
static const unsigned int mshc1_pins[] = {
	MSHC_1_IO_CMD,
	MSHC_1_O_TX_CLK, //non gpio
	MSHC_1_IO_DATA_0,
	MSHC_1_IO_DATA_1,
	MSHC_1_IO_DATA_2,
	MSHC_1_IO_DATA_3,
};
static const unsigned int uart0_pos0_sec0_pins[] = {
	UARTC_0_IB_SDA,
	UARTC_0_OB_SDA,
};
static const unsigned int uart2_pos0_pins[] = {
	UARTC_2_IB_SDA,
	UARTC_2_OB_SDA,
};
static const unsigned int uart1_pos0_sec0_pins[] = {
	UARTC_1_IB_SDA,
	UARTC_1_OB_SDA,
};
static const unsigned int uart3_pos0_pins[] = {
	UARTC_3_IB_SDA,
	UARTC_3_OB_SDA,
};
static const unsigned int uart4_pos0_pins[] = {
	UARTC_4_IB_SDA,
	UARTC_4_OB_SDA,
};


static const unsigned int eqosc_sec0_pins[] = {
	EQOSC_IB_RXER,
	EQOSC_IB_RXDV,
	EQOSC_IB_RXD_0,
	EQOSC_IB_RXD_1,
	EQOSC_OB_TXEN,
	EQOSC_OB_TXD_0,
	EQOSC_OB_TXD_1,
};
static const unsigned int eqosc_sec2_pins[] = {
	EQOSC_IB_RXD_2,
	EQOSC_IB_RXD_3,
	EQOSC_OB_TXD_2,
	EQOSC_OB_TXD_3,
};
static const unsigned int eqosc_sec1_pins[] = {
	EQOSC_OB_MDC,
	EQOSC_IO_MD,
};
static const unsigned int eqosc_sec3_pins[] = {
	EQOSC_IB_COL,
	EQOSC_IB_CRS,
};

static const unsigned int eqosc_ref_clk_pins[] = {
	EQOSC_O_REF_CLK,
};

static const unsigned int eqosc_rx_clk_pins[] = {
	EQOSC_IB_RX_CLK,
};
static const unsigned int eqosc_tx_in_clk_pins[] = {
	EQOSC_IB_TX_CLK,
};
static const unsigned int eqosc_tx_out_clk_pins[] = {
	EQOSC_O_TX_CLK,
};
static const unsigned int i2c0_pins[] = {
    I2CC_0_IO_SCL,
    I2CC_0_IO_SDA,
};
static const unsigned int i2s_mclk_pins[] = {
    I2SSC_O_MCLK,
};
static const unsigned int i2s_rx_pins[] = {
    I2SSC_I_RX_BCLK,
    I2SSC_I_RX_WS,    
    I2SSC_I_RXD,
};
static const unsigned int i2s_tx_master_pins[] = {
    I2SSC_IO_TX_BCLK,
    I2SSC_IO_TX_WS,
};
static const unsigned int i2s_tx_pins[] = {
    I2SSC_O_TXD,
};
static const unsigned int sysc_base_clk_pins[] = {
    SYS_O_BASE_CLK,
};
static const unsigned int sysc_monitor_clk_pins[] = {
	SYS_O_MON_CLK,
};
static const unsigned int vic_ref_clk_pins[] = {
	VIC_O_REF_CLK,
};

/*option 0*/
static const unsigned int ca5u_s_dbg_pins[] = {
	CA5U_IB_DBG_TCK,
	CA5U_IB_DBG_TMS,
};
static const unsigned int nfc_pins[] = {
	MM3101_I_DBG_nRST,
	MM3101_I_DBG_TCK,
	MM3101_I_DBG_TDI ,
	MM3101_I_DBG_TMS,
	MM3101_O_DBG_TDO,
	SSIC_0_O_nSEL_1,
	SSIC_0_O_nSEL_0,
	SSIC_0_O_TXD,
	SSIC_0_O_BCLK,
	SSIC_0_I_RXD,
	SSIC_1_O_nSEL_1,
	SSIC_1_O_nSEL_0,
	SSIC_1_O_TXD,
	SSIC_1_O_BCLK,
	SSIC_1_I_RXD,

};
static const unsigned int i2c1_pos0_pins[] = {
	VIC_IB_DEV_0_HSYNC,
	VIC_IB_DEV_0_VSYNC,
};
static const unsigned int i2c1_pos1_pins[] = {
	VIC_IB_DEV_0_DATA_14,
	VIC_IB_DEV_0_DATA_15,
};
static const unsigned int vic_dev1_sec0_pins[] = {
	GPIOC_0_IO_DATA_0,
	GPIOC_0_IO_DATA_1,
	GPIOC_0_IO_DATA_2,
	GPIOC_0_IO_DATA_3,
	GPIOC_0_IO_DATA_4,
	GPIOC_0_IO_DATA_5,
	GPIOC_0_IO_DATA_6,
	GPIOC_0_IO_DATA_7,
	GPIOC_0_IO_DATA_8,
};
static const unsigned int vic_dev1_sec2_pins[] = {
	GPIOC_0_IO_DATA_9,
	GPIOC_0_IO_DATA_10,
};
static const unsigned int vic_dev1_sec3_pins[] = {
	GPIOC_0_IO_DATA_11,
	GPIOC_0_IO_DATA_12,
};
static const unsigned int vic_dev1_sec4_pins[] = {
	GPIOC_0_IO_DATA_13,
	GPIOC_0_IO_DATA_14,
};
static const unsigned int vic_dev1_sec5_pins[] = {
	GPIOC_0_IO_DATA_15,
	GPIOC_0_IO_DATA_16,
};
static const unsigned int vic_dev1_sec1_pins[] = {
	GPIOC_0_IO_DATA_17,
	GPIOC_0_IO_DATA_18,
};
static const unsigned int mshc0_sec1_pins[] = {
	MSHC_1_IO_DATA_0,
	MSHC_1_IO_DATA_1,
	MSHC_1_IO_DATA_2,
	MSHC_1_IO_DATA_3,
};
/*VOC*/
static const unsigned int voc_clk_pos1_pins[] = {
	UARTC_0_IB_SDA,
};
static const unsigned int voc_sec13_pins[] = {
	UARTC_0_OB_SDA,
};
static const unsigned int voc_sec12_pins[] = {
	UARTC_2_IB_SDA,
	UARTC_2_OB_SDA,
};
static const unsigned int voc_sec11_pins[] = {
	UARTC_1_IB_SDA,
	UARTC_1_OB_SDA,
};
static const unsigned int voc_sec10_pins[] = {
	UARTC_3_IB_SDA,
	UARTC_3_OB_SDA,
};
static const unsigned int voc_sec9_pins[] = {
	UARTC_4_IB_SDA,
	UARTC_4_OB_SDA,
};
static const unsigned int voc_sec5_pins[] = {
	EQOSC_IB_RXER,
	EQOSC_IB_RXDV,
};
static const unsigned int voc_sec2_pins[] = {
	EQOSC_IB_RXD_3,
	EQOSC_IB_TX_CLK,
};
static const unsigned int voc_sec1_pins[] = {
	EQOSC_IB_RX_CLK, //non gpio
	EQOSC_IB_RXD_2,
};
static const unsigned int voc_sec6_pins[] = {
	EQOSC_IB_RXD_0,
	EQOSC_IB_RXD_1,
};
static const unsigned int voc_sec7_pins[] = {
	EQOSC_OB_TXEN,
	EQOSC_OB_TXD_0,
};
static const unsigned int voc_sec8_pins[] = {
	EQOSC_OB_TXD_1,
	EQOSC_O_TX_CLK,
};
static const unsigned int voc_sec3_pins[] = {
	EQOSC_OB_TXD_2,
	EQOSC_OB_TXD_3,
};
static const unsigned int voc_sec0_pos0_pins[] = {
	EQOSC_OB_MDC,
	EQOSC_IO_MD,
};
static const unsigned int voc_sec4_pins[] = {
	EQOSC_IB_COL,
	EQOSC_IB_CRS,
};
static const unsigned int voc_clk_pos0_pins[] = {
	EQOSC_O_REF_CLK,
};
/*option 1*/
static const unsigned int uart0_pos2_sec0_pins[] ={
	CA5U_IB_DBG_TCK,
	CA5U_IB_DBG_TMS,
};
static const unsigned int uart2_pos2_pins[] ={
	CA5U_IB_DBG_TDI,
	CA5U_IB_DBG_nTRST,
};
static const unsigned int uart1_pos2_sec0_pins[] ={
	CA5U_OB_DBG_TDO,
	MM3101_I_DBG_nRST,
};
static const unsigned int uart3_pos2_pins[] ={
	MM3101_I_DBG_TCK,
	MM3101_I_DBG_TDI,
};
static const unsigned int uart4_pos2_pins[] ={
	MM3101_I_DBG_TMS,
	MM3101_O_DBG_TDO,
};
static const unsigned int ssic2_pins[] ={
	VIC_IB_DEV_0_DATA_12,
	VIC_IB_DEV_0_DATA_13,
	VIC_IB_DEV_0_DATA_14,
	VIC_IB_DEV_0_DATA_15,
};
static const unsigned int uart0_pos1_sec0_pins[] ={
	GPIOC_0_IO_DATA_0,
	GPIOC_0_IO_DATA_1,
};
static const unsigned int uart2_pos1_pins[] ={
	GPIOC_0_IO_DATA_2,
	GPIOC_0_IO_DATA_3,
};
static const unsigned int uart1_pos1_sec0_pins[] ={
	GPIOC_0_IO_DATA_4,
	GPIOC_0_IO_DATA_5,
};
static const unsigned int uart3_pos1_pins[] ={
	GPIOC_0_IO_DATA_6,
	GPIOC_0_IO_DATA_7,
};
static const unsigned int uart4_pos1_pins[] ={
	GPIOC_0_IO_DATA_9,
	GPIOC_0_IO_DATA_10,
};
static const unsigned int i2c2_pins[] ={
	GPIOC_0_IO_DATA_15,
	GPIOC_0_IO_DATA_16,
};
static const unsigned int usb_vbus_pins[] ={
	IRDAC_IB_SDA,
};
static const unsigned int uart0_pos0_sec1_pins[] ={
	UARTC_2_IB_SDA,
	UARTC_2_OB_SDA,
};
static const unsigned int uart1_pos0_sec1_pins[] ={
	UARTC_3_IB_SDA,
	UARTC_3_OB_SDA,
};
static const unsigned int voc_sec0_pos1_pins[] ={
	EQOSC_IB_COL,
	EQOSC_IB_CRS,
};
/*option 2*/
static const unsigned int uart0_pos2_sec1_pins[] ={
	CA5U_IB_DBG_TDI,
	CA5U_IB_DBG_nTRST,
};
static const unsigned int uart1_pos2_sec1_pins[] ={
	MM3101_I_DBG_TCK,
	MM3101_I_DBG_TDI,
};
static const unsigned int uart0_pos1_sec1_pins[] ={
	GPIOC_0_IO_DATA_2,
	GPIOC_0_IO_DATA_3,
};
static const unsigned int uart1_pos1_sec1_pins[] ={
	GPIOC_0_IO_DATA_6,
	GPIOC_0_IO_DATA_7,
};
static const unsigned int ssic3_pins[] ={
	GPIOC_0_IO_DATA_13,
	GPIOC_0_IO_DATA_14,
	GPIOC_0_IO_DATA_15,
	GPIOC_0_IO_DATA_16,
	
};
static const unsigned int ddr_sf_state_pins[] ={
	SYS_O_MON_CLK,
};
static const unsigned int ddr_tst_pad_pins[] ={
	UARTC_4_IB_SDA,
	UARTC_4_OB_SDA,
};

