read_verilog -sv test/*.v test/*.sv
design -save read
hierarchy -top mkNervSoC
proc
synth_ecp5
json -o design.json
