$date
	Tue Dec 10 05:52:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_file_tb $end
$var wire 32 ! RD2 [31:0] $end
$var wire 32 " RD1 [31:0] $end
$var reg 5 # A1 [4:0] $end
$var reg 5 $ A2 [4:0] $end
$var reg 5 % A3 [4:0] $end
$var reg 1 & RegWrite $end
$var reg 32 ' WD3 [31:0] $end
$var reg 1 ( clk $end
$scope module dut $end
$var wire 5 ) A1 [4:0] $end
$var wire 5 * A2 [4:0] $end
$var wire 5 + A3 [4:0] $end
$var wire 1 & RegWrite $end
$var wire 32 , WD3 [31:0] $end
$var wire 1 ( clk $end
$var wire 32 - RD2 [31:0] $end
$var wire 32 . RD1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx .
bx -
bx ,
bx +
bx *
bx )
0(
bx '
x&
bx %
bx $
bx #
bx "
bx !
$end
#5000
b0 !
b0 -
b0 "
b0 .
1&
b0 '
b0 ,
b0 %
b0 +
b0 $
b0 *
b0 #
b0 )
#10000
1(
#15000
b1 '
b1 ,
#20000
0(
#25000
b1 %
b1 +
b10000 '
b10000 ,
#30000
1(
#40000
0(
#50000
1(
#55000
b10 %
b10 +
b10001 '
b10001 ,
#60000
0(
#70000
1(
#80000
0(
#90000
1(
#95000
0&
#100000
0(
#105000
b10001 !
b10001 -
b10000 "
b10000 .
b10 $
b10 *
b1 #
b1 )
#110000
1(
#120000
0(
#130000
1(
#140000
0(
#145000
