{"id":"172338516139198_992227890816919","from":{"name":"Muhammad Sweilam","id":"1364071080307326"},"message":"I'm writing a custom CISC CPU core in Verilog for SoC design. Unfortunately, the current FPGA device I'm using (Altera EP4CE6) doesn't containt sufficient BRAM (270 Kbits) for storing the microcode ROM table. Is there any method for optimizing the microcode ROM without depending mainly on BRAM?","actions":[{"name":"Comment","link":"https://www.facebook.com/172338516139198/posts/992227890816919"},{"name":"Like","link":"https://www.facebook.com/172338516139198/posts/992227890816919"},{"name":"Report Post to Admin","link":"https://www.facebook.com/groups/egyptian.geeks/members/"}],"privacy":{"value":"","description":"","friends":"","allow":"","deny":""},"type":"status","created_time":"2015-08-19T15:07:25+0000","updated_time":"2015-08-19T15:20:20+0000","is_hidden":false,"is_expired":false,"comments":{"data":[{"created_time":"2015-08-19T15:15:05+0000","from":{"name":"Ahmad Alfy","id":"10154097389365670"},"message":"","can_remove":false,"like_count":17,"user_likes":false,"id":"992230040816704"},{"created_time":"2015-08-19T15:20:20+0000","from":{"name":"Muhammad Sweilam","id":"1364071080307326"},"message":"Gandalf is in town !\nhttps://s-media-cache-ak0.pinimg.com/originals/bb/96/f0/bb96f06920c6240715df342bfcbdc772.gif","can_remove":false,"like_count":1,"user_likes":false,"id":"992232354149806"}],"paging":{"cursors":{"before":"WTI5dGJXVnVkRjlqZAFhKemIzSTZAPVGt5TWpNd01EUXdPREUyTnpBME9qRTBNems1T1Rjek1EVT0ZD","after":"WTI5dGJXVnVkRjlqZAFhKemIzSTZAPVGt5TWpNeU16VTBNVFE1T0RBMk9qRTBNems1T1RjMk1qQT0ZD"}}}}