<!-- banner -->
# Hi, I'm Potter ðŸ‘‹

<!-- Banner placeholder -->

ðŸ”­  Iâ€™m a M.S. student in the Graduate Institute of Electrical Engineering  at **NTUST**.   
    Current research interests: **Processing-in-Memory Computing Architectures, AXI bus optimization, and AI accelerators for Large Language Models**.  
    Comfortable with **Xilinx FPGAs** and the full **ASIC/IC design flow**.
    
### Experience
- 2026 &mdash; ACM SAC, Adaptive  Multi-User Scheduling for Large Language Model Inference on HBM-Based  Processing-in-Memory Accelerators
- 2025 &mdash; Teaching Assistant, **Computer Organization**, NTUST  
- 2024 &mdash; Teaching Assistant, **Fund Management**, NTUST
  
### Skills & Tools
**1. Hardware Design**  
- Verilog , Formal Property Verification
- Design Compiler Â· IC Compiler II Â· Innovus Â· Memory Generator Â· BIST  
- APR flows on **90 nm / 16 nm / ADFP**  
- **Catapult HLS** for AI-hardware exploration  
- Design, analysis, and testing of emerging **non-volatile memory arrays**
  
**2. HW/SW Scheduling & FPGA Optimization**  
- **Vivado** Â· **Vitis HLS** for parallel acceleration  
- Platforms: **ZCU102**, **Pynq-Z2**

**3. C++ / Python**  
-**Ramulator2.0**, CNN & SNN training pipelines, LLM inference workflows
# âœ¨ Recent Works
<details>
  <summary>Click to expand</summary>

- ðŸŒ± Iâ€™m learning **Embedded System** and **Digital Design**  
- ðŸ“« How to reach me: <m11307409@mail.ntust.edu.tw>

</details>
