Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/Programming Projects/VHDL/Counter/Test2_isim_beh.exe -prj F:/Programming Projects/VHDL/Counter/Test2_beh.prj work.Test2 work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Programming Projects/VHDL/Counter/Test2.v" into library work
WARNING:HDLCompiler:327 - "F:/Programming Projects/VHDL/Counter/Test2.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "F:/Programming Projects/VHDL/Counter/Test2.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Fuse Memory Usage: 104356 KB
Fuse CPU Usage: 436 ms
Compiling module Test2
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 2 Verilog Units
Built simulation executable F:/Programming Projects/VHDL/Counter/Test2_isim_beh.exe
Fuse Memory Usage: 108948 KB
Fuse CPU Usage: 467 ms
