SROM fields,,,,,BCM94350FCBU P287,,,
Byte Offset,,Word Offset,,Description,Value,Explanation,,
Dec,Hex,Dec,Hex,,Hex,,,
0,0,0,0,"15:12 Translate 3rd/7th 4k entry in Bar0 space
11 PWR_SYSTEM_ALLOC This bit controls the system alloc bit in the PWR_BDGT_CAP (0x15c) in the configuration space
10:4 - Internal register configuration
3 ASPM_L1_1_SUPP Advertize L1_1 capability support for ASPM
2 ASPM_L1_2_SUPP Advertize L1_2 capability support for ASPM
1 PM_L1_1_SUPP Advertize L1_1 capability support for PM
0 PM_L1_2_SUPP Advertize L1_2 capability support for PM",0x380F,"0x3800 - No L1 sub states
0x380F - Enable L1 sub states
Bit 15:12 : The index of the bus core in our device..If you program this with a wrong value, system will not work properly, please leave this value as “3” for 4350/4345..so when BAR0 is mapped with 32K, with this value, you could talk to the PCIE enumeration space registers, by accessing BAR0+8K
Bit 11 : To set the SYSTEM ALLOC bit in PWR_BDGT_CAP register. This does not impact the device, but it indicates whether the device power has already been budgeted within the system power budget (as per the pcie specification). We will set this to 1 once we finalize the OTP values",,
2,2,1,1,"15 - Internal reserved
14 - Xtal frequecy selector bit_1. ""00"" - 40Mhz, ""01"" - 37.4 Mhz, ""10"" - 38.4 Mhz, ""11"" - reserved
13 - ASPM_OPTIONALITY: This bit when set, sets the ASPM optionality bit in the link cap register. This bit is recommended to be set for newer PCIe devices and required for 3.0 compliant devices
12 - Hot reset enable: 0 will gate off phyHotReset from resetting PCIE logic and the backplane. Set this internal bit to 1.
11 - Xtal frequency selector bit_0
10:8 - Internal reserved
7:0 - PM_DATA_8_PRG This is the value read from the pm_data register when the DATA_SEL value in PM_CSR is 8. This is the power dissipated by common logic in case of multi function devices. The value is sticjy and only reset by HARD Reset",0x3800,"Xtal freq = 37.4MhzBit 14 and Bit 11 form the 2 bit xtal frequency selector bit. For 37.4Mhz crystal, set bit 14 to 0 and bit 11 to 1 to form “01”.
Bit 13 : This is the recommended bit setting for PCIe 3.0 compliant devices. We set it to 1 for PCIe compliance and in case some Root complex expects this bit to be set to 1
Bit 12 : Controls whether the PERST and pcie in-band host reset propagates and resets the backplane and pcie backplane facing logic. We set this to 1 so that the pcie reset does indeed propagate and resets accordingly. This is an Internal register configuration.
Bit 7:0 : It does not affect the device. But it can be used by system power management software for power budgeting applications. Traditionally set this to 0, since we are not a multi-function device",,
4,4,2,2,PCI subsystem ID,0x0675,"BCM94350FCBU
Subsystem ID for 4345/4350 Reference Design based on FP Form Factor,
This value be displayed in the PCIE config space.
Devices are usually idenitifed by the device Ids
This reflects in PCI Config space of the device (0x2C/0x2E)",,
6,6,3,3,PCI subsystem vendor ID,0x14E4,for now Broadcom. Apple is x106b,,
8,8,4,4,"15:5 - Internal reserved; must be set to binary ""000_0001_0000""
4:3 - ASPM_SUPPORT: controls the value of the ASPM_SUPT field in linlk capability register
Bits 4:3 is for ASPM. 00 - no ASPM supported; 01 - L0s supported; 10 - L1 supported; 11 - L0s and L1 supported
2:0 - Internal reserved; must be set to binary ""100""",0x021C,"0x021C - ASPM L0s and L1 supported
0x0204 - no ASPM supported
Bit 4:3 We should set this to b11 so that L0s and L1 are enabled. We are ok with enabling traditional L0s/L1 ASPM support out of the gate. Only the L1 substates are being validated right now",,
10,A,5,5,L0/L1 Latency,0x1B7E,,,
12,C,6,6,PCIe Port Number,0x0A00,CRWLPCIEGEN2-161 WAR,,
14,E,7,7,PowerBudget0,0x2BC4,Unused for closed pcie host subsystem,,
16,10,8,8,PowerBudget1,0x2A64,Unused for closed pcie host subsystem,,
18,12,9,9,PowerBudget2,0x2964,Unused for closed pcie host subsystem,,
20,14,10,A,PowerBudget3,0x2C64,Unused for closed pcie host subsystem,,
22,16,11,B,PowerBudget4,0x3CE7,Unused for closed pcie host subsystem,,
24,18,12,C,"7:0 Internal reserved; must be set to 0xd4 (includes CRWLPCIEGEN2-161 WAR)
15:8 Pointer to pcie Device Serial Number (mac ID location)",0x48D4,"Bits[15:8] define a pointer (word offset) to 6-byte pcie dev serial number seed ( can be MacID location in SROM or OTP). If the host does not care about serial nymber, recommend to set XX to 0x00Device serial number is advertised as part of the advanced PCIE capabilities. Although this is 8 bytes, 6 bytes of the MAC address is generally used to generate the 8 bytes with 0xFFFF in the middle
8 MSB to 0x48 to indicate the start of the MAC address; ",,
26,1A,13,D,"15:14 - Internal reserved13 - Enable the PM L1 substates extended capability structure; set to 1
12:10 - Internal reserved10 - Non posted header credits; 0 - 1 NPH advertized; 1 - 2 NPH advertized
9:0 - Controls LTR Active latency value; Set as 0x13C for 60us latency",0x253C,"BIT 13 : This bit only enables the L1 substates extended capability structure, but it does not actually enable L1 substates. So either 0 or 1 is OK.
Bit 9-0: Firmware overrides this setting to appropriate value",,
28,1C,14,E,"15:13 Max Payload Size (MPS) capability advertized in Device capability cfg:0xB0(2:0); Set as 0x2 for 512Bytes MPS; Set as 0x1 for 256 Bytes; Set as 0x0 for 128Bytees
12:10 Internal reserved
9:0 Controls LTR Active Idle Latency value; Set as 0x164 for 100us latency",0x2164,"Bit 15:13 :Recommend 0x1 for 256 Bytes max payload size (MPS). Our current validation has been with 256 Bytes MPS. Note that we do make 2KB read requests (MRRS – max read request size).
Bit 9-0: Firmware overrides this setting to appropriate value",,
30,1E,15,F,"15:14 - Internal reserved
13:12 - Internal; set to 11
11:10 - Internal reserved
9:0 - Controls LTR Sleep latency value; Set as 0x203 for 3ms latency",0x3203,Bit 9-0: Firmware overrides this setting to appropriate value,,
32,20,16,10,Internal reserved; Set as 0x3e52 (includes CRWLPCIEGEN2-161 WAR),0x3E5F,r# 15725444 Set default Value of CLKREQ pulse to 1.24us,,
34,22,17,11,Internal reserved; Set as 0x9605,0x9605,http://jira.broadcom.com/browse/CRWLPCIEGEN2-44,,
36,24,18,12,MDIO,0x9F2F,,,
38,26,19,13,MDIOAddr (2 and 3),0x79B6,,,
40,28,20,14,MDIOData (0),0x8080,,,
42,2A,21,15,MDIOData (1),0x0C03,,,
44,2C,22,16,MDIOData (2),0x4000,,,
46,2E,23,17,MDIOData (3),0x3240,,,
48,30,24,18,MDIOAddr (5)(1:0),0x5F00,,,
50,32,25,19,"MDIOAddr (5)(3:0), MDIOAddr (6 and 7)",0x4DF4,,,
52,34,26,1A,MDIOData (4),0x8090,,,
54,36,27,1B,MDIOData (5),0xEE00,,,
56,38,28,1C,MDIOData (6),0x8630,,,
58,3A,29,1D,MDIOData (7),0x0180,,,
60,3C,30,1E,"Bits [0] - Internal reserved
Bits [2:1] - represents l1_sub_pwr_on_scale value for L1_sub_capability register
Bits [7:3] - represents l1_sub_pwr_on_value value for L1_sub_capability register
Bits [15:8] - Internal reserved",0x002B,"Bits [0] - Internal reserved
Bits [2:1] - represents l1_sub_pwr_on_scale value for L1_sub_capability register
Bits [7:3] - represents l1_sub_pwr_on_value value for L1_sub_capability register
Bits [15:8] - Internal reserved

These bits affect the Tpoweron value that is advertized by the device. The Tpoweron value must be greater than the platform clkreq to refclk stable time or 6us (minimum Analog power up time) whichever is larger. 
Sample settings for this OTP are: 
0x002a - 50us 
0x000a - 10us 
0x0018 - 6us (minimum Tpoweron value)
Broadcom Internal: For Internal testing, we should use 0x002a i.e. 50us so that this works on Haswell platforms. This is due to CRWLPCIEGEN2-161 WAR",,
62,3E,31,1F,"MDIOAddr(9)(5:2), MDIOAddr(10 and 11)",0x0000,,,
64,40,32,20,MDIOData (8),0x0000,,,
66,42,33,21,MDIOData (9),0x0000,,,
68,44,34,22,MDIOData (10),0x0000,,,
70,46,35,23,MDIOData (11),0x0000,,,
72,48,36,24,"MDIOAddr (12), MDIOAddr(13)(1:0)",0x0000,,,
74,4A,37,25,"MDIOAddr (13)(5:2), MDIOAddr(14)",0x0000,,,
76,4C,38,26,MDIOData (12),0x0000,,,
78,4E,39,27,MDIOData (13),0x0000,,,
80,50,40,28,MDIOData (14),0x0000,,,
82,52,41,29,MDIOData (15),0x0000,,,
84,54,42,2A,Spare address 0 to program COE pvt registers,0x8800,CRWLPCIEGEN2-160 WAR,,
86,56,43,2B,Spare Data 0  to program COE pvt registers,0x030A,CRWLPCIEGEN2-160 WAR,,
88,58,44,2C,Spare address 1 to program COE pvt registers,0x0160,CRWLPCIEGEN2-160 WAR,,
90,5A,45,2D,Spare Data 1 to program COE pvt registers,0x0000,,,
92,5C,46,2E,Spare address 2 to program COE pvt registers,0x0000,,,
94,5E,47,2F,Spare Data 2 to program COE pvt registers,0x0000,,,
96,60,48,30,PCI device ID,0x43A3,BCM4350 Dual-Band,,
98,62,49,31,PCI Class Code bits 15:0,0x8000,,,
100,64,50,32,"7:0 Class code in cfg (23:16)
8: BAR1 prefect disable
15:9 Power for each D0 state",0x0002,,,
102,66,51,33,Power for D states,0x0000,,,
104,68,52,34,"0 BAR1 Enabled 
3:1 BAR1 Size 
4 Power Management Enable 
10:5 Report PME bits 
11 Clock PME enabled
15:12 BAR0 backplane adddres translation",0x3FF5,"BIT 3:1 : this maps 4M of Bar1 space to system address map.
(0 is 1M, 1 is 2M and 2 is 4M and ….7 is 128M…for this we need to map 4M of TCM space into the system space)
BIT4, 10:5, 11 : These bits must be set to enable PME/wake functionality in the device. Clearing these bits in primarily for internal debug
BIT 15:12 : Back plane addresses used in the system are 0x1800xxxxthis 3 bits + next 16 bits fill up the default values to load in the config space 0x70/0x80 registers..(window to different core enumeration registers.)",,
106,6A,53,35,BAR0 backplane adddres translation,0x1800,,,
108,6C,54,36,BAR2 enable and size,0x0000,"BAR2 Is not supported in this systems, so please don’t set them",,
110,6E,55,37,Unused,0xFFFF,,,
112,70,56,38,PCI device ID,0xFFFF,,,
114,72,57,39,PCI Class Code bits 23:8,0xFFFF,,,
116,74,58,3A,"PCI Class Code bits 31:24 
Power in D states",0xFFFF,,,
118,76,59,3B,"Power for D1, D2, D3 states",0xFFFF,,,
120,78,60,3C,BAR1 Control,0xFFFF,,,
122,7A,61,3D,BAR0 backplane address translation,0xFFFF,,,
124,7C,62,3E,BAR2 enable and size,0xFFFF,,,
126,7E,63,3F,Unused,0xFFFF,,,
128,80,64,40,Srom Signature,0x0634,Srom Rev 11,,
130,82,65,41,Board Rev,0x1287,Board Rev P287,,
132,84,66,42,boardflags bits 15:0,0x1001,,,
134,86,67,43,(boardflags) bits 31:16,0x1040,,,
136,88,68,44,boardflags2 bits 47:32,0x2000,,,
138,8A,69,45,(boardflags2) 63:48,0x0080,Set BFL2_BT_SHARE_ANT0 - indicates sharing of core 0 antenna with BT,,
140,8C,70,46,boardflags3 bits 79:64,0x0088,Set bit 71 if 20 vs 40/80 TSSI Divergence WAR needs to be enabled,,
142,8E,71,47,(boardflags3) 95:80,0x0000,,,
144,90,72,48,macaddr,0x0090,machi,,
146,92,73,49,(macaddr),0x4C12,macmid,,
148,94,74,4A,(macaddr),0x0XXX,maclo,,
150,96,75,4B,ccode,0x0000,CountryCode,,
152,98,76,4C,regrev,0x0000,Regulatory revision,,
154,9A,77,4D,"ledbh1, ledbh0",0xFFFF,LED behavior,,
156,9C,78,4E,"ledbh3, ledbh2",0xFFFF,LED behavior,,
158,9E,79,4F,leddc,0xFFFF,Default led duty cycle,,
160,A0,80,50,aa5g/aa2g,0x0303,,,
162,A2,81,51,antgain_bandbg[core_01],0x0606,,,
164,A4,82,52,"antgain_bandbg[core_2], antgain_banda[core_0]",0x0086,,,
166,A6,83,53,antgain_banda[core_12],0x8600,,,
168,A8,84,54,"0:3 txchain bitmap
4:7 rxchain bitmap
8:15 ant switch type",0x0033,,,
170,AA,85,55,fem_cfg1,0x5011,2g_pdgain = 0,,
172,AC,86,56,fem_cfg2,0x0001,5g_pdgain = 0,,
174,AE,87,57,Upper 2 nibb: temp. thres. Lower: temps. sens. offset,0xFFFF,,,
176,B0,88,58,"0:9 raw tempsense
15:9 measured power",0xFFFF,,,
178,B2,89,59,"0:7 tempsense slope
8:9 tempsense option
10:15 tempcorrs",0xFFFF,,,
180,B4,90,5A,Crystal Frequency,0x9218,37.4MHz crystal,,
182,B6,91,5B,reserved,0xFFBD,5G Band ant1: subband0 PA parameters for 40/80 MHz,,
184,B8,92,5C,"Temp_hyst, temps_perios, phycal_tempdelta",0xFFFF,,,
186,BA,93,5D,"measpower1, measpower2",0xFFFF,"6:0: Measpower1, 13:7: Measpower2. meas. Tx power CH7&13 in MFGc.",,
188,BC,94,5E,reserved,0x1859,5G Band ant1: subband0 PA parameters for 40/80 MHz,,
190,BE,95,5F,reserved,0xFFFF,,,
192,C0,96,60,reserved,0xFFFF,,,
194,C2,97,61,reserved,0xFFFF,,,
196,C4,98,62,reserved,0xFFFF,,,
198,C6,99,63,reserved,0xFFFF,,,
200,C8,100,64,reserved,0x0022,"40 Mhz PD offset (1/4 dB steps per core), 2's complement, [15] valid flag, 1: invalid, 0:valid, [11:0] core 2, 1, 0",,
202,CA,101,65,PD offset,0x0000,"A0, 40 MHz PD offset: subband3, 2, 1, 0 (1/4 dB steps per subband, 2's complement)",,
204,CC,102,66,PD offset,0x0000,"A1, 40 MHz PD offset: subband3, 2, 1, 0 (1/4 dB steps per subband, 2's complement)",,
206,CE,103,67,PD offset,0xFD62,5G Band ant1: subband0 PA parameters for 40/80 MHz,,
208,D0,104,68,PD offset,0x0222,"A0, 80 MHz PD offset: subband3, 2, 1, 0 (1/4 dB steps per subband, 2's complement)",,
210,D2,105,69,PD offset,0x0222,"A1, 80 MHz PD offset: subband3, 2, 1, 0 (1/4 dB steps per subband, 2's complement)",,
212,D4,106,6A,PD offset,0xFFB3,5G Band ant1: subband1 PA parameters for 40/80 MHz,,
214,D6,107,6B,subband5gver,0x0004,number of subbands used in 5G band,,
216,D8,108,6C,reserved/maxp2ga0,0xFF50,2G Band ant0: Reserved (15:8) / Max Power (7:0),,
218,DA,109,6D,pa2gw0a0 [a1],0xFF45,2G Band ant0: PA parms,,
220,DC,110,6E,pa2gw1a0 [b0],0x167F,2G Band ant0: PA parms,,
222,DE,111,6F,pa2gw2a0 [b1],0xFD2D,2G Band ant0: PA parms,,
224,E0,112,70,reserved,0xFFFF,,,
226,E2,113,71,rxgains core0,0xABAB,"upper 8 bits 5G, lower 2G. 8 bit definition – tr_elnabypass[7], tr_iso[6:3], elna_gain[2:0]",,
228,E4,114,72,maxp5gb0/maxp5gb1,0x4C48,5G Band ant0: Max power subband1 (15:8) / Max power subband0 (7:0),,
230,E6,115,73,maxp5gb2/maxp5gb3,0x4C4C,5G Band ant0: Max power subband3 (15:8) / Max power subband2 (7:0),,
232,E8,116,74,pa5gb0w0a0 [a1],0xFF73,5G Band ant0: subband0 PA parms for 20 MHz,,
234,EA,117,75,pa5gb0w1a0 [b0],0x1690,5G Band ant0: subband0 PA parms for 20 MHz,,
236,EC,118,76,pa5gb0w2a0 [b1],0xFD66,5G Band ant0: subband0 PA parms for 20 MHz,,
238,EE,119,77,pa5gb1w0a0 [a1],0xFF7C,5G Band ant0: subband1 PA parms for 20 MHz,,
240,F0,120,78,pa5gb1w1a0 [b0],0x16CC,5G Band ant0: subband1 PA parms for 20 MHz,,
242,F2,121,79,pa5gb1w2a0 [b1],0xFD62,5G Band ant0: subband1 PA parms for 20 MHz,,
244,F4,122,7A,pa5gb2w0a0 [a1],0xFF96,5G Band ant0: subband2 PA parms for 20 MHz,,
246,F6,123,7B,pa5gb2w1a0 [b0],0x16EA,5G Band ant0: subband2 PA parms for 20 MHz,,
248,F8,124,7C,pa5gb2w2a0 [b1],0xFD73,5G Band ant0: subband2 PA parms for 20 MHz,,
250,FA,125,7D,pa5gb3w0a0 [a1],0xFFA2,5G Band ant0: subband3 PA parms for 20 MHz,,
252,FC,126,7E,pa5gb3w1a0 [b0],0x16F0,5G Band ant0: subband3 PA parms for 20 MHz,,
254,FE,127,7F,pa5gb3w2a0 [b1],0xFD75,5G Band ant0: subband3 PA parms for 20 MHz,,
256,100,128,80,reserved/maxp2ga1,0xFF50,2G Band ant1: reserved / Max Power (7:0),,
258,102,129,81,pa2gw0a1 [a1],0xFF46,2G Band ant1: PA parms,,
260,104,130,82,pa2gw1a1 [b0],0x168C,2G Band ant1: PA parms,,
262,106,131,83,pa2gw2a1 [b1],0xFD2C,2G Band ant1: PA parms,,
264,108,132,84,reserved,0xFFFF,,,
266,10A,133,85,rxgains core1,0xABAB,"upper 8 bits 5G, lower 2G. 8 bit definition – tr_elnabypass[7], tr_iso[6:3], elna_gain[2:0]",,
268,10C,134,86,maxp5gb0/maxp5gb1,0x4C48,5G Band ant1: Max power subband1 (15:8) / Max power subband0 (7:0),,
270,10E,135,87,maxp5gb2/maxp5gb3,0x4C4C,5G Band ant1: Max power subband3 (15:8) / Max power subband2 (7:0),,
272,110,136,88,pa5gb0w0a1 [a1],0xFF81,5G Band ant1: subband0 PA parms for 20 MHz,,
274,112,137,89,pa5gb0w1a1 [b0],0x16C6,5G Band ant1: subband0 PA parms for 20 MHz,,
276,114,138,8A,pa5gb0w2a1 [b1],0xFD6D,5G Band ant1: subband0 PA parms for 20 MHz,,
278,116,139,8B,pa5gb1w0a1 [a1],0xFF88,5G Band ant1: subband1 PA parms for 20 MHz,,
280,118,140,8C,pa5gb1w1a1 [b0],0x1709,5G Band ant1: subband1 PA parms for 20 MHz,,
282,11A,141,8D,pa5gb1w2a1 [b1],0xFD6A,5G Band ant1: subband1 PA parms for 20 MHz,,
284,11C,142,8E,pa5gb2w0a1 [a1],0xFF95,5G Band ant1: subband2 PA parms for 20 MHz,,
286,11E,143,8F,pa5gb2w1a1 [b0],0x16E9,5G Band ant1: subband2 PA parms for 20 MHz,,
288,120,144,90,pa5gb2w2a1 [b1],0xFD72,5G Band ant1: subband2 PA parms for 20 MHz,,
290,122,145,91,pa5gb3w0a1 [a1],0xFFBA,5G Band ant1: subband3 PA parms for 20 MHz,,
292,124,146,92,pa5gb3w1a1 [b0],0x176F,5G Band ant1: subband3 PA parms for 20 MHz,,
294,126,147,93,pa5gb3w2a1 [b1],0xFD7D,5G Band ant1: subband3 PA parms for 20 MHz,,
296,128,148,94,reserved/maxp2ga2,0x17EB,5G Band ant1: subband1 PA parameters for 40/80 MHz,,
298,12A,149,95,pa2gw0a2 [a1],0xFD61,5G Band ant1: subband1 PA parameters for 40/80 MHz,,
300,12C,150,96,pa2gw1a2 [b0],0xFFE0,5G Band ant1: subband2 PA parameters for 40/80 MHz,,
302,12E,151,97,pa2gw2a2 [b1],0x186F,5G Band ant1: subband2 PA parameters for 40/80 MHz,,
304,130,152,98,reserved,0xFD7A,5G Band ant1: subband2 PA parameters for 40/80 MHz,,
306,132,153,99,rxgains core2,0x0016,5G Band ant1: subband3 PA parameters for 40/80 MHz,,
308,134,154,9A,maxp5gb0/maxp5gb1,0x19BF,5G Band ant1: subband3 PA parameters for 40/80 MHz,,
310,136,155,9B,maxp5gb2/maxp5gb3,0xFD74,5G Band ant1: subband3 PA parameters for 40/80 MHz,,
312,138,156,9C,pa5gb0w0a2 [a1],0xFFC1,5G Band ant0: subband0 PA parameters for 40/80 MHz,,
314,13A,157,9D,pa5gb0w1a2 [b0],0x18AE,5G Band ant0: subband0 PA parameters for 40/80 MHz,,
316,13C,158,9E,pa5gb0w2a2 [b1],0xFD5D,5G Band ant0: subband0 PA parameters for 40/80 MHz,,
318,13E,159,9F,pa5gb1w0a2 [a1],0xFFC3,5G Band ant0: subband1 PA parameters for 40/80 MHz,,
320,140,160,A0,pa5gb1w1a2 [b0],0x1857,5G Band ant0: subband1 PA parameters for 40/80 MHz,,
322,142,161,A1,pa5gb1w2a2 [b1],0xFD6A,5G Band ant0: subband1 PA parameters for 40/80 MHz,,
324,144,162,A2,pa5gb2w0a2 [a1],0xFFDB,5G Band ant0: subband2 PA parameters for 40/80 MHz,,
326,146,163,A3,pa5gb2w1a2 [b0],0x1882,5G Band ant0: subband2 PA parameters for 40/80 MHz,,
328,148,164,A4,pa5gb2w2a2 [b1],0xFD6C,5G Band ant0: subband2 PA parameters for 40/80 MHz,,
330,14A,165,A5,pa5gb3w0a2 [a1],0x001A,5G Band ant0: subband3 PA parameters for 40/80 MHz,,
332,14C,166,A6,pa5gb3w1a2 [b0],0x199F,5G Band ant0: subband3 PA parameters for 40/80 MHz,,
334,14E,167,A7,pa5gb3w2a2 [b1],0xFD7B,5G Band ant0: subband3 PA parameters for 40/80 MHz,,
336,150,168,A8,cckbw202gpo,0x0000,"CCK Power offsets for 20 MHz rates (11, 5.5, 2, 1Mbps)",,
338,152,169,A9,cckbw20ul2gpo,0x0000,"CCK Power offsets for 20 U/L rates (11, 5.5, 2, 1 Mbps)",,
340,154,170,AA,mcsbw202gpo,0x5000,"2G: 11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 20MHz. LSB nib: m0/m1/m2, MSB nib: c9.",,
342,156,171,AB,(mcsbw202gpo),0xAA55,,,
344,158,172,AC,mcsbw402gpo,0x5000,"2G: 11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 40MHz. LSB nib: m0/m1/m2, MSB nib: c9.",,
346,15A,173,AD,(mcsbw402gpo),0xAA55,,,
348,15C,174,AE,dot11agofdmhrbw202gpo,0x4400,"2G: Power offsets for 20 MHz 11a/g rates (54, 48, 36, 24 Mbps). LSB nib: 24 Mbps, MSB nib: 54 Mbps",,
350,15E,175,AF,ofdmlrbw202gpo,0x0000,"2G, LSB nib to MSB nib: (0) 11a/g 20 MHz 6/9 Mbps (1) 11a/g 20 MHz 12/18 Mbps (2) 11n/11ac
20 MHz mcs 1/2 power offset w.r.t. mcs 0/1/2 (3) 11n/11ac 40 MHz mcs 1/2 power offset w.r.t. mcs 0/1/2",,
352,160,176,B0,mcsbw205glpo,0x6000,"5G low sb: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 20 MHz. LSB nib: m0/1/2, MSB nib: c9",,
354,162,177,B1,(mcsbw205glpo),0xDD66,,,
356,164,178,B2,mcsbw405glpo,0x6000,"5G low sb: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 40 MHz. LSB nib: m0/1/2, MSB nib: c9.",,
358,166,179,B3,(mcsbw405glpo),0xDD66,,,
360,168,180,B4,mcsbw805glpo,0x6000,"5G low sb: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 80 MHz. LSB nib: m0/1/2, MSB nib: c9",,
362,16A,181,B5,(mcsbw805glpo),0xDD66,,,
364,16C,182,B6,mcsbw1605glpo,0x0000,"2g reciprocity compensation coefficients (U0.8 format): B[7:0] = angle(K(1))/2pi, B[15:8] = angle(K(2))/2pi",,
366,16E,183,B7,(mcsbw1605glpo),0x0000,"5g subband0 reciprocity compensation coefficients (U0.8 format): B[7:0] = angle(K(1))/2pi, B[15:8] = angle(K(2))/2pi",,
368,170,184,B8,mcsbw205gmpo,0x8000,"5G mid sb: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 20 MHz. LSB nib: m0/1/2, MSB nib: c9.",,
370,172,185,B9,(mcsbw205gmpo),0xDD88,,,
372,174,186,BA,mcsbw405gmpo,0x8000,"5G mid sb: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 40 MHz. LSB nib: m0/1/2, MSB nib: c9",,
374,176,187,BB,(mcsbw405gmpo),0xDD88,,,
376,178,188,BC,mcsbw805gmpo,0x8000,"5G mid sb: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 80 MHz. LSB nib: m0/1/2, MSB nib: c9",,
378,17A,189,BD,(mcsbw805gmpo),0xDD88,,,
380,17C,190,BE,mcsbw1605gmpo,0x0000,"5g subband1 reciprocity compensation coefficients (U0.8 format): B[7:0] = angle(K(1))/2pi, B[15:8] = angle(K(2))/2pi",,
382,17E,191,BF,(mcsbw1605gmpo),0x0000,"5g subband2 reciprocity compensation coefficients (U0.8 format): B[7:0] = angle(K(1))/2pi, B[15:8] = angle(K(2))/2pi",,
384,180,192,C0,mcsbw205ghpo,0x8000,"5G high sb: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 20 MHz. LSB nib: m0/1/2, MSB nib: c9",,
386,182,193,C1,(mcsbw205ghpo),0xDD88,,,
388,184,194,C2,mcsbw405ghpo,0x8000,"5G high sb: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 40 MHz. LSB nib: m0/1/2, MSB nib: c9",,
390,186,195,C3,(mcsbw405ghpo),0xDD88,,,
392,188,196,C4,mcsbw805ghpo,0x8000,"5G high sb: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 80 MHz. LSB nib: m0/1/2, MSB nib: c9",,
394,18A,197,C5,(mcsbw805ghpo),0xDD88,,,
396,18C,198,C6,mcsbw1605ghpo,0x0000,"5g subband3 reciprocity compensation coefficients (U0.8 format): B[7:0] = angle(K(1))/2pi, B[15:8] = angle(K(2))/2pi",,
398,18E,199,C7,(mcsbw1605ghpo),0x0000,,,
400,190,200,C8,mcslr5glpo,0x2000,"5G low sb 11ag/n/ac QPSK power offset w.r.t. BPSK - mcs 1/2 w.r.t mcs 0/1/2 and 12/18 Mbps w.r.t 6/9
Mbps. LSB to MSB nib: 20/40/80/160MHz",,
402,192,201,C9,mcslr5gmpo,0x0000,5G mid sb 11ag/n/ac QPSK power offset w.r.t. BPSK - mcs 1/2 w.r.t mcs 0/1/2 and 12/18 Mbps w.r.t 6/9 Mbps. LSB to MSB nib: 20/40/80/paparambwver. paparambwver should be set to 2 for 4350 if the TSSI Divergence WAR to use separate PA params for 20 vs 40/80 MHz is enabled,,
404,194,202,CA,mcslr5ghpo,0x0000,5G high sb 11ag/n/ac QPSK power offset w.r.t. BPSK - mcs 1/2 w.r.t mcs 0/1/2 and 12/18 Mbps w.r.t 6/9 Mbps. LSB to MSB nib: 20/40/80/160 MHz,,
406,196,203,CB,sb20in40hrpo,0x0000,20in40 OFDM signed power offsets w.r.t. 20in20 for 64 QAM and above. LSB nib to MSB nib: 2G/5G low/5G/mid/5G high,,
408,198,204,CC,sb20in80and160hr5glpo,0x0000,"5G low sb 20in80, 20in160 OFDM sign. pwr off. for 64 QAM and above. LSB nib to MSB nib: 20in80 
w.r.t. 20in20/20in160 w.r.t. 20in20/20in80 - 20LL/UU w.r.t to 20LU/UL/20in160 - 20LLL/UUU w.r.t. 20in160",,
410,19A,205,CD,sb40and80hr5glpo,0x0000,"5G low sb 40in80, 40in160 OFDM sign. pwr off.for 64 QAM and above. LSB nib to MSB nib: 40in80 w.r.t. 
40in40/40in160 w.r.t. 40in40/80in160 w.r.t. 80in80/40in160 - 40LL/UU w.r.t to 40LU/UL",,
412,19C,206,CE,sb20in80and160hr5gmpo,0x0000,"5G mid sb 20in80, 20in160 OFDM sign. pwr off. for 64 QAM and above. LSB nib to MSB nib: 20in80 w.r.t.
20in20/20in160 w.r.t. 20in20/20in80 - 20LL/UU w.r.t to 20LU/UL/20in160 - 20LLL/UUU w.r.t 20in160 sb",,
414,19E,207,CF,sb40and80hr5gmpo,0x0000,"5G mid sb 40in80, 40in160 OFDM sign. pwr off. for 64 QAM and above. LSB nib to MSB nib: 40in80 w.r.t. 
40in40/40in160 w.r.t. 40in40/80in160 w.r.t. 80in80/40in160 - 40LL/UU w.r.t to 40LU/UL",,
416,1A0,208,D0,sb20in80and160hr5ghpo,0x0000,"5G high sb 20in80, 20in160 OFDM sign. pwr off. for 64 QAM & above. LSB nib to MSB nib: 20in80 w.r.t. 
20in20/20in160 w.r.t. 20in20/20in80 - 20LL/UU w.r.t to 20LU/UL/20in160 - 20LLL/UUU w.r.t 20in160 sb",,
418,1A2,209,D1,sb40and80hr5ghpo,0x0000,"5G mid sb 40in80, 40in160 OFDM sign. pwr off. for 64 QAM and above. LSB nib to MSB nib: 40in80 w.r.t.
40in40/40in160 w.r.t. 40in40/80in160 w.r.t. 80in80/40in160 - 40LL/UU w.r.t to 40LU/UL",,
420,1A4,210,D2,sb20in40lrpo,0x0000,20in40 OFDM sign. pwr off. w.r.t. 20in20 for 16 QAM & below.LSB nib to MSB nib:2G /5Glow/5Gmid/5Ghigh,,
422,1A6,211,D3,sb20in80and160lr5glpo,0x0000,"5G low sb 20in80, 20in160 OFDM sign. pwr off. for 16 QAM and below. LSB nib to MSB nib: 20in80 w.r.t.
20in20/20in160 w.r.t. 20in20/20in80 - 20LL/UU w.r.t to 20LU/UL/20in160 - 20LLL/UUU w.r.t 20in160 sb",,
424,1A8,212,D4,sb40and80lr5glpo,0x0000,"5G low sb 40in80, 40in160 OFDM sign. pwr off. for 16 QAM & below. LSB nib. to MSB nib.: 40in80 w.r.t.
40in40/40in160 w.r.t. 40in40/80in160 w.r.t. 80in80/40in160 - 40LL/UU w.r.t to 40LU/UL",,
426,1AA,213,D5,sb20in80and160lr5gmpo,0x0000,"5G mid sb 20in80, 20in160 OFDM sign. pwr off. for 16 QAM and below. LSB nib to MSB nib: 20in80 w.r.t.
20in20/20in160 w.r.t. 20in20/20in80 - 20LL/UU w.r.t to 20LU/UL/20in160 - 20LLL/UUU w.r.t 20in160 sb",,
428,1AC,214,D6,sb40and80lr5gmpo,0x0000,"5G mid sb 40in80, 40in160 OFDM sign. pwr off. for 16 QAM & below. LSB nib to MSB nib: 40in80 w.r.t.
40in40/40in160 w.r.t. 40in40/80in160 w.r.t. 80in80/40in160 - 40LL/UU w.r.t to 40LU/UL",,
430,1AE,215,D7,sb20in80and160lr5ghpo,0x0000,"5G high sb 20in80, 20in160 OFDM sign. pwr off. for 16 QAM & below. LSB nib to MSB nib: 20in80 w.r.t.
20in20/20in160 w.r.t. 20in20/20in80 - 20LL/UU w.r.t to 20LU/UL/20in160 - 20LLL/UUU w.r.t 20in160 sb",,
432,1B0,216,D8,sb40and80lr5ghpo,0x0000,"5G mid sb 40in80, 40in160 OFDM sign. pwr off. for 16 QAM & below. LSB nib. to MSB nib.: 40in80 w.r.t.
40in40/40in160 w.r.t. 40in40/80in160 w.r.t. 80in80/40in160 - 40LL/UU w.r.t to 40LU/UL",,
434,1B2,217,D9,dot11agduphrpo,0x0000,"11a/g dupl. m. s. p.o. for 64 QAM. Cm p.o. D40, D40in80, and D40in160 w.r.t 40in40 11n/ac,Quad80 and Quad80in160 w.r.t. 11ac 80in80, Oct160 w.r.t. 11ac 160in160. LSB to MSB nib: 2G/5Glow/5Gmid/5Ghigh",,
436,1B4,218,DA,dot11agduplrpo,0xCCC0,"11a/g dupl. m. s. p. o. for 16 QAM Cm p. o. D40, D40in80, & D40in160 w.r.t 40in40 11n/ac, Q80 & Q80in160 w.r.t. 11ac 80in80, O160 w.r.t. 11ac 160in160. LSBtoMSB nib: 2G/5Glow/5Gmid/5Ghigh",,
438,1B6,219,DB,signature,0x0000,"SROM Rev10 Signature word, set to 0 for SROM Rev11",,
440,1B8,220,DC,pcieinterference,0xFFFF,,,
442,1BA,221,DD,sar,0xFFFF,"SAR limit: 5G (15dBm, upper nibble), 2G (18dBm, lower nibble)",,
444,1BC,222,DE,noiselvl2g,0xFFFF,Noise level: added during MFGc testing,,
446,1BE,223,DF,noiselvl5gl,0xFFFF,Noise level: added during MFGc testing,,
448,1C0,224,E0,noiselvl5gm,0xFFFF,Noise level: added during MFGc testing,,
450,1C2,225,E1,noiselvl5gh,0xFFFF,Noise level: added during MFGc testing,,
452,1C4,226,E2,noiselvl5gu,0xFFFF,Noise level: added during MFGc testing,,
454,1C6,227,E3,,0xFFFF,Rx gain error: added during MFGc testing,,
456,1C8,228,E4,,0xFFFF,Rx gain error: added during MFGc testing,,
458,1CA,229,E5,,0xFFFF,Rx gain error: added during MFGc testing,,
460,1CC,230,E6,,0xFFFF,Rx gain error: added during MFGc testing,,
462,1CE,231,E7,,0xFFFF,Rx gain error: added during MFGc testing,,
464,1D0,232,E8,reserved,0xFFFF,reserved,,
466,1D2,233,E9,sromrev,0xXX0B,"7:0 Srom revision, 15:8 CRC (rev 11)",,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
