
---------- Begin Simulation Statistics ----------
final_tick                               587977931000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77244                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702764                       # Number of bytes of host memory used
host_op_rate                                    77501                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7929.86                       # Real time elapsed on the host
host_tick_rate                               74147328                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612536711                       # Number of instructions simulated
sim_ops                                     614574293                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.587978                       # Number of seconds simulated
sim_ticks                                587977931000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.938707                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77809694                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89499484                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7255243                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121480739                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10541288                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10764357                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          223069                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155593715                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1064817                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018192                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5053257                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143202765                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14828105                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058460                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34599298                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580274106                       # Number of instructions committed
system.cpu0.commit.committedOps             581293586                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1086194649                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.535165                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.274682                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    799622787     73.62%     73.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    168820467     15.54%     89.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     45420889      4.18%     93.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     40777915      3.75%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9567789      0.88%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2862697      0.26%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1969885      0.18%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2324115      0.21%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14828105      1.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1086194649                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887299                       # Number of function calls committed.
system.cpu0.commit.int_insts                561272727                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950589                       # Number of loads committed
system.cpu0.commit.membars                    2037579                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037585      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322220833     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180968773     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70912750     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581293586                       # Class of committed instruction
system.cpu0.commit.refs                     251881551                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580274106                       # Number of Instructions Simulated
system.cpu0.committedOps                    581293586                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.004927                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.004927                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            191706284                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2213910                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77271455                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             629286368                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               464129753                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                429237309                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5061223                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7318519                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3152457                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155593715                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                111716401                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    633433837                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1629165                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     641298685                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          361                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14526526                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133740                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         452589382                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88350982                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.551225                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1093287026                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.587511                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895603                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               644345030     58.94%     58.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               332703485     30.43%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59937802      5.48%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43897057      4.02%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8121820      0.74%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2179700      0.20%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   56501      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2041630      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4001      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1093287026                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       70120221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5121652                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147044388                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.520469                       # Inst execution rate
system.cpu0.iew.exec_refs                   265316622                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74501152                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              154353050                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            192864235                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021078                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2866545                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75282219                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          615875191                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            190815470                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5088573                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            605517057                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1040173                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4180707                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5061223                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6369972                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        88911                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8269890                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29953                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8333                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2380469                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     12913646                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3351257                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8333                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       863254                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4258398                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                253851318                       # num instructions consuming a value
system.cpu0.iew.wb_count                    600386966                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.881995                       # average fanout of values written-back
system.cpu0.iew.wb_producers                223895703                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.516059                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     600449529                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               739340825                       # number of integer regfile reads
system.cpu0.int_regfile_writes              383419570                       # number of integer regfile writes
system.cpu0.ipc                              0.498771                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.498771                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038489      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            335798724     54.99%     55.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140063      0.68%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018056      0.17%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           193931632     31.76%     87.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73678616     12.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             610605631                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1391661                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002279                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 229906     16.52%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1019898     73.29%     89.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               141855     10.19%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             609958750                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2315984744                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    600386916                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        650464285                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 612816359                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                610605631                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058832                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34581601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            94900                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           372                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16310404                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1093287026                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.558504                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798359                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          647278600     59.20%     59.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          317355890     29.03%     88.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101662537      9.30%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20540841      1.88%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5085570      0.47%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             612902      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             452242      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             205650      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              92794      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1093287026                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.524843                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11331472                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1934789                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           192864235                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75282219                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    877                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1163407247                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12550747                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168255877                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370562579                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6834154                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               470386876                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8438058                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                17670                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            760883614                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             623101077                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          399879651                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                425568800                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8614482                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5061223                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23931798                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                29317067                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       760883570                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         82452                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2815                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14403778                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2769                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1687248547                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1238893070                       # The number of ROB writes
system.cpu0.timesIdled                       15108604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  844                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.960433                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4560546                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6166197                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           819894                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7820213                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            270463                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         404358                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          133895                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8805548                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3241                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017924                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           486806                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095419                       # Number of branches committed
system.cpu1.commit.bw_lim_events               819921                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054433                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4872498                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262605                       # Number of instructions committed
system.cpu1.commit.committedOps              33280707                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    201382689                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.165261                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.808091                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    187582101     93.15%     93.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6930555      3.44%     96.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2354349      1.17%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1997795      0.99%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       504548      0.25%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       168091      0.08%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       947249      0.47%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        78080      0.04%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       819921      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    201382689                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320814                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047408                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248494                       # Number of loads committed
system.cpu1.commit.membars                    2035974                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035974      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082361     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266418     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895816      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280707                       # Class of committed instruction
system.cpu1.commit.refs                      12162246                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262605                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280707                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.275707                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.275707                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            180943233                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               336596                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4389010                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39901568                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5951928                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12540548                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                486996                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               630776                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2338670                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8805548                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5206568                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    195784048                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58867                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40829834                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1640168                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.043490                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5657242                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4831009                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201658                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         202261375                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.206902                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.649699                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               177586547     87.80%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14125802      6.98%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5755941      2.85%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3421567      1.69%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  915458      0.45%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  452745      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3038      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     131      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     146      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           202261375                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         209268                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              518529                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7702423                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.179760                       # Inst execution rate
system.cpu1.iew.exec_refs                    13008261                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945751                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              155935771                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10308335                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018538                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           247546                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2980454                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38145201                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10062510                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           649405                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36396123                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1002916                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2540564                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                486996                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4638726                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21075                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          160207                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4526                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          466                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1059841                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        66702                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           143                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92444                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        426085                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21095039                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36118833                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.871835                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18391384                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.178390                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36129430                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44744533                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24659936                       # number of integer regfile writes
system.cpu1.ipc                              0.159345                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.159345                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036072      5.50%      5.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21912362     59.15%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11161419     30.13%     94.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1935534      5.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37045528                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1103514                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029788                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 204306     18.51%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                805984     73.04%     91.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                93222      8.45%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36112956                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         277528133                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36118821                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         43009786                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35090602                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37045528                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054599                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4864493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            72214                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           166                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1990311                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    202261375                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.183157                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.637280                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          179653274     88.82%     88.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14749603      7.29%     96.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4370694      2.16%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1495328      0.74%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1433248      0.71%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             180208      0.09%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             254221      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              89197      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              35602      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      202261375                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.182967                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6168841                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          526005                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10308335                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2980454                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       202470643                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   973477831                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              167721234                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412595                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6621245                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7185259                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1992445                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10582                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47966616                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38908272                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26816504                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13181794                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4870942                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                486996                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13654368                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4403909                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47966604                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31724                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               591                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13065665                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           589                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   238715778                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77187438                       # The number of ROB writes
system.cpu1.timesIdled                           2494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6456366                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4356258                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11348592                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             103368                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                896915                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7122918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14215118                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        81893                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        38365                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33040478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2277577                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66055031                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2315942                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5763739                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1604897                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5487186                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              338                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1358001                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1357998                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5763740                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           695                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21336855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21336855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    558504576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               558504576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              511                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7123035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7123035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7123035                       # Request fanout histogram
system.membus.respLayer1.occupancy        36593393412                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22113724451                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   587977931000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   587977931000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    784422187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1192857558.517030                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       129000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3375902500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   581702553500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6275377500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     93967828                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        93967828                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     93967828                       # number of overall hits
system.cpu0.icache.overall_hits::total       93967828                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17748573                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17748573                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17748573                       # number of overall misses
system.cpu0.icache.overall_misses::total     17748573                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231343943496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231343943496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231343943496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231343943496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    111716401                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    111716401                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    111716401                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    111716401                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.158872                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.158872                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.158872                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.158872                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13034.509507                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13034.509507                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13034.509507                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13034.509507                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2513                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.354167                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16738122                       # number of writebacks
system.cpu0.icache.writebacks::total         16738122                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1010417                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1010417                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1010417                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1010417                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16738156                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16738156                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16738156                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16738156                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205124221997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205124221997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205124221997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205124221997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.149827                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.149827                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.149827                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.149827                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12254.887695                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12254.887695                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12254.887695                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12254.887695                       # average overall mshr miss latency
system.cpu0.icache.replacements              16738122                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     93967828                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       93967828                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17748573                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17748573                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231343943496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231343943496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    111716401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    111716401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.158872                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.158872                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13034.509507                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13034.509507                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1010417                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1010417                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16738156                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16738156                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205124221997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205124221997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.149827                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.149827                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12254.887695                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12254.887695                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999911                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          110705715                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16738122                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.613987                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999911                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        240170956                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       240170956                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    228117970                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       228117970                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    228117970                       # number of overall hits
system.cpu0.dcache.overall_hits::total      228117970                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22580685                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22580685                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22580685                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22580685                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 634784285153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 634784285153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 634784285153                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 634784285153                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    250698655                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    250698655                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    250698655                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    250698655                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.090071                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.090071                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.090071                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.090071                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28111.825888                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28111.825888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28111.825888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28111.825888                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5202477                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       250494                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            99247                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2738                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.419489                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.487947                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15201376                       # number of writebacks
system.cpu0.dcache.writebacks::total         15201376                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7773001                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7773001                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7773001                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7773001                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14807684                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14807684                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14807684                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14807684                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 275326641469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 275326641469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 275326641469                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 275326641469                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059066                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059066                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059066                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059066                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18593.497908                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18593.497908                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18593.497908                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18593.497908                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15201376                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    161459619                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      161459619                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18328105                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18328105                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 422742733500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 422742733500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    179787724                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    179787724                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101943                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101943                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23065.272351                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23065.272351                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5213081                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5213081                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13115024                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13115024                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 208853783000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 208853783000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15924.773222                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15924.773222                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66658351                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66658351                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4252580                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4252580                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 212041551653                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 212041551653                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70910931                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70910931                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.059971                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.059971                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49861.860718                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49861.860718                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2559920                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2559920                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1692660                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1692660                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  66472858469                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  66472858469                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023870                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023870                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39271.240810                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39271.240810                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1291                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1291                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          620                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          620                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6435000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6435000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.324437                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.324437                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10379.032258                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10379.032258                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          601                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          601                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1277500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1277500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009942                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009942                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 67236.842105                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67236.842105                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       748500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       748500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.080479                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.080479                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5057.432432                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5057.432432                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       600500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       600500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.080479                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.080479                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4057.432432                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4057.432432                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611473                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611473                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406719                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406719                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31460916500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31460916500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018192                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018192                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399452                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399452                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77352.954989                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77352.954989                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406719                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406719                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31054197500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31054197500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399452                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399452                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76352.954989                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76352.954989                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964407                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243945551                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15214168                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.034104                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964407                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998888                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998888                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518655394                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518655394                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16708025                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13987676                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1283                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              221335                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30918319                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16708025                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13987676                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1283                       # number of overall hits
system.l2.overall_hits::.cpu1.data             221335                       # number of overall hits
system.l2.overall_hits::total                30918319                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             30130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1211835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1794                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            847369                       # number of demand (read+write) misses
system.l2.demand_misses::total                2091128                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            30130                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1211835                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1794                       # number of overall misses
system.l2.overall_misses::.cpu1.data           847369                       # number of overall misses
system.l2.overall_misses::total               2091128                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2740969491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 127456743392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    178156994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  92267692081                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     222643561958                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2740969491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 127456743392                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    178156994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  92267692081                       # number of overall miss cycles
system.l2.overall_miss_latency::total    222643561958                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16738155                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15199511                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3077                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1068704                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33009447                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16738155                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15199511                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3077                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1068704                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33009447                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001800                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079729                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.583035                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.792894                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063349                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001800                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079729                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.583035                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.792894                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063349                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90971.440126                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105176.648134                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99307.131550                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108887.264086                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106470.556541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90971.440126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105176.648134                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99307.131550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108887.264086                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106470.556541                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             555843                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     17342                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.051839                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4840694                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1604897                       # number of writebacks
system.l2.writebacks::total                   1604897                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          97034                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          36485                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              133655                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         97034                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         36485                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             133655                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        30039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1114801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       810884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1957473                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        30039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1114801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       810884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5233824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7191297                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2435276992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 108877585729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    158425994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  80733412821                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 192204701536                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2435276992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 108877585729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    158425994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  80733412821                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 485375528947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 677580230483                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.073345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.568411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.758755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059300                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.073345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.568411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.758755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.217856                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81070.508073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97665.489831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90580.899943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99562.221996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98190.218479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81070.508073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97665.489831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90580.899943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99562.221996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92738.221413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94222.256497                       # average overall mshr miss latency
system.l2.replacements                        9325448                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3719955                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3719955                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3719955                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3719955                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29210497                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29210497                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29210497                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29210497                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5233824                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5233824                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 485375528947                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 485375528947                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92738.221413                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92738.221413                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 70                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       211000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.808511                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.969697                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3144.736842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2859.375000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3014.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       760500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       632500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1393000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.808511                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.969697                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20013.157895                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19765.625000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19900                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.894737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       240500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       340000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.894737                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20041.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1311611                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            98697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1410308                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         774889                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         646136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1421025                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  79781832723                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66948486649                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  146730319372                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2086500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2831333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.371382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.867491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.501893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102959.046680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103613.614857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103256.676956                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        46401                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17887                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            64288                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       728488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       628249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1356737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68664450337                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58903709231                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 127568159568                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.349144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.843476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.479187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94256.117241                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93758.540373                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94025.709897                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16708025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1283                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16709308                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        30130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            31924                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2740969491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    178156994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2919126485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16738155                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3077                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16741232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001800                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.583035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90971.440126                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99307.131550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91439.872353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           136                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        30039                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1749                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        31788                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2435276992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    158425994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2593702986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.568411                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81070.508073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90580.899943                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81593.777086                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12676065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       122638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12798703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       436946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       201233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          638179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47674910669                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  25319205432                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  72994116101                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13113011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       323871                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13436882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.621337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109109.388046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125820.344735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114378.749694                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        50633                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        18598                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        69231                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       386313                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       182635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       568948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  40213135392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  21829703590                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  62042838982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.563913                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104094.698837                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 119526.397405                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109048.347093                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           90                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           25                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               115                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          741                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          151                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             892                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11471978                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1997485                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13469463                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          831                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          176                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1007                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.891697                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.857955                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.885799                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15481.751687                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13228.377483                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15100.294843                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          171                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          198                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          570                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          124                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          694                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11361969                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2542995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13904964                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.685921                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.704545                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.689176                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19933.278947                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20508.024194                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20035.971182                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999867                       # Cycle average of tags in use
system.l2.tags.total_refs                    70969331                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9325760                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.610032                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.376648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.087969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.887485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.028785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.614850                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.427760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.170117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.337732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 536853872                       # Number of tag accesses
system.l2.tags.data_accesses                536853872                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1922432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      71444224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        111936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51933312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    330379264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          455791168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1922432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       111936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2034368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102713408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102713408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          30038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1116316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         811458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5162176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7121737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1604897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1604897                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3269565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        121508343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           190374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88325274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    561890586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             775184142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3269565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       190374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3459939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      174689223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174689223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      174689223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3269565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       121508343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          190374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88325274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    561890586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            949873365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1573960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     30037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1073257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    794949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5152129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003686496750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96250                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11995054                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1482733                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7121738                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1604897                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7121738                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1604897                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  69617                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30937                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            353906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            347651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            350610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            402855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            775380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            464312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            498040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            456278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            528519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            526511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           441064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           419234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           386985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           375261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           364214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           361300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            113940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            137649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            122667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            167682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            149861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74270                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 301121558535                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                35260600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            433348808535                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42699.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61449.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5824872                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  995924                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7121738                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1604897                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1065894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1111311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  787879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  599499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  411783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  388015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  363314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  332032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  289653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  242362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 254530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 537503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 262026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 110744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  96082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  85037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  69666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  38674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  84003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  94359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  95523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  97149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  99714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 104263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  97924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  96939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  94575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1805243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    305.810823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.828718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.162469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       547513     30.33%     30.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       576810     31.95%     62.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       150327      8.33%     70.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        99862      5.53%     76.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       102772      5.69%     81.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        76420      4.23%     86.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        39708      2.20%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20974      1.16%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       190857     10.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1805243                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.268018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    330.273940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        96246     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.352488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.329540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.909134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81323     84.49%     84.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2265      2.35%     86.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8538      8.87%     95.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2721      2.83%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              890      0.92%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              316      0.33%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              121      0.13%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               56      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96250                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              451335680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4455488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100731840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               455791232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102713408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       767.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    775.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  587977919500                       # Total gap between requests
system.mem_ctrls.avgGap                      67377.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1922368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     68688448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       111936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50876736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    329736192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100731840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3269456.043580656406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 116821473.015455752611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 190374.492133787251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86528308.832053780556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 560796884.738859415054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171319083.062660068274                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        30038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1116316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       811458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5162177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1604897                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1188908894                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  62947396715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     85118865                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  47142954318                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 321984429743                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14150762430729                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39580.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56388.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48667.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58096.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62373.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8817240.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6781072200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3604198785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24298048320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4491971820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46413924960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     119477497080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     125170896480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       330237609645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.649668                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 324079428579                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19633640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 244264862421                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6108469920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3246698400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         26054088480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3723942780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46413924960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     186962476650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      68341440000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       340851041190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.700399                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 175624330352                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19633640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 392719960648                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5860516626.506024                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27925745416.409515                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     96.39%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        38000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221233703000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   101555051000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 486422880000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5202527                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5202527                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5202527                       # number of overall hits
system.cpu1.icache.overall_hits::total        5202527                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4041                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4041                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4041                       # number of overall misses
system.cpu1.icache.overall_misses::total         4041                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    244388500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    244388500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    244388500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    244388500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5206568                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5206568                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5206568                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5206568                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000776                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000776                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000776                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000776                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60477.233358                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60477.233358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60477.233358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60477.233358                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           79                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3045                       # number of writebacks
system.cpu1.icache.writebacks::total             3045                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          964                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          964                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          964                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          964                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3077                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3077                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3077                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3077                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    197317000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    197317000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    197317000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    197317000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000591                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000591                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000591                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000591                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64126.421839                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64126.421839                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64126.421839                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64126.421839                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3045                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5202527                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5202527                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4041                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4041                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    244388500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    244388500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5206568                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5206568                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000776                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000776                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60477.233358                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60477.233358                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          964                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          964                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3077                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3077                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    197317000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    197317000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000591                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000591                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64126.421839                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64126.421839                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.213556                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5135041                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3045                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1686.384565                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        319858500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.213556                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975424                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975424                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10416213                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10416213                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9348020                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9348020                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9348020                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9348020                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2365694                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2365694                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2365694                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2365694                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 236497152837                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 236497152837                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 236497152837                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 236497152837                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11713714                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11713714                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11713714                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11713714                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.201959                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.201959                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.201959                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.201959                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99969.460478                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99969.460478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99969.460478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99969.460478                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1275371                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        97249                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            23097                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            877                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.218037                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   110.888255                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1068290                       # number of writebacks
system.cpu1.dcache.writebacks::total          1068290                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1710097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1710097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1710097                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1710097                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       655597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       655597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       655597                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       655597                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61419720892                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61419720892                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61419720892                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61419720892                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055968                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055968                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055968                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055968                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93685.176857                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93685.176857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93685.176857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93685.176857                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1068290                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8412607                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8412607                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1405716                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1405716                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 126928533500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 126928533500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9818323                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9818323                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.143173                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.143173                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90294.578350                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90294.578350                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1081214                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1081214                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       324502                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       324502                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  27437730000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  27437730000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033051                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033051                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84553.346358                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84553.346358                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       935413                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        935413                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       959978                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       959978                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 109568619337                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 109568619337                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.506480                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.506480                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 114136.594106                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114136.594106                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       628883                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       628883                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331095                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331095                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33981990892                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33981990892                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174684                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174684                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102635.167828                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102635.167828                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6818500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6818500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.310924                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310924                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46070.945946                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46070.945946                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3570000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3570000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75957.446809                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75957.446809                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          318                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          318                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       813000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       813000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          435                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          435                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.268966                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.268966                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6948.717949                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6948.717949                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       698000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       698000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.268966                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.268966                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5965.811966                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5965.811966                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        50000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        50000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        48000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        48000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591314                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591314                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426610                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426610                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35946973000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35946973000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419098                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419098                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84261.909004                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84261.909004                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426610                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426610                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35520363000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35520363000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419098                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419098                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83261.909004                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83261.909004                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.289063                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11020397                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1082108                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.184193                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        319870000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.289063                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.915283                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.915283                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26547233                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26547233                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 587977931000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30179279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5324852                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29290857                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7720551                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8832169                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             344                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            607                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2857278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2857278                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16741232                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13438048                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1007                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1007                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50214431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45616328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3219583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99059541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2142481664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1945655936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       391808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136767296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4225296704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18185241                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104448832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         51198837                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.048103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.217457                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               48774408     95.26%     95.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2386064      4.66%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  38365      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           51198837                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66041207214                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22823099606                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25112002438                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1623583125                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4639452                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               716534136500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 317911                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715220                       # Number of bytes of host memory used
host_op_rate                                   319757                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2422.78                       # Real time elapsed on the host
host_tick_rate                               53061507                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770227614                       # Number of instructions simulated
sim_ops                                     774699777                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.128556                       # Number of seconds simulated
sim_ticks                                128556205500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.648075                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15452027                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17430753                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1113061                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         21946506                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1553182                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1575011                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21829                       # Number of indirect misses.
system.cpu0.branchPred.lookups               30016491                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7605                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8916                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1047553                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21201416                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3729209                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652460                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25743588                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84622490                       # Number of instructions committed
system.cpu0.commit.committedOps              85939830                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    247018336                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.347909                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.204632                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    213528057     86.44%     86.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15287143      6.19%     92.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7641863      3.09%     95.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4100442      1.66%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1433290      0.58%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       508009      0.21%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       571503      0.23%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       218820      0.09%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3729209      1.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    247018336                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363793                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80716496                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19329032                       # Number of loads committed
system.cpu0.commit.membars                    1977990                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978649      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62335312     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337556     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193265      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85939830                       # Class of committed instruction
system.cpu0.commit.refs                      21531279                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84622490                       # Number of Instructions Simulated
system.cpu0.committedOps                     85939830                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.025317                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.025317                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            178292206                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                67162                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14354917                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             115632404                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18533586                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 51095240                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1048399                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               107376                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1949349                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   30016491                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 19037634                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    224813183                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               247389                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     122054421                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 914                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         5746                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2229628                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.117247                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          24984083                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          17005209                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.476757                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         250918780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.492788                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.888043                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               171496736     68.35%     68.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                47202038     18.81%     87.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25816951     10.29%     97.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4152963      1.66%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  486460      0.19%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  960724      0.38%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23075      0.01%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  771677      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8156      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           250918780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1812                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1192                       # number of floating regfile writes
system.cpu0.idleCycles                        5091074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1124062                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25250052                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.408452                       # Inst execution rate
system.cpu0.iew.exec_refs                    26630180                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2489213                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11281025                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25521458                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            785500                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           384137                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2773571                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          111560076                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24140967                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           983554                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            104567826                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                105673                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             21610105                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1048399                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             21780921                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       153971                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           65963                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          318                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          637                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4129                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6192426                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       571324                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           637                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       600604                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        523458                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 78137665                       # num instructions consuming a value
system.cpu0.iew.wb_count                    103113903                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756029                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 59074338                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.402773                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     103339770                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               135246349                       # number of integer regfile reads
system.cpu0.int_regfile_writes               75881470                       # number of integer regfile writes
system.cpu0.ipc                              0.330544                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.330544                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1979958      1.88%      1.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             76493347     72.47%     74.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29511      0.03%     74.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67063      0.06%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 68      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                725      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                59      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24487866     23.20%     97.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2491690      2.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            475      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            67      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             105551379                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1985                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3929                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1914                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2209                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     309460                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002932                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 223078     72.09%     72.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     72.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    102      0.03%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     72.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 77716     25.11%     97.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 8475      2.74%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               25      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             103878896                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         462378258                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    103111989                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        137178690                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 108617775                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                105551379                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2942301                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25620249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            51188                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        289841                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10847133                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    250918780                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.420660                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.932988                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          190140074     75.78%     75.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           34170028     13.62%     89.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17803086      7.10%     96.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3511271      1.40%     97.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2960838      1.18%     99.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1026154      0.41%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1004147      0.40%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             183094      0.07%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             120088      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      250918780                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.412294                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1116884                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          205915                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25521458                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2773571                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2610                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       256009854                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1102658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               36434845                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62417774                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                531176                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19712599                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14992214                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                97026                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            148530955                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             113766972                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           83667842                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51506747                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1155973                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1048399                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17749775                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                21250073                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1936                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       148529019                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     124466415                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            777449                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5232809                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        777452                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   354968307                       # The number of ROB reads
system.cpu0.rob.rob_writes                  227349833                       # The number of ROB writes
system.cpu0.timesIdled                         220613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  363                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.031894                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15004348                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16303422                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           987390                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20503338                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1024284                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1031901                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7617                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27316984                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2203                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1068                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           986727                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620847                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3005316                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236384                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25371006                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73068413                       # Number of instructions committed
system.cpu1.commit.committedOps              74185654                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191719274                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.386949                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.237561                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    161558712     84.27%     84.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14279113      7.45%     91.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6738459      3.51%     95.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3977440      2.07%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1163623      0.61%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       400568      0.21%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       374858      0.20%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       221185      0.12%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3005316      1.57%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191719274                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468730                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69376791                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302342                       # Number of loads committed
system.cpu1.commit.membars                    1676009                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1676009      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54821058     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303410     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1385001      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74185654                       # Class of committed instruction
system.cpu1.commit.refs                      17688411                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73068413                       # Number of Instructions Simulated
system.cpu1.committedOps                     74185654                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.681747                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.681747                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            132453058                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  692                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13862684                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103361786                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12744044                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 47697949                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                987019                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1444                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1603743                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27316984                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16630109                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    177405966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               175184                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     109517064                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1975364                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.139407                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17092165                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16028632                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.558900                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         195485813                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.567761                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.934805                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               124583911     63.73%     63.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41583858     21.27%     85.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23748556     12.15%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3531650      1.81%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  347547      0.18%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  954546      0.49%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     322      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  734894      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     529      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           195485813                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         465178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1064740                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22456478                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.468952                       # Inst execution rate
system.cpu1.iew.exec_refs                    22280424                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1472392                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10601025                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22435627                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            702183                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           336067                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1731562                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99472400                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20808032                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           895562                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             91891549                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                166077                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10591438                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                987019                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10821055                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        25988                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             680                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6133285                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       345493                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            22                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       563321                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        501419                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 70024395                       # num instructions consuming a value
system.cpu1.iew.wb_count                     90898161                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.748493                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 52412792                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.463882                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      91128734                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119805123                       # number of integer regfile reads
system.cpu1.int_regfile_writes               67122835                       # number of integer regfile writes
system.cpu1.ipc                              0.372891                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.372891                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676289      1.81%      1.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             68530919     73.86%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  95      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21104772     22.75%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1474940      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              92787111                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     363362                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003916                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 339200     93.35%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 24103      6.63%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   59      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              91474184                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         381495076                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90898161                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124759161                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96810514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 92787111                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2661886                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25286746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            71679                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        425502                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11105456                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    195485813                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.474649                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.992635                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          143522377     73.42%     73.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27601239     14.12%     87.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16488813      8.43%     95.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3278606      1.68%     97.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2219623      1.14%     98.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1110306      0.57%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1009008      0.52%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             158370      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              97471      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      195485813                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.473522                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1009376                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          164429                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22435627                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1731562                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    280                       # number of misc regfile reads
system.cpu1.numCycles                       195950991                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    61039886                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               27235453                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53797477                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                504513                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13615476                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6941136                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                40551                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            133819271                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             101601077                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           74733576                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 48076614                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1136421                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                987019                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9495211                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20936099                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       133819271                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      96076040                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            709410                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3531907                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        709497                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   288269643                       # The number of ROB reads
system.cpu1.rob.rob_writes                  202975077                       # The number of ROB writes
system.cpu1.timesIdled                           4448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7785413                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3349427                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11593885                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3420                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                790623                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8822714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17593803                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       111607                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        66342                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3149938                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2190815                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6301702                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2257157                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8793411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       354695                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8416775                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1066                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            871                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26905                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26905                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8793411                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            78                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26414119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26414119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    587200832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               587200832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1462                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8822331                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8822331    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8822331                       # Request fanout histogram
system.membus.respLayer1.occupancy        45117291206                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20334511871                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   128556205500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   128556205500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 72                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           36                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15315194.444444                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16937862.033781                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           36    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        91000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     42363500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             36                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   128004858500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    551347000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18738920                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18738920                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18738920                       # number of overall hits
system.cpu0.icache.overall_hits::total       18738920                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       298714                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        298714                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       298714                       # number of overall misses
system.cpu0.icache.overall_misses::total       298714                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6652565499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6652565499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6652565499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6652565499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     19037634                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     19037634                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     19037634                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     19037634                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015691                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015691                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015691                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015691                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22270.685334                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22270.685334                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22270.685334                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22270.685334                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1600                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       275524                       # number of writebacks
system.cpu0.icache.writebacks::total           275524                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        23159                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        23159                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        23159                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        23159                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       275555                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       275555                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       275555                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       275555                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5886005500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5886005500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5886005500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5886005500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014474                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014474                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014474                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014474                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21360.546896                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21360.546896                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21360.546896                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21360.546896                       # average overall mshr miss latency
system.cpu0.icache.replacements                275524                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18738920                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18738920                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       298714                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       298714                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6652565499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6652565499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     19037634                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     19037634                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015691                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015691                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22270.685334                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22270.685334                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        23159                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        23159                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       275555                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       275555                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5886005500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5886005500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014474                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014474                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21360.546896                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21360.546896                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999847                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           19014743                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           275588                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            68.996992                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999847                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38350824                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38350824                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     20324876                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20324876                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     20324876                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20324876                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4113198                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4113198                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4113198                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4113198                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 311036837893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 311036837893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 311036837893                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 311036837893                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24438074                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24438074                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24438074                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24438074                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.168311                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.168311                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.168311                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.168311                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75619.223264                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75619.223264                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75619.223264                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75619.223264                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11827184                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        21387                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           179080                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            367                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    66.044137                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.275204                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1781833                       # number of writebacks
system.cpu0.dcache.writebacks::total          1781833                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2337548                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2337548                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2337548                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2337548                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1775650                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1775650                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1775650                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1775650                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 151206297926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 151206297926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 151206297926                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 151206297926                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072659                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072659                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072659                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072659                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85155.463028                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85155.463028                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85155.463028                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85155.463028                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1781833                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     19251628                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19251628                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3657647                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3657647                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 283670197500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 283670197500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22909275                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22909275                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.159658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.159658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77555.378499                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77555.378499                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1943976                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1943976                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1713671                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1713671                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 148043625500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 148043625500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074802                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074802                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86389.759470                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86389.759470                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1073248                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1073248                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       455551                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       455551                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  27366640393                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  27366640393                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528799                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528799                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.297980                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.297980                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60073.713795                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60073.713795                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       393572                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       393572                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        61979                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        61979                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3162672426                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3162672426                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040541                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040541                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 51028.129302                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51028.129302                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       671622                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       671622                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7743                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7743                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    198750500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    198750500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       679365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       679365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.011397                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.011397                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25668.410177                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25668.410177                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          841                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          841                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6902                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6902                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    179441500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    179441500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010159                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010159                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25998.478702                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25998.478702                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       664004                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       664004                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          528                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          528                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6256500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6256500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664532                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664532                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000795                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000795                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11849.431818                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11849.431818                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          522                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          522                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5734500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5734500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000786                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000786                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10985.632184                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10985.632184                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7985                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7985                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          931                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          931                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     18292999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     18292999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8916                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8916                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.104419                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.104419                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 19648.763695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 19648.763695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          929                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          929                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     17326999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     17326999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.104195                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.104195                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 18651.236814                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 18651.236814                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994283                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23454749                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1782801                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.156123                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994283                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999821                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999821                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         53364543                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        53364543                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              247705                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              471074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 936                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              276360                       # number of demand (read+write) hits
system.l2.demand_hits::total                   996075                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             247705                       # number of overall hits
system.l2.overall_hits::.cpu0.data             471074                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                936                       # number of overall hits
system.l2.overall_hits::.cpu1.data             276360                       # number of overall hits
system.l2.overall_hits::total                  996075                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             27838                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1310019                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3759                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            805946                       # number of demand (read+write) misses
system.l2.demand_misses::total                2147562                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            27838                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1310019                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3759                       # number of overall misses
system.l2.overall_misses::.cpu1.data           805946                       # number of overall misses
system.l2.overall_misses::total               2147562                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2413478000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 142649557057                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    339162498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  92502164342                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     237904361897                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2413478000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 142649557057                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    339162498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  92502164342                       # number of overall miss cycles
system.l2.overall_miss_latency::total    237904361897                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          275543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1781093                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1082306                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3143637                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         275543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1781093                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1082306                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3143637                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.101030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.735514                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.800639                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.744656                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.683146                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.101030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.735514                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.800639                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.744656                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.683146                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86697.248366                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108891.212308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90226.788508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114774.642894                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110778.809598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86697.248366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108891.212308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90226.788508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114774.642894                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110778.809598                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             656585                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     30039                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      21.857752                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6358235                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              354694                       # number of writebacks
system.l2.writebacks::total                    354694                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            190                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          68748                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          26964                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               95989                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           190                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         68748                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         26964                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              95989                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        27648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1241271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       778982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2051573                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        27648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1241271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       778982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6817172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8868745                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2125567006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 125838913221                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    299647998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  82977149932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 211241278157                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2125567006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 125838913221                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    299647998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  82977149932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 613826307922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 825067586079                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.100340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.696915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.782109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.719743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.652611                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.100340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.696915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.782109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.719743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.821173                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76879.593678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101379.080975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81603.485294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106519.983686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102965.518730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76879.593678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101379.080975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81603.485294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106519.983686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90041.194196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93030.928962                       # average overall mshr miss latency
system.l2.replacements                       10970137                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       421772                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           421772                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       421773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       421773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2618115                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2618115                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2618117                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2618117                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6817172                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6817172                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 613826307922                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 613826307922                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90041.194196                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90041.194196                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   66                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           174                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                259                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       400000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       366000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       766000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          115                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              325                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.828571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.739130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.796923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2298.850575                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4305.882353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2957.528958                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          173                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           257                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3558999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1698000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5256999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.823810                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.730435                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.790769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20572.248555                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20455.249027                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          136                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           75                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              211                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1052500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1111500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            231                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.906667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.925926                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.913420                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  7738.970588                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   786.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5267.772512                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          133                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           75                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          208                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2809500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1492000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4301500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.886667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.925926                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900433                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21124.060150                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19893.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20680.288462                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            30475                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16522                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46997                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          31517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          22592                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2717584000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2116298500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4833882500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        61992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.508404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.577594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.535171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86225.973284                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93674.685729                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89336.016190                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        14774                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        12505                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27279                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        16743                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1570295500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1137478000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2707773500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.270083                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.257887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.265365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93788.180135                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112766.729454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100923.350727                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        247705                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           936                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             248641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        27838                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3759                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            31597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2413478000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    339162498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2752640498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       275543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         280238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.101030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.800639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.112751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86697.248366                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90226.788508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87117.147134                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          190                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           277                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        27648                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        31320                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2125567006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    299647998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2425215004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.100340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.782109                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.111762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76879.593678                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81603.485294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77433.429246                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       440599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       259838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            700437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1278502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       783354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2061856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 139931973057                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  90385865842                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 230317838899                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1719101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1043192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2762293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.743704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.750920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.746429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109449.944589                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115383.167562                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111704.133993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        53974                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        14459                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        68433                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1224528                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       768895                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1993423                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 124268617721                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  81839671932                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 206108289653                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.712307                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.737060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.721655                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101482.871540                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106438.033713                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103394.156510                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           84                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                84                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           91                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              91                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       522000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       522000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          175                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           175                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.520000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.520000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  5736.263736                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  5736.263736                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1497000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1497000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.445714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.445714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19192.307692                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19192.307692                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999937                       # Cycle average of tags in use
system.l2.tags.total_refs                    12857824                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10970298                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.172058                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.869342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.353687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.233485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.592096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    41.939526                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.216708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.081773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.040502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.655305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60444354                       # Number of tag accesses
system.l2.tags.data_accesses                 60444354                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1769536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      79512640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        235008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49872448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    433110592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          564500224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1769536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       235008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2004544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22700480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22700480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          27649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1242385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         779257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6767353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8820316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       354695                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             354695                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13764688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        618504876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1828056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        387942751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3369036837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4391077209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13764688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1828056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15592744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176580196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176580196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176580196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13764688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       618504876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1828056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       387942751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3369036837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4567657405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    346353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     27646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1226326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    774448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6756014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000464675750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20871                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20870                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12883790                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             327244                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8820316                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     354697                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8820316                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   354697                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  32210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8344                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            471221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            482198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            489898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            480365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            483530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            718957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            788362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            736995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            600314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            620411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           532011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           542128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           470559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           429872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           475096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           466190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17769                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 361523036346                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43940535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            526300042596                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41137.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59887.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7705465                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  312778                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8820316                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               354697                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  806764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  862920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  690837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  662520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  629172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  612633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  583822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  543618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  479275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  421277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 421762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 809746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 542815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 229938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 186176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 145305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 100556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  53406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1116230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    523.732922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   360.848285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.762336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        92093      8.25%      8.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       296110     26.53%     34.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        99442      8.91%     43.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        89575      8.02%     51.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       100797      9.03%     60.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        56726      5.08%     65.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        30000      2.69%     68.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27986      2.51%     71.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       323501     28.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1116230                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     421.086440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    186.643447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    523.893335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7415     35.53%     35.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         2551     12.22%     47.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1885      9.03%     56.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         2486     11.91%     68.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         2458     11.78%     80.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         1635      7.83%     88.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          746      3.57%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          287      1.38%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          114      0.55%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           59      0.28%     94.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           48      0.23%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           76      0.36%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           98      0.47%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          116      0.56%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          107      0.51%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          131      0.63%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          129      0.62%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303          103      0.49%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431          109      0.52%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           75      0.36%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           47      0.23%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           45      0.22%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           45      0.22%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           36      0.17%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           25      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327           16      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455           11      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            6      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            7      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20870                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.595707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.561093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.122078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15317     73.39%     73.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              705      3.38%     76.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3611     17.30%     94.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              839      4.02%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              222      1.06%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               88      0.42%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               43      0.21%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.06%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20871                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              562438848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2061440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22167104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               564500224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22700608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4375.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4391.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  128556201500                       # Total gap between requests
system.mem_ctrls.avgGap                      14011.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1769344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     78484864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       235008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49564672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    432384960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22167104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13763194.029556201771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 610510116.526424765587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1828056.444929840509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 385548654.047664821148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3363392364.594955444336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172431225.033318221569                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        27649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1242385                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       779257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6767353                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       354697                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    981645666                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  74427390086                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    146341568                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  50651962875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 400092702401                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3134763089491                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35503.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59906.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39853.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65000.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59121.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8837861.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3662177400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1946504835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29535188340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          816930000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      10148321040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      57133983060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1252755360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       104495860035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        812.841820                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2750171912                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4292860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 121513173588                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4307676240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2289588015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33211895640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          991100520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      10148321040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      57387193590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1039525440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       109375300485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        850.797517                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2205930069                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4292860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 122057415431                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                410                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          206                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    148450546.116505                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   252866191.042651                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          206    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    793264500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            206                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97975393000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  30580812500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16625204                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16625204                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16625204                       # number of overall hits
system.cpu1.icache.overall_hits::total       16625204                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4905                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4905                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4905                       # number of overall misses
system.cpu1.icache.overall_misses::total         4905                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    374548500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    374548500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    374548500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    374548500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16630109                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16630109                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16630109                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16630109                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000295                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000295                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76360.550459                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76360.550459                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76360.550459                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76360.550459                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4695                       # number of writebacks
system.cpu1.icache.writebacks::total             4695                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          210                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          210                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          210                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          210                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4695                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4695                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    357023500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    357023500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    357023500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    357023500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000282                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000282                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000282                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000282                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76043.343983                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76043.343983                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76043.343983                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76043.343983                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4695                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16625204                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16625204                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4905                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4905                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    374548500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    374548500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16630109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16630109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76360.550459                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76360.550459                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          210                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          210                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    357023500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    357023500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76043.343983                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76043.343983                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16700462                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4727                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3532.993865                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33264913                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33264913                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17588821                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17588821                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17588821                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17588821                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3396593                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3396593                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3396593                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3396593                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 268873168494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 268873168494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 268873168494                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 268873168494                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20985414                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20985414                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20985414                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20985414                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.161855                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.161855                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.161855                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.161855                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79159.666317                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79159.666317                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79159.666317                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79159.666317                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2387453                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        37363                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            29884                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            515                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.890677                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.549515                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1081976                       # number of writebacks
system.cpu1.dcache.writebacks::total          1081976                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2319326                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2319326                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2319326                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2319326                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1077267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1077267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1077267                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1077267                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  97688238497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  97688238497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  97688238497                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  97688238497                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051334                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051334                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051334                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051334                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90681.547376                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90681.547376                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90681.547376                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90681.547376                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1081975                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     17140558                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17140558                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3018882                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3018882                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 243962558500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 243962558500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20159440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20159440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.149750                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.149750                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80812.220716                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80812.220716                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1980639                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1980639                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1038243                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1038243                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  95342130000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  95342130000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051502                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051502                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91830.265169                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91830.265169                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       448263                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        448263                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       377711                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       377711                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24910609994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24910609994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       825974                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       825974                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.457292                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.457292                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65951.507883                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65951.507883                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       338687                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       338687                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39024                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39024                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2346108497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2346108497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047246                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047246                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 60119.631432                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60119.631432                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552957                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552957                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6290                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6290                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    173824500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    173824500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011247                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011247                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27635.055644                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27635.055644                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6161                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6161                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    156845000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    156845000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011017                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011017                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25457.717903                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25457.717903                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558650                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558650                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          374                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          374                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3672000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3672000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       559024                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       559024                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000669                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000669                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9818.181818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9818.181818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          374                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          374                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3302000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3302000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000669                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000669                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8828.877005                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8828.877005                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       137000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       137000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       133000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       133000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          525                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            525                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          543                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          543                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      9808500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      9808500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1068                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1068                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.508427                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.508427                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 18063.535912                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 18063.535912                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          543                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          543                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      9265500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      9265500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.508427                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.508427                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 17063.535912                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 17063.535912                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.694090                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19787513                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083596                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.260969                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.694090                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.990440                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.990440                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45293075                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45293075                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 128556205500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3044950                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       776467                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2722255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10615443                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11873207                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1126                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           892                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2018                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101461                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101461                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        280251                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2764699                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          175                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          175                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       826623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5347465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3248831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9437004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     35268288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    228027264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       600960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138514048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              402410560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22847584                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22878208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25997482                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.093740                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.300095                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23626812     90.88%     90.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2304328      8.86%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  66342      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25997482                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6299217306                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2675723741                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         413447273                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1626457076                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7087909                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
