ARM GAS  /tmp/cceSUOAE.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/cceSUOAE.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f4xx_hal_msp.c **** 
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/cceSUOAE.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE134:
  84              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_Base_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_TIM_Base_MspInit:
  92              	.LVL0:
  93              	.LFB135:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
  81:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
ARM GAS  /tmp/cceSUOAE.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c ****   */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 87 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 8
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM4)
  98              		.loc 1 88 3 view .LVU15
  99              		.loc 1 88 15 is_stmt 0 view .LVU16
 100 0000 0268     		ldr	r2, [r0]
 101              		.loc 1 88 5 view .LVU17
 102 0002 0E4B     		ldr	r3, .L12
 103 0004 9A42     		cmp	r2, r3
 104 0006 00D0     		beq	.L11
 105 0008 7047     		bx	lr
 106              	.L11:
  87:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM4)
 107              		.loc 1 87 1 view .LVU18
 108 000a 00B5     		push	{lr}
 109              	.LCFI2:
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 14, -4
 112 000c 83B0     		sub	sp, sp, #12
 113              	.LCFI3:
 114              		.cfi_def_cfa_offset 16
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
  90:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 115              		.loc 1 94 5 is_stmt 1 view .LVU19
 116              	.LBB4:
 117              		.loc 1 94 5 view .LVU20
 118 000e 0021     		movs	r1, #0
 119 0010 0191     		str	r1, [sp, #4]
 120              		.loc 1 94 5 view .LVU21
 121 0012 03F50C33 		add	r3, r3, #143360
 122 0016 1A6C     		ldr	r2, [r3, #64]
 123 0018 42F00402 		orr	r2, r2, #4
 124 001c 1A64     		str	r2, [r3, #64]
 125              		.loc 1 94 5 view .LVU22
 126 001e 1B6C     		ldr	r3, [r3, #64]
 127 0020 03F00403 		and	r3, r3, #4
 128 0024 0193     		str	r3, [sp, #4]
 129              		.loc 1 94 5 view .LVU23
 130 0026 019B     		ldr	r3, [sp, #4]
 131              	.LBE4:
 132              		.loc 1 94 5 view .LVU24
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 interrupt Init */
  96:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 133              		.loc 1 96 5 view .LVU25
 134 0028 0A46     		mov	r2, r1
ARM GAS  /tmp/cceSUOAE.s 			page 5


 135 002a 1E20     		movs	r0, #30
 136              	.LVL1:
 137              		.loc 1 96 5 is_stmt 0 view .LVU26
 138 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 139              	.LVL2:
  97:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 140              		.loc 1 97 5 is_stmt 1 view .LVU27
 141 0030 1E20     		movs	r0, #30
 142 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 143              	.LVL3:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspInit 1 */
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****   }
 103:Core/Src/stm32f4xx_hal_msp.c **** 
 104:Core/Src/stm32f4xx_hal_msp.c **** }
 144              		.loc 1 104 1 is_stmt 0 view .LVU28
 145 0036 03B0     		add	sp, sp, #12
 146              	.LCFI4:
 147              		.cfi_def_cfa_offset 4
 148              		@ sp needed
 149 0038 5DF804FB 		ldr	pc, [sp], #4
 150              	.L13:
 151              		.align	2
 152              	.L12:
 153 003c 00080040 		.word	1073743872
 154              		.cfi_endproc
 155              	.LFE135:
 157              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 158              		.align	1
 159              		.global	HAL_TIM_Base_MspDeInit
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 164              	HAL_TIM_Base_MspDeInit:
 165              	.LVL4:
 166              	.LFB136:
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 106:Core/Src/stm32f4xx_hal_msp.c **** /**
 107:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 108:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 109:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 110:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 111:Core/Src/stm32f4xx_hal_msp.c ****   */
 112:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 113:Core/Src/stm32f4xx_hal_msp.c **** {
 167              		.loc 1 113 1 is_stmt 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171              		.loc 1 113 1 is_stmt 0 view .LVU30
 172 0000 08B5     		push	{r3, lr}
 173              	.LCFI5:
 174              		.cfi_def_cfa_offset 8
 175              		.cfi_offset 3, -8
 176              		.cfi_offset 14, -4
ARM GAS  /tmp/cceSUOAE.s 			page 6


 114:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM4)
 177              		.loc 1 114 3 is_stmt 1 view .LVU31
 178              		.loc 1 114 15 is_stmt 0 view .LVU32
 179 0002 0268     		ldr	r2, [r0]
 180              		.loc 1 114 5 view .LVU33
 181 0004 064B     		ldr	r3, .L18
 182 0006 9A42     		cmp	r2, r3
 183 0008 00D0     		beq	.L17
 184              	.LVL5:
 185              	.L14:
 115:Core/Src/stm32f4xx_hal_msp.c ****   {
 116:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 0 */
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspDeInit 0 */
 119:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 120:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 interrupt DeInit */
 123:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 124:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspDeInit 1 */
 127:Core/Src/stm32f4xx_hal_msp.c ****   }
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c **** }
 186              		.loc 1 129 1 view .LVU34
 187 000a 08BD     		pop	{r3, pc}
 188              	.LVL6:
 189              	.L17:
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 190              		.loc 1 120 5 is_stmt 1 view .LVU35
 191 000c 054A     		ldr	r2, .L18+4
 192 000e 136C     		ldr	r3, [r2, #64]
 193 0010 23F00403 		bic	r3, r3, #4
 194 0014 1364     		str	r3, [r2, #64]
 123:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 195              		.loc 1 123 5 view .LVU36
 196 0016 1E20     		movs	r0, #30
 197              	.LVL7:
 123:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 198              		.loc 1 123 5 is_stmt 0 view .LVU37
 199 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 200              	.LVL8:
 201              		.loc 1 129 1 view .LVU38
 202 001c F5E7     		b	.L14
 203              	.L19:
 204 001e 00BF     		.align	2
 205              	.L18:
 206 0020 00080040 		.word	1073743872
 207 0024 00380240 		.word	1073887232
 208              		.cfi_endproc
 209              	.LFE136:
 211              		.text
 212              	.Letext0:
 213              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 214              		.file 3 "/opt/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/machine/_defa
 215              		.file 4 "/opt/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
ARM GAS  /tmp/cceSUOAE.s 			page 7


 216              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 217              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 218              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 219              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cceSUOAE.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cceSUOAE.s:21     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cceSUOAE.s:27     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cceSUOAE.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/cceSUOAE.s:85     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cceSUOAE.s:91     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cceSUOAE.s:153    .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/cceSUOAE.s:158    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cceSUOAE.s:164    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cceSUOAE.s:206    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
