{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740214236762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740214236762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 22 16:50:36 2025 " "Processing started: Sat Feb 22 16:50:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740214236762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740214236762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2ASK -c 2ASK " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2ASK -c 2ASK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740214236762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1740214236913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/sim/tb_top_double_ask.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/sim/tb_top_double_ask.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_double_ask " "Found entity 1: tb_top_double_ask" {  } { { "../sim/tb_top_double_ask.v" "" { Text "F:/FPGA/Project/communicate/2ASK/sim/tb_top_double_ask.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214236934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214236934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/top_double_ask.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/rtl/top_double_ask.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_double_ask " "Found entity 1: top_double_ask" {  } { { "../rtl/top_double_ask.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/top_double_ask.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214236935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214236935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/double_ask_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/rtl/double_ask_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_ask_rx " "Found entity 1: double_ask_rx" {  } { { "../rtl/double_ask_rx.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214236936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214236936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/sine_lut_5mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/rtl/sine_lut_5mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_lut_5MHz " "Found entity 1: sine_lut_5MHz" {  } { { "../rtl/sine_lut_5Mhz.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/sine_lut_5Mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214236937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214236937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/full_wave_rectifier.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/rtl/full_wave_rectifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_wave_rectifier " "Found entity 1: full_wave_rectifier" {  } { { "../rtl/full_wave_rectifier.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/full_wave_rectifier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214236938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214236938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/sim/tb_double_ask_tx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/sim/tb_double_ask_tx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_double_ask_tx_top " "Found entity 1: tb_double_ask_tx_top" {  } { { "../sim/tb_double_ask_tx_top.v" "" { Text "F:/FPGA/Project/communicate/2ASK/sim/tb_double_ask_tx_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214236939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214236939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/double_ask_tx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/rtl/double_ask_tx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_ask_tx_top " "Found entity 1: double_ask_tx_top" {  } { { "../rtl/double_ask_tx_top.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214236940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214236940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/double_ask_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/rtl/double_ask_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_ask_tx " "Found entity 1: double_ask_tx" {  } { { "../rtl/double_ask_tx.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214236941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214236941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/sim/tb_sine_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/sim/tb_sine_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sine_lut " "Found entity 1: tb_sine_lut" {  } { { "../sim/tb_sine_lut.v" "" { Text "F:/FPGA/Project/communicate/2ASK/sim/tb_sine_lut.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214236942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214236942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/communicate/2ask/rtl/sine_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/communicate/2ask/rtl/sine_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_lut " "Found entity 1: sine_lut" {  } { { "../rtl/sine_lut.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/sine_lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214236943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214236943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_double_ask " "Elaborating entity \"top_double_ask\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1740214236967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_ask_tx_top double_ask_tx_top:tx_inst " "Elaborating entity \"double_ask_tx_top\" for hierarchy \"double_ask_tx_top:tx_inst\"" {  } { { "../rtl/top_double_ask.v" "tx_inst" { Text "F:/FPGA/Project/communicate/2ASK/rtl/top_double_ask.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740214236968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_ask_tx double_ask_tx_top:tx_inst\|double_ask_tx:double_ask_tx_inst " "Elaborating entity \"double_ask_tx\" for hierarchy \"double_ask_tx_top:tx_inst\|double_ask_tx:double_ask_tx_inst\"" {  } { { "../rtl/double_ask_tx_top.v" "double_ask_tx_inst" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx_top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740214236974 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "st_sign double_ask_tx.v(19) " "Verilog HDL or VHDL warning at double_ask_tx.v(19): object \"st_sign\" assigned a value but never read" {  } { { "../rtl/double_ask_tx.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1740214236974 "|top_double_ask|double_ask_tx_top:tx_inst|double_ask_tx:double_ask_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 double_ask_tx.v(40) " "Verilog HDL assignment warning at double_ask_tx.v(40): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/double_ask_tx.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740214236975 "|top_double_ask|double_ask_tx_top:tx_inst|double_ask_tx:double_ask_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 double_ask_tx.v(56) " "Verilog HDL assignment warning at double_ask_tx.v(56): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/double_ask_tx.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740214236975 "|top_double_ask|double_ask_tx_top:tx_inst|double_ask_tx:double_ask_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 double_ask_tx.v(66) " "Verilog HDL assignment warning at double_ask_tx.v(66): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/double_ask_tx.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740214236976 "|top_double_ask|double_ask_tx_top:tx_inst|double_ask_tx:double_ask_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_lut double_ask_tx_top:tx_inst\|sine_lut:sine_lut_inst " "Elaborating entity \"sine_lut\" for hierarchy \"double_ask_tx_top:tx_inst\|sine_lut:sine_lut_inst\"" {  } { { "../rtl/double_ask_tx_top.v" "sine_lut_inst" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_tx_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740214236980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 sine_lut.v(25) " "Verilog HDL assignment warning at sine_lut.v(25): truncated value with size 64 to match size of target (32)" {  } { { "../rtl/sine_lut.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/sine_lut.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740214236981 "|top_double_ask|double_ask_tx_top:tx_inst|sine_lut:sine_lut_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_ask_rx double_ask_rx:rx_inst " "Elaborating entity \"double_ask_rx\" for hierarchy \"double_ask_rx:rx_inst\"" {  } { { "../rtl/top_double_ask.v" "rx_inst" { Text "F:/FPGA/Project/communicate/2ASK/rtl/top_double_ask.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740214236989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_wave_rectifier double_ask_rx:rx_inst\|full_wave_rectifier:rectifier " "Elaborating entity \"full_wave_rectifier\" for hierarchy \"double_ask_rx:rx_inst\|full_wave_rectifier:rectifier\"" {  } { { "../rtl/double_ask_rx.v" "rectifier" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_rx.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740214236994 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "double_ask_tx_top:tx_inst\|sine_lut:sine_lut_inst\|Ram0 " "RAM logic \"double_ask_tx_top:tx_inst\|sine_lut:sine_lut_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/sine_lut.v" "Ram0" { Text "F:/FPGA/Project/communicate/2ASK/rtl/sine_lut.v" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1740214237119 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1740214237119 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "double_ask_rx:rx_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"double_ask_rx:rx_inst\|Div0\"" {  } { { "../rtl/double_ask_rx.v" "Div0" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_rx.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740214237171 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1740214237171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "double_ask_rx:rx_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"double_ask_rx:rx_inst\|lpm_divide:Div0\"" {  } { { "../rtl/double_ask_rx.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_rx.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740214237191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "double_ask_rx:rx_inst\|lpm_divide:Div0 " "Instantiated megafunction \"double_ask_rx:rx_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740214237191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740214237191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740214237191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740214237191 ""}  } { { "../rtl/double_ask_rx.v" "" { Text "F:/FPGA/Project/communicate/2ASK/rtl/double_ask_rx.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740214237191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "F:/FPGA/Project/communicate/2ASK/quartus_prj/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214237226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214237226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "F:/FPGA/Project/communicate/2ASK/quartus_prj/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214237233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214237233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "F:/FPGA/Project/communicate/2ASK/quartus_prj/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214237256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214237256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/FPGA/Project/communicate/2ASK/quartus_prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214237293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214237293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/FPGA/Project/communicate/2ASK/quartus_prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740214237324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740214237324 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1740214237452 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1740214237629 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1740214237961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740214237961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "727 " "Implemented 727 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1740214238003 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1740214238003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "707 " "Implemented 707 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1740214238003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1740214238003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740214238016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 22 16:50:38 2025 " "Processing ended: Sat Feb 22 16:50:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740214238016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740214238016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740214238016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740214238016 ""}
