#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Tue May 16 06:09:42 2017
# Process ID: 13108
# Current directory: C:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/xcl_design_xilmonitor_apm_0_synth_1
# Command line: vivado.exe -log xcl_design_xilmonitor_apm_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_xilmonitor_apm_0.tcl
# Log file: C:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/xcl_design_xilmonitor_apm_0_synth_1/xcl_design_xilmonitor_apm_0.vds
# Journal file: C:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/xcl_design_xilmonitor_apm_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_xilmonitor_apm_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 429.691 ; gain = 219.699
INFO: [Synth 8-638] synthesizing module 'xcl_design_xilmonitor_apm_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_apm_0/synth/xcl_design_xilmonitor_apm_0.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_top' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:24153]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_profile' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:17012]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_intr_sync' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:8077]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_intr_sync' (2#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:8077]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized0' (2#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_async_fifo' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_async_fifo' (24#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo' (25#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_flags_gen_trace' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:23625]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized1' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized1' (25#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo' (26#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_flags_gen_trace' (27#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:23625]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_metric_calc_profile' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:21482]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized0' (27#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized2' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized2' (27#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized1' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized1' (27#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized2' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized2' (27#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_counter_ovf' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2920]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_counter_ovf' (28#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2920]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized3' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized3' (28#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_metric_calc_profile' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:21482]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo__parameterized0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_async_fifo__parameterized0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_async_fifo__parameterized0' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo__parameterized0' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_metric_calc_profile__parameterized0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:21482]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized4' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized4' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized3' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized3' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized5' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized5' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized6' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized6' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized7' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized7' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_metric_calc_profile__parameterized0' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:21482]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_flags_gen_trace__parameterized0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:23625]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized4' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized4' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized8' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized8' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized9' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized9' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_flags_gen_trace__parameterized0' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:23625]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo__parameterized1' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_async_fifo__parameterized1' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_async_fifo__parameterized1' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo__parameterized1' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo__parameterized2' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_async_fifo__parameterized2' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_async_fifo__parameterized2' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo__parameterized2' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo__parameterized3' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_async_fifo__parameterized3' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_async_fifo__parameterized3' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo__parameterized3' (29#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_metric_counters_profile' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:23042]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_acc_sample_profile' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:20289]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_acc_sample_profile' (30#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:20289]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_metric_counters_profile' (31#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:23042]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized5' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized5' (31#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_samp_intl_cnt' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:7111]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_counter' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2767]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_counter' (32#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2767]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_samp_intl_cnt' (33#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:7111]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_strm_fifo_wr_logic' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:7680]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_counter__parameterized0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2767]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_counter__parameterized0' (33#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2767]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_strm_fifo_wr_logic' (34#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:7680]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_async_stream_fifo' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1637]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_async_fifo__parameterized4' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_async_fifo__parameterized4' (44#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_async_stream_fifo' (45#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1637]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_axi_interface' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2364]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_axi_interface' (46#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2364]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_register_module_profile' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:20458]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized6' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized6' (46#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized7' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized7' (46#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized8' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized8' (46#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_register_module_profile' (47#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:20458]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_interrupt_module' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4181]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_interrupt_module' (48#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4181]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized9' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized9' (48#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo__parameterized4' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_async_fifo__parameterized5' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_async_fifo__parameterized5' (48#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo__parameterized4' (48#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_profile' (49#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:17012]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_dff_async_reset' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:567]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_dff_async_reset' (50#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:567]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized10' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized10' (50#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized11' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized11' (50#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_top' (51#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:24153]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_xilmonitor_apm_0' (52#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_apm_0/synth/xcl_design_xilmonitor_apm_0.v:64]
Finished RTL Elaboration : Time (s): cpu = 00:02:43 ; elapsed = 00:02:55 . Memory (MB): peak = 688.680 ; gain = 478.688
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:44 ; elapsed = 00:02:56 . Memory (MB): peak = 688.680 ; gain = 478.688
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.945 . Memory (MB): peak = 1231.254 ; gain = 2.820
Finished Constraint Validation : Time (s): cpu = 00:03:36 ; elapsed = 00:03:51 . Memory (MB): peak = 1231.254 ; gain = 1021.262
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:36 ; elapsed = 00:03:51 . Memory (MB): peak = 1231.254 ; gain = 1021.262
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:46 ; elapsed = 00:04:02 . Memory (MB): peak = 1231.254 ; gain = 1021.262
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:55 ; elapsed = 00:04:11 . Memory (MB): peak = 1231.254 ; gain = 1021.262
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:44 ; elapsed = 00:05:11 . Memory (MB): peak = 1231.254 ; gain = 1021.262
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axi_perf_mon_v5_0_12_register_module_profile | GEN_METRIC_RAM.Metric_ram_CDCR_reg | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+---------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+------------+
|Module Name                              | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives | 
+-----------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+------------+
|fifo_generator_v13_1_2                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg                                      | User Attribute | 32 x 8               |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | F3_WR_LAT_START/mem_reg                                                       | User Attribute | 32 x 33              |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | F4_WR_LAT_END/mem_reg                                                         | User Attribute | 32 x 33              |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | rd_latency_fifo_inst/mem_reg                                                  | User Attribute | 32 x 33              |            | 
|fifo_generator_v13_1_2                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 166             |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg                                      | User Attribute | 32 x 8               |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | F3_WR_LAT_START/mem_reg                                                       | User Attribute | 32 x 33              |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | F4_WR_LAT_END/mem_reg                                                         | User Attribute | 32 x 33              |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | rd_latency_fifo_inst/mem_reg                                                  | User Attribute | 32 x 33              |            | 
|fifo_generator_v13_1_2                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               |            | 
|fifo_generator_v13_1_2                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 190             |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg                                      | User Attribute | 32 x 8               |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | F3_WR_LAT_START/mem_reg                                                       | User Attribute | 32 x 33              |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | F4_WR_LAT_END/mem_reg                                                         | User Attribute | 32 x 33              |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | rd_latency_fifo_inst/mem_reg                                                  | User Attribute | 32 x 33              |            | 
|fifo_generator_v13_1_2                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               |            | 
|fifo_generator_v13_1_2                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 190             |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg                                      | User Attribute | 32 x 8               |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | F3_WR_LAT_START/mem_reg                                                       | User Attribute | 32 x 33              |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | F4_WR_LAT_END/mem_reg                                                         | User Attribute | 32 x 33              |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | rd_latency_fifo_inst/mem_reg                                                  | User Attribute | 32 x 33              |            | 
|fifo_generator_v13_1_2                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               |            | 
|fifo_generator_v13_1_2                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 190             |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg                                      | User Attribute | 32 x 8               |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | F3_WR_LAT_START/mem_reg                                                       | User Attribute | 32 x 33              |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | F4_WR_LAT_END/mem_reg                                                         | User Attribute | 32 x 33              |            | 
|axi_perf_mon_v5_0_12_metric_calc_profile | rd_latency_fifo_inst/mem_reg                                                  | User Attribute | 32 x 33              |            | 
|fifo_generator_v13_1_2                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               |            | 
|fifo_generator_v13_1_2                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 190             |            | 
+-----------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:20 ; elapsed = 00:05:48 . Memory (MB): peak = 1367.156 ; gain = 1157.164
Finished Timing Optimization : Time (s): cpu = 00:05:29 ; elapsed = 00:05:58 . Memory (MB): peak = 1398.098 ; gain = 1188.105
Finished Technology Mapping : Time (s): cpu = 00:05:43 ; elapsed = 00:06:11 . Memory (MB): peak = 1513.730 ; gain = 1303.738
Finished IO Insertion : Time (s): cpu = 00:05:45 ; elapsed = 00:06:14 . Memory (MB): peak = 1513.730 ; gain = 1303.738
Finished Renaming Generated Instances : Time (s): cpu = 00:05:46 ; elapsed = 00:06:14 . Memory (MB): peak = 1513.730 ; gain = 1303.738
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:50 ; elapsed = 00:06:18 . Memory (MB): peak = 1513.730 ; gain = 1303.738
Finished Renaming Generated Ports : Time (s): cpu = 00:05:50 ; elapsed = 00:06:19 . Memory (MB): peak = 1513.730 ; gain = 1303.738
Finished Handling Custom Attributes : Time (s): cpu = 00:05:51 ; elapsed = 00:06:19 . Memory (MB): peak = 1513.730 ; gain = 1303.738
Finished Renaming Generated Nets : Time (s): cpu = 00:05:51 ; elapsed = 00:06:19 . Memory (MB): peak = 1513.730 ; gain = 1303.738

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY8    |   304|
|2     |LUT1      |   729|
|3     |LUT2      |  1457|
|4     |LUT3      |  1351|
|5     |LUT4      |  2655|
|6     |LUT5      |   845|
|7     |LUT6      |  1471|
|8     |RAM32M16  |    93|
|9     |RAM512X1S |    64|
|10    |RAMB18E2  |     1|
|11    |RAMB36E2  |     2|
|12    |FDCE      |  1806|
|13    |FDPE      |   311|
|14    |FDRE      |  8294|
|15    |FDSE      |   360|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:05:51 ; elapsed = 00:06:19 . Memory (MB): peak = 1513.730 ; gain = 1303.738
synth_design: Time (s): cpu = 00:06:13 ; elapsed = 00:06:38 . Memory (MB): peak = 1686.082 ; gain = 1341.820
