# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NF5_System.srcs/sources_1/bd/NF5_System/ip/NF5_System_axi_bram_ctrl_0_4/sim/NF5_System_axi_bram_ctrl_0_4.vhd" \
"../../../../NF5_System.srcs/sources_1/bd/NF5_System/ip/NF5_System_axi_bram_ctrl_0_5/sim/NF5_System_axi_bram_ctrl_0_5.vhd" \

# Do not sort compile order
nosort
