{"children":[{"children":[{"data":[175,145,0,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 128 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"128b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[59,240,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 11 bits and depth 1","type":"text"},{"text":"2 registers of width 32 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 5 due to a loop initiation interval of 5.","type":"text"}],"text":"1 register of width 32 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 5 due to a loop initiation interval of 5.","type":"text"}],"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\n2 regs, 11 width by 1 depth,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (histogram.cpp:18)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":"Requested size 4000 bytes, implemented size 4096 bytes, stall-free, 1 read and 1 write. ","Bank depth":"1024 words","Bank width":"32 bits","Implemented size":"4096 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"4000 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n4000B requested,\n4096B implemented.","type":"brief"}],"name":"histogram.cpp:14 (feature)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":"Requested size 4000 bytes, implemented size 4096 bytes, stall-free, 1 read and 1 write. ","Bank depth":"1024 words","Bank width":"32 bits","Implemented size":"4096 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"4000 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n4000B requested,\n4096B implemented.","type":"brief"}],"name":"histogram.cpp:15 (weight)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":[{"text":"Requested size 4000 bytes, implemented size 4096 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"1024 words","Bank width":"32 bits","Implemented size":"4096 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"4000 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n4000B requested,\n4096B implemented.","type":"brief"}],"name":"histogram.cpp:16 (hist)","type":"resource"},{"children":[{"count":4,"data":[59,314,0,0,5],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[59,314,0,0,5],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"9"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":9}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:9","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[3,34,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"26"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"26"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"26"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"26"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"26"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"26"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"26"}]],"name":"4-bit Select","type":"resource"}],"data":[108,37,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":26}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:26","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"19"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"19"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"19"}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"19"}]],"name":"4-bit Select","type":"resource"}],"data":[10,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":19}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:19","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"21"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":21}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:21","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[286,206,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"22"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"22"}]],"name":"Store","type":"resource"}],"data":[320,230,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":22}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:22","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"23"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":23}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:23","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"18"}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":18}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:18","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"28"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":28}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:28","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"29"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":29}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:29","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"30"}]],"name":"Load","type":"resource"}],"data":[9,8,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":30}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:30","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"31"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"31"}]],"name":"Store","type":"resource"}],"data":[34,24,0,1,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":31}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:31","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"34"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"34"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"34"}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"34"}]],"name":"4-bit Select","type":"resource"}],"data":[10,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":34}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:34","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"36"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"36"}]],"name":"Store","type":"resource"}],"data":[60,65,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":36}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:36","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":"38"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp","line":38}]],"name":"/home/dirren/IntelHLS/histogram/histogram.cpp:38","replace_name":"true","type":"resource"}],"compute_units":1,"data":[995,1197,6,1,8],"debug":[[{"filename":"histogram.cpp","line":14}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"histogram","total_kernel_resources":[995,1197,6,1,8],"total_percent":[0.190878,0.135183,0.0700492,0.221157,0.0658762],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[995,1197,6,1,8],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[995,1197,6,1,8],"total_percent":[0.190878,0.135183,0.0700492,0.221157,0.0658762],"type":"module"}