

================================================================
== Vivado HLS Report for 'Advios_LedControl'
================================================================
* Date:           Sun Oct  7 14:07:04 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        advios_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.504|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     41|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     45|
|Register         |        -|      -|      8|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      8|     86|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |v_V_1_fu_131_p2  |     +    |      0|  0|  13|           4|           1|
    |ap_condition_54  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_75  |    and   |      0|  0|   2|           1|           1|
    |r_V_fu_114_p2    |    and   |      0|  0|   4|           4|           4|
    |tmp_3_fu_108_p2  |   icmp   |      0|  0|   9|           4|           1|
    |tmp_4_fu_121_p2  |   icmp   |      0|  0|  11|           4|           5|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  41|          18|          13|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |counter_V  |   9|          2|    4|          8|
    |leds       |  21|          4|    4|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  45|          9|    9|         27|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |ap_CS_fsm   |  3|   0|    3|          0|
    |counter_V   |  4|   0|    4|          0|
    |last_clock  |  1|   0|    1|          0|
    +------------+---+----+-----+-----------+
    |Total       |  8|   0|    8|          0|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Advios::LedControl | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Advios::LedControl | return value |
|clk_second   |  in |    1|   ap_none  |     clk_second     |    pointer   |
|ctrl         |  in |    4|   ap_none  |        ctrl        |    pointer   |
|switches     |  in |    4|   ap_none  |      switches      |    pointer   |
|leds         | out |    4|   ap_vld   |        leds        |    pointer   |
|leds_ap_vld  | out |    1|   ap_vld   |        leds        |    pointer   |
+-------------+-----+-----+------------+--------------------+--------------+

