{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650919454065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650919454065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 16:44:13 2022 " "Processing started: Mon Apr 25 16:44:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650919454065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919454065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestingGround -c TestingGround " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestingGround -c TestingGround" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919454065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650919454453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650919454453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/regaddertestsynth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/regaddertestsynth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegAdderTestSynth-rtl " "Found design unit 1: RegAdderTestSynth-rtl" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919462726 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegAdderTestSynth " "Found entity 1: RegAdderTestSynth" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919462726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919462726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/nbit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/nbit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_full_adder-rtl " "Found design unit 1: nbit_full_adder-rtl" {  } { { "hdl/nbit_full_adder.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/nbit_full_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919462728 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_full_adder " "Found entity 1: nbit_full_adder" {  } { { "hdl/nbit_full_adder.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/nbit_full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919462728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919462728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/full_adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/full_adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_1bit-Behavioral " "Found design unit 1: Full_Adder_1bit-Behavioral" {  } { { "hdl/Full_Adder_1bit.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/Full_Adder_1bit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919462729 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_1bit " "Found entity 1: Full_Adder_1bit" {  } { { "hdl/Full_Adder_1bit.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/Full_Adder_1bit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919462729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919462729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/genregv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/genregv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenRegV2-rtl " "Found design unit 1: GenRegV2-rtl" {  } { { "hdl/GenRegV2.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/GenRegV2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919462730 ""} { "Info" "ISGN_ENTITY_NAME" "1 GenRegV2 " "Found entity 1: GenRegV2" {  } { { "hdl/GenRegV2.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/GenRegV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919462730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919462730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/one_bit_d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/one_bit_d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_d_ff-rtl " "Found design unit 1: one_bit_d_ff-rtl" {  } { { "hdl/one_bit_d_ff.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/one_bit_d_ff.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919462732 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_d_ff " "Found entity 1: one_bit_d_ff" {  } { { "hdl/one_bit_d_ff.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/one_bit_d_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919462732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919462732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/genericregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/genericregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenericRegister-rtl " "Found design unit 1: GenericRegister-rtl" {  } { { "hdl/GenericRegister.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/GenericRegister.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919462733 ""} { "Info" "ISGN_ENTITY_NAME" "1 GenericRegister " "Found entity 1: GenericRegister" {  } { { "hdl/GenericRegister.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/GenericRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919462733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919462733 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "i_data RegAdderTestSynth.vhd(99) " "VHDL error at RegAdderTestSynth.vhd(99): object \"i_data\" is used but not declared" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 99 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1650919462734 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "inout b_data RegAdderTestSynth.vhd(99) " "VHDL error at RegAdderTestSynth.vhd(99): cannot associate formal port \"b_data\" of mode \"inout\" with an expression" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 99 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1650919462734 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650919462832 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 25 16:44:22 2022 " "Processing ended: Mon Apr 25 16:44:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650919462832 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650919462832 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650919462832 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919462832 ""}
