# My processor commands and their opcodes

## hlt
    MY ASSEMBLER:
        0x00
    
    NASM 64-bit:
        mov rax, 0x3C
        xor rdi, rdi
        syscall

    x86-64 OPCODE:
        0xB8 0x3C 0x00 0x00 0x00
        0x48 0x31 0xFF
        0x0F 0x05

## call: 
    0x01 "ip_to_call"

## jmp: 
    0x02 "ip_to_jump"

## jae: 
    0x03 "ip_to_jump"

## ja: 
    0x04 "ip_to_jump"

## jbe: 
    0x05 "ip_to_jump"

## jb: 
    0x06 "ip_to_jump"

## je: 
    0x07 "ip_to_jump"

## jne: 
    0x08 "ip_to_jump"

## ret: 
    MY ASSEMBLER:
        0x09

    NASM 64-bit:
        ret

    x86-64 OPCODE:
        0xC3

## in: 
    MY ASSEMBLER:
        0x0A

## out: 
    MY ASSEMBLER:
        0x0B

## push:

### General form:
    0x0C "if_ram" "reg_num" "if_num" (num)

### push "number"
    MY ASSEMBLER:
        0x0C 0x00 0x00 0x01 "number"

    NASM:
        section .text
            push _num_i_
        
        section .data
            _num_i_: dq "number"
    


### push ["number"]
    0x0C 0x01 0x00 0x01 "number"

### push "register"
    0x0C 0x00 0x01 0x00     // push ax
    0x0C 0x00 0x02 0x00     // push bx
    0x0C 0x00 0x03 0x00     // push cx
    0x0C 0x00 0x04 0x00     // push dx

### push ["register"]
    0x0C 0x01 0x01 0x00     // push [ax]
    0x0C 0x01 0x02 0x00     // push [bx]
    0x0C 0x01 0x03 0x00     // push [cx]
    0x0C 0x01 0x04 0x00     // push [dx]

### push ["register" + "number"]
    0x0C 0x01 0x01 0x01 "number"     // push [ax + "number"]
    0x0C 0x01 0x02 0x01 "number"     // push [bx + "number"]
    0x0C 0x01 0x03 0x01 "number"     // push [cx + "number"]
    0x0C 0x01 0x04 0x01 "number"     // push [dx + "number"]

## pop:

### General form:
    0x0D "if_ram" "reg_num" "if_num" (num)

### pop
    0x0D 0x00 0x00 0x00

### pop ["number"]
    0x0D 0x01 0x00 0x01 "number"

### pop "register"
    0x0D 0x00 0x01 0x00     // pop ax
    0x0D 0x00 0x02 0x00     // pop bx
    0x0D 0x00 0x03 0x00     // pop cx
    0x0D 0x00 0x04 0x00     // pop dx

### pop ["register"]
    0x0D 0x01 0x01 0x00     // pop [ax]
    0x0D 0x01 0x02 0x00     // pop [bx]
    0x0D 0x01 0x03 0x00     // pop [cx]
    0x0D 0x01 0x04 0x00     // pop [dx]

### pop ["register" + "number"]
    0x0D 0x01 0x01 0x01 "number"     // pop [ax + "number"]
    0x0D 0x01 0x02 0x01 "number"     // pop [bx + "number"]
    0x0D 0x01 0x03 0x01 "number"     // pop [cx + "number"]
    0x0D 0x01 0x04 0x01 "number"     // pop [dx + "number"]

## add:
    MY ASSEMBLER:
        0x0E

    NASM and x86-64 opcodes:
        fld     qword [rsp + 8]     ; 0xDD 0x44 0x24 0x08
        fld     qword [rsp]         ; 0xDD 0x04 0x24
        add     rsp, 8              ; 0x48 0x83 0xC4 0x08
        faddp   st1, st0            ; 0xDE 0xC1
        fstp    qword [rsp]         ; 0xDD 0x1C 0x24

## sub:
    MY ASSEMBLER:
        0x0F

    NASM and x86-64 opcodes:
        fld     qword [rsp + 8]     ; 0xDD 0x44 0x24 0x08
        fld     qword [rsp]         ; 0xDD 0x04 0x24
        add     rsp, 8              ; 0x48 0x83 0xC4 0x08
        fsubp   st1, st0            ; 0xDE 0xE9
        fstp    qword [rsp]         ; 0xDD 0x1C 0x24

## mul:
    MY ASSEMBLER:
        0X10

    NASM and x86-64 opcodes:
        fld     qword [rsp + 8]     ; 0xDD 0x44 0x24 0x08
        fld     qword [rsp]         ; 0xDD 0x04 0x24
        add     rsp, 8              ; 0x48 0x83 0xC4 0x08
        fmulp   st1, st0            ; 0xDE 0xC9
        fstp    qword [rsp]         ; 0xDD 0x1C 0x24

## dvd:
    MY_ASSEMBLER:
        0x11

    NASM and x86-64 opcodes:
        fld     qword [rsp + 8]     ; 0xDD 0x44 0x24 0x08
        fld     qword [rsp]         ; 0xDD 0x04 0x24
        add     rsp, 8              ; 0x48 0x83 0xC4 0x08
        fdivp   st1, st0            ; 0xDE 0xF9
        fstp    qword [rsp]         ; 0xDD 0x1C 0x24
