=====
SETUP
-8.898
10.434
1.537
inst_w12/phase_counter_1_s0
1.813
2.271
inst_w12/n20_s0
3.579
4.611
n166_s5
4.622
5.444
n166_s4
5.450
6.549
ch1_phase_b_s2
10.434
=====
SETUP
-7.853
9.390
1.537
inst_w12/phase_counter_0_s0
1.813
2.271
inst_2/phase_counter_1_s4
3.135
4.234
n167_s5
5.375
6.474
ch1_INB1_s2
9.390
=====
SETUP
-7.611
9.148
1.537
inst_w12/phase_counter_0_s0
1.813
2.271
n170_s8
3.135
4.167
n170_s5
5.462
6.561
ch1_INA2_s2
9.148
=====
SETUP
-7.562
9.099
1.537
inst_w12/phase_counter_1_s0
1.813
2.271
n165_s6
3.579
4.678
n165_s5
4.684
5.310
n165_s7
5.315
6.347
ch1_phase_a_s2
9.099
=====
SETUP
-7.026
8.563
1.537
inst_12/phase_counter_1_s2
1.813
2.271
n168_s6
3.113
4.212
n168_s5
5.020
5.646
ch1_INB2_s2
8.563
=====
SETUP
-6.922
8.459
1.537
inst_w12/phase_counter_0_s0
1.813
2.271
inst_2/phase_counter_1_s4
3.135
4.234
n169_s5
5.529
6.351
ch1_INA1_s2
8.459
=====
SETUP
-3.825
18.798
14.972
tpg_inst/hcounter_3_s0
1.904
2.363
tpg_inst/n991_s11
4.148
5.247
tpg_inst/n991_s32
6.084
7.145
tpg_inst/n991_s24
7.564
8.386
tpg_inst/n991_s16
9.371
9.996
tpg_inst/n991_s45
10.431
11.057
tpg_inst/n1036_s32
12.207
13.233
tpg_inst/n1036_s30
13.656
14.688
tpg_inst/n1036_s9
15.823
16.922
tpg_inst/n1036_s2
16.928
17.553
tpg_inst/n1037_s0
17.976
18.798
tpg_inst/video_data_22_s0
18.798
=====
SETUP
-3.825
18.798
14.972
tpg_inst/hcounter_3_s0
1.904
2.363
tpg_inst/n991_s11
4.148
5.247
tpg_inst/n991_s32
6.084
7.145
tpg_inst/n991_s24
7.564
8.386
tpg_inst/n991_s16
9.371
9.996
tpg_inst/n991_s45
10.431
11.057
tpg_inst/n1036_s32
12.207
13.233
tpg_inst/n1036_s30
13.656
14.688
tpg_inst/n1036_s9
15.823
16.922
tpg_inst/n1036_s2
16.928
17.553
tpg_inst/n1036_s0
17.976
18.798
tpg_inst/video_data_23_s0
18.798
=====
SETUP
-2.651
17.624
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
5.798
dvi_out_inst/n834_s6
6.753
7.852
dvi_out_inst/n676_s0
11.309
11.859
dvi_out_inst/n675_s0
11.859
12.422
dvi_out_inst/n803_s5
13.237
14.336
dvi_out_inst/n803_s9
15.156
16.255
dvi_out_inst/n803_s0
16.592
17.624
dvi_out_inst/counter1_7_s0
17.624
=====
SETUP
-2.304
17.276
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
5.798
dvi_out_inst/n834_s6
6.753
7.852
dvi_out_inst/n676_s0
11.309
11.859
dvi_out_inst/n675_s0
11.859
12.422
dvi_out_inst/n804_s3
13.237
14.336
dvi_out_inst/n804_s1
15.140
16.239
dvi_out_inst/n804_s0
16.244
17.276
dvi_out_inst/counter1_6_s0
17.276
=====
SETUP
-2.002
16.974
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
5.798
dvi_out_inst/n834_s6
6.753
7.852
dvi_out_inst/n485_s0
11.807
12.357
dvi_out_inst/n484_s0
12.357
12.920
dvi_out_inst/n612_s5
14.220
15.319
dvi_out_inst/n612_s9
15.325
16.147
dvi_out_inst/n612_s0
16.152
16.974
dvi_out_inst/counter0_7_s0
16.974
=====
SETUP
-1.802
16.775
14.972
tpg_inst/hcounter_3_s0
1.904
2.363
tpg_inst/n991_s11
4.148
5.247
tpg_inst/n991_s32
6.084
7.145
tpg_inst/n991_s24
7.564
8.386
tpg_inst/n991_s16
9.371
9.996
tpg_inst/n991_s45
10.431
11.057
tpg_inst/n991_s5
12.207
13.233
tpg_inst/n991_s1
13.652
14.277
tpg_inst/n991_s0
14.696
15.322
tpg_inst/video_data_20_s0
16.775
=====
SETUP
-1.755
16.728
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
5.798
dvi_out_inst/n834_s6
6.753
7.852
dvi_out_inst/n485_s0
11.807
12.357
dvi_out_inst/n484_s0
12.357
12.920
dvi_out_inst/n613_s3
14.237
15.059
dvi_out_inst/n613_s1
15.064
15.690
dvi_out_inst/n613_s0
15.696
16.728
dvi_out_inst/counter0_6_s0
16.728
=====
SETUP
-1.401
16.374
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
6.307
dvi_out_inst/n453_s6
7.138
8.170
dvi_out_inst/n877_s
9.662
10.363
dvi_out_inst/n996_s4
11.526
12.348
dvi_out_inst/n997_s3
13.163
13.789
dvi_out_inst/n997_s1
13.795
14.856
dvi_out_inst/n997_s0
15.275
16.374
dvi_out_inst/counter2_4_s0
16.374
=====
SETUP
-1.258
16.230
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
5.798
dvi_out_inst/n834_s6
6.753
7.852
dvi_out_inst/n875_s0
11.309
12.010
dvi_out_inst/n994_s6
12.801
13.900
dvi_out_inst/n994_s2
13.910
14.712
dvi_out_inst/n994_s0
15.131
16.230
dvi_out_inst/counter2_7_s0
16.230
=====
SETUP
-0.997
15.970
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
6.307
dvi_out_inst/n453_s6
7.138
8.170
dvi_out_inst/n869_s
9.645
10.346
dvi_out_inst/n996_s5
10.685
11.487
dvi_out_inst/n995_s3
11.913
13.012
dvi_out_inst/n995_s1
13.833
14.932
dvi_out_inst/n995_s0
14.938
15.970
dvi_out_inst/counter2_6_s0
15.970
=====
SETUP
-0.629
15.601
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
5.798
dvi_out_inst/n834_s6
6.753
7.852
dvi_out_inst/n699_s0
11.323
11.949
dvi_out_inst/n808_s3
13.110
13.736
dvi_out_inst/n808_s1
13.742
14.564
dvi_out_inst/n808_s0
14.569
15.601
dvi_out_inst/counter1_2_s0
15.601
=====
SETUP
-0.328
15.301
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n445_s10
2.795
3.894
dvi_out_inst/n445_s1
4.231
5.276
dvi_out_inst/n444_s1
5.276
5.839
dvi_out_inst/n454_s4
6.653
7.475
dvi_out_inst/n496_s
9.271
9.821
dvi_out_inst/n495_s
9.821
10.349
dvi_out_inst/n614_s4
10.770
11.572
dvi_out_inst/n615_s3
11.997
12.819
dvi_out_inst/n615_s1
12.824
13.850
dvi_out_inst/n615_s0
14.269
15.301
dvi_out_inst/counter0_4_s0
15.301
=====
SETUP
-0.028
15.000
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
5.798
dvi_out_inst/n834_s6
6.753
7.852
dvi_out_inst/n699_s0
11.323
11.949
dvi_out_inst/n793_s0
13.281
13.753
dvi_out_inst/n809_s0
14.178
15.000
dvi_out_inst/counter1_1_s0
15.000
=====
SETUP
0.050
14.922
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
5.798
dvi_out_inst/n834_s6
6.753
7.852
dvi_out_inst/n699_s0
11.323
11.949
dvi_out_inst/n805_s1
12.460
13.492
dvi_out_inst/n805_s0
14.296
14.922
dvi_out_inst/counter1_5_s0
14.922
=====
SETUP
0.111
14.862
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
5.798
dvi_out_inst/n834_s6
6.753
7.852
dvi_out_inst/n485_s0
11.807
12.508
dvi_out_inst/n614_s3
12.935
14.034
dvi_out_inst/n614_s0
14.040
14.862
dvi_out_inst/counter0_5_s0
14.862
=====
SETUP
0.146
14.827
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
6.307
dvi_out_inst/n453_s6
7.138
8.170
dvi_out_inst/n877_s
9.662
10.363
dvi_out_inst/n996_s4
11.526
12.328
dvi_out_inst/n996_s1
12.751
13.376
dvi_out_inst/n996_s0
13.795
14.827
dvi_out_inst/counter2_5_s0
14.827
=====
SETUP
0.158
14.814
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
5.798
dvi_out_inst/n834_s6
6.753
7.852
dvi_out_inst/n890_s0
10.326
10.952
dvi_out_inst/n999_s3
11.783
12.605
dvi_out_inst/n999_s1
12.611
13.710
dvi_out_inst/n999_s0
13.715
14.814
dvi_out_inst/counter2_2_s0
14.814
=====
SETUP
0.305
14.668
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
5.798
dvi_out_inst/n834_s6
6.753
7.852
dvi_out_inst/n779_s2
11.654
12.753
dvi_out_inst/n1018_s1
13.636
14.668
dvi_out_inst/dvi_data1_2_s0
14.668
=====
SETUP
0.443
14.529
14.972
dvi_out_inst/video_regs[0].data_23_s0
1.904
2.363
dvi_out_inst/n444_s8
2.795
3.894
dvi_out_inst/n444_s1
4.699
5.744
dvi_out_inst/n443_s1
5.744
5.798
dvi_out_inst/n834_s6
6.753
7.852
dvi_out_inst/n699_s0
11.323
11.949
dvi_out_inst/n806_s1
12.460
13.492
dvi_out_inst/n806_s0
13.497
14.529
dvi_out_inst/counter1_4_s0
14.529
=====
HOLD
-0.685
0.374
1.059
n130_s2
0.002
0.374
motor_pulse_s1
0.374
=====
HOLD
0.433
2.308
1.875
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n219_s0
1.936
2.308
reset_seq_ext/reset_seq_16_s0
2.308
=====
HOLD
0.555
1.599
1.044
clk_ibuf
0.000
0.844
timer_i/overflow_s0
1.029
1.362
motor_pulse_s1
1.599
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.936
2.321
reset_seq_ext/reset_seq_0_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.936
2.321
reset_seq_ext/reset_seq_1_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.936
2.321
reset_seq_ext/reset_seq_2_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.936
2.321
reset_seq_ext/reset_seq_3_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.936
2.321
reset_seq_ext/reset_seq_4_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.936
2.321
reset_seq_ext/reset_seq_5_s0
2.597
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
timer_i/counter_0_s0
1.029
1.362
timer_i/n28_s2
1.365
1.737
timer_i/counter_0_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
antiChatter_sw2_1_s1
1.029
1.362
n155_s1
1.365
1.737
antiChatter_sw2_1_s1
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
antiChatter_sw2_2_s1
1.029
1.362
n154_s1
1.365
1.737
antiChatter_sw2_2_s1
1.737
=====
HOLD
0.709
2.554
1.845
tpg_inst/hcounter_0_s0
1.845
2.178
tpg_inst/n52_s2
2.182
2.554
tpg_inst/hcounter_0_s0
2.554
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
antiChatter_sw2_0_s3
1.029
1.362
n156_s3
1.366
1.738
antiChatter_sw2_0_s3
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
antiChatter_rotary1_3_s1
1.029
1.362
n106_s2
1.366
1.738
antiChatter_rotary1_3_s1
1.738
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_3_s0
1.029
1.362
inst_2/n11_s0
1.367
1.739
inst_w12/vref_count_3_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_0_s0
1.029
1.362
inst_w12/n10_s2
1.367
1.739
inst_w12/vref_count_0_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_1_s0
1.029
1.362
inst_2/n13_s0
1.367
1.739
inst_w12/vref_count_1_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
antiChatter_rotary1_0_s1
1.029
1.362
n109_s2
1.367
1.739
antiChatter_rotary1_0_s1
1.739
=====
HOLD
0.710
2.555
1.845
tpg_inst/vcounter_8_s0
1.845
2.178
tpg_inst/n32_s3
2.183
2.555
tpg_inst/vcounter_8_s0
2.555
=====
HOLD
0.710
2.011
1.301
inst_12/phase_counter_1_s2
1.301
1.634
inst_12/n27_s2
1.639
2.011
inst_12/phase_counter_1_s2
2.011
=====
HOLD
0.711
2.556
1.845
tpg_inst/vcounter_7_s0
1.845
2.178
tpg_inst/n33_s1
2.184
2.556
tpg_inst/vcounter_7_s0
2.556
=====
HOLD
0.711
2.012
1.301
inst_w12/phase_counter_1_s0
1.301
1.634
inst_2/n24_s3
1.640
2.012
inst_w12/phase_counter_1_s0
2.012
=====
HOLD
0.712
1.741
1.029
clk_ibuf
0.000
0.844
vref_level_3_s0
1.029
1.362
n85_s0
1.369
1.741
vref_level_3_s0
1.741
=====
HOLD
0.712
2.558
1.845
tpg_inst/vcounter_0_s0
1.845
2.178
tpg_inst/n40_s2
2.186
2.558
tpg_inst/vcounter_0_s0
2.558
