
USART_RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002080  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  0800218c  0800218c  0000318c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080021b8  080021b8  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  080021b8  080021b8  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080021b8  080021b8  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080021b8  080021b8  000031b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080021bc  080021bc  000031bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080021c0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  080021cc  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  080021cc  00004074  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006f92  00000000  00000000  00004035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001568  00000000  00000000  0000afc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000678  00000000  00000000  0000c530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004f0  00000000  00000000  0000cba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015b2c  00000000  00000000  0000d098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008101  00000000  00000000  00022bc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c049  00000000  00000000  0002acc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a6d0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001900  00000000  00000000  000a6d54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000a8654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002174 	.word	0x08002174

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08002174 	.word	0x08002174

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 f991 	bl	8000478 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f825 	bl	80001a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f889 	bl	8000270 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800015e:	f000 f85d 	bl	800021c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  char str[9]={0};
 8000162:	2300      	movs	r3, #0
 8000164:	607b      	str	r3, [r7, #4]
 8000166:	f107 0308 	add.w	r3, r7, #8
 800016a:	2200      	movs	r2, #0
 800016c:	601a      	str	r2, [r3, #0]
 800016e:	711a      	strb	r2, [r3, #4]
  //HAL_UART_Receive_IT(&huart1,(uint8_t*) str,8);

  while (1)
  {

	  HAL_Delay(500);
 8000170:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000174:	f000 f9e2 	bl	800053c <HAL_Delay>
      //HAL_UART_Transmit(&huart1, transmit, 16, 0xFFFF);
	  if(huart1.RxXferCount==0){
 8000178:	4b09      	ldr	r3, [pc, #36]	@ (80001a0 <main+0x54>)
 800017a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800017c:	b29b      	uxth	r3, r3
 800017e:	2b00      	cmp	r3, #0
 8000180:	d1f6      	bne.n	8000170 <main+0x24>
		  HAL_UART_Receive_IT(&huart1,(uint8_t*) str,8);
 8000182:	1d3b      	adds	r3, r7, #4
 8000184:	2208      	movs	r2, #8
 8000186:	4619      	mov	r1, r3
 8000188:	4805      	ldr	r0, [pc, #20]	@ (80001a0 <main+0x54>)
 800018a:	f001 fa1a 	bl	80015c2 <HAL_UART_Receive_IT>
	      HAL_UART_Transmit(&huart1, str, 16, 0xFFFF);
 800018e:	1d39      	adds	r1, r7, #4
 8000190:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000194:	2210      	movs	r2, #16
 8000196:	4802      	ldr	r0, [pc, #8]	@ (80001a0 <main+0x54>)
 8000198:	f001 f990 	bl	80014bc <HAL_UART_Transmit>
	  HAL_Delay(500);
 800019c:	e7e8      	b.n	8000170 <main+0x24>
 800019e:	bf00      	nop
 80001a0:	20000028 	.word	0x20000028

080001a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b090      	sub	sp, #64	@ 0x40
 80001a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001aa:	f107 0318 	add.w	r3, r7, #24
 80001ae:	2228      	movs	r2, #40	@ 0x28
 80001b0:	2100      	movs	r1, #0
 80001b2:	4618      	mov	r0, r3
 80001b4:	f001 ffb2 	bl	800211c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001b8:	1d3b      	adds	r3, r7, #4
 80001ba:	2200      	movs	r2, #0
 80001bc:	601a      	str	r2, [r3, #0]
 80001be:	605a      	str	r2, [r3, #4]
 80001c0:	609a      	str	r2, [r3, #8]
 80001c2:	60da      	str	r2, [r3, #12]
 80001c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001c6:	2302      	movs	r3, #2
 80001c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ca:	2301      	movs	r3, #1
 80001cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001ce:	2310      	movs	r3, #16
 80001d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001d2:	2300      	movs	r3, #0
 80001d4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001d6:	f107 0318 	add.w	r3, r7, #24
 80001da:	4618      	mov	r0, r3
 80001dc:	f000 fd0e 	bl	8000bfc <HAL_RCC_OscConfig>
 80001e0:	4603      	mov	r3, r0
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d001      	beq.n	80001ea <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001e6:	f000 f859 	bl	800029c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ea:	230f      	movs	r3, #15
 80001ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001ee:	2300      	movs	r3, #0
 80001f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001f2:	2300      	movs	r3, #0
 80001f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001f6:	2300      	movs	r3, #0
 80001f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001fa:	2300      	movs	r3, #0
 80001fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001fe:	1d3b      	adds	r3, r7, #4
 8000200:	2100      	movs	r1, #0
 8000202:	4618      	mov	r0, r3
 8000204:	f000 ff7c 	bl	8001100 <HAL_RCC_ClockConfig>
 8000208:	4603      	mov	r3, r0
 800020a:	2b00      	cmp	r3, #0
 800020c:	d001      	beq.n	8000212 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800020e:	f000 f845 	bl	800029c <Error_Handler>
  }
}
 8000212:	bf00      	nop
 8000214:	3740      	adds	r7, #64	@ 0x40
 8000216:	46bd      	mov	sp, r7
 8000218:	bd80      	pop	{r7, pc}
	...

0800021c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000220:	4b11      	ldr	r3, [pc, #68]	@ (8000268 <MX_USART1_UART_Init+0x4c>)
 8000222:	4a12      	ldr	r2, [pc, #72]	@ (800026c <MX_USART1_UART_Init+0x50>)
 8000224:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000226:	4b10      	ldr	r3, [pc, #64]	@ (8000268 <MX_USART1_UART_Init+0x4c>)
 8000228:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800022c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800022e:	4b0e      	ldr	r3, [pc, #56]	@ (8000268 <MX_USART1_UART_Init+0x4c>)
 8000230:	2200      	movs	r2, #0
 8000232:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000234:	4b0c      	ldr	r3, [pc, #48]	@ (8000268 <MX_USART1_UART_Init+0x4c>)
 8000236:	2200      	movs	r2, #0
 8000238:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800023a:	4b0b      	ldr	r3, [pc, #44]	@ (8000268 <MX_USART1_UART_Init+0x4c>)
 800023c:	2200      	movs	r2, #0
 800023e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000240:	4b09      	ldr	r3, [pc, #36]	@ (8000268 <MX_USART1_UART_Init+0x4c>)
 8000242:	220c      	movs	r2, #12
 8000244:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000246:	4b08      	ldr	r3, [pc, #32]	@ (8000268 <MX_USART1_UART_Init+0x4c>)
 8000248:	2200      	movs	r2, #0
 800024a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800024c:	4b06      	ldr	r3, [pc, #24]	@ (8000268 <MX_USART1_UART_Init+0x4c>)
 800024e:	2200      	movs	r2, #0
 8000250:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000252:	4805      	ldr	r0, [pc, #20]	@ (8000268 <MX_USART1_UART_Init+0x4c>)
 8000254:	f001 f8e2 	bl	800141c <HAL_UART_Init>
 8000258:	4603      	mov	r3, r0
 800025a:	2b00      	cmp	r3, #0
 800025c:	d001      	beq.n	8000262 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800025e:	f000 f81d 	bl	800029c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000262:	bf00      	nop
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	20000028 	.word	0x20000028
 800026c:	40013800 	.word	0x40013800

08000270 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000276:	4b08      	ldr	r3, [pc, #32]	@ (8000298 <MX_GPIO_Init+0x28>)
 8000278:	699b      	ldr	r3, [r3, #24]
 800027a:	4a07      	ldr	r2, [pc, #28]	@ (8000298 <MX_GPIO_Init+0x28>)
 800027c:	f043 0304 	orr.w	r3, r3, #4
 8000280:	6193      	str	r3, [r2, #24]
 8000282:	4b05      	ldr	r3, [pc, #20]	@ (8000298 <MX_GPIO_Init+0x28>)
 8000284:	699b      	ldr	r3, [r3, #24]
 8000286:	f003 0304 	and.w	r3, r3, #4
 800028a:	607b      	str	r3, [r7, #4]
 800028c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800028e:	bf00      	nop
 8000290:	370c      	adds	r7, #12
 8000292:	46bd      	mov	sp, r7
 8000294:	bc80      	pop	{r7}
 8000296:	4770      	bx	lr
 8000298:	40021000 	.word	0x40021000

0800029c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002a0:	b672      	cpsid	i
}
 80002a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002a4:	bf00      	nop
 80002a6:	e7fd      	b.n	80002a4 <Error_Handler+0x8>

080002a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b085      	sub	sp, #20
 80002ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80002ae:	4b15      	ldr	r3, [pc, #84]	@ (8000304 <HAL_MspInit+0x5c>)
 80002b0:	699b      	ldr	r3, [r3, #24]
 80002b2:	4a14      	ldr	r2, [pc, #80]	@ (8000304 <HAL_MspInit+0x5c>)
 80002b4:	f043 0301 	orr.w	r3, r3, #1
 80002b8:	6193      	str	r3, [r2, #24]
 80002ba:	4b12      	ldr	r3, [pc, #72]	@ (8000304 <HAL_MspInit+0x5c>)
 80002bc:	699b      	ldr	r3, [r3, #24]
 80002be:	f003 0301 	and.w	r3, r3, #1
 80002c2:	60bb      	str	r3, [r7, #8]
 80002c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000304 <HAL_MspInit+0x5c>)
 80002c8:	69db      	ldr	r3, [r3, #28]
 80002ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000304 <HAL_MspInit+0x5c>)
 80002cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80002d0:	61d3      	str	r3, [r2, #28]
 80002d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000304 <HAL_MspInit+0x5c>)
 80002d4:	69db      	ldr	r3, [r3, #28]
 80002d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80002da:	607b      	str	r3, [r7, #4]
 80002dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80002de:	4b0a      	ldr	r3, [pc, #40]	@ (8000308 <HAL_MspInit+0x60>)
 80002e0:	685b      	ldr	r3, [r3, #4]
 80002e2:	60fb      	str	r3, [r7, #12]
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80002ea:	60fb      	str	r3, [r7, #12]
 80002ec:	68fb      	ldr	r3, [r7, #12]
 80002ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80002f2:	60fb      	str	r3, [r7, #12]
 80002f4:	4a04      	ldr	r2, [pc, #16]	@ (8000308 <HAL_MspInit+0x60>)
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002fa:	bf00      	nop
 80002fc:	3714      	adds	r7, #20
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr
 8000304:	40021000 	.word	0x40021000
 8000308:	40010000 	.word	0x40010000

0800030c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b088      	sub	sp, #32
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000314:	f107 0310 	add.w	r3, r7, #16
 8000318:	2200      	movs	r2, #0
 800031a:	601a      	str	r2, [r3, #0]
 800031c:	605a      	str	r2, [r3, #4]
 800031e:	609a      	str	r2, [r3, #8]
 8000320:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	4a20      	ldr	r2, [pc, #128]	@ (80003a8 <HAL_UART_MspInit+0x9c>)
 8000328:	4293      	cmp	r3, r2
 800032a:	d139      	bne.n	80003a0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800032c:	4b1f      	ldr	r3, [pc, #124]	@ (80003ac <HAL_UART_MspInit+0xa0>)
 800032e:	699b      	ldr	r3, [r3, #24]
 8000330:	4a1e      	ldr	r2, [pc, #120]	@ (80003ac <HAL_UART_MspInit+0xa0>)
 8000332:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000336:	6193      	str	r3, [r2, #24]
 8000338:	4b1c      	ldr	r3, [pc, #112]	@ (80003ac <HAL_UART_MspInit+0xa0>)
 800033a:	699b      	ldr	r3, [r3, #24]
 800033c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000340:	60fb      	str	r3, [r7, #12]
 8000342:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000344:	4b19      	ldr	r3, [pc, #100]	@ (80003ac <HAL_UART_MspInit+0xa0>)
 8000346:	699b      	ldr	r3, [r3, #24]
 8000348:	4a18      	ldr	r2, [pc, #96]	@ (80003ac <HAL_UART_MspInit+0xa0>)
 800034a:	f043 0304 	orr.w	r3, r3, #4
 800034e:	6193      	str	r3, [r2, #24]
 8000350:	4b16      	ldr	r3, [pc, #88]	@ (80003ac <HAL_UART_MspInit+0xa0>)
 8000352:	699b      	ldr	r3, [r3, #24]
 8000354:	f003 0304 	and.w	r3, r3, #4
 8000358:	60bb      	str	r3, [r7, #8]
 800035a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800035c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000360:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000362:	2302      	movs	r3, #2
 8000364:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000366:	2303      	movs	r3, #3
 8000368:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800036a:	f107 0310 	add.w	r3, r7, #16
 800036e:	4619      	mov	r1, r3
 8000370:	480f      	ldr	r0, [pc, #60]	@ (80003b0 <HAL_UART_MspInit+0xa4>)
 8000372:	f000 fac7 	bl	8000904 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000376:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800037a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800037c:	2300      	movs	r3, #0
 800037e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000380:	2300      	movs	r3, #0
 8000382:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000384:	f107 0310 	add.w	r3, r7, #16
 8000388:	4619      	mov	r1, r3
 800038a:	4809      	ldr	r0, [pc, #36]	@ (80003b0 <HAL_UART_MspInit+0xa4>)
 800038c:	f000 faba 	bl	8000904 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000390:	2200      	movs	r2, #0
 8000392:	2100      	movs	r1, #0
 8000394:	2025      	movs	r0, #37	@ 0x25
 8000396:	f000 f9cc 	bl	8000732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800039a:	2025      	movs	r0, #37	@ 0x25
 800039c:	f000 f9e5 	bl	800076a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80003a0:	bf00      	nop
 80003a2:	3720      	adds	r7, #32
 80003a4:	46bd      	mov	sp, r7
 80003a6:	bd80      	pop	{r7, pc}
 80003a8:	40013800 	.word	0x40013800
 80003ac:	40021000 	.word	0x40021000
 80003b0:	40010800 	.word	0x40010800

080003b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003b8:	bf00      	nop
 80003ba:	e7fd      	b.n	80003b8 <NMI_Handler+0x4>

080003bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003c0:	bf00      	nop
 80003c2:	e7fd      	b.n	80003c0 <HardFault_Handler+0x4>

080003c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003c8:	bf00      	nop
 80003ca:	e7fd      	b.n	80003c8 <MemManage_Handler+0x4>

080003cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003d0:	bf00      	nop
 80003d2:	e7fd      	b.n	80003d0 <BusFault_Handler+0x4>

080003d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003d8:	bf00      	nop
 80003da:	e7fd      	b.n	80003d8 <UsageFault_Handler+0x4>

080003dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003e0:	bf00      	nop
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bc80      	pop	{r7}
 80003e6:	4770      	bx	lr

080003e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003ec:	bf00      	nop
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bc80      	pop	{r7}
 80003f2:	4770      	bx	lr

080003f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bc80      	pop	{r7}
 80003fe:	4770      	bx	lr

08000400 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000404:	f000 f87e 	bl	8000504 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000408:	bf00      	nop
 800040a:	bd80      	pop	{r7, pc}

0800040c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000410:	4802      	ldr	r0, [pc, #8]	@ (800041c <USART1_IRQHandler+0x10>)
 8000412:	f001 f8fb 	bl	800160c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000416:	bf00      	nop
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	20000028 	.word	0x20000028

08000420 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000424:	bf00      	nop
 8000426:	46bd      	mov	sp, r7
 8000428:	bc80      	pop	{r7}
 800042a:	4770      	bx	lr

0800042c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800042c:	f7ff fff8 	bl	8000420 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000430:	480b      	ldr	r0, [pc, #44]	@ (8000460 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000432:	490c      	ldr	r1, [pc, #48]	@ (8000464 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000434:	4a0c      	ldr	r2, [pc, #48]	@ (8000468 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000436:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000438:	e002      	b.n	8000440 <LoopCopyDataInit>

0800043a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800043a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800043c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800043e:	3304      	adds	r3, #4

08000440 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000440:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000442:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000444:	d3f9      	bcc.n	800043a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000446:	4a09      	ldr	r2, [pc, #36]	@ (800046c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000448:	4c09      	ldr	r4, [pc, #36]	@ (8000470 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800044a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800044c:	e001      	b.n	8000452 <LoopFillZerobss>

0800044e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800044e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000450:	3204      	adds	r2, #4

08000452 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000452:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000454:	d3fb      	bcc.n	800044e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000456:	f001 fe69 	bl	800212c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800045a:	f7ff fe77 	bl	800014c <main>
  bx lr
 800045e:	4770      	bx	lr
  ldr r0, =_sdata
 8000460:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000464:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000468:	080021c0 	.word	0x080021c0
  ldr r2, =_sbss
 800046c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000470:	20000074 	.word	0x20000074

08000474 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000474:	e7fe      	b.n	8000474 <ADC1_2_IRQHandler>
	...

08000478 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800047c:	4b08      	ldr	r3, [pc, #32]	@ (80004a0 <HAL_Init+0x28>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	4a07      	ldr	r2, [pc, #28]	@ (80004a0 <HAL_Init+0x28>)
 8000482:	f043 0310 	orr.w	r3, r3, #16
 8000486:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000488:	2003      	movs	r0, #3
 800048a:	f000 f947 	bl	800071c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800048e:	200f      	movs	r0, #15
 8000490:	f000 f808 	bl	80004a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000494:	f7ff ff08 	bl	80002a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000498:	2300      	movs	r3, #0
}
 800049a:	4618      	mov	r0, r3
 800049c:	bd80      	pop	{r7, pc}
 800049e:	bf00      	nop
 80004a0:	40022000 	.word	0x40022000

080004a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004ac:	4b12      	ldr	r3, [pc, #72]	@ (80004f8 <HAL_InitTick+0x54>)
 80004ae:	681a      	ldr	r2, [r3, #0]
 80004b0:	4b12      	ldr	r3, [pc, #72]	@ (80004fc <HAL_InitTick+0x58>)
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	4619      	mov	r1, r3
 80004b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80004be:	fbb2 f3f3 	udiv	r3, r2, r3
 80004c2:	4618      	mov	r0, r3
 80004c4:	f000 f95f 	bl	8000786 <HAL_SYSTICK_Config>
 80004c8:	4603      	mov	r3, r0
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004ce:	2301      	movs	r3, #1
 80004d0:	e00e      	b.n	80004f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	2b0f      	cmp	r3, #15
 80004d6:	d80a      	bhi.n	80004ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004d8:	2200      	movs	r2, #0
 80004da:	6879      	ldr	r1, [r7, #4]
 80004dc:	f04f 30ff 	mov.w	r0, #4294967295
 80004e0:	f000 f927 	bl	8000732 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004e4:	4a06      	ldr	r2, [pc, #24]	@ (8000500 <HAL_InitTick+0x5c>)
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004ea:	2300      	movs	r3, #0
 80004ec:	e000      	b.n	80004f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004ee:	2301      	movs	r3, #1
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	3708      	adds	r7, #8
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	20000000 	.word	0x20000000
 80004fc:	20000008 	.word	0x20000008
 8000500:	20000004 	.word	0x20000004

08000504 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000508:	4b05      	ldr	r3, [pc, #20]	@ (8000520 <HAL_IncTick+0x1c>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	461a      	mov	r2, r3
 800050e:	4b05      	ldr	r3, [pc, #20]	@ (8000524 <HAL_IncTick+0x20>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	4413      	add	r3, r2
 8000514:	4a03      	ldr	r2, [pc, #12]	@ (8000524 <HAL_IncTick+0x20>)
 8000516:	6013      	str	r3, [r2, #0]
}
 8000518:	bf00      	nop
 800051a:	46bd      	mov	sp, r7
 800051c:	bc80      	pop	{r7}
 800051e:	4770      	bx	lr
 8000520:	20000008 	.word	0x20000008
 8000524:	20000070 	.word	0x20000070

08000528 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
  return uwTick;
 800052c:	4b02      	ldr	r3, [pc, #8]	@ (8000538 <HAL_GetTick+0x10>)
 800052e:	681b      	ldr	r3, [r3, #0]
}
 8000530:	4618      	mov	r0, r3
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr
 8000538:	20000070 	.word	0x20000070

0800053c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b084      	sub	sp, #16
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000544:	f7ff fff0 	bl	8000528 <HAL_GetTick>
 8000548:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000554:	d005      	beq.n	8000562 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000556:	4b0a      	ldr	r3, [pc, #40]	@ (8000580 <HAL_Delay+0x44>)
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	461a      	mov	r2, r3
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	4413      	add	r3, r2
 8000560:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000562:	bf00      	nop
 8000564:	f7ff ffe0 	bl	8000528 <HAL_GetTick>
 8000568:	4602      	mov	r2, r0
 800056a:	68bb      	ldr	r3, [r7, #8]
 800056c:	1ad3      	subs	r3, r2, r3
 800056e:	68fa      	ldr	r2, [r7, #12]
 8000570:	429a      	cmp	r2, r3
 8000572:	d8f7      	bhi.n	8000564 <HAL_Delay+0x28>
  {
  }
}
 8000574:	bf00      	nop
 8000576:	bf00      	nop
 8000578:	3710      	adds	r7, #16
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}
 800057e:	bf00      	nop
 8000580:	20000008 	.word	0x20000008

08000584 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000584:	b480      	push	{r7}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	f003 0307 	and.w	r3, r3, #7
 8000592:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000594:	4b0c      	ldr	r3, [pc, #48]	@ (80005c8 <__NVIC_SetPriorityGrouping+0x44>)
 8000596:	68db      	ldr	r3, [r3, #12]
 8000598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800059a:	68ba      	ldr	r2, [r7, #8]
 800059c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005a0:	4013      	ands	r3, r2
 80005a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005a8:	68bb      	ldr	r3, [r7, #8]
 80005aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005b6:	4a04      	ldr	r2, [pc, #16]	@ (80005c8 <__NVIC_SetPriorityGrouping+0x44>)
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	60d3      	str	r3, [r2, #12]
}
 80005bc:	bf00      	nop
 80005be:	3714      	adds	r7, #20
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bc80      	pop	{r7}
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	e000ed00 	.word	0xe000ed00

080005cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005d0:	4b04      	ldr	r3, [pc, #16]	@ (80005e4 <__NVIC_GetPriorityGrouping+0x18>)
 80005d2:	68db      	ldr	r3, [r3, #12]
 80005d4:	0a1b      	lsrs	r3, r3, #8
 80005d6:	f003 0307 	and.w	r3, r3, #7
}
 80005da:	4618      	mov	r0, r3
 80005dc:	46bd      	mov	sp, r7
 80005de:	bc80      	pop	{r7}
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	e000ed00 	.word	0xe000ed00

080005e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	db0b      	blt.n	8000612 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005fa:	79fb      	ldrb	r3, [r7, #7]
 80005fc:	f003 021f 	and.w	r2, r3, #31
 8000600:	4906      	ldr	r1, [pc, #24]	@ (800061c <__NVIC_EnableIRQ+0x34>)
 8000602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000606:	095b      	lsrs	r3, r3, #5
 8000608:	2001      	movs	r0, #1
 800060a:	fa00 f202 	lsl.w	r2, r0, r2
 800060e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000612:	bf00      	nop
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	bc80      	pop	{r7}
 800061a:	4770      	bx	lr
 800061c:	e000e100 	.word	0xe000e100

08000620 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	6039      	str	r1, [r7, #0]
 800062a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800062c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000630:	2b00      	cmp	r3, #0
 8000632:	db0a      	blt.n	800064a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	b2da      	uxtb	r2, r3
 8000638:	490c      	ldr	r1, [pc, #48]	@ (800066c <__NVIC_SetPriority+0x4c>)
 800063a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063e:	0112      	lsls	r2, r2, #4
 8000640:	b2d2      	uxtb	r2, r2
 8000642:	440b      	add	r3, r1
 8000644:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000648:	e00a      	b.n	8000660 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	b2da      	uxtb	r2, r3
 800064e:	4908      	ldr	r1, [pc, #32]	@ (8000670 <__NVIC_SetPriority+0x50>)
 8000650:	79fb      	ldrb	r3, [r7, #7]
 8000652:	f003 030f 	and.w	r3, r3, #15
 8000656:	3b04      	subs	r3, #4
 8000658:	0112      	lsls	r2, r2, #4
 800065a:	b2d2      	uxtb	r2, r2
 800065c:	440b      	add	r3, r1
 800065e:	761a      	strb	r2, [r3, #24]
}
 8000660:	bf00      	nop
 8000662:	370c      	adds	r7, #12
 8000664:	46bd      	mov	sp, r7
 8000666:	bc80      	pop	{r7}
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	e000e100 	.word	0xe000e100
 8000670:	e000ed00 	.word	0xe000ed00

08000674 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000674:	b480      	push	{r7}
 8000676:	b089      	sub	sp, #36	@ 0x24
 8000678:	af00      	add	r7, sp, #0
 800067a:	60f8      	str	r0, [r7, #12]
 800067c:	60b9      	str	r1, [r7, #8]
 800067e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	f003 0307 	and.w	r3, r3, #7
 8000686:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000688:	69fb      	ldr	r3, [r7, #28]
 800068a:	f1c3 0307 	rsb	r3, r3, #7
 800068e:	2b04      	cmp	r3, #4
 8000690:	bf28      	it	cs
 8000692:	2304      	movcs	r3, #4
 8000694:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000696:	69fb      	ldr	r3, [r7, #28]
 8000698:	3304      	adds	r3, #4
 800069a:	2b06      	cmp	r3, #6
 800069c:	d902      	bls.n	80006a4 <NVIC_EncodePriority+0x30>
 800069e:	69fb      	ldr	r3, [r7, #28]
 80006a0:	3b03      	subs	r3, #3
 80006a2:	e000      	b.n	80006a6 <NVIC_EncodePriority+0x32>
 80006a4:	2300      	movs	r3, #0
 80006a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a8:	f04f 32ff 	mov.w	r2, #4294967295
 80006ac:	69bb      	ldr	r3, [r7, #24]
 80006ae:	fa02 f303 	lsl.w	r3, r2, r3
 80006b2:	43da      	mvns	r2, r3
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	401a      	ands	r2, r3
 80006b8:	697b      	ldr	r3, [r7, #20]
 80006ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006bc:	f04f 31ff 	mov.w	r1, #4294967295
 80006c0:	697b      	ldr	r3, [r7, #20]
 80006c2:	fa01 f303 	lsl.w	r3, r1, r3
 80006c6:	43d9      	mvns	r1, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006cc:	4313      	orrs	r3, r2
         );
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	3724      	adds	r7, #36	@ 0x24
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bc80      	pop	{r7}
 80006d6:	4770      	bx	lr

080006d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	3b01      	subs	r3, #1
 80006e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80006e8:	d301      	bcc.n	80006ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006ea:	2301      	movs	r3, #1
 80006ec:	e00f      	b.n	800070e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000718 <SysTick_Config+0x40>)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	3b01      	subs	r3, #1
 80006f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006f6:	210f      	movs	r1, #15
 80006f8:	f04f 30ff 	mov.w	r0, #4294967295
 80006fc:	f7ff ff90 	bl	8000620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000700:	4b05      	ldr	r3, [pc, #20]	@ (8000718 <SysTick_Config+0x40>)
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000706:	4b04      	ldr	r3, [pc, #16]	@ (8000718 <SysTick_Config+0x40>)
 8000708:	2207      	movs	r2, #7
 800070a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800070c:	2300      	movs	r3, #0
}
 800070e:	4618      	mov	r0, r3
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	e000e010 	.word	0xe000e010

0800071c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000724:	6878      	ldr	r0, [r7, #4]
 8000726:	f7ff ff2d 	bl	8000584 <__NVIC_SetPriorityGrouping>
}
 800072a:	bf00      	nop
 800072c:	3708      	adds	r7, #8
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}

08000732 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000732:	b580      	push	{r7, lr}
 8000734:	b086      	sub	sp, #24
 8000736:	af00      	add	r7, sp, #0
 8000738:	4603      	mov	r3, r0
 800073a:	60b9      	str	r1, [r7, #8]
 800073c:	607a      	str	r2, [r7, #4]
 800073e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000744:	f7ff ff42 	bl	80005cc <__NVIC_GetPriorityGrouping>
 8000748:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800074a:	687a      	ldr	r2, [r7, #4]
 800074c:	68b9      	ldr	r1, [r7, #8]
 800074e:	6978      	ldr	r0, [r7, #20]
 8000750:	f7ff ff90 	bl	8000674 <NVIC_EncodePriority>
 8000754:	4602      	mov	r2, r0
 8000756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800075a:	4611      	mov	r1, r2
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff ff5f 	bl	8000620 <__NVIC_SetPriority>
}
 8000762:	bf00      	nop
 8000764:	3718      	adds	r7, #24
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b082      	sub	sp, #8
 800076e:	af00      	add	r7, sp, #0
 8000770:	4603      	mov	r3, r0
 8000772:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000778:	4618      	mov	r0, r3
 800077a:	f7ff ff35 	bl	80005e8 <__NVIC_EnableIRQ>
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}

08000786 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	b082      	sub	sp, #8
 800078a:	af00      	add	r7, sp, #0
 800078c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800078e:	6878      	ldr	r0, [r7, #4]
 8000790:	f7ff ffa2 	bl	80006d8 <SysTick_Config>
 8000794:	4603      	mov	r3, r0
}
 8000796:	4618      	mov	r0, r3
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}

0800079e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800079e:	b480      	push	{r7}
 80007a0:	b085      	sub	sp, #20
 80007a2:	af00      	add	r7, sp, #0
 80007a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80007a6:	2300      	movs	r3, #0
 80007a8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	2b02      	cmp	r3, #2
 80007b4:	d008      	beq.n	80007c8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2204      	movs	r2, #4
 80007ba:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	2200      	movs	r2, #0
 80007c0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80007c4:	2301      	movs	r3, #1
 80007c6:	e020      	b.n	800080a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f022 020e 	bic.w	r2, r2, #14
 80007d6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	681a      	ldr	r2, [r3, #0]
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	f022 0201 	bic.w	r2, r2, #1
 80007e6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80007f0:	2101      	movs	r1, #1
 80007f2:	fa01 f202 	lsl.w	r2, r1, r2
 80007f6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	2201      	movs	r2, #1
 80007fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	2200      	movs	r2, #0
 8000804:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000808:	7bfb      	ldrb	r3, [r7, #15]
}
 800080a:	4618      	mov	r0, r3
 800080c:	3714      	adds	r7, #20
 800080e:	46bd      	mov	sp, r7
 8000810:	bc80      	pop	{r7}
 8000812:	4770      	bx	lr

08000814 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800081c:	2300      	movs	r3, #0
 800081e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000826:	b2db      	uxtb	r3, r3
 8000828:	2b02      	cmp	r3, #2
 800082a:	d005      	beq.n	8000838 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2204      	movs	r2, #4
 8000830:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000832:	2301      	movs	r3, #1
 8000834:	73fb      	strb	r3, [r7, #15]
 8000836:	e051      	b.n	80008dc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	f022 020e 	bic.w	r2, r2, #14
 8000846:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	681a      	ldr	r2, [r3, #0]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	f022 0201 	bic.w	r2, r2, #1
 8000856:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a22      	ldr	r2, [pc, #136]	@ (80008e8 <HAL_DMA_Abort_IT+0xd4>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d029      	beq.n	80008b6 <HAL_DMA_Abort_IT+0xa2>
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4a21      	ldr	r2, [pc, #132]	@ (80008ec <HAL_DMA_Abort_IT+0xd8>)
 8000868:	4293      	cmp	r3, r2
 800086a:	d022      	beq.n	80008b2 <HAL_DMA_Abort_IT+0x9e>
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a1f      	ldr	r2, [pc, #124]	@ (80008f0 <HAL_DMA_Abort_IT+0xdc>)
 8000872:	4293      	cmp	r3, r2
 8000874:	d01a      	beq.n	80008ac <HAL_DMA_Abort_IT+0x98>
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4a1e      	ldr	r2, [pc, #120]	@ (80008f4 <HAL_DMA_Abort_IT+0xe0>)
 800087c:	4293      	cmp	r3, r2
 800087e:	d012      	beq.n	80008a6 <HAL_DMA_Abort_IT+0x92>
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a1c      	ldr	r2, [pc, #112]	@ (80008f8 <HAL_DMA_Abort_IT+0xe4>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d00a      	beq.n	80008a0 <HAL_DMA_Abort_IT+0x8c>
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4a1b      	ldr	r2, [pc, #108]	@ (80008fc <HAL_DMA_Abort_IT+0xe8>)
 8000890:	4293      	cmp	r3, r2
 8000892:	d102      	bne.n	800089a <HAL_DMA_Abort_IT+0x86>
 8000894:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000898:	e00e      	b.n	80008b8 <HAL_DMA_Abort_IT+0xa4>
 800089a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800089e:	e00b      	b.n	80008b8 <HAL_DMA_Abort_IT+0xa4>
 80008a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008a4:	e008      	b.n	80008b8 <HAL_DMA_Abort_IT+0xa4>
 80008a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008aa:	e005      	b.n	80008b8 <HAL_DMA_Abort_IT+0xa4>
 80008ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008b0:	e002      	b.n	80008b8 <HAL_DMA_Abort_IT+0xa4>
 80008b2:	2310      	movs	r3, #16
 80008b4:	e000      	b.n	80008b8 <HAL_DMA_Abort_IT+0xa4>
 80008b6:	2301      	movs	r3, #1
 80008b8:	4a11      	ldr	r2, [pc, #68]	@ (8000900 <HAL_DMA_Abort_IT+0xec>)
 80008ba:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	2201      	movs	r2, #1
 80008c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	2200      	movs	r2, #0
 80008c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d003      	beq.n	80008dc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008d8:	6878      	ldr	r0, [r7, #4]
 80008da:	4798      	blx	r3
    } 
  }
  return status;
 80008dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40020008 	.word	0x40020008
 80008ec:	4002001c 	.word	0x4002001c
 80008f0:	40020030 	.word	0x40020030
 80008f4:	40020044 	.word	0x40020044
 80008f8:	40020058 	.word	0x40020058
 80008fc:	4002006c 	.word	0x4002006c
 8000900:	40020000 	.word	0x40020000

08000904 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000904:	b480      	push	{r7}
 8000906:	b08b      	sub	sp, #44	@ 0x2c
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800090e:	2300      	movs	r3, #0
 8000910:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000912:	2300      	movs	r3, #0
 8000914:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000916:	e161      	b.n	8000bdc <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000918:	2201      	movs	r2, #1
 800091a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800091c:	fa02 f303 	lsl.w	r3, r2, r3
 8000920:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	69fa      	ldr	r2, [r7, #28]
 8000928:	4013      	ands	r3, r2
 800092a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800092c:	69ba      	ldr	r2, [r7, #24]
 800092e:	69fb      	ldr	r3, [r7, #28]
 8000930:	429a      	cmp	r2, r3
 8000932:	f040 8150 	bne.w	8000bd6 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	4a97      	ldr	r2, [pc, #604]	@ (8000b98 <HAL_GPIO_Init+0x294>)
 800093c:	4293      	cmp	r3, r2
 800093e:	d05e      	beq.n	80009fe <HAL_GPIO_Init+0xfa>
 8000940:	4a95      	ldr	r2, [pc, #596]	@ (8000b98 <HAL_GPIO_Init+0x294>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d875      	bhi.n	8000a32 <HAL_GPIO_Init+0x12e>
 8000946:	4a95      	ldr	r2, [pc, #596]	@ (8000b9c <HAL_GPIO_Init+0x298>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d058      	beq.n	80009fe <HAL_GPIO_Init+0xfa>
 800094c:	4a93      	ldr	r2, [pc, #588]	@ (8000b9c <HAL_GPIO_Init+0x298>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d86f      	bhi.n	8000a32 <HAL_GPIO_Init+0x12e>
 8000952:	4a93      	ldr	r2, [pc, #588]	@ (8000ba0 <HAL_GPIO_Init+0x29c>)
 8000954:	4293      	cmp	r3, r2
 8000956:	d052      	beq.n	80009fe <HAL_GPIO_Init+0xfa>
 8000958:	4a91      	ldr	r2, [pc, #580]	@ (8000ba0 <HAL_GPIO_Init+0x29c>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d869      	bhi.n	8000a32 <HAL_GPIO_Init+0x12e>
 800095e:	4a91      	ldr	r2, [pc, #580]	@ (8000ba4 <HAL_GPIO_Init+0x2a0>)
 8000960:	4293      	cmp	r3, r2
 8000962:	d04c      	beq.n	80009fe <HAL_GPIO_Init+0xfa>
 8000964:	4a8f      	ldr	r2, [pc, #572]	@ (8000ba4 <HAL_GPIO_Init+0x2a0>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d863      	bhi.n	8000a32 <HAL_GPIO_Init+0x12e>
 800096a:	4a8f      	ldr	r2, [pc, #572]	@ (8000ba8 <HAL_GPIO_Init+0x2a4>)
 800096c:	4293      	cmp	r3, r2
 800096e:	d046      	beq.n	80009fe <HAL_GPIO_Init+0xfa>
 8000970:	4a8d      	ldr	r2, [pc, #564]	@ (8000ba8 <HAL_GPIO_Init+0x2a4>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d85d      	bhi.n	8000a32 <HAL_GPIO_Init+0x12e>
 8000976:	2b12      	cmp	r3, #18
 8000978:	d82a      	bhi.n	80009d0 <HAL_GPIO_Init+0xcc>
 800097a:	2b12      	cmp	r3, #18
 800097c:	d859      	bhi.n	8000a32 <HAL_GPIO_Init+0x12e>
 800097e:	a201      	add	r2, pc, #4	@ (adr r2, 8000984 <HAL_GPIO_Init+0x80>)
 8000980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000984:	080009ff 	.word	0x080009ff
 8000988:	080009d9 	.word	0x080009d9
 800098c:	080009eb 	.word	0x080009eb
 8000990:	08000a2d 	.word	0x08000a2d
 8000994:	08000a33 	.word	0x08000a33
 8000998:	08000a33 	.word	0x08000a33
 800099c:	08000a33 	.word	0x08000a33
 80009a0:	08000a33 	.word	0x08000a33
 80009a4:	08000a33 	.word	0x08000a33
 80009a8:	08000a33 	.word	0x08000a33
 80009ac:	08000a33 	.word	0x08000a33
 80009b0:	08000a33 	.word	0x08000a33
 80009b4:	08000a33 	.word	0x08000a33
 80009b8:	08000a33 	.word	0x08000a33
 80009bc:	08000a33 	.word	0x08000a33
 80009c0:	08000a33 	.word	0x08000a33
 80009c4:	08000a33 	.word	0x08000a33
 80009c8:	080009e1 	.word	0x080009e1
 80009cc:	080009f5 	.word	0x080009f5
 80009d0:	4a76      	ldr	r2, [pc, #472]	@ (8000bac <HAL_GPIO_Init+0x2a8>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d013      	beq.n	80009fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80009d6:	e02c      	b.n	8000a32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	68db      	ldr	r3, [r3, #12]
 80009dc:	623b      	str	r3, [r7, #32]
          break;
 80009de:	e029      	b.n	8000a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	68db      	ldr	r3, [r3, #12]
 80009e4:	3304      	adds	r3, #4
 80009e6:	623b      	str	r3, [r7, #32]
          break;
 80009e8:	e024      	b.n	8000a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	68db      	ldr	r3, [r3, #12]
 80009ee:	3308      	adds	r3, #8
 80009f0:	623b      	str	r3, [r7, #32]
          break;
 80009f2:	e01f      	b.n	8000a34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	68db      	ldr	r3, [r3, #12]
 80009f8:	330c      	adds	r3, #12
 80009fa:	623b      	str	r3, [r7, #32]
          break;
 80009fc:	e01a      	b.n	8000a34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	689b      	ldr	r3, [r3, #8]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d102      	bne.n	8000a0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a06:	2304      	movs	r3, #4
 8000a08:	623b      	str	r3, [r7, #32]
          break;
 8000a0a:	e013      	b.n	8000a34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	689b      	ldr	r3, [r3, #8]
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d105      	bne.n	8000a20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a14:	2308      	movs	r3, #8
 8000a16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	69fa      	ldr	r2, [r7, #28]
 8000a1c:	611a      	str	r2, [r3, #16]
          break;
 8000a1e:	e009      	b.n	8000a34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a20:	2308      	movs	r3, #8
 8000a22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	69fa      	ldr	r2, [r7, #28]
 8000a28:	615a      	str	r2, [r3, #20]
          break;
 8000a2a:	e003      	b.n	8000a34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	623b      	str	r3, [r7, #32]
          break;
 8000a30:	e000      	b.n	8000a34 <HAL_GPIO_Init+0x130>
          break;
 8000a32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a34:	69bb      	ldr	r3, [r7, #24]
 8000a36:	2bff      	cmp	r3, #255	@ 0xff
 8000a38:	d801      	bhi.n	8000a3e <HAL_GPIO_Init+0x13a>
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	e001      	b.n	8000a42 <HAL_GPIO_Init+0x13e>
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	3304      	adds	r3, #4
 8000a42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a44:	69bb      	ldr	r3, [r7, #24]
 8000a46:	2bff      	cmp	r3, #255	@ 0xff
 8000a48:	d802      	bhi.n	8000a50 <HAL_GPIO_Init+0x14c>
 8000a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a4c:	009b      	lsls	r3, r3, #2
 8000a4e:	e002      	b.n	8000a56 <HAL_GPIO_Init+0x152>
 8000a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a52:	3b08      	subs	r3, #8
 8000a54:	009b      	lsls	r3, r3, #2
 8000a56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	210f      	movs	r1, #15
 8000a5e:	693b      	ldr	r3, [r7, #16]
 8000a60:	fa01 f303 	lsl.w	r3, r1, r3
 8000a64:	43db      	mvns	r3, r3
 8000a66:	401a      	ands	r2, r3
 8000a68:	6a39      	ldr	r1, [r7, #32]
 8000a6a:	693b      	ldr	r3, [r7, #16]
 8000a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a70:	431a      	orrs	r2, r3
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	f000 80a9 	beq.w	8000bd6 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a84:	4b4a      	ldr	r3, [pc, #296]	@ (8000bb0 <HAL_GPIO_Init+0x2ac>)
 8000a86:	699b      	ldr	r3, [r3, #24]
 8000a88:	4a49      	ldr	r2, [pc, #292]	@ (8000bb0 <HAL_GPIO_Init+0x2ac>)
 8000a8a:	f043 0301 	orr.w	r3, r3, #1
 8000a8e:	6193      	str	r3, [r2, #24]
 8000a90:	4b47      	ldr	r3, [pc, #284]	@ (8000bb0 <HAL_GPIO_Init+0x2ac>)
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	f003 0301 	and.w	r3, r3, #1
 8000a98:	60bb      	str	r3, [r7, #8]
 8000a9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a9c:	4a45      	ldr	r2, [pc, #276]	@ (8000bb4 <HAL_GPIO_Init+0x2b0>)
 8000a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aa0:	089b      	lsrs	r3, r3, #2
 8000aa2:	3302      	adds	r3, #2
 8000aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aa8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aac:	f003 0303 	and.w	r3, r3, #3
 8000ab0:	009b      	lsls	r3, r3, #2
 8000ab2:	220f      	movs	r2, #15
 8000ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab8:	43db      	mvns	r3, r3
 8000aba:	68fa      	ldr	r2, [r7, #12]
 8000abc:	4013      	ands	r3, r2
 8000abe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	4a3d      	ldr	r2, [pc, #244]	@ (8000bb8 <HAL_GPIO_Init+0x2b4>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d00d      	beq.n	8000ae4 <HAL_GPIO_Init+0x1e0>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4a3c      	ldr	r2, [pc, #240]	@ (8000bbc <HAL_GPIO_Init+0x2b8>)
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d007      	beq.n	8000ae0 <HAL_GPIO_Init+0x1dc>
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	4a3b      	ldr	r2, [pc, #236]	@ (8000bc0 <HAL_GPIO_Init+0x2bc>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d101      	bne.n	8000adc <HAL_GPIO_Init+0x1d8>
 8000ad8:	2302      	movs	r3, #2
 8000ada:	e004      	b.n	8000ae6 <HAL_GPIO_Init+0x1e2>
 8000adc:	2303      	movs	r3, #3
 8000ade:	e002      	b.n	8000ae6 <HAL_GPIO_Init+0x1e2>
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	e000      	b.n	8000ae6 <HAL_GPIO_Init+0x1e2>
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ae8:	f002 0203 	and.w	r2, r2, #3
 8000aec:	0092      	lsls	r2, r2, #2
 8000aee:	4093      	lsls	r3, r2
 8000af0:	68fa      	ldr	r2, [r7, #12]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000af6:	492f      	ldr	r1, [pc, #188]	@ (8000bb4 <HAL_GPIO_Init+0x2b0>)
 8000af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000afa:	089b      	lsrs	r3, r3, #2
 8000afc:	3302      	adds	r3, #2
 8000afe:	68fa      	ldr	r2, [r7, #12]
 8000b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d006      	beq.n	8000b1e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b10:	4b2c      	ldr	r3, [pc, #176]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b12:	689a      	ldr	r2, [r3, #8]
 8000b14:	492b      	ldr	r1, [pc, #172]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b16:	69bb      	ldr	r3, [r7, #24]
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	608b      	str	r3, [r1, #8]
 8000b1c:	e006      	b.n	8000b2c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b1e:	4b29      	ldr	r3, [pc, #164]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b20:	689a      	ldr	r2, [r3, #8]
 8000b22:	69bb      	ldr	r3, [r7, #24]
 8000b24:	43db      	mvns	r3, r3
 8000b26:	4927      	ldr	r1, [pc, #156]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b28:	4013      	ands	r3, r2
 8000b2a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d006      	beq.n	8000b46 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b38:	4b22      	ldr	r3, [pc, #136]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b3a:	68da      	ldr	r2, [r3, #12]
 8000b3c:	4921      	ldr	r1, [pc, #132]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b3e:	69bb      	ldr	r3, [r7, #24]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	60cb      	str	r3, [r1, #12]
 8000b44:	e006      	b.n	8000b54 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b46:	4b1f      	ldr	r3, [pc, #124]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b48:	68da      	ldr	r2, [r3, #12]
 8000b4a:	69bb      	ldr	r3, [r7, #24]
 8000b4c:	43db      	mvns	r3, r3
 8000b4e:	491d      	ldr	r1, [pc, #116]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b50:	4013      	ands	r3, r2
 8000b52:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d006      	beq.n	8000b6e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b60:	4b18      	ldr	r3, [pc, #96]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b62:	685a      	ldr	r2, [r3, #4]
 8000b64:	4917      	ldr	r1, [pc, #92]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b66:	69bb      	ldr	r3, [r7, #24]
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	604b      	str	r3, [r1, #4]
 8000b6c:	e006      	b.n	8000b7c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b6e:	4b15      	ldr	r3, [pc, #84]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b70:	685a      	ldr	r2, [r3, #4]
 8000b72:	69bb      	ldr	r3, [r7, #24]
 8000b74:	43db      	mvns	r3, r3
 8000b76:	4913      	ldr	r1, [pc, #76]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b78:	4013      	ands	r3, r2
 8000b7a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d01f      	beq.n	8000bc8 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b88:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	490d      	ldr	r1, [pc, #52]	@ (8000bc4 <HAL_GPIO_Init+0x2c0>)
 8000b8e:	69bb      	ldr	r3, [r7, #24]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	600b      	str	r3, [r1, #0]
 8000b94:	e01f      	b.n	8000bd6 <HAL_GPIO_Init+0x2d2>
 8000b96:	bf00      	nop
 8000b98:	10320000 	.word	0x10320000
 8000b9c:	10310000 	.word	0x10310000
 8000ba0:	10220000 	.word	0x10220000
 8000ba4:	10210000 	.word	0x10210000
 8000ba8:	10120000 	.word	0x10120000
 8000bac:	10110000 	.word	0x10110000
 8000bb0:	40021000 	.word	0x40021000
 8000bb4:	40010000 	.word	0x40010000
 8000bb8:	40010800 	.word	0x40010800
 8000bbc:	40010c00 	.word	0x40010c00
 8000bc0:	40011000 	.word	0x40011000
 8000bc4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf8 <HAL_GPIO_Init+0x2f4>)
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	69bb      	ldr	r3, [r7, #24]
 8000bce:	43db      	mvns	r3, r3
 8000bd0:	4909      	ldr	r1, [pc, #36]	@ (8000bf8 <HAL_GPIO_Init+0x2f4>)
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd8:	3301      	adds	r3, #1
 8000bda:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000be2:	fa22 f303 	lsr.w	r3, r2, r3
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	f47f ae96 	bne.w	8000918 <HAL_GPIO_Init+0x14>
  }
}
 8000bec:	bf00      	nop
 8000bee:	bf00      	nop
 8000bf0:	372c      	adds	r7, #44	@ 0x2c
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bc80      	pop	{r7}
 8000bf6:	4770      	bx	lr
 8000bf8:	40010400 	.word	0x40010400

08000bfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d101      	bne.n	8000c0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e272      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f003 0301 	and.w	r3, r3, #1
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	f000 8087 	beq.w	8000d2a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c1c:	4b92      	ldr	r3, [pc, #584]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	f003 030c 	and.w	r3, r3, #12
 8000c24:	2b04      	cmp	r3, #4
 8000c26:	d00c      	beq.n	8000c42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c28:	4b8f      	ldr	r3, [pc, #572]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f003 030c 	and.w	r3, r3, #12
 8000c30:	2b08      	cmp	r3, #8
 8000c32:	d112      	bne.n	8000c5a <HAL_RCC_OscConfig+0x5e>
 8000c34:	4b8c      	ldr	r3, [pc, #560]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c40:	d10b      	bne.n	8000c5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c42:	4b89      	ldr	r3, [pc, #548]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d06c      	beq.n	8000d28 <HAL_RCC_OscConfig+0x12c>
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d168      	bne.n	8000d28 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	e24c      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c62:	d106      	bne.n	8000c72 <HAL_RCC_OscConfig+0x76>
 8000c64:	4b80      	ldr	r3, [pc, #512]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a7f      	ldr	r2, [pc, #508]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c6e:	6013      	str	r3, [r2, #0]
 8000c70:	e02e      	b.n	8000cd0 <HAL_RCC_OscConfig+0xd4>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d10c      	bne.n	8000c94 <HAL_RCC_OscConfig+0x98>
 8000c7a:	4b7b      	ldr	r3, [pc, #492]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a7a      	ldr	r2, [pc, #488]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c84:	6013      	str	r3, [r2, #0]
 8000c86:	4b78      	ldr	r3, [pc, #480]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a77      	ldr	r2, [pc, #476]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000c8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c90:	6013      	str	r3, [r2, #0]
 8000c92:	e01d      	b.n	8000cd0 <HAL_RCC_OscConfig+0xd4>
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c9c:	d10c      	bne.n	8000cb8 <HAL_RCC_OscConfig+0xbc>
 8000c9e:	4b72      	ldr	r3, [pc, #456]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a71      	ldr	r2, [pc, #452]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000ca4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ca8:	6013      	str	r3, [r2, #0]
 8000caa:	4b6f      	ldr	r3, [pc, #444]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a6e      	ldr	r2, [pc, #440]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cb4:	6013      	str	r3, [r2, #0]
 8000cb6:	e00b      	b.n	8000cd0 <HAL_RCC_OscConfig+0xd4>
 8000cb8:	4b6b      	ldr	r3, [pc, #428]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a6a      	ldr	r2, [pc, #424]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000cc2:	6013      	str	r3, [r2, #0]
 8000cc4:	4b68      	ldr	r3, [pc, #416]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a67      	ldr	r2, [pc, #412]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d013      	beq.n	8000d00 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd8:	f7ff fc26 	bl	8000528 <HAL_GetTick>
 8000cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cde:	e008      	b.n	8000cf2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ce0:	f7ff fc22 	bl	8000528 <HAL_GetTick>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	2b64      	cmp	r3, #100	@ 0x64
 8000cec:	d901      	bls.n	8000cf2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	e200      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cf2:	4b5d      	ldr	r3, [pc, #372]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d0f0      	beq.n	8000ce0 <HAL_RCC_OscConfig+0xe4>
 8000cfe:	e014      	b.n	8000d2a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d00:	f7ff fc12 	bl	8000528 <HAL_GetTick>
 8000d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d06:	e008      	b.n	8000d1a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d08:	f7ff fc0e 	bl	8000528 <HAL_GetTick>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	693b      	ldr	r3, [r7, #16]
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	2b64      	cmp	r3, #100	@ 0x64
 8000d14:	d901      	bls.n	8000d1a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d16:	2303      	movs	r3, #3
 8000d18:	e1ec      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d1a:	4b53      	ldr	r3, [pc, #332]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d1f0      	bne.n	8000d08 <HAL_RCC_OscConfig+0x10c>
 8000d26:	e000      	b.n	8000d2a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f003 0302 	and.w	r3, r3, #2
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d063      	beq.n	8000dfe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d36:	4b4c      	ldr	r3, [pc, #304]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f003 030c 	and.w	r3, r3, #12
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d00b      	beq.n	8000d5a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d42:	4b49      	ldr	r3, [pc, #292]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	f003 030c 	and.w	r3, r3, #12
 8000d4a:	2b08      	cmp	r3, #8
 8000d4c:	d11c      	bne.n	8000d88 <HAL_RCC_OscConfig+0x18c>
 8000d4e:	4b46      	ldr	r3, [pc, #280]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d116      	bne.n	8000d88 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d5a:	4b43      	ldr	r3, [pc, #268]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f003 0302 	and.w	r3, r3, #2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d005      	beq.n	8000d72 <HAL_RCC_OscConfig+0x176>
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	691b      	ldr	r3, [r3, #16]
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d001      	beq.n	8000d72 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e1c0      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d72:	4b3d      	ldr	r3, [pc, #244]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	695b      	ldr	r3, [r3, #20]
 8000d7e:	00db      	lsls	r3, r3, #3
 8000d80:	4939      	ldr	r1, [pc, #228]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000d82:	4313      	orrs	r3, r2
 8000d84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d86:	e03a      	b.n	8000dfe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	691b      	ldr	r3, [r3, #16]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d020      	beq.n	8000dd2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d90:	4b36      	ldr	r3, [pc, #216]	@ (8000e6c <HAL_RCC_OscConfig+0x270>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d96:	f7ff fbc7 	bl	8000528 <HAL_GetTick>
 8000d9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d9c:	e008      	b.n	8000db0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d9e:	f7ff fbc3 	bl	8000528 <HAL_GetTick>
 8000da2:	4602      	mov	r2, r0
 8000da4:	693b      	ldr	r3, [r7, #16]
 8000da6:	1ad3      	subs	r3, r2, r3
 8000da8:	2b02      	cmp	r3, #2
 8000daa:	d901      	bls.n	8000db0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000dac:	2303      	movs	r3, #3
 8000dae:	e1a1      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000db0:	4b2d      	ldr	r3, [pc, #180]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f003 0302 	and.w	r3, r3, #2
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d0f0      	beq.n	8000d9e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	695b      	ldr	r3, [r3, #20]
 8000dc8:	00db      	lsls	r3, r3, #3
 8000dca:	4927      	ldr	r1, [pc, #156]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	600b      	str	r3, [r1, #0]
 8000dd0:	e015      	b.n	8000dfe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dd2:	4b26      	ldr	r3, [pc, #152]	@ (8000e6c <HAL_RCC_OscConfig+0x270>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dd8:	f7ff fba6 	bl	8000528 <HAL_GetTick>
 8000ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dde:	e008      	b.n	8000df2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000de0:	f7ff fba2 	bl	8000528 <HAL_GetTick>
 8000de4:	4602      	mov	r2, r0
 8000de6:	693b      	ldr	r3, [r7, #16]
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	2b02      	cmp	r3, #2
 8000dec:	d901      	bls.n	8000df2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000dee:	2303      	movs	r3, #3
 8000df0:	e180      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000df2:	4b1d      	ldr	r3, [pc, #116]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f003 0302 	and.w	r3, r3, #2
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d1f0      	bne.n	8000de0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f003 0308 	and.w	r3, r3, #8
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d03a      	beq.n	8000e80 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d019      	beq.n	8000e46 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e12:	4b17      	ldr	r3, [pc, #92]	@ (8000e70 <HAL_RCC_OscConfig+0x274>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e18:	f7ff fb86 	bl	8000528 <HAL_GetTick>
 8000e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e1e:	e008      	b.n	8000e32 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e20:	f7ff fb82 	bl	8000528 <HAL_GetTick>
 8000e24:	4602      	mov	r2, r0
 8000e26:	693b      	ldr	r3, [r7, #16]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	2b02      	cmp	r3, #2
 8000e2c:	d901      	bls.n	8000e32 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	e160      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e32:	4b0d      	ldr	r3, [pc, #52]	@ (8000e68 <HAL_RCC_OscConfig+0x26c>)
 8000e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e36:	f003 0302 	and.w	r3, r3, #2
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d0f0      	beq.n	8000e20 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e3e:	2001      	movs	r0, #1
 8000e40:	f000 face 	bl	80013e0 <RCC_Delay>
 8000e44:	e01c      	b.n	8000e80 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e46:	4b0a      	ldr	r3, [pc, #40]	@ (8000e70 <HAL_RCC_OscConfig+0x274>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e4c:	f7ff fb6c 	bl	8000528 <HAL_GetTick>
 8000e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e52:	e00f      	b.n	8000e74 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e54:	f7ff fb68 	bl	8000528 <HAL_GetTick>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d908      	bls.n	8000e74 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e62:	2303      	movs	r3, #3
 8000e64:	e146      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
 8000e66:	bf00      	nop
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	42420000 	.word	0x42420000
 8000e70:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e74:	4b92      	ldr	r3, [pc, #584]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e78:	f003 0302 	and.w	r3, r3, #2
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d1e9      	bne.n	8000e54 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f003 0304 	and.w	r3, r3, #4
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	f000 80a6 	beq.w	8000fda <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e92:	4b8b      	ldr	r3, [pc, #556]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000e94:	69db      	ldr	r3, [r3, #28]
 8000e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d10d      	bne.n	8000eba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e9e:	4b88      	ldr	r3, [pc, #544]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000ea0:	69db      	ldr	r3, [r3, #28]
 8000ea2:	4a87      	ldr	r2, [pc, #540]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000ea4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ea8:	61d3      	str	r3, [r2, #28]
 8000eaa:	4b85      	ldr	r3, [pc, #532]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000eac:	69db      	ldr	r3, [r3, #28]
 8000eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eb2:	60bb      	str	r3, [r7, #8]
 8000eb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eba:	4b82      	ldr	r3, [pc, #520]	@ (80010c4 <HAL_RCC_OscConfig+0x4c8>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d118      	bne.n	8000ef8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ec6:	4b7f      	ldr	r3, [pc, #508]	@ (80010c4 <HAL_RCC_OscConfig+0x4c8>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a7e      	ldr	r2, [pc, #504]	@ (80010c4 <HAL_RCC_OscConfig+0x4c8>)
 8000ecc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ed0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ed2:	f7ff fb29 	bl	8000528 <HAL_GetTick>
 8000ed6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ed8:	e008      	b.n	8000eec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000eda:	f7ff fb25 	bl	8000528 <HAL_GetTick>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	1ad3      	subs	r3, r2, r3
 8000ee4:	2b64      	cmp	r3, #100	@ 0x64
 8000ee6:	d901      	bls.n	8000eec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	e103      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eec:	4b75      	ldr	r3, [pc, #468]	@ (80010c4 <HAL_RCC_OscConfig+0x4c8>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d0f0      	beq.n	8000eda <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d106      	bne.n	8000f0e <HAL_RCC_OscConfig+0x312>
 8000f00:	4b6f      	ldr	r3, [pc, #444]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f02:	6a1b      	ldr	r3, [r3, #32]
 8000f04:	4a6e      	ldr	r2, [pc, #440]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f06:	f043 0301 	orr.w	r3, r3, #1
 8000f0a:	6213      	str	r3, [r2, #32]
 8000f0c:	e02d      	b.n	8000f6a <HAL_RCC_OscConfig+0x36e>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	68db      	ldr	r3, [r3, #12]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d10c      	bne.n	8000f30 <HAL_RCC_OscConfig+0x334>
 8000f16:	4b6a      	ldr	r3, [pc, #424]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f18:	6a1b      	ldr	r3, [r3, #32]
 8000f1a:	4a69      	ldr	r2, [pc, #420]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f1c:	f023 0301 	bic.w	r3, r3, #1
 8000f20:	6213      	str	r3, [r2, #32]
 8000f22:	4b67      	ldr	r3, [pc, #412]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f24:	6a1b      	ldr	r3, [r3, #32]
 8000f26:	4a66      	ldr	r2, [pc, #408]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f28:	f023 0304 	bic.w	r3, r3, #4
 8000f2c:	6213      	str	r3, [r2, #32]
 8000f2e:	e01c      	b.n	8000f6a <HAL_RCC_OscConfig+0x36e>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	68db      	ldr	r3, [r3, #12]
 8000f34:	2b05      	cmp	r3, #5
 8000f36:	d10c      	bne.n	8000f52 <HAL_RCC_OscConfig+0x356>
 8000f38:	4b61      	ldr	r3, [pc, #388]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f3a:	6a1b      	ldr	r3, [r3, #32]
 8000f3c:	4a60      	ldr	r2, [pc, #384]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f3e:	f043 0304 	orr.w	r3, r3, #4
 8000f42:	6213      	str	r3, [r2, #32]
 8000f44:	4b5e      	ldr	r3, [pc, #376]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f46:	6a1b      	ldr	r3, [r3, #32]
 8000f48:	4a5d      	ldr	r2, [pc, #372]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	6213      	str	r3, [r2, #32]
 8000f50:	e00b      	b.n	8000f6a <HAL_RCC_OscConfig+0x36e>
 8000f52:	4b5b      	ldr	r3, [pc, #364]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f54:	6a1b      	ldr	r3, [r3, #32]
 8000f56:	4a5a      	ldr	r2, [pc, #360]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f58:	f023 0301 	bic.w	r3, r3, #1
 8000f5c:	6213      	str	r3, [r2, #32]
 8000f5e:	4b58      	ldr	r3, [pc, #352]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f60:	6a1b      	ldr	r3, [r3, #32]
 8000f62:	4a57      	ldr	r2, [pc, #348]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f64:	f023 0304 	bic.w	r3, r3, #4
 8000f68:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	68db      	ldr	r3, [r3, #12]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d015      	beq.n	8000f9e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f72:	f7ff fad9 	bl	8000528 <HAL_GetTick>
 8000f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f78:	e00a      	b.n	8000f90 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f7a:	f7ff fad5 	bl	8000528 <HAL_GetTick>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d901      	bls.n	8000f90 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e0b1      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f90:	4b4b      	ldr	r3, [pc, #300]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000f92:	6a1b      	ldr	r3, [r3, #32]
 8000f94:	f003 0302 	and.w	r3, r3, #2
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d0ee      	beq.n	8000f7a <HAL_RCC_OscConfig+0x37e>
 8000f9c:	e014      	b.n	8000fc8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f9e:	f7ff fac3 	bl	8000528 <HAL_GetTick>
 8000fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fa4:	e00a      	b.n	8000fbc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fa6:	f7ff fabf 	bl	8000528 <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d901      	bls.n	8000fbc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	e09b      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fbc:	4b40      	ldr	r3, [pc, #256]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000fbe:	6a1b      	ldr	r3, [r3, #32]
 8000fc0:	f003 0302 	and.w	r3, r3, #2
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d1ee      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000fc8:	7dfb      	ldrb	r3, [r7, #23]
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d105      	bne.n	8000fda <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fce:	4b3c      	ldr	r3, [pc, #240]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000fd0:	69db      	ldr	r3, [r3, #28]
 8000fd2:	4a3b      	ldr	r2, [pc, #236]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000fd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000fd8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69db      	ldr	r3, [r3, #28]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	f000 8087 	beq.w	80010f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fe4:	4b36      	ldr	r3, [pc, #216]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f003 030c 	and.w	r3, r3, #12
 8000fec:	2b08      	cmp	r3, #8
 8000fee:	d061      	beq.n	80010b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	69db      	ldr	r3, [r3, #28]
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d146      	bne.n	8001086 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ff8:	4b33      	ldr	r3, [pc, #204]	@ (80010c8 <HAL_RCC_OscConfig+0x4cc>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ffe:	f7ff fa93 	bl	8000528 <HAL_GetTick>
 8001002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001004:	e008      	b.n	8001018 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001006:	f7ff fa8f 	bl	8000528 <HAL_GetTick>
 800100a:	4602      	mov	r2, r0
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	2b02      	cmp	r3, #2
 8001012:	d901      	bls.n	8001018 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001014:	2303      	movs	r3, #3
 8001016:	e06d      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001018:	4b29      	ldr	r3, [pc, #164]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001020:	2b00      	cmp	r3, #0
 8001022:	d1f0      	bne.n	8001006 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6a1b      	ldr	r3, [r3, #32]
 8001028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800102c:	d108      	bne.n	8001040 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800102e:	4b24      	ldr	r3, [pc, #144]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	4921      	ldr	r1, [pc, #132]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 800103c:	4313      	orrs	r3, r2
 800103e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001040:	4b1f      	ldr	r3, [pc, #124]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6a19      	ldr	r1, [r3, #32]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001050:	430b      	orrs	r3, r1
 8001052:	491b      	ldr	r1, [pc, #108]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 8001054:	4313      	orrs	r3, r2
 8001056:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001058:	4b1b      	ldr	r3, [pc, #108]	@ (80010c8 <HAL_RCC_OscConfig+0x4cc>)
 800105a:	2201      	movs	r2, #1
 800105c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800105e:	f7ff fa63 	bl	8000528 <HAL_GetTick>
 8001062:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001064:	e008      	b.n	8001078 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001066:	f7ff fa5f 	bl	8000528 <HAL_GetTick>
 800106a:	4602      	mov	r2, r0
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	2b02      	cmp	r3, #2
 8001072:	d901      	bls.n	8001078 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001074:	2303      	movs	r3, #3
 8001076:	e03d      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001078:	4b11      	ldr	r3, [pc, #68]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001080:	2b00      	cmp	r3, #0
 8001082:	d0f0      	beq.n	8001066 <HAL_RCC_OscConfig+0x46a>
 8001084:	e035      	b.n	80010f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001086:	4b10      	ldr	r3, [pc, #64]	@ (80010c8 <HAL_RCC_OscConfig+0x4cc>)
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800108c:	f7ff fa4c 	bl	8000528 <HAL_GetTick>
 8001090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001092:	e008      	b.n	80010a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001094:	f7ff fa48 	bl	8000528 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e026      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010a6:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <HAL_RCC_OscConfig+0x4c4>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d1f0      	bne.n	8001094 <HAL_RCC_OscConfig+0x498>
 80010b2:	e01e      	b.n	80010f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	69db      	ldr	r3, [r3, #28]
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d107      	bne.n	80010cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e019      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
 80010c0:	40021000 	.word	0x40021000
 80010c4:	40007000 	.word	0x40007000
 80010c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80010cc:	4b0b      	ldr	r3, [pc, #44]	@ (80010fc <HAL_RCC_OscConfig+0x500>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6a1b      	ldr	r3, [r3, #32]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d106      	bne.n	80010ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d001      	beq.n	80010f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e000      	b.n	80010f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80010f2:	2300      	movs	r3, #0
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3718      	adds	r7, #24
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40021000 	.word	0x40021000

08001100 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d101      	bne.n	8001114 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	e0d0      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001114:	4b6a      	ldr	r3, [pc, #424]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 0307 	and.w	r3, r3, #7
 800111c:	683a      	ldr	r2, [r7, #0]
 800111e:	429a      	cmp	r2, r3
 8001120:	d910      	bls.n	8001144 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001122:	4b67      	ldr	r3, [pc, #412]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f023 0207 	bic.w	r2, r3, #7
 800112a:	4965      	ldr	r1, [pc, #404]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	4313      	orrs	r3, r2
 8001130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001132:	4b63      	ldr	r3, [pc, #396]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 0307 	and.w	r3, r3, #7
 800113a:	683a      	ldr	r2, [r7, #0]
 800113c:	429a      	cmp	r2, r3
 800113e:	d001      	beq.n	8001144 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001140:	2301      	movs	r3, #1
 8001142:	e0b8      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f003 0302 	and.w	r3, r3, #2
 800114c:	2b00      	cmp	r3, #0
 800114e:	d020      	beq.n	8001192 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f003 0304 	and.w	r3, r3, #4
 8001158:	2b00      	cmp	r3, #0
 800115a:	d005      	beq.n	8001168 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800115c:	4b59      	ldr	r3, [pc, #356]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	4a58      	ldr	r2, [pc, #352]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001162:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001166:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f003 0308 	and.w	r3, r3, #8
 8001170:	2b00      	cmp	r3, #0
 8001172:	d005      	beq.n	8001180 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001174:	4b53      	ldr	r3, [pc, #332]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	4a52      	ldr	r2, [pc, #328]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800117a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800117e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001180:	4b50      	ldr	r3, [pc, #320]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	494d      	ldr	r1, [pc, #308]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800118e:	4313      	orrs	r3, r2
 8001190:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	2b00      	cmp	r3, #0
 800119c:	d040      	beq.n	8001220 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d107      	bne.n	80011b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a6:	4b47      	ldr	r3, [pc, #284]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d115      	bne.n	80011de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e07f      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	d107      	bne.n	80011ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011be:	4b41      	ldr	r3, [pc, #260]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d109      	bne.n	80011de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e073      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ce:	4b3d      	ldr	r3, [pc, #244]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d101      	bne.n	80011de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e06b      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011de:	4b39      	ldr	r3, [pc, #228]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f023 0203 	bic.w	r2, r3, #3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	4936      	ldr	r1, [pc, #216]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 80011ec:	4313      	orrs	r3, r2
 80011ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011f0:	f7ff f99a 	bl	8000528 <HAL_GetTick>
 80011f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011f6:	e00a      	b.n	800120e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011f8:	f7ff f996 	bl	8000528 <HAL_GetTick>
 80011fc:	4602      	mov	r2, r0
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001206:	4293      	cmp	r3, r2
 8001208:	d901      	bls.n	800120e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	e053      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800120e:	4b2d      	ldr	r3, [pc, #180]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f003 020c 	and.w	r2, r3, #12
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	429a      	cmp	r2, r3
 800121e:	d1eb      	bne.n	80011f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001220:	4b27      	ldr	r3, [pc, #156]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0307 	and.w	r3, r3, #7
 8001228:	683a      	ldr	r2, [r7, #0]
 800122a:	429a      	cmp	r2, r3
 800122c:	d210      	bcs.n	8001250 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800122e:	4b24      	ldr	r3, [pc, #144]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f023 0207 	bic.w	r2, r3, #7
 8001236:	4922      	ldr	r1, [pc, #136]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	4313      	orrs	r3, r2
 800123c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800123e:	4b20      	ldr	r3, [pc, #128]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 0307 	and.w	r3, r3, #7
 8001246:	683a      	ldr	r2, [r7, #0]
 8001248:	429a      	cmp	r2, r3
 800124a:	d001      	beq.n	8001250 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	e032      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0304 	and.w	r3, r3, #4
 8001258:	2b00      	cmp	r3, #0
 800125a:	d008      	beq.n	800126e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800125c:	4b19      	ldr	r3, [pc, #100]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	4916      	ldr	r1, [pc, #88]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800126a:	4313      	orrs	r3, r2
 800126c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0308 	and.w	r3, r3, #8
 8001276:	2b00      	cmp	r3, #0
 8001278:	d009      	beq.n	800128e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800127a:	4b12      	ldr	r3, [pc, #72]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	691b      	ldr	r3, [r3, #16]
 8001286:	00db      	lsls	r3, r3, #3
 8001288:	490e      	ldr	r1, [pc, #56]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 800128a:	4313      	orrs	r3, r2
 800128c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800128e:	f000 f821 	bl	80012d4 <HAL_RCC_GetSysClockFreq>
 8001292:	4602      	mov	r2, r0
 8001294:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	091b      	lsrs	r3, r3, #4
 800129a:	f003 030f 	and.w	r3, r3, #15
 800129e:	490a      	ldr	r1, [pc, #40]	@ (80012c8 <HAL_RCC_ClockConfig+0x1c8>)
 80012a0:	5ccb      	ldrb	r3, [r1, r3]
 80012a2:	fa22 f303 	lsr.w	r3, r2, r3
 80012a6:	4a09      	ldr	r2, [pc, #36]	@ (80012cc <HAL_RCC_ClockConfig+0x1cc>)
 80012a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80012aa:	4b09      	ldr	r3, [pc, #36]	@ (80012d0 <HAL_RCC_ClockConfig+0x1d0>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff f8f8 	bl	80004a4 <HAL_InitTick>

  return HAL_OK;
 80012b4:	2300      	movs	r3, #0
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40022000 	.word	0x40022000
 80012c4:	40021000 	.word	0x40021000
 80012c8:	0800218c 	.word	0x0800218c
 80012cc:	20000000 	.word	0x20000000
 80012d0:	20000004 	.word	0x20000004

080012d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b087      	sub	sp, #28
 80012d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012da:	2300      	movs	r3, #0
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	2300      	movs	r3, #0
 80012e0:	60bb      	str	r3, [r7, #8]
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
 80012e6:	2300      	movs	r3, #0
 80012e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80012ea:	2300      	movs	r3, #0
 80012ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001368 <HAL_RCC_GetSysClockFreq+0x94>)
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f003 030c 	and.w	r3, r3, #12
 80012fa:	2b04      	cmp	r3, #4
 80012fc:	d002      	beq.n	8001304 <HAL_RCC_GetSysClockFreq+0x30>
 80012fe:	2b08      	cmp	r3, #8
 8001300:	d003      	beq.n	800130a <HAL_RCC_GetSysClockFreq+0x36>
 8001302:	e027      	b.n	8001354 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001304:	4b19      	ldr	r3, [pc, #100]	@ (800136c <HAL_RCC_GetSysClockFreq+0x98>)
 8001306:	613b      	str	r3, [r7, #16]
      break;
 8001308:	e027      	b.n	800135a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	0c9b      	lsrs	r3, r3, #18
 800130e:	f003 030f 	and.w	r3, r3, #15
 8001312:	4a17      	ldr	r2, [pc, #92]	@ (8001370 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001314:	5cd3      	ldrb	r3, [r2, r3]
 8001316:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d010      	beq.n	8001344 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001322:	4b11      	ldr	r3, [pc, #68]	@ (8001368 <HAL_RCC_GetSysClockFreq+0x94>)
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	0c5b      	lsrs	r3, r3, #17
 8001328:	f003 0301 	and.w	r3, r3, #1
 800132c:	4a11      	ldr	r2, [pc, #68]	@ (8001374 <HAL_RCC_GetSysClockFreq+0xa0>)
 800132e:	5cd3      	ldrb	r3, [r2, r3]
 8001330:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a0d      	ldr	r2, [pc, #52]	@ (800136c <HAL_RCC_GetSysClockFreq+0x98>)
 8001336:	fb03 f202 	mul.w	r2, r3, r2
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001340:	617b      	str	r3, [r7, #20]
 8001342:	e004      	b.n	800134e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	4a0c      	ldr	r2, [pc, #48]	@ (8001378 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001348:	fb02 f303 	mul.w	r3, r2, r3
 800134c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	613b      	str	r3, [r7, #16]
      break;
 8001352:	e002      	b.n	800135a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001354:	4b05      	ldr	r3, [pc, #20]	@ (800136c <HAL_RCC_GetSysClockFreq+0x98>)
 8001356:	613b      	str	r3, [r7, #16]
      break;
 8001358:	bf00      	nop
    }
  }
  return sysclockfreq;
 800135a:	693b      	ldr	r3, [r7, #16]
}
 800135c:	4618      	mov	r0, r3
 800135e:	371c      	adds	r7, #28
 8001360:	46bd      	mov	sp, r7
 8001362:	bc80      	pop	{r7}
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40021000 	.word	0x40021000
 800136c:	007a1200 	.word	0x007a1200
 8001370:	080021a4 	.word	0x080021a4
 8001374:	080021b4 	.word	0x080021b4
 8001378:	003d0900 	.word	0x003d0900

0800137c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001380:	4b02      	ldr	r3, [pc, #8]	@ (800138c <HAL_RCC_GetHCLKFreq+0x10>)
 8001382:	681b      	ldr	r3, [r3, #0]
}
 8001384:	4618      	mov	r0, r3
 8001386:	46bd      	mov	sp, r7
 8001388:	bc80      	pop	{r7}
 800138a:	4770      	bx	lr
 800138c:	20000000 	.word	0x20000000

08001390 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001394:	f7ff fff2 	bl	800137c <HAL_RCC_GetHCLKFreq>
 8001398:	4602      	mov	r2, r0
 800139a:	4b05      	ldr	r3, [pc, #20]	@ (80013b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	0a1b      	lsrs	r3, r3, #8
 80013a0:	f003 0307 	and.w	r3, r3, #7
 80013a4:	4903      	ldr	r1, [pc, #12]	@ (80013b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013a6:	5ccb      	ldrb	r3, [r1, r3]
 80013a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40021000 	.word	0x40021000
 80013b4:	0800219c 	.word	0x0800219c

080013b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80013bc:	f7ff ffde 	bl	800137c <HAL_RCC_GetHCLKFreq>
 80013c0:	4602      	mov	r2, r0
 80013c2:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	0adb      	lsrs	r3, r3, #11
 80013c8:	f003 0307 	and.w	r3, r3, #7
 80013cc:	4903      	ldr	r1, [pc, #12]	@ (80013dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80013ce:	5ccb      	ldrb	r3, [r1, r3]
 80013d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40021000 	.word	0x40021000
 80013dc:	0800219c 	.word	0x0800219c

080013e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80013e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001414 <RCC_Delay+0x34>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001418 <RCC_Delay+0x38>)
 80013ee:	fba2 2303 	umull	r2, r3, r2, r3
 80013f2:	0a5b      	lsrs	r3, r3, #9
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	fb02 f303 	mul.w	r3, r2, r3
 80013fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80013fc:	bf00      	nop
  }
  while (Delay --);
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	1e5a      	subs	r2, r3, #1
 8001402:	60fa      	str	r2, [r7, #12]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d1f9      	bne.n	80013fc <RCC_Delay+0x1c>
}
 8001408:	bf00      	nop
 800140a:	bf00      	nop
 800140c:	3714      	adds	r7, #20
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr
 8001414:	20000000 	.word	0x20000000
 8001418:	10624dd3 	.word	0x10624dd3

0800141c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d101      	bne.n	800142e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e042      	b.n	80014b4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001434:	b2db      	uxtb	r3, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	d106      	bne.n	8001448 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7fe ff62 	bl	800030c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2224      	movs	r2, #36	@ 0x24
 800144c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	68da      	ldr	r2, [r3, #12]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800145e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f000 fdcd 	bl	8002000 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	691a      	ldr	r2, [r3, #16]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001474:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	695a      	ldr	r2, [r3, #20]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001484:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	68da      	ldr	r2, [r3, #12]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001494:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2200      	movs	r2, #0
 800149a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2220      	movs	r2, #32
 80014a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2220      	movs	r2, #32
 80014a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2200      	movs	r2, #0
 80014b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80014b2:	2300      	movs	r3, #0
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08a      	sub	sp, #40	@ 0x28
 80014c0:	af02      	add	r7, sp, #8
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	603b      	str	r3, [r7, #0]
 80014c8:	4613      	mov	r3, r2
 80014ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	2b20      	cmp	r3, #32
 80014da:	d16d      	bne.n	80015b8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d002      	beq.n	80014e8 <HAL_UART_Transmit+0x2c>
 80014e2:	88fb      	ldrh	r3, [r7, #6]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d101      	bne.n	80014ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e066      	b.n	80015ba <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2200      	movs	r2, #0
 80014f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	2221      	movs	r2, #33	@ 0x21
 80014f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80014fa:	f7ff f815 	bl	8000528 <HAL_GetTick>
 80014fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	88fa      	ldrh	r2, [r7, #6]
 8001504:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	88fa      	ldrh	r2, [r7, #6]
 800150a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001514:	d108      	bne.n	8001528 <HAL_UART_Transmit+0x6c>
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	691b      	ldr	r3, [r3, #16]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d104      	bne.n	8001528 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800151e:	2300      	movs	r3, #0
 8001520:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	61bb      	str	r3, [r7, #24]
 8001526:	e003      	b.n	8001530 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800152c:	2300      	movs	r3, #0
 800152e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001530:	e02a      	b.n	8001588 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	9300      	str	r3, [sp, #0]
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	2200      	movs	r2, #0
 800153a:	2180      	movs	r1, #128	@ 0x80
 800153c:	68f8      	ldr	r0, [r7, #12]
 800153e:	f000 fb1d 	bl	8001b7c <UART_WaitOnFlagUntilTimeout>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001548:	2303      	movs	r3, #3
 800154a:	e036      	b.n	80015ba <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d10b      	bne.n	800156a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	881b      	ldrh	r3, [r3, #0]
 8001556:	461a      	mov	r2, r3
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001560:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	3302      	adds	r3, #2
 8001566:	61bb      	str	r3, [r7, #24]
 8001568:	e007      	b.n	800157a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	781a      	ldrb	r2, [r3, #0]
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	3301      	adds	r3, #1
 8001578:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800157e:	b29b      	uxth	r3, r3
 8001580:	3b01      	subs	r3, #1
 8001582:	b29a      	uxth	r2, r3
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800158c:	b29b      	uxth	r3, r3
 800158e:	2b00      	cmp	r3, #0
 8001590:	d1cf      	bne.n	8001532 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	9300      	str	r3, [sp, #0]
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	2200      	movs	r2, #0
 800159a:	2140      	movs	r1, #64	@ 0x40
 800159c:	68f8      	ldr	r0, [r7, #12]
 800159e:	f000 faed 	bl	8001b7c <UART_WaitOnFlagUntilTimeout>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	e006      	b.n	80015ba <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	2220      	movs	r2, #32
 80015b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80015b4:	2300      	movs	r3, #0
 80015b6:	e000      	b.n	80015ba <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80015b8:	2302      	movs	r3, #2
  }
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3720      	adds	r7, #32
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b084      	sub	sp, #16
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	60f8      	str	r0, [r7, #12]
 80015ca:	60b9      	str	r1, [r7, #8]
 80015cc:	4613      	mov	r3, r2
 80015ce:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	2b20      	cmp	r3, #32
 80015da:	d112      	bne.n	8001602 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d002      	beq.n	80015e8 <HAL_UART_Receive_IT+0x26>
 80015e2:	88fb      	ldrh	r3, [r7, #6]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d101      	bne.n	80015ec <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e00b      	b.n	8001604 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	2200      	movs	r2, #0
 80015f0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80015f2:	88fb      	ldrh	r3, [r7, #6]
 80015f4:	461a      	mov	r2, r3
 80015f6:	68b9      	ldr	r1, [r7, #8]
 80015f8:	68f8      	ldr	r0, [r7, #12]
 80015fa:	f000 fb2d 	bl	8001c58 <UART_Start_Receive_IT>
 80015fe:	4603      	mov	r3, r0
 8001600:	e000      	b.n	8001604 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8001602:	2302      	movs	r3, #2
  }
}
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b0ba      	sub	sp, #232	@ 0xe8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	695b      	ldr	r3, [r3, #20]
 800162e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8001632:	2300      	movs	r3, #0
 8001634:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8001638:	2300      	movs	r3, #0
 800163a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800163e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001642:	f003 030f 	and.w	r3, r3, #15
 8001646:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800164a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800164e:	2b00      	cmp	r3, #0
 8001650:	d10f      	bne.n	8001672 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001656:	f003 0320 	and.w	r3, r3, #32
 800165a:	2b00      	cmp	r3, #0
 800165c:	d009      	beq.n	8001672 <HAL_UART_IRQHandler+0x66>
 800165e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001662:	f003 0320 	and.w	r3, r3, #32
 8001666:	2b00      	cmp	r3, #0
 8001668:	d003      	beq.n	8001672 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f000 fc0a 	bl	8001e84 <UART_Receive_IT>
      return;
 8001670:	e25b      	b.n	8001b2a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001672:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001676:	2b00      	cmp	r3, #0
 8001678:	f000 80de 	beq.w	8001838 <HAL_UART_IRQHandler+0x22c>
 800167c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001680:	f003 0301 	and.w	r3, r3, #1
 8001684:	2b00      	cmp	r3, #0
 8001686:	d106      	bne.n	8001696 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001688:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800168c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001690:	2b00      	cmp	r3, #0
 8001692:	f000 80d1 	beq.w	8001838 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d00b      	beq.n	80016ba <HAL_UART_IRQHandler+0xae>
 80016a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80016a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d005      	beq.n	80016ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016b2:	f043 0201 	orr.w	r2, r3, #1
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80016ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80016be:	f003 0304 	and.w	r3, r3, #4
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d00b      	beq.n	80016de <HAL_UART_IRQHandler+0xd2>
 80016c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d005      	beq.n	80016de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d6:	f043 0202 	orr.w	r2, r3, #2
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80016de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80016e2:	f003 0302 	and.w	r3, r3, #2
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d00b      	beq.n	8001702 <HAL_UART_IRQHandler+0xf6>
 80016ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d005      	beq.n	8001702 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fa:	f043 0204 	orr.w	r2, r3, #4
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001706:	f003 0308 	and.w	r3, r3, #8
 800170a:	2b00      	cmp	r3, #0
 800170c:	d011      	beq.n	8001732 <HAL_UART_IRQHandler+0x126>
 800170e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001712:	f003 0320 	and.w	r3, r3, #32
 8001716:	2b00      	cmp	r3, #0
 8001718:	d105      	bne.n	8001726 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800171a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	2b00      	cmp	r3, #0
 8001724:	d005      	beq.n	8001732 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172a:	f043 0208 	orr.w	r2, r3, #8
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001736:	2b00      	cmp	r3, #0
 8001738:	f000 81f2 	beq.w	8001b20 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800173c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001740:	f003 0320 	and.w	r3, r3, #32
 8001744:	2b00      	cmp	r3, #0
 8001746:	d008      	beq.n	800175a <HAL_UART_IRQHandler+0x14e>
 8001748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800174c:	f003 0320 	and.w	r3, r3, #32
 8001750:	2b00      	cmp	r3, #0
 8001752:	d002      	beq.n	800175a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f000 fb95 	bl	8001e84 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	695b      	ldr	r3, [r3, #20]
 8001760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001764:	2b00      	cmp	r3, #0
 8001766:	bf14      	ite	ne
 8001768:	2301      	movne	r3, #1
 800176a:	2300      	moveq	r3, #0
 800176c:	b2db      	uxtb	r3, r3
 800176e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001776:	f003 0308 	and.w	r3, r3, #8
 800177a:	2b00      	cmp	r3, #0
 800177c:	d103      	bne.n	8001786 <HAL_UART_IRQHandler+0x17a>
 800177e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001782:	2b00      	cmp	r3, #0
 8001784:	d04f      	beq.n	8001826 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f000 fa9f 	bl	8001cca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	695b      	ldr	r3, [r3, #20]
 8001792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001796:	2b00      	cmp	r3, #0
 8001798:	d041      	beq.n	800181e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	3314      	adds	r3, #20
 80017a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80017a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80017a8:	e853 3f00 	ldrex	r3, [r3]
 80017ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80017b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80017b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80017b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	3314      	adds	r3, #20
 80017c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80017c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80017ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80017ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80017d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80017d6:	e841 2300 	strex	r3, r2, [r1]
 80017da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80017de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1d9      	bne.n	800179a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d013      	beq.n	8001816 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017f2:	4a7e      	ldr	r2, [pc, #504]	@ (80019ec <HAL_UART_IRQHandler+0x3e0>)
 80017f4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff f80a 	bl	8000814 <HAL_DMA_Abort_IT>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d016      	beq.n	8001834 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800180a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800180c:	687a      	ldr	r2, [r7, #4]
 800180e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001810:	4610      	mov	r0, r2
 8001812:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001814:	e00e      	b.n	8001834 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f000 f99c 	bl	8001b54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800181c:	e00a      	b.n	8001834 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f000 f998 	bl	8001b54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001824:	e006      	b.n	8001834 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 f994 	bl	8001b54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2200      	movs	r2, #0
 8001830:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8001832:	e175      	b.n	8001b20 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001834:	bf00      	nop
    return;
 8001836:	e173      	b.n	8001b20 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183c:	2b01      	cmp	r3, #1
 800183e:	f040 814f 	bne.w	8001ae0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001846:	f003 0310 	and.w	r3, r3, #16
 800184a:	2b00      	cmp	r3, #0
 800184c:	f000 8148 	beq.w	8001ae0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001854:	f003 0310 	and.w	r3, r3, #16
 8001858:	2b00      	cmp	r3, #0
 800185a:	f000 8141 	beq.w	8001ae0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800185e:	2300      	movs	r3, #0
 8001860:	60bb      	str	r3, [r7, #8]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	60bb      	str	r3, [r7, #8]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	695b      	ldr	r3, [r3, #20]
 800187a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800187e:	2b00      	cmp	r3, #0
 8001880:	f000 80b6 	beq.w	80019f0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001890:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001894:	2b00      	cmp	r3, #0
 8001896:	f000 8145 	beq.w	8001b24 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800189e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80018a2:	429a      	cmp	r2, r3
 80018a4:	f080 813e 	bcs.w	8001b24 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80018ae:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018b4:	699b      	ldr	r3, [r3, #24]
 80018b6:	2b20      	cmp	r3, #32
 80018b8:	f000 8088 	beq.w	80019cc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	330c      	adds	r3, #12
 80018c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80018c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80018ca:	e853 3f00 	ldrex	r3, [r3]
 80018ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80018d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80018d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80018da:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	330c      	adds	r3, #12
 80018e4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80018e8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80018ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018f0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80018f4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80018f8:	e841 2300 	strex	r3, r2, [r1]
 80018fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8001900:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001904:	2b00      	cmp	r3, #0
 8001906:	d1d9      	bne.n	80018bc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	3314      	adds	r3, #20
 800190e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001910:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001912:	e853 3f00 	ldrex	r3, [r3]
 8001916:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8001918:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800191a:	f023 0301 	bic.w	r3, r3, #1
 800191e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	3314      	adds	r3, #20
 8001928:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800192c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8001930:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001932:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001934:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001938:	e841 2300 	strex	r3, r2, [r1]
 800193c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800193e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1e1      	bne.n	8001908 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	3314      	adds	r3, #20
 800194a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800194c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800194e:	e853 3f00 	ldrex	r3, [r3]
 8001952:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8001954:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001956:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800195a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	3314      	adds	r3, #20
 8001964:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001968:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800196a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800196c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800196e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001970:	e841 2300 	strex	r3, r2, [r1]
 8001974:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8001976:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001978:	2b00      	cmp	r3, #0
 800197a:	d1e3      	bne.n	8001944 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2220      	movs	r2, #32
 8001980:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	330c      	adds	r3, #12
 8001990:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001992:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001994:	e853 3f00 	ldrex	r3, [r3]
 8001998:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800199a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800199c:	f023 0310 	bic.w	r3, r3, #16
 80019a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	330c      	adds	r3, #12
 80019aa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80019ae:	65ba      	str	r2, [r7, #88]	@ 0x58
 80019b0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80019b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80019b6:	e841 2300 	strex	r3, r2, [r1]
 80019ba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80019bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1e3      	bne.n	800198a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7fe fee9 	bl	800079e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2202      	movs	r2, #2
 80019d0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80019da:	b29b      	uxth	r3, r3
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	b29b      	uxth	r3, r3
 80019e0:	4619      	mov	r1, r3
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f000 f8bf 	bl	8001b66 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80019e8:	e09c      	b.n	8001b24 <HAL_UART_IRQHandler+0x518>
 80019ea:	bf00      	nop
 80019ec:	08001d8f 	.word	0x08001d8f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	f000 808e 	beq.w	8001b28 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8001a0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	f000 8089 	beq.w	8001b28 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	330c      	adds	r3, #12
 8001a1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a20:	e853 3f00 	ldrex	r3, [r3]
 8001a24:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8001a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001a2c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	330c      	adds	r3, #12
 8001a36:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8001a3a:	647a      	str	r2, [r7, #68]	@ 0x44
 8001a3c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a3e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001a40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001a42:	e841 2300 	strex	r3, r2, [r1]
 8001a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8001a48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1e3      	bne.n	8001a16 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	3314      	adds	r3, #20
 8001a54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a58:	e853 3f00 	ldrex	r3, [r3]
 8001a5c:	623b      	str	r3, [r7, #32]
   return(result);
 8001a5e:	6a3b      	ldr	r3, [r7, #32]
 8001a60:	f023 0301 	bic.w	r3, r3, #1
 8001a64:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	3314      	adds	r3, #20
 8001a6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001a72:	633a      	str	r2, [r7, #48]	@ 0x30
 8001a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001a78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a7a:	e841 2300 	strex	r3, r2, [r1]
 8001a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8001a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1e3      	bne.n	8001a4e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2220      	movs	r2, #32
 8001a8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	330c      	adds	r3, #12
 8001a9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	e853 3f00 	ldrex	r3, [r3]
 8001aa2:	60fb      	str	r3, [r7, #12]
   return(result);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	f023 0310 	bic.w	r3, r3, #16
 8001aaa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	330c      	adds	r3, #12
 8001ab4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8001ab8:	61fa      	str	r2, [r7, #28]
 8001aba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001abc:	69b9      	ldr	r1, [r7, #24]
 8001abe:	69fa      	ldr	r2, [r7, #28]
 8001ac0:	e841 2300 	strex	r3, r2, [r1]
 8001ac4:	617b      	str	r3, [r7, #20]
   return(result);
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d1e3      	bne.n	8001a94 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2202      	movs	r2, #2
 8001ad0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001ad2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f000 f844 	bl	8001b66 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001ade:	e023      	b.n	8001b28 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ae4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d009      	beq.n	8001b00 <HAL_UART_IRQHandler+0x4f4>
 8001aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001af0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d003      	beq.n	8001b00 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f000 f95c 	bl	8001db6 <UART_Transmit_IT>
    return;
 8001afe:	e014      	b.n	8001b2a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d00e      	beq.n	8001b2a <HAL_UART_IRQHandler+0x51e>
 8001b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001b10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d008      	beq.n	8001b2a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f000 f99b 	bl	8001e54 <UART_EndTransmit_IT>
    return;
 8001b1e:	e004      	b.n	8001b2a <HAL_UART_IRQHandler+0x51e>
    return;
 8001b20:	bf00      	nop
 8001b22:	e002      	b.n	8001b2a <HAL_UART_IRQHandler+0x51e>
      return;
 8001b24:	bf00      	nop
 8001b26:	e000      	b.n	8001b2a <HAL_UART_IRQHandler+0x51e>
      return;
 8001b28:	bf00      	nop
  }
}
 8001b2a:	37e8      	adds	r7, #232	@ 0xe8
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001b38:	bf00      	nop
 8001b3a:	370c      	adds	r7, #12
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bc80      	pop	{r7}
 8001b40:	4770      	bx	lr

08001b42 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b42:	b480      	push	{r7}
 8001b44:	b083      	sub	sp, #12
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001b4a:	bf00      	nop
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr

08001b54 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001b5c:	bf00      	nop
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bc80      	pop	{r7}
 8001b64:	4770      	bx	lr

08001b66 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b083      	sub	sp, #12
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
 8001b6e:	460b      	mov	r3, r1
 8001b70:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001b72:	bf00      	nop
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bc80      	pop	{r7}
 8001b7a:	4770      	bx	lr

08001b7c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b090      	sub	sp, #64	@ 0x40
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	603b      	str	r3, [r7, #0]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b8c:	e050      	b.n	8001c30 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b94:	d04c      	beq.n	8001c30 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d007      	beq.n	8001bac <UART_WaitOnFlagUntilTimeout+0x30>
 8001b9c:	f7fe fcc4 	bl	8000528 <HAL_GetTick>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d241      	bcs.n	8001c30 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	330c      	adds	r3, #12
 8001bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bb6:	e853 3f00 	ldrex	r3, [r3]
 8001bba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bbe:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8001bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	330c      	adds	r3, #12
 8001bca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001bcc:	637a      	str	r2, [r7, #52]	@ 0x34
 8001bce:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001bd0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001bd2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001bd4:	e841 2300 	strex	r3, r2, [r1]
 8001bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8001bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d1e5      	bne.n	8001bac <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	3314      	adds	r3, #20
 8001be6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	e853 3f00 	ldrex	r3, [r3]
 8001bee:	613b      	str	r3, [r7, #16]
   return(result);
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	f023 0301 	bic.w	r3, r3, #1
 8001bf6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	3314      	adds	r3, #20
 8001bfe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001c00:	623a      	str	r2, [r7, #32]
 8001c02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c04:	69f9      	ldr	r1, [r7, #28]
 8001c06:	6a3a      	ldr	r2, [r7, #32]
 8001c08:	e841 2300 	strex	r3, r2, [r1]
 8001c0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d1e5      	bne.n	8001be0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2220      	movs	r2, #32
 8001c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2220      	movs	r2, #32
 8001c20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2200      	movs	r2, #0
 8001c28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e00f      	b.n	8001c50 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	68ba      	ldr	r2, [r7, #8]
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	bf0c      	ite	eq
 8001c40:	2301      	moveq	r3, #1
 8001c42:	2300      	movne	r3, #0
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	461a      	mov	r2, r3
 8001c48:	79fb      	ldrb	r3, [r7, #7]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d09f      	beq.n	8001b8e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3740      	adds	r7, #64	@ 0x40
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	60f8      	str	r0, [r7, #12]
 8001c60:	60b9      	str	r1, [r7, #8]
 8001c62:	4613      	mov	r3, r2
 8001c64:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	68ba      	ldr	r2, [r7, #8]
 8001c6a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	88fa      	ldrh	r2, [r7, #6]
 8001c70:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	88fa      	ldrh	r2, [r7, #6]
 8001c76:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2222      	movs	r2, #34	@ 0x22
 8001c82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d007      	beq.n	8001c9e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	68da      	ldr	r2, [r3, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c9c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	695a      	ldr	r2, [r3, #20]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f042 0201 	orr.w	r2, r2, #1
 8001cac:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	68da      	ldr	r2, [r3, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f042 0220 	orr.w	r2, r2, #32
 8001cbc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3714      	adds	r7, #20
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bc80      	pop	{r7}
 8001cc8:	4770      	bx	lr

08001cca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	b095      	sub	sp, #84	@ 0x54
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	330c      	adds	r3, #12
 8001cd8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cdc:	e853 3f00 	ldrex	r3, [r3]
 8001ce0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ce4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001ce8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	330c      	adds	r3, #12
 8001cf0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001cf2:	643a      	str	r2, [r7, #64]	@ 0x40
 8001cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cf6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001cf8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001cfa:	e841 2300 	strex	r3, r2, [r1]
 8001cfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d1e5      	bne.n	8001cd2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	3314      	adds	r3, #20
 8001d0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d0e:	6a3b      	ldr	r3, [r7, #32]
 8001d10:	e853 3f00 	ldrex	r3, [r3]
 8001d14:	61fb      	str	r3, [r7, #28]
   return(result);
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	f023 0301 	bic.w	r3, r3, #1
 8001d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	3314      	adds	r3, #20
 8001d24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001d26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d28:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d2e:	e841 2300 	strex	r3, r2, [r1]
 8001d32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d1e5      	bne.n	8001d06 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d119      	bne.n	8001d76 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	330c      	adds	r3, #12
 8001d48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	e853 3f00 	ldrex	r3, [r3]
 8001d50:	60bb      	str	r3, [r7, #8]
   return(result);
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	f023 0310 	bic.w	r3, r3, #16
 8001d58:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	330c      	adds	r3, #12
 8001d60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d62:	61ba      	str	r2, [r7, #24]
 8001d64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d66:	6979      	ldr	r1, [r7, #20]
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	e841 2300 	strex	r3, r2, [r1]
 8001d6e:	613b      	str	r3, [r7, #16]
   return(result);
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1e5      	bne.n	8001d42 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2220      	movs	r2, #32
 8001d7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001d84:	bf00      	nop
 8001d86:	3754      	adds	r7, #84	@ 0x54
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc80      	pop	{r7}
 8001d8c:	4770      	bx	lr

08001d8e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b084      	sub	sp, #16
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	2200      	movs	r2, #0
 8001da6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001da8:	68f8      	ldr	r0, [r7, #12]
 8001daa:	f7ff fed3 	bl	8001b54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001dae:	bf00      	nop
 8001db0:	3710      	adds	r7, #16
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001db6:	b480      	push	{r7}
 8001db8:	b085      	sub	sp, #20
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	2b21      	cmp	r3, #33	@ 0x21
 8001dc8:	d13e      	bne.n	8001e48 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001dd2:	d114      	bne.n	8001dfe <UART_Transmit_IT+0x48>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d110      	bne.n	8001dfe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a1b      	ldr	r3, [r3, #32]
 8001de0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	881b      	ldrh	r3, [r3, #0]
 8001de6:	461a      	mov	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001df0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6a1b      	ldr	r3, [r3, #32]
 8001df6:	1c9a      	adds	r2, r3, #2
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	621a      	str	r2, [r3, #32]
 8001dfc:	e008      	b.n	8001e10 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a1b      	ldr	r3, [r3, #32]
 8001e02:	1c59      	adds	r1, r3, #1
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	6211      	str	r1, [r2, #32]
 8001e08:	781a      	ldrb	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	3b01      	subs	r3, #1
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d10f      	bne.n	8001e44 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68da      	ldr	r2, [r3, #12]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e32:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68da      	ldr	r2, [r3, #12]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e42:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001e44:	2300      	movs	r3, #0
 8001e46:	e000      	b.n	8001e4a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8001e48:	2302      	movs	r3, #2
  }
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3714      	adds	r7, #20
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bc80      	pop	{r7}
 8001e52:	4770      	bx	lr

08001e54 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68da      	ldr	r2, [r3, #12]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e6a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2220      	movs	r2, #32
 8001e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f7ff fe5b 	bl	8001b30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001e7a:	2300      	movs	r3, #0
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b08c      	sub	sp, #48	@ 0x30
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b22      	cmp	r3, #34	@ 0x22
 8001e96:	f040 80ae 	bne.w	8001ff6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ea2:	d117      	bne.n	8001ed4 <UART_Receive_IT+0x50>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d113      	bne.n	8001ed4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ec6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ecc:	1c9a      	adds	r2, r3, #2
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	629a      	str	r2, [r3, #40]	@ 0x28
 8001ed2:	e026      	b.n	8001f22 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8001eda:	2300      	movs	r3, #0
 8001edc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ee6:	d007      	beq.n	8001ef8 <UART_Receive_IT+0x74>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d10a      	bne.n	8001f06 <UART_Receive_IT+0x82>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	691b      	ldr	r3, [r3, #16]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d106      	bne.n	8001f06 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	b2da      	uxtb	r2, r3
 8001f00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f02:	701a      	strb	r2, [r3, #0]
 8001f04:	e008      	b.n	8001f18 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f12:	b2da      	uxtb	r2, r3
 8001f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f16:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f1c:	1c5a      	adds	r2, r3, #1
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	3b01      	subs	r3, #1
 8001f2a:	b29b      	uxth	r3, r3
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	4619      	mov	r1, r3
 8001f30:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d15d      	bne.n	8001ff2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	68da      	ldr	r2, [r3, #12]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f022 0220 	bic.w	r2, r2, #32
 8001f44:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68da      	ldr	r2, [r3, #12]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f54:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	695a      	ldr	r2, [r3, #20]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f022 0201 	bic.w	r2, r2, #1
 8001f64:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2220      	movs	r2, #32
 8001f6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d135      	bne.n	8001fe8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	330c      	adds	r3, #12
 8001f88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	e853 3f00 	ldrex	r3, [r3]
 8001f90:	613b      	str	r3, [r7, #16]
   return(result);
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	f023 0310 	bic.w	r3, r3, #16
 8001f98:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	330c      	adds	r3, #12
 8001fa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fa2:	623a      	str	r2, [r7, #32]
 8001fa4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fa6:	69f9      	ldr	r1, [r7, #28]
 8001fa8:	6a3a      	ldr	r2, [r7, #32]
 8001faa:	e841 2300 	strex	r3, r2, [r1]
 8001fae:	61bb      	str	r3, [r7, #24]
   return(result);
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d1e5      	bne.n	8001f82 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0310 	and.w	r3, r3, #16
 8001fc0:	2b10      	cmp	r3, #16
 8001fc2:	d10a      	bne.n	8001fda <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	60fb      	str	r3, [r7, #12]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001fde:	4619      	mov	r1, r3
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7ff fdc0 	bl	8001b66 <HAL_UARTEx_RxEventCallback>
 8001fe6:	e002      	b.n	8001fee <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f7ff fdaa 	bl	8001b42 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	e002      	b.n	8001ff8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	e000      	b.n	8001ff8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8001ff6:	2302      	movs	r3, #2
  }
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3730      	adds	r7, #48	@ 0x30
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68da      	ldr	r2, [r3, #12]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	430a      	orrs	r2, r1
 800201c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	689a      	ldr	r2, [r3, #8]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	691b      	ldr	r3, [r3, #16]
 8002026:	431a      	orrs	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	695b      	ldr	r3, [r3, #20]
 800202c:	4313      	orrs	r3, r2
 800202e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800203a:	f023 030c 	bic.w	r3, r3, #12
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6812      	ldr	r2, [r2, #0]
 8002042:	68b9      	ldr	r1, [r7, #8]
 8002044:	430b      	orrs	r3, r1
 8002046:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	695b      	ldr	r3, [r3, #20]
 800204e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	699a      	ldr	r2, [r3, #24]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	430a      	orrs	r2, r1
 800205c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a2c      	ldr	r2, [pc, #176]	@ (8002114 <UART_SetConfig+0x114>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d103      	bne.n	8002070 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002068:	f7ff f9a6 	bl	80013b8 <HAL_RCC_GetPCLK2Freq>
 800206c:	60f8      	str	r0, [r7, #12]
 800206e:	e002      	b.n	8002076 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002070:	f7ff f98e 	bl	8001390 <HAL_RCC_GetPCLK1Freq>
 8002074:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	4613      	mov	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4413      	add	r3, r2
 800207e:	009a      	lsls	r2, r3, #2
 8002080:	441a      	add	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	fbb2 f3f3 	udiv	r3, r2, r3
 800208c:	4a22      	ldr	r2, [pc, #136]	@ (8002118 <UART_SetConfig+0x118>)
 800208e:	fba2 2303 	umull	r2, r3, r2, r3
 8002092:	095b      	lsrs	r3, r3, #5
 8002094:	0119      	lsls	r1, r3, #4
 8002096:	68fa      	ldr	r2, [r7, #12]
 8002098:	4613      	mov	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	4413      	add	r3, r2
 800209e:	009a      	lsls	r2, r3, #2
 80020a0:	441a      	add	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80020ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002118 <UART_SetConfig+0x118>)
 80020ae:	fba3 0302 	umull	r0, r3, r3, r2
 80020b2:	095b      	lsrs	r3, r3, #5
 80020b4:	2064      	movs	r0, #100	@ 0x64
 80020b6:	fb00 f303 	mul.w	r3, r0, r3
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	011b      	lsls	r3, r3, #4
 80020be:	3332      	adds	r3, #50	@ 0x32
 80020c0:	4a15      	ldr	r2, [pc, #84]	@ (8002118 <UART_SetConfig+0x118>)
 80020c2:	fba2 2303 	umull	r2, r3, r2, r3
 80020c6:	095b      	lsrs	r3, r3, #5
 80020c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020cc:	4419      	add	r1, r3
 80020ce:	68fa      	ldr	r2, [r7, #12]
 80020d0:	4613      	mov	r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	009a      	lsls	r2, r3, #2
 80020d8:	441a      	add	r2, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80020e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002118 <UART_SetConfig+0x118>)
 80020e6:	fba3 0302 	umull	r0, r3, r3, r2
 80020ea:	095b      	lsrs	r3, r3, #5
 80020ec:	2064      	movs	r0, #100	@ 0x64
 80020ee:	fb00 f303 	mul.w	r3, r0, r3
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	011b      	lsls	r3, r3, #4
 80020f6:	3332      	adds	r3, #50	@ 0x32
 80020f8:	4a07      	ldr	r2, [pc, #28]	@ (8002118 <UART_SetConfig+0x118>)
 80020fa:	fba2 2303 	umull	r2, r3, r2, r3
 80020fe:	095b      	lsrs	r3, r3, #5
 8002100:	f003 020f 	and.w	r2, r3, #15
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	440a      	add	r2, r1
 800210a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800210c:	bf00      	nop
 800210e:	3710      	adds	r7, #16
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	40013800 	.word	0x40013800
 8002118:	51eb851f 	.word	0x51eb851f

0800211c <memset>:
 800211c:	4603      	mov	r3, r0
 800211e:	4402      	add	r2, r0
 8002120:	4293      	cmp	r3, r2
 8002122:	d100      	bne.n	8002126 <memset+0xa>
 8002124:	4770      	bx	lr
 8002126:	f803 1b01 	strb.w	r1, [r3], #1
 800212a:	e7f9      	b.n	8002120 <memset+0x4>

0800212c <__libc_init_array>:
 800212c:	b570      	push	{r4, r5, r6, lr}
 800212e:	2600      	movs	r6, #0
 8002130:	4d0c      	ldr	r5, [pc, #48]	@ (8002164 <__libc_init_array+0x38>)
 8002132:	4c0d      	ldr	r4, [pc, #52]	@ (8002168 <__libc_init_array+0x3c>)
 8002134:	1b64      	subs	r4, r4, r5
 8002136:	10a4      	asrs	r4, r4, #2
 8002138:	42a6      	cmp	r6, r4
 800213a:	d109      	bne.n	8002150 <__libc_init_array+0x24>
 800213c:	f000 f81a 	bl	8002174 <_init>
 8002140:	2600      	movs	r6, #0
 8002142:	4d0a      	ldr	r5, [pc, #40]	@ (800216c <__libc_init_array+0x40>)
 8002144:	4c0a      	ldr	r4, [pc, #40]	@ (8002170 <__libc_init_array+0x44>)
 8002146:	1b64      	subs	r4, r4, r5
 8002148:	10a4      	asrs	r4, r4, #2
 800214a:	42a6      	cmp	r6, r4
 800214c:	d105      	bne.n	800215a <__libc_init_array+0x2e>
 800214e:	bd70      	pop	{r4, r5, r6, pc}
 8002150:	f855 3b04 	ldr.w	r3, [r5], #4
 8002154:	4798      	blx	r3
 8002156:	3601      	adds	r6, #1
 8002158:	e7ee      	b.n	8002138 <__libc_init_array+0xc>
 800215a:	f855 3b04 	ldr.w	r3, [r5], #4
 800215e:	4798      	blx	r3
 8002160:	3601      	adds	r6, #1
 8002162:	e7f2      	b.n	800214a <__libc_init_array+0x1e>
 8002164:	080021b8 	.word	0x080021b8
 8002168:	080021b8 	.word	0x080021b8
 800216c:	080021b8 	.word	0x080021b8
 8002170:	080021bc 	.word	0x080021bc

08002174 <_init>:
 8002174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002176:	bf00      	nop
 8002178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800217a:	bc08      	pop	{r3}
 800217c:	469e      	mov	lr, r3
 800217e:	4770      	bx	lr

08002180 <_fini>:
 8002180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002182:	bf00      	nop
 8002184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002186:	bc08      	pop	{r3}
 8002188:	469e      	mov	lr, r3
 800218a:	4770      	bx	lr
