<?xml version="1.0"?>
<MEGACORE title="Reed-Solomon Compiler"  version="18.0"  build="614"  iptb_version="1.3.0 Build 614"  format_version="120" >
<NETLIST_SECTION active_core="auk_rs_enc_top_atl" >
<STATIC_SECTION>
<PRIVATES>
<NAMESPACE name = "parameterization">
<PRIVATE name = "use_mem" value="1"  type="BOOLEAN"  enable="1" />
<PRIVATE name = "mem_type" value="M512"  type="STRING"  enable="1" />
<PRIVATE name = "devicefamily" value="Cyclone IV E"  type="STRING"  enable="1" />
<PRIVATE name = "Function_core" value="Encoder"  type="STRING"  enable="1" />
<PRIVATE name = "Erasures" value="false"  type="STRING"  enable="1" />
<PRIVATE name = "Varcheck" value="false"  type="STRING"  enable="1" />
<PRIVATE name = "rserr_connect" value="false"  type="STRING"  enable="1" />
<PRIVATE name = "err_bit_connect" value="false"  type="STRING"  enable="1" />
<PRIVATE name = "full_errbit" value="false"  type="STRING"  enable="1" />
<PRIVATE name = "test_for" value="BER"  type="STRING"  enable="1" />
<PRIVATE name = "keysize" value="full"  type="STRING"  enable="1" />
<PRIVATE name = "m" value="8"  type="INTEGER"  enable="1" />
<PRIVATE name = "n" value="38"  type="INTEGER"  enable="1" />
<PRIVATE name = "check" value="8"  type="INTEGER"  enable="1" />
<PRIVATE name = "genstart" value="0"  type="INTEGER"  enable="1" />
<PRIVATE name = "irrpol" value="285"  type="INTEGER"  enable="1" />
<PRIVATE name = "rootspace" value="1"  type="INTEGER"  enable="1" />
</NAMESPACE>
<NAMESPACE name = "simgen_enable">
<PRIVATE name = "language" value="Verilog HDL"  type="STRING"  enable="1" />
</NAMESPACE>
<NAMESPACE name = "simgen">
<PRIVATE name = "filename" value="RS_ENC_LANE_QUATUS.vo"  type="STRING"  enable="1" />
</NAMESPACE>
<NAMESPACE name = "greybox">
<PRIVATE name = "filename" value="RS_ENC_LANE_QUATUS_syn.v"  type="STRING"  enable="1" />
</NAMESPACE>
<NAMESPACE name = "serializer"/>
<NAMESPACE name = "quartus_settings">
<PRIVATE name = "DEVICE" value="EP4CE6F17C8"  type="STRING"  enable="1" />
<PRIVATE name = "FAMILY" value="Cyclone IV E"  type="STRING"  enable="1" />
</NAMESPACE>
</PRIVATES>
<FILES/>
<CONSTANTS>
<CONSTANT name = "m" value="8"  type="INTEGER" />
<CONSTANT name = "n" value="38"  type="INTEGER" />
<CONSTANT name = "check" value="8"  type="INTEGER" />
<CONSTANT name = "genstart" value="0"  type="INTEGER" />
<CONSTANT name = "irrpol" value="285"  type="INTEGER" />
<CONSTANT name = "rootspace" value="1"  type="INTEGER" />
<CONSTANT name = "wide" value="4"  type="INTEGER" />
<CONSTANT name = "Varcheck" value="false"  type="STRING" />
</CONSTANTS>
<PORTS>
<PORT name = "clk" direction="INPUT"  connect_to="clk"  default="NODEFVAL"  width="1"  description="" />
<PORT name = "reset" direction="INPUT"  connect_to="reset"  default="NODEFVAL"  width="1"  description="" />
<PORT name = "rsin" direction="INPUT"  connect_to="rsin"  default="NODEFVAL"  high_width="8"  low_width="1"  description="" />
<PORT name = "rsout" direction="OUTPUT"  connect_to="rsout"  default="NODEFVAL"  high_width="8"  low_width="1"  description="" />
<PORT name = "sink_ena" direction="OUTPUT"  connect_to="sink_ena"  default="NODEFVAL"  width="1"  description="" />
<PORT name = "sink_val" direction="INPUT"  connect_to="sink_val"  default="NODEFVAL"  width="1"  description="" />
<PORT name = "sink_sop" direction="INPUT"  connect_to="sink_sop"  default="NODEFVAL"  width="1"  description="" />
<PORT name = "sink_eop" direction="INPUT"  connect_to="sink_eop"  default="NODEFVAL"  width="1"  description="" />
<PORT name = "source_ena" direction="INPUT"  connect_to="source_ena"  default="NODEFVAL"  width="1"  description="" />
<PORT name = "source_val" direction="OUTPUT"  connect_to="source_val"  default="NODEFVAL"  width="1"  description="" />
<PORT name = "source_sop" direction="OUTPUT"  connect_to="source_sop"  default="NODEFVAL"  width="1"  description="" />
<PORT name = "source_eop" direction="OUTPUT"  connect_to="source_eop"  default="NODEFVAL"  width="1"  description="" />
<PORT name = "numcheck" direction="INPUT"  connect_to="gnd"  default="NODEFVAL"  high_width="4"  low_width="1"  description="" />
</PORTS>
<LIBRARIES>
<LIBRARY name = "ReedS"/>
</LIBRARIES>
</STATIC_SECTION>
</NETLIST_SECTION>
</MEGACORE>
