{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569941487752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569941487756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 11:51:27 2019 " "Processing started: Tue Oct 01 11:51:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569941487756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569941487756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569941487756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569941488345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569941488345 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement Relogio.vhd(120) " "VHDL syntax error at Relogio.vhd(120) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "Relogio.vhd" "" { Text "D:/Gustavo-HD/DesComp/Projeto1/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 120 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569941495933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" Relogio.vhd(126) " "VHDL syntax error at Relogio.vhd(126) near text \";\";  expecting \"<=\"" {  } { { "Relogio.vhd" "" { Text "D:/Gustavo-HD/DesComp/Projeto1/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 126 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569941495933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement Relogio.vhd(133) " "VHDL syntax error at Relogio.vhd(133) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "Relogio.vhd" "" { Text "D:/Gustavo-HD/DesComp/Projeto1/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 133 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569941495933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" Relogio.vhd(139) " "VHDL syntax error at Relogio.vhd(139) near text \";\";  expecting \"<=\"" {  } { { "Relogio.vhd" "" { Text "D:/Gustavo-HD/DesComp/Projeto1/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 139 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569941495933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement Relogio.vhd(146) " "VHDL syntax error at Relogio.vhd(146) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "Relogio.vhd" "" { Text "D:/Gustavo-HD/DesComp/Projeto1/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 146 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569941495933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator Relogio.vhd(151) " "VHDL syntax error at Relogio.vhd(151) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Relogio.vhd" "" { Text "D:/Gustavo-HD/DesComp/Projeto1/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 151 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569941495933 ""}
{ "Error" "EVRFX_VHDL_BLOCK_PORT_GENERIC_POSITION_ASSIGN_CANNOT_FOLLOW_NAMED" "Relogio.vhd(156) " "VHDL Association List error at Relogio.vhd(156): positional associations must be listed before named associations" {  } { { "Relogio.vhd" "" { Text "D:/Gustavo-HD/DesComp/Projeto1/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 156 0 0 } }  } 0 10437 "VHDL Association List error at %1!s!: positional associations must be listed before named associations" 0 0 "Analysis & Synthesis" 0 -1 1569941495933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" Relogio.vhd(157) " "VHDL syntax error at Relogio.vhd(157) near text \";\";  expecting \"<=\"" {  } { { "Relogio.vhd" "" { Text "D:/Gustavo-HD/DesComp/Projeto1/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 157 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569941495934 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" Relogio.vhd(163) " "VHDL syntax error at Relogio.vhd(163) near text \";\";  expecting \"<=\"" {  } { { "Relogio.vhd" "" { Text "D:/Gustavo-HD/DesComp/Projeto1/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 163 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569941495934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 0 0 " "Found 0 design units, including 0 entities, in source file relogio.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569941495934 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569941496041 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 01 11:51:36 2019 " "Processing ended: Tue Oct 01 11:51:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569941496041 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569941496041 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569941496041 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569941496041 ""}
