shift_ram_IP_2.vhd,vhdl,xil_defaultlib,../../../../ddrc_484_2.srcs/sources_1/ip/shift_ram_IP_2/sim/shift_ram_IP_2.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
