Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_16bit_tb_behav xil_defaultlib.ALU_16bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA_4bit
Compiling module xil_defaultlib.CLA_16bit
Compiling module xil_defaultlib.Adder_16bit
Compiling module xil_defaultlib.Subtractor_16bit
Compiling module xil_defaultlib.Multiplier_16bit
Compiling module xil_defaultlib.Divider_16bit
Compiling module xil_defaultlib.Comparator_16bit
Compiling module xil_defaultlib.Shifter16_Left
Compiling module xil_defaultlib.Shifter16_Right
Compiling module xil_defaultlib.Rotate16_Left
Compiling module xil_defaultlib.Rotate16_Right
Compiling module xil_defaultlib.ALU_16bit
Compiling module xil_defaultlib.ALU_16bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_16bit_tb_behav
