{"Source Block": ["hdl/library/axi_generic_adc/axi_generic_adc.v@69:79@HdlIdDef", ");\n\n\nreg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9467/axi_ad9467.v@97:107", "  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            delay_rst;\n\n  // internal signals\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@67:77", "  input   [ 2:0]  s_axi_arprot\n\n);\n\n\nreg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@72:82", "reg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@73:83", "reg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@74:84", "reg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@116:126", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/axi_tdd/axi_tdd.v@91:101", "  input                   s_axi_rready\n  );\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [13:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@68:78", "\n);\n\n\nreg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@97:107", "  reg             up_status_pn_err = 'd0;\n  reg             up_status_pn_oos = 'd0;\n  reg             up_status_or = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_wack = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal clocks & resets\n\n  wire            up_rstn;\n  wire            up_clk;\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@95:105", "  reg                                   up_status_pn_err = 'd0;\n  reg                                   up_status_pn_oos = 'd0;\n  reg                                   up_status_or = 'd0;\n  reg     [ 31:0]                       up_rdata = 'd0;\n  reg                                   up_rack = 'd0;\n  reg                                   up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire                                  adc_rst;\n  wire                                  up_rstn;\n"], ["hdl/library/axi_adaq8092/axi_adaq8092.v@108:118", "  // internal registers\n\n  reg             up_status_or = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_wack = 'd0;\n  reg             up_rack = 'd0;\n  \n  // internal clocks & resets\n\n  wire            up_rstn;\n  wire            up_clk;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@71:81", "\nreg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@94:104", "\n  reg                                   up_status_pn_err = 'd0;\n  reg                                   up_status_pn_oos = 'd0;\n  reg                                   up_status_or = 'd0;\n  reg     [ 31:0]                       up_rdata = 'd0;\n  reg                                   up_rack = 'd0;\n  reg                                   up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire                                  adc_rst;\n"]], "Diff Content": {"Delete": [[74, "reg        up_wack = 'd0;\n"]], "Add": []}}