// Seed: 2991554843
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input wand id_3,
    output uwire id_4,
    output tri id_5,
    input tri0 id_6,
    output supply0 id_7,
    input supply1 id_8,
    input wor id_9,
    output supply1 id_10,
    input wand id_11,
    output supply0 id_12,
    output tri id_13,
    output supply0 id_14,
    input wire id_15
    , id_18,
    input wand id_16
);
  logic id_19;
endmodule
module module_1 #(
    parameter id_3 = 32'd92,
    parameter id_8 = 32'd91
) (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wand _id_3,
    output wor id_4,
    input uwire id_5
);
  wire [-1 'h0 : id_3] id_7;
  wire _id_8;
  assign id_7 = id_7;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_4,
      id_4,
      id_5,
      id_4,
      id_2,
      id_1,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_5,
      id_0
  );
  assign modCall_1.id_9 = 0;
  wire id_9;
  logic id_10 = 1 == !id_9;
  logic [1 'h0 +  id_8 : -1] id_11 = id_11;
  parameter id_12 = -1'b0;
endmodule
