 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 5
Design : fmul_exp
Version: U-2022.12
Date   : Sun Jul  6 20:40:25 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pip_exp_reg[6][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip_exp_reg[7][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip_exp_reg[6][0]/CK (DFFSX1)            0.00       0.50 r
  pip_exp_reg[6][0]/Q (DFFSX1)             0.48       0.98 f
  pip_exp_reg[7][0]/D (DFFSX4)             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  pip_exp_reg[7][0]/CK (DFFSX4)            0.00       0.60 r
  library hold time                       -0.08       0.52
  data required time                                  0.52
  -----------------------------------------------------------
  data required time                                  0.52
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: pip_exp_reg[6][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip_exp_reg[7][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip_exp_reg[6][1]/CK (DFFSX1)            0.00       0.50 r
  pip_exp_reg[6][1]/Q (DFFSX1)             0.48       0.98 f
  pip_exp_reg[7][1]/D (DFFSX4)             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  pip_exp_reg[7][1]/CK (DFFSX4)            0.00       0.60 r
  library hold time                       -0.08       0.52
  data required time                                  0.52
  -----------------------------------------------------------
  data required time                                  0.52
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: pip_exp_reg[6][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip_exp_reg[7][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip_exp_reg[6][2]/CK (DFFSX1)            0.00       0.50 r
  pip_exp_reg[6][2]/Q (DFFSX1)             0.48       0.98 f
  pip_exp_reg[7][2]/D (DFFSX4)             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  pip_exp_reg[7][2]/CK (DFFSX4)            0.00       0.60 r
  library hold time                       -0.08       0.52
  data required time                                  0.52
  -----------------------------------------------------------
  data required time                                  0.52
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: pip_exp_reg[6][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip_exp_reg[7][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip_exp_reg[6][3]/CK (DFFSX1)            0.00       0.50 r
  pip_exp_reg[6][3]/Q (DFFSX1)             0.48       0.98 f
  pip_exp_reg[7][3]/D (DFFSX4)             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  pip_exp_reg[7][3]/CK (DFFSX4)            0.00       0.60 r
  library hold time                       -0.08       0.52
  data required time                                  0.52
  -----------------------------------------------------------
  data required time                                  0.52
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: pip_exp_reg[6][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip_exp_reg[7][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip_exp_reg[6][4]/CK (DFFSX1)            0.00       0.50 r
  pip_exp_reg[6][4]/Q (DFFSX1)             0.48       0.98 f
  pip_exp_reg[7][4]/D (DFFSX4)             0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  pip_exp_reg[7][4]/CK (DFFSX4)            0.00       0.60 r
  library hold time                       -0.08       0.52
  data required time                                  0.52
  -----------------------------------------------------------
  data required time                                  0.52
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.45


1
