0.6
2018.2
Jun 14 2018
20:41:02
E:/FYP/FPGA_XILINX 2/Convert_Code_To_IP/Convert_Code_To_IP.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/FYP/FPGA_XILINX 2/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sim_1/new/Full_Add_My_IP_Tb.v,1692732759,verilog,,,,Full_Add_My_IP_Tb,,,,,,,,
E:/FYP/FPGA_XILINX 2/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sources_1/new/Full_Add_My_IP.v,1692731932,verilog,,E:/FYP/FPGA_XILINX 2/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sim_1/new/Full_Add_My_IP_Tb.v,,Full_Add_My_IP;fulladder,,,,,,,,
