{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633390786783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633390786783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 05 02:39:46 2021 " "Processing started: Tue Oct 05 02:39:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633390786783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633390786783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ay_verilog_probe -c ay_verilog_probe " "Command: quartus_map --read_settings_files=on --write_settings_files=off ay_verilog_probe -c ay_verilog_probe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633390786783 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633390787063 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ay_verilog_probe.v(107) " "Verilog HDL warning at ay_verilog_probe.v(107): extended using \"x\" or \"z\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1633390787094 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ay_verilog_probe.v(108) " "Verilog HDL warning at ay_verilog_probe.v(108): extended using \"x\" or \"z\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1633390787094 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ay_verilog_probe.v(109) " "Verilog HDL warning at ay_verilog_probe.v(109): extended using \"x\" or \"z\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1633390787094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ay_verilog_probe.v(171) " "Verilog HDL information at ay_verilog_probe.v(171): always construct contains both blocking and non-blocking assignments" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 171 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1633390787094 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ay_verilog_probe.v(181) " "Verilog HDL warning at ay_verilog_probe.v(181): extended using \"x\" or \"z\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1633390787094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_KBD spi_kbd ay_verilog_probe.v(56) " "Verilog HDL Declaration information at ay_verilog_probe.v(56): object \"SPI_KBD\" differs only in case from object \"spi_kbd\" in the same scope" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1633390787094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_MOUSE spi_mouse ay_verilog_probe.v(54) " "Verilog HDL Declaration information at ay_verilog_probe.v(54): object \"SPI_MOUSE\" differs only in case from object \"spi_mouse\" in the same scope" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1633390787095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_CONFIG spi_config ay_verilog_probe.v(53) " "Verilog HDL Declaration information at ay_verilog_probe.v(53): object \"SPI_CONFIG\" differs only in case from object \"spi_config\" in the same scope" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1633390787095 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "ay_verilog_probe.v(275) " "Verilog HDL syntax warning at ay_verilog_probe.v(275): extra block comment delimiter characters /* within block comment" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 275 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1633390787095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ay_verilog_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file ay_verilog_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ay_verilog_probe " "Found entity 1: ay_verilog_probe" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633390787096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633390787096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ay_verilog_probe " "Elaborating entity \"ay_verilog_probe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633390787120 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633390787412 "|ay_verilog_probe|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DOSEN " "No output dependent on input pin \"DOSEN\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633390787412 "|ay_verilog_probe|DOSEN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_4 " "No output dependent on input pin \"button_4\"" {  } { { "ay_verilog_probe.v" "" { Text "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/ay_verilog_probe.v" 38 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633390787412 "|ay_verilog_probe|button_4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1633390787412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633390787413 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633390787413 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1633390787413 ""} { "Info" "ICUT_CUT_TM_MCELLS" "64 " "Implemented 64 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1633390787413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633390787413 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/output_files/ay_verilog_probe.map.smsg " "Generated suppressed messages file C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_1/output_files/ay_verilog_probe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1633390787466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633390787494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 05 02:39:47 2021 " "Processing ended: Tue Oct 05 02:39:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633390787494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633390787494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633390787494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633390787494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633390788527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633390788528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 05 02:39:48 2021 " "Processing started: Tue Oct 05 02:39:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633390788528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633390788528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ay_verilog_probe -c ay_verilog_probe " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ay_verilog_probe -c ay_verilog_probe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633390788528 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633390788600 ""}
{ "Info" "0" "" "Project  = ay_verilog_probe" {  } {  } 0 0 "Project  = ay_verilog_probe" 0 0 "Fitter" 0 0 1633390788600 ""}
{ "Info" "0" "" "Revision = ay_verilog_probe" {  } {  } 0 0 "Revision = ay_verilog_probe" 0 0 "Fitter" 0 0 1633390788600 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1633390788629 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ay_verilog_probe EPM7128STC100-15 " "Selected device EPM7128STC100-15 for design \"ay_verilog_probe\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633390788632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633390788834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 05 02:39:48 2021 " "Processing ended: Tue Oct 05 02:39:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633390788834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633390788834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633390788834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633390788834 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633390789675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633390789676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 05 02:39:49 2021 " "Processing started: Tue Oct 05 02:39:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633390789676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633390789676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ay_verilog_probe -c ay_verilog_probe " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ay_verilog_probe -c ay_verilog_probe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633390789676 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633390789829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4499 " "Peak virtual memory: 4499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633390789999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 05 02:39:49 2021 " "Processing ended: Tue Oct 05 02:39:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633390789999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633390789999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633390789999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633390789999 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633390790580 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633390791009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 05 02:39:50 2021 " "Processing started: Tue Oct 05 02:39:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633390791010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633390791010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ay_verilog_probe -c ay_verilog_probe " "Command: quartus_sta ay_verilog_probe -c ay_verilog_probe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633390791010 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1633390791091 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633390791221 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1633390791231 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1633390791233 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family." {  } {  } 0 335095 "TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family." 0 0 "Quartus II" 0 -1 1633390791247 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ay_verilog_probe.sdc " "Synopsys Design Constraints File file not found: 'ay_verilog_probe.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1633390791259 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1633390791260 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_SCK SPI_SCK " "create_clock -period 1.000 -name SPI_SCK SPI_SCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK14M CLK14M " "create_clock -period 1.000 -name CLK14M CLK14M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button_3 button_3 " "create_clock -period 1.000 -name button_3 button_3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791261 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791261 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1633390791263 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633390791277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.500 " "Worst-case setup slack is -12.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.500      -156.500 CLK14M  " "  -12.500      -156.500 CLK14M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.000      -396.000 SPI_SCK  " "  -12.000      -396.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.000       -12.000 button_3  " "  -12.000       -12.000 button_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633390791281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 5.000 " "Worst-case hold slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000         0.000 CLK14M  " "    5.000         0.000 CLK14M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000         0.000 SPI_SCK  " "    5.000         0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000         0.000 button_3  " "    5.000         0.000 button_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633390791295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633390791299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633390791308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.500 " "Worst-case minimum pulse width slack is -5.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.500      -363.000 SPI_SCK  " "   -5.500      -363.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.500      -187.000 CLK14M  " "   -5.500      -187.000 CLK14M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.500       -11.000 button_3  " "   -5.500       -11.000 button_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633390791312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633390791312 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1633390791399 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633390791421 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633390791422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4507 " "Peak virtual memory: 4507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633390791494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 05 02:39:51 2021 " "Processing ended: Tue Oct 05 02:39:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633390791494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633390791494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633390791494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633390791494 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633390792121 ""}
