# ğŸŸ¦ Day 09 â€“ FIFO Verification

## ğŸ¯ Objective
Verify the correctness of the synchronous FIFO design by testing
overflow and underflow conditions using directed test cases and assertions.

---

## ğŸ§ª Test Cases Performed

### 1ï¸âƒ£ Overflow Test
- FIFO filled to maximum capacity
- Additional write attempted
- Verified that:
  - `full` signal asserted
  - Write pointer did not increment
  - No data corruption occurred

### 2ï¸âƒ£ Underflow Test
- FIFO emptied completely
- Additional read attempted
- Verified that:
  - `empty` signal asserted
  - Read pointer did not increment
  - Output remained stable

---

## ğŸ›¡ Assertions Added
- Overflow detection assertion
- Underflow detection assertion
- Simulation stops if protocol violation occurs

---

## ğŸ“Š Simulation Tool
- Vivado Simulator
- Behavioral simulation with waveform proof

---

## ğŸ§  Key Learning
- Importance of boundary condition testing
- How to detect protocol violations
- Role of assertions in RTL verification
