-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cyclicPrefixRemoval is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    inpstream_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    inpstream_TVALID : IN STD_LOGIC;
    inpstream_TREADY : OUT STD_LOGIC;
    oupstream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    oupstream_TVALID : OUT STD_LOGIC;
    oupstream_TREADY : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of cyclicPrefixRemoval is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cyclicPrefixRemoval_cyclicPrefixRemoval,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.429000,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=78,HLS_SYN_LUT=224,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_1141 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000101000001";
    constant ap_const_lv32_1260 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001001001100000";
    constant ap_const_lv32_2261 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010001001100001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal z : STD_LOGIC_VECTOR (31 downto 0);
    signal inpstream_TDATA_blk_n : STD_LOGIC;
    signal oupstream_TDATA_blk_n : STD_LOGIC;
    signal and_ln13_1_fu_98_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln13_fu_80_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal and_ln13_1_reg_113 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln13_reg_109 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op22_write_state1 : BOOLEAN;
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_state1_io : BOOLEAN;
    signal icmp_ln13_fu_68_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_1_fu_74_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_2_fu_86_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_3_fu_92_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op23_write_state2 : BOOLEAN;
    signal regslice_both_oupstream_U_apdone_blk : STD_LOGIC;
    signal ap_block_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal regslice_both_inpstream_U_apdone_blk : STD_LOGIC;
    signal inpstream_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal inpstream_TVALID_int_regslice : STD_LOGIC;
    signal inpstream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_inpstream_U_ack_in : STD_LOGIC;
    signal oupstream_TVALID_int_regslice : STD_LOGIC;
    signal oupstream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_oupstream_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cyclicPrefixRemoval_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        z : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component cyclicPrefixRemoval_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    control_s_axi_U : component cyclicPrefixRemoval_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        z => z,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    regslice_both_inpstream_U : component cyclicPrefixRemoval_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => inpstream_TDATA,
        vld_in => inpstream_TVALID,
        ack_in => regslice_both_inpstream_U_ack_in,
        data_out => inpstream_TDATA_int_regslice,
        vld_out => inpstream_TVALID_int_regslice,
        ack_out => inpstream_TREADY_int_regslice,
        apdone_blk => regslice_both_inpstream_U_apdone_blk);

    regslice_both_oupstream_U : component cyclicPrefixRemoval_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => inpstream_TDATA_int_regslice,
        vld_in => oupstream_TVALID_int_regslice,
        ack_in => oupstream_TREADY_int_regslice,
        data_out => oupstream_TDATA,
        vld_out => regslice_both_oupstream_U_vld_out,
        ack_out => oupstream_TREADY,
        apdone_blk => regslice_both_oupstream_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln13_fu_80_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                and_ln13_1_reg_113 <= and_ln13_1_fu_98_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                and_ln13_reg_109 <= and_ln13_fu_80_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_predicate_op22_write_state1, ap_block_state1_io, ap_predicate_op23_write_state2, regslice_both_oupstream_U_apdone_blk, ap_block_state2_io, inpstream_TVALID_int_regslice, oupstream_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (inpstream_TVALID_int_regslice = ap_const_logic_0) or ((ap_predicate_op22_write_state1 = ap_const_boolean_1) and (oupstream_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (regslice_both_oupstream_U_apdone_blk = ap_const_logic_1) or ((oupstream_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op23_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    and_ln13_1_fu_98_p2 <= (icmp_ln13_3_fu_92_p2 and icmp_ln13_2_fu_86_p2);
    and_ln13_fu_80_p2 <= (icmp_ln13_fu_68_p2 and icmp_ln13_1_fu_74_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_predicate_op22_write_state1, ap_block_state1_io, inpstream_TVALID_int_regslice, oupstream_TREADY_int_regslice)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (inpstream_TVALID_int_regslice = ap_const_logic_0) or ((ap_predicate_op22_write_state1 = ap_const_boolean_1) and (oupstream_TREADY_int_regslice = ap_const_logic_0)))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_predicate_op23_write_state2, regslice_both_oupstream_U_apdone_blk, ap_block_state2_io, oupstream_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state2_io) or (regslice_both_oupstream_U_apdone_blk = ap_const_logic_1) or ((oupstream_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op23_write_state2 = ap_const_boolean_1)))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_predicate_op22_write_state1, inpstream_TVALID_int_regslice, oupstream_TREADY_int_regslice)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (inpstream_TVALID_int_regslice = ap_const_logic_0) or ((ap_predicate_op22_write_state1 = ap_const_boolean_1) and (oupstream_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state1_io_assign_proc : process(ap_predicate_op22_write_state1, oupstream_TREADY_int_regslice)
    begin
                ap_block_state1_io <= ((ap_predicate_op22_write_state1 = ap_const_boolean_1) and (oupstream_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state2_assign_proc : process(ap_predicate_op23_write_state2, regslice_both_oupstream_U_apdone_blk, oupstream_TREADY_int_regslice)
    begin
                ap_block_state2 <= ((regslice_both_oupstream_U_apdone_blk = ap_const_logic_1) or ((oupstream_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op23_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state2_io_assign_proc : process(ap_predicate_op23_write_state2, oupstream_TREADY_int_regslice)
    begin
                ap_block_state2_io <= ((oupstream_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op23_write_state2 = ap_const_boolean_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, ap_predicate_op23_write_state2, regslice_both_oupstream_U_apdone_blk, ap_block_state2_io, oupstream_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (regslice_both_oupstream_U_apdone_blk = ap_const_logic_1) or ((oupstream_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op23_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op22_write_state1_assign_proc : process(and_ln13_1_fu_98_p2, and_ln13_fu_80_p2)
    begin
                ap_predicate_op22_write_state1 <= ((ap_const_lv1_1 = and_ln13_fu_80_p2) or (ap_const_lv1_1 = and_ln13_1_fu_98_p2));
    end process;


    ap_predicate_op23_write_state2_assign_proc : process(and_ln13_1_reg_113, and_ln13_reg_109)
    begin
                ap_predicate_op23_write_state2 <= ((ap_const_lv1_1 = and_ln13_reg_109) or (ap_const_lv1_1 = and_ln13_1_reg_113));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, ap_predicate_op23_write_state2, regslice_both_oupstream_U_apdone_blk, ap_block_state2_io, oupstream_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (regslice_both_oupstream_U_apdone_blk = ap_const_logic_1) or ((oupstream_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op23_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    icmp_ln13_1_fu_74_p2 <= "1" when (signed(z) < signed(ap_const_lv32_1141)) else "0";
    icmp_ln13_2_fu_86_p2 <= "1" when (signed(z) > signed(ap_const_lv32_1260)) else "0";
    icmp_ln13_3_fu_92_p2 <= "1" when (signed(z) < signed(ap_const_lv32_2261)) else "0";
    icmp_ln13_fu_68_p2 <= "1" when (signed(z) > signed(ap_const_lv32_140)) else "0";

    inpstream_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_state1, inpstream_TVALID_int_regslice)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            inpstream_TDATA_blk_n <= inpstream_TVALID_int_regslice;
        else 
            inpstream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    inpstream_TREADY <= regslice_both_inpstream_U_ack_in;

    inpstream_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_predicate_op22_write_state1, ap_block_state1_io, inpstream_TVALID_int_regslice, oupstream_TREADY_int_regslice)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (inpstream_TVALID_int_regslice = ap_const_logic_0) or ((ap_predicate_op22_write_state1 = ap_const_boolean_1) and (oupstream_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            inpstream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            inpstream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    oupstream_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_state1, and_ln13_1_fu_98_p2, and_ln13_fu_80_p2, ap_CS_fsm_state2, and_ln13_1_reg_113, and_ln13_reg_109, oupstream_TREADY_int_regslice)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and ((ap_const_lv1_1 = and_ln13_reg_109) or (ap_const_lv1_1 = and_ln13_1_reg_113))) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_const_lv1_1 = and_ln13_fu_80_p2) or (ap_const_lv1_1 = and_ln13_1_fu_98_p2))))) then 
            oupstream_TDATA_blk_n <= oupstream_TREADY_int_regslice;
        else 
            oupstream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    oupstream_TVALID <= regslice_both_oupstream_U_vld_out;

    oupstream_TVALID_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_predicate_op22_write_state1, ap_block_state1_io, inpstream_TVALID_int_regslice, oupstream_TREADY_int_regslice)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (inpstream_TVALID_int_regslice = ap_const_logic_0) or ((ap_predicate_op22_write_state1 = ap_const_boolean_1) and (oupstream_TREADY_int_regslice = ap_const_logic_0)))) and (ap_predicate_op22_write_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            oupstream_TVALID_int_regslice <= ap_const_logic_1;
        else 
            oupstream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

end behav;
