{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 14:32:11 2011 " "Info: Processing started: Tue May 24 14:32:11 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exemplo14_display7 -c exemplo14_display7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exemplo14_display7 -c exemplo14_display7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exemplo14_display7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exemplo14_display7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exemplo14_display7-arq_exemplo14_display7 " "Info: Found design unit 1: exemplo14_display7-arq_exemplo14_display7" {  } { { "exemplo14_display7.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/exemplo14_display7.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exemplo14_display7 " "Info: Found entity 1: exemplo14_display7" {  } { { "exemplo14_display7.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/exemplo14_display7.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-arq_seg7 " "Info: Found design unit 1: seg7-arq_seg7" {  } { { "seg7.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/seg7.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/seg7.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file somador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador4bits-arq_somador4bits " "Info: Found design unit 1: somador4bits-arq_somador4bits" {  } { { "somador4bits.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/somador4bits.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 somador4bits " "Info: Found entity 1: somador4bits" {  } { { "somador4bits.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/somador4bits.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meio_somador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file meio_somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 meio_somador-arq_meio_somador " "Info: Found design unit 1: meio_somador-arq_meio_somador" {  } { { "meio_somador.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/meio_somador.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 meio_somador " "Info: Found entity 1: meio_somador" {  } { { "meio_somador.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/meio_somador.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_completo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file somador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo-arq_somador_completo " "Info: Found design unit 1: somador_completo-arq_somador_completo" {  } { { "somador_completo.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/somador_completo.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Info: Found entity 1: somador_completo" {  } { { "somador_completo.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/somador_completo.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "exemplo14_display7 " "Info: Elaborating entity \"exemplo14_display7\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador4bits somador4bits:somador " "Info: Elaborating entity \"somador4bits\" for hierarchy \"somador4bits:somador\"" {  } { { "exemplo14_display7.vhd" "somador" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/exemplo14_display7.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meio_somador somador4bits:somador\|meio_somador:soma1 " "Info: Elaborating entity \"meio_somador\" for hierarchy \"somador4bits:somador\|meio_somador:soma1\"" {  } { { "somador4bits.vhd" "soma1" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/somador4bits.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_completo somador4bits:somador\|somador_completo:soma2 " "Info: Elaborating entity \"somador_completo\" for hierarchy \"somador4bits:somador\|somador_completo:soma2\"" {  } { { "somador4bits.vhd" "soma2" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/somador4bits.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:segmento7 " "Info: Elaborating entity \"seg7\" for hierarchy \"seg7:segmento7\"" {  } { { "exemplo14_display7.vhd" "segmento7" { Text "E:/UFPEL/Monitoria/Exemplos/exemplo14_display7/exemplo14_display7.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Info: Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Info: Implemented 14 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 14:32:14 2011 " "Info: Processing ended: Tue May 24 14:32:14 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
