## Introduction

<div align="center">
<img src="experiment/images/iitkgp.png" width="10%">
</div>

<b>Discipline | <b> Computer Science Engineering 
:--|:--|
<b> Lab | <b> **Digital Logic Circuit Design Virtual Lab**
<b> Experiment|     <b> **Wallace Tree Adder and Experiment 3**



<b>Name of Developer | <b> **Prof. Chittaranjan Mandal**
:--|:--|
<b> Institute | <b>  **Indian Institute of Technology Kharagpur**
<b> Email id|     <b>  **chitta@iitkgp.ac.in**
<b> Department |  **Department of Computer Science and Engineering**
<b>Webpage| <b> http://www.iitkgp.ac.in/department/CS/faculty/cs-chitta

### Contributors List

SrNo | Name | Developer / Integration Engineer | Department| Institute
:--|:--|:--|:--|:--|
1 | **Parimal Santra** | Developer | Department of Computer Science and Engineering | IIT Kharagpur | 
2 | **Aditya Kameswara Rao Nandula** | Integration| Department of Mechanical Engineering | IIT Kharagpur | 


### Former Contributors List

SrNo | Name | Developer / Integration Engineer | Department| Institute
:--|:--|:--|:--|:--|
1 | **Gargi Roy** | Developer | Department of Computer Science and Engineering | IIT Kharagpur | 
2 | **Devleena Ghosh** | Developer | Department of Computer Science and Engineering | IIT Kharagpur | 
3 | **Sanhati Mallik** | Integration| Department of Mechanical Engineering | IIT Kharagpur | 