![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) ![](../../workflows/fpga/badge.svg)

# ğŸ”€ Multiplexed Digital Processing Unit

> **A multiplexed digital system with 4 specialized processing units**

ğŸ‡«ğŸ‡· [Version franÃ§aise](README_FR.md)

```mermaid
flowchart TB
    subgraph TT ["TinyTapeout Interface"]
        CTRL["ui_in[7:6]<br/>CTRL"]
        DATA["ui_in[5:0] + uio_in[7:0]<br/>DATA"]
    end
    
    CTRL --> MUX_CTRL["MUX CONTROL"]
    DATA --> DEMUX["DEMULTIPLEXER<br/>4-WAY"]
    
    subgraph MODULES ["4 MODULES"]
        BRENT["â•<br/>BRENT-K<br/>00"]
        HALF["ğŸµ<br/>1.5bit<br/>01"]
        VGA["ğŸ“º<br/>VGA<br/>10"]
        CAM["ğŸ“‹<br/>CAM<br/>11"]
    end
    
    MUX_CTRL --> DEMUX
    DEMUX --> BRENT
    DEMUX --> HALF
    DEMUX --> VGA
    DEMUX --> CAM
    
    BRENT --> MUX["MULTIPLEXER<br/>4-TO-1"]
    HALF --> MUX
    VGA --> MUX
    CAM --> MUX
    
    MUX --> OUTPUT["uo_out[7:0]"]
```

## ğŸ“‹ Module Documentation

| Module | Description | Documentation |
|--------|-------------|---------------|
| ğŸ”€ **TOP** | Main controller and multiplexing | [ğŸ“– top.md](docs/top.md) |
| â• **BRENT-KUNG** | Optimized parallel adder | [ğŸ“– brent-kung.md](docs/brent-kung.md) |
| ğŸ“º **VGA** | Video signal generator | [ğŸ“– vga.md](docs/vga.md) |
| ğŸµ **1HALF** | Sigma-delta audio latch | [ğŸ“– 1half_latch.md](docs/1half_latch.md) |
| ğŸ“‹ **CAM** | Content-addressable memory | [ğŸ“– cam.md](docs/cam.md) |

## ğŸ›ï¸ Multiplexing Usage

### Module Selection
```
ui_in[7:6] = CTRL[1:0]
â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚CTRL â”‚   MODULE    â”‚     FUNCTION        â”‚
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 00  â”‚ â• BRENT-K  â”‚ Adder               â”‚
â”‚ 01  â”‚ ğŸµ 1HALF    â”‚ Audio latch         â”‚
â”‚ 10  â”‚ ğŸ“º VGA      â”‚ Video generator     â”‚
â”‚ 11  â”‚ ğŸ“‹ CAM      â”‚ Associative memory  â”‚
â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Data Routing
```mermaid
flowchart LR
    subgraph INPUTS
        UI["ui_in[5:0]"]
        UIO["uio_in[7:0]"]
        CLK["clk, rst_n"]
    end
    
    subgraph MULTIPLEXING
        DEMUX_BLOCK["DEMUX 4:1"]
        ACTIVE["ACTIVE MODULE"]
        MUX_BLOCK["MUX 4:1"]
    end
    
    subgraph OUTPUTS
        OUT["uo_out[7:0]"]
    end
    
    UI --> DEMUX_BLOCK
    UIO --> DEMUX_BLOCK
    CLK --> ACTIVE
    DEMUX_BLOCK --> ACTIVE
    ACTIVE --> MUX_BLOCK
    MUX_BLOCK --> OUT
```

## ğŸ”Œ Pin Usage

- **`ui_in[7:6]`** : Module selection  
  (00=BRENT, 01=1HALF, 10=VGA, 11=CAM)
- **`ui_in[5:0]` + `uio_in[7:0]`** : Data inputs  
  (14 bits available for modules)
- **`uo_out[7:0]`** : Results from active module

See individual module documentation for specific pin assignments.


## ğŸ—ï¸ Project Architecture

```
ğŸ“ src/
â”œâ”€â”€ ğŸ”§ config.json      # TinyTapeout configuration
â”œâ”€â”€ ğŸ”€ top.v           # Main module + MUX/DEMUX
â”œâ”€â”€ ğŸ”„ mux.v           # Multiplexing utilities
â”œâ”€â”€ â• brent-kung.v    # Brent-Kung adder
â”œâ”€â”€ ğŸµ 1half_latch.v   # Sigma-delta 1.5bit latch
â”œâ”€â”€ ğŸ“º vga.v           # VGA generator + H/V sync
â””â”€â”€ ğŸ“‹ cam.v           # Content-Addressable Memory

ğŸ“ docs/
â”œâ”€â”€ ğŸ“– top.md          # Main module documentation
â”œâ”€â”€ ğŸ“– brent-kung.md   # Adder documentation
â”œâ”€â”€ ğŸ“– vga.md          # VGA documentation
â”œâ”€â”€ ğŸ“– 1half_latch.md  # Audio latch documentation
â””â”€â”€ ğŸ“– cam.md          # CAM memory documentation
```

## ğŸ¯ Applications

- **ğŸµ Audio** : Class D amplifier with sigma-delta modulator
- **ğŸ“º Video** : VGA pattern generator for testing and display  
- **ğŸ§® Computing** : Fast arithmetic for signal processing
- **ğŸ’¾ Memory** : Associative cache and lookup tables

