<div align="center">
<h1 align="center">NYU-6463-RV32I-Processor-Design-Project</h1>

  <p align="center">
    The NYU-6463-RV32I processor is a 32-bit architecture which executes a subset of the open source RISC-V RV32I
instruction set.
    <br />
    <a href="https://github.com/ZhuoXu-CSE/NYU-6463-RV32I-Processor-Design-Project"><strong>Explore the project Â»</strong></a>
    <br />
  </p>
</div>

## About The Project
<a href="https://github.com/ZhuoXu-CSE/NYU-6463-RV32I-Processor-Design-Project/blob/main">
    <img src="diagram.png">
  </a>
<br />
The NYU-6463-RV32I processor is a 32-bit architecture which executes a subset of the open source RISC-V RV32I
instruction set. There are three main instruction types: (a) computational operations (from register file to register
file), (b) load/store between memory and register file, and (c) control flow (jumps and branches to different parts of
code).

<p align="right">(<a href="#top">back to top</a>)</p>

### Built With

* VHDL
* Xilinx Vivado


<p align="right">(<a href="#top">back to top</a>)</p>
