#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Feb 27 13:42:05 2024
# Process ID: 19368
# Current directory: /home/lexington/EE332
# Command line: vivado
# Log file: /home/lexington/EE332/vivado.log
# Journal file: /home/lexington/EE332/vivado.jou
# Running On: FalkenSakurai, OS: Linux, CPU Frequency: 2918.400 MHz, CPU Physical cores: 10, Host memory: 20974 MB
#-----------------------------------------------------------
start_gui
open_project /home/lexington/EE332/lab2/lab2.xpr
update_compile_order -fileset sources_1
launch_simulation
source FA_tb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
set_property strategy Flow_PerfOptimized_high [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
launch_runs synth_1 -jobs 20
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type functional
source FA_tb.tcl
close_design
close_sim
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE LogicCompaction [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE aggressive [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE Default [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE default [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type functional
source FA_tb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
set_property strategy Flow_AreaOptimized_high [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE PerformanceOptimized [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE aggressive [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
close_sim
launch_simulation -mode post-synthesis -type functional
source FA_tb.tcl
launch_runs impl_1 -jobs 20
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
source FA_tb.tcl
close_sim
close_sim
