Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.1_sda (lin64) Build 1570731 Tue May 24 17:23:33 MDT 2016
| Date              : Thu May 26 05:36:50 2016
| Host              : xsjrdevl54 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_clock_utilization -file xcl_design_wrapper_clock_utilization_routed.rpt
| Design            : xcl_design_wrapper
| Device            : xcku060-ffva1156
| Speed File        : -2  PRODUCTION 1.20 04-04-2016
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Cell Type Counts per Global Clock: Region X0Y0
10. Cell Type Counts per Global Clock: Region X1Y0
11. Cell Type Counts per Global Clock: Region X2Y0
12. Cell Type Counts per Global Clock: Region X3Y0
13. Cell Type Counts per Global Clock: Region X4Y0
14. Cell Type Counts per Global Clock: Region X5Y0
15. Cell Type Counts per Global Clock: Region X0Y1
16. Cell Type Counts per Global Clock: Region X1Y1
17. Cell Type Counts per Global Clock: Region X2Y1
18. Cell Type Counts per Global Clock: Region X3Y1
19. Cell Type Counts per Global Clock: Region X4Y1
20. Cell Type Counts per Global Clock: Region X5Y1
21. Cell Type Counts per Global Clock: Region X0Y2
22. Cell Type Counts per Global Clock: Region X1Y2
23. Cell Type Counts per Global Clock: Region X2Y2
24. Cell Type Counts per Global Clock: Region X3Y2
25. Cell Type Counts per Global Clock: Region X4Y2
26. Cell Type Counts per Global Clock: Region X5Y2
27. Cell Type Counts per Global Clock: Region X0Y3
28. Cell Type Counts per Global Clock: Region X1Y3
29. Cell Type Counts per Global Clock: Region X2Y3
30. Cell Type Counts per Global Clock: Region X3Y3
31. Cell Type Counts per Global Clock: Region X4Y3
32. Cell Type Counts per Global Clock: Region X5Y3
33. Cell Type Counts per Global Clock: Region X0Y4
34. Cell Type Counts per Global Clock: Region X1Y4
35. Cell Type Counts per Global Clock: Region X2Y4
36. Cell Type Counts per Global Clock: Region X3Y4
37. Cell Type Counts per Global Clock: Region X4Y4
38. Cell Type Counts per Global Clock: Region X5Y4
39. Load Cell Placement Summary for Global Clock g0
40. Load Cell Placement Summary for Global Clock g1
41. Load Cell Placement Summary for Global Clock g3
42. Load Cell Placement Summary for Global Clock g4
43. Load Cell Placement Summary for Global Clock g5
44. Load Cell Placement Summary for Global Clock g6
45. Load Cell Placement Summary for Global Clock g7
46. Load Cell Placement Summary for Global Clock g8
47. Load Cell Placement Summary for Global Clock g9
48. Load Cell Placement Summary for Global Clock g10
49. Load Cell Placement Summary for Global Clock g11
50. Load Cell Placement Summary for Global Clock g12
51. Load Cell Placement Summary for Global Clock g2
52. Load Cell Placement Summary for Global Clock g13
53. Load Cell Placement Summary for Global Clock g14
54. Load Cell Placement Summary for Global Clock g15
55. Load Cell Placement Summary for Global Clock g16

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   11 |       288 |  11 |            0 |      0 |
| BUFGCE_DIV |    0 |        48 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        96 |   0 |            0 |      0 |
| BUFG_GT    |    6 |       192 |   6 |            0 |      0 |
| MMCM       |    3 |        12 |   3 |            0 |      0 |
| PLL        |    3 |        24 |   3 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+---------------+---------------+--------------+---------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint    | Site          | Clock Region | Root    | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                               | Driver Pin                                                                                    | Net                                                                                                           | PR Clock Type                              |
+-------+-------+-----------------+---------------+---------------+--------------+---------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------+
| g0    | src0  | BUFGCE/O        | BUFGCE_X2Y80  | BUFGCE_X2Y80  | X4Y3         | X4Y3    |                   |             7 |           3 |           29621 |        5.000 | mmcm_clkout0                                                        | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O                  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_ddr3_ui_clk                                   | Static (7)                                 |
| g1    | src1  | BUFG_GT/O       | BUFG_GT_X1Y24 | BUFG_GT_X1Y24 | X5Y1         | X4Y2    |                   |             7 |           2 |               1 |       10.000 | ref_clk                                                             | xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O          | xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_O[0]                                                    | RM reserved (4),Static (3)                 |
| g2    | src1  | BUFG_GT/O       | BUFG_GT_X1Y28 | BUFG_GT_X1Y28 | X5Y1         | X5Y0    | n/a               |             2 |           0 |             228 |       10.000 | xcl_design_i/static_region/dma_pcie/inst/sys_clk                    | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O                     | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/ext_ch_gt_drpclk                                     | Static (2)                                 |
| g3    | src2  | BUFGCE/O        | BUFGCE_X2Y110 | BUFGCE_X2Y110 | X4Y4         | X2Y2    |                   |             5 |           1 |               0 |       10.000 | clkfbout_xcl_design_clkwiz_kernel_0                                 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/O              | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_xcl_design_clkwiz_kernel_0 | RM reserved (4),Static (1)                 |
| g4    | src3  | BUFGCE/O        | BUFGCE_X2Y70  | BUFGCE_X2Y70  | X4Y2         | X2Y2    |                   |            30 |           1 |           26023 |        5.000 | S_AXI_ACLK                                                          | xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O                                   | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                                        | RM active (4),RM reserved (16),Static (10) |
| g5    | src3  | BUFGCE/O        | BUFGCE_X2Y71  | BUFGCE_X2Y71  | X4Y2         | X2Y2    |                   |             3 |           1 |               0 |       10.000 | clkfbout_xcl_design_clkwiz_system_0                                 | xcl_design_i/static_region/clkwiz_system/inst/clkf_buf/O                                      | xcl_design_i/static_region/clkwiz_system/inst/clkfbout_buf_xcl_design_clkwiz_system_0                         | RM reserved (2),Static (1)                 |
| g6    | src4  | BUFGCE/O        | BUFGCE_X2Y30  | BUFGCE_X2Y30  | X4Y1         | X5Y4    | n/a               |             5 |           0 |               1 |       60.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O                                                 | dbg_hub/inst/UPDATE_temp                                                                                      | RM reserved (4),Static (1)                 |
| g7    | src4  | BUFGCE/O        | BUFGCE_X2Y27  | BUFGCE_X2Y27  | X4Y1         | X4Y3    | n/a               |             7 |           0 |             277 |       30.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O                                                        | dbg_hub/inst/idrck                                                                                            | RM reserved (3),Static (4)                 |
| g8    | src2  | BUFGCE/O        | BUFGCE_X2Y109 | BUFGCE_X2Y109 | X4Y4         | X2Y2    | n/a               |            23 |           0 |           44747 |        5.000 | clk_out1_xcl_design_clkwiz_kernel_0                                 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O           | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                | RM active (15),RM reserved (6),Static (2)  |
| g9    | src3  | BUFGCE/O        | BUFGCE_X2Y49  | BUFGCE_X2Y49  | X4Y2         | X5Y1    | n/a               |             3 |           0 |             425 |       10.000 | clk_out2_xcl_design_clkwiz_system_0                                 | xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O                                   | xcl_design_i/static_region/clkwiz_system/inst/clk_out2                                                        | RM reserved (1),Static (2)                 |
| g10   | src3  | BUFGCE/O        | BUFGCE_X2Y50  | BUFGCE_X2Y50  | X4Y2         | X4Y2    | n/a               |             2 |           0 |             266 |       10.000 | flash_clk                                                           | xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O                                   | xcl_design_i/static_region/clkwiz_system/inst/clk_out3                                                        | Static (2)                                 |
| g11   | src0  | BUFGCE/O        | BUFGCE_X2Y93  | BUFGCE_X2Y93  | X4Y3         | X4Y3    | n/a               |             3 |           0 |            1128 |       10.000 | mmcm_clkout6                                                        | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O                  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/CLK                                              | Static (3)                                 |
| g12   | src0  | BUFGCE/O        | BUFGCE_X2Y74  | BUFGCE_X2Y74  | X4Y3         | X4Y4    | n/a               |             3 |           0 |             355 |       20.000 | mmcm_clkout5                                                        | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O                 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/dbg_clk                                          | RM reserved (1),Static (2)                 |
| g13   | src5  | BUFG_GT/O       | BUFG_GT_X1Y26 | BUFG_GT_X1Y26 | X5Y1         | X5Y0    | n/a               |             2 |           0 |               1 |        8.000 | mcap_clk                                                            | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk/O             | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/MCAPCLK                                     | RM reserved (1),Static (1)                 |
| g14   | src5  | BUFG_GT/O       | BUFG_GT_X1Y38 | BUFG_GT_X1Y38 | X5Y1         | X4Y0(U) | n/a               |             4 |           0 |              33 |        2.000 | txoutclk_out[3]                                                     | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_CORECLK                       | RM reserved (3),Static (1)                 |
| g15   | src5  | BUFG_GT/O       | BUFG_GT_X1Y44 | BUFG_GT_X1Y44 | X5Y1         | X4Y0(U) | n/a               |             4 |           0 |            2183 |        4.000 | pipe_clk                                                            | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O    | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_PCLK                          | RM reserved (1),Static (3)                 |
| g16   | src5  | BUFG_GT/O       | BUFG_GT_X1Y36 | BUFG_GT_X1Y36 | X5Y1         | X4Y0(U) | n/a               |            10 |           0 |           26807 |        4.000 | dma_pcie_axi_aclk                                                   | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                       | RM reserved (2),Static (8)                 |
+-------+-------+-----------------+---------------+---------------+--------------+---------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------------------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| SrcID | GlbIDs             | Driver Type/Pin        | Constraint         | Site               | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                        | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                             | Net                                                                                                                                                                                                                                                                                                                                       |
+-------+--------------------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0  | g0                 | MMCME3_ADV/CLKOUT0     | MMCME3_ADV_X2Y3    | MMCME3_ADV_X2Y3    | X4Y3         |           1 |               0 |               5.000 | mmcm_clkout0                                                        | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                       | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0                                                                                                                                                                                                                                                                 |
| src0  | g12                | MMCME3_ADV/CLKOUT5     | MMCME3_ADV_X2Y3    | MMCME3_ADV_X2Y3    | X4Y3         |           1 |               0 |              20.000 | mmcm_clkout5                                                        | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5                                                                                                                                                                                                                                                                                                       | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5                                                                                                                                                                                                                                                                 |
| src0  | g11                | MMCME3_ADV/CLKOUT6     | MMCME3_ADV_X2Y3    | MMCME3_ADV_X2Y3    | X4Y3         |           1 |               0 |              10.000 | mmcm_clkout6                                                        | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6                                                                                                                                                                                                                                                                                                       | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6                                                                                                                                                                                                                                                                 |
| src1  | g1, g2             | IBUFDS_GTE3/ODIV2      | GTHE3_COMMON_X1Y1  | GTHE3_COMMON_X1Y1  | X5Y1         |           2 |               0 |              10.000 | ref_clk                                                             | xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2                                                                                                                                                                                                                                                                                                   | xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_ODIV2[0]                                                                                                                                                                                                                                                                            |
| src2  | g8                 | MMCME3_ADV/CLKOUT0     | MMCME3_ADV_X2Y4    | MMCME3_ADV_X2Y4    | X4Y4         |           1 |               0 |               5.000 | clk_out1_xcl_design_clkwiz_kernel_0                                 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                          | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0                                                                                                                                                                                                                                 |
| src2  | g3                 | MMCME3_ADV/CLKFBOUT    | MMCME3_ADV_X2Y4    | MMCME3_ADV_X2Y4    | X4Y4         |           1 |               0 |              10.000 | clkfbout_xcl_design_clkwiz_kernel_0                                 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKFBOUT                                                                                                                                                                                                                                                                                                         | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_xcl_design_clkwiz_kernel_0                                                                                                                                                                                                                                 |
| src3  | g4                 | MMCME3_ADV/CLKOUT0     | MMCME3_ADV_X2Y2    | MMCME3_ADV_X2Y2    | X4Y2         |           1 |               0 |               5.000 | clk_out1_xcl_design_clkwiz_system_0                                 | xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                                                  | xcl_design_i/static_region/clkwiz_system/inst/clk_out1_xcl_design_clkwiz_system_0                                                                                                                                                                                                                                                         |
| src3  | g9                 | MMCME3_ADV/CLKOUT1     | MMCME3_ADV_X2Y2    | MMCME3_ADV_X2Y2    | X4Y2         |           1 |               0 |              10.000 | clk_out2_xcl_design_clkwiz_system_0                                 | xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                  | xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0                                                                                                                                                                                                                                                         |
| src3  | g10                | MMCME3_ADV/CLKOUT2     | MMCME3_ADV_X2Y2    | MMCME3_ADV_X2Y2    | X4Y2         |           1 |               0 |              50.000 | clk_out3_xcl_design_clkwiz_system_0                                 | xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT2                                                                                                                                                                                                                                                                                                                                  | xcl_design_i/static_region/clkwiz_system/inst/clk_out3_xcl_design_clkwiz_system_0                                                                                                                                                                                                                                                         |
| src3  | g5                 | MMCME3_ADV/CLKFBOUT    | MMCME3_ADV_X2Y2    | MMCME3_ADV_X2Y2    | X4Y2         |           1 |               0 |              10.000 | clkfbout_xcl_design_clkwiz_system_0                                 | xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKFBOUT                                                                                                                                                                                                                                                                                                                                 | xcl_design_i/static_region/clkwiz_system/inst/clkfbout_xcl_design_clkwiz_system_0                                                                                                                                                                                                                                                         |
| src4  | g7                 | BSCANE2/DRCK           | CONFIG_SITE_X0Y0   | CONFIG_SITE_X0Y0   | X5Y1         |           1 |               0 |              30.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                                                                  |
| src4  | g6                 | BSCANE2/UPDATE         | CONFIG_SITE_X0Y0   | CONFIG_SITE_X0Y0   | X5Y1         |           1 |               0 |              60.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                                                                                                                                                                                                                                                                                |
| src5  | g13, g14, g15, g16 | GTHE3_CHANNEL/TXOUTCLK | GTHE3_CHANNEL_X1Y7 | GTHE3_CHANNEL_X1Y7 | X5Y1         |           4 |               0 |               2.000 | txoutclk_out[3]                                                     | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[3] |
+-------+--------------------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


4. Local Clock Details
----------------------

+-------+---------------------------------------+------------------------+--------------------------------+--------------+-------------+-----------------+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LocId | Driver Type/Pin                       | Constraint             | Site/BEL                       | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock          | Driver Pin                                                                                                                                                                                                                                 | Net                                                                                                                                                                                                                          |
+-------+---------------------------------------+------------------------+--------------------------------+--------------+-------------+-----------------+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0     | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y16 | BITSLICE_CONTROL_X2Y16/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 1     | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y16 | BITSLICE_CONTROL_X2Y16/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 2     | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y16 | BITSLICE_CONTROL_X2Y16/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 3     | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y16 | BITSLICE_CONTROL_X2Y16/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 4     | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y16 | BITSLICE_CONTROL_X2Y16/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 5     | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y16 | BITSLICE_CONTROL_X2Y16/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 6     | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y16 | BITSLICE_CONTROL_X2Y16/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 7     | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y16 | BITSLICE_CONTROL_X2Y16/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 8     | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y17 | BITSLICE_CONTROL_X2Y17/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25]  |
| 9     | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y17 | BITSLICE_CONTROL_X2Y17/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |
| 10    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y17 | BITSLICE_CONTROL_X2Y17/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 11    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y17 | BITSLICE_CONTROL_X2Y17/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 12    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y17 | BITSLICE_CONTROL_X2Y17/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 13    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y17 | BITSLICE_CONTROL_X2Y17/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 14    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y17 | BITSLICE_CONTROL_X2Y17/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 15    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y17 | BITSLICE_CONTROL_X2Y17/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 16    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y17 | BITSLICE_CONTROL_X2Y17/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 17    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y17 | BITSLICE_CONTROL_X2Y17/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 18    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y36 | BITSLICE_CONTROL_X2Y36/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25] |
| 19    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y36 | BITSLICE_CONTROL_X2Y36/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |
| 20    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y36 | BITSLICE_CONTROL_X2Y36/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25] |
| 21    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y36 | BITSLICE_CONTROL_X2Y36/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26] |
| 22    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y36 | BITSLICE_CONTROL_X2Y36/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25] |
| 23    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y36 | BITSLICE_CONTROL_X2Y36/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26] |
| 24    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y36 | BITSLICE_CONTROL_X2Y36/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25] |
| 25    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y36 | BITSLICE_CONTROL_X2Y36/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26] |
| 26    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y37 | BITSLICE_CONTROL_X2Y37/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25] |
| 27    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y37 | BITSLICE_CONTROL_X2Y37/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |
| 28    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y37 | BITSLICE_CONTROL_X2Y37/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25] |
| 29    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y37 | BITSLICE_CONTROL_X2Y37/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |
| 30    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y37 | BITSLICE_CONTROL_X2Y37/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25] |
| 31    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y37 | BITSLICE_CONTROL_X2Y37/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26] |
| 32    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y37 | BITSLICE_CONTROL_X2Y37/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25] |
| 33    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y37 | BITSLICE_CONTROL_X2Y37/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26] |
| 34    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y37 | BITSLICE_CONTROL_X2Y37/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25] |
| 35    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y37 | BITSLICE_CONTROL_X2Y37/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26] |
| 36    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y38 | BITSLICE_CONTROL_X2Y38/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25] |
| 37    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y38 | BITSLICE_CONTROL_X2Y38/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |
| 38    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y38 | BITSLICE_CONTROL_X2Y38/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25] |
| 39    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y38 | BITSLICE_CONTROL_X2Y38/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26] |
| 40    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y38 | BITSLICE_CONTROL_X2Y38/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25] |
| 41    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y38 | BITSLICE_CONTROL_X2Y38/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26] |
| 42    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y38 | BITSLICE_CONTROL_X2Y38/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25] |
| 43    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y38 | BITSLICE_CONTROL_X2Y38/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26] |
| 44    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y39 | BITSLICE_CONTROL_X2Y39/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25] |
| 45    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y39 | BITSLICE_CONTROL_X2Y39/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |
| 46    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y39 | BITSLICE_CONTROL_X2Y39/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25] |
| 47    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y39 | BITSLICE_CONTROL_X2Y39/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |
| 48    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y39 | BITSLICE_CONTROL_X2Y39/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25] |
| 49    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y39 | BITSLICE_CONTROL_X2Y39/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26] |
| 50    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y39 | BITSLICE_CONTROL_X2Y39/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25] |
| 51    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y39 | BITSLICE_CONTROL_X2Y39/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26] |
| 52    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y39 | BITSLICE_CONTROL_X2Y39/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25] |
| 53    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y39 | BITSLICE_CONTROL_X2Y39/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26] |
| 54    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y18 | BITSLICE_CONTROL_X2Y18/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 55    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y18 | BITSLICE_CONTROL_X2Y18/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 56    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y18 | BITSLICE_CONTROL_X2Y18/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 57    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y18 | BITSLICE_CONTROL_X2Y18/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 58    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y18 | BITSLICE_CONTROL_X2Y18/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 59    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y18 | BITSLICE_CONTROL_X2Y18/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 60    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y18 | BITSLICE_CONTROL_X2Y18/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 61    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y18 | BITSLICE_CONTROL_X2Y18/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 62    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y19 | BITSLICE_CONTROL_X2Y19/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25]  |
| 63    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y19 | BITSLICE_CONTROL_X2Y19/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |
| 64    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y19 | BITSLICE_CONTROL_X2Y19/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 65    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y19 | BITSLICE_CONTROL_X2Y19/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 66    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y19 | BITSLICE_CONTROL_X2Y19/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 67    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y19 | BITSLICE_CONTROL_X2Y19/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 68    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y19 | BITSLICE_CONTROL_X2Y19/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 69    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y19 | BITSLICE_CONTROL_X2Y19/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 70    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y19 | BITSLICE_CONTROL_X2Y19/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 71    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y19 | BITSLICE_CONTROL_X2Y19/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 72    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y20 | BITSLICE_CONTROL_X2Y20/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 73    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y20 | BITSLICE_CONTROL_X2Y20/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 74    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y20 | BITSLICE_CONTROL_X2Y20/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 75    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y20 | BITSLICE_CONTROL_X2Y20/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 76    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y20 | BITSLICE_CONTROL_X2Y20/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 77    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y20 | BITSLICE_CONTROL_X2Y20/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 78    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y20 | BITSLICE_CONTROL_X2Y20/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 79    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y20 | BITSLICE_CONTROL_X2Y20/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 80    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y21 | BITSLICE_CONTROL_X2Y21/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25]  |
| 81    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y21 | BITSLICE_CONTROL_X2Y21/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |
| 82    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y21 | BITSLICE_CONTROL_X2Y21/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 83    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y21 | BITSLICE_CONTROL_X2Y21/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 84    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y21 | BITSLICE_CONTROL_X2Y21/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 85    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y21 | BITSLICE_CONTROL_X2Y21/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 86    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y21 | BITSLICE_CONTROL_X2Y21/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 87    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y21 | BITSLICE_CONTROL_X2Y21/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 88    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y21 | BITSLICE_CONTROL_X2Y21/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 89    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y21 | BITSLICE_CONTROL_X2Y21/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 90    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y22 | BITSLICE_CONTROL_X2Y22/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 91    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y22 | BITSLICE_CONTROL_X2Y22/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 92    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y22 | BITSLICE_CONTROL_X2Y22/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 93    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y22 | BITSLICE_CONTROL_X2Y22/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 94    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y22 | BITSLICE_CONTROL_X2Y22/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 95    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y22 | BITSLICE_CONTROL_X2Y22/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 96    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y22 | BITSLICE_CONTROL_X2Y22/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 97    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y22 | BITSLICE_CONTROL_X2Y22/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 98    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y23 | BITSLICE_CONTROL_X2Y23/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25]  |
| 99    | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y23 | BITSLICE_CONTROL_X2Y23/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |
| 100   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y23 | BITSLICE_CONTROL_X2Y23/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 101   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y23 | BITSLICE_CONTROL_X2Y23/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 102   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y23 | BITSLICE_CONTROL_X2Y23/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 103   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y23 | BITSLICE_CONTROL_X2Y23/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 104   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y23 | BITSLICE_CONTROL_X2Y23/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 105   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y23 | BITSLICE_CONTROL_X2Y23/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 106   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y23 | BITSLICE_CONTROL_X2Y23/CONTROL | X4Y2         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 107   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y23 | BITSLICE_CONTROL_X2Y23/CONTROL | X4Y2         |           0 |               0 |        5.000 | pll_clk[0]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 108   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y24 | BITSLICE_CONTROL_X2Y24/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25]  |
| 109   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y24 | BITSLICE_CONTROL_X2Y24/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |
| 110   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT1[25] | BITSLICE_CONTROL_X2Y24 | BITSLICE_CONTROL_X2Y24/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[25]  |
| 111   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT1[26] | BITSLICE_CONTROL_X2Y24 | BITSLICE_CONTROL_X2Y24/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]  |
| 112   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y24 | BITSLICE_CONTROL_X2Y24/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 113   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y24 | BITSLICE_CONTROL_X2Y24/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 114   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y24 | BITSLICE_CONTROL_X2Y24/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 115   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y24 | BITSLICE_CONTROL_X2Y24/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 116   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y24 | BITSLICE_CONTROL_X2Y24/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 117   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y24 | BITSLICE_CONTROL_X2Y24/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 118   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y24 | BITSLICE_CONTROL_X2Y24/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 119   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y24 | BITSLICE_CONTROL_X2Y24/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 120   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y25 | BITSLICE_CONTROL_X2Y25/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25]  |
| 121   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y25 | BITSLICE_CONTROL_X2Y25/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |
| 122   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT1[25] | BITSLICE_CONTROL_X2Y25 | BITSLICE_CONTROL_X2Y25/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[25]  |
| 123   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT1[26] | BITSLICE_CONTROL_X2Y25 | BITSLICE_CONTROL_X2Y25/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]  |
| 124   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y25 | BITSLICE_CONTROL_X2Y25/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 125   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y25 | BITSLICE_CONTROL_X2Y25/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 126   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y25 | BITSLICE_CONTROL_X2Y25/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 127   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y25 | BITSLICE_CONTROL_X2Y25/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 128   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y25 | BITSLICE_CONTROL_X2Y25/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 129   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y25 | BITSLICE_CONTROL_X2Y25/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 130   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y25 | BITSLICE_CONTROL_X2Y25/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 131   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y25 | BITSLICE_CONTROL_X2Y25/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 132   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y26 | BITSLICE_CONTROL_X2Y26/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25]  |
| 133   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y26 | BITSLICE_CONTROL_X2Y26/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |
| 134   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT1[25] | BITSLICE_CONTROL_X2Y26 | BITSLICE_CONTROL_X2Y26/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[25]  |
| 135   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT1[26] | BITSLICE_CONTROL_X2Y26 | BITSLICE_CONTROL_X2Y26/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]  |
| 136   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y26 | BITSLICE_CONTROL_X2Y26/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 137   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y26 | BITSLICE_CONTROL_X2Y26/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 138   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y26 | BITSLICE_CONTROL_X2Y26/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 139   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y26 | BITSLICE_CONTROL_X2Y26/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 140   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y26 | BITSLICE_CONTROL_X2Y26/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 141   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y26 | BITSLICE_CONTROL_X2Y26/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 142   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y27 | BITSLICE_CONTROL_X2Y27/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25]  |
| 143   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y27 | BITSLICE_CONTROL_X2Y27/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |
| 144   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y27 | BITSLICE_CONTROL_X2Y27/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 145   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y27 | BITSLICE_CONTROL_X2Y27/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 146   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y27 | BITSLICE_CONTROL_X2Y27/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 147   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y27 | BITSLICE_CONTROL_X2Y27/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 148   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y27 | BITSLICE_CONTROL_X2Y27/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 149   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y27 | BITSLICE_CONTROL_X2Y27/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 150   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y27 | BITSLICE_CONTROL_X2Y27/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 151   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y27 | BITSLICE_CONTROL_X2Y27/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 152   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT6[25] | BITSLICE_CONTROL_X2Y27 | BITSLICE_CONTROL_X2Y27/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT6[25]  |
| 153   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT6[26] | BITSLICE_CONTROL_X2Y27 | BITSLICE_CONTROL_X2Y27/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT6[26]  |
| 154   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y28 | BITSLICE_CONTROL_X2Y28/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 155   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y28 | BITSLICE_CONTROL_X2Y28/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 156   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y28 | BITSLICE_CONTROL_X2Y28/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 157   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y28 | BITSLICE_CONTROL_X2Y28/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 158   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y28 | BITSLICE_CONTROL_X2Y28/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 159   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y28 | BITSLICE_CONTROL_X2Y28/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 160   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y28 | BITSLICE_CONTROL_X2Y28/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 161   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y28 | BITSLICE_CONTROL_X2Y28/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 162   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y29 | BITSLICE_CONTROL_X2Y29/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25]  |
| 163   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y29 | BITSLICE_CONTROL_X2Y29/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |
| 164   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y29 | BITSLICE_CONTROL_X2Y29/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 165   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y29 | BITSLICE_CONTROL_X2Y29/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 166   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT6[25] | BITSLICE_CONTROL_X2Y29 | BITSLICE_CONTROL_X2Y29/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT6[25]  |
| 167   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT6[26] | BITSLICE_CONTROL_X2Y29 | BITSLICE_CONTROL_X2Y29/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT6[26]  |
| 168   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y30 | BITSLICE_CONTROL_X2Y30/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 169   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y30 | BITSLICE_CONTROL_X2Y30/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 170   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y30 | BITSLICE_CONTROL_X2Y30/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 171   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y30 | BITSLICE_CONTROL_X2Y30/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 172   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y30 | BITSLICE_CONTROL_X2Y30/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 173   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y30 | BITSLICE_CONTROL_X2Y30/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 174   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y30 | BITSLICE_CONTROL_X2Y30/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 175   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y30 | BITSLICE_CONTROL_X2Y30/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 176   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y31 | BITSLICE_CONTROL_X2Y31/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25]  |
| 177   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y31 | BITSLICE_CONTROL_X2Y31/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |
| 178   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y31 | BITSLICE_CONTROL_X2Y31/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 179   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y31 | BITSLICE_CONTROL_X2Y31/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 180   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y31 | BITSLICE_CONTROL_X2Y31/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 181   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y31 | BITSLICE_CONTROL_X2Y31/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 182   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y31 | BITSLICE_CONTROL_X2Y31/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 183   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y31 | BITSLICE_CONTROL_X2Y31/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 184   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y31 | BITSLICE_CONTROL_X2Y31/CONTROL | X4Y3         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 185   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y31 | BITSLICE_CONTROL_X2Y31/CONTROL | X4Y3         |           0 |               0 |        5.000 | pll_clk[1]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 186   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y32 | BITSLICE_CONTROL_X2Y32/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 187   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y32 | BITSLICE_CONTROL_X2Y32/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 188   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y32 | BITSLICE_CONTROL_X2Y32/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 189   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y32 | BITSLICE_CONTROL_X2Y32/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 190   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y32 | BITSLICE_CONTROL_X2Y32/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 191   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y32 | BITSLICE_CONTROL_X2Y32/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 192   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y32 | BITSLICE_CONTROL_X2Y32/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 193   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y32 | BITSLICE_CONTROL_X2Y32/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 194   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y33 | BITSLICE_CONTROL_X2Y33/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25]  |
| 195   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y33 | BITSLICE_CONTROL_X2Y33/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |
| 196   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y33 | BITSLICE_CONTROL_X2Y33/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 197   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y33 | BITSLICE_CONTROL_X2Y33/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 198   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y33 | BITSLICE_CONTROL_X2Y33/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 199   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y33 | BITSLICE_CONTROL_X2Y33/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 200   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y33 | BITSLICE_CONTROL_X2Y33/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 201   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y33 | BITSLICE_CONTROL_X2Y33/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 202   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y33 | BITSLICE_CONTROL_X2Y33/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 203   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y33 | BITSLICE_CONTROL_X2Y33/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 204   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y34 | BITSLICE_CONTROL_X2Y34/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 205   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y34 | BITSLICE_CONTROL_X2Y34/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 206   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y34 | BITSLICE_CONTROL_X2Y34/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 207   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y34 | BITSLICE_CONTROL_X2Y34/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 208   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y34 | BITSLICE_CONTROL_X2Y34/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 209   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y34 | BITSLICE_CONTROL_X2Y34/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 210   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y34 | BITSLICE_CONTROL_X2Y34/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 211   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y34 | BITSLICE_CONTROL_X2Y34/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 212   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[25] | BITSLICE_CONTROL_X2Y35 | BITSLICE_CONTROL_X2Y35/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[25]  |
| 213   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT0[26] | BITSLICE_CONTROL_X2Y35 | BITSLICE_CONTROL_X2Y35/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |
| 214   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[25] | BITSLICE_CONTROL_X2Y35 | BITSLICE_CONTROL_X2Y35/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[25]  |
| 215   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT2[26] | BITSLICE_CONTROL_X2Y35 | BITSLICE_CONTROL_X2Y35/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |
| 216   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[25] | BITSLICE_CONTROL_X2Y35 | BITSLICE_CONTROL_X2Y35/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[25]  |
| 217   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT3[26] | BITSLICE_CONTROL_X2Y35 | BITSLICE_CONTROL_X2Y35/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |
| 218   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[25] | BITSLICE_CONTROL_X2Y35 | BITSLICE_CONTROL_X2Y35/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[25]  |
| 219   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT4[26] | BITSLICE_CONTROL_X2Y35 | BITSLICE_CONTROL_X2Y35/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |
| 220   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[25] | BITSLICE_CONTROL_X2Y35 | BITSLICE_CONTROL_X2Y35/CONTROL | X4Y4         |           0 |               0 |              |                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[25]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[25]  |
| 221   | BITSLICE_CONTROL/TX_BIT_CTRL_OUT5[26] | BITSLICE_CONTROL_X2Y35 | BITSLICE_CONTROL_X2Y35/CONTROL | X4Y4         |           0 |               0 |        5.000 | pll_clk[2]_DIV | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]  | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |
| 222   | PLLE3_ADV/CLKOUTPHY                   | PLLE3_ADV_X2Y5         | PLLE3_ADV_X2Y5/PLLE3_ADV       | X4Y2         |           0 |               0 |        0.625 | pll_clk[0]     | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY                                                                                                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/pll_clk[0]                                                                                                                        |
| 223   | PLLE3_ADV/CLKOUTPHY                   | PLLE3_ADV_X2Y7         | PLLE3_ADV_X2Y7/PLLE3_ADV       | X4Y3         |           0 |               0 |        0.625 | pll_clk[1]     | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY                                                                                                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/pll_clk[1]                                                                                                                        |
| 224   | PLLE3_ADV/CLKOUTPHY                   | PLLE3_ADV_X2Y9         | PLLE3_ADV_X2Y9/PLLE3_ADV       | X4Y4         |           0 |               0 |        0.625 | pll_clk[2]     | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY                                                                                                | xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/pll_clk[2]                                                                                                                        |
+-------+---------------------------------------+------------------------+--------------------------------+--------------+-------------+-----------------+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y0              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y0              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y0              |    6 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y0              |    7 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y1              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y1              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y1              |   10 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y1              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    6 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y2              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y2              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y2              |    9 |    24 |    4 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X5Y2              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y3              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y3              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y3              |    7 |    24 |    3 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X5Y3              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y4              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y4              |    9 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X5Y4              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM Tiles |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      2 |      24 |      0 |   20160 |      0 |    4800 |      0 |     108 |      0 |     120 |      0 |       0 |      0 |       0 |
| X1Y0              |      2 |      24 |      0 |   22080 |      0 |    5280 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y0              |      2 |      24 |   1758 |   20160 |    855 |    4800 |      0 |     108 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y0              |      2 |      24 |   1481 |   22080 |    694 |    5280 |      0 |     108 |     18 |      96 |      0 |       0 |      0 |       0 |
| X4Y0              |      6 |      24 |   6302 |   20160 |   3450 |    4800 |     16 |     108 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y0              |      7 |      24 |   8261 |   21120 |   1140 |     960 |     36 |     108 |      0 |       0 |     20 |       5 |      9 |       1 |
| X0Y1              |      2 |      24 |      0 |   22080 |      0 |    5760 |      0 |     108 |      0 |     120 |      0 |       0 |      0 |       0 |
| X1Y1              |      2 |      24 |   1007 |   24000 |    557 |    6240 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      2 |      24 |   3644 |   22080 |   1840 |    5760 |      4 |     108 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |      2 |      24 |   5153 |   24000 |   2802 |    6240 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y1              |     10 |      24 |  10033 |   22080 |   6038 |    5760 |     34 |     108 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y1              |      9 |      24 |   9574 |   23040 |   2888 |    1920 |     36 |     108 |      0 |       0 |     20 |       5 |      0 |       0 |
| X0Y2              |      2 |      24 |      0 |   22080 |      0 |    5760 |      0 |     108 |      0 |     120 |      0 |       5 |      0 |       0 |
| X1Y2              |      2 |      24 |   2004 |   24000 |   1132 |    6240 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      4 |      24 |   3819 |   22080 |   2062 |    5760 |      0 |     108 |     18 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |      3 |      24 |   7271 |   24000 |   4148 |    6240 |      0 |     108 |     72 |      96 |      0 |       0 |      0 |       0 |
| X4Y2              |      9 |      24 |  11357 |   22080 |   6538 |    5760 |      4 |     108 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y2              |      6 |      24 |   7861 |   23040 |   1615 |    1920 |     17 |     108 |      0 |       0 |      0 |       5 |      0 |       0 |
| X0Y3              |      2 |      24 |    114 |   22080 |     59 |    5760 |      0 |     108 |      0 |     120 |      0 |       5 |      0 |       0 |
| X1Y3              |      2 |      24 |   4106 |   24000 |   2216 |    6240 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      3 |      24 |   4594 |   22080 |   2406 |    5760 |      2 |     108 |     36 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |      2 |      24 |   5345 |   24000 |   3002 |    6240 |     10 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y3              |      7 |      24 |  11539 |   22080 |   6505 |    5760 |     51 |     108 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y3              |      5 |      24 |   6412 |   23040 |   1076 |    1920 |     38 |     108 |      0 |       0 |      0 |       5 |      0 |       1 |
| X0Y4              |      2 |      24 |      0 |   20160 |      0 |    4800 |      0 |     108 |      0 |     120 |      0 |       5 |      0 |       0 |
| X1Y4              |      2 |      24 |    856 |   22080 |    372 |    5280 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |      3 |      24 |   2012 |   20160 |    929 |    4800 |      0 |     108 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |      3 |      24 |   3976 |   22080 |   2144 |    5280 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y4              |      9 |      24 |   9134 |   20160 |   4421 |    4800 |     20 |     108 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y4              |      6 |      24 |   3858 |   21120 |    658 |     960 |     28 |     108 |      0 |       0 |      0 |       5 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 | X4 | X5 |
+----+----+----+----+----+----+----+
| Y4 |  2 |  2 |  3 |  3 |  9 |  6 |
| Y3 |  2 |  2 |  3 |  2 |  7 |  5 |
| Y2 |  2 |  2 |  4 |  3 |  9 |  6 |
| Y1 |  2 |  2 |  2 |  2 | 10 |  9 |
| Y0 |  2 |  2 |  2 |  2 |  6 |  7 |
+----+----+----+----+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X3Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    3 |    24 | 12.50 |    4 |    24 | 16.67 |
| X5Y0              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X0Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X3Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    6 |    24 | 25.00 |    6 |    24 | 25.00 |    3 |    24 | 12.50 |    4 |    24 | 16.67 |
| X5Y1              |    7 |    24 | 29.17 |    5 |    24 | 20.83 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |
| X0Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    4 |    24 | 16.67 |
| X3Y2              |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    3 |    24 | 12.50 |    8 |    24 | 33.33 |    2 |    24 |  8.33 |    6 |    24 | 25.00 |
| X5Y2              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X3Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    5 |    24 | 20.83 |
| X5Y3              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |
| X3Y4              |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    2 |    24 |  8.33 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X5Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Cell Type Counts per Global Clock: Region X0Y0
-------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8*   | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


10. Cell Type Counts per Global Clock: Region X1Y0
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8*   | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


11. Cell Type Counts per Global Clock: Region X2Y0
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |            1758 | 1758 |    855 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


12. Cell Type Counts per Global Clock: Region X3Y0
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |            1499 | 1481 |    694 |    0 |  18 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


13. Cell Type Counts per Global Clock: Region X4Y0
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g1*   | 0     | BUFG_GT/O       | BUFG_GT_X1Y24 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_O[0]                              |
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |             776 |  776 |    305 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                  |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |              23 |   23 |     10 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g14*  | 14    | BUFG_GT/O       | BUFG_GT_X1Y38 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_CORECLK |
| g15   | 20    | BUFG_GT/O       | BUFG_GT_X1Y44 |           0 |             320 |  320 |    135 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_PCLK    |
| g16   | 12    | BUFG_GT/O       | BUFG_GT_X1Y36 |           0 |            5191 | 5183 |   3000 |   16 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


14. Cell Type Counts per Global Clock: Region X5Y0
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g1    | 0     | BUFG_GT/O       | BUFG_GT_X1Y24 |           0 |               1 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       1 | xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_O[0]                              |
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |             260 |  260 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                  |
| g2    | 4     | BUFG_GT/O       | BUFG_GT_X1Y28 |           0 |             156 |  152 |     72 |    0 |   0 |  4 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/ext_ch_gt_drpclk               |
| g13   | 2     | BUFG_GT/O       | BUFG_GT_X1Y26 |           0 |               1 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       1 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/MCAPCLK               |
| g14   | 14    | BUFG_GT/O       | BUFG_GT_X1Y38 |           0 |              15 |    0 |      0 |   28 |   0 |  0 |    0 |   0 |       5 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_CORECLK |
| g15   | 20    | BUFG_GT/O       | BUFG_GT_X1Y44 |           0 |            1590 | 1585 |     53 |    0 |   0 | 16 |    0 |   0 |       1 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_PCLK    |
| g16   | 12    | BUFG_GT/O       | BUFG_GT_X1Y36 |           0 |            6269 | 6264 |   1015 |    8 |   0 |  0 |    0 |   0 |       1 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+


15. Cell Type Counts per Global Clock: Region X0Y1
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8*   | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


16. Cell Type Counts per Global Clock: Region X1Y1
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |            1007 | 1007 |    557 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


17. Cell Type Counts per Global Clock: Region X2Y1
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |            3646 | 3644 |   1840 |    4 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


18. Cell Type Counts per Global Clock: Region X3Y1
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |             669 |  669 |    304 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |            4484 | 4484 |   2498 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+


19. Cell Type Counts per Global Clock: Region X4Y1
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0    | 8     | BUFGCE/O        | BUFGCE_X2Y80  |           0 |             490 |  490 |    237 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_ddr3_ui_clk             |
| g1*   | 0     | BUFG_GT/O       | BUFG_GT_X1Y24 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_O[0]                              |
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |            6275 | 6266 |   3762 |   18 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                  |
| g6*   | 6     | BUFGCE/O        | BUFGCE_X2Y30  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp                                                                |
| g7*   | 3     | BUFGCE/O        | BUFGCE_X2Y27  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                                                                      |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |               5 |    5 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1          |
| g10   | 2     | BUFGCE/O        | BUFGCE_X2Y50  |           0 |             242 |  242 |     91 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out3                                  |
| g14*  | 14    | BUFG_GT/O       | BUFG_GT_X1Y38 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_CORECLK |
| g15*  | 20    | BUFG_GT/O       | BUFG_GT_X1Y44 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_PCLK    |
| g16   | 12    | BUFG_GT/O       | BUFG_GT_X1Y36 |           0 |            3038 | 3030 |   1947 |   16 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


20. Cell Type Counts per Global Clock: Region X5Y1
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g1*   | 0     | BUFG_GT/O       | BUFG_GT_X1Y24 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_O[0]                              |
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |            1172 | 1167 |    236 |    9 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                  |
| g6*   | 6     | BUFGCE/O        | BUFGCE_X2Y30  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp                                                                |
| g9    | 1     | BUFGCE/O        | BUFGCE_X2Y49  |           0 |             255 |  253 |      1 |    1 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out2                                  |
| g2    | 4     | BUFG_GT/O       | BUFG_GT_X1Y28 |           0 |              72 |   68 |     20 |    0 |   0 |  4 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/ext_ch_gt_drpclk               |
| g13*  | 2     | BUFG_GT/O       | BUFG_GT_X1Y26 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/MCAPCLK               |
| g14*  | 14    | BUFG_GT/O       | BUFG_GT_X1Y38 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_CORECLK |
| g15   | 20    | BUFG_GT/O       | BUFG_GT_X1Y44 |           0 |             249 |  245 |     35 |    0 |   0 | 16 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_PCLK    |
| g16   | 12    | BUFG_GT/O       | BUFG_GT_X1Y36 |           0 |            7854 | 7841 |   2596 |   26 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


21. Cell Type Counts per Global Clock: Region X0Y2
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8*   | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


22. Cell Type Counts per Global Clock: Region X1Y2
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |            2004 | 2004 |   1132 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


23. Cell Type Counts per Global Clock: Region X2Y2
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                           |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| g3*   | 14    | BUFGCE/O        | BUFGCE_X2Y110 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_xcl_design_clkwiz_kernel_0 |
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                                        |
| g5*   | 23    | BUFGCE/O        | BUFGCE_X2Y71  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clkfbout_buf_xcl_design_clkwiz_system_0                         |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |            3837 | 3819 |   2062 |    0 |  18 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


24. Cell Type Counts per Global Clock: Region X3Y2
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                   |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------+
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |             365 |  365 |    265 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                |
| g5*   | 23    | BUFGCE/O        | BUFGCE_X2Y71  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clkfbout_buf_xcl_design_clkwiz_system_0 |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |            6978 | 6906 |   3883 |    0 |  72 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1        |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


25. Cell Type Counts per Global Clock: Region X4Y2
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0    | 8     | BUFGCE/O        | BUFGCE_X2Y80  |           1 |            9125 | 9089 |   5291 |    0 |   0 |  0 |    0 |   1 |       0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_ddr3_ui_clk             |
| g1    | 0     | BUFG_GT/O       | BUFG_GT_X1Y24 |           1 |               0 |    0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_O[0]                              |
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |            2103 | 2101 |   1188 |    4 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                  |
| g5    | 23    | BUFGCE/O        | BUFGCE_X2Y71  |           1 |               0 |    0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clkfbout_buf_xcl_design_clkwiz_system_0   |
| g7*   | 3     | BUFGCE/O        | BUFGCE_X2Y27  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                                                                      |
| g9*   | 1     | BUFGCE/O        | BUFGCE_X2Y49  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out2                                  |
| g10   | 2     | BUFGCE/O        | BUFGCE_X2Y50  |           0 |              24 |   24 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out3                                  |
| g11   | 21    | BUFGCE/O        | BUFGCE_X2Y93  |           0 |             105 |   97 |     32 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/CLK                        |
| g16   | 12    | BUFG_GT/O       | BUFG_GT_X1Y36 |           0 |              46 |   46 |     27 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


26. Cell Type Counts per Global Clock: Region X5Y2
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0    | 8     | BUFGCE/O        | BUFGCE_X2Y80  |           0 |             509 |  509 |    368 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_ddr3_ui_clk             |
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |            4703 | 4694 |    734 |   12 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                  |
| g6*   | 6     | BUFGCE/O        | BUFGCE_X2Y30  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp                                                                |
| g7    | 3     | BUFGCE/O        | BUFGCE_X2Y27  |           0 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                                                                      |
| g9    | 1     | BUFGCE/O        | BUFGCE_X2Y49  |           0 |             170 |  169 |      1 |    1 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out2                                  |
| g16   | 12    | BUFG_GT/O       | BUFG_GT_X1Y36 |           0 |            2492 | 2488 |    512 |    4 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


27. Cell Type Counts per Global Clock: Region X0Y3
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |             114 | 114 |     59 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


28. Cell Type Counts per Global Clock: Region X1Y3
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |            4106 | 4106 |   2216 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


29. Cell Type Counts per Global Clock: Region X2Y3
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                           |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| g3*   | 14    | BUFGCE/O        | BUFGCE_X2Y110 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_xcl_design_clkwiz_kernel_0 |
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                                        |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |            4631 | 4594 |   2406 |    2 |  36 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


30. Cell Type Counts per Global Clock: Region X3Y3
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |             752 |  752 |    543 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |            4598 | 4593 |   2459 |   10 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+


31. Cell Type Counts per Global Clock: Region X4Y3
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0    | 8     | BUFGCE/O        | BUFGCE_X2Y80  |           1 |            9640 | 9600 |   5585 |    1 |   0 |  0 |    0 |   1 |       0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_ddr3_ui_clk             |
| g1*   | 0     | BUFG_GT/O       | BUFG_GT_X1Y24 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_O[0]                              |
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |            1074 | 1073 |    393 |    2 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                  |
| g7*   | 3     | BUFGCE/O        | BUFGCE_X2Y27  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                                                                      |
| g11   | 21    | BUFGCE/O        | BUFGCE_X2Y93  |           0 |             898 |  866 |    527 |   48 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/CLK                        |
| g12*  | 2     | BUFGCE/O        | BUFGCE_X2Y74  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/dbg_clk                    |
| g16*  | 12    | BUFG_GT/O       | BUFG_GT_X1Y36 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


32. Cell Type Counts per Global Clock: Region X5Y3
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0    | 8     | BUFGCE/O        | BUFGCE_X2Y80  |           0 |            1361 | 1361 |    519 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_ddr3_ui_clk             |
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |            3198 | 3179 |    357 |   30 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                  |
| g6*   | 6     | BUFGCE/O        | BUFGCE_X2Y30  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp                                                                |
| g7    | 3     | BUFGCE/O        | BUFGCE_X2Y27  |           0 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                                                                      |
| g16   | 12    | BUFG_GT/O       | BUFG_GT_X1Y36 |           0 |            1879 | 1871 |    200 |    8 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


33. Cell Type Counts per Global Clock: Region X0Y4
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8*   | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


34. Cell Type Counts per Global Clock: Region X1Y4
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                            |
+-------+-------+-----------------+---------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                         |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |             856 | 856 |    372 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-------+-----------------+---------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


35. Cell Type Counts per Global Clock: Region X2Y4
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                           |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| g3*   | 14    | BUFGCE/O        | BUFGCE_X2Y110 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_xcl_design_clkwiz_kernel_0 |
| g4*   | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                                        |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |            2012 | 2012 |    929 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


36. Cell Type Counts per Global Clock: Region X3Y4
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                           |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| g3*   | 14    | BUFGCE/O        | BUFGCE_X2Y110 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_xcl_design_clkwiz_kernel_0 |
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |             795 |  795 |    317 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                                        |
| g8    | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |            3181 | 3181 |   1827 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


37. Cell Type Counts per Global Clock: Region X4Y4
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                           |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| g0    | 8     | BUFGCE/O        | BUFGCE_X2Y80  |           1 |            7708 | 7671 |   3782 |    1 |   0 |  0 |    0 |   1 |       0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_ddr3_ui_clk                                   |
| g1    | 0     | BUFG_GT/O       | BUFG_GT_X1Y24 |           1 |               0 |    0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_O[0]                                                    |
| g3    | 14    | BUFGCE/O        | BUFGCE_X2Y110 |           1 |               0 |    0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_xcl_design_clkwiz_kernel_0 |
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           1 |            1279 | 1270 |    565 |   18 |   0 |  0 |    1 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                                        |
| g7    | 3     | BUFGCE/O        | BUFGCE_X2Y27  |           0 |              17 |   17 |     16 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                                                                                            |
| g8*   | 13    | BUFGCE/O        | BUFGCE_X2Y109 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                |
| g11   | 21    | BUFGCE/O        | BUFGCE_X2Y93  |           0 |             101 |   93 |      2 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/CLK                                              |
| g12   | 2     | BUFGCE/O        | BUFGCE_X2Y74  |           0 |              84 |   83 |     56 |    1 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/dbg_clk                                          |
| g16*  | 12    | BUFG_GT/O       | BUFG_GT_X1Y36 |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                       |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


38. Cell Type Counts per Global Clock: Region X5Y4
--------------------------------------------------

+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0    | 8     | BUFGCE/O        | BUFGCE_X2Y80  |           0 |             788 |  788 |    101 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_ddr3_ui_clk             |
| g4    | 22    | BUFGCE/O        | BUFGCE_X2Y70  |           0 |            2554 | 2540 |    455 |   23 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1                                  |
| g6    | 6     | BUFGCE/O        | BUFGCE_X2Y30  |           0 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp                                                                |
| g7    | 3     | BUFGCE/O        | BUFGCE_X2Y27  |           0 |             258 |  258 |     16 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                                                                      |
| g12   | 2     | BUFGCE/O        | BUFGCE_X2Y74  |           0 |             271 |  271 |     86 |    0 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/dbg_clk                    |
| g16   | 12    | BUFG_GT/O       | BUFG_GT_X1Y36 |           0 |               5 |    0 |      0 |    5 |   0 |  0 |    0 |   0 |       0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK |
+-------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+


39. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                         |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------+
| g0    | BUFGCE/O        | X4Y3              | mmcm_clkout0 |       5.000 | {0.000 2.500} | X4Y3     |       29621 |        0 |           3 |  0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_ddr3_ui_clk |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------+


+----+----+----+----+----+--------------+-------+
|    | X0 | X1 | X2 | X3 | X4           | X5    |
+----+----+----+----+----+--------------+-------+
| Y4 |  0 |  0 |  0 |  0 |         7709 |   788 |
| Y3 |  0 |  0 |  0 |  0 | (R) (D) 9641 |  1361 |
| Y2 |  0 |  0 |  0 |  0 |         9126 |   509 |
| Y1 |  0 |  0 |  0 |  0 |          490 |     0 |
| Y0 |  0 |  0 |  0 |  0 |            0 |     0 |
+----+----+----+----+----+--------------+-------+


40. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                        |
+-------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------+
| g1    | BUFG_GT/O       | X5Y1              | ref_clk |      10.000 | {0.000 5.000} | X4Y2     |           1 |        0 |           2 |  0 | xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_O[0] |
+-------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------+


+----+----+----+----+----+-------+--------+
|    | X0 | X1 | X2 | X3 | X4    | X5     |
+----+----+----+----+----+-------+--------+
| Y4 |  0 |  0 |  0 |  0 |     1 |      0 |
| Y3 |  0 |  0 |  0 |  0 |     0 |      0 |
| Y2 |  0 |  0 |  0 |  0 | (R) 1 |      0 |
| Y1 |  0 |  0 |  0 |  0 |     0 |  (D) 0 |
| Y0 |  0 |  0 |  0 |  0 |     0 |      1 |
+----+----+----+----+----+-------+--------+


41. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                                           |
+-------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------------------------------+
| g3    | BUFGCE/O        | X4Y4              | clkfbout_xcl_design_clkwiz_kernel_0 |      10.000 | {0.000 5.000} | X2Y2     |           0 |        0 |           1 |  0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_xcl_design_clkwiz_kernel_0 |
+-------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------------------------------+


+----+----+----+-------+----+--------+----+
|    | X0 | X1 | X2    | X3 | X4     | X5 |
+----+----+----+-------+----+--------+----+
| Y4 |  0 |  0 |     0 |  0 |  (D) 1 |  0 |
| Y3 |  0 |  0 |     0 |  0 |      0 |  0 |
| Y2 |  0 |  0 | (R) 0 |  0 |      0 |  0 |
| Y1 |  0 |  0 |     0 |  0 |      0 |  0 |
| Y0 |  0 |  0 |     0 |  0 |      0 |  0 |
+----+----+----+-------+----+--------+----+


42. Load Cell Placement Summary for Global Clock g4
---------------------------------------------------

+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                    |
+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------+
| g4    | BUFGCE/O        | X4Y2              | S_AXI_ACLK |       5.000 | {0.000 2.500} | X2Y2     |       25975 |        0 |           1 |  0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out1 |
+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------+


+----+----+----+-------+------+-----------+-------+
|    | X0 | X1 | X2    | X3   | X4        | X5    |
+----+----+----+-------+------+-----------+-------+
| Y4 |  0 |  0 |     0 |  795 |      1280 |  2554 |
| Y3 |  0 |  0 |     0 |  752 |      1074 |  3198 |
| Y2 |  0 |  0 | (R) 0 |  365 |  (D) 2103 |  4703 |
| Y1 |  0 |  0 |     0 |  669 |      6275 |  1172 |
| Y0 |  0 |  0 |     0 |    0 |       776 |   260 |
+----+----+----+-------+------+-----------+-------+


43. Load Cell Placement Summary for Global Clock g5
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                   |
+-------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------+
| g5    | BUFGCE/O        | X4Y2              | clkfbout_xcl_design_clkwiz_system_0 |      10.000 | {0.000 5.000} | X2Y2     |           0 |        0 |           1 |  0 | xcl_design_i/static_region/clkwiz_system/inst/clkfbout_buf_xcl_design_clkwiz_system_0 |
+-------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------+


+----+----+----+-------+----+--------+----+
|    | X0 | X1 | X2    | X3 | X4     | X5 |
+----+----+----+-------+----+--------+----+
| Y4 |  0 |  0 |     0 |  0 |      0 |  0 |
| Y3 |  0 |  0 |     0 |  0 |      0 |  0 |
| Y2 |  0 |  0 | (R) 0 |  0 |  (D) 1 |  0 |
| Y1 |  0 |  0 |     0 |  0 |      0 |  0 |
| Y0 |  0 |  0 |     0 |  0 |      0 |  0 |
+----+----+----+-------+----+--------+----+


44. Load Cell Placement Summary for Global Clock g6
---------------------------------------------------

+-------+-----------------+-------------------+---------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                      |
+-------+-----------------+-------------------+---------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------+
| g6    | BUFGCE/O        | X4Y1              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE |      60.000 | {0.000 30.000} | X5Y4     |           1 |        0 |           0 |  0 | dbg_hub/inst/UPDATE_temp |
+-------+-----------------+-------------------+---------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------+


+----+----+----+----+----+--------+-------+
|    | X0 | X1 | X2 | X3 | X4     | X5    |
+----+----+----+----+----+--------+-------+
| Y4 |  0 |  0 |  0 |  0 |      0 | (R) 1 |
| Y3 |  0 |  0 |  0 |  0 |      0 |     0 |
| Y2 |  0 |  0 |  0 |  0 |      0 |     0 |
| Y1 |  0 |  0 |  0 |  0 |  (D) 0 |     0 |
| Y0 |  0 |  0 |  0 |  0 |      0 |     0 |
+----+----+----+----+----+--------+-------+


45. Load Cell Placement Summary for Global Clock g7
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                                             | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                |
+-------+-----------------+-------------------+-------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+
| g7    | BUFGCE/O        | X4Y1              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK |      30.000 | {0.000 15.000} | X4Y3     |         277 |        0 |           0 |  0 | dbg_hub/inst/idrck |
+-------+-----------------+-------------------+-------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+


+----+----+----+----+----+--------+------+
|    | X0 | X1 | X2 | X3 | X4     | X5   |
+----+----+----+----+----+--------+------+
| Y4 |  0 |  0 |  0 |  0 |     17 |  258 |
| Y3 |  0 |  0 |  0 |  0 |  (R) 0 |    1 |
| Y2 |  0 |  0 |  0 |  0 |      0 |    1 |
| Y1 |  0 |  0 |  0 |  0 |  (D) 0 |    0 |
| Y0 |  0 |  0 |  0 |  0 |      0 |    0 |
+----+----+----+----+----+--------+------+


46. Load Cell Placement Summary for Global Clock g8
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                            |
+-------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------+
| g8    | BUFGCE/O        | X4Y4              | clk_out1_xcl_design_clkwiz_kernel_0 |       5.000 | {0.000 2.500} | X2Y2     |       44739 |        0 |           0 |  0 | xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------+


+----+------+-------+----------+-------+--------+----+
|    | X0   | X1    | X2       | X3    | X4     | X5 |
+----+------+-------+----------+-------+--------+----+
| Y4 |    0 |   856 |     2012 |  3181 |  (D) 0 |  0 |
| Y3 |  114 |  4106 |     4631 |  4598 |      0 |  0 |
| Y2 |    0 |  2004 | (R) 3837 |  6978 |      0 |  0 |
| Y1 |    0 |  1007 |     3646 |  4484 |      5 |  0 |
| Y0 |    0 |     0 |     1758 |  1499 |     23 |  0 |
+----+------+-------+----------+-------+--------+----+


47. Load Cell Placement Summary for Global Clock g9
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                    |
+-------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------+
| g9    | BUFGCE/O        | X4Y2              | clk_out2_xcl_design_clkwiz_system_0 |      10.000 | {0.000 5.000} | X5Y1     |         425 |        0 |           0 |  0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out2 |
+-------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------+


+----+----+----+----+----+--------+---------+
|    | X0 | X1 | X2 | X3 | X4     | X5      |
+----+----+----+----+----+--------+---------+
| Y4 |  0 |  0 |  0 |  0 |      0 |       0 |
| Y3 |  0 |  0 |  0 |  0 |      0 |       0 |
| Y2 |  0 |  0 |  0 |  0 |  (D) 0 |     170 |
| Y1 |  0 |  0 |  0 |  0 |      0 | (R) 255 |
| Y0 |  0 |  0 |  0 |  0 |      0 |       0 |
+----+----+----+----+----+--------+---------+


48. Load Cell Placement Summary for Global Clock g10
----------------------------------------------------

+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                    |
+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------+
| g10   | BUFGCE/O        | X4Y2              | flash_clk |      10.000 | {0.000 5.000} | X4Y2     |         266 |        0 |           0 |  0 | xcl_design_i/static_region/clkwiz_system/inst/clk_out3 |
+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------+


+----+----+----+----+----+------------+----+
|    | X0 | X1 | X2 | X3 | X4         | X5 |
+----+----+----+----+----+------------+----+
| Y4 |  0 |  0 |  0 |  0 |          0 |  0 |
| Y3 |  0 |  0 |  0 |  0 |          0 |  0 |
| Y2 |  0 |  0 |  0 |  0 | (R) (D) 24 |  0 |
| Y1 |  0 |  0 |  0 |  0 |        242 |  0 |
| Y0 |  0 |  0 |  0 |  0 |          0 |  0 |
+----+----+----+----+----+------------+----+


49. Load Cell Placement Summary for Global Clock g11
----------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                              |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------------+
| g11   | BUFGCE/O        | X4Y3              | mmcm_clkout6 |      10.000 | {0.000 5.000} | X4Y3     |        1104 |        0 |           0 |  0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/CLK |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------------------------+


+----+----+----+----+----+-------------+----+
|    | X0 | X1 | X2 | X3 | X4          | X5 |
+----+----+----+----+----+-------------+----+
| Y4 |  0 |  0 |  0 |  0 |         101 |  0 |
| Y3 |  0 |  0 |  0 |  0 | (R) (D) 898 |  0 |
| Y2 |  0 |  0 |  0 |  0 |         105 |  0 |
| Y1 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y0 |  0 |  0 |  0 |  0 |           0 |  0 |
+----+----+----+----+----+-------------+----+


50. Load Cell Placement Summary for Global Clock g12
----------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                  |
+-------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------+
| g12   | BUFGCE/O        | X4Y3              | mmcm_clkout5 |      20.000 | {0.000 10.000} | X4Y4     |         355 |        0 |           0 |  0 | xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/dbg_clk |
+-------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------+


+----+----+----+----+----+--------+------+
|    | X0 | X1 | X2 | X3 | X4     | X5   |
+----+----+----+----+----+--------+------+
| Y4 |  0 |  0 |  0 |  0 | (R) 84 |  271 |
| Y3 |  0 |  0 |  0 |  0 |  (D) 0 |    0 |
| Y2 |  0 |  0 |  0 |  0 |      0 |    0 |
| Y1 |  0 |  0 |  0 |  0 |      0 |    0 |
| Y0 |  0 |  0 |  0 |  0 |      0 |    0 |
+----+----+----+----+----+--------+------+


51. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-------+-----------------+-------------------+--------------------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                       |
+-------+-----------------+-------------------+--------------------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+
| g2    | BUFG_GT/O       | X5Y1              | xcl_design_i/static_region/dma_pcie/inst/sys_clk |      10.000 | {0.000 5.000} | X5Y0     |         220 |        0 |           0 |  8 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/ext_ch_gt_drpclk |
+-------+-----------------+-------------------+--------------------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+


+----+----+----+----+----+----+---------+
|    | X0 | X1 | X2 | X3 | X4 | X5      |
+----+----+----+----+----+----+---------+
| Y4 |  0 |  0 |  0 |  0 |  0 |       0 |
| Y3 |  0 |  0 |  0 |  0 |  0 |       0 |
| Y2 |  0 |  0 |  0 |  0 |  0 |       0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  (D) 72 |
| Y0 |  0 |  0 |  0 |  0 |  0 | (R) 156 |
+----+----+----+----+----+----+---------+


52. Load Cell Placement Summary for Global Clock g13
----------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                       |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+
| g13   | BUFG_GT/O       | X5Y1              | mcap_clk |       8.000 | {0.000 4.000} | X5Y0     |           1 |        0 |           0 |  0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/MCAPCLK |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+


+----+----+----+----+----+----+--------+
|    | X0 | X1 | X2 | X3 | X4 | X5     |
+----+----+----+----+----+----+--------+
| Y4 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y3 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y2 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  (R) 1 |
+----+----+----+----+----+----+--------+


53. Load Cell Placement Summary for Global Clock g14
----------------------------------------------------

+-------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                     |
+-------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------------+
| g14   | BUFG_GT/O       | X5Y1              | txoutclk_out[3] |       2.000 | {0.000 1.000} | X4Y0(U)  |          15 |        0 |           0 |  0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_CORECLK |
+-------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------------+


+----+----+----+----+----+-------+--------+
|    | X0 | X1 | X2 | X3 | X4    | X5     |
+----+----+----+----+----+-------+--------+
| Y4 |  0 |  0 |  0 |  0 |     0 |      0 |
| Y3 |  0 |  0 |  0 |  0 |     0 |      0 |
| Y2 |  0 |  0 |  0 |  0 |     0 |      0 |
| Y1 |  0 |  0 |  0 |  0 |     0 |  (D) 0 |
| Y0 |  0 |  0 |  0 |  0 | (R) 0 |     15 |
+----+----+----+----+----+-------+--------+


54. Load Cell Placement Summary for Global Clock g15
----------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                  |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------+
| g15   | BUFG_GT/O       | X5Y1              | pipe_clk |       4.000 | {0.000 2.000} | X4Y0(U)  |        2151 |        0 |           0 |  8 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_PCLK |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------+


+----+----+----+----+----+---------+----------+
|    | X0 | X1 | X2 | X3 | X4      | X5       |
+----+----+----+----+----+---------+----------+
| Y4 |  0 |  0 |  0 |  0 |       0 |        0 |
| Y3 |  0 |  0 |  0 |  0 |       0 |        0 |
| Y2 |  0 |  0 |  0 |  0 |       0 |        0 |
| Y1 |  0 |  0 |  0 |  0 |       0 |  (D) 249 |
| Y0 |  0 |  0 |  0 |  0 | (R) 320 |     1590 |
+----+----+----+----+----+---------+----------+


55. Load Cell Placement Summary for Global Clock g16
----------------------------------------------------

+-------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                     |
+-------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------------+
| g16   | BUFG_GT/O       | X5Y1              | dma_pcie_axi_aclk |       4.000 | {0.000 2.000} | X4Y0(U)  |       26774 |        0 |           0 |  0 | xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK |
+-------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------------+


+----+----+----+----+----+----------+-----------+
|    | X0 | X1 | X2 | X3 | X4       | X5        |
+----+----+----+----+----+----------+-----------+
| Y4 |  0 |  0 |  0 |  0 |        0 |         5 |
| Y3 |  0 |  0 |  0 |  0 |        0 |      1879 |
| Y2 |  0 |  0 |  0 |  0 |       46 |      2492 |
| Y1 |  0 |  0 |  0 |  0 |     3038 |  (D) 7854 |
| Y0 |  0 |  0 |  0 |  0 | (R) 5191 |      6269 |
+----+----+----+----+----+----------+-----------+


