// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="batch_align2D,hls_ip_2018_3,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.228900,HLS_SYN_LAT=238598,HLS_SYN_TPT=none,HLS_SYN_MEM=240,HLS_SYN_DSP=26,HLS_SYN_FF=16565,HLS_SYN_LUT=18144,HLS_VERSION=2018_3}" *)

module batch_align2D (
        ap_clk,
        ap_rst_n,
        m_axi_pyr_AWVALID,
        m_axi_pyr_AWREADY,
        m_axi_pyr_AWADDR,
        m_axi_pyr_AWID,
        m_axi_pyr_AWLEN,
        m_axi_pyr_AWSIZE,
        m_axi_pyr_AWBURST,
        m_axi_pyr_AWLOCK,
        m_axi_pyr_AWCACHE,
        m_axi_pyr_AWPROT,
        m_axi_pyr_AWQOS,
        m_axi_pyr_AWREGION,
        m_axi_pyr_AWUSER,
        m_axi_pyr_WVALID,
        m_axi_pyr_WREADY,
        m_axi_pyr_WDATA,
        m_axi_pyr_WSTRB,
        m_axi_pyr_WLAST,
        m_axi_pyr_WID,
        m_axi_pyr_WUSER,
        m_axi_pyr_ARVALID,
        m_axi_pyr_ARREADY,
        m_axi_pyr_ARADDR,
        m_axi_pyr_ARID,
        m_axi_pyr_ARLEN,
        m_axi_pyr_ARSIZE,
        m_axi_pyr_ARBURST,
        m_axi_pyr_ARLOCK,
        m_axi_pyr_ARCACHE,
        m_axi_pyr_ARPROT,
        m_axi_pyr_ARQOS,
        m_axi_pyr_ARREGION,
        m_axi_pyr_ARUSER,
        m_axi_pyr_RVALID,
        m_axi_pyr_RREADY,
        m_axi_pyr_RDATA,
        m_axi_pyr_RLAST,
        m_axi_pyr_RID,
        m_axi_pyr_RUSER,
        m_axi_pyr_RRESP,
        m_axi_pyr_BVALID,
        m_axi_pyr_BREADY,
        m_axi_pyr_BRESP,
        m_axi_pyr_BID,
        m_axi_pyr_BUSER,
        m_axi_patches_AWVALID,
        m_axi_patches_AWREADY,
        m_axi_patches_AWADDR,
        m_axi_patches_AWID,
        m_axi_patches_AWLEN,
        m_axi_patches_AWSIZE,
        m_axi_patches_AWBURST,
        m_axi_patches_AWLOCK,
        m_axi_patches_AWCACHE,
        m_axi_patches_AWPROT,
        m_axi_patches_AWQOS,
        m_axi_patches_AWREGION,
        m_axi_patches_AWUSER,
        m_axi_patches_WVALID,
        m_axi_patches_WREADY,
        m_axi_patches_WDATA,
        m_axi_patches_WSTRB,
        m_axi_patches_WLAST,
        m_axi_patches_WID,
        m_axi_patches_WUSER,
        m_axi_patches_ARVALID,
        m_axi_patches_ARREADY,
        m_axi_patches_ARADDR,
        m_axi_patches_ARID,
        m_axi_patches_ARLEN,
        m_axi_patches_ARSIZE,
        m_axi_patches_ARBURST,
        m_axi_patches_ARLOCK,
        m_axi_patches_ARCACHE,
        m_axi_patches_ARPROT,
        m_axi_patches_ARQOS,
        m_axi_patches_ARREGION,
        m_axi_patches_ARUSER,
        m_axi_patches_RVALID,
        m_axi_patches_RREADY,
        m_axi_patches_RDATA,
        m_axi_patches_RLAST,
        m_axi_patches_RID,
        m_axi_patches_RUSER,
        m_axi_patches_RRESP,
        m_axi_patches_BVALID,
        m_axi_patches_BREADY,
        m_axi_patches_BRESP,
        m_axi_patches_BID,
        m_axi_patches_BUSER,
        m_axi_pos_r_AWVALID,
        m_axi_pos_r_AWREADY,
        m_axi_pos_r_AWADDR,
        m_axi_pos_r_AWID,
        m_axi_pos_r_AWLEN,
        m_axi_pos_r_AWSIZE,
        m_axi_pos_r_AWBURST,
        m_axi_pos_r_AWLOCK,
        m_axi_pos_r_AWCACHE,
        m_axi_pos_r_AWPROT,
        m_axi_pos_r_AWQOS,
        m_axi_pos_r_AWREGION,
        m_axi_pos_r_AWUSER,
        m_axi_pos_r_WVALID,
        m_axi_pos_r_WREADY,
        m_axi_pos_r_WDATA,
        m_axi_pos_r_WSTRB,
        m_axi_pos_r_WLAST,
        m_axi_pos_r_WID,
        m_axi_pos_r_WUSER,
        m_axi_pos_r_ARVALID,
        m_axi_pos_r_ARREADY,
        m_axi_pos_r_ARADDR,
        m_axi_pos_r_ARID,
        m_axi_pos_r_ARLEN,
        m_axi_pos_r_ARSIZE,
        m_axi_pos_r_ARBURST,
        m_axi_pos_r_ARLOCK,
        m_axi_pos_r_ARCACHE,
        m_axi_pos_r_ARPROT,
        m_axi_pos_r_ARQOS,
        m_axi_pos_r_ARREGION,
        m_axi_pos_r_ARUSER,
        m_axi_pos_r_RVALID,
        m_axi_pos_r_RREADY,
        m_axi_pos_r_RDATA,
        m_axi_pos_r_RLAST,
        m_axi_pos_r_RID,
        m_axi_pos_r_RUSER,
        m_axi_pos_r_RRESP,
        m_axi_pos_r_BVALID,
        m_axi_pos_r_BREADY,
        m_axi_pos_r_BRESP,
        m_axi_pos_r_BID,
        m_axi_pos_r_BUSER,
        m_axi_debug_AWVALID,
        m_axi_debug_AWREADY,
        m_axi_debug_AWADDR,
        m_axi_debug_AWID,
        m_axi_debug_AWLEN,
        m_axi_debug_AWSIZE,
        m_axi_debug_AWBURST,
        m_axi_debug_AWLOCK,
        m_axi_debug_AWCACHE,
        m_axi_debug_AWPROT,
        m_axi_debug_AWQOS,
        m_axi_debug_AWREGION,
        m_axi_debug_AWUSER,
        m_axi_debug_WVALID,
        m_axi_debug_WREADY,
        m_axi_debug_WDATA,
        m_axi_debug_WSTRB,
        m_axi_debug_WLAST,
        m_axi_debug_WID,
        m_axi_debug_WUSER,
        m_axi_debug_ARVALID,
        m_axi_debug_ARREADY,
        m_axi_debug_ARADDR,
        m_axi_debug_ARID,
        m_axi_debug_ARLEN,
        m_axi_debug_ARSIZE,
        m_axi_debug_ARBURST,
        m_axi_debug_ARLOCK,
        m_axi_debug_ARCACHE,
        m_axi_debug_ARPROT,
        m_axi_debug_ARQOS,
        m_axi_debug_ARREGION,
        m_axi_debug_ARUSER,
        m_axi_debug_RVALID,
        m_axi_debug_RREADY,
        m_axi_debug_RDATA,
        m_axi_debug_RLAST,
        m_axi_debug_RID,
        m_axi_debug_RUSER,
        m_axi_debug_RRESP,
        m_axi_debug_BVALID,
        m_axi_debug_BREADY,
        m_axi_debug_BRESP,
        m_axi_debug_BID,
        m_axi_debug_BUSER,
        s_axi_ctrl_AWVALID,
        s_axi_ctrl_AWREADY,
        s_axi_ctrl_AWADDR,
        s_axi_ctrl_WVALID,
        s_axi_ctrl_WREADY,
        s_axi_ctrl_WDATA,
        s_axi_ctrl_WSTRB,
        s_axi_ctrl_ARVALID,
        s_axi_ctrl_ARREADY,
        s_axi_ctrl_ARADDR,
        s_axi_ctrl_RVALID,
        s_axi_ctrl_RREADY,
        s_axi_ctrl_RDATA,
        s_axi_ctrl_RRESP,
        s_axi_ctrl_BVALID,
        s_axi_ctrl_BREADY,
        s_axi_ctrl_BRESP,
        interrupt,
        s_axi_param_AWVALID,
        s_axi_param_AWREADY,
        s_axi_param_AWADDR,
        s_axi_param_WVALID,
        s_axi_param_WREADY,
        s_axi_param_WDATA,
        s_axi_param_WSTRB,
        s_axi_param_ARVALID,
        s_axi_param_ARREADY,
        s_axi_param_ARADDR,
        s_axi_param_RVALID,
        s_axi_param_RREADY,
        s_axi_param_RDATA,
        s_axi_param_RRESP,
        s_axi_param_BVALID,
        s_axi_param_BREADY,
        s_axi_param_BRESP
);

parameter    ap_ST_fsm_state1 = 230'd1;
parameter    ap_ST_fsm_state2 = 230'd2;
parameter    ap_ST_fsm_state3 = 230'd4;
parameter    ap_ST_fsm_state4 = 230'd8;
parameter    ap_ST_fsm_state5 = 230'd16;
parameter    ap_ST_fsm_state6 = 230'd32;
parameter    ap_ST_fsm_state7 = 230'd64;
parameter    ap_ST_fsm_state8 = 230'd128;
parameter    ap_ST_fsm_pp0_stage0 = 230'd256;
parameter    ap_ST_fsm_state12 = 230'd512;
parameter    ap_ST_fsm_state13 = 230'd1024;
parameter    ap_ST_fsm_state14 = 230'd2048;
parameter    ap_ST_fsm_state15 = 230'd4096;
parameter    ap_ST_fsm_state16 = 230'd8192;
parameter    ap_ST_fsm_state17 = 230'd16384;
parameter    ap_ST_fsm_state18 = 230'd32768;
parameter    ap_ST_fsm_pp1_stage0 = 230'd65536;
parameter    ap_ST_fsm_state21 = 230'd131072;
parameter    ap_ST_fsm_state22 = 230'd262144;
parameter    ap_ST_fsm_state23 = 230'd524288;
parameter    ap_ST_fsm_state24 = 230'd1048576;
parameter    ap_ST_fsm_state25 = 230'd2097152;
parameter    ap_ST_fsm_state26 = 230'd4194304;
parameter    ap_ST_fsm_state27 = 230'd8388608;
parameter    ap_ST_fsm_pp2_stage0 = 230'd16777216;
parameter    ap_ST_fsm_state30 = 230'd33554432;
parameter    ap_ST_fsm_pp3_stage0 = 230'd67108864;
parameter    ap_ST_fsm_pp3_stage1 = 230'd134217728;
parameter    ap_ST_fsm_pp3_stage2 = 230'd268435456;
parameter    ap_ST_fsm_pp3_stage3 = 230'd536870912;
parameter    ap_ST_fsm_state43 = 230'd1073741824;
parameter    ap_ST_fsm_state44 = 230'd2147483648;
parameter    ap_ST_fsm_state45 = 230'd4294967296;
parameter    ap_ST_fsm_state46 = 230'd8589934592;
parameter    ap_ST_fsm_state47 = 230'd17179869184;
parameter    ap_ST_fsm_state48 = 230'd34359738368;
parameter    ap_ST_fsm_state49 = 230'd68719476736;
parameter    ap_ST_fsm_state50 = 230'd137438953472;
parameter    ap_ST_fsm_state51 = 230'd274877906944;
parameter    ap_ST_fsm_state52 = 230'd549755813888;
parameter    ap_ST_fsm_state53 = 230'd1099511627776;
parameter    ap_ST_fsm_state54 = 230'd2199023255552;
parameter    ap_ST_fsm_state55 = 230'd4398046511104;
parameter    ap_ST_fsm_state56 = 230'd8796093022208;
parameter    ap_ST_fsm_state57 = 230'd17592186044416;
parameter    ap_ST_fsm_state58 = 230'd35184372088832;
parameter    ap_ST_fsm_state59 = 230'd70368744177664;
parameter    ap_ST_fsm_state60 = 230'd140737488355328;
parameter    ap_ST_fsm_state61 = 230'd281474976710656;
parameter    ap_ST_fsm_state62 = 230'd562949953421312;
parameter    ap_ST_fsm_state63 = 230'd1125899906842624;
parameter    ap_ST_fsm_state64 = 230'd2251799813685248;
parameter    ap_ST_fsm_state65 = 230'd4503599627370496;
parameter    ap_ST_fsm_state66 = 230'd9007199254740992;
parameter    ap_ST_fsm_state67 = 230'd18014398509481984;
parameter    ap_ST_fsm_state68 = 230'd36028797018963968;
parameter    ap_ST_fsm_state69 = 230'd72057594037927936;
parameter    ap_ST_fsm_state70 = 230'd144115188075855872;
parameter    ap_ST_fsm_state71 = 230'd288230376151711744;
parameter    ap_ST_fsm_state72 = 230'd576460752303423488;
parameter    ap_ST_fsm_state73 = 230'd1152921504606846976;
parameter    ap_ST_fsm_state74 = 230'd2305843009213693952;
parameter    ap_ST_fsm_state75 = 230'd4611686018427387904;
parameter    ap_ST_fsm_state76 = 230'd9223372036854775808;
parameter    ap_ST_fsm_state77 = 230'd18446744073709551616;
parameter    ap_ST_fsm_state78 = 230'd36893488147419103232;
parameter    ap_ST_fsm_state79 = 230'd73786976294838206464;
parameter    ap_ST_fsm_state80 = 230'd147573952589676412928;
parameter    ap_ST_fsm_state81 = 230'd295147905179352825856;
parameter    ap_ST_fsm_state82 = 230'd590295810358705651712;
parameter    ap_ST_fsm_state83 = 230'd1180591620717411303424;
parameter    ap_ST_fsm_state84 = 230'd2361183241434822606848;
parameter    ap_ST_fsm_state85 = 230'd4722366482869645213696;
parameter    ap_ST_fsm_state86 = 230'd9444732965739290427392;
parameter    ap_ST_fsm_pp4_stage0 = 230'd18889465931478580854784;
parameter    ap_ST_fsm_pp4_stage1 = 230'd37778931862957161709568;
parameter    ap_ST_fsm_pp4_stage2 = 230'd75557863725914323419136;
parameter    ap_ST_fsm_pp4_stage3 = 230'd151115727451828646838272;
parameter    ap_ST_fsm_state99 = 230'd302231454903657293676544;
parameter    ap_ST_fsm_state100 = 230'd604462909807314587353088;
parameter    ap_ST_fsm_state101 = 230'd1208925819614629174706176;
parameter    ap_ST_fsm_state102 = 230'd2417851639229258349412352;
parameter    ap_ST_fsm_state103 = 230'd4835703278458516698824704;
parameter    ap_ST_fsm_state104 = 230'd9671406556917033397649408;
parameter    ap_ST_fsm_state105 = 230'd19342813113834066795298816;
parameter    ap_ST_fsm_state106 = 230'd38685626227668133590597632;
parameter    ap_ST_fsm_state107 = 230'd77371252455336267181195264;
parameter    ap_ST_fsm_state108 = 230'd154742504910672534362390528;
parameter    ap_ST_fsm_state109 = 230'd309485009821345068724781056;
parameter    ap_ST_fsm_state110 = 230'd618970019642690137449562112;
parameter    ap_ST_fsm_state111 = 230'd1237940039285380274899124224;
parameter    ap_ST_fsm_state112 = 230'd2475880078570760549798248448;
parameter    ap_ST_fsm_state113 = 230'd4951760157141521099596496896;
parameter    ap_ST_fsm_state114 = 230'd9903520314283042199192993792;
parameter    ap_ST_fsm_state115 = 230'd19807040628566084398385987584;
parameter    ap_ST_fsm_state116 = 230'd39614081257132168796771975168;
parameter    ap_ST_fsm_state117 = 230'd79228162514264337593543950336;
parameter    ap_ST_fsm_state118 = 230'd158456325028528675187087900672;
parameter    ap_ST_fsm_state119 = 230'd316912650057057350374175801344;
parameter    ap_ST_fsm_state120 = 230'd633825300114114700748351602688;
parameter    ap_ST_fsm_state121 = 230'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state122 = 230'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state123 = 230'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state124 = 230'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state125 = 230'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state126 = 230'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state127 = 230'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state128 = 230'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state129 = 230'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state130 = 230'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state131 = 230'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state132 = 230'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state133 = 230'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state134 = 230'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state135 = 230'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state136 = 230'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state137 = 230'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state138 = 230'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state139 = 230'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state140 = 230'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state141 = 230'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state142 = 230'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_pp5_stage0 = 230'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_pp5_stage1 = 230'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_pp5_stage2 = 230'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_pp5_stage3 = 230'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state155 = 230'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state156 = 230'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state157 = 230'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state158 = 230'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state159 = 230'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state160 = 230'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state161 = 230'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state162 = 230'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state163 = 230'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state164 = 230'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state165 = 230'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state166 = 230'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state167 = 230'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state168 = 230'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state169 = 230'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state170 = 230'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state171 = 230'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state172 = 230'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state173 = 230'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state174 = 230'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state175 = 230'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state176 = 230'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state177 = 230'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state178 = 230'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state179 = 230'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state180 = 230'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state181 = 230'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state182 = 230'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state183 = 230'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state184 = 230'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state185 = 230'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state186 = 230'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state187 = 230'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state188 = 230'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state189 = 230'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state190 = 230'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state191 = 230'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state192 = 230'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state193 = 230'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state194 = 230'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state195 = 230'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state196 = 230'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state197 = 230'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state198 = 230'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_pp6_stage0 = 230'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_pp6_stage1 = 230'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_pp6_stage2 = 230'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_pp6_stage3 = 230'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state211 = 230'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state212 = 230'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state213 = 230'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state214 = 230'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state215 = 230'd383123885216472214589586756787577295904684780545900544;
parameter    ap_ST_fsm_state216 = 230'd766247770432944429179173513575154591809369561091801088;
parameter    ap_ST_fsm_state217 = 230'd1532495540865888858358347027150309183618739122183602176;
parameter    ap_ST_fsm_state218 = 230'd3064991081731777716716694054300618367237478244367204352;
parameter    ap_ST_fsm_state219 = 230'd6129982163463555433433388108601236734474956488734408704;
parameter    ap_ST_fsm_state220 = 230'd12259964326927110866866776217202473468949912977468817408;
parameter    ap_ST_fsm_state221 = 230'd24519928653854221733733552434404946937899825954937634816;
parameter    ap_ST_fsm_state222 = 230'd49039857307708443467467104868809893875799651909875269632;
parameter    ap_ST_fsm_state223 = 230'd98079714615416886934934209737619787751599303819750539264;
parameter    ap_ST_fsm_state224 = 230'd196159429230833773869868419475239575503198607639501078528;
parameter    ap_ST_fsm_state225 = 230'd392318858461667547739736838950479151006397215279002157056;
parameter    ap_ST_fsm_state226 = 230'd784637716923335095479473677900958302012794430558004314112;
parameter    ap_ST_fsm_state227 = 230'd1569275433846670190958947355801916604025588861116008628224;
parameter    ap_ST_fsm_state228 = 230'd3138550867693340381917894711603833208051177722232017256448;
parameter    ap_ST_fsm_state229 = 230'd6277101735386680763835789423207666416102355444464034512896;
parameter    ap_ST_fsm_state230 = 230'd12554203470773361527671578846415332832204710888928069025792;
parameter    ap_ST_fsm_state231 = 230'd25108406941546723055343157692830665664409421777856138051584;
parameter    ap_ST_fsm_state232 = 230'd50216813883093446110686315385661331328818843555712276103168;
parameter    ap_ST_fsm_state233 = 230'd100433627766186892221372630771322662657637687111424552206336;
parameter    ap_ST_fsm_state234 = 230'd200867255532373784442745261542645325315275374222849104412672;
parameter    ap_ST_fsm_state235 = 230'd401734511064747568885490523085290650630550748445698208825344;
parameter    ap_ST_fsm_state236 = 230'd803469022129495137770981046170581301261101496891396417650688;
parameter    ap_ST_fsm_state237 = 230'd1606938044258990275541962092341162602522202993782792835301376;
parameter    ap_ST_fsm_state238 = 230'd3213876088517980551083924184682325205044405987565585670602752;
parameter    ap_ST_fsm_state239 = 230'd6427752177035961102167848369364650410088811975131171341205504;
parameter    ap_ST_fsm_state240 = 230'd12855504354071922204335696738729300820177623950262342682411008;
parameter    ap_ST_fsm_state241 = 230'd25711008708143844408671393477458601640355247900524685364822016;
parameter    ap_ST_fsm_state242 = 230'd51422017416287688817342786954917203280710495801049370729644032;
parameter    ap_ST_fsm_state243 = 230'd102844034832575377634685573909834406561420991602098741459288064;
parameter    ap_ST_fsm_state244 = 230'd205688069665150755269371147819668813122841983204197482918576128;
parameter    ap_ST_fsm_state245 = 230'd411376139330301510538742295639337626245683966408394965837152256;
parameter    ap_ST_fsm_state246 = 230'd822752278660603021077484591278675252491367932816789931674304512;
parameter    ap_ST_fsm_state247 = 230'd1645504557321206042154969182557350504982735865633579863348609024;
parameter    ap_ST_fsm_state248 = 230'd3291009114642412084309938365114701009965471731267159726697218048;
parameter    ap_ST_fsm_state249 = 230'd6582018229284824168619876730229402019930943462534319453394436096;
parameter    ap_ST_fsm_state250 = 230'd13164036458569648337239753460458804039861886925068638906788872192;
parameter    ap_ST_fsm_state251 = 230'd26328072917139296674479506920917608079723773850137277813577744384;
parameter    ap_ST_fsm_state252 = 230'd52656145834278593348959013841835216159447547700274555627155488768;
parameter    ap_ST_fsm_state253 = 230'd105312291668557186697918027683670432318895095400549111254310977536;
parameter    ap_ST_fsm_state254 = 230'd210624583337114373395836055367340864637790190801098222508621955072;
parameter    ap_ST_fsm_pp7_stage0 = 230'd421249166674228746791672110734681729275580381602196445017243910144;
parameter    ap_ST_fsm_state257 = 230'd842498333348457493583344221469363458551160763204392890034487820288;
parameter    ap_ST_fsm_state258 = 230'd1684996666696914987166688442938726917102321526408785780068975640576;
parameter    ap_ST_fsm_state259 = 230'd3369993333393829974333376885877453834204643052817571560137951281152;
parameter    ap_ST_fsm_state260 = 230'd6739986666787659948666753771754907668409286105635143120275902562304;
parameter    ap_ST_fsm_state261 = 230'd13479973333575319897333507543509815336818572211270286240551805124608;
parameter    ap_ST_fsm_pp8_stage0 = 230'd26959946667150639794667015087019630673637144422540572481103610249216;
parameter    ap_ST_fsm_state264 = 230'd53919893334301279589334030174039261347274288845081144962207220498432;
parameter    ap_ST_fsm_state265 = 230'd107839786668602559178668060348078522694548577690162289924414440996864;
parameter    ap_ST_fsm_state266 = 230'd215679573337205118357336120696157045389097155380324579848828881993728;
parameter    ap_ST_fsm_state267 = 230'd431359146674410236714672241392314090778194310760649159697657763987456;
parameter    ap_ST_fsm_state268 = 230'd862718293348820473429344482784628181556388621521298319395315527974912;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_PARAM_DATA_WIDTH = 32;
parameter    C_S_AXI_PARAM_ADDR_WIDTH = 7;
parameter    C_M_AXI_PYR_ID_WIDTH = 1;
parameter    C_M_AXI_PYR_ADDR_WIDTH = 64;
parameter    C_M_AXI_PYR_DATA_WIDTH = 32;
parameter    C_M_AXI_PYR_AWUSER_WIDTH = 1;
parameter    C_M_AXI_PYR_ARUSER_WIDTH = 1;
parameter    C_M_AXI_PYR_WUSER_WIDTH = 1;
parameter    C_M_AXI_PYR_RUSER_WIDTH = 1;
parameter    C_M_AXI_PYR_BUSER_WIDTH = 1;
parameter    C_M_AXI_PYR_USER_VALUE = 0;
parameter    C_M_AXI_PYR_PROT_VALUE = 0;
parameter    C_M_AXI_PYR_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_PATCHES_ID_WIDTH = 1;
parameter    C_M_AXI_PATCHES_ADDR_WIDTH = 64;
parameter    C_M_AXI_PATCHES_DATA_WIDTH = 32;
parameter    C_M_AXI_PATCHES_AWUSER_WIDTH = 1;
parameter    C_M_AXI_PATCHES_ARUSER_WIDTH = 1;
parameter    C_M_AXI_PATCHES_WUSER_WIDTH = 1;
parameter    C_M_AXI_PATCHES_RUSER_WIDTH = 1;
parameter    C_M_AXI_PATCHES_BUSER_WIDTH = 1;
parameter    C_M_AXI_PATCHES_USER_VALUE = 0;
parameter    C_M_AXI_PATCHES_PROT_VALUE = 0;
parameter    C_M_AXI_PATCHES_CACHE_VALUE = 3;
parameter    C_M_AXI_POS_R_ID_WIDTH = 1;
parameter    C_M_AXI_POS_R_ADDR_WIDTH = 64;
parameter    C_M_AXI_POS_R_DATA_WIDTH = 32;
parameter    C_M_AXI_POS_R_AWUSER_WIDTH = 1;
parameter    C_M_AXI_POS_R_ARUSER_WIDTH = 1;
parameter    C_M_AXI_POS_R_WUSER_WIDTH = 1;
parameter    C_M_AXI_POS_R_RUSER_WIDTH = 1;
parameter    C_M_AXI_POS_R_BUSER_WIDTH = 1;
parameter    C_M_AXI_POS_R_USER_VALUE = 0;
parameter    C_M_AXI_POS_R_PROT_VALUE = 0;
parameter    C_M_AXI_POS_R_CACHE_VALUE = 3;
parameter    C_M_AXI_DEBUG_ID_WIDTH = 1;
parameter    C_M_AXI_DEBUG_ADDR_WIDTH = 64;
parameter    C_M_AXI_DEBUG_DATA_WIDTH = 32;
parameter    C_M_AXI_DEBUG_AWUSER_WIDTH = 1;
parameter    C_M_AXI_DEBUG_ARUSER_WIDTH = 1;
parameter    C_M_AXI_DEBUG_WUSER_WIDTH = 1;
parameter    C_M_AXI_DEBUG_RUSER_WIDTH = 1;
parameter    C_M_AXI_DEBUG_BUSER_WIDTH = 1;
parameter    C_M_AXI_DEBUG_USER_VALUE = 0;
parameter    C_M_AXI_DEBUG_PROT_VALUE = 0;
parameter    C_M_AXI_DEBUG_CACHE_VALUE = 3;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_PARAM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_PYR_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_PATCHES_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_POS_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_DEBUG_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_pyr_AWVALID;
input   m_axi_pyr_AWREADY;
output  [C_M_AXI_PYR_ADDR_WIDTH - 1:0] m_axi_pyr_AWADDR;
output  [C_M_AXI_PYR_ID_WIDTH - 1:0] m_axi_pyr_AWID;
output  [7:0] m_axi_pyr_AWLEN;
output  [2:0] m_axi_pyr_AWSIZE;
output  [1:0] m_axi_pyr_AWBURST;
output  [1:0] m_axi_pyr_AWLOCK;
output  [3:0] m_axi_pyr_AWCACHE;
output  [2:0] m_axi_pyr_AWPROT;
output  [3:0] m_axi_pyr_AWQOS;
output  [3:0] m_axi_pyr_AWREGION;
output  [C_M_AXI_PYR_AWUSER_WIDTH - 1:0] m_axi_pyr_AWUSER;
output   m_axi_pyr_WVALID;
input   m_axi_pyr_WREADY;
output  [C_M_AXI_PYR_DATA_WIDTH - 1:0] m_axi_pyr_WDATA;
output  [C_M_AXI_PYR_WSTRB_WIDTH - 1:0] m_axi_pyr_WSTRB;
output   m_axi_pyr_WLAST;
output  [C_M_AXI_PYR_ID_WIDTH - 1:0] m_axi_pyr_WID;
output  [C_M_AXI_PYR_WUSER_WIDTH - 1:0] m_axi_pyr_WUSER;
output   m_axi_pyr_ARVALID;
input   m_axi_pyr_ARREADY;
output  [C_M_AXI_PYR_ADDR_WIDTH - 1:0] m_axi_pyr_ARADDR;
output  [C_M_AXI_PYR_ID_WIDTH - 1:0] m_axi_pyr_ARID;
output  [7:0] m_axi_pyr_ARLEN;
output  [2:0] m_axi_pyr_ARSIZE;
output  [1:0] m_axi_pyr_ARBURST;
output  [1:0] m_axi_pyr_ARLOCK;
output  [3:0] m_axi_pyr_ARCACHE;
output  [2:0] m_axi_pyr_ARPROT;
output  [3:0] m_axi_pyr_ARQOS;
output  [3:0] m_axi_pyr_ARREGION;
output  [C_M_AXI_PYR_ARUSER_WIDTH - 1:0] m_axi_pyr_ARUSER;
input   m_axi_pyr_RVALID;
output   m_axi_pyr_RREADY;
input  [C_M_AXI_PYR_DATA_WIDTH - 1:0] m_axi_pyr_RDATA;
input   m_axi_pyr_RLAST;
input  [C_M_AXI_PYR_ID_WIDTH - 1:0] m_axi_pyr_RID;
input  [C_M_AXI_PYR_RUSER_WIDTH - 1:0] m_axi_pyr_RUSER;
input  [1:0] m_axi_pyr_RRESP;
input   m_axi_pyr_BVALID;
output   m_axi_pyr_BREADY;
input  [1:0] m_axi_pyr_BRESP;
input  [C_M_AXI_PYR_ID_WIDTH - 1:0] m_axi_pyr_BID;
input  [C_M_AXI_PYR_BUSER_WIDTH - 1:0] m_axi_pyr_BUSER;
output   m_axi_patches_AWVALID;
input   m_axi_patches_AWREADY;
output  [C_M_AXI_PATCHES_ADDR_WIDTH - 1:0] m_axi_patches_AWADDR;
output  [C_M_AXI_PATCHES_ID_WIDTH - 1:0] m_axi_patches_AWID;
output  [7:0] m_axi_patches_AWLEN;
output  [2:0] m_axi_patches_AWSIZE;
output  [1:0] m_axi_patches_AWBURST;
output  [1:0] m_axi_patches_AWLOCK;
output  [3:0] m_axi_patches_AWCACHE;
output  [2:0] m_axi_patches_AWPROT;
output  [3:0] m_axi_patches_AWQOS;
output  [3:0] m_axi_patches_AWREGION;
output  [C_M_AXI_PATCHES_AWUSER_WIDTH - 1:0] m_axi_patches_AWUSER;
output   m_axi_patches_WVALID;
input   m_axi_patches_WREADY;
output  [C_M_AXI_PATCHES_DATA_WIDTH - 1:0] m_axi_patches_WDATA;
output  [C_M_AXI_PATCHES_WSTRB_WIDTH - 1:0] m_axi_patches_WSTRB;
output   m_axi_patches_WLAST;
output  [C_M_AXI_PATCHES_ID_WIDTH - 1:0] m_axi_patches_WID;
output  [C_M_AXI_PATCHES_WUSER_WIDTH - 1:0] m_axi_patches_WUSER;
output   m_axi_patches_ARVALID;
input   m_axi_patches_ARREADY;
output  [C_M_AXI_PATCHES_ADDR_WIDTH - 1:0] m_axi_patches_ARADDR;
output  [C_M_AXI_PATCHES_ID_WIDTH - 1:0] m_axi_patches_ARID;
output  [7:0] m_axi_patches_ARLEN;
output  [2:0] m_axi_patches_ARSIZE;
output  [1:0] m_axi_patches_ARBURST;
output  [1:0] m_axi_patches_ARLOCK;
output  [3:0] m_axi_patches_ARCACHE;
output  [2:0] m_axi_patches_ARPROT;
output  [3:0] m_axi_patches_ARQOS;
output  [3:0] m_axi_patches_ARREGION;
output  [C_M_AXI_PATCHES_ARUSER_WIDTH - 1:0] m_axi_patches_ARUSER;
input   m_axi_patches_RVALID;
output   m_axi_patches_RREADY;
input  [C_M_AXI_PATCHES_DATA_WIDTH - 1:0] m_axi_patches_RDATA;
input   m_axi_patches_RLAST;
input  [C_M_AXI_PATCHES_ID_WIDTH - 1:0] m_axi_patches_RID;
input  [C_M_AXI_PATCHES_RUSER_WIDTH - 1:0] m_axi_patches_RUSER;
input  [1:0] m_axi_patches_RRESP;
input   m_axi_patches_BVALID;
output   m_axi_patches_BREADY;
input  [1:0] m_axi_patches_BRESP;
input  [C_M_AXI_PATCHES_ID_WIDTH - 1:0] m_axi_patches_BID;
input  [C_M_AXI_PATCHES_BUSER_WIDTH - 1:0] m_axi_patches_BUSER;
output   m_axi_pos_r_AWVALID;
input   m_axi_pos_r_AWREADY;
output  [C_M_AXI_POS_R_ADDR_WIDTH - 1:0] m_axi_pos_r_AWADDR;
output  [C_M_AXI_POS_R_ID_WIDTH - 1:0] m_axi_pos_r_AWID;
output  [7:0] m_axi_pos_r_AWLEN;
output  [2:0] m_axi_pos_r_AWSIZE;
output  [1:0] m_axi_pos_r_AWBURST;
output  [1:0] m_axi_pos_r_AWLOCK;
output  [3:0] m_axi_pos_r_AWCACHE;
output  [2:0] m_axi_pos_r_AWPROT;
output  [3:0] m_axi_pos_r_AWQOS;
output  [3:0] m_axi_pos_r_AWREGION;
output  [C_M_AXI_POS_R_AWUSER_WIDTH - 1:0] m_axi_pos_r_AWUSER;
output   m_axi_pos_r_WVALID;
input   m_axi_pos_r_WREADY;
output  [C_M_AXI_POS_R_DATA_WIDTH - 1:0] m_axi_pos_r_WDATA;
output  [C_M_AXI_POS_R_WSTRB_WIDTH - 1:0] m_axi_pos_r_WSTRB;
output   m_axi_pos_r_WLAST;
output  [C_M_AXI_POS_R_ID_WIDTH - 1:0] m_axi_pos_r_WID;
output  [C_M_AXI_POS_R_WUSER_WIDTH - 1:0] m_axi_pos_r_WUSER;
output   m_axi_pos_r_ARVALID;
input   m_axi_pos_r_ARREADY;
output  [C_M_AXI_POS_R_ADDR_WIDTH - 1:0] m_axi_pos_r_ARADDR;
output  [C_M_AXI_POS_R_ID_WIDTH - 1:0] m_axi_pos_r_ARID;
output  [7:0] m_axi_pos_r_ARLEN;
output  [2:0] m_axi_pos_r_ARSIZE;
output  [1:0] m_axi_pos_r_ARBURST;
output  [1:0] m_axi_pos_r_ARLOCK;
output  [3:0] m_axi_pos_r_ARCACHE;
output  [2:0] m_axi_pos_r_ARPROT;
output  [3:0] m_axi_pos_r_ARQOS;
output  [3:0] m_axi_pos_r_ARREGION;
output  [C_M_AXI_POS_R_ARUSER_WIDTH - 1:0] m_axi_pos_r_ARUSER;
input   m_axi_pos_r_RVALID;
output   m_axi_pos_r_RREADY;
input  [C_M_AXI_POS_R_DATA_WIDTH - 1:0] m_axi_pos_r_RDATA;
input   m_axi_pos_r_RLAST;
input  [C_M_AXI_POS_R_ID_WIDTH - 1:0] m_axi_pos_r_RID;
input  [C_M_AXI_POS_R_RUSER_WIDTH - 1:0] m_axi_pos_r_RUSER;
input  [1:0] m_axi_pos_r_RRESP;
input   m_axi_pos_r_BVALID;
output   m_axi_pos_r_BREADY;
input  [1:0] m_axi_pos_r_BRESP;
input  [C_M_AXI_POS_R_ID_WIDTH - 1:0] m_axi_pos_r_BID;
input  [C_M_AXI_POS_R_BUSER_WIDTH - 1:0] m_axi_pos_r_BUSER;
output   m_axi_debug_AWVALID;
input   m_axi_debug_AWREADY;
output  [C_M_AXI_DEBUG_ADDR_WIDTH - 1:0] m_axi_debug_AWADDR;
output  [C_M_AXI_DEBUG_ID_WIDTH - 1:0] m_axi_debug_AWID;
output  [7:0] m_axi_debug_AWLEN;
output  [2:0] m_axi_debug_AWSIZE;
output  [1:0] m_axi_debug_AWBURST;
output  [1:0] m_axi_debug_AWLOCK;
output  [3:0] m_axi_debug_AWCACHE;
output  [2:0] m_axi_debug_AWPROT;
output  [3:0] m_axi_debug_AWQOS;
output  [3:0] m_axi_debug_AWREGION;
output  [C_M_AXI_DEBUG_AWUSER_WIDTH - 1:0] m_axi_debug_AWUSER;
output   m_axi_debug_WVALID;
input   m_axi_debug_WREADY;
output  [C_M_AXI_DEBUG_DATA_WIDTH - 1:0] m_axi_debug_WDATA;
output  [C_M_AXI_DEBUG_WSTRB_WIDTH - 1:0] m_axi_debug_WSTRB;
output   m_axi_debug_WLAST;
output  [C_M_AXI_DEBUG_ID_WIDTH - 1:0] m_axi_debug_WID;
output  [C_M_AXI_DEBUG_WUSER_WIDTH - 1:0] m_axi_debug_WUSER;
output   m_axi_debug_ARVALID;
input   m_axi_debug_ARREADY;
output  [C_M_AXI_DEBUG_ADDR_WIDTH - 1:0] m_axi_debug_ARADDR;
output  [C_M_AXI_DEBUG_ID_WIDTH - 1:0] m_axi_debug_ARID;
output  [7:0] m_axi_debug_ARLEN;
output  [2:0] m_axi_debug_ARSIZE;
output  [1:0] m_axi_debug_ARBURST;
output  [1:0] m_axi_debug_ARLOCK;
output  [3:0] m_axi_debug_ARCACHE;
output  [2:0] m_axi_debug_ARPROT;
output  [3:0] m_axi_debug_ARQOS;
output  [3:0] m_axi_debug_ARREGION;
output  [C_M_AXI_DEBUG_ARUSER_WIDTH - 1:0] m_axi_debug_ARUSER;
input   m_axi_debug_RVALID;
output   m_axi_debug_RREADY;
input  [C_M_AXI_DEBUG_DATA_WIDTH - 1:0] m_axi_debug_RDATA;
input   m_axi_debug_RLAST;
input  [C_M_AXI_DEBUG_ID_WIDTH - 1:0] m_axi_debug_RID;
input  [C_M_AXI_DEBUG_RUSER_WIDTH - 1:0] m_axi_debug_RUSER;
input  [1:0] m_axi_debug_RRESP;
input   m_axi_debug_BVALID;
output   m_axi_debug_BREADY;
input  [1:0] m_axi_debug_BRESP;
input  [C_M_AXI_DEBUG_ID_WIDTH - 1:0] m_axi_debug_BID;
input  [C_M_AXI_DEBUG_BUSER_WIDTH - 1:0] m_axi_debug_BUSER;
input   s_axi_ctrl_AWVALID;
output   s_axi_ctrl_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_AWADDR;
input   s_axi_ctrl_WVALID;
output   s_axi_ctrl_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_ctrl_WSTRB;
input   s_axi_ctrl_ARVALID;
output   s_axi_ctrl_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_ARADDR;
output   s_axi_ctrl_RVALID;
input   s_axi_ctrl_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_RDATA;
output  [1:0] s_axi_ctrl_RRESP;
output   s_axi_ctrl_BVALID;
input   s_axi_ctrl_BREADY;
output  [1:0] s_axi_ctrl_BRESP;
output   interrupt;
input   s_axi_param_AWVALID;
output   s_axi_param_AWREADY;
input  [C_S_AXI_PARAM_ADDR_WIDTH - 1:0] s_axi_param_AWADDR;
input   s_axi_param_WVALID;
output   s_axi_param_WREADY;
input  [C_S_AXI_PARAM_DATA_WIDTH - 1:0] s_axi_param_WDATA;
input  [C_S_AXI_PARAM_WSTRB_WIDTH - 1:0] s_axi_param_WSTRB;
input   s_axi_param_ARVALID;
output   s_axi_param_ARREADY;
input  [C_S_AXI_PARAM_ADDR_WIDTH - 1:0] s_axi_param_ARADDR;
output   s_axi_param_RVALID;
input   s_axi_param_RREADY;
output  [C_S_AXI_PARAM_DATA_WIDTH - 1:0] s_axi_param_RDATA;
output  [1:0] s_axi_param_RRESP;
output   s_axi_param_BVALID;
input   s_axi_param_BREADY;
output  [1:0] s_axi_param_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [229:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] pyr_data_ptr;
wire   [15:0] img_w;
wire   [15:0] img_h;
wire   [63:0] ref_patch_with_border_ptr;
wire   [63:0] cur_px_estimate_ptr;
wire   [127:0] levels;
reg    converged_ap_vld;
wire   [31:0] n_iter;
wire   [0:0] transfer_pyr;
wire   [63:0] inv_out;
reg   [18:0] pyr_data_address0;
reg    pyr_data_ce0;
reg    pyr_data_we0;
wire   [7:0] pyr_data_q0;
reg   [7:0] ref_patch_with_borde_487;
reg   [7:0] ref_patch_with_borde_485;
reg   [7:0] ref_patch_with_borde_497;
reg   [7:0] ref_patch_with_borde_413;
reg   [7:0] ref_patch_with_borde_414;
reg   [7:0] ref_patch_with_borde_415;
reg   [7:0] ref_patch_with_borde_416;
reg   [7:0] ref_patch_with_borde_417;
reg   [7:0] ref_patch_with_borde_418;
reg   [7:0] ref_patch_with_borde_419;
reg   [7:0] ref_patch_with_borde_420;
reg   [7:0] ref_patch_with_borde_421;
reg   [7:0] ref_patch_with_borde_423;
reg   [7:0] ref_patch_with_borde_424;
reg   [7:0] ref_patch_with_borde_425;
reg   [7:0] ref_patch_with_borde_426;
reg   [7:0] ref_patch_with_borde_427;
reg   [7:0] ref_patch_with_borde_428;
reg   [7:0] ref_patch_with_borde_429;
reg   [7:0] ref_patch_with_borde_430;
reg   [7:0] ref_patch_with_borde_431;
reg   [7:0] ref_patch_with_borde_432;
reg   [7:0] ref_patch_with_borde_434;
reg   [7:0] ref_patch_with_borde_435;
reg   [7:0] ref_patch_with_borde_436;
reg   [7:0] ref_patch_with_borde_437;
reg   [7:0] ref_patch_with_borde_438;
reg   [7:0] ref_patch_with_borde_439;
reg   [7:0] ref_patch_with_borde_440;
reg   [7:0] ref_patch_with_borde_441;
reg   [7:0] ref_patch_with_borde_442;
reg   [7:0] ref_patch_with_borde_443;
reg   [7:0] ref_patch_with_borde_445;
reg   [7:0] ref_patch_with_borde_446;
reg   [7:0] ref_patch_with_borde_447;
reg   [7:0] ref_patch_with_borde_448;
reg   [7:0] ref_patch_with_borde_449;
reg   [7:0] ref_patch_with_borde_450;
reg   [7:0] ref_patch_with_borde_451;
reg   [7:0] ref_patch_with_borde_452;
reg   [7:0] ref_patch_with_borde_453;
reg   [7:0] ref_patch_with_borde_454;
reg   [7:0] ref_patch_with_borde_456;
reg   [7:0] ref_patch_with_borde_457;
reg   [7:0] ref_patch_with_borde_458;
reg   [7:0] ref_patch_with_borde_459;
reg   [7:0] ref_patch_with_borde_460;
reg   [7:0] ref_patch_with_borde_461;
reg   [7:0] ref_patch_with_borde_462;
reg   [7:0] ref_patch_with_borde_463;
reg   [7:0] ref_patch_with_borde_464;
reg   [7:0] ref_patch_with_borde_465;
reg   [7:0] ref_patch_with_borde_467;
reg   [7:0] ref_patch_with_borde_468;
reg   [7:0] ref_patch_with_borde_469;
reg   [7:0] ref_patch_with_borde_470;
reg   [7:0] ref_patch_with_borde_471;
reg   [7:0] ref_patch_with_borde_472;
reg   [7:0] ref_patch_with_borde_473;
reg   [7:0] ref_patch_with_borde_474;
reg   [7:0] ref_patch_with_borde_475;
reg   [7:0] ref_patch_with_borde_476;
reg   [7:0] ref_patch_with_borde_478;
reg   [7:0] ref_patch_with_borde_479;
reg   [7:0] ref_patch_with_borde_480;
reg   [7:0] ref_patch_with_borde_481;
reg   [7:0] ref_patch_with_borde_482;
reg   [7:0] ref_patch_with_borde_483;
reg   [7:0] ref_patch_with_borde_484;
reg   [7:0] ref_patch_with_borde_486;
reg   [7:0] ref_patch_with_borde_489;
reg   [7:0] ref_patch_with_borde_490;
reg   [7:0] ref_patch_with_borde_491;
reg   [7:0] ref_patch_with_borde_492;
reg   [7:0] ref_patch_with_borde_493;
reg   [7:0] ref_patch_with_borde_494;
reg   [7:0] ref_patch_with_borde_495;
reg   [7:0] ref_patch_with_borde_496;
reg   [7:0] ref_patch_with_borde_401;
reg   [7:0] ref_patch_with_borde_402;
reg   [7:0] ref_patch_with_borde_403;
reg   [7:0] ref_patch_with_borde_404;
reg   [7:0] ref_patch_with_borde_405;
reg   [7:0] ref_patch_with_borde_406;
reg   [7:0] ref_patch_with_borde_407;
reg   [7:0] ref_patch_with_borde_408;
reg   [7:0] ref_patch_with_borde_409;
reg   [7:0] ref_patch_with_borde_410;
reg   [7:0] ref_patch_with_borde_412;
reg   [7:0] ref_patch_with_borde_587;
reg   [7:0] ref_patch_with_borde_585;
reg   [7:0] ref_patch_with_borde_597;
reg   [7:0] ref_patch_with_borde_513;
reg   [7:0] ref_patch_with_borde_514;
reg   [7:0] ref_patch_with_borde_515;
reg   [7:0] ref_patch_with_borde_516;
reg   [7:0] ref_patch_with_borde_517;
reg   [7:0] ref_patch_with_borde_518;
reg   [7:0] ref_patch_with_borde_519;
reg   [7:0] ref_patch_with_borde_520;
reg   [7:0] ref_patch_with_borde_521;
reg   [7:0] ref_patch_with_borde_523;
reg   [7:0] ref_patch_with_borde_524;
reg   [7:0] ref_patch_with_borde_525;
reg   [7:0] ref_patch_with_borde_526;
reg   [7:0] ref_patch_with_borde_527;
reg   [7:0] ref_patch_with_borde_528;
reg   [7:0] ref_patch_with_borde_529;
reg   [7:0] ref_patch_with_borde_530;
reg   [7:0] ref_patch_with_borde_531;
reg   [7:0] ref_patch_with_borde_532;
reg   [7:0] ref_patch_with_borde_534;
reg   [7:0] ref_patch_with_borde_535;
reg   [7:0] ref_patch_with_borde_536;
reg   [7:0] ref_patch_with_borde_537;
reg   [7:0] ref_patch_with_borde_538;
reg   [7:0] ref_patch_with_borde_539;
reg   [7:0] ref_patch_with_borde_540;
reg   [7:0] ref_patch_with_borde_541;
reg   [7:0] ref_patch_with_borde_542;
reg   [7:0] ref_patch_with_borde_543;
reg   [7:0] ref_patch_with_borde_545;
reg   [7:0] ref_patch_with_borde_546;
reg   [7:0] ref_patch_with_borde_547;
reg   [7:0] ref_patch_with_borde_548;
reg   [7:0] ref_patch_with_borde_549;
reg   [7:0] ref_patch_with_borde_550;
reg   [7:0] ref_patch_with_borde_551;
reg   [7:0] ref_patch_with_borde_552;
reg   [7:0] ref_patch_with_borde_553;
reg   [7:0] ref_patch_with_borde_554;
reg   [7:0] ref_patch_with_borde_556;
reg   [7:0] ref_patch_with_borde_557;
reg   [7:0] ref_patch_with_borde_558;
reg   [7:0] ref_patch_with_borde_559;
reg   [7:0] ref_patch_with_borde_560;
reg   [7:0] ref_patch_with_borde_561;
reg   [7:0] ref_patch_with_borde_562;
reg   [7:0] ref_patch_with_borde_563;
reg   [7:0] ref_patch_with_borde_564;
reg   [7:0] ref_patch_with_borde_565;
reg   [7:0] ref_patch_with_borde_567;
reg   [7:0] ref_patch_with_borde_568;
reg   [7:0] ref_patch_with_borde_569;
reg   [7:0] ref_patch_with_borde_570;
reg   [7:0] ref_patch_with_borde_571;
reg   [7:0] ref_patch_with_borde_572;
reg   [7:0] ref_patch_with_borde_573;
reg   [7:0] ref_patch_with_borde_574;
reg   [7:0] ref_patch_with_borde_575;
reg   [7:0] ref_patch_with_borde_576;
reg   [7:0] ref_patch_with_borde_578;
reg   [7:0] ref_patch_with_borde_579;
reg   [7:0] ref_patch_with_borde_580;
reg   [7:0] ref_patch_with_borde_581;
reg   [7:0] ref_patch_with_borde_582;
reg   [7:0] ref_patch_with_borde_583;
reg   [7:0] ref_patch_with_borde_584;
reg   [7:0] ref_patch_with_borde_586;
reg   [7:0] ref_patch_with_borde_589;
reg   [7:0] ref_patch_with_borde_590;
reg   [7:0] ref_patch_with_borde_591;
reg   [7:0] ref_patch_with_borde_592;
reg   [7:0] ref_patch_with_borde_593;
reg   [7:0] ref_patch_with_borde_594;
reg   [7:0] ref_patch_with_borde_595;
reg   [7:0] ref_patch_with_borde_596;
reg   [7:0] ref_patch_with_borde_501;
reg   [7:0] ref_patch_with_borde_502;
reg   [7:0] ref_patch_with_borde_503;
reg   [7:0] ref_patch_with_borde_504;
reg   [7:0] ref_patch_with_borde_505;
reg   [7:0] ref_patch_with_borde_506;
reg   [7:0] ref_patch_with_borde_507;
reg   [7:0] ref_patch_with_borde_508;
reg   [7:0] ref_patch_with_borde_509;
reg   [7:0] ref_patch_with_borde_510;
reg   [7:0] ref_patch_with_borde_512;
reg   [7:0] ref_patch_with_borde_399;
reg   [7:0] ref_patch_with_borde_400;
reg   [7:0] ref_patch_with_borde_411;
reg   [7:0] ref_patch_with_borde_422;
reg   [7:0] ref_patch_with_borde_433;
reg   [7:0] ref_patch_with_borde_444;
reg   [7:0] ref_patch_with_borde_455;
reg   [7:0] ref_patch_with_borde_466;
reg   [7:0] ref_patch_with_borde_477;
reg   [7:0] ref_patch_with_borde_488;
reg   [7:0] ref_patch_with_borde_498;
reg   [7:0] ref_patch_with_borde_687;
reg   [7:0] ref_patch_with_borde_685;
reg   [7:0] ref_patch_with_borde_697;
reg   [7:0] ref_patch_with_borde_613;
reg   [7:0] ref_patch_with_borde_614;
reg   [7:0] ref_patch_with_borde_615;
reg   [7:0] ref_patch_with_borde_616;
reg   [7:0] ref_patch_with_borde_617;
reg   [7:0] ref_patch_with_borde_618;
reg   [7:0] ref_patch_with_borde_619;
reg   [7:0] ref_patch_with_borde_620;
reg   [7:0] ref_patch_with_borde_621;
reg   [7:0] ref_patch_with_borde_623;
reg   [7:0] ref_patch_with_borde_624;
reg   [7:0] ref_patch_with_borde_625;
reg   [7:0] ref_patch_with_borde_626;
reg   [7:0] ref_patch_with_borde_627;
reg   [7:0] ref_patch_with_borde_628;
reg   [7:0] ref_patch_with_borde_629;
reg   [7:0] ref_patch_with_borde_630;
reg   [7:0] ref_patch_with_borde_631;
reg   [7:0] ref_patch_with_borde_632;
reg   [7:0] ref_patch_with_borde_634;
reg   [7:0] ref_patch_with_borde_635;
reg   [7:0] ref_patch_with_borde_636;
reg   [7:0] ref_patch_with_borde_637;
reg   [7:0] ref_patch_with_borde_638;
reg   [7:0] ref_patch_with_borde_639;
reg   [7:0] ref_patch_with_borde_640;
reg   [7:0] ref_patch_with_borde_641;
reg   [7:0] ref_patch_with_borde_642;
reg   [7:0] ref_patch_with_borde_643;
reg   [7:0] ref_patch_with_borde_645;
reg   [7:0] ref_patch_with_borde_646;
reg   [7:0] ref_patch_with_borde_647;
reg   [7:0] ref_patch_with_borde_648;
reg   [7:0] ref_patch_with_borde_649;
reg   [7:0] ref_patch_with_borde_650;
reg   [7:0] ref_patch_with_borde_651;
reg   [7:0] ref_patch_with_borde_652;
reg   [7:0] ref_patch_with_borde_653;
reg   [7:0] ref_patch_with_borde_654;
reg   [7:0] ref_patch_with_borde_656;
reg   [7:0] ref_patch_with_borde_657;
reg   [7:0] ref_patch_with_borde_658;
reg   [7:0] ref_patch_with_borde_659;
reg   [7:0] ref_patch_with_borde_660;
reg   [7:0] ref_patch_with_borde_661;
reg   [7:0] ref_patch_with_borde_662;
reg   [7:0] ref_patch_with_borde_663;
reg   [7:0] ref_patch_with_borde_664;
reg   [7:0] ref_patch_with_borde_665;
reg   [7:0] ref_patch_with_borde_667;
reg   [7:0] ref_patch_with_borde_668;
reg   [7:0] ref_patch_with_borde_669;
reg   [7:0] ref_patch_with_borde_670;
reg   [7:0] ref_patch_with_borde_671;
reg   [7:0] ref_patch_with_borde_672;
reg   [7:0] ref_patch_with_borde_673;
reg   [7:0] ref_patch_with_borde_674;
reg   [7:0] ref_patch_with_borde_675;
reg   [7:0] ref_patch_with_borde_676;
reg   [7:0] ref_patch_with_borde_678;
reg   [7:0] ref_patch_with_borde_679;
reg   [7:0] ref_patch_with_borde_680;
reg   [7:0] ref_patch_with_borde_681;
reg   [7:0] ref_patch_with_borde_682;
reg   [7:0] ref_patch_with_borde_683;
reg   [7:0] ref_patch_with_borde_684;
reg   [7:0] ref_patch_with_borde_686;
reg   [7:0] ref_patch_with_borde_689;
reg   [7:0] ref_patch_with_borde_690;
reg   [7:0] ref_patch_with_borde_691;
reg   [7:0] ref_patch_with_borde_692;
reg   [7:0] ref_patch_with_borde_693;
reg   [7:0] ref_patch_with_borde_694;
reg   [7:0] ref_patch_with_borde_695;
reg   [7:0] ref_patch_with_borde_696;
reg   [7:0] ref_patch_with_borde_601;
reg   [7:0] ref_patch_with_borde_602;
reg   [7:0] ref_patch_with_borde_603;
reg   [7:0] ref_patch_with_borde_604;
reg   [7:0] ref_patch_with_borde_605;
reg   [7:0] ref_patch_with_borde_606;
reg   [7:0] ref_patch_with_borde_607;
reg   [7:0] ref_patch_with_borde_608;
reg   [7:0] ref_patch_with_borde_609;
reg   [7:0] ref_patch_with_borde_610;
reg   [7:0] ref_patch_with_borde_612;
reg   [7:0] ref_patch_with_borde_499;
reg   [7:0] ref_patch_with_borde_500;
reg   [7:0] ref_patch_with_borde_511;
reg   [7:0] ref_patch_with_borde_522;
reg   [7:0] ref_patch_with_borde_533;
reg   [7:0] ref_patch_with_borde_544;
reg   [7:0] ref_patch_with_borde_555;
reg   [7:0] ref_patch_with_borde_566;
reg   [7:0] ref_patch_with_borde_577;
reg   [7:0] ref_patch_with_borde_588;
reg   [7:0] ref_patch_with_borde_598;
reg   [7:0] ref_patch_with_borde_11;
reg   [7:0] ref_patch_with_borde_13;
reg   [7:0] ref_patch_with_borde_1;
reg   [7:0] ref_patch_with_borde_85;
reg   [7:0] ref_patch_with_borde_84;
reg   [7:0] ref_patch_with_borde_83;
reg   [7:0] ref_patch_with_borde_82;
reg   [7:0] ref_patch_with_borde_81;
reg   [7:0] ref_patch_with_borde_80;
reg   [7:0] ref_patch_with_borde_79;
reg   [7:0] ref_patch_with_borde_78;
reg   [7:0] ref_patch_with_borde_77;
reg   [7:0] ref_patch_with_borde_75;
reg   [7:0] ref_patch_with_borde_74;
reg   [7:0] ref_patch_with_borde_73;
reg   [7:0] ref_patch_with_borde_72;
reg   [7:0] ref_patch_with_borde_71;
reg   [7:0] ref_patch_with_borde_70;
reg   [7:0] ref_patch_with_borde_69;
reg   [7:0] ref_patch_with_borde_68;
reg   [7:0] ref_patch_with_borde_67;
reg   [7:0] ref_patch_with_borde_66;
reg   [7:0] ref_patch_with_borde_64;
reg   [7:0] ref_patch_with_borde_63;
reg   [7:0] ref_patch_with_borde_62;
reg   [7:0] ref_patch_with_borde_61;
reg   [7:0] ref_patch_with_borde_60;
reg   [7:0] ref_patch_with_borde_59;
reg   [7:0] ref_patch_with_borde_58;
reg   [7:0] ref_patch_with_borde_57;
reg   [7:0] ref_patch_with_borde_56;
reg   [7:0] ref_patch_with_borde_55;
reg   [7:0] ref_patch_with_borde_53;
reg   [7:0] ref_patch_with_borde_52;
reg   [7:0] ref_patch_with_borde_51;
reg   [7:0] ref_patch_with_borde_50;
reg   [7:0] ref_patch_with_borde_49;
reg   [7:0] ref_patch_with_borde_48;
reg   [7:0] ref_patch_with_borde_47;
reg   [7:0] ref_patch_with_borde_46;
reg   [7:0] ref_patch_with_borde_45;
reg   [7:0] ref_patch_with_borde_44;
reg   [7:0] ref_patch_with_borde_42;
reg   [7:0] ref_patch_with_borde_41;
reg   [7:0] ref_patch_with_borde_40;
reg   [7:0] ref_patch_with_borde_39;
reg   [7:0] ref_patch_with_borde_38;
reg   [7:0] ref_patch_with_borde_37;
reg   [7:0] ref_patch_with_borde_36;
reg   [7:0] ref_patch_with_borde_35;
reg   [7:0] ref_patch_with_borde_34;
reg   [7:0] ref_patch_with_borde_33;
reg   [7:0] ref_patch_with_borde_31;
reg   [7:0] ref_patch_with_borde_30;
reg   [7:0] ref_patch_with_borde_29;
reg   [7:0] ref_patch_with_borde_28;
reg   [7:0] ref_patch_with_borde_27;
reg   [7:0] ref_patch_with_borde_26;
reg   [7:0] ref_patch_with_borde_25;
reg   [7:0] ref_patch_with_borde_24;
reg   [7:0] ref_patch_with_borde_23;
reg   [7:0] ref_patch_with_borde_22;
reg   [7:0] ref_patch_with_borde_20;
reg   [7:0] ref_patch_with_borde_19;
reg   [7:0] ref_patch_with_borde_18;
reg   [7:0] ref_patch_with_borde_17;
reg   [7:0] ref_patch_with_borde_16;
reg   [7:0] ref_patch_with_borde_15;
reg   [7:0] ref_patch_with_borde_14;
reg   [7:0] ref_patch_with_borde_12;
reg   [7:0] ref_patch_with_borde_9;
reg   [7:0] ref_patch_with_borde_8;
reg   [7:0] ref_patch_with_borde_7;
reg   [7:0] ref_patch_with_borde_6;
reg   [7:0] ref_patch_with_borde_5;
reg   [7:0] ref_patch_with_borde_4;
reg   [7:0] ref_patch_with_borde_3;
reg   [7:0] ref_patch_with_borde_2;
reg   [7:0] ref_patch_with_borde_97;
reg   [7:0] ref_patch_with_borde_96;
reg   [7:0] ref_patch_with_borde_95;
reg   [7:0] ref_patch_with_borde_94;
reg   [7:0] ref_patch_with_borde_93;
reg   [7:0] ref_patch_with_borde_92;
reg   [7:0] ref_patch_with_borde_91;
reg   [7:0] ref_patch_with_borde_90;
reg   [7:0] ref_patch_with_borde_89;
reg   [7:0] ref_patch_with_borde_88;
reg   [7:0] ref_patch_with_borde_86;
reg   [7:0] ref_patch_with_borde_599;
reg   [7:0] ref_patch_with_borde_600;
reg   [7:0] ref_patch_with_borde_611;
reg   [7:0] ref_patch_with_borde_622;
reg   [7:0] ref_patch_with_borde_633;
reg   [7:0] ref_patch_with_borde_644;
reg   [7:0] ref_patch_with_borde_655;
reg   [7:0] ref_patch_with_borde_666;
reg   [7:0] ref_patch_with_borde_677;
reg   [7:0] ref_patch_with_borde_688;
reg   [7:0] ref_patch_with_borde_698;
reg   [7:0] ref_patch_with_borde_99;
reg   [7:0] ref_patch_with_borde_98;
reg   [7:0] ref_patch_with_borde_87;
reg   [7:0] ref_patch_with_borde_76;
reg   [7:0] ref_patch_with_borde_65;
reg   [7:0] ref_patch_with_borde_54;
reg   [7:0] ref_patch_with_borde_43;
reg   [7:0] ref_patch_with_borde_32;
reg   [7:0] ref_patch_with_borde_21;
reg   [7:0] ref_patch_with_borde_10;
reg   [7:0] ref_patch_with_borde;
reg   [31:0] cur_px_estimate_3_1;
reg   [31:0] cur_px_estimate_0_0;
reg   [31:0] cur_px_estimate_0_1;
reg   [31:0] cur_px_estimate_1_0;
reg   [31:0] cur_px_estimate_1_1;
reg   [31:0] cur_px_estimate_2_0;
reg   [31:0] cur_px_estimate_2_1;
reg   [31:0] cur_px_estimate_3_0;
reg    pyr_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    pyr_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond3_reg_9916;
reg    patches_blk_n_AR;
wire    ap_CS_fsm_state12;
reg    patches_blk_n_R;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond1_reg_9930;
reg    pos_r_blk_n_AR;
wire    ap_CS_fsm_state21;
reg    pos_r_blk_n_R;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg    pos_r_blk_n_AW;
wire    ap_CS_fsm_state43;
reg    pos_r_blk_n_W;
wire    ap_CS_fsm_state81;
reg    pos_r_blk_n_B;
wire    ap_CS_fsm_state86;
wire    ap_CS_fsm_state257;
wire    ap_CS_fsm_pp8_stage0;
reg    ap_enable_reg_pp8_iter1;
wire    ap_block_pp8_stage0;
reg   [0:0] exitcond5_reg_13094;
wire    ap_CS_fsm_state268;
wire    ap_CS_fsm_state136;
wire    ap_CS_fsm_state137;
wire    ap_CS_fsm_state142;
wire    ap_CS_fsm_state192;
wire    ap_CS_fsm_state193;
wire    ap_CS_fsm_state198;
wire    ap_CS_fsm_state212;
wire    ap_CS_fsm_state249;
wire    ap_CS_fsm_state254;
reg    debug_blk_n_AW;
reg    debug_blk_n_B;
wire    ap_CS_fsm_state261;
reg    debug_blk_n_W;
wire    ap_CS_fsm_pp7_stage0;
reg    ap_enable_reg_pp7_iter1;
wire    ap_block_pp7_stage0;
reg   [0:0] exitcond4_reg_13080;
wire    pyr_AWREADY;
wire    pyr_WREADY;
reg    pyr_ARVALID;
wire    pyr_ARREADY;
wire    pyr_RVALID;
reg    pyr_RREADY;
wire   [7:0] pyr_RDATA;
wire    pyr_RLAST;
wire   [0:0] pyr_RID;
wire   [0:0] pyr_RUSER;
wire   [1:0] pyr_RRESP;
wire    pyr_BVALID;
wire   [1:0] pyr_BRESP;
wire   [0:0] pyr_BID;
wire   [0:0] pyr_BUSER;
wire    patches_AWREADY;
wire    patches_WREADY;
reg    patches_ARVALID;
wire    patches_ARREADY;
wire    patches_RVALID;
reg    patches_RREADY;
wire   [7:0] patches_RDATA;
wire    patches_RLAST;
wire   [0:0] patches_RID;
wire   [0:0] patches_RUSER;
wire   [1:0] patches_RRESP;
wire    patches_BVALID;
wire   [1:0] patches_BRESP;
wire   [0:0] patches_BID;
wire   [0:0] patches_BUSER;
reg    pos_r_AWVALID;
wire    pos_r_AWREADY;
reg   [63:0] pos_r_AWADDR;
reg   [31:0] pos_r_AWLEN;
reg    pos_r_WVALID;
wire    pos_r_WREADY;
reg   [31:0] pos_r_WDATA;
reg    pos_r_ARVALID;
wire    pos_r_ARREADY;
wire    pos_r_RVALID;
reg    pos_r_RREADY;
wire   [31:0] pos_r_RDATA;
wire    pos_r_RLAST;
wire   [0:0] pos_r_RID;
wire   [0:0] pos_r_RUSER;
wire   [1:0] pos_r_RRESP;
wire    pos_r_BVALID;
reg    pos_r_BREADY;
wire   [1:0] pos_r_BRESP;
wire   [0:0] pos_r_BID;
wire   [0:0] pos_r_BUSER;
reg    debug_AWVALID;
wire    debug_AWREADY;
reg    debug_WVALID;
wire    debug_WREADY;
wire    debug_ARREADY;
wire    debug_RVALID;
wire   [31:0] debug_RDATA;
wire    debug_RLAST;
wire   [0:0] debug_RID;
wire   [0:0] debug_RUSER;
wire   [1:0] debug_RRESP;
wire    debug_BVALID;
reg    debug_BREADY;
wire   [1:0] debug_BRESP;
wire   [0:0] debug_BID;
wire   [0:0] debug_BUSER;
reg   [18:0] indvar_reg_1452;
reg   [18:0] indvar_reg_1452_pp0_iter1_reg;
wire    ap_block_state9_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [8:0] indvar1_reg_1464;
reg   [18:0] phi_mul_reg_1475;
reg   [8:0] phi_urem_reg_1486;
reg   [3:0] indvar3_reg_1497;
reg   [31:0] tmp_s_reg_1508;
reg   [31:0] tmp_7_reg_1520;
reg   [31:0] tmp_8_reg_1532;
reg   [31:0] tmp_9_reg_1544;
reg   [31:0] tmp_5_reg_1556;
reg   [6:0] i_0_i_reg_1568;
reg   [31:0] tmp_1_16_reg_1740;
reg   [31:0] tmp_1_1_reg_1752;
reg   [31:0] tmp_2_1_reg_1764;
reg   [31:0] tmp_10_1_reg_1776;
reg   [31:0] tmp_11_1_reg_1788;
reg   [6:0] i_0_i_1_reg_1800;
reg   [31:0] tmp_2_20_reg_1972;
reg   [31:0] tmp_1_2_reg_1984;
reg   [31:0] tmp_2_2_reg_1996;
reg   [31:0] tmp_10_2_reg_2008;
reg   [31:0] tmp_11_2_reg_2020;
reg   [6:0] i_0_i_2_reg_2032;
reg   [31:0] tmp_3_24_reg_2204;
reg   [31:0] tmp_1_3_reg_2216;
reg   [31:0] tmp_2_3_reg_2228;
reg   [31:0] tmp_10_3_reg_2240;
reg   [31:0] tmp_11_3_reg_2252;
reg   [6:0] i_0_i_3_reg_2264;
reg   [5:0] indvar6_reg_2436;
reg   [3:0] indvar8_reg_2447;
wire   [31:0] grp_fu_2569_p1;
reg   [31:0] reg_3996;
wire    ap_CS_fsm_pp3_stage3;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state34_pp3_stage3_iter0;
wire    ap_block_state38_pp3_stage3_iter1;
wire    ap_block_state42_pp3_stage3_iter2;
wire    ap_block_pp3_stage3_11001;
reg   [0:0] exitcond_i_reg_10664;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_pp4_stage3;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_state90_pp4_stage3_iter0;
wire    ap_block_state94_pp4_stage3_iter1;
wire    ap_block_state98_pp4_stage3_iter2;
wire    ap_block_pp4_stage3_11001;
reg   [0:0] exitcond_i_1_reg_11436;
wire    ap_CS_fsm_state132;
wire    ap_CS_fsm_pp5_stage3;
reg    ap_enable_reg_pp5_iter0;
wire    ap_block_state146_pp5_stage3_iter0;
wire    ap_block_state150_pp5_stage3_iter1;
wire    ap_block_state154_pp5_stage3_iter2;
wire    ap_block_pp5_stage3_11001;
reg   [0:0] exitcond_i_2_reg_12214;
wire    ap_CS_fsm_state188;
wire    ap_CS_fsm_pp6_stage3;
reg    ap_enable_reg_pp6_iter0;
wire    ap_block_state202_pp6_stage3_iter0;
wire    ap_block_state206_pp6_stage3_iter1;
wire    ap_block_state210_pp6_stage3_iter2;
wire    ap_block_pp6_stage3_11001;
reg   [0:0] exitcond_i_3_reg_12992;
wire    ap_CS_fsm_state244;
reg   [31:0] reg_4004;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_state31_pp3_stage0_iter0;
wire    ap_block_state35_pp3_stage0_iter1;
wire    ap_block_state39_pp3_stage0_iter2;
wire    ap_block_pp3_stage0_11001;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_state87_pp4_stage0_iter0;
wire    ap_block_state91_pp4_stage0_iter1;
wire    ap_block_state95_pp4_stage0_iter2;
wire    ap_block_pp4_stage0_11001;
wire    ap_CS_fsm_pp5_stage0;
reg    ap_enable_reg_pp5_iter1;
wire    ap_block_state143_pp5_stage0_iter0;
wire    ap_block_state147_pp5_stage0_iter1;
wire    ap_block_state151_pp5_stage0_iter2;
wire    ap_block_pp5_stage0_11001;
wire    ap_CS_fsm_pp6_stage0;
reg    ap_enable_reg_pp6_iter1;
wire    ap_block_state199_pp6_stage0_iter0;
wire    ap_block_state203_pp6_stage0_iter1;
wire    ap_block_state207_pp6_stage0_iter2;
wire    ap_block_pp6_stage0_11001;
wire   [31:0] grp_fu_2494_p2;
reg   [31:0] reg_4011;
wire    ap_CS_fsm_pp3_stage1;
wire    ap_block_state32_pp3_stage1_iter0;
wire    ap_block_state36_pp3_stage1_iter1;
wire    ap_block_state40_pp3_stage1_iter2;
wire    ap_block_pp3_stage1_11001;
reg   [0:0] exitcond_i_reg_10664_pp3_iter1_reg;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_pp4_stage1;
wire    ap_block_state88_pp4_stage1_iter0;
wire    ap_block_state92_pp4_stage1_iter1;
wire    ap_block_state96_pp4_stage1_iter2;
wire    ap_block_pp4_stage1_11001;
reg   [0:0] exitcond_i_1_reg_11436_pp4_iter1_reg;
wire    ap_CS_fsm_state100;
wire    ap_CS_fsm_state114;
wire    ap_CS_fsm_pp5_stage1;
wire    ap_block_state144_pp5_stage1_iter0;
wire    ap_block_state148_pp5_stage1_iter1;
wire    ap_block_state152_pp5_stage1_iter2;
wire    ap_block_pp5_stage1_11001;
reg   [0:0] exitcond_i_2_reg_12214_pp5_iter1_reg;
wire    ap_CS_fsm_state156;
wire    ap_CS_fsm_state170;
wire    ap_CS_fsm_pp6_stage1;
wire    ap_block_state200_pp6_stage1_iter0;
wire    ap_block_state204_pp6_stage1_iter1;
wire    ap_block_state208_pp6_stage1_iter2;
wire    ap_block_pp6_stage1_11001;
reg   [0:0] exitcond_i_3_reg_12992_pp6_iter1_reg;
reg    ap_sig_ioackin_pos_r_AWREADY;
reg    ap_sig_ioackin_debug_AWREADY;
reg    ap_block_state212_io;
wire    ap_CS_fsm_state226;
reg   [31:0] reg_4021;
wire    ap_CS_fsm_pp3_stage2;
wire    ap_block_state33_pp3_stage2_iter0;
wire    ap_block_state37_pp3_stage2_iter1;
wire    ap_block_state41_pp3_stage2_iter2;
wire    ap_block_pp3_stage2_11001;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_pp4_stage2;
wire    ap_block_state89_pp4_stage2_iter0;
wire    ap_block_state93_pp4_stage2_iter1;
wire    ap_block_state97_pp4_stage2_iter2;
wire    ap_block_pp4_stage2_11001;
wire    ap_CS_fsm_state102;
wire    ap_CS_fsm_state116;
wire    ap_CS_fsm_pp5_stage2;
wire    ap_block_state145_pp5_stage2_iter0;
wire    ap_block_state149_pp5_stage2_iter1;
wire    ap_block_state153_pp5_stage2_iter2;
wire    ap_block_pp5_stage2_11001;
wire    ap_CS_fsm_state158;
wire    ap_CS_fsm_state172;
wire    ap_CS_fsm_pp6_stage2;
wire    ap_block_state201_pp6_stage2_iter0;
wire    ap_block_state205_pp6_stage2_iter1;
wire    ap_block_state209_pp6_stage2_iter2;
wire    ap_block_pp6_stage2_11001;
wire    ap_CS_fsm_state214;
wire    ap_CS_fsm_state228;
wire   [31:0] grp_fu_2458_p2;
reg   [31:0] reg_4028;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state108;
wire    ap_CS_fsm_state112;
wire    ap_CS_fsm_state120;
wire    ap_CS_fsm_state124;
wire    ap_CS_fsm_state164;
wire    ap_CS_fsm_state168;
wire    ap_CS_fsm_state176;
wire    ap_CS_fsm_state180;
wire    ap_CS_fsm_state220;
wire    ap_CS_fsm_state224;
wire    ap_CS_fsm_state232;
wire    ap_CS_fsm_state236;
wire    ap_CS_fsm_state248;
reg   [31:0] reg_4047;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state160;
wire    ap_CS_fsm_state216;
reg   [31:0] reg_4055;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp4_iter2;
reg    ap_enable_reg_pp5_iter2;
reg    ap_enable_reg_pp6_iter2;
reg   [31:0] reg_4064;
reg   [0:0] exitcond_i_reg_10664_pp3_iter2_reg;
wire    ap_CS_fsm_state62;
reg   [0:0] exitcond_i_1_reg_11436_pp4_iter2_reg;
wire    ap_CS_fsm_state118;
reg   [0:0] exitcond_i_2_reg_12214_pp5_iter2_reg;
wire    ap_CS_fsm_state174;
reg   [0:0] exitcond_i_3_reg_12992_pp6_iter2_reg;
wire    ap_CS_fsm_state230;
reg   [31:0] reg_4072;
wire   [31:0] grp_fu_2466_p2;
reg   [31:0] reg_4080;
wire   [31:0] grp_fu_2500_p2;
reg   [31:0] reg_4089;
wire   [31:0] grp_fu_2506_p2;
reg   [31:0] reg_4101;
reg   [31:0] reg_4110;
reg   [31:0] reg_4116;
reg   [31:0] reg_4123;
wire   [31:0] grp_fu_2515_p2;
reg   [31:0] reg_4128;
reg   [31:0] reg_4133;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state106;
wire    ap_CS_fsm_state162;
wire    ap_CS_fsm_state218;
reg   [31:0] reg_4139;
reg   [31:0] reg_4144;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state110;
wire    ap_CS_fsm_state166;
wire    ap_CS_fsm_state222;
wire   [31:0] grp_fu_2521_p2;
reg   [31:0] reg_4150;
wire   [31:0] grp_fu_2526_p2;
reg   [31:0] reg_4155;
reg   [31:0] reg_4160;
wire   [31:0] grp_fu_2471_p2;
reg   [31:0] reg_4165;
wire   [31:0] grp_fu_2475_p2;
reg   [31:0] reg_4169;
reg   [31:0] reg_4174;
reg   [7:0] reg_4179;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state129;
wire    ap_CS_fsm_state185;
wire    ap_CS_fsm_state241;
wire   [0:0] transfer_pyr_read_read_fu_1284_p2;
reg   [63:0] debug_addr_reg_9883;
wire   [62:0] tmp_84_cast_fu_4217_p1;
reg   [62:0] tmp_84_cast_reg_9889;
reg   [63:0] pos_addr_reg_9896;
reg   [63:0] patches_addr_reg_9904;
reg   [63:0] pyr_addr_reg_9910;
wire   [0:0] exitcond3_fu_4239_p2;
reg   [0:0] exitcond3_reg_9916_pp0_iter1_reg;
wire   [18:0] indvar_next_fu_4245_p2;
reg   [18:0] indvar_next_reg_9920;
reg    ap_enable_reg_pp0_iter0;
reg   [7:0] pyr_addr_read_reg_9925;
wire   [0:0] exitcond1_fu_4256_p2;
wire    ap_block_state19_pp1_stage0_iter0;
reg    ap_block_state20_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [8:0] indvar_next1_fu_4262_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [18:0] next_mul_fu_4268_p2;
reg   [1:0] div_t_reg_9944;
wire   [6:0] tmp_fu_4284_p1;
reg   [6:0] tmp_reg_9948;
wire   [8:0] idx_urem_fu_4300_p3;
wire   [0:0] exitcond2_fu_6708_p2;
wire    ap_block_state28_pp2_stage0_iter0;
reg    ap_block_state29_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [3:0] indvar_next2_fu_6714_p2;
reg    ap_enable_reg_pp2_iter0;
reg   [1:0] p_t2_reg_9966;
wire   [0:0] tmp_85_fu_6730_p1;
reg   [0:0] tmp_85_reg_9970;
reg   [7:0] ref_patch_with_borde_700_reg_9974;
wire    ap_CS_fsm_state30;
reg   [7:0] ref_patch_with_borde_701_reg_9980;
reg   [7:0] ref_patch_with_borde_702_reg_10037;
reg   [7:0] ref_patch_with_borde_703_reg_10092;
reg   [7:0] ref_patch_with_borde_704_reg_10099;
reg   [7:0] ref_patch_with_borde_705_reg_10106;
reg   [7:0] ref_patch_with_borde_706_reg_10113;
reg   [7:0] ref_patch_with_borde_707_reg_10120;
reg   [7:0] ref_patch_with_borde_708_reg_10127;
reg   [7:0] ref_patch_with_borde_709_reg_10134;
reg   [7:0] ref_patch_with_borde_710_reg_10141;
reg   [7:0] ref_patch_with_borde_711_reg_10148;
reg   [7:0] ref_patch_with_borde_712_reg_10155;
reg   [7:0] ref_patch_with_borde_713_reg_10162;
reg   [7:0] ref_patch_with_borde_714_reg_10169;
reg   [7:0] ref_patch_with_borde_715_reg_10176;
reg   [7:0] ref_patch_with_borde_716_reg_10183;
reg   [7:0] ref_patch_with_borde_717_reg_10190;
reg   [7:0] ref_patch_with_borde_718_reg_10197;
reg   [7:0] ref_patch_with_borde_719_reg_10204;
reg   [7:0] ref_patch_with_borde_720_reg_10211;
reg   [7:0] ref_patch_with_borde_721_reg_10218;
reg   [7:0] ref_patch_with_borde_722_reg_10225;
reg   [7:0] ref_patch_with_borde_723_reg_10232;
reg   [7:0] ref_patch_with_borde_724_reg_10239;
reg   [7:0] ref_patch_with_borde_725_reg_10246;
reg   [7:0] ref_patch_with_borde_726_reg_10253;
reg   [7:0] ref_patch_with_borde_727_reg_10260;
reg   [7:0] ref_patch_with_borde_728_reg_10267;
reg   [7:0] ref_patch_with_borde_729_reg_10274;
reg   [7:0] ref_patch_with_borde_730_reg_10281;
reg   [7:0] ref_patch_with_borde_731_reg_10288;
reg   [7:0] ref_patch_with_borde_732_reg_10295;
reg   [7:0] ref_patch_with_borde_733_reg_10302;
reg   [7:0] ref_patch_with_borde_734_reg_10309;
reg   [7:0] ref_patch_with_borde_735_reg_10316;
reg   [7:0] ref_patch_with_borde_736_reg_10323;
reg   [7:0] ref_patch_with_borde_737_reg_10330;
reg   [7:0] ref_patch_with_borde_738_reg_10337;
reg   [7:0] ref_patch_with_borde_739_reg_10344;
reg   [7:0] ref_patch_with_borde_740_reg_10351;
reg   [7:0] ref_patch_with_borde_741_reg_10358;
reg   [7:0] ref_patch_with_borde_742_reg_10365;
reg   [7:0] ref_patch_with_borde_743_reg_10372;
reg   [7:0] ref_patch_with_borde_744_reg_10379;
reg   [7:0] ref_patch_with_borde_745_reg_10386;
reg   [7:0] ref_patch_with_borde_746_reg_10393;
reg   [7:0] ref_patch_with_borde_747_reg_10400;
reg   [7:0] ref_patch_with_borde_748_reg_10407;
reg   [7:0] ref_patch_with_borde_749_reg_10414;
reg   [7:0] ref_patch_with_borde_750_reg_10421;
reg   [7:0] ref_patch_with_borde_751_reg_10428;
reg   [7:0] ref_patch_with_borde_752_reg_10435;
reg   [7:0] ref_patch_with_borde_753_reg_10442;
reg   [7:0] ref_patch_with_borde_754_reg_10449;
reg   [7:0] ref_patch_with_borde_755_reg_10456;
reg   [7:0] ref_patch_with_borde_756_reg_10463;
reg   [7:0] ref_patch_with_borde_757_reg_10470;
reg   [7:0] ref_patch_with_borde_758_reg_10477;
reg   [7:0] ref_patch_with_borde_759_reg_10484;
reg   [7:0] ref_patch_with_borde_760_reg_10491;
reg   [7:0] ref_patch_with_borde_761_reg_10498;
reg   [7:0] ref_patch_with_borde_762_reg_10505;
reg   [7:0] ref_patch_with_borde_763_reg_10512;
reg   [7:0] ref_patch_with_borde_764_reg_10519;
reg   [7:0] ref_patch_with_borde_765_reg_10526;
reg   [7:0] ref_patch_with_borde_766_reg_10533;
reg   [7:0] ref_patch_with_borde_767_reg_10540;
reg   [7:0] ref_patch_with_borde_768_reg_10547;
reg   [7:0] ref_patch_with_borde_769_reg_10554;
reg   [7:0] ref_patch_with_borde_770_reg_10560;
reg   [7:0] ref_patch_with_borde_771_reg_10565;
reg   [7:0] ref_patch_with_borde_772_reg_10570;
reg   [7:0] ref_patch_with_borde_773_reg_10575;
reg   [7:0] ref_patch_with_borde_774_reg_10580;
reg   [7:0] ref_patch_with_borde_775_reg_10585;
reg   [7:0] ref_patch_with_borde_776_reg_10590;
reg   [7:0] ref_patch_with_borde_777_reg_10595;
reg   [7:0] ref_patch_with_borde_778_reg_10600;
reg   [7:0] ref_patch_with_borde_779_reg_10605;
reg   [7:0] ref_patch_with_borde_780_reg_10610;
reg   [7:0] ref_patch_with_borde_781_reg_10616;
reg   [7:0] ref_patch_with_borde_782_reg_10622;
reg   [7:0] ref_patch_with_borde_783_reg_10628;
reg   [7:0] ref_patch_with_borde_784_reg_10634;
reg   [7:0] ref_patch_with_borde_785_reg_10640;
reg   [7:0] ref_patch_with_borde_786_reg_10646;
reg   [7:0] ref_patch_with_borde_787_reg_10652;
reg   [7:0] ref_patch_with_borde_788_reg_10658;
wire   [0:0] exitcond_i_fu_6782_p2;
wire   [6:0] i_fu_6788_p2;
reg   [6:0] i_reg_10668;
wire   [6:0] tmp_58_0_t_fu_6856_p2;
wire   [7:0] ref_patch_with_borde_879_fu_6878_p130;
reg   [7:0] ref_patch_with_borde_879_reg_10677;
wire   [8:0] tmp_58_fu_7432_p2;
reg   [8:0] tmp_58_reg_10682;
wire  signed [31:0] tmp_93_fu_7451_p1;
wire  signed [31:0] tmp_94_fu_7456_p1;
wire   [31:0] tmp_35_fu_7470_p1;
wire    ap_CS_fsm_state69;
wire   [31:0] tmp_41_fu_7485_p1;
wire   [31:0] tmp_43_fu_7490_p1;
wire    ap_CS_fsm_state74;
wire   [31:0] grp_fu_2545_p2;
reg   [31:0] H_inv_0_0_reg_10712;
wire   [31:0] grp_fu_2549_p2;
reg   [31:0] H_inv_0_1_reg_10718;
wire   [31:0] grp_fu_2553_p2;
reg   [31:0] H_inv_0_2_reg_10724;
wire   [31:0] grp_fu_2557_p2;
reg   [31:0] H_inv_0_4_reg_10730;
wire   [31:0] grp_fu_2561_p2;
reg   [31:0] H_inv_0_5_reg_10735;
wire   [31:0] grp_fu_2565_p2;
reg   [31:0] H_inv_0_8_reg_10741;
reg   [7:0] ref_patch_with_borde_789_reg_10746;
reg   [7:0] ref_patch_with_borde_790_reg_10752;
reg   [7:0] ref_patch_with_borde_791_reg_10809;
reg   [7:0] ref_patch_with_borde_792_reg_10864;
reg   [7:0] ref_patch_with_borde_793_reg_10871;
reg   [7:0] ref_patch_with_borde_794_reg_10878;
reg   [7:0] ref_patch_with_borde_795_reg_10885;
reg   [7:0] ref_patch_with_borde_796_reg_10892;
reg   [7:0] ref_patch_with_borde_797_reg_10899;
reg   [7:0] ref_patch_with_borde_798_reg_10906;
reg   [7:0] ref_patch_with_borde_799_reg_10913;
reg   [7:0] ref_patch_with_borde_800_reg_10920;
reg   [7:0] ref_patch_with_borde_801_reg_10927;
reg   [7:0] ref_patch_with_borde_802_reg_10934;
reg   [7:0] ref_patch_with_borde_803_reg_10941;
reg   [7:0] ref_patch_with_borde_804_reg_10948;
reg   [7:0] ref_patch_with_borde_805_reg_10955;
reg   [7:0] ref_patch_with_borde_806_reg_10962;
reg   [7:0] ref_patch_with_borde_807_reg_10969;
reg   [7:0] ref_patch_with_borde_808_reg_10976;
reg   [7:0] ref_patch_with_borde_809_reg_10983;
reg   [7:0] ref_patch_with_borde_810_reg_10990;
reg   [7:0] ref_patch_with_borde_811_reg_10997;
reg   [7:0] ref_patch_with_borde_812_reg_11004;
reg   [7:0] ref_patch_with_borde_813_reg_11011;
reg   [7:0] ref_patch_with_borde_814_reg_11018;
reg   [7:0] ref_patch_with_borde_815_reg_11025;
reg   [7:0] ref_patch_with_borde_816_reg_11032;
reg   [7:0] ref_patch_with_borde_817_reg_11039;
reg   [7:0] ref_patch_with_borde_818_reg_11046;
reg   [7:0] ref_patch_with_borde_819_reg_11053;
reg   [7:0] ref_patch_with_borde_820_reg_11060;
reg   [7:0] ref_patch_with_borde_821_reg_11067;
reg   [7:0] ref_patch_with_borde_822_reg_11074;
reg   [7:0] ref_patch_with_borde_823_reg_11081;
reg   [7:0] ref_patch_with_borde_824_reg_11088;
reg   [7:0] ref_patch_with_borde_825_reg_11095;
reg   [7:0] ref_patch_with_borde_826_reg_11102;
reg   [7:0] ref_patch_with_borde_827_reg_11109;
reg   [7:0] ref_patch_with_borde_828_reg_11116;
reg   [7:0] ref_patch_with_borde_829_reg_11123;
reg   [7:0] ref_patch_with_borde_830_reg_11130;
reg   [7:0] ref_patch_with_borde_831_reg_11137;
reg   [7:0] ref_patch_with_borde_832_reg_11144;
reg   [7:0] ref_patch_with_borde_833_reg_11151;
reg   [7:0] ref_patch_with_borde_834_reg_11158;
reg   [7:0] ref_patch_with_borde_835_reg_11165;
reg   [7:0] ref_patch_with_borde_836_reg_11172;
reg   [7:0] ref_patch_with_borde_837_reg_11179;
reg   [7:0] ref_patch_with_borde_838_reg_11186;
reg   [7:0] ref_patch_with_borde_839_reg_11193;
reg   [7:0] ref_patch_with_borde_840_reg_11200;
reg   [7:0] ref_patch_with_borde_841_reg_11207;
reg   [7:0] ref_patch_with_borde_842_reg_11214;
reg   [7:0] ref_patch_with_borde_843_reg_11221;
reg   [7:0] ref_patch_with_borde_844_reg_11228;
reg   [7:0] ref_patch_with_borde_845_reg_11235;
reg   [7:0] ref_patch_with_borde_846_reg_11242;
reg   [7:0] ref_patch_with_borde_847_reg_11249;
reg   [7:0] ref_patch_with_borde_848_reg_11256;
reg   [7:0] ref_patch_with_borde_849_reg_11263;
reg   [7:0] ref_patch_with_borde_850_reg_11270;
reg   [7:0] ref_patch_with_borde_851_reg_11277;
reg   [7:0] ref_patch_with_borde_852_reg_11284;
reg   [7:0] ref_patch_with_borde_853_reg_11291;
reg   [7:0] ref_patch_with_borde_854_reg_11298;
reg   [7:0] ref_patch_with_borde_855_reg_11305;
reg   [7:0] ref_patch_with_borde_856_reg_11312;
reg   [7:0] ref_patch_with_borde_857_reg_11319;
reg   [7:0] ref_patch_with_borde_858_reg_11326;
reg   [7:0] ref_patch_with_borde_859_reg_11332;
reg   [7:0] ref_patch_with_borde_860_reg_11337;
reg   [7:0] ref_patch_with_borde_861_reg_11342;
reg   [7:0] ref_patch_with_borde_862_reg_11347;
reg   [7:0] ref_patch_with_borde_863_reg_11352;
reg   [7:0] ref_patch_with_borde_864_reg_11357;
reg   [7:0] ref_patch_with_borde_865_reg_11362;
reg   [7:0] ref_patch_with_borde_866_reg_11367;
reg   [7:0] ref_patch_with_borde_867_reg_11372;
reg   [7:0] ref_patch_with_borde_868_reg_11377;
reg   [7:0] ref_patch_with_borde_869_reg_11382;
reg   [7:0] ref_patch_with_borde_870_reg_11388;
reg   [7:0] ref_patch_with_borde_871_reg_11394;
reg   [7:0] ref_patch_with_borde_872_reg_11400;
reg   [7:0] ref_patch_with_borde_873_reg_11406;
reg   [7:0] ref_patch_with_borde_874_reg_11412;
reg   [7:0] ref_patch_with_borde_875_reg_11418;
reg   [7:0] ref_patch_with_borde_876_reg_11424;
reg   [7:0] ref_patch_with_borde_877_reg_11430;
wire   [0:0] exitcond_i_1_fu_7495_p2;
wire   [6:0] i_1_fu_7501_p2;
reg   [6:0] i_1_reg_11440;
wire   [6:0] tmp_58_1_t_fu_7569_p2;
wire   [7:0] ref_patch_with_borde_1071_fu_7591_p130;
reg   [7:0] ref_patch_with_borde_1071_reg_11449;
wire   [8:0] tmp_75_1_fu_8145_p2;
reg   [8:0] tmp_75_1_reg_11454;
wire  signed [31:0] tmp_66_s_fu_8164_p1;
wire  signed [31:0] tmp_76_s_fu_8169_p1;
wire   [31:0] tmp_40_1_fu_8183_p1;
wire    ap_CS_fsm_state125;
wire   [31:0] tmp_49_1_fu_8198_p1;
wire   [31:0] tmp_53_1_fu_8203_p1;
wire    ap_CS_fsm_state130;
reg   [31:0] H_inv_1_0_reg_11484;
reg   [31:0] H_inv_1_1_reg_11490;
reg   [31:0] H_inv_1_2_reg_11496;
reg   [31:0] H_inv_1_4_reg_11502;
reg   [31:0] H_inv_1_5_reg_11507;
reg   [31:0] H_inv_1_8_reg_11513;
reg   [63:0] pos_addr_1_reg_11518;
wire    ap_CS_fsm_state135;
reg   [7:0] ref_patch_with_borde_981_reg_11524;
reg   [7:0] ref_patch_with_borde_982_reg_11530;
reg   [7:0] ref_patch_with_borde_983_reg_11587;
reg   [7:0] ref_patch_with_borde_984_reg_11642;
reg   [7:0] ref_patch_with_borde_985_reg_11649;
reg   [7:0] ref_patch_with_borde_986_reg_11656;
reg   [7:0] ref_patch_with_borde_987_reg_11663;
reg   [7:0] ref_patch_with_borde_988_reg_11670;
reg   [7:0] ref_patch_with_borde_989_reg_11677;
reg   [7:0] ref_patch_with_borde_990_reg_11684;
reg   [7:0] ref_patch_with_borde_991_reg_11691;
reg   [7:0] ref_patch_with_borde_992_reg_11698;
reg   [7:0] ref_patch_with_borde_993_reg_11705;
reg   [7:0] ref_patch_with_borde_994_reg_11712;
reg   [7:0] ref_patch_with_borde_995_reg_11719;
reg   [7:0] ref_patch_with_borde_996_reg_11726;
reg   [7:0] ref_patch_with_borde_997_reg_11733;
reg   [7:0] ref_patch_with_borde_998_reg_11740;
reg   [7:0] ref_patch_with_borde_999_reg_11747;
reg   [7:0] ref_patch_with_borde_1000_reg_11754;
reg   [7:0] ref_patch_with_borde_1001_reg_11761;
reg   [7:0] ref_patch_with_borde_1002_reg_11768;
reg   [7:0] ref_patch_with_borde_1003_reg_11775;
reg   [7:0] ref_patch_with_borde_1004_reg_11782;
reg   [7:0] ref_patch_with_borde_1005_reg_11789;
reg   [7:0] ref_patch_with_borde_1006_reg_11796;
reg   [7:0] ref_patch_with_borde_1007_reg_11803;
reg   [7:0] ref_patch_with_borde_1008_reg_11810;
reg   [7:0] ref_patch_with_borde_1009_reg_11817;
reg   [7:0] ref_patch_with_borde_1010_reg_11824;
reg   [7:0] ref_patch_with_borde_1011_reg_11831;
reg   [7:0] ref_patch_with_borde_1012_reg_11838;
reg   [7:0] ref_patch_with_borde_1013_reg_11845;
reg   [7:0] ref_patch_with_borde_1014_reg_11852;
reg   [7:0] ref_patch_with_borde_1015_reg_11859;
reg   [7:0] ref_patch_with_borde_1016_reg_11866;
reg   [7:0] ref_patch_with_borde_1017_reg_11873;
reg   [7:0] ref_patch_with_borde_1018_reg_11880;
reg   [7:0] ref_patch_with_borde_1019_reg_11887;
reg   [7:0] ref_patch_with_borde_1020_reg_11894;
reg   [7:0] ref_patch_with_borde_1021_reg_11901;
reg   [7:0] ref_patch_with_borde_1022_reg_11908;
reg   [7:0] ref_patch_with_borde_1023_reg_11915;
reg   [7:0] ref_patch_with_borde_1024_reg_11922;
reg   [7:0] ref_patch_with_borde_1025_reg_11929;
reg   [7:0] ref_patch_with_borde_1026_reg_11936;
reg   [7:0] ref_patch_with_borde_1027_reg_11943;
reg   [7:0] ref_patch_with_borde_1028_reg_11950;
reg   [7:0] ref_patch_with_borde_1029_reg_11957;
reg   [7:0] ref_patch_with_borde_1030_reg_11964;
reg   [7:0] ref_patch_with_borde_1031_reg_11971;
reg   [7:0] ref_patch_with_borde_1032_reg_11978;
reg   [7:0] ref_patch_with_borde_1033_reg_11985;
reg   [7:0] ref_patch_with_borde_1034_reg_11992;
reg   [7:0] ref_patch_with_borde_1035_reg_11999;
reg   [7:0] ref_patch_with_borde_1036_reg_12006;
reg   [7:0] ref_patch_with_borde_1037_reg_12013;
reg   [7:0] ref_patch_with_borde_1038_reg_12020;
reg   [7:0] ref_patch_with_borde_1039_reg_12027;
reg   [7:0] ref_patch_with_borde_1040_reg_12034;
reg   [7:0] ref_patch_with_borde_1041_reg_12041;
reg   [7:0] ref_patch_with_borde_1042_reg_12048;
reg   [7:0] ref_patch_with_borde_1043_reg_12055;
reg   [7:0] ref_patch_with_borde_1044_reg_12062;
reg   [7:0] ref_patch_with_borde_1045_reg_12069;
reg   [7:0] ref_patch_with_borde_1046_reg_12076;
reg   [7:0] ref_patch_with_borde_1047_reg_12083;
reg   [7:0] ref_patch_with_borde_1048_reg_12090;
reg   [7:0] ref_patch_with_borde_1049_reg_12097;
reg   [7:0] ref_patch_with_borde_1050_reg_12104;
reg   [7:0] ref_patch_with_borde_1051_reg_12110;
reg   [7:0] ref_patch_with_borde_1052_reg_12115;
reg   [7:0] ref_patch_with_borde_1053_reg_12120;
reg   [7:0] ref_patch_with_borde_1054_reg_12125;
reg   [7:0] ref_patch_with_borde_1055_reg_12130;
reg   [7:0] ref_patch_with_borde_1056_reg_12135;
reg   [7:0] ref_patch_with_borde_1057_reg_12140;
reg   [7:0] ref_patch_with_borde_1058_reg_12145;
reg   [7:0] ref_patch_with_borde_1059_reg_12150;
reg   [7:0] ref_patch_with_borde_1060_reg_12155;
reg   [7:0] ref_patch_with_borde_1061_reg_12160;
reg   [7:0] ref_patch_with_borde_1062_reg_12166;
reg   [7:0] ref_patch_with_borde_1063_reg_12172;
reg   [7:0] ref_patch_with_borde_1064_reg_12178;
reg   [7:0] ref_patch_with_borde_1065_reg_12184;
reg   [7:0] ref_patch_with_borde_1066_reg_12190;
reg   [7:0] ref_patch_with_borde_1067_reg_12196;
reg   [7:0] ref_patch_with_borde_1068_reg_12202;
reg   [7:0] ref_patch_with_borde_1069_reg_12208;
wire   [0:0] exitcond_i_2_fu_8223_p2;
wire   [6:0] i_2_fu_8229_p2;
reg   [6:0] i_2_reg_12218;
wire   [6:0] tmp_58_2_t_fu_8297_p2;
wire   [7:0] ref_patch_with_borde_1263_fu_8319_p130;
reg   [7:0] ref_patch_with_borde_1263_reg_12227;
wire   [8:0] tmp_75_2_fu_8873_p2;
reg   [8:0] tmp_75_2_reg_12232;
wire  signed [31:0] tmp_66_4_fu_8892_p1;
wire  signed [31:0] tmp_76_4_fu_8897_p1;
wire   [31:0] tmp_40_2_fu_8911_p1;
wire    ap_CS_fsm_state181;
wire   [31:0] tmp_49_2_fu_8926_p1;
wire   [31:0] tmp_53_2_fu_8931_p1;
wire    ap_CS_fsm_state186;
reg   [31:0] H_inv_2_0_reg_12262;
reg   [31:0] H_inv_2_1_reg_12268;
reg   [31:0] H_inv_2_2_reg_12274;
reg   [31:0] H_inv_2_4_reg_12280;
reg   [31:0] H_inv_2_5_reg_12285;
reg   [31:0] H_inv_2_8_reg_12291;
reg   [63:0] pos_addr_2_reg_12296;
wire    ap_CS_fsm_state191;
reg   [7:0] ref_patch_with_borde_1173_reg_12302;
reg   [7:0] ref_patch_with_borde_1174_reg_12308;
reg   [7:0] ref_patch_with_borde_1175_reg_12365;
reg   [7:0] ref_patch_with_borde_1176_reg_12420;
reg   [7:0] ref_patch_with_borde_1177_reg_12427;
reg   [7:0] ref_patch_with_borde_1178_reg_12434;
reg   [7:0] ref_patch_with_borde_1179_reg_12441;
reg   [7:0] ref_patch_with_borde_1180_reg_12448;
reg   [7:0] ref_patch_with_borde_1181_reg_12455;
reg   [7:0] ref_patch_with_borde_1182_reg_12462;
reg   [7:0] ref_patch_with_borde_1183_reg_12469;
reg   [7:0] ref_patch_with_borde_1184_reg_12476;
reg   [7:0] ref_patch_with_borde_1185_reg_12483;
reg   [7:0] ref_patch_with_borde_1186_reg_12490;
reg   [7:0] ref_patch_with_borde_1187_reg_12497;
reg   [7:0] ref_patch_with_borde_1188_reg_12504;
reg   [7:0] ref_patch_with_borde_1189_reg_12511;
reg   [7:0] ref_patch_with_borde_1190_reg_12518;
reg   [7:0] ref_patch_with_borde_1191_reg_12525;
reg   [7:0] ref_patch_with_borde_1192_reg_12532;
reg   [7:0] ref_patch_with_borde_1193_reg_12539;
reg   [7:0] ref_patch_with_borde_1194_reg_12546;
reg   [7:0] ref_patch_with_borde_1195_reg_12553;
reg   [7:0] ref_patch_with_borde_1196_reg_12560;
reg   [7:0] ref_patch_with_borde_1197_reg_12567;
reg   [7:0] ref_patch_with_borde_1198_reg_12574;
reg   [7:0] ref_patch_with_borde_1199_reg_12581;
reg   [7:0] ref_patch_with_borde_1200_reg_12588;
reg   [7:0] ref_patch_with_borde_1201_reg_12595;
reg   [7:0] ref_patch_with_borde_1202_reg_12602;
reg   [7:0] ref_patch_with_borde_1203_reg_12609;
reg   [7:0] ref_patch_with_borde_1204_reg_12616;
reg   [7:0] ref_patch_with_borde_1205_reg_12623;
reg   [7:0] ref_patch_with_borde_1206_reg_12630;
reg   [7:0] ref_patch_with_borde_1207_reg_12637;
reg   [7:0] ref_patch_with_borde_1208_reg_12644;
reg   [7:0] ref_patch_with_borde_1209_reg_12651;
reg   [7:0] ref_patch_with_borde_1210_reg_12658;
reg   [7:0] ref_patch_with_borde_1211_reg_12665;
reg   [7:0] ref_patch_with_borde_1212_reg_12672;
reg   [7:0] ref_patch_with_borde_1213_reg_12679;
reg   [7:0] ref_patch_with_borde_1214_reg_12686;
reg   [7:0] ref_patch_with_borde_1215_reg_12693;
reg   [7:0] ref_patch_with_borde_1216_reg_12700;
reg   [7:0] ref_patch_with_borde_1217_reg_12707;
reg   [7:0] ref_patch_with_borde_1218_reg_12714;
reg   [7:0] ref_patch_with_borde_1219_reg_12721;
reg   [7:0] ref_patch_with_borde_1220_reg_12728;
reg   [7:0] ref_patch_with_borde_1221_reg_12735;
reg   [7:0] ref_patch_with_borde_1222_reg_12742;
reg   [7:0] ref_patch_with_borde_1223_reg_12749;
reg   [7:0] ref_patch_with_borde_1224_reg_12756;
reg   [7:0] ref_patch_with_borde_1225_reg_12763;
reg   [7:0] ref_patch_with_borde_1226_reg_12770;
reg   [7:0] ref_patch_with_borde_1227_reg_12777;
reg   [7:0] ref_patch_with_borde_1228_reg_12784;
reg   [7:0] ref_patch_with_borde_1229_reg_12791;
reg   [7:0] ref_patch_with_borde_1230_reg_12798;
reg   [7:0] ref_patch_with_borde_1231_reg_12805;
reg   [7:0] ref_patch_with_borde_1232_reg_12812;
reg   [7:0] ref_patch_with_borde_1233_reg_12819;
reg   [7:0] ref_patch_with_borde_1234_reg_12826;
reg   [7:0] ref_patch_with_borde_1235_reg_12833;
reg   [7:0] ref_patch_with_borde_1236_reg_12840;
reg   [7:0] ref_patch_with_borde_1237_reg_12847;
reg   [7:0] ref_patch_with_borde_1238_reg_12854;
reg   [7:0] ref_patch_with_borde_1239_reg_12861;
reg   [7:0] ref_patch_with_borde_1240_reg_12868;
reg   [7:0] ref_patch_with_borde_1241_reg_12875;
reg   [7:0] ref_patch_with_borde_1242_reg_12882;
reg   [7:0] ref_patch_with_borde_1243_reg_12888;
reg   [7:0] ref_patch_with_borde_1244_reg_12893;
reg   [7:0] ref_patch_with_borde_1245_reg_12898;
reg   [7:0] ref_patch_with_borde_1246_reg_12903;
reg   [7:0] ref_patch_with_borde_1247_reg_12908;
reg   [7:0] ref_patch_with_borde_1248_reg_12913;
reg   [7:0] ref_patch_with_borde_1249_reg_12918;
reg   [7:0] ref_patch_with_borde_1250_reg_12923;
reg   [7:0] ref_patch_with_borde_1251_reg_12928;
reg   [7:0] ref_patch_with_borde_1252_reg_12933;
reg   [7:0] ref_patch_with_borde_1253_reg_12938;
reg   [7:0] ref_patch_with_borde_1254_reg_12944;
reg   [7:0] ref_patch_with_borde_1255_reg_12950;
reg   [7:0] ref_patch_with_borde_1256_reg_12956;
reg   [7:0] ref_patch_with_borde_1257_reg_12962;
reg   [7:0] ref_patch_with_borde_1258_reg_12968;
reg   [7:0] ref_patch_with_borde_1259_reg_12974;
reg   [7:0] ref_patch_with_borde_1260_reg_12980;
reg   [7:0] ref_patch_with_borde_1261_reg_12986;
wire   [0:0] exitcond_i_3_fu_8951_p2;
wire   [6:0] i_3_fu_8957_p2;
reg   [6:0] i_3_reg_12996;
wire   [6:0] tmp_58_3_t_fu_9025_p2;
wire   [7:0] ref_patch_with_borde_1366_fu_9047_p130;
reg   [7:0] ref_patch_with_borde_1366_reg_13005;
wire   [8:0] tmp_75_3_fu_9601_p2;
reg   [8:0] tmp_75_3_reg_13010;
wire  signed [31:0] tmp_66_5_fu_9620_p1;
wire  signed [31:0] tmp_76_5_fu_9625_p1;
reg   [63:0] pos_addr_3_reg_13025;
wire    ap_CS_fsm_state211;
wire   [31:0] tmp_40_3_fu_9654_p1;
wire    ap_CS_fsm_state237;
wire   [31:0] tmp_49_3_fu_9669_p1;
wire   [31:0] tmp_53_3_fu_9674_p1;
wire    ap_CS_fsm_state242;
reg   [31:0] H_inv_3_0_reg_13046;
reg   [31:0] H_inv_3_1_reg_13052;
reg   [31:0] H_inv_3_2_reg_13058;
reg   [31:0] H_inv_3_4_reg_13064;
reg   [31:0] H_inv_3_5_reg_13069;
reg   [31:0] H_inv_3_8_reg_13075;
wire   [0:0] exitcond4_fu_9679_p2;
wire    ap_block_state255_pp7_stage0_iter0;
wire    ap_block_state256_pp7_stage0_iter1;
reg    ap_sig_ioackin_debug_WREADY;
reg    ap_block_state256_io;
reg    ap_block_pp7_stage0_11001;
wire   [5:0] indvar_next3_fu_9685_p2;
reg    ap_enable_reg_pp7_iter0;
wire   [31:0] tmp_81_fu_9691_p38;
reg   [31:0] tmp_81_reg_13089;
wire   [0:0] exitcond5_fu_9733_p2;
wire    ap_block_state262_pp8_stage0_iter0;
wire    ap_block_state263_pp8_stage0_iter1;
reg    ap_sig_ioackin_pos_r_WREADY;
reg    ap_block_state263_io;
reg    ap_block_pp8_stage0_11001;
wire   [3:0] indvar_next4_fu_9739_p2;
reg    ap_enable_reg_pp8_iter0;
wire   [31:0] UnifiedRetVal_i_fu_9871_p3;
reg   [31:0] UnifiedRetVal_i_reg_13103;
wire    ap_CS_fsm_state8;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state18;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state19;
wire    ap_CS_fsm_state27;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state28;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state31;
wire    ap_block_pp3_stage3_subdone;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state87;
wire    ap_block_pp4_stage3_subdone;
wire    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state143;
wire    ap_block_pp5_stage3_subdone;
wire    ap_block_pp6_stage0_subdone;
reg    ap_condition_pp6_exit_iter0_state199;
wire    ap_block_pp6_stage3_subdone;
reg    ap_block_pp7_stage0_subdone;
reg    ap_condition_pp7_exit_iter0_state255;
reg    ap_block_pp8_stage0_subdone;
reg    ap_condition_pp8_exit_iter0_state262;
reg   [18:0] ap_phi_mux_indvar_phi_fu_1456_p4;
reg   [31:0] ap_phi_mux_tmp_s_phi_fu_1512_p4;
wire    ap_block_pp3_stage1;
reg   [31:0] ap_phi_mux_tmp_8_phi_fu_1536_p4;
wire    ap_block_pp3_stage0;
reg   [31:0] ap_phi_mux_tmp_9_phi_fu_1548_p4;
wire    ap_block_pp3_stage3;
reg   [31:0] ap_phi_mux_tmp_5_phi_fu_1560_p4;
wire    ap_block_pp3_stage2;
reg   [6:0] ap_phi_mux_i_0_i_phi_fu_1572_p4;
reg   [7:0] ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579;
reg   [31:0] ap_phi_mux_tmp_1_16_phi_fu_1744_p4;
wire    ap_block_pp4_stage1;
reg   [31:0] ap_phi_mux_tmp_2_1_phi_fu_1768_p4;
wire    ap_block_pp4_stage0;
reg   [31:0] ap_phi_mux_tmp_10_1_phi_fu_1780_p4;
wire    ap_block_pp4_stage3;
reg   [31:0] ap_phi_mux_tmp_11_1_phi_fu_1792_p4;
wire    ap_block_pp4_stage2;
reg   [6:0] ap_phi_mux_i_0_i_1_phi_fu_1804_p4;
reg   [7:0] ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811;
reg   [31:0] ap_phi_mux_tmp_2_20_phi_fu_1976_p4;
wire    ap_block_pp5_stage1;
reg   [31:0] ap_phi_mux_tmp_2_2_phi_fu_2000_p4;
wire    ap_block_pp5_stage0;
reg   [31:0] ap_phi_mux_tmp_10_2_phi_fu_2012_p4;
wire    ap_block_pp5_stage3;
reg   [31:0] ap_phi_mux_tmp_11_2_phi_fu_2024_p4;
wire    ap_block_pp5_stage2;
reg   [6:0] ap_phi_mux_i_0_i_2_phi_fu_2036_p4;
reg   [7:0] ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043;
reg   [31:0] ap_phi_mux_tmp_3_24_phi_fu_2208_p4;
wire    ap_block_pp6_stage1;
reg   [31:0] ap_phi_mux_tmp_2_3_phi_fu_2232_p4;
wire    ap_block_pp6_stage0;
reg   [31:0] ap_phi_mux_tmp_10_3_phi_fu_2244_p4;
wire    ap_block_pp6_stage3;
reg   [31:0] ap_phi_mux_tmp_11_3_phi_fu_2256_p4;
wire    ap_block_pp6_stage2;
reg   [6:0] ap_phi_mux_i_0_i_3_phi_fu_2268_p4;
reg   [7:0] ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275;
wire   [63:0] indvar4_fu_4251_p1;
wire   [63:0] tmp_2_fu_4193_p1;
wire   [63:0] tmp_84_fu_4213_p1;
wire   [63:0] cur_px_estimate_ptr6_fu_8213_p1;
wire   [63:0] cur_px_estimate_ptr6_4_fu_8941_p1;
wire   [63:0] cur_px_estimate_ptr6_5_fu_9634_p1;
reg    ap_reg_ioackin_pyr_ARREADY;
reg    ap_sig_ioackin_pyr_ARREADY;
reg    ap_reg_ioackin_patches_ARREADY;
reg    ap_sig_ioackin_patches_ARREADY;
reg    ap_reg_ioackin_pos_r_ARREADY;
reg    ap_sig_ioackin_pos_r_ARREADY;
reg    ap_reg_ioackin_pos_r_AWREADY;
reg    ap_reg_ioackin_pos_r_WREADY;
reg    ap_reg_ioackin_debug_AWREADY;
reg    ap_reg_ioackin_debug_WREADY;
wire    ap_block_pp7_stage0_01001;
wire    ap_block_pp8_stage0_01001;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state128;
wire    ap_CS_fsm_state184;
wire    ap_CS_fsm_state240;
reg   [31:0] grp_fu_2458_p0;
reg   [31:0] grp_fu_2458_p1;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state105;
wire    ap_CS_fsm_state109;
wire    ap_CS_fsm_state111;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state115;
wire    ap_CS_fsm_state117;
wire    ap_CS_fsm_state121;
wire    ap_CS_fsm_state133;
wire    ap_CS_fsm_state161;
wire    ap_CS_fsm_state165;
wire    ap_CS_fsm_state167;
wire    ap_CS_fsm_state169;
wire    ap_CS_fsm_state171;
wire    ap_CS_fsm_state173;
wire    ap_CS_fsm_state177;
wire    ap_CS_fsm_state189;
wire    ap_CS_fsm_state217;
wire    ap_CS_fsm_state221;
wire    ap_CS_fsm_state223;
wire    ap_CS_fsm_state225;
wire    ap_CS_fsm_state227;
wire    ap_CS_fsm_state229;
wire    ap_CS_fsm_state233;
wire    ap_CS_fsm_state245;
reg   [31:0] grp_fu_2466_p0;
reg   [31:0] grp_fu_2466_p1;
reg   [31:0] grp_fu_2494_p0;
reg   [31:0] grp_fu_2494_p1;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state99;
wire    ap_CS_fsm_state101;
wire    ap_CS_fsm_state103;
wire    ap_CS_fsm_state107;
wire    ap_CS_fsm_state155;
wire    ap_CS_fsm_state157;
wire    ap_CS_fsm_state159;
wire    ap_CS_fsm_state163;
wire    ap_CS_fsm_state213;
wire    ap_CS_fsm_state215;
wire    ap_CS_fsm_state219;
reg   [31:0] grp_fu_2500_p0;
reg   [31:0] grp_fu_2500_p1;
reg   [31:0] grp_fu_2506_p0;
reg   [31:0] grp_fu_2506_p1;
reg   [31:0] grp_fu_2515_p0;
reg   [31:0] grp_fu_2515_p1;
reg   [31:0] grp_fu_2549_p0;
reg   [31:0] grp_fu_2561_p0;
reg  signed [31:0] grp_fu_2569_p0;
wire   [61:0] inv_out7_fu_4183_p4;
wire   [61:0] cur_px_estimate_ptr5_fu_4203_p4;
wire   [8:0] next_urem_fu_4288_p2;
wire   [0:0] tmp_89_fu_4294_p2;
wire   [2:0] tmp_86_fu_6798_p4;
wire   [3:0] tmp_46_fu_6808_p3;
wire   [5:0] tmp_47_fu_6820_p3;
wire   [6:0] tmp_50_cast_fu_6828_p1;
wire   [6:0] tmp_47_cast_fu_6816_p1;
wire   [2:0] tmp_87_fu_6794_p1;
wire   [4:0] tmp_54_cast_fu_6842_p1;
wire   [4:0] tmp2_fu_6846_p2;
wire   [6:0] tmp_48_fu_6832_p2;
wire   [6:0] tmp2_cast_fu_6852_p1;
wire   [4:0] tmp3_fu_6862_p2;
wire   [6:0] tmp3_cast_fu_6868_p1;
wire   [6:0] ref_patch_with_borde_879_fu_6878_p129;
wire   [4:0] tmp4_fu_7012_p2;
wire   [6:0] tmp4_cast_fu_7018_p1;
wire   [6:0] ref_patch_with_borde_880_fu_7028_p129;
wire   [7:0] ref_patch_with_borde_880_fu_7028_p130;
wire   [6:0] tmp_56_fu_7166_p2;
wire   [6:0] tmp_54_cast1_fu_6838_p1;
wire   [6:0] tmp_57_fu_7222_p101;
wire   [7:0] tmp_57_fu_7222_p102;
wire   [8:0] tmp_93_cast_fu_7162_p1;
wire   [8:0] tmp_96_cast_fu_7428_p1;
wire   [8:0] tmp_65_cast_fu_7438_p1;
wire   [8:0] tmp_78_cast_fu_7442_p1;
wire   [8:0] tmp_54_fu_7445_p2;
wire   [31:0] tmp_40_to_int_fu_7460_p1;
wire   [31:0] tmp_40_neg_fu_7464_p2;
wire   [31:0] tmp_49_to_int_fu_7475_p1;
wire   [31:0] tmp_49_neg_fu_7479_p2;
wire   [2:0] tmp_88_fu_7511_p4;
wire   [3:0] tmp_51_fu_7521_p3;
wire   [5:0] tmp_52_fu_7533_p3;
wire   [6:0] tmp_61_cast_fu_7541_p1;
wire   [6:0] tmp_60_cast_fu_7529_p1;
wire   [2:0] tmp_91_fu_7507_p1;
wire   [4:0] tmp_64_cast_fu_7555_p1;
wire   [4:0] tmp6_fu_7559_p2;
wire   [6:0] tmp_53_fu_7545_p2;
wire   [6:0] tmp6_cast_fu_7565_p1;
wire   [4:0] tmp7_fu_7575_p2;
wire   [6:0] tmp7_cast_fu_7581_p1;
wire   [6:0] ref_patch_with_borde_1071_fu_7591_p129;
wire   [4:0] tmp8_fu_7725_p2;
wire   [6:0] tmp8_cast_fu_7731_p1;
wire   [6:0] ref_patch_with_borde_1072_fu_7741_p129;
wire   [7:0] ref_patch_with_borde_1072_fu_7741_p130;
wire   [6:0] tmp_73_fu_7879_p2;
wire   [6:0] tmp_64_cast1_fu_7551_p1;
wire   [6:0] tmp_74_fu_7935_p101;
wire   [7:0] tmp_74_fu_7935_p102;
wire   [8:0] tmp_70_1_cast_fu_7875_p1;
wire   [8:0] tmp_74_1_cast_fu_8141_p1;
wire   [8:0] tmp_60_1_cast_fu_8151_p1;
wire   [8:0] tmp_64_1_cast_fu_8155_p1;
wire   [8:0] tmp_65_1_fu_8158_p2;
wire   [31:0] tmp_40_to_int_1_fu_8173_p1;
wire   [31:0] tmp_40_neg_1_fu_8177_p2;
wire   [31:0] tmp_49_to_int_1_fu_8188_p1;
wire   [31:0] tmp_49_neg_1_fu_8192_p2;
wire   [62:0] cur_px_estimate_ptr6_1_fu_8208_p2;
wire   [2:0] tmp_90_fu_8239_p4;
wire   [3:0] tmp_70_fu_8249_p3;
wire   [5:0] tmp_71_fu_8261_p3;
wire   [6:0] tmp_73_cast_fu_8269_p1;
wire   [6:0] tmp_72_cast_fu_8257_p1;
wire   [2:0] tmp_95_fu_8235_p1;
wire   [4:0] tmp_76_cast_fu_8283_p1;
wire   [4:0] tmp10_fu_8287_p2;
wire   [6:0] tmp_72_fu_8273_p2;
wire   [6:0] tmp10_cast_fu_8293_p1;
wire   [4:0] tmp11_fu_8303_p2;
wire   [6:0] tmp11_cast_fu_8309_p1;
wire   [6:0] ref_patch_with_borde_1263_fu_8319_p129;
wire   [4:0] tmp12_fu_8453_p2;
wire   [6:0] tmp12_cast_fu_8459_p1;
wire   [6:0] ref_patch_with_borde_1264_fu_8469_p129;
wire   [7:0] ref_patch_with_borde_1264_fu_8469_p130;
wire   [6:0] tmp_79_fu_8607_p2;
wire   [6:0] tmp_76_cast1_fu_8279_p1;
wire   [6:0] tmp_80_fu_8663_p101;
wire   [7:0] tmp_80_fu_8663_p102;
wire   [8:0] tmp_70_2_cast_fu_8603_p1;
wire   [8:0] tmp_74_2_cast_fu_8869_p1;
wire   [8:0] tmp_60_2_cast_fu_8879_p1;
wire   [8:0] tmp_64_2_cast_fu_8883_p1;
wire   [8:0] tmp_65_2_fu_8886_p2;
wire   [31:0] tmp_40_to_int_2_fu_8901_p1;
wire   [31:0] tmp_40_neg_2_fu_8905_p2;
wire   [31:0] tmp_49_to_int_2_fu_8916_p1;
wire   [31:0] tmp_49_neg_2_fu_8920_p2;
wire   [62:0] cur_px_estimate_ptr6_2_fu_8936_p2;
wire   [2:0] tmp_92_fu_8967_p4;
wire   [3:0] tmp_76_fu_8977_p3;
wire   [5:0] tmp_77_fu_8989_p3;
wire   [6:0] tmp_87_cast_fu_8997_p1;
wire   [6:0] tmp_86_cast_fu_8985_p1;
wire   [2:0] tmp_96_fu_8963_p1;
wire   [4:0] tmp_90_cast_fu_9011_p1;
wire   [4:0] tmp14_fu_9015_p2;
wire   [6:0] tmp_78_fu_9001_p2;
wire   [6:0] tmp14_cast_fu_9021_p1;
wire   [4:0] tmp15_fu_9031_p2;
wire   [6:0] tmp15_cast_fu_9037_p1;
wire   [6:0] ref_patch_with_borde_1366_fu_9047_p129;
wire   [4:0] tmp16_fu_9181_p2;
wire   [6:0] tmp16_cast_fu_9187_p1;
wire   [6:0] ref_patch_with_borde_1367_fu_9197_p129;
wire   [7:0] ref_patch_with_borde_1367_fu_9197_p130;
wire   [6:0] tmp_82_fu_9335_p2;
wire   [6:0] tmp_90_cast1_fu_9007_p1;
wire   [6:0] tmp_83_fu_9391_p101;
wire   [7:0] tmp_83_fu_9391_p102;
wire   [8:0] tmp_70_3_cast_fu_9331_p1;
wire   [8:0] tmp_74_3_cast_fu_9597_p1;
wire   [8:0] tmp_60_3_cast_fu_9607_p1;
wire   [8:0] tmp_64_3_cast_fu_9611_p1;
wire   [8:0] tmp_65_3_fu_9614_p2;
wire   [62:0] cur_px_estimate_ptr6_3_fu_9629_p2;
wire   [31:0] tmp_40_to_int_3_fu_9644_p1;
wire   [31:0] tmp_40_neg_3_fu_9648_p2;
wire   [31:0] tmp_49_to_int_3_fu_9659_p1;
wire   [31:0] tmp_49_neg_3_fu_9663_p2;
wire   [2:0] tmp_97_fu_9745_p1;
wire   [0:0] sel_tmp_i_fu_9781_p2;
wire   [0:0] sel_tmp2_i_fu_9795_p2;
wire   [31:0] sel_tmp1_i_fu_9787_p3;
wire   [0:0] sel_tmp4_i_fu_9809_p2;
wire   [31:0] sel_tmp3_i_fu_9801_p3;
wire   [0:0] sel_tmp6_i_fu_9823_p2;
wire   [31:0] sel_tmp5_i_fu_9815_p3;
wire   [0:0] sel_tmp8_i_fu_9837_p2;
wire   [31:0] sel_tmp7_i_fu_9829_p3;
wire   [0:0] sel_tmp10_i_fu_9851_p2;
wire   [31:0] sel_tmp9_i_fu_9843_p3;
wire   [0:0] sel_tmp12_i_fu_9865_p2;
wire   [31:0] sel_tmp11_i_fu_9857_p3;
reg   [1:0] grp_fu_2458_opcode;
wire    ap_block_pp3_stage0_00001;
wire    ap_block_pp3_stage1_00001;
wire    ap_block_pp3_stage2_00001;
wire    ap_block_pp3_stage3_00001;
wire    ap_block_pp4_stage0_00001;
wire    ap_block_pp4_stage1_00001;
wire    ap_block_pp4_stage2_00001;
wire    ap_block_pp4_stage3_00001;
wire    ap_block_pp5_stage0_00001;
wire    ap_block_pp5_stage1_00001;
wire    ap_block_pp5_stage2_00001;
wire    ap_block_pp5_stage3_00001;
wire    ap_block_pp6_stage0_00001;
wire    ap_block_pp6_stage1_00001;
wire    ap_block_pp6_stage2_00001;
wire    ap_block_pp6_stage3_00001;
reg    grp_fu_2458_ce;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state119;
wire    ap_CS_fsm_state122;
wire    ap_CS_fsm_state123;
wire    ap_CS_fsm_state134;
wire    ap_CS_fsm_state175;
wire    ap_CS_fsm_state178;
wire    ap_CS_fsm_state179;
wire    ap_CS_fsm_state190;
wire    ap_CS_fsm_state231;
wire    ap_CS_fsm_state234;
wire    ap_CS_fsm_state235;
wire    ap_CS_fsm_state246;
wire    ap_CS_fsm_state247;
reg   [1:0] grp_fu_2466_opcode;
reg    grp_fu_2494_ce;
reg    grp_fu_2500_ce;
reg    grp_fu_2506_ce;
reg   [229:0] ap_NS_fsm;
wire    ap_block_pp3_stage1_subdone;
wire    ap_block_pp3_stage2_subdone;
wire    ap_block_pp4_stage1_subdone;
wire    ap_block_pp4_stage2_subdone;
wire    ap_block_pp5_stage1_subdone;
wire    ap_block_pp5_stage2_subdone;
wire    ap_block_pp6_stage1_subdone;
wire    ap_block_pp6_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;
reg    ap_idle_pp6;
wire    ap_enable_pp6;
reg    ap_idle_pp7;
wire    ap_enable_pp7;
reg    ap_idle_pp8;
wire    ap_enable_pp8;
reg    ap_condition_11384;
reg    ap_condition_11308;
reg    ap_condition_11465;
reg    ap_condition_11389;
reg    ap_condition_11546;
reg    ap_condition_11470;
reg    ap_condition_11627;
reg    ap_condition_11551;
reg    ap_condition_11632;

// power-on initialization
initial begin
#0 ap_CS_fsm = 230'd1;
#0 ref_patch_with_borde_487 = 8'd0;
#0 ref_patch_with_borde_485 = 8'd0;
#0 ref_patch_with_borde_497 = 8'd0;
#0 ref_patch_with_borde_413 = 8'd0;
#0 ref_patch_with_borde_414 = 8'd0;
#0 ref_patch_with_borde_415 = 8'd0;
#0 ref_patch_with_borde_416 = 8'd0;
#0 ref_patch_with_borde_417 = 8'd0;
#0 ref_patch_with_borde_418 = 8'd0;
#0 ref_patch_with_borde_419 = 8'd0;
#0 ref_patch_with_borde_420 = 8'd0;
#0 ref_patch_with_borde_421 = 8'd0;
#0 ref_patch_with_borde_423 = 8'd0;
#0 ref_patch_with_borde_424 = 8'd0;
#0 ref_patch_with_borde_425 = 8'd0;
#0 ref_patch_with_borde_426 = 8'd0;
#0 ref_patch_with_borde_427 = 8'd0;
#0 ref_patch_with_borde_428 = 8'd0;
#0 ref_patch_with_borde_429 = 8'd0;
#0 ref_patch_with_borde_430 = 8'd0;
#0 ref_patch_with_borde_431 = 8'd0;
#0 ref_patch_with_borde_432 = 8'd0;
#0 ref_patch_with_borde_434 = 8'd0;
#0 ref_patch_with_borde_435 = 8'd0;
#0 ref_patch_with_borde_436 = 8'd0;
#0 ref_patch_with_borde_437 = 8'd0;
#0 ref_patch_with_borde_438 = 8'd0;
#0 ref_patch_with_borde_439 = 8'd0;
#0 ref_patch_with_borde_440 = 8'd0;
#0 ref_patch_with_borde_441 = 8'd0;
#0 ref_patch_with_borde_442 = 8'd0;
#0 ref_patch_with_borde_443 = 8'd0;
#0 ref_patch_with_borde_445 = 8'd0;
#0 ref_patch_with_borde_446 = 8'd0;
#0 ref_patch_with_borde_447 = 8'd0;
#0 ref_patch_with_borde_448 = 8'd0;
#0 ref_patch_with_borde_449 = 8'd0;
#0 ref_patch_with_borde_450 = 8'd0;
#0 ref_patch_with_borde_451 = 8'd0;
#0 ref_patch_with_borde_452 = 8'd0;
#0 ref_patch_with_borde_453 = 8'd0;
#0 ref_patch_with_borde_454 = 8'd0;
#0 ref_patch_with_borde_456 = 8'd0;
#0 ref_patch_with_borde_457 = 8'd0;
#0 ref_patch_with_borde_458 = 8'd0;
#0 ref_patch_with_borde_459 = 8'd0;
#0 ref_patch_with_borde_460 = 8'd0;
#0 ref_patch_with_borde_461 = 8'd0;
#0 ref_patch_with_borde_462 = 8'd0;
#0 ref_patch_with_borde_463 = 8'd0;
#0 ref_patch_with_borde_464 = 8'd0;
#0 ref_patch_with_borde_465 = 8'd0;
#0 ref_patch_with_borde_467 = 8'd0;
#0 ref_patch_with_borde_468 = 8'd0;
#0 ref_patch_with_borde_469 = 8'd0;
#0 ref_patch_with_borde_470 = 8'd0;
#0 ref_patch_with_borde_471 = 8'd0;
#0 ref_patch_with_borde_472 = 8'd0;
#0 ref_patch_with_borde_473 = 8'd0;
#0 ref_patch_with_borde_474 = 8'd0;
#0 ref_patch_with_borde_475 = 8'd0;
#0 ref_patch_with_borde_476 = 8'd0;
#0 ref_patch_with_borde_478 = 8'd0;
#0 ref_patch_with_borde_479 = 8'd0;
#0 ref_patch_with_borde_480 = 8'd0;
#0 ref_patch_with_borde_481 = 8'd0;
#0 ref_patch_with_borde_482 = 8'd0;
#0 ref_patch_with_borde_483 = 8'd0;
#0 ref_patch_with_borde_484 = 8'd0;
#0 ref_patch_with_borde_486 = 8'd0;
#0 ref_patch_with_borde_489 = 8'd0;
#0 ref_patch_with_borde_490 = 8'd0;
#0 ref_patch_with_borde_491 = 8'd0;
#0 ref_patch_with_borde_492 = 8'd0;
#0 ref_patch_with_borde_493 = 8'd0;
#0 ref_patch_with_borde_494 = 8'd0;
#0 ref_patch_with_borde_495 = 8'd0;
#0 ref_patch_with_borde_496 = 8'd0;
#0 ref_patch_with_borde_401 = 8'd0;
#0 ref_patch_with_borde_402 = 8'd0;
#0 ref_patch_with_borde_403 = 8'd0;
#0 ref_patch_with_borde_404 = 8'd0;
#0 ref_patch_with_borde_405 = 8'd0;
#0 ref_patch_with_borde_406 = 8'd0;
#0 ref_patch_with_borde_407 = 8'd0;
#0 ref_patch_with_borde_408 = 8'd0;
#0 ref_patch_with_borde_409 = 8'd0;
#0 ref_patch_with_borde_410 = 8'd0;
#0 ref_patch_with_borde_412 = 8'd0;
#0 ref_patch_with_borde_587 = 8'd0;
#0 ref_patch_with_borde_585 = 8'd0;
#0 ref_patch_with_borde_597 = 8'd0;
#0 ref_patch_with_borde_513 = 8'd0;
#0 ref_patch_with_borde_514 = 8'd0;
#0 ref_patch_with_borde_515 = 8'd0;
#0 ref_patch_with_borde_516 = 8'd0;
#0 ref_patch_with_borde_517 = 8'd0;
#0 ref_patch_with_borde_518 = 8'd0;
#0 ref_patch_with_borde_519 = 8'd0;
#0 ref_patch_with_borde_520 = 8'd0;
#0 ref_patch_with_borde_521 = 8'd0;
#0 ref_patch_with_borde_523 = 8'd0;
#0 ref_patch_with_borde_524 = 8'd0;
#0 ref_patch_with_borde_525 = 8'd0;
#0 ref_patch_with_borde_526 = 8'd0;
#0 ref_patch_with_borde_527 = 8'd0;
#0 ref_patch_with_borde_528 = 8'd0;
#0 ref_patch_with_borde_529 = 8'd0;
#0 ref_patch_with_borde_530 = 8'd0;
#0 ref_patch_with_borde_531 = 8'd0;
#0 ref_patch_with_borde_532 = 8'd0;
#0 ref_patch_with_borde_534 = 8'd0;
#0 ref_patch_with_borde_535 = 8'd0;
#0 ref_patch_with_borde_536 = 8'd0;
#0 ref_patch_with_borde_537 = 8'd0;
#0 ref_patch_with_borde_538 = 8'd0;
#0 ref_patch_with_borde_539 = 8'd0;
#0 ref_patch_with_borde_540 = 8'd0;
#0 ref_patch_with_borde_541 = 8'd0;
#0 ref_patch_with_borde_542 = 8'd0;
#0 ref_patch_with_borde_543 = 8'd0;
#0 ref_patch_with_borde_545 = 8'd0;
#0 ref_patch_with_borde_546 = 8'd0;
#0 ref_patch_with_borde_547 = 8'd0;
#0 ref_patch_with_borde_548 = 8'd0;
#0 ref_patch_with_borde_549 = 8'd0;
#0 ref_patch_with_borde_550 = 8'd0;
#0 ref_patch_with_borde_551 = 8'd0;
#0 ref_patch_with_borde_552 = 8'd0;
#0 ref_patch_with_borde_553 = 8'd0;
#0 ref_patch_with_borde_554 = 8'd0;
#0 ref_patch_with_borde_556 = 8'd0;
#0 ref_patch_with_borde_557 = 8'd0;
#0 ref_patch_with_borde_558 = 8'd0;
#0 ref_patch_with_borde_559 = 8'd0;
#0 ref_patch_with_borde_560 = 8'd0;
#0 ref_patch_with_borde_561 = 8'd0;
#0 ref_patch_with_borde_562 = 8'd0;
#0 ref_patch_with_borde_563 = 8'd0;
#0 ref_patch_with_borde_564 = 8'd0;
#0 ref_patch_with_borde_565 = 8'd0;
#0 ref_patch_with_borde_567 = 8'd0;
#0 ref_patch_with_borde_568 = 8'd0;
#0 ref_patch_with_borde_569 = 8'd0;
#0 ref_patch_with_borde_570 = 8'd0;
#0 ref_patch_with_borde_571 = 8'd0;
#0 ref_patch_with_borde_572 = 8'd0;
#0 ref_patch_with_borde_573 = 8'd0;
#0 ref_patch_with_borde_574 = 8'd0;
#0 ref_patch_with_borde_575 = 8'd0;
#0 ref_patch_with_borde_576 = 8'd0;
#0 ref_patch_with_borde_578 = 8'd0;
#0 ref_patch_with_borde_579 = 8'd0;
#0 ref_patch_with_borde_580 = 8'd0;
#0 ref_patch_with_borde_581 = 8'd0;
#0 ref_patch_with_borde_582 = 8'd0;
#0 ref_patch_with_borde_583 = 8'd0;
#0 ref_patch_with_borde_584 = 8'd0;
#0 ref_patch_with_borde_586 = 8'd0;
#0 ref_patch_with_borde_589 = 8'd0;
#0 ref_patch_with_borde_590 = 8'd0;
#0 ref_patch_with_borde_591 = 8'd0;
#0 ref_patch_with_borde_592 = 8'd0;
#0 ref_patch_with_borde_593 = 8'd0;
#0 ref_patch_with_borde_594 = 8'd0;
#0 ref_patch_with_borde_595 = 8'd0;
#0 ref_patch_with_borde_596 = 8'd0;
#0 ref_patch_with_borde_501 = 8'd0;
#0 ref_patch_with_borde_502 = 8'd0;
#0 ref_patch_with_borde_503 = 8'd0;
#0 ref_patch_with_borde_504 = 8'd0;
#0 ref_patch_with_borde_505 = 8'd0;
#0 ref_patch_with_borde_506 = 8'd0;
#0 ref_patch_with_borde_507 = 8'd0;
#0 ref_patch_with_borde_508 = 8'd0;
#0 ref_patch_with_borde_509 = 8'd0;
#0 ref_patch_with_borde_510 = 8'd0;
#0 ref_patch_with_borde_512 = 8'd0;
#0 ref_patch_with_borde_399 = 8'd0;
#0 ref_patch_with_borde_400 = 8'd0;
#0 ref_patch_with_borde_411 = 8'd0;
#0 ref_patch_with_borde_422 = 8'd0;
#0 ref_patch_with_borde_433 = 8'd0;
#0 ref_patch_with_borde_444 = 8'd0;
#0 ref_patch_with_borde_455 = 8'd0;
#0 ref_patch_with_borde_466 = 8'd0;
#0 ref_patch_with_borde_477 = 8'd0;
#0 ref_patch_with_borde_488 = 8'd0;
#0 ref_patch_with_borde_498 = 8'd0;
#0 ref_patch_with_borde_687 = 8'd0;
#0 ref_patch_with_borde_685 = 8'd0;
#0 ref_patch_with_borde_697 = 8'd0;
#0 ref_patch_with_borde_613 = 8'd0;
#0 ref_patch_with_borde_614 = 8'd0;
#0 ref_patch_with_borde_615 = 8'd0;
#0 ref_patch_with_borde_616 = 8'd0;
#0 ref_patch_with_borde_617 = 8'd0;
#0 ref_patch_with_borde_618 = 8'd0;
#0 ref_patch_with_borde_619 = 8'd0;
#0 ref_patch_with_borde_620 = 8'd0;
#0 ref_patch_with_borde_621 = 8'd0;
#0 ref_patch_with_borde_623 = 8'd0;
#0 ref_patch_with_borde_624 = 8'd0;
#0 ref_patch_with_borde_625 = 8'd0;
#0 ref_patch_with_borde_626 = 8'd0;
#0 ref_patch_with_borde_627 = 8'd0;
#0 ref_patch_with_borde_628 = 8'd0;
#0 ref_patch_with_borde_629 = 8'd0;
#0 ref_patch_with_borde_630 = 8'd0;
#0 ref_patch_with_borde_631 = 8'd0;
#0 ref_patch_with_borde_632 = 8'd0;
#0 ref_patch_with_borde_634 = 8'd0;
#0 ref_patch_with_borde_635 = 8'd0;
#0 ref_patch_with_borde_636 = 8'd0;
#0 ref_patch_with_borde_637 = 8'd0;
#0 ref_patch_with_borde_638 = 8'd0;
#0 ref_patch_with_borde_639 = 8'd0;
#0 ref_patch_with_borde_640 = 8'd0;
#0 ref_patch_with_borde_641 = 8'd0;
#0 ref_patch_with_borde_642 = 8'd0;
#0 ref_patch_with_borde_643 = 8'd0;
#0 ref_patch_with_borde_645 = 8'd0;
#0 ref_patch_with_borde_646 = 8'd0;
#0 ref_patch_with_borde_647 = 8'd0;
#0 ref_patch_with_borde_648 = 8'd0;
#0 ref_patch_with_borde_649 = 8'd0;
#0 ref_patch_with_borde_650 = 8'd0;
#0 ref_patch_with_borde_651 = 8'd0;
#0 ref_patch_with_borde_652 = 8'd0;
#0 ref_patch_with_borde_653 = 8'd0;
#0 ref_patch_with_borde_654 = 8'd0;
#0 ref_patch_with_borde_656 = 8'd0;
#0 ref_patch_with_borde_657 = 8'd0;
#0 ref_patch_with_borde_658 = 8'd0;
#0 ref_patch_with_borde_659 = 8'd0;
#0 ref_patch_with_borde_660 = 8'd0;
#0 ref_patch_with_borde_661 = 8'd0;
#0 ref_patch_with_borde_662 = 8'd0;
#0 ref_patch_with_borde_663 = 8'd0;
#0 ref_patch_with_borde_664 = 8'd0;
#0 ref_patch_with_borde_665 = 8'd0;
#0 ref_patch_with_borde_667 = 8'd0;
#0 ref_patch_with_borde_668 = 8'd0;
#0 ref_patch_with_borde_669 = 8'd0;
#0 ref_patch_with_borde_670 = 8'd0;
#0 ref_patch_with_borde_671 = 8'd0;
#0 ref_patch_with_borde_672 = 8'd0;
#0 ref_patch_with_borde_673 = 8'd0;
#0 ref_patch_with_borde_674 = 8'd0;
#0 ref_patch_with_borde_675 = 8'd0;
#0 ref_patch_with_borde_676 = 8'd0;
#0 ref_patch_with_borde_678 = 8'd0;
#0 ref_patch_with_borde_679 = 8'd0;
#0 ref_patch_with_borde_680 = 8'd0;
#0 ref_patch_with_borde_681 = 8'd0;
#0 ref_patch_with_borde_682 = 8'd0;
#0 ref_patch_with_borde_683 = 8'd0;
#0 ref_patch_with_borde_684 = 8'd0;
#0 ref_patch_with_borde_686 = 8'd0;
#0 ref_patch_with_borde_689 = 8'd0;
#0 ref_patch_with_borde_690 = 8'd0;
#0 ref_patch_with_borde_691 = 8'd0;
#0 ref_patch_with_borde_692 = 8'd0;
#0 ref_patch_with_borde_693 = 8'd0;
#0 ref_patch_with_borde_694 = 8'd0;
#0 ref_patch_with_borde_695 = 8'd0;
#0 ref_patch_with_borde_696 = 8'd0;
#0 ref_patch_with_borde_601 = 8'd0;
#0 ref_patch_with_borde_602 = 8'd0;
#0 ref_patch_with_borde_603 = 8'd0;
#0 ref_patch_with_borde_604 = 8'd0;
#0 ref_patch_with_borde_605 = 8'd0;
#0 ref_patch_with_borde_606 = 8'd0;
#0 ref_patch_with_borde_607 = 8'd0;
#0 ref_patch_with_borde_608 = 8'd0;
#0 ref_patch_with_borde_609 = 8'd0;
#0 ref_patch_with_borde_610 = 8'd0;
#0 ref_patch_with_borde_612 = 8'd0;
#0 ref_patch_with_borde_499 = 8'd0;
#0 ref_patch_with_borde_500 = 8'd0;
#0 ref_patch_with_borde_511 = 8'd0;
#0 ref_patch_with_borde_522 = 8'd0;
#0 ref_patch_with_borde_533 = 8'd0;
#0 ref_patch_with_borde_544 = 8'd0;
#0 ref_patch_with_borde_555 = 8'd0;
#0 ref_patch_with_borde_566 = 8'd0;
#0 ref_patch_with_borde_577 = 8'd0;
#0 ref_patch_with_borde_588 = 8'd0;
#0 ref_patch_with_borde_598 = 8'd0;
#0 ref_patch_with_borde_11 = 8'd0;
#0 ref_patch_with_borde_13 = 8'd0;
#0 ref_patch_with_borde_1 = 8'd0;
#0 ref_patch_with_borde_85 = 8'd0;
#0 ref_patch_with_borde_84 = 8'd0;
#0 ref_patch_with_borde_83 = 8'd0;
#0 ref_patch_with_borde_82 = 8'd0;
#0 ref_patch_with_borde_81 = 8'd0;
#0 ref_patch_with_borde_80 = 8'd0;
#0 ref_patch_with_borde_79 = 8'd0;
#0 ref_patch_with_borde_78 = 8'd0;
#0 ref_patch_with_borde_77 = 8'd0;
#0 ref_patch_with_borde_75 = 8'd0;
#0 ref_patch_with_borde_74 = 8'd0;
#0 ref_patch_with_borde_73 = 8'd0;
#0 ref_patch_with_borde_72 = 8'd0;
#0 ref_patch_with_borde_71 = 8'd0;
#0 ref_patch_with_borde_70 = 8'd0;
#0 ref_patch_with_borde_69 = 8'd0;
#0 ref_patch_with_borde_68 = 8'd0;
#0 ref_patch_with_borde_67 = 8'd0;
#0 ref_patch_with_borde_66 = 8'd0;
#0 ref_patch_with_borde_64 = 8'd0;
#0 ref_patch_with_borde_63 = 8'd0;
#0 ref_patch_with_borde_62 = 8'd0;
#0 ref_patch_with_borde_61 = 8'd0;
#0 ref_patch_with_borde_60 = 8'd0;
#0 ref_patch_with_borde_59 = 8'd0;
#0 ref_patch_with_borde_58 = 8'd0;
#0 ref_patch_with_borde_57 = 8'd0;
#0 ref_patch_with_borde_56 = 8'd0;
#0 ref_patch_with_borde_55 = 8'd0;
#0 ref_patch_with_borde_53 = 8'd0;
#0 ref_patch_with_borde_52 = 8'd0;
#0 ref_patch_with_borde_51 = 8'd0;
#0 ref_patch_with_borde_50 = 8'd0;
#0 ref_patch_with_borde_49 = 8'd0;
#0 ref_patch_with_borde_48 = 8'd0;
#0 ref_patch_with_borde_47 = 8'd0;
#0 ref_patch_with_borde_46 = 8'd0;
#0 ref_patch_with_borde_45 = 8'd0;
#0 ref_patch_with_borde_44 = 8'd0;
#0 ref_patch_with_borde_42 = 8'd0;
#0 ref_patch_with_borde_41 = 8'd0;
#0 ref_patch_with_borde_40 = 8'd0;
#0 ref_patch_with_borde_39 = 8'd0;
#0 ref_patch_with_borde_38 = 8'd0;
#0 ref_patch_with_borde_37 = 8'd0;
#0 ref_patch_with_borde_36 = 8'd0;
#0 ref_patch_with_borde_35 = 8'd0;
#0 ref_patch_with_borde_34 = 8'd0;
#0 ref_patch_with_borde_33 = 8'd0;
#0 ref_patch_with_borde_31 = 8'd0;
#0 ref_patch_with_borde_30 = 8'd0;
#0 ref_patch_with_borde_29 = 8'd0;
#0 ref_patch_with_borde_28 = 8'd0;
#0 ref_patch_with_borde_27 = 8'd0;
#0 ref_patch_with_borde_26 = 8'd0;
#0 ref_patch_with_borde_25 = 8'd0;
#0 ref_patch_with_borde_24 = 8'd0;
#0 ref_patch_with_borde_23 = 8'd0;
#0 ref_patch_with_borde_22 = 8'd0;
#0 ref_patch_with_borde_20 = 8'd0;
#0 ref_patch_with_borde_19 = 8'd0;
#0 ref_patch_with_borde_18 = 8'd0;
#0 ref_patch_with_borde_17 = 8'd0;
#0 ref_patch_with_borde_16 = 8'd0;
#0 ref_patch_with_borde_15 = 8'd0;
#0 ref_patch_with_borde_14 = 8'd0;
#0 ref_patch_with_borde_12 = 8'd0;
#0 ref_patch_with_borde_9 = 8'd0;
#0 ref_patch_with_borde_8 = 8'd0;
#0 ref_patch_with_borde_7 = 8'd0;
#0 ref_patch_with_borde_6 = 8'd0;
#0 ref_patch_with_borde_5 = 8'd0;
#0 ref_patch_with_borde_4 = 8'd0;
#0 ref_patch_with_borde_3 = 8'd0;
#0 ref_patch_with_borde_2 = 8'd0;
#0 ref_patch_with_borde_97 = 8'd0;
#0 ref_patch_with_borde_96 = 8'd0;
#0 ref_patch_with_borde_95 = 8'd0;
#0 ref_patch_with_borde_94 = 8'd0;
#0 ref_patch_with_borde_93 = 8'd0;
#0 ref_patch_with_borde_92 = 8'd0;
#0 ref_patch_with_borde_91 = 8'd0;
#0 ref_patch_with_borde_90 = 8'd0;
#0 ref_patch_with_borde_89 = 8'd0;
#0 ref_patch_with_borde_88 = 8'd0;
#0 ref_patch_with_borde_86 = 8'd0;
#0 ref_patch_with_borde_599 = 8'd0;
#0 ref_patch_with_borde_600 = 8'd0;
#0 ref_patch_with_borde_611 = 8'd0;
#0 ref_patch_with_borde_622 = 8'd0;
#0 ref_patch_with_borde_633 = 8'd0;
#0 ref_patch_with_borde_644 = 8'd0;
#0 ref_patch_with_borde_655 = 8'd0;
#0 ref_patch_with_borde_666 = 8'd0;
#0 ref_patch_with_borde_677 = 8'd0;
#0 ref_patch_with_borde_688 = 8'd0;
#0 ref_patch_with_borde_698 = 8'd0;
#0 ref_patch_with_borde_99 = 8'd0;
#0 ref_patch_with_borde_98 = 8'd0;
#0 ref_patch_with_borde_87 = 8'd0;
#0 ref_patch_with_borde_76 = 8'd0;
#0 ref_patch_with_borde_65 = 8'd0;
#0 ref_patch_with_borde_54 = 8'd0;
#0 ref_patch_with_borde_43 = 8'd0;
#0 ref_patch_with_borde_32 = 8'd0;
#0 ref_patch_with_borde_21 = 8'd0;
#0 ref_patch_with_borde_10 = 8'd0;
#0 ref_patch_with_borde = 8'd0;
#0 cur_px_estimate_3_1 = 32'd0;
#0 cur_px_estimate_0_0 = 32'd0;
#0 cur_px_estimate_0_1 = 32'd0;
#0 cur_px_estimate_1_0 = 32'd0;
#0 cur_px_estimate_1_1 = 32'd0;
#0 cur_px_estimate_2_0 = 32'd0;
#0 cur_px_estimate_2_1 = 32'd0;
#0 cur_px_estimate_3_0 = 32'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp8_iter1 = 1'b0;
#0 ap_enable_reg_pp7_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp6_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp6_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp5_iter2 = 1'b0;
#0 ap_enable_reg_pp6_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp7_iter0 = 1'b0;
#0 ap_enable_reg_pp8_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_reg_ioackin_pyr_ARREADY = 1'b0;
#0 ap_reg_ioackin_patches_ARREADY = 1'b0;
#0 ap_reg_ioackin_pos_r_ARREADY = 1'b0;
#0 ap_reg_ioackin_pos_r_AWREADY = 1'b0;
#0 ap_reg_ioackin_pos_r_WREADY = 1'b0;
#0 ap_reg_ioackin_debug_AWREADY = 1'b0;
#0 ap_reg_ioackin_debug_WREADY = 1'b0;
end

batch_align2D_pyr_data #(
    .DataWidth( 8 ),
    .AddressRange( 473760 ),
    .AddressWidth( 19 ))
pyr_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_data_address0),
    .ce0(pyr_data_ce0),
    .we0(pyr_data_we0),
    .d0(pyr_addr_read_reg_9925),
    .q0(pyr_data_q0)
);

batch_align2D_ctrl_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
batch_align2D_ctrl_s_axi_U(
    .AWVALID(s_axi_ctrl_AWVALID),
    .AWREADY(s_axi_ctrl_AWREADY),
    .AWADDR(s_axi_ctrl_AWADDR),
    .WVALID(s_axi_ctrl_WVALID),
    .WREADY(s_axi_ctrl_WREADY),
    .WDATA(s_axi_ctrl_WDATA),
    .WSTRB(s_axi_ctrl_WSTRB),
    .ARVALID(s_axi_ctrl_ARVALID),
    .ARREADY(s_axi_ctrl_ARREADY),
    .ARADDR(s_axi_ctrl_ARADDR),
    .RVALID(s_axi_ctrl_RVALID),
    .RREADY(s_axi_ctrl_RREADY),
    .RDATA(s_axi_ctrl_RDATA),
    .RRESP(s_axi_ctrl_RRESP),
    .BVALID(s_axi_ctrl_BVALID),
    .BREADY(s_axi_ctrl_BREADY),
    .BRESP(s_axi_ctrl_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .pyr_data_ptr(pyr_data_ptr),
    .ref_patch_with_border_ptr(ref_patch_with_border_ptr),
    .cur_px_estimate_ptr(cur_px_estimate_ptr),
    .inv_out(inv_out)
);

batch_align2D_param_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_PARAM_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_PARAM_DATA_WIDTH ))
batch_align2D_param_s_axi_U(
    .AWVALID(s_axi_param_AWVALID),
    .AWREADY(s_axi_param_AWREADY),
    .AWADDR(s_axi_param_AWADDR),
    .WVALID(s_axi_param_WVALID),
    .WREADY(s_axi_param_WREADY),
    .WDATA(s_axi_param_WDATA),
    .WSTRB(s_axi_param_WSTRB),
    .ARVALID(s_axi_param_ARVALID),
    .ARREADY(s_axi_param_ARREADY),
    .ARADDR(s_axi_param_ARADDR),
    .RVALID(s_axi_param_RVALID),
    .RREADY(s_axi_param_RREADY),
    .RDATA(s_axi_param_RDATA),
    .RRESP(s_axi_param_RRESP),
    .BVALID(s_axi_param_BVALID),
    .BREADY(s_axi_param_BREADY),
    .BRESP(s_axi_param_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .img_w(img_w),
    .img_h(img_h),
    .levels(levels),
    .converged(64'd0),
    .converged_ap_vld(converged_ap_vld),
    .n_iter(n_iter),
    .transfer_pyr(transfer_pyr)
);

batch_align2D_pyr_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_PYR_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_PYR_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_PYR_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_PYR_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_PYR_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_PYR_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_PYR_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_PYR_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_PYR_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_PYR_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_PYR_CACHE_VALUE ))
batch_align2D_pyr_m_axi_U(
    .AWVALID(m_axi_pyr_AWVALID),
    .AWREADY(m_axi_pyr_AWREADY),
    .AWADDR(m_axi_pyr_AWADDR),
    .AWID(m_axi_pyr_AWID),
    .AWLEN(m_axi_pyr_AWLEN),
    .AWSIZE(m_axi_pyr_AWSIZE),
    .AWBURST(m_axi_pyr_AWBURST),
    .AWLOCK(m_axi_pyr_AWLOCK),
    .AWCACHE(m_axi_pyr_AWCACHE),
    .AWPROT(m_axi_pyr_AWPROT),
    .AWQOS(m_axi_pyr_AWQOS),
    .AWREGION(m_axi_pyr_AWREGION),
    .AWUSER(m_axi_pyr_AWUSER),
    .WVALID(m_axi_pyr_WVALID),
    .WREADY(m_axi_pyr_WREADY),
    .WDATA(m_axi_pyr_WDATA),
    .WSTRB(m_axi_pyr_WSTRB),
    .WLAST(m_axi_pyr_WLAST),
    .WID(m_axi_pyr_WID),
    .WUSER(m_axi_pyr_WUSER),
    .ARVALID(m_axi_pyr_ARVALID),
    .ARREADY(m_axi_pyr_ARREADY),
    .ARADDR(m_axi_pyr_ARADDR),
    .ARID(m_axi_pyr_ARID),
    .ARLEN(m_axi_pyr_ARLEN),
    .ARSIZE(m_axi_pyr_ARSIZE),
    .ARBURST(m_axi_pyr_ARBURST),
    .ARLOCK(m_axi_pyr_ARLOCK),
    .ARCACHE(m_axi_pyr_ARCACHE),
    .ARPROT(m_axi_pyr_ARPROT),
    .ARQOS(m_axi_pyr_ARQOS),
    .ARREGION(m_axi_pyr_ARREGION),
    .ARUSER(m_axi_pyr_ARUSER),
    .RVALID(m_axi_pyr_RVALID),
    .RREADY(m_axi_pyr_RREADY),
    .RDATA(m_axi_pyr_RDATA),
    .RLAST(m_axi_pyr_RLAST),
    .RID(m_axi_pyr_RID),
    .RUSER(m_axi_pyr_RUSER),
    .RRESP(m_axi_pyr_RRESP),
    .BVALID(m_axi_pyr_BVALID),
    .BREADY(m_axi_pyr_BREADY),
    .BRESP(m_axi_pyr_BRESP),
    .BID(m_axi_pyr_BID),
    .BUSER(m_axi_pyr_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(pyr_ARVALID),
    .I_ARREADY(pyr_ARREADY),
    .I_ARADDR(pyr_addr_reg_9910),
    .I_ARID(1'd0),
    .I_ARLEN(32'd473760),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(pyr_RVALID),
    .I_RREADY(pyr_RREADY),
    .I_RDATA(pyr_RDATA),
    .I_RID(pyr_RID),
    .I_RUSER(pyr_RUSER),
    .I_RRESP(pyr_RRESP),
    .I_RLAST(pyr_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(pyr_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(pyr_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(pyr_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(pyr_BRESP),
    .I_BID(pyr_BID),
    .I_BUSER(pyr_BUSER)
);

batch_align2D_patches_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_PATCHES_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_PATCHES_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_PATCHES_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_PATCHES_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_PATCHES_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_PATCHES_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_PATCHES_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_PATCHES_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_PATCHES_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_PATCHES_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_PATCHES_CACHE_VALUE ))
batch_align2D_patches_m_axi_U(
    .AWVALID(m_axi_patches_AWVALID),
    .AWREADY(m_axi_patches_AWREADY),
    .AWADDR(m_axi_patches_AWADDR),
    .AWID(m_axi_patches_AWID),
    .AWLEN(m_axi_patches_AWLEN),
    .AWSIZE(m_axi_patches_AWSIZE),
    .AWBURST(m_axi_patches_AWBURST),
    .AWLOCK(m_axi_patches_AWLOCK),
    .AWCACHE(m_axi_patches_AWCACHE),
    .AWPROT(m_axi_patches_AWPROT),
    .AWQOS(m_axi_patches_AWQOS),
    .AWREGION(m_axi_patches_AWREGION),
    .AWUSER(m_axi_patches_AWUSER),
    .WVALID(m_axi_patches_WVALID),
    .WREADY(m_axi_patches_WREADY),
    .WDATA(m_axi_patches_WDATA),
    .WSTRB(m_axi_patches_WSTRB),
    .WLAST(m_axi_patches_WLAST),
    .WID(m_axi_patches_WID),
    .WUSER(m_axi_patches_WUSER),
    .ARVALID(m_axi_patches_ARVALID),
    .ARREADY(m_axi_patches_ARREADY),
    .ARADDR(m_axi_patches_ARADDR),
    .ARID(m_axi_patches_ARID),
    .ARLEN(m_axi_patches_ARLEN),
    .ARSIZE(m_axi_patches_ARSIZE),
    .ARBURST(m_axi_patches_ARBURST),
    .ARLOCK(m_axi_patches_ARLOCK),
    .ARCACHE(m_axi_patches_ARCACHE),
    .ARPROT(m_axi_patches_ARPROT),
    .ARQOS(m_axi_patches_ARQOS),
    .ARREGION(m_axi_patches_ARREGION),
    .ARUSER(m_axi_patches_ARUSER),
    .RVALID(m_axi_patches_RVALID),
    .RREADY(m_axi_patches_RREADY),
    .RDATA(m_axi_patches_RDATA),
    .RLAST(m_axi_patches_RLAST),
    .RID(m_axi_patches_RID),
    .RUSER(m_axi_patches_RUSER),
    .RRESP(m_axi_patches_RRESP),
    .BVALID(m_axi_patches_BVALID),
    .BREADY(m_axi_patches_BREADY),
    .BRESP(m_axi_patches_BRESP),
    .BID(m_axi_patches_BID),
    .BUSER(m_axi_patches_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(patches_ARVALID),
    .I_ARREADY(patches_ARREADY),
    .I_ARADDR(patches_addr_reg_9904),
    .I_ARID(1'd0),
    .I_ARLEN(32'd400),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(patches_RVALID),
    .I_RREADY(patches_RREADY),
    .I_RDATA(patches_RDATA),
    .I_RID(patches_RID),
    .I_RUSER(patches_RUSER),
    .I_RRESP(patches_RRESP),
    .I_RLAST(patches_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(patches_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(patches_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(patches_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(patches_BRESP),
    .I_BID(patches_BID),
    .I_BUSER(patches_BUSER)
);

batch_align2D_pos_r_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_POS_R_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_POS_R_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_POS_R_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_POS_R_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_POS_R_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_POS_R_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_POS_R_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_POS_R_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_POS_R_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_POS_R_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_POS_R_CACHE_VALUE ))
batch_align2D_pos_r_m_axi_U(
    .AWVALID(m_axi_pos_r_AWVALID),
    .AWREADY(m_axi_pos_r_AWREADY),
    .AWADDR(m_axi_pos_r_AWADDR),
    .AWID(m_axi_pos_r_AWID),
    .AWLEN(m_axi_pos_r_AWLEN),
    .AWSIZE(m_axi_pos_r_AWSIZE),
    .AWBURST(m_axi_pos_r_AWBURST),
    .AWLOCK(m_axi_pos_r_AWLOCK),
    .AWCACHE(m_axi_pos_r_AWCACHE),
    .AWPROT(m_axi_pos_r_AWPROT),
    .AWQOS(m_axi_pos_r_AWQOS),
    .AWREGION(m_axi_pos_r_AWREGION),
    .AWUSER(m_axi_pos_r_AWUSER),
    .WVALID(m_axi_pos_r_WVALID),
    .WREADY(m_axi_pos_r_WREADY),
    .WDATA(m_axi_pos_r_WDATA),
    .WSTRB(m_axi_pos_r_WSTRB),
    .WLAST(m_axi_pos_r_WLAST),
    .WID(m_axi_pos_r_WID),
    .WUSER(m_axi_pos_r_WUSER),
    .ARVALID(m_axi_pos_r_ARVALID),
    .ARREADY(m_axi_pos_r_ARREADY),
    .ARADDR(m_axi_pos_r_ARADDR),
    .ARID(m_axi_pos_r_ARID),
    .ARLEN(m_axi_pos_r_ARLEN),
    .ARSIZE(m_axi_pos_r_ARSIZE),
    .ARBURST(m_axi_pos_r_ARBURST),
    .ARLOCK(m_axi_pos_r_ARLOCK),
    .ARCACHE(m_axi_pos_r_ARCACHE),
    .ARPROT(m_axi_pos_r_ARPROT),
    .ARQOS(m_axi_pos_r_ARQOS),
    .ARREGION(m_axi_pos_r_ARREGION),
    .ARUSER(m_axi_pos_r_ARUSER),
    .RVALID(m_axi_pos_r_RVALID),
    .RREADY(m_axi_pos_r_RREADY),
    .RDATA(m_axi_pos_r_RDATA),
    .RLAST(m_axi_pos_r_RLAST),
    .RID(m_axi_pos_r_RID),
    .RUSER(m_axi_pos_r_RUSER),
    .RRESP(m_axi_pos_r_RRESP),
    .BVALID(m_axi_pos_r_BVALID),
    .BREADY(m_axi_pos_r_BREADY),
    .BRESP(m_axi_pos_r_BRESP),
    .BID(m_axi_pos_r_BID),
    .BUSER(m_axi_pos_r_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(pos_r_ARVALID),
    .I_ARREADY(pos_r_ARREADY),
    .I_ARADDR(pos_addr_reg_9896),
    .I_ARID(1'd0),
    .I_ARLEN(32'd8),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(pos_r_RVALID),
    .I_RREADY(pos_r_RREADY),
    .I_RDATA(pos_r_RDATA),
    .I_RID(pos_r_RID),
    .I_RUSER(pos_r_RUSER),
    .I_RRESP(pos_r_RRESP),
    .I_RLAST(pos_r_RLAST),
    .I_AWVALID(pos_r_AWVALID),
    .I_AWREADY(pos_r_AWREADY),
    .I_AWADDR(pos_r_AWADDR),
    .I_AWID(1'd0),
    .I_AWLEN(pos_r_AWLEN),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(pos_r_WVALID),
    .I_WREADY(pos_r_WREADY),
    .I_WDATA(pos_r_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(pos_r_BVALID),
    .I_BREADY(pos_r_BREADY),
    .I_BRESP(pos_r_BRESP),
    .I_BID(pos_r_BID),
    .I_BUSER(pos_r_BUSER)
);

batch_align2D_debug_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_DEBUG_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_DEBUG_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_DEBUG_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_DEBUG_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_DEBUG_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_DEBUG_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_DEBUG_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_DEBUG_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_DEBUG_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_DEBUG_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_DEBUG_CACHE_VALUE ))
batch_align2D_debug_m_axi_U(
    .AWVALID(m_axi_debug_AWVALID),
    .AWREADY(m_axi_debug_AWREADY),
    .AWADDR(m_axi_debug_AWADDR),
    .AWID(m_axi_debug_AWID),
    .AWLEN(m_axi_debug_AWLEN),
    .AWSIZE(m_axi_debug_AWSIZE),
    .AWBURST(m_axi_debug_AWBURST),
    .AWLOCK(m_axi_debug_AWLOCK),
    .AWCACHE(m_axi_debug_AWCACHE),
    .AWPROT(m_axi_debug_AWPROT),
    .AWQOS(m_axi_debug_AWQOS),
    .AWREGION(m_axi_debug_AWREGION),
    .AWUSER(m_axi_debug_AWUSER),
    .WVALID(m_axi_debug_WVALID),
    .WREADY(m_axi_debug_WREADY),
    .WDATA(m_axi_debug_WDATA),
    .WSTRB(m_axi_debug_WSTRB),
    .WLAST(m_axi_debug_WLAST),
    .WID(m_axi_debug_WID),
    .WUSER(m_axi_debug_WUSER),
    .ARVALID(m_axi_debug_ARVALID),
    .ARREADY(m_axi_debug_ARREADY),
    .ARADDR(m_axi_debug_ARADDR),
    .ARID(m_axi_debug_ARID),
    .ARLEN(m_axi_debug_ARLEN),
    .ARSIZE(m_axi_debug_ARSIZE),
    .ARBURST(m_axi_debug_ARBURST),
    .ARLOCK(m_axi_debug_ARLOCK),
    .ARCACHE(m_axi_debug_ARCACHE),
    .ARPROT(m_axi_debug_ARPROT),
    .ARQOS(m_axi_debug_ARQOS),
    .ARREGION(m_axi_debug_ARREGION),
    .ARUSER(m_axi_debug_ARUSER),
    .RVALID(m_axi_debug_RVALID),
    .RREADY(m_axi_debug_RREADY),
    .RDATA(m_axi_debug_RDATA),
    .RLAST(m_axi_debug_RLAST),
    .RID(m_axi_debug_RID),
    .RUSER(m_axi_debug_RUSER),
    .RRESP(m_axi_debug_RRESP),
    .BVALID(m_axi_debug_BVALID),
    .BREADY(m_axi_debug_BREADY),
    .BRESP(m_axi_debug_BRESP),
    .BID(m_axi_debug_BID),
    .BUSER(m_axi_debug_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(debug_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(debug_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(debug_RDATA),
    .I_RID(debug_RID),
    .I_RUSER(debug_RUSER),
    .I_RRESP(debug_RRESP),
    .I_RLAST(debug_RLAST),
    .I_AWVALID(debug_AWVALID),
    .I_AWREADY(debug_AWREADY),
    .I_AWADDR(debug_addr_reg_9883),
    .I_AWID(1'd0),
    .I_AWLEN(32'd36),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(debug_WVALID),
    .I_WREADY(debug_WREADY),
    .I_WDATA(tmp_81_reg_13089),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(debug_BVALID),
    .I_BREADY(debug_BREADY),
    .I_BRESP(debug_BRESP),
    .I_BID(debug_BID),
    .I_BUSER(debug_BUSER)
);

batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2458_p0),
    .din1(grp_fu_2458_p1),
    .opcode(grp_fu_2458_opcode),
    .ce(grp_fu_2458_ce),
    .dout(grp_fu_2458_p2)
);

batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2466_p0),
    .din1(grp_fu_2466_p1),
    .opcode(grp_fu_2466_opcode),
    .ce(1'b1),
    .dout(grp_fu_2466_p2)
);

batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_4089),
    .din1(reg_4110),
    .ce(1'b1),
    .dout(grp_fu_2471_p2)
);

batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_4133),
    .din1(reg_4011),
    .ce(1'b1),
    .dout(grp_fu_2475_p2)
);

batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2494_p0),
    .din1(grp_fu_2494_p1),
    .ce(grp_fu_2494_ce),
    .dout(grp_fu_2494_p2)
);

batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2500_p0),
    .din1(grp_fu_2500_p1),
    .ce(grp_fu_2500_ce),
    .dout(grp_fu_2500_p2)
);

batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2506_p0),
    .din1(grp_fu_2506_p1),
    .ce(grp_fu_2506_ce),
    .dout(grp_fu_2506_p2)
);

batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2515_p0),
    .din1(grp_fu_2515_p1),
    .ce(1'b1),
    .dout(grp_fu_2515_p2)
);

batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_4047),
    .din1(32'd1115684864),
    .ce(1'b1),
    .dout(grp_fu_2521_p2)
);

batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_4089),
    .din1(reg_4089),
    .ce(1'b1),
    .dout(grp_fu_2526_p2)
);

batch_align2D_fdiv_32ns_32ns_32_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fdiv_32ns_32ns_32_8_1_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_4174),
    .din1(reg_4028),
    .ce(1'b1),
    .dout(grp_fu_2545_p2)
);

batch_align2D_fdiv_32ns_32ns_32_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fdiv_32ns_32ns_32_8_1_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2549_p0),
    .din1(reg_4028),
    .ce(1'b1),
    .dout(grp_fu_2549_p2)
);

batch_align2D_fdiv_32ns_32ns_32_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fdiv_32ns_32ns_32_8_1_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_4055),
    .din1(reg_4028),
    .ce(1'b1),
    .dout(grp_fu_2553_p2)
);

batch_align2D_fdiv_32ns_32ns_32_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fdiv_32ns_32ns_32_8_1_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_4080),
    .din1(reg_4028),
    .ce(1'b1),
    .dout(grp_fu_2557_p2)
);

batch_align2D_fdiv_32ns_32ns_32_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fdiv_32ns_32ns_32_8_1_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2561_p0),
    .din1(reg_4028),
    .ce(1'b1),
    .dout(grp_fu_2561_p2)
);

batch_align2D_fdiv_32ns_32ns_32_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fdiv_32ns_32ns_32_8_1_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_4169),
    .din1(reg_4028),
    .ce(1'b1),
    .dout(grp_fu_2565_p2)
);

batch_align2D_sitofp_32s_32_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_sitofp_32s_32_3_1_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2569_p0),
    .ce(1'b1),
    .dout(grp_fu_2569_p1)
);

batch_align2D_mux_1287_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .din65_WIDTH( 8 ),
    .din66_WIDTH( 8 ),
    .din67_WIDTH( 8 ),
    .din68_WIDTH( 8 ),
    .din69_WIDTH( 8 ),
    .din70_WIDTH( 8 ),
    .din71_WIDTH( 8 ),
    .din72_WIDTH( 8 ),
    .din73_WIDTH( 8 ),
    .din74_WIDTH( 8 ),
    .din75_WIDTH( 8 ),
    .din76_WIDTH( 8 ),
    .din77_WIDTH( 8 ),
    .din78_WIDTH( 8 ),
    .din79_WIDTH( 8 ),
    .din80_WIDTH( 8 ),
    .din81_WIDTH( 8 ),
    .din82_WIDTH( 8 ),
    .din83_WIDTH( 8 ),
    .din84_WIDTH( 8 ),
    .din85_WIDTH( 8 ),
    .din86_WIDTH( 8 ),
    .din87_WIDTH( 8 ),
    .din88_WIDTH( 8 ),
    .din89_WIDTH( 8 ),
    .din90_WIDTH( 8 ),
    .din91_WIDTH( 8 ),
    .din92_WIDTH( 8 ),
    .din93_WIDTH( 8 ),
    .din94_WIDTH( 8 ),
    .din95_WIDTH( 8 ),
    .din96_WIDTH( 8 ),
    .din97_WIDTH( 8 ),
    .din98_WIDTH( 8 ),
    .din99_WIDTH( 8 ),
    .din100_WIDTH( 8 ),
    .din101_WIDTH( 8 ),
    .din102_WIDTH( 8 ),
    .din103_WIDTH( 8 ),
    .din104_WIDTH( 8 ),
    .din105_WIDTH( 8 ),
    .din106_WIDTH( 8 ),
    .din107_WIDTH( 8 ),
    .din108_WIDTH( 8 ),
    .din109_WIDTH( 8 ),
    .din110_WIDTH( 8 ),
    .din111_WIDTH( 8 ),
    .din112_WIDTH( 8 ),
    .din113_WIDTH( 8 ),
    .din114_WIDTH( 8 ),
    .din115_WIDTH( 8 ),
    .din116_WIDTH( 8 ),
    .din117_WIDTH( 8 ),
    .din118_WIDTH( 8 ),
    .din119_WIDTH( 8 ),
    .din120_WIDTH( 8 ),
    .din121_WIDTH( 8 ),
    .din122_WIDTH( 8 ),
    .din123_WIDTH( 8 ),
    .din124_WIDTH( 8 ),
    .din125_WIDTH( 8 ),
    .din126_WIDTH( 8 ),
    .din127_WIDTH( 8 ),
    .din128_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
batch_align2D_mux_1287_8_1_1_U18(
    .din0(ref_patch_with_borde_701_reg_9980),
    .din1(ref_patch_with_borde_701_reg_9980),
    .din2(ref_patch_with_borde_701_reg_9980),
    .din3(ref_patch_with_borde_701_reg_9980),
    .din4(ref_patch_with_borde_701_reg_9980),
    .din5(ref_patch_with_borde_701_reg_9980),
    .din6(ref_patch_with_borde_701_reg_9980),
    .din7(ref_patch_with_borde_701_reg_9980),
    .din8(ref_patch_with_borde_701_reg_9980),
    .din9(ref_patch_with_borde_701_reg_9980),
    .din10(ref_patch_with_borde_778_reg_10600),
    .din11(ref_patch_with_borde_779_reg_10605),
    .din12(ref_patch_with_borde_780_reg_10610),
    .din13(ref_patch_with_borde_781_reg_10616),
    .din14(ref_patch_with_borde_782_reg_10622),
    .din15(ref_patch_with_borde_783_reg_10628),
    .din16(ref_patch_with_borde_784_reg_10634),
    .din17(ref_patch_with_borde_785_reg_10640),
    .din18(ref_patch_with_borde_786_reg_10646),
    .din19(ref_patch_with_borde_787_reg_10652),
    .din20(ref_patch_with_borde_788_reg_10658),
    .din21(ref_patch_with_borde_703_reg_10092),
    .din22(ref_patch_with_borde_704_reg_10099),
    .din23(ref_patch_with_borde_705_reg_10106),
    .din24(ref_patch_with_borde_706_reg_10113),
    .din25(ref_patch_with_borde_707_reg_10120),
    .din26(ref_patch_with_borde_708_reg_10127),
    .din27(ref_patch_with_borde_709_reg_10134),
    .din28(ref_patch_with_borde_710_reg_10141),
    .din29(ref_patch_with_borde_711_reg_10148),
    .din30(ref_patch_with_borde_712_reg_10155),
    .din31(ref_patch_with_borde_713_reg_10162),
    .din32(ref_patch_with_borde_714_reg_10169),
    .din33(ref_patch_with_borde_715_reg_10176),
    .din34(ref_patch_with_borde_716_reg_10183),
    .din35(ref_patch_with_borde_717_reg_10190),
    .din36(ref_patch_with_borde_718_reg_10197),
    .din37(ref_patch_with_borde_719_reg_10204),
    .din38(ref_patch_with_borde_720_reg_10211),
    .din39(ref_patch_with_borde_721_reg_10218),
    .din40(ref_patch_with_borde_722_reg_10225),
    .din41(ref_patch_with_borde_723_reg_10232),
    .din42(ref_patch_with_borde_724_reg_10239),
    .din43(ref_patch_with_borde_725_reg_10246),
    .din44(ref_patch_with_borde_726_reg_10253),
    .din45(ref_patch_with_borde_727_reg_10260),
    .din46(ref_patch_with_borde_728_reg_10267),
    .din47(ref_patch_with_borde_729_reg_10274),
    .din48(ref_patch_with_borde_730_reg_10281),
    .din49(ref_patch_with_borde_731_reg_10288),
    .din50(ref_patch_with_borde_732_reg_10295),
    .din51(ref_patch_with_borde_733_reg_10302),
    .din52(ref_patch_with_borde_734_reg_10309),
    .din53(ref_patch_with_borde_735_reg_10316),
    .din54(ref_patch_with_borde_736_reg_10323),
    .din55(ref_patch_with_borde_737_reg_10330),
    .din56(ref_patch_with_borde_738_reg_10337),
    .din57(ref_patch_with_borde_739_reg_10344),
    .din58(ref_patch_with_borde_740_reg_10351),
    .din59(ref_patch_with_borde_741_reg_10358),
    .din60(ref_patch_with_borde_742_reg_10365),
    .din61(ref_patch_with_borde_743_reg_10372),
    .din62(ref_patch_with_borde_744_reg_10379),
    .din63(ref_patch_with_borde_745_reg_10386),
    .din64(ref_patch_with_borde_746_reg_10393),
    .din65(ref_patch_with_borde_747_reg_10400),
    .din66(ref_patch_with_borde_748_reg_10407),
    .din67(ref_patch_with_borde_749_reg_10414),
    .din68(ref_patch_with_borde_750_reg_10421),
    .din69(ref_patch_with_borde_751_reg_10428),
    .din70(ref_patch_with_borde_752_reg_10435),
    .din71(ref_patch_with_borde_753_reg_10442),
    .din72(ref_patch_with_borde_754_reg_10449),
    .din73(ref_patch_with_borde_755_reg_10456),
    .din74(ref_patch_with_borde_756_reg_10463),
    .din75(ref_patch_with_borde_757_reg_10470),
    .din76(ref_patch_with_borde_758_reg_10477),
    .din77(ref_patch_with_borde_759_reg_10484),
    .din78(ref_patch_with_borde_760_reg_10491),
    .din79(ref_patch_with_borde_761_reg_10498),
    .din80(ref_patch_with_borde_762_reg_10505),
    .din81(ref_patch_with_borde_763_reg_10512),
    .din82(ref_patch_with_borde_764_reg_10519),
    .din83(ref_patch_with_borde_765_reg_10526),
    .din84(ref_patch_with_borde_766_reg_10533),
    .din85(ref_patch_with_borde_767_reg_10540),
    .din86(ref_patch_with_borde_768_reg_10547),
    .din87(ref_patch_with_borde_701_reg_9980),
    .din88(ref_patch_with_borde_701_reg_9980),
    .din89(ref_patch_with_borde_701_reg_9980),
    .din90(ref_patch_with_borde_701_reg_9980),
    .din91(ref_patch_with_borde_701_reg_9980),
    .din92(ref_patch_with_borde_701_reg_9980),
    .din93(ref_patch_with_borde_701_reg_9980),
    .din94(ref_patch_with_borde_701_reg_9980),
    .din95(ref_patch_with_borde_701_reg_9980),
    .din96(ref_patch_with_borde_701_reg_9980),
    .din97(ref_patch_with_borde_701_reg_9980),
    .din98(ref_patch_with_borde_701_reg_9980),
    .din99(ref_patch_with_borde_701_reg_9980),
    .din100(ref_patch_with_borde_701_reg_9980),
    .din101(ref_patch_with_borde_701_reg_9980),
    .din102(ref_patch_with_borde_701_reg_9980),
    .din103(ref_patch_with_borde_701_reg_9980),
    .din104(ref_patch_with_borde_701_reg_9980),
    .din105(ref_patch_with_borde_701_reg_9980),
    .din106(ref_patch_with_borde_701_reg_9980),
    .din107(ref_patch_with_borde_701_reg_9980),
    .din108(ref_patch_with_borde_701_reg_9980),
    .din109(ref_patch_with_borde_701_reg_9980),
    .din110(ref_patch_with_borde_701_reg_9980),
    .din111(ref_patch_with_borde_701_reg_9980),
    .din112(ref_patch_with_borde_701_reg_9980),
    .din113(ref_patch_with_borde_701_reg_9980),
    .din114(ref_patch_with_borde_701_reg_9980),
    .din115(ref_patch_with_borde_701_reg_9980),
    .din116(ref_patch_with_borde_701_reg_9980),
    .din117(ref_patch_with_borde_701_reg_9980),
    .din118(ref_patch_with_borde_701_reg_9980),
    .din119(ref_patch_with_borde_701_reg_9980),
    .din120(ref_patch_with_borde_701_reg_9980),
    .din121(ref_patch_with_borde_701_reg_9980),
    .din122(ref_patch_with_borde_701_reg_9980),
    .din123(ref_patch_with_borde_701_reg_9980),
    .din124(ref_patch_with_borde_701_reg_9980),
    .din125(ref_patch_with_borde_701_reg_9980),
    .din126(ref_patch_with_borde_701_reg_9980),
    .din127(ref_patch_with_borde_701_reg_9980),
    .din128(ref_patch_with_borde_879_fu_6878_p129),
    .dout(ref_patch_with_borde_879_fu_6878_p130)
);

batch_align2D_mux_1287_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .din65_WIDTH( 8 ),
    .din66_WIDTH( 8 ),
    .din67_WIDTH( 8 ),
    .din68_WIDTH( 8 ),
    .din69_WIDTH( 8 ),
    .din70_WIDTH( 8 ),
    .din71_WIDTH( 8 ),
    .din72_WIDTH( 8 ),
    .din73_WIDTH( 8 ),
    .din74_WIDTH( 8 ),
    .din75_WIDTH( 8 ),
    .din76_WIDTH( 8 ),
    .din77_WIDTH( 8 ),
    .din78_WIDTH( 8 ),
    .din79_WIDTH( 8 ),
    .din80_WIDTH( 8 ),
    .din81_WIDTH( 8 ),
    .din82_WIDTH( 8 ),
    .din83_WIDTH( 8 ),
    .din84_WIDTH( 8 ),
    .din85_WIDTH( 8 ),
    .din86_WIDTH( 8 ),
    .din87_WIDTH( 8 ),
    .din88_WIDTH( 8 ),
    .din89_WIDTH( 8 ),
    .din90_WIDTH( 8 ),
    .din91_WIDTH( 8 ),
    .din92_WIDTH( 8 ),
    .din93_WIDTH( 8 ),
    .din94_WIDTH( 8 ),
    .din95_WIDTH( 8 ),
    .din96_WIDTH( 8 ),
    .din97_WIDTH( 8 ),
    .din98_WIDTH( 8 ),
    .din99_WIDTH( 8 ),
    .din100_WIDTH( 8 ),
    .din101_WIDTH( 8 ),
    .din102_WIDTH( 8 ),
    .din103_WIDTH( 8 ),
    .din104_WIDTH( 8 ),
    .din105_WIDTH( 8 ),
    .din106_WIDTH( 8 ),
    .din107_WIDTH( 8 ),
    .din108_WIDTH( 8 ),
    .din109_WIDTH( 8 ),
    .din110_WIDTH( 8 ),
    .din111_WIDTH( 8 ),
    .din112_WIDTH( 8 ),
    .din113_WIDTH( 8 ),
    .din114_WIDTH( 8 ),
    .din115_WIDTH( 8 ),
    .din116_WIDTH( 8 ),
    .din117_WIDTH( 8 ),
    .din118_WIDTH( 8 ),
    .din119_WIDTH( 8 ),
    .din120_WIDTH( 8 ),
    .din121_WIDTH( 8 ),
    .din122_WIDTH( 8 ),
    .din123_WIDTH( 8 ),
    .din124_WIDTH( 8 ),
    .din125_WIDTH( 8 ),
    .din126_WIDTH( 8 ),
    .din127_WIDTH( 8 ),
    .din128_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
batch_align2D_mux_1287_8_1_1_U19(
    .din0(ref_patch_with_borde_702_reg_10037),
    .din1(ref_patch_with_borde_702_reg_10037),
    .din2(ref_patch_with_borde_702_reg_10037),
    .din3(ref_patch_with_borde_702_reg_10037),
    .din4(ref_patch_with_borde_702_reg_10037),
    .din5(ref_patch_with_borde_702_reg_10037),
    .din6(ref_patch_with_borde_702_reg_10037),
    .din7(ref_patch_with_borde_702_reg_10037),
    .din8(ref_patch_with_borde_702_reg_10037),
    .din9(ref_patch_with_borde_702_reg_10037),
    .din10(ref_patch_with_borde_702_reg_10037),
    .din11(ref_patch_with_borde_702_reg_10037),
    .din12(ref_patch_with_borde_702_reg_10037),
    .din13(ref_patch_with_borde_702_reg_10037),
    .din14(ref_patch_with_borde_702_reg_10037),
    .din15(ref_patch_with_borde_702_reg_10037),
    .din16(ref_patch_with_borde_702_reg_10037),
    .din17(ref_patch_with_borde_702_reg_10037),
    .din18(ref_patch_with_borde_702_reg_10037),
    .din19(ref_patch_with_borde_702_reg_10037),
    .din20(ref_patch_with_borde_702_reg_10037),
    .din21(ref_patch_with_borde_703_reg_10092),
    .din22(ref_patch_with_borde_704_reg_10099),
    .din23(ref_patch_with_borde_705_reg_10106),
    .din24(ref_patch_with_borde_706_reg_10113),
    .din25(ref_patch_with_borde_707_reg_10120),
    .din26(ref_patch_with_borde_708_reg_10127),
    .din27(ref_patch_with_borde_709_reg_10134),
    .din28(ref_patch_with_borde_710_reg_10141),
    .din29(ref_patch_with_borde_711_reg_10148),
    .din30(ref_patch_with_borde_712_reg_10155),
    .din31(ref_patch_with_borde_713_reg_10162),
    .din32(ref_patch_with_borde_714_reg_10169),
    .din33(ref_patch_with_borde_715_reg_10176),
    .din34(ref_patch_with_borde_716_reg_10183),
    .din35(ref_patch_with_borde_717_reg_10190),
    .din36(ref_patch_with_borde_718_reg_10197),
    .din37(ref_patch_with_borde_719_reg_10204),
    .din38(ref_patch_with_borde_720_reg_10211),
    .din39(ref_patch_with_borde_721_reg_10218),
    .din40(ref_patch_with_borde_722_reg_10225),
    .din41(ref_patch_with_borde_723_reg_10232),
    .din42(ref_patch_with_borde_724_reg_10239),
    .din43(ref_patch_with_borde_725_reg_10246),
    .din44(ref_patch_with_borde_726_reg_10253),
    .din45(ref_patch_with_borde_727_reg_10260),
    .din46(ref_patch_with_borde_728_reg_10267),
    .din47(ref_patch_with_borde_729_reg_10274),
    .din48(ref_patch_with_borde_730_reg_10281),
    .din49(ref_patch_with_borde_731_reg_10288),
    .din50(ref_patch_with_borde_732_reg_10295),
    .din51(ref_patch_with_borde_733_reg_10302),
    .din52(ref_patch_with_borde_734_reg_10309),
    .din53(ref_patch_with_borde_735_reg_10316),
    .din54(ref_patch_with_borde_736_reg_10323),
    .din55(ref_patch_with_borde_737_reg_10330),
    .din56(ref_patch_with_borde_738_reg_10337),
    .din57(ref_patch_with_borde_739_reg_10344),
    .din58(ref_patch_with_borde_740_reg_10351),
    .din59(ref_patch_with_borde_741_reg_10358),
    .din60(ref_patch_with_borde_742_reg_10365),
    .din61(ref_patch_with_borde_743_reg_10372),
    .din62(ref_patch_with_borde_744_reg_10379),
    .din63(ref_patch_with_borde_745_reg_10386),
    .din64(ref_patch_with_borde_746_reg_10393),
    .din65(ref_patch_with_borde_747_reg_10400),
    .din66(ref_patch_with_borde_748_reg_10407),
    .din67(ref_patch_with_borde_749_reg_10414),
    .din68(ref_patch_with_borde_750_reg_10421),
    .din69(ref_patch_with_borde_751_reg_10428),
    .din70(ref_patch_with_borde_752_reg_10435),
    .din71(ref_patch_with_borde_753_reg_10442),
    .din72(ref_patch_with_borde_754_reg_10449),
    .din73(ref_patch_with_borde_755_reg_10456),
    .din74(ref_patch_with_borde_756_reg_10463),
    .din75(ref_patch_with_borde_757_reg_10470),
    .din76(ref_patch_with_borde_758_reg_10477),
    .din77(ref_patch_with_borde_759_reg_10484),
    .din78(ref_patch_with_borde_760_reg_10491),
    .din79(ref_patch_with_borde_761_reg_10498),
    .din80(ref_patch_with_borde_762_reg_10505),
    .din81(ref_patch_with_borde_763_reg_10512),
    .din82(ref_patch_with_borde_764_reg_10519),
    .din83(ref_patch_with_borde_765_reg_10526),
    .din84(ref_patch_with_borde_766_reg_10533),
    .din85(ref_patch_with_borde_767_reg_10540),
    .din86(ref_patch_with_borde_768_reg_10547),
    .din87(ref_patch_with_borde_701_reg_9980),
    .din88(ref_patch_with_borde_769_reg_10554),
    .din89(ref_patch_with_borde_700_reg_9974),
    .din90(ref_patch_with_borde_770_reg_10560),
    .din91(ref_patch_with_borde_771_reg_10565),
    .din92(ref_patch_with_borde_772_reg_10570),
    .din93(ref_patch_with_borde_773_reg_10575),
    .din94(ref_patch_with_borde_774_reg_10580),
    .din95(ref_patch_with_borde_775_reg_10585),
    .din96(ref_patch_with_borde_776_reg_10590),
    .din97(ref_patch_with_borde_777_reg_10595),
    .din98(ref_patch_with_borde_702_reg_10037),
    .din99(ref_patch_with_borde_702_reg_10037),
    .din100(ref_patch_with_borde_702_reg_10037),
    .din101(ref_patch_with_borde_702_reg_10037),
    .din102(ref_patch_with_borde_702_reg_10037),
    .din103(ref_patch_with_borde_702_reg_10037),
    .din104(ref_patch_with_borde_702_reg_10037),
    .din105(ref_patch_with_borde_702_reg_10037),
    .din106(ref_patch_with_borde_702_reg_10037),
    .din107(ref_patch_with_borde_702_reg_10037),
    .din108(ref_patch_with_borde_702_reg_10037),
    .din109(ref_patch_with_borde_702_reg_10037),
    .din110(ref_patch_with_borde_702_reg_10037),
    .din111(ref_patch_with_borde_702_reg_10037),
    .din112(ref_patch_with_borde_702_reg_10037),
    .din113(ref_patch_with_borde_702_reg_10037),
    .din114(ref_patch_with_borde_702_reg_10037),
    .din115(ref_patch_with_borde_702_reg_10037),
    .din116(ref_patch_with_borde_702_reg_10037),
    .din117(ref_patch_with_borde_702_reg_10037),
    .din118(ref_patch_with_borde_702_reg_10037),
    .din119(ref_patch_with_borde_702_reg_10037),
    .din120(ref_patch_with_borde_702_reg_10037),
    .din121(ref_patch_with_borde_702_reg_10037),
    .din122(ref_patch_with_borde_702_reg_10037),
    .din123(ref_patch_with_borde_702_reg_10037),
    .din124(ref_patch_with_borde_702_reg_10037),
    .din125(ref_patch_with_borde_702_reg_10037),
    .din126(ref_patch_with_borde_702_reg_10037),
    .din127(ref_patch_with_borde_702_reg_10037),
    .din128(ref_patch_with_borde_880_fu_7028_p129),
    .dout(ref_patch_with_borde_880_fu_7028_p130)
);

batch_align2D_mux_1007_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .din65_WIDTH( 8 ),
    .din66_WIDTH( 8 ),
    .din67_WIDTH( 8 ),
    .din68_WIDTH( 8 ),
    .din69_WIDTH( 8 ),
    .din70_WIDTH( 8 ),
    .din71_WIDTH( 8 ),
    .din72_WIDTH( 8 ),
    .din73_WIDTH( 8 ),
    .din74_WIDTH( 8 ),
    .din75_WIDTH( 8 ),
    .din76_WIDTH( 8 ),
    .din77_WIDTH( 8 ),
    .din78_WIDTH( 8 ),
    .din79_WIDTH( 8 ),
    .din80_WIDTH( 8 ),
    .din81_WIDTH( 8 ),
    .din82_WIDTH( 8 ),
    .din83_WIDTH( 8 ),
    .din84_WIDTH( 8 ),
    .din85_WIDTH( 8 ),
    .din86_WIDTH( 8 ),
    .din87_WIDTH( 8 ),
    .din88_WIDTH( 8 ),
    .din89_WIDTH( 8 ),
    .din90_WIDTH( 8 ),
    .din91_WIDTH( 8 ),
    .din92_WIDTH( 8 ),
    .din93_WIDTH( 8 ),
    .din94_WIDTH( 8 ),
    .din95_WIDTH( 8 ),
    .din96_WIDTH( 8 ),
    .din97_WIDTH( 8 ),
    .din98_WIDTH( 8 ),
    .din99_WIDTH( 8 ),
    .din100_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
batch_align2D_mux_1007_8_1_1_U20(
    .din0(ref_patch_with_borde_399),
    .din1(ref_patch_with_borde_400),
    .din2(ref_patch_with_borde_411),
    .din3(ref_patch_with_borde_422),
    .din4(ref_patch_with_borde_433),
    .din5(ref_patch_with_borde_444),
    .din6(ref_patch_with_borde_455),
    .din7(ref_patch_with_borde_466),
    .din8(ref_patch_with_borde_477),
    .din9(ref_patch_with_borde_488),
    .din10(ref_patch_with_borde_401),
    .din11(ref_patch_with_borde_402),
    .din12(ref_patch_with_borde_403),
    .din13(ref_patch_with_borde_404),
    .din14(ref_patch_with_borde_405),
    .din15(ref_patch_with_borde_406),
    .din16(ref_patch_with_borde_407),
    .din17(ref_patch_with_borde_408),
    .din18(ref_patch_with_borde_409),
    .din19(ref_patch_with_borde_410),
    .din20(ref_patch_with_borde_412),
    .din21(ref_patch_with_borde_413),
    .din22(ref_patch_with_borde_414),
    .din23(ref_patch_with_borde_415),
    .din24(ref_patch_with_borde_416),
    .din25(ref_patch_with_borde_417),
    .din26(ref_patch_with_borde_418),
    .din27(ref_patch_with_borde_419),
    .din28(ref_patch_with_borde_420),
    .din29(ref_patch_with_borde_421),
    .din30(ref_patch_with_borde_423),
    .din31(ref_patch_with_borde_424),
    .din32(ref_patch_with_borde_425),
    .din33(ref_patch_with_borde_426),
    .din34(ref_patch_with_borde_427),
    .din35(ref_patch_with_borde_428),
    .din36(ref_patch_with_borde_429),
    .din37(ref_patch_with_borde_430),
    .din38(ref_patch_with_borde_431),
    .din39(ref_patch_with_borde_432),
    .din40(ref_patch_with_borde_434),
    .din41(ref_patch_with_borde_435),
    .din42(ref_patch_with_borde_436),
    .din43(ref_patch_with_borde_437),
    .din44(ref_patch_with_borde_438),
    .din45(ref_patch_with_borde_439),
    .din46(ref_patch_with_borde_440),
    .din47(ref_patch_with_borde_441),
    .din48(ref_patch_with_borde_442),
    .din49(ref_patch_with_borde_443),
    .din50(ref_patch_with_borde_445),
    .din51(ref_patch_with_borde_446),
    .din52(ref_patch_with_borde_447),
    .din53(ref_patch_with_borde_448),
    .din54(ref_patch_with_borde_449),
    .din55(ref_patch_with_borde_450),
    .din56(ref_patch_with_borde_451),
    .din57(ref_patch_with_borde_452),
    .din58(ref_patch_with_borde_453),
    .din59(ref_patch_with_borde_454),
    .din60(ref_patch_with_borde_456),
    .din61(ref_patch_with_borde_457),
    .din62(ref_patch_with_borde_458),
    .din63(ref_patch_with_borde_459),
    .din64(ref_patch_with_borde_460),
    .din65(ref_patch_with_borde_461),
    .din66(ref_patch_with_borde_462),
    .din67(ref_patch_with_borde_463),
    .din68(ref_patch_with_borde_464),
    .din69(ref_patch_with_borde_465),
    .din70(ref_patch_with_borde_467),
    .din71(ref_patch_with_borde_468),
    .din72(ref_patch_with_borde_469),
    .din73(ref_patch_with_borde_470),
    .din74(ref_patch_with_borde_471),
    .din75(ref_patch_with_borde_472),
    .din76(ref_patch_with_borde_473),
    .din77(ref_patch_with_borde_474),
    .din78(ref_patch_with_borde_475),
    .din79(ref_patch_with_borde_476),
    .din80(ref_patch_with_borde_478),
    .din81(ref_patch_with_borde_479),
    .din82(ref_patch_with_borde_480),
    .din83(ref_patch_with_borde_481),
    .din84(ref_patch_with_borde_482),
    .din85(ref_patch_with_borde_483),
    .din86(ref_patch_with_borde_484),
    .din87(ref_patch_with_borde_485),
    .din88(ref_patch_with_borde_486),
    .din89(ref_patch_with_borde_487),
    .din90(ref_patch_with_borde_489),
    .din91(ref_patch_with_borde_490),
    .din92(ref_patch_with_borde_491),
    .din93(ref_patch_with_borde_492),
    .din94(ref_patch_with_borde_493),
    .din95(ref_patch_with_borde_494),
    .din96(ref_patch_with_borde_495),
    .din97(ref_patch_with_borde_496),
    .din98(ref_patch_with_borde_497),
    .din99(ref_patch_with_borde_498),
    .din100(tmp_57_fu_7222_p101),
    .dout(tmp_57_fu_7222_p102)
);

batch_align2D_mux_1287_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .din65_WIDTH( 8 ),
    .din66_WIDTH( 8 ),
    .din67_WIDTH( 8 ),
    .din68_WIDTH( 8 ),
    .din69_WIDTH( 8 ),
    .din70_WIDTH( 8 ),
    .din71_WIDTH( 8 ),
    .din72_WIDTH( 8 ),
    .din73_WIDTH( 8 ),
    .din74_WIDTH( 8 ),
    .din75_WIDTH( 8 ),
    .din76_WIDTH( 8 ),
    .din77_WIDTH( 8 ),
    .din78_WIDTH( 8 ),
    .din79_WIDTH( 8 ),
    .din80_WIDTH( 8 ),
    .din81_WIDTH( 8 ),
    .din82_WIDTH( 8 ),
    .din83_WIDTH( 8 ),
    .din84_WIDTH( 8 ),
    .din85_WIDTH( 8 ),
    .din86_WIDTH( 8 ),
    .din87_WIDTH( 8 ),
    .din88_WIDTH( 8 ),
    .din89_WIDTH( 8 ),
    .din90_WIDTH( 8 ),
    .din91_WIDTH( 8 ),
    .din92_WIDTH( 8 ),
    .din93_WIDTH( 8 ),
    .din94_WIDTH( 8 ),
    .din95_WIDTH( 8 ),
    .din96_WIDTH( 8 ),
    .din97_WIDTH( 8 ),
    .din98_WIDTH( 8 ),
    .din99_WIDTH( 8 ),
    .din100_WIDTH( 8 ),
    .din101_WIDTH( 8 ),
    .din102_WIDTH( 8 ),
    .din103_WIDTH( 8 ),
    .din104_WIDTH( 8 ),
    .din105_WIDTH( 8 ),
    .din106_WIDTH( 8 ),
    .din107_WIDTH( 8 ),
    .din108_WIDTH( 8 ),
    .din109_WIDTH( 8 ),
    .din110_WIDTH( 8 ),
    .din111_WIDTH( 8 ),
    .din112_WIDTH( 8 ),
    .din113_WIDTH( 8 ),
    .din114_WIDTH( 8 ),
    .din115_WIDTH( 8 ),
    .din116_WIDTH( 8 ),
    .din117_WIDTH( 8 ),
    .din118_WIDTH( 8 ),
    .din119_WIDTH( 8 ),
    .din120_WIDTH( 8 ),
    .din121_WIDTH( 8 ),
    .din122_WIDTH( 8 ),
    .din123_WIDTH( 8 ),
    .din124_WIDTH( 8 ),
    .din125_WIDTH( 8 ),
    .din126_WIDTH( 8 ),
    .din127_WIDTH( 8 ),
    .din128_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
batch_align2D_mux_1287_8_1_1_U21(
    .din0(ref_patch_with_borde_790_reg_10752),
    .din1(ref_patch_with_borde_790_reg_10752),
    .din2(ref_patch_with_borde_790_reg_10752),
    .din3(ref_patch_with_borde_790_reg_10752),
    .din4(ref_patch_with_borde_790_reg_10752),
    .din5(ref_patch_with_borde_790_reg_10752),
    .din6(ref_patch_with_borde_790_reg_10752),
    .din7(ref_patch_with_borde_790_reg_10752),
    .din8(ref_patch_with_borde_790_reg_10752),
    .din9(ref_patch_with_borde_790_reg_10752),
    .din10(ref_patch_with_borde_867_reg_11372),
    .din11(ref_patch_with_borde_868_reg_11377),
    .din12(ref_patch_with_borde_869_reg_11382),
    .din13(ref_patch_with_borde_870_reg_11388),
    .din14(ref_patch_with_borde_871_reg_11394),
    .din15(ref_patch_with_borde_872_reg_11400),
    .din16(ref_patch_with_borde_873_reg_11406),
    .din17(ref_patch_with_borde_874_reg_11412),
    .din18(ref_patch_with_borde_875_reg_11418),
    .din19(ref_patch_with_borde_876_reg_11424),
    .din20(ref_patch_with_borde_877_reg_11430),
    .din21(ref_patch_with_borde_792_reg_10864),
    .din22(ref_patch_with_borde_793_reg_10871),
    .din23(ref_patch_with_borde_794_reg_10878),
    .din24(ref_patch_with_borde_795_reg_10885),
    .din25(ref_patch_with_borde_796_reg_10892),
    .din26(ref_patch_with_borde_797_reg_10899),
    .din27(ref_patch_with_borde_798_reg_10906),
    .din28(ref_patch_with_borde_799_reg_10913),
    .din29(ref_patch_with_borde_800_reg_10920),
    .din30(ref_patch_with_borde_801_reg_10927),
    .din31(ref_patch_with_borde_802_reg_10934),
    .din32(ref_patch_with_borde_803_reg_10941),
    .din33(ref_patch_with_borde_804_reg_10948),
    .din34(ref_patch_with_borde_805_reg_10955),
    .din35(ref_patch_with_borde_806_reg_10962),
    .din36(ref_patch_with_borde_807_reg_10969),
    .din37(ref_patch_with_borde_808_reg_10976),
    .din38(ref_patch_with_borde_809_reg_10983),
    .din39(ref_patch_with_borde_810_reg_10990),
    .din40(ref_patch_with_borde_811_reg_10997),
    .din41(ref_patch_with_borde_812_reg_11004),
    .din42(ref_patch_with_borde_813_reg_11011),
    .din43(ref_patch_with_borde_814_reg_11018),
    .din44(ref_patch_with_borde_815_reg_11025),
    .din45(ref_patch_with_borde_816_reg_11032),
    .din46(ref_patch_with_borde_817_reg_11039),
    .din47(ref_patch_with_borde_818_reg_11046),
    .din48(ref_patch_with_borde_819_reg_11053),
    .din49(ref_patch_with_borde_820_reg_11060),
    .din50(ref_patch_with_borde_821_reg_11067),
    .din51(ref_patch_with_borde_822_reg_11074),
    .din52(ref_patch_with_borde_823_reg_11081),
    .din53(ref_patch_with_borde_824_reg_11088),
    .din54(ref_patch_with_borde_825_reg_11095),
    .din55(ref_patch_with_borde_826_reg_11102),
    .din56(ref_patch_with_borde_827_reg_11109),
    .din57(ref_patch_with_borde_828_reg_11116),
    .din58(ref_patch_with_borde_829_reg_11123),
    .din59(ref_patch_with_borde_830_reg_11130),
    .din60(ref_patch_with_borde_831_reg_11137),
    .din61(ref_patch_with_borde_832_reg_11144),
    .din62(ref_patch_with_borde_833_reg_11151),
    .din63(ref_patch_with_borde_834_reg_11158),
    .din64(ref_patch_with_borde_835_reg_11165),
    .din65(ref_patch_with_borde_836_reg_11172),
    .din66(ref_patch_with_borde_837_reg_11179),
    .din67(ref_patch_with_borde_838_reg_11186),
    .din68(ref_patch_with_borde_839_reg_11193),
    .din69(ref_patch_with_borde_840_reg_11200),
    .din70(ref_patch_with_borde_841_reg_11207),
    .din71(ref_patch_with_borde_842_reg_11214),
    .din72(ref_patch_with_borde_843_reg_11221),
    .din73(ref_patch_with_borde_844_reg_11228),
    .din74(ref_patch_with_borde_845_reg_11235),
    .din75(ref_patch_with_borde_846_reg_11242),
    .din76(ref_patch_with_borde_847_reg_11249),
    .din77(ref_patch_with_borde_848_reg_11256),
    .din78(ref_patch_with_borde_849_reg_11263),
    .din79(ref_patch_with_borde_850_reg_11270),
    .din80(ref_patch_with_borde_851_reg_11277),
    .din81(ref_patch_with_borde_852_reg_11284),
    .din82(ref_patch_with_borde_853_reg_11291),
    .din83(ref_patch_with_borde_854_reg_11298),
    .din84(ref_patch_with_borde_855_reg_11305),
    .din85(ref_patch_with_borde_856_reg_11312),
    .din86(ref_patch_with_borde_857_reg_11319),
    .din87(ref_patch_with_borde_790_reg_10752),
    .din88(ref_patch_with_borde_790_reg_10752),
    .din89(ref_patch_with_borde_790_reg_10752),
    .din90(ref_patch_with_borde_790_reg_10752),
    .din91(ref_patch_with_borde_790_reg_10752),
    .din92(ref_patch_with_borde_790_reg_10752),
    .din93(ref_patch_with_borde_790_reg_10752),
    .din94(ref_patch_with_borde_790_reg_10752),
    .din95(ref_patch_with_borde_790_reg_10752),
    .din96(ref_patch_with_borde_790_reg_10752),
    .din97(ref_patch_with_borde_790_reg_10752),
    .din98(ref_patch_with_borde_790_reg_10752),
    .din99(ref_patch_with_borde_790_reg_10752),
    .din100(ref_patch_with_borde_790_reg_10752),
    .din101(ref_patch_with_borde_790_reg_10752),
    .din102(ref_patch_with_borde_790_reg_10752),
    .din103(ref_patch_with_borde_790_reg_10752),
    .din104(ref_patch_with_borde_790_reg_10752),
    .din105(ref_patch_with_borde_790_reg_10752),
    .din106(ref_patch_with_borde_790_reg_10752),
    .din107(ref_patch_with_borde_790_reg_10752),
    .din108(ref_patch_with_borde_790_reg_10752),
    .din109(ref_patch_with_borde_790_reg_10752),
    .din110(ref_patch_with_borde_790_reg_10752),
    .din111(ref_patch_with_borde_790_reg_10752),
    .din112(ref_patch_with_borde_790_reg_10752),
    .din113(ref_patch_with_borde_790_reg_10752),
    .din114(ref_patch_with_borde_790_reg_10752),
    .din115(ref_patch_with_borde_790_reg_10752),
    .din116(ref_patch_with_borde_790_reg_10752),
    .din117(ref_patch_with_borde_790_reg_10752),
    .din118(ref_patch_with_borde_790_reg_10752),
    .din119(ref_patch_with_borde_790_reg_10752),
    .din120(ref_patch_with_borde_790_reg_10752),
    .din121(ref_patch_with_borde_790_reg_10752),
    .din122(ref_patch_with_borde_790_reg_10752),
    .din123(ref_patch_with_borde_790_reg_10752),
    .din124(ref_patch_with_borde_790_reg_10752),
    .din125(ref_patch_with_borde_790_reg_10752),
    .din126(ref_patch_with_borde_790_reg_10752),
    .din127(ref_patch_with_borde_790_reg_10752),
    .din128(ref_patch_with_borde_1071_fu_7591_p129),
    .dout(ref_patch_with_borde_1071_fu_7591_p130)
);

batch_align2D_mux_1287_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .din65_WIDTH( 8 ),
    .din66_WIDTH( 8 ),
    .din67_WIDTH( 8 ),
    .din68_WIDTH( 8 ),
    .din69_WIDTH( 8 ),
    .din70_WIDTH( 8 ),
    .din71_WIDTH( 8 ),
    .din72_WIDTH( 8 ),
    .din73_WIDTH( 8 ),
    .din74_WIDTH( 8 ),
    .din75_WIDTH( 8 ),
    .din76_WIDTH( 8 ),
    .din77_WIDTH( 8 ),
    .din78_WIDTH( 8 ),
    .din79_WIDTH( 8 ),
    .din80_WIDTH( 8 ),
    .din81_WIDTH( 8 ),
    .din82_WIDTH( 8 ),
    .din83_WIDTH( 8 ),
    .din84_WIDTH( 8 ),
    .din85_WIDTH( 8 ),
    .din86_WIDTH( 8 ),
    .din87_WIDTH( 8 ),
    .din88_WIDTH( 8 ),
    .din89_WIDTH( 8 ),
    .din90_WIDTH( 8 ),
    .din91_WIDTH( 8 ),
    .din92_WIDTH( 8 ),
    .din93_WIDTH( 8 ),
    .din94_WIDTH( 8 ),
    .din95_WIDTH( 8 ),
    .din96_WIDTH( 8 ),
    .din97_WIDTH( 8 ),
    .din98_WIDTH( 8 ),
    .din99_WIDTH( 8 ),
    .din100_WIDTH( 8 ),
    .din101_WIDTH( 8 ),
    .din102_WIDTH( 8 ),
    .din103_WIDTH( 8 ),
    .din104_WIDTH( 8 ),
    .din105_WIDTH( 8 ),
    .din106_WIDTH( 8 ),
    .din107_WIDTH( 8 ),
    .din108_WIDTH( 8 ),
    .din109_WIDTH( 8 ),
    .din110_WIDTH( 8 ),
    .din111_WIDTH( 8 ),
    .din112_WIDTH( 8 ),
    .din113_WIDTH( 8 ),
    .din114_WIDTH( 8 ),
    .din115_WIDTH( 8 ),
    .din116_WIDTH( 8 ),
    .din117_WIDTH( 8 ),
    .din118_WIDTH( 8 ),
    .din119_WIDTH( 8 ),
    .din120_WIDTH( 8 ),
    .din121_WIDTH( 8 ),
    .din122_WIDTH( 8 ),
    .din123_WIDTH( 8 ),
    .din124_WIDTH( 8 ),
    .din125_WIDTH( 8 ),
    .din126_WIDTH( 8 ),
    .din127_WIDTH( 8 ),
    .din128_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
batch_align2D_mux_1287_8_1_1_U22(
    .din0(ref_patch_with_borde_791_reg_10809),
    .din1(ref_patch_with_borde_791_reg_10809),
    .din2(ref_patch_with_borde_791_reg_10809),
    .din3(ref_patch_with_borde_791_reg_10809),
    .din4(ref_patch_with_borde_791_reg_10809),
    .din5(ref_patch_with_borde_791_reg_10809),
    .din6(ref_patch_with_borde_791_reg_10809),
    .din7(ref_patch_with_borde_791_reg_10809),
    .din8(ref_patch_with_borde_791_reg_10809),
    .din9(ref_patch_with_borde_791_reg_10809),
    .din10(ref_patch_with_borde_791_reg_10809),
    .din11(ref_patch_with_borde_791_reg_10809),
    .din12(ref_patch_with_borde_791_reg_10809),
    .din13(ref_patch_with_borde_791_reg_10809),
    .din14(ref_patch_with_borde_791_reg_10809),
    .din15(ref_patch_with_borde_791_reg_10809),
    .din16(ref_patch_with_borde_791_reg_10809),
    .din17(ref_patch_with_borde_791_reg_10809),
    .din18(ref_patch_with_borde_791_reg_10809),
    .din19(ref_patch_with_borde_791_reg_10809),
    .din20(ref_patch_with_borde_791_reg_10809),
    .din21(ref_patch_with_borde_792_reg_10864),
    .din22(ref_patch_with_borde_793_reg_10871),
    .din23(ref_patch_with_borde_794_reg_10878),
    .din24(ref_patch_with_borde_795_reg_10885),
    .din25(ref_patch_with_borde_796_reg_10892),
    .din26(ref_patch_with_borde_797_reg_10899),
    .din27(ref_patch_with_borde_798_reg_10906),
    .din28(ref_patch_with_borde_799_reg_10913),
    .din29(ref_patch_with_borde_800_reg_10920),
    .din30(ref_patch_with_borde_801_reg_10927),
    .din31(ref_patch_with_borde_802_reg_10934),
    .din32(ref_patch_with_borde_803_reg_10941),
    .din33(ref_patch_with_borde_804_reg_10948),
    .din34(ref_patch_with_borde_805_reg_10955),
    .din35(ref_patch_with_borde_806_reg_10962),
    .din36(ref_patch_with_borde_807_reg_10969),
    .din37(ref_patch_with_borde_808_reg_10976),
    .din38(ref_patch_with_borde_809_reg_10983),
    .din39(ref_patch_with_borde_810_reg_10990),
    .din40(ref_patch_with_borde_811_reg_10997),
    .din41(ref_patch_with_borde_812_reg_11004),
    .din42(ref_patch_with_borde_813_reg_11011),
    .din43(ref_patch_with_borde_814_reg_11018),
    .din44(ref_patch_with_borde_815_reg_11025),
    .din45(ref_patch_with_borde_816_reg_11032),
    .din46(ref_patch_with_borde_817_reg_11039),
    .din47(ref_patch_with_borde_818_reg_11046),
    .din48(ref_patch_with_borde_819_reg_11053),
    .din49(ref_patch_with_borde_820_reg_11060),
    .din50(ref_patch_with_borde_821_reg_11067),
    .din51(ref_patch_with_borde_822_reg_11074),
    .din52(ref_patch_with_borde_823_reg_11081),
    .din53(ref_patch_with_borde_824_reg_11088),
    .din54(ref_patch_with_borde_825_reg_11095),
    .din55(ref_patch_with_borde_826_reg_11102),
    .din56(ref_patch_with_borde_827_reg_11109),
    .din57(ref_patch_with_borde_828_reg_11116),
    .din58(ref_patch_with_borde_829_reg_11123),
    .din59(ref_patch_with_borde_830_reg_11130),
    .din60(ref_patch_with_borde_831_reg_11137),
    .din61(ref_patch_with_borde_832_reg_11144),
    .din62(ref_patch_with_borde_833_reg_11151),
    .din63(ref_patch_with_borde_834_reg_11158),
    .din64(ref_patch_with_borde_835_reg_11165),
    .din65(ref_patch_with_borde_836_reg_11172),
    .din66(ref_patch_with_borde_837_reg_11179),
    .din67(ref_patch_with_borde_838_reg_11186),
    .din68(ref_patch_with_borde_839_reg_11193),
    .din69(ref_patch_with_borde_840_reg_11200),
    .din70(ref_patch_with_borde_841_reg_11207),
    .din71(ref_patch_with_borde_842_reg_11214),
    .din72(ref_patch_with_borde_843_reg_11221),
    .din73(ref_patch_with_borde_844_reg_11228),
    .din74(ref_patch_with_borde_845_reg_11235),
    .din75(ref_patch_with_borde_846_reg_11242),
    .din76(ref_patch_with_borde_847_reg_11249),
    .din77(ref_patch_with_borde_848_reg_11256),
    .din78(ref_patch_with_borde_849_reg_11263),
    .din79(ref_patch_with_borde_850_reg_11270),
    .din80(ref_patch_with_borde_851_reg_11277),
    .din81(ref_patch_with_borde_852_reg_11284),
    .din82(ref_patch_with_borde_853_reg_11291),
    .din83(ref_patch_with_borde_854_reg_11298),
    .din84(ref_patch_with_borde_855_reg_11305),
    .din85(ref_patch_with_borde_856_reg_11312),
    .din86(ref_patch_with_borde_857_reg_11319),
    .din87(ref_patch_with_borde_790_reg_10752),
    .din88(ref_patch_with_borde_858_reg_11326),
    .din89(ref_patch_with_borde_789_reg_10746),
    .din90(ref_patch_with_borde_859_reg_11332),
    .din91(ref_patch_with_borde_860_reg_11337),
    .din92(ref_patch_with_borde_861_reg_11342),
    .din93(ref_patch_with_borde_862_reg_11347),
    .din94(ref_patch_with_borde_863_reg_11352),
    .din95(ref_patch_with_borde_864_reg_11357),
    .din96(ref_patch_with_borde_865_reg_11362),
    .din97(ref_patch_with_borde_866_reg_11367),
    .din98(ref_patch_with_borde_791_reg_10809),
    .din99(ref_patch_with_borde_791_reg_10809),
    .din100(ref_patch_with_borde_791_reg_10809),
    .din101(ref_patch_with_borde_791_reg_10809),
    .din102(ref_patch_with_borde_791_reg_10809),
    .din103(ref_patch_with_borde_791_reg_10809),
    .din104(ref_patch_with_borde_791_reg_10809),
    .din105(ref_patch_with_borde_791_reg_10809),
    .din106(ref_patch_with_borde_791_reg_10809),
    .din107(ref_patch_with_borde_791_reg_10809),
    .din108(ref_patch_with_borde_791_reg_10809),
    .din109(ref_patch_with_borde_791_reg_10809),
    .din110(ref_patch_with_borde_791_reg_10809),
    .din111(ref_patch_with_borde_791_reg_10809),
    .din112(ref_patch_with_borde_791_reg_10809),
    .din113(ref_patch_with_borde_791_reg_10809),
    .din114(ref_patch_with_borde_791_reg_10809),
    .din115(ref_patch_with_borde_791_reg_10809),
    .din116(ref_patch_with_borde_791_reg_10809),
    .din117(ref_patch_with_borde_791_reg_10809),
    .din118(ref_patch_with_borde_791_reg_10809),
    .din119(ref_patch_with_borde_791_reg_10809),
    .din120(ref_patch_with_borde_791_reg_10809),
    .din121(ref_patch_with_borde_791_reg_10809),
    .din122(ref_patch_with_borde_791_reg_10809),
    .din123(ref_patch_with_borde_791_reg_10809),
    .din124(ref_patch_with_borde_791_reg_10809),
    .din125(ref_patch_with_borde_791_reg_10809),
    .din126(ref_patch_with_borde_791_reg_10809),
    .din127(ref_patch_with_borde_791_reg_10809),
    .din128(ref_patch_with_borde_1072_fu_7741_p129),
    .dout(ref_patch_with_borde_1072_fu_7741_p130)
);

batch_align2D_mux_1007_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .din65_WIDTH( 8 ),
    .din66_WIDTH( 8 ),
    .din67_WIDTH( 8 ),
    .din68_WIDTH( 8 ),
    .din69_WIDTH( 8 ),
    .din70_WIDTH( 8 ),
    .din71_WIDTH( 8 ),
    .din72_WIDTH( 8 ),
    .din73_WIDTH( 8 ),
    .din74_WIDTH( 8 ),
    .din75_WIDTH( 8 ),
    .din76_WIDTH( 8 ),
    .din77_WIDTH( 8 ),
    .din78_WIDTH( 8 ),
    .din79_WIDTH( 8 ),
    .din80_WIDTH( 8 ),
    .din81_WIDTH( 8 ),
    .din82_WIDTH( 8 ),
    .din83_WIDTH( 8 ),
    .din84_WIDTH( 8 ),
    .din85_WIDTH( 8 ),
    .din86_WIDTH( 8 ),
    .din87_WIDTH( 8 ),
    .din88_WIDTH( 8 ),
    .din89_WIDTH( 8 ),
    .din90_WIDTH( 8 ),
    .din91_WIDTH( 8 ),
    .din92_WIDTH( 8 ),
    .din93_WIDTH( 8 ),
    .din94_WIDTH( 8 ),
    .din95_WIDTH( 8 ),
    .din96_WIDTH( 8 ),
    .din97_WIDTH( 8 ),
    .din98_WIDTH( 8 ),
    .din99_WIDTH( 8 ),
    .din100_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
batch_align2D_mux_1007_8_1_1_U23(
    .din0(ref_patch_with_borde_499),
    .din1(ref_patch_with_borde_500),
    .din2(ref_patch_with_borde_511),
    .din3(ref_patch_with_borde_522),
    .din4(ref_patch_with_borde_533),
    .din5(ref_patch_with_borde_544),
    .din6(ref_patch_with_borde_555),
    .din7(ref_patch_with_borde_566),
    .din8(ref_patch_with_borde_577),
    .din9(ref_patch_with_borde_588),
    .din10(ref_patch_with_borde_501),
    .din11(ref_patch_with_borde_502),
    .din12(ref_patch_with_borde_503),
    .din13(ref_patch_with_borde_504),
    .din14(ref_patch_with_borde_505),
    .din15(ref_patch_with_borde_506),
    .din16(ref_patch_with_borde_507),
    .din17(ref_patch_with_borde_508),
    .din18(ref_patch_with_borde_509),
    .din19(ref_patch_with_borde_510),
    .din20(ref_patch_with_borde_512),
    .din21(ref_patch_with_borde_513),
    .din22(ref_patch_with_borde_514),
    .din23(ref_patch_with_borde_515),
    .din24(ref_patch_with_borde_516),
    .din25(ref_patch_with_borde_517),
    .din26(ref_patch_with_borde_518),
    .din27(ref_patch_with_borde_519),
    .din28(ref_patch_with_borde_520),
    .din29(ref_patch_with_borde_521),
    .din30(ref_patch_with_borde_523),
    .din31(ref_patch_with_borde_524),
    .din32(ref_patch_with_borde_525),
    .din33(ref_patch_with_borde_526),
    .din34(ref_patch_with_borde_527),
    .din35(ref_patch_with_borde_528),
    .din36(ref_patch_with_borde_529),
    .din37(ref_patch_with_borde_530),
    .din38(ref_patch_with_borde_531),
    .din39(ref_patch_with_borde_532),
    .din40(ref_patch_with_borde_534),
    .din41(ref_patch_with_borde_535),
    .din42(ref_patch_with_borde_536),
    .din43(ref_patch_with_borde_537),
    .din44(ref_patch_with_borde_538),
    .din45(ref_patch_with_borde_539),
    .din46(ref_patch_with_borde_540),
    .din47(ref_patch_with_borde_541),
    .din48(ref_patch_with_borde_542),
    .din49(ref_patch_with_borde_543),
    .din50(ref_patch_with_borde_545),
    .din51(ref_patch_with_borde_546),
    .din52(ref_patch_with_borde_547),
    .din53(ref_patch_with_borde_548),
    .din54(ref_patch_with_borde_549),
    .din55(ref_patch_with_borde_550),
    .din56(ref_patch_with_borde_551),
    .din57(ref_patch_with_borde_552),
    .din58(ref_patch_with_borde_553),
    .din59(ref_patch_with_borde_554),
    .din60(ref_patch_with_borde_556),
    .din61(ref_patch_with_borde_557),
    .din62(ref_patch_with_borde_558),
    .din63(ref_patch_with_borde_559),
    .din64(ref_patch_with_borde_560),
    .din65(ref_patch_with_borde_561),
    .din66(ref_patch_with_borde_562),
    .din67(ref_patch_with_borde_563),
    .din68(ref_patch_with_borde_564),
    .din69(ref_patch_with_borde_565),
    .din70(ref_patch_with_borde_567),
    .din71(ref_patch_with_borde_568),
    .din72(ref_patch_with_borde_569),
    .din73(ref_patch_with_borde_570),
    .din74(ref_patch_with_borde_571),
    .din75(ref_patch_with_borde_572),
    .din76(ref_patch_with_borde_573),
    .din77(ref_patch_with_borde_574),
    .din78(ref_patch_with_borde_575),
    .din79(ref_patch_with_borde_576),
    .din80(ref_patch_with_borde_578),
    .din81(ref_patch_with_borde_579),
    .din82(ref_patch_with_borde_580),
    .din83(ref_patch_with_borde_581),
    .din84(ref_patch_with_borde_582),
    .din85(ref_patch_with_borde_583),
    .din86(ref_patch_with_borde_584),
    .din87(ref_patch_with_borde_585),
    .din88(ref_patch_with_borde_586),
    .din89(ref_patch_with_borde_587),
    .din90(ref_patch_with_borde_589),
    .din91(ref_patch_with_borde_590),
    .din92(ref_patch_with_borde_591),
    .din93(ref_patch_with_borde_592),
    .din94(ref_patch_with_borde_593),
    .din95(ref_patch_with_borde_594),
    .din96(ref_patch_with_borde_595),
    .din97(ref_patch_with_borde_596),
    .din98(ref_patch_with_borde_597),
    .din99(ref_patch_with_borde_598),
    .din100(tmp_74_fu_7935_p101),
    .dout(tmp_74_fu_7935_p102)
);

batch_align2D_mux_1287_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .din65_WIDTH( 8 ),
    .din66_WIDTH( 8 ),
    .din67_WIDTH( 8 ),
    .din68_WIDTH( 8 ),
    .din69_WIDTH( 8 ),
    .din70_WIDTH( 8 ),
    .din71_WIDTH( 8 ),
    .din72_WIDTH( 8 ),
    .din73_WIDTH( 8 ),
    .din74_WIDTH( 8 ),
    .din75_WIDTH( 8 ),
    .din76_WIDTH( 8 ),
    .din77_WIDTH( 8 ),
    .din78_WIDTH( 8 ),
    .din79_WIDTH( 8 ),
    .din80_WIDTH( 8 ),
    .din81_WIDTH( 8 ),
    .din82_WIDTH( 8 ),
    .din83_WIDTH( 8 ),
    .din84_WIDTH( 8 ),
    .din85_WIDTH( 8 ),
    .din86_WIDTH( 8 ),
    .din87_WIDTH( 8 ),
    .din88_WIDTH( 8 ),
    .din89_WIDTH( 8 ),
    .din90_WIDTH( 8 ),
    .din91_WIDTH( 8 ),
    .din92_WIDTH( 8 ),
    .din93_WIDTH( 8 ),
    .din94_WIDTH( 8 ),
    .din95_WIDTH( 8 ),
    .din96_WIDTH( 8 ),
    .din97_WIDTH( 8 ),
    .din98_WIDTH( 8 ),
    .din99_WIDTH( 8 ),
    .din100_WIDTH( 8 ),
    .din101_WIDTH( 8 ),
    .din102_WIDTH( 8 ),
    .din103_WIDTH( 8 ),
    .din104_WIDTH( 8 ),
    .din105_WIDTH( 8 ),
    .din106_WIDTH( 8 ),
    .din107_WIDTH( 8 ),
    .din108_WIDTH( 8 ),
    .din109_WIDTH( 8 ),
    .din110_WIDTH( 8 ),
    .din111_WIDTH( 8 ),
    .din112_WIDTH( 8 ),
    .din113_WIDTH( 8 ),
    .din114_WIDTH( 8 ),
    .din115_WIDTH( 8 ),
    .din116_WIDTH( 8 ),
    .din117_WIDTH( 8 ),
    .din118_WIDTH( 8 ),
    .din119_WIDTH( 8 ),
    .din120_WIDTH( 8 ),
    .din121_WIDTH( 8 ),
    .din122_WIDTH( 8 ),
    .din123_WIDTH( 8 ),
    .din124_WIDTH( 8 ),
    .din125_WIDTH( 8 ),
    .din126_WIDTH( 8 ),
    .din127_WIDTH( 8 ),
    .din128_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
batch_align2D_mux_1287_8_1_1_U24(
    .din0(ref_patch_with_borde_982_reg_11530),
    .din1(ref_patch_with_borde_982_reg_11530),
    .din2(ref_patch_with_borde_982_reg_11530),
    .din3(ref_patch_with_borde_982_reg_11530),
    .din4(ref_patch_with_borde_982_reg_11530),
    .din5(ref_patch_with_borde_982_reg_11530),
    .din6(ref_patch_with_borde_982_reg_11530),
    .din7(ref_patch_with_borde_982_reg_11530),
    .din8(ref_patch_with_borde_982_reg_11530),
    .din9(ref_patch_with_borde_982_reg_11530),
    .din10(ref_patch_with_borde_1059_reg_12150),
    .din11(ref_patch_with_borde_1060_reg_12155),
    .din12(ref_patch_with_borde_1061_reg_12160),
    .din13(ref_patch_with_borde_1062_reg_12166),
    .din14(ref_patch_with_borde_1063_reg_12172),
    .din15(ref_patch_with_borde_1064_reg_12178),
    .din16(ref_patch_with_borde_1065_reg_12184),
    .din17(ref_patch_with_borde_1066_reg_12190),
    .din18(ref_patch_with_borde_1067_reg_12196),
    .din19(ref_patch_with_borde_1068_reg_12202),
    .din20(ref_patch_with_borde_1069_reg_12208),
    .din21(ref_patch_with_borde_984_reg_11642),
    .din22(ref_patch_with_borde_985_reg_11649),
    .din23(ref_patch_with_borde_986_reg_11656),
    .din24(ref_patch_with_borde_987_reg_11663),
    .din25(ref_patch_with_borde_988_reg_11670),
    .din26(ref_patch_with_borde_989_reg_11677),
    .din27(ref_patch_with_borde_990_reg_11684),
    .din28(ref_patch_with_borde_991_reg_11691),
    .din29(ref_patch_with_borde_992_reg_11698),
    .din30(ref_patch_with_borde_993_reg_11705),
    .din31(ref_patch_with_borde_994_reg_11712),
    .din32(ref_patch_with_borde_995_reg_11719),
    .din33(ref_patch_with_borde_996_reg_11726),
    .din34(ref_patch_with_borde_997_reg_11733),
    .din35(ref_patch_with_borde_998_reg_11740),
    .din36(ref_patch_with_borde_999_reg_11747),
    .din37(ref_patch_with_borde_1000_reg_11754),
    .din38(ref_patch_with_borde_1001_reg_11761),
    .din39(ref_patch_with_borde_1002_reg_11768),
    .din40(ref_patch_with_borde_1003_reg_11775),
    .din41(ref_patch_with_borde_1004_reg_11782),
    .din42(ref_patch_with_borde_1005_reg_11789),
    .din43(ref_patch_with_borde_1006_reg_11796),
    .din44(ref_patch_with_borde_1007_reg_11803),
    .din45(ref_patch_with_borde_1008_reg_11810),
    .din46(ref_patch_with_borde_1009_reg_11817),
    .din47(ref_patch_with_borde_1010_reg_11824),
    .din48(ref_patch_with_borde_1011_reg_11831),
    .din49(ref_patch_with_borde_1012_reg_11838),
    .din50(ref_patch_with_borde_1013_reg_11845),
    .din51(ref_patch_with_borde_1014_reg_11852),
    .din52(ref_patch_with_borde_1015_reg_11859),
    .din53(ref_patch_with_borde_1016_reg_11866),
    .din54(ref_patch_with_borde_1017_reg_11873),
    .din55(ref_patch_with_borde_1018_reg_11880),
    .din56(ref_patch_with_borde_1019_reg_11887),
    .din57(ref_patch_with_borde_1020_reg_11894),
    .din58(ref_patch_with_borde_1021_reg_11901),
    .din59(ref_patch_with_borde_1022_reg_11908),
    .din60(ref_patch_with_borde_1023_reg_11915),
    .din61(ref_patch_with_borde_1024_reg_11922),
    .din62(ref_patch_with_borde_1025_reg_11929),
    .din63(ref_patch_with_borde_1026_reg_11936),
    .din64(ref_patch_with_borde_1027_reg_11943),
    .din65(ref_patch_with_borde_1028_reg_11950),
    .din66(ref_patch_with_borde_1029_reg_11957),
    .din67(ref_patch_with_borde_1030_reg_11964),
    .din68(ref_patch_with_borde_1031_reg_11971),
    .din69(ref_patch_with_borde_1032_reg_11978),
    .din70(ref_patch_with_borde_1033_reg_11985),
    .din71(ref_patch_with_borde_1034_reg_11992),
    .din72(ref_patch_with_borde_1035_reg_11999),
    .din73(ref_patch_with_borde_1036_reg_12006),
    .din74(ref_patch_with_borde_1037_reg_12013),
    .din75(ref_patch_with_borde_1038_reg_12020),
    .din76(ref_patch_with_borde_1039_reg_12027),
    .din77(ref_patch_with_borde_1040_reg_12034),
    .din78(ref_patch_with_borde_1041_reg_12041),
    .din79(ref_patch_with_borde_1042_reg_12048),
    .din80(ref_patch_with_borde_1043_reg_12055),
    .din81(ref_patch_with_borde_1044_reg_12062),
    .din82(ref_patch_with_borde_1045_reg_12069),
    .din83(ref_patch_with_borde_1046_reg_12076),
    .din84(ref_patch_with_borde_1047_reg_12083),
    .din85(ref_patch_with_borde_1048_reg_12090),
    .din86(ref_patch_with_borde_1049_reg_12097),
    .din87(ref_patch_with_borde_982_reg_11530),
    .din88(ref_patch_with_borde_982_reg_11530),
    .din89(ref_patch_with_borde_982_reg_11530),
    .din90(ref_patch_with_borde_982_reg_11530),
    .din91(ref_patch_with_borde_982_reg_11530),
    .din92(ref_patch_with_borde_982_reg_11530),
    .din93(ref_patch_with_borde_982_reg_11530),
    .din94(ref_patch_with_borde_982_reg_11530),
    .din95(ref_patch_with_borde_982_reg_11530),
    .din96(ref_patch_with_borde_982_reg_11530),
    .din97(ref_patch_with_borde_982_reg_11530),
    .din98(ref_patch_with_borde_982_reg_11530),
    .din99(ref_patch_with_borde_982_reg_11530),
    .din100(ref_patch_with_borde_982_reg_11530),
    .din101(ref_patch_with_borde_982_reg_11530),
    .din102(ref_patch_with_borde_982_reg_11530),
    .din103(ref_patch_with_borde_982_reg_11530),
    .din104(ref_patch_with_borde_982_reg_11530),
    .din105(ref_patch_with_borde_982_reg_11530),
    .din106(ref_patch_with_borde_982_reg_11530),
    .din107(ref_patch_with_borde_982_reg_11530),
    .din108(ref_patch_with_borde_982_reg_11530),
    .din109(ref_patch_with_borde_982_reg_11530),
    .din110(ref_patch_with_borde_982_reg_11530),
    .din111(ref_patch_with_borde_982_reg_11530),
    .din112(ref_patch_with_borde_982_reg_11530),
    .din113(ref_patch_with_borde_982_reg_11530),
    .din114(ref_patch_with_borde_982_reg_11530),
    .din115(ref_patch_with_borde_982_reg_11530),
    .din116(ref_patch_with_borde_982_reg_11530),
    .din117(ref_patch_with_borde_982_reg_11530),
    .din118(ref_patch_with_borde_982_reg_11530),
    .din119(ref_patch_with_borde_982_reg_11530),
    .din120(ref_patch_with_borde_982_reg_11530),
    .din121(ref_patch_with_borde_982_reg_11530),
    .din122(ref_patch_with_borde_982_reg_11530),
    .din123(ref_patch_with_borde_982_reg_11530),
    .din124(ref_patch_with_borde_982_reg_11530),
    .din125(ref_patch_with_borde_982_reg_11530),
    .din126(ref_patch_with_borde_982_reg_11530),
    .din127(ref_patch_with_borde_982_reg_11530),
    .din128(ref_patch_with_borde_1263_fu_8319_p129),
    .dout(ref_patch_with_borde_1263_fu_8319_p130)
);

batch_align2D_mux_1287_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .din65_WIDTH( 8 ),
    .din66_WIDTH( 8 ),
    .din67_WIDTH( 8 ),
    .din68_WIDTH( 8 ),
    .din69_WIDTH( 8 ),
    .din70_WIDTH( 8 ),
    .din71_WIDTH( 8 ),
    .din72_WIDTH( 8 ),
    .din73_WIDTH( 8 ),
    .din74_WIDTH( 8 ),
    .din75_WIDTH( 8 ),
    .din76_WIDTH( 8 ),
    .din77_WIDTH( 8 ),
    .din78_WIDTH( 8 ),
    .din79_WIDTH( 8 ),
    .din80_WIDTH( 8 ),
    .din81_WIDTH( 8 ),
    .din82_WIDTH( 8 ),
    .din83_WIDTH( 8 ),
    .din84_WIDTH( 8 ),
    .din85_WIDTH( 8 ),
    .din86_WIDTH( 8 ),
    .din87_WIDTH( 8 ),
    .din88_WIDTH( 8 ),
    .din89_WIDTH( 8 ),
    .din90_WIDTH( 8 ),
    .din91_WIDTH( 8 ),
    .din92_WIDTH( 8 ),
    .din93_WIDTH( 8 ),
    .din94_WIDTH( 8 ),
    .din95_WIDTH( 8 ),
    .din96_WIDTH( 8 ),
    .din97_WIDTH( 8 ),
    .din98_WIDTH( 8 ),
    .din99_WIDTH( 8 ),
    .din100_WIDTH( 8 ),
    .din101_WIDTH( 8 ),
    .din102_WIDTH( 8 ),
    .din103_WIDTH( 8 ),
    .din104_WIDTH( 8 ),
    .din105_WIDTH( 8 ),
    .din106_WIDTH( 8 ),
    .din107_WIDTH( 8 ),
    .din108_WIDTH( 8 ),
    .din109_WIDTH( 8 ),
    .din110_WIDTH( 8 ),
    .din111_WIDTH( 8 ),
    .din112_WIDTH( 8 ),
    .din113_WIDTH( 8 ),
    .din114_WIDTH( 8 ),
    .din115_WIDTH( 8 ),
    .din116_WIDTH( 8 ),
    .din117_WIDTH( 8 ),
    .din118_WIDTH( 8 ),
    .din119_WIDTH( 8 ),
    .din120_WIDTH( 8 ),
    .din121_WIDTH( 8 ),
    .din122_WIDTH( 8 ),
    .din123_WIDTH( 8 ),
    .din124_WIDTH( 8 ),
    .din125_WIDTH( 8 ),
    .din126_WIDTH( 8 ),
    .din127_WIDTH( 8 ),
    .din128_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
batch_align2D_mux_1287_8_1_1_U25(
    .din0(ref_patch_with_borde_983_reg_11587),
    .din1(ref_patch_with_borde_983_reg_11587),
    .din2(ref_patch_with_borde_983_reg_11587),
    .din3(ref_patch_with_borde_983_reg_11587),
    .din4(ref_patch_with_borde_983_reg_11587),
    .din5(ref_patch_with_borde_983_reg_11587),
    .din6(ref_patch_with_borde_983_reg_11587),
    .din7(ref_patch_with_borde_983_reg_11587),
    .din8(ref_patch_with_borde_983_reg_11587),
    .din9(ref_patch_with_borde_983_reg_11587),
    .din10(ref_patch_with_borde_983_reg_11587),
    .din11(ref_patch_with_borde_983_reg_11587),
    .din12(ref_patch_with_borde_983_reg_11587),
    .din13(ref_patch_with_borde_983_reg_11587),
    .din14(ref_patch_with_borde_983_reg_11587),
    .din15(ref_patch_with_borde_983_reg_11587),
    .din16(ref_patch_with_borde_983_reg_11587),
    .din17(ref_patch_with_borde_983_reg_11587),
    .din18(ref_patch_with_borde_983_reg_11587),
    .din19(ref_patch_with_borde_983_reg_11587),
    .din20(ref_patch_with_borde_983_reg_11587),
    .din21(ref_patch_with_borde_984_reg_11642),
    .din22(ref_patch_with_borde_985_reg_11649),
    .din23(ref_patch_with_borde_986_reg_11656),
    .din24(ref_patch_with_borde_987_reg_11663),
    .din25(ref_patch_with_borde_988_reg_11670),
    .din26(ref_patch_with_borde_989_reg_11677),
    .din27(ref_patch_with_borde_990_reg_11684),
    .din28(ref_patch_with_borde_991_reg_11691),
    .din29(ref_patch_with_borde_992_reg_11698),
    .din30(ref_patch_with_borde_993_reg_11705),
    .din31(ref_patch_with_borde_994_reg_11712),
    .din32(ref_patch_with_borde_995_reg_11719),
    .din33(ref_patch_with_borde_996_reg_11726),
    .din34(ref_patch_with_borde_997_reg_11733),
    .din35(ref_patch_with_borde_998_reg_11740),
    .din36(ref_patch_with_borde_999_reg_11747),
    .din37(ref_patch_with_borde_1000_reg_11754),
    .din38(ref_patch_with_borde_1001_reg_11761),
    .din39(ref_patch_with_borde_1002_reg_11768),
    .din40(ref_patch_with_borde_1003_reg_11775),
    .din41(ref_patch_with_borde_1004_reg_11782),
    .din42(ref_patch_with_borde_1005_reg_11789),
    .din43(ref_patch_with_borde_1006_reg_11796),
    .din44(ref_patch_with_borde_1007_reg_11803),
    .din45(ref_patch_with_borde_1008_reg_11810),
    .din46(ref_patch_with_borde_1009_reg_11817),
    .din47(ref_patch_with_borde_1010_reg_11824),
    .din48(ref_patch_with_borde_1011_reg_11831),
    .din49(ref_patch_with_borde_1012_reg_11838),
    .din50(ref_patch_with_borde_1013_reg_11845),
    .din51(ref_patch_with_borde_1014_reg_11852),
    .din52(ref_patch_with_borde_1015_reg_11859),
    .din53(ref_patch_with_borde_1016_reg_11866),
    .din54(ref_patch_with_borde_1017_reg_11873),
    .din55(ref_patch_with_borde_1018_reg_11880),
    .din56(ref_patch_with_borde_1019_reg_11887),
    .din57(ref_patch_with_borde_1020_reg_11894),
    .din58(ref_patch_with_borde_1021_reg_11901),
    .din59(ref_patch_with_borde_1022_reg_11908),
    .din60(ref_patch_with_borde_1023_reg_11915),
    .din61(ref_patch_with_borde_1024_reg_11922),
    .din62(ref_patch_with_borde_1025_reg_11929),
    .din63(ref_patch_with_borde_1026_reg_11936),
    .din64(ref_patch_with_borde_1027_reg_11943),
    .din65(ref_patch_with_borde_1028_reg_11950),
    .din66(ref_patch_with_borde_1029_reg_11957),
    .din67(ref_patch_with_borde_1030_reg_11964),
    .din68(ref_patch_with_borde_1031_reg_11971),
    .din69(ref_patch_with_borde_1032_reg_11978),
    .din70(ref_patch_with_borde_1033_reg_11985),
    .din71(ref_patch_with_borde_1034_reg_11992),
    .din72(ref_patch_with_borde_1035_reg_11999),
    .din73(ref_patch_with_borde_1036_reg_12006),
    .din74(ref_patch_with_borde_1037_reg_12013),
    .din75(ref_patch_with_borde_1038_reg_12020),
    .din76(ref_patch_with_borde_1039_reg_12027),
    .din77(ref_patch_with_borde_1040_reg_12034),
    .din78(ref_patch_with_borde_1041_reg_12041),
    .din79(ref_patch_with_borde_1042_reg_12048),
    .din80(ref_patch_with_borde_1043_reg_12055),
    .din81(ref_patch_with_borde_1044_reg_12062),
    .din82(ref_patch_with_borde_1045_reg_12069),
    .din83(ref_patch_with_borde_1046_reg_12076),
    .din84(ref_patch_with_borde_1047_reg_12083),
    .din85(ref_patch_with_borde_1048_reg_12090),
    .din86(ref_patch_with_borde_1049_reg_12097),
    .din87(ref_patch_with_borde_982_reg_11530),
    .din88(ref_patch_with_borde_1050_reg_12104),
    .din89(ref_patch_with_borde_981_reg_11524),
    .din90(ref_patch_with_borde_1051_reg_12110),
    .din91(ref_patch_with_borde_1052_reg_12115),
    .din92(ref_patch_with_borde_1053_reg_12120),
    .din93(ref_patch_with_borde_1054_reg_12125),
    .din94(ref_patch_with_borde_1055_reg_12130),
    .din95(ref_patch_with_borde_1056_reg_12135),
    .din96(ref_patch_with_borde_1057_reg_12140),
    .din97(ref_patch_with_borde_1058_reg_12145),
    .din98(ref_patch_with_borde_983_reg_11587),
    .din99(ref_patch_with_borde_983_reg_11587),
    .din100(ref_patch_with_borde_983_reg_11587),
    .din101(ref_patch_with_borde_983_reg_11587),
    .din102(ref_patch_with_borde_983_reg_11587),
    .din103(ref_patch_with_borde_983_reg_11587),
    .din104(ref_patch_with_borde_983_reg_11587),
    .din105(ref_patch_with_borde_983_reg_11587),
    .din106(ref_patch_with_borde_983_reg_11587),
    .din107(ref_patch_with_borde_983_reg_11587),
    .din108(ref_patch_with_borde_983_reg_11587),
    .din109(ref_patch_with_borde_983_reg_11587),
    .din110(ref_patch_with_borde_983_reg_11587),
    .din111(ref_patch_with_borde_983_reg_11587),
    .din112(ref_patch_with_borde_983_reg_11587),
    .din113(ref_patch_with_borde_983_reg_11587),
    .din114(ref_patch_with_borde_983_reg_11587),
    .din115(ref_patch_with_borde_983_reg_11587),
    .din116(ref_patch_with_borde_983_reg_11587),
    .din117(ref_patch_with_borde_983_reg_11587),
    .din118(ref_patch_with_borde_983_reg_11587),
    .din119(ref_patch_with_borde_983_reg_11587),
    .din120(ref_patch_with_borde_983_reg_11587),
    .din121(ref_patch_with_borde_983_reg_11587),
    .din122(ref_patch_with_borde_983_reg_11587),
    .din123(ref_patch_with_borde_983_reg_11587),
    .din124(ref_patch_with_borde_983_reg_11587),
    .din125(ref_patch_with_borde_983_reg_11587),
    .din126(ref_patch_with_borde_983_reg_11587),
    .din127(ref_patch_with_borde_983_reg_11587),
    .din128(ref_patch_with_borde_1264_fu_8469_p129),
    .dout(ref_patch_with_borde_1264_fu_8469_p130)
);

batch_align2D_mux_1007_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .din65_WIDTH( 8 ),
    .din66_WIDTH( 8 ),
    .din67_WIDTH( 8 ),
    .din68_WIDTH( 8 ),
    .din69_WIDTH( 8 ),
    .din70_WIDTH( 8 ),
    .din71_WIDTH( 8 ),
    .din72_WIDTH( 8 ),
    .din73_WIDTH( 8 ),
    .din74_WIDTH( 8 ),
    .din75_WIDTH( 8 ),
    .din76_WIDTH( 8 ),
    .din77_WIDTH( 8 ),
    .din78_WIDTH( 8 ),
    .din79_WIDTH( 8 ),
    .din80_WIDTH( 8 ),
    .din81_WIDTH( 8 ),
    .din82_WIDTH( 8 ),
    .din83_WIDTH( 8 ),
    .din84_WIDTH( 8 ),
    .din85_WIDTH( 8 ),
    .din86_WIDTH( 8 ),
    .din87_WIDTH( 8 ),
    .din88_WIDTH( 8 ),
    .din89_WIDTH( 8 ),
    .din90_WIDTH( 8 ),
    .din91_WIDTH( 8 ),
    .din92_WIDTH( 8 ),
    .din93_WIDTH( 8 ),
    .din94_WIDTH( 8 ),
    .din95_WIDTH( 8 ),
    .din96_WIDTH( 8 ),
    .din97_WIDTH( 8 ),
    .din98_WIDTH( 8 ),
    .din99_WIDTH( 8 ),
    .din100_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
batch_align2D_mux_1007_8_1_1_U26(
    .din0(ref_patch_with_borde_599),
    .din1(ref_patch_with_borde_600),
    .din2(ref_patch_with_borde_611),
    .din3(ref_patch_with_borde_622),
    .din4(ref_patch_with_borde_633),
    .din5(ref_patch_with_borde_644),
    .din6(ref_patch_with_borde_655),
    .din7(ref_patch_with_borde_666),
    .din8(ref_patch_with_borde_677),
    .din9(ref_patch_with_borde_688),
    .din10(ref_patch_with_borde_601),
    .din11(ref_patch_with_borde_602),
    .din12(ref_patch_with_borde_603),
    .din13(ref_patch_with_borde_604),
    .din14(ref_patch_with_borde_605),
    .din15(ref_patch_with_borde_606),
    .din16(ref_patch_with_borde_607),
    .din17(ref_patch_with_borde_608),
    .din18(ref_patch_with_borde_609),
    .din19(ref_patch_with_borde_610),
    .din20(ref_patch_with_borde_612),
    .din21(ref_patch_with_borde_613),
    .din22(ref_patch_with_borde_614),
    .din23(ref_patch_with_borde_615),
    .din24(ref_patch_with_borde_616),
    .din25(ref_patch_with_borde_617),
    .din26(ref_patch_with_borde_618),
    .din27(ref_patch_with_borde_619),
    .din28(ref_patch_with_borde_620),
    .din29(ref_patch_with_borde_621),
    .din30(ref_patch_with_borde_623),
    .din31(ref_patch_with_borde_624),
    .din32(ref_patch_with_borde_625),
    .din33(ref_patch_with_borde_626),
    .din34(ref_patch_with_borde_627),
    .din35(ref_patch_with_borde_628),
    .din36(ref_patch_with_borde_629),
    .din37(ref_patch_with_borde_630),
    .din38(ref_patch_with_borde_631),
    .din39(ref_patch_with_borde_632),
    .din40(ref_patch_with_borde_634),
    .din41(ref_patch_with_borde_635),
    .din42(ref_patch_with_borde_636),
    .din43(ref_patch_with_borde_637),
    .din44(ref_patch_with_borde_638),
    .din45(ref_patch_with_borde_639),
    .din46(ref_patch_with_borde_640),
    .din47(ref_patch_with_borde_641),
    .din48(ref_patch_with_borde_642),
    .din49(ref_patch_with_borde_643),
    .din50(ref_patch_with_borde_645),
    .din51(ref_patch_with_borde_646),
    .din52(ref_patch_with_borde_647),
    .din53(ref_patch_with_borde_648),
    .din54(ref_patch_with_borde_649),
    .din55(ref_patch_with_borde_650),
    .din56(ref_patch_with_borde_651),
    .din57(ref_patch_with_borde_652),
    .din58(ref_patch_with_borde_653),
    .din59(ref_patch_with_borde_654),
    .din60(ref_patch_with_borde_656),
    .din61(ref_patch_with_borde_657),
    .din62(ref_patch_with_borde_658),
    .din63(ref_patch_with_borde_659),
    .din64(ref_patch_with_borde_660),
    .din65(ref_patch_with_borde_661),
    .din66(ref_patch_with_borde_662),
    .din67(ref_patch_with_borde_663),
    .din68(ref_patch_with_borde_664),
    .din69(ref_patch_with_borde_665),
    .din70(ref_patch_with_borde_667),
    .din71(ref_patch_with_borde_668),
    .din72(ref_patch_with_borde_669),
    .din73(ref_patch_with_borde_670),
    .din74(ref_patch_with_borde_671),
    .din75(ref_patch_with_borde_672),
    .din76(ref_patch_with_borde_673),
    .din77(ref_patch_with_borde_674),
    .din78(ref_patch_with_borde_675),
    .din79(ref_patch_with_borde_676),
    .din80(ref_patch_with_borde_678),
    .din81(ref_patch_with_borde_679),
    .din82(ref_patch_with_borde_680),
    .din83(ref_patch_with_borde_681),
    .din84(ref_patch_with_borde_682),
    .din85(ref_patch_with_borde_683),
    .din86(ref_patch_with_borde_684),
    .din87(ref_patch_with_borde_685),
    .din88(ref_patch_with_borde_686),
    .din89(ref_patch_with_borde_687),
    .din90(ref_patch_with_borde_689),
    .din91(ref_patch_with_borde_690),
    .din92(ref_patch_with_borde_691),
    .din93(ref_patch_with_borde_692),
    .din94(ref_patch_with_borde_693),
    .din95(ref_patch_with_borde_694),
    .din96(ref_patch_with_borde_695),
    .din97(ref_patch_with_borde_696),
    .din98(ref_patch_with_borde_697),
    .din99(ref_patch_with_borde_698),
    .din100(tmp_80_fu_8663_p101),
    .dout(tmp_80_fu_8663_p102)
);

batch_align2D_mux_1287_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .din65_WIDTH( 8 ),
    .din66_WIDTH( 8 ),
    .din67_WIDTH( 8 ),
    .din68_WIDTH( 8 ),
    .din69_WIDTH( 8 ),
    .din70_WIDTH( 8 ),
    .din71_WIDTH( 8 ),
    .din72_WIDTH( 8 ),
    .din73_WIDTH( 8 ),
    .din74_WIDTH( 8 ),
    .din75_WIDTH( 8 ),
    .din76_WIDTH( 8 ),
    .din77_WIDTH( 8 ),
    .din78_WIDTH( 8 ),
    .din79_WIDTH( 8 ),
    .din80_WIDTH( 8 ),
    .din81_WIDTH( 8 ),
    .din82_WIDTH( 8 ),
    .din83_WIDTH( 8 ),
    .din84_WIDTH( 8 ),
    .din85_WIDTH( 8 ),
    .din86_WIDTH( 8 ),
    .din87_WIDTH( 8 ),
    .din88_WIDTH( 8 ),
    .din89_WIDTH( 8 ),
    .din90_WIDTH( 8 ),
    .din91_WIDTH( 8 ),
    .din92_WIDTH( 8 ),
    .din93_WIDTH( 8 ),
    .din94_WIDTH( 8 ),
    .din95_WIDTH( 8 ),
    .din96_WIDTH( 8 ),
    .din97_WIDTH( 8 ),
    .din98_WIDTH( 8 ),
    .din99_WIDTH( 8 ),
    .din100_WIDTH( 8 ),
    .din101_WIDTH( 8 ),
    .din102_WIDTH( 8 ),
    .din103_WIDTH( 8 ),
    .din104_WIDTH( 8 ),
    .din105_WIDTH( 8 ),
    .din106_WIDTH( 8 ),
    .din107_WIDTH( 8 ),
    .din108_WIDTH( 8 ),
    .din109_WIDTH( 8 ),
    .din110_WIDTH( 8 ),
    .din111_WIDTH( 8 ),
    .din112_WIDTH( 8 ),
    .din113_WIDTH( 8 ),
    .din114_WIDTH( 8 ),
    .din115_WIDTH( 8 ),
    .din116_WIDTH( 8 ),
    .din117_WIDTH( 8 ),
    .din118_WIDTH( 8 ),
    .din119_WIDTH( 8 ),
    .din120_WIDTH( 8 ),
    .din121_WIDTH( 8 ),
    .din122_WIDTH( 8 ),
    .din123_WIDTH( 8 ),
    .din124_WIDTH( 8 ),
    .din125_WIDTH( 8 ),
    .din126_WIDTH( 8 ),
    .din127_WIDTH( 8 ),
    .din128_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
batch_align2D_mux_1287_8_1_1_U27(
    .din0(ref_patch_with_borde_1174_reg_12308),
    .din1(ref_patch_with_borde_1174_reg_12308),
    .din2(ref_patch_with_borde_1174_reg_12308),
    .din3(ref_patch_with_borde_1174_reg_12308),
    .din4(ref_patch_with_borde_1174_reg_12308),
    .din5(ref_patch_with_borde_1174_reg_12308),
    .din6(ref_patch_with_borde_1174_reg_12308),
    .din7(ref_patch_with_borde_1174_reg_12308),
    .din8(ref_patch_with_borde_1174_reg_12308),
    .din9(ref_patch_with_borde_1174_reg_12308),
    .din10(ref_patch_with_borde_1251_reg_12928),
    .din11(ref_patch_with_borde_1252_reg_12933),
    .din12(ref_patch_with_borde_1253_reg_12938),
    .din13(ref_patch_with_borde_1254_reg_12944),
    .din14(ref_patch_with_borde_1255_reg_12950),
    .din15(ref_patch_with_borde_1256_reg_12956),
    .din16(ref_patch_with_borde_1257_reg_12962),
    .din17(ref_patch_with_borde_1258_reg_12968),
    .din18(ref_patch_with_borde_1259_reg_12974),
    .din19(ref_patch_with_borde_1260_reg_12980),
    .din20(ref_patch_with_borde_1261_reg_12986),
    .din21(ref_patch_with_borde_1176_reg_12420),
    .din22(ref_patch_with_borde_1177_reg_12427),
    .din23(ref_patch_with_borde_1178_reg_12434),
    .din24(ref_patch_with_borde_1179_reg_12441),
    .din25(ref_patch_with_borde_1180_reg_12448),
    .din26(ref_patch_with_borde_1181_reg_12455),
    .din27(ref_patch_with_borde_1182_reg_12462),
    .din28(ref_patch_with_borde_1183_reg_12469),
    .din29(ref_patch_with_borde_1184_reg_12476),
    .din30(ref_patch_with_borde_1185_reg_12483),
    .din31(ref_patch_with_borde_1186_reg_12490),
    .din32(ref_patch_with_borde_1187_reg_12497),
    .din33(ref_patch_with_borde_1188_reg_12504),
    .din34(ref_patch_with_borde_1189_reg_12511),
    .din35(ref_patch_with_borde_1190_reg_12518),
    .din36(ref_patch_with_borde_1191_reg_12525),
    .din37(ref_patch_with_borde_1192_reg_12532),
    .din38(ref_patch_with_borde_1193_reg_12539),
    .din39(ref_patch_with_borde_1194_reg_12546),
    .din40(ref_patch_with_borde_1195_reg_12553),
    .din41(ref_patch_with_borde_1196_reg_12560),
    .din42(ref_patch_with_borde_1197_reg_12567),
    .din43(ref_patch_with_borde_1198_reg_12574),
    .din44(ref_patch_with_borde_1199_reg_12581),
    .din45(ref_patch_with_borde_1200_reg_12588),
    .din46(ref_patch_with_borde_1201_reg_12595),
    .din47(ref_patch_with_borde_1202_reg_12602),
    .din48(ref_patch_with_borde_1203_reg_12609),
    .din49(ref_patch_with_borde_1204_reg_12616),
    .din50(ref_patch_with_borde_1205_reg_12623),
    .din51(ref_patch_with_borde_1206_reg_12630),
    .din52(ref_patch_with_borde_1207_reg_12637),
    .din53(ref_patch_with_borde_1208_reg_12644),
    .din54(ref_patch_with_borde_1209_reg_12651),
    .din55(ref_patch_with_borde_1210_reg_12658),
    .din56(ref_patch_with_borde_1211_reg_12665),
    .din57(ref_patch_with_borde_1212_reg_12672),
    .din58(ref_patch_with_borde_1213_reg_12679),
    .din59(ref_patch_with_borde_1214_reg_12686),
    .din60(ref_patch_with_borde_1215_reg_12693),
    .din61(ref_patch_with_borde_1216_reg_12700),
    .din62(ref_patch_with_borde_1217_reg_12707),
    .din63(ref_patch_with_borde_1218_reg_12714),
    .din64(ref_patch_with_borde_1219_reg_12721),
    .din65(ref_patch_with_borde_1220_reg_12728),
    .din66(ref_patch_with_borde_1221_reg_12735),
    .din67(ref_patch_with_borde_1222_reg_12742),
    .din68(ref_patch_with_borde_1223_reg_12749),
    .din69(ref_patch_with_borde_1224_reg_12756),
    .din70(ref_patch_with_borde_1225_reg_12763),
    .din71(ref_patch_with_borde_1226_reg_12770),
    .din72(ref_patch_with_borde_1227_reg_12777),
    .din73(ref_patch_with_borde_1228_reg_12784),
    .din74(ref_patch_with_borde_1229_reg_12791),
    .din75(ref_patch_with_borde_1230_reg_12798),
    .din76(ref_patch_with_borde_1231_reg_12805),
    .din77(ref_patch_with_borde_1232_reg_12812),
    .din78(ref_patch_with_borde_1233_reg_12819),
    .din79(ref_patch_with_borde_1234_reg_12826),
    .din80(ref_patch_with_borde_1235_reg_12833),
    .din81(ref_patch_with_borde_1236_reg_12840),
    .din82(ref_patch_with_borde_1237_reg_12847),
    .din83(ref_patch_with_borde_1238_reg_12854),
    .din84(ref_patch_with_borde_1239_reg_12861),
    .din85(ref_patch_with_borde_1240_reg_12868),
    .din86(ref_patch_with_borde_1241_reg_12875),
    .din87(ref_patch_with_borde_1174_reg_12308),
    .din88(ref_patch_with_borde_1174_reg_12308),
    .din89(ref_patch_with_borde_1174_reg_12308),
    .din90(ref_patch_with_borde_1174_reg_12308),
    .din91(ref_patch_with_borde_1174_reg_12308),
    .din92(ref_patch_with_borde_1174_reg_12308),
    .din93(ref_patch_with_borde_1174_reg_12308),
    .din94(ref_patch_with_borde_1174_reg_12308),
    .din95(ref_patch_with_borde_1174_reg_12308),
    .din96(ref_patch_with_borde_1174_reg_12308),
    .din97(ref_patch_with_borde_1174_reg_12308),
    .din98(ref_patch_with_borde_1174_reg_12308),
    .din99(ref_patch_with_borde_1174_reg_12308),
    .din100(ref_patch_with_borde_1174_reg_12308),
    .din101(ref_patch_with_borde_1174_reg_12308),
    .din102(ref_patch_with_borde_1174_reg_12308),
    .din103(ref_patch_with_borde_1174_reg_12308),
    .din104(ref_patch_with_borde_1174_reg_12308),
    .din105(ref_patch_with_borde_1174_reg_12308),
    .din106(ref_patch_with_borde_1174_reg_12308),
    .din107(ref_patch_with_borde_1174_reg_12308),
    .din108(ref_patch_with_borde_1174_reg_12308),
    .din109(ref_patch_with_borde_1174_reg_12308),
    .din110(ref_patch_with_borde_1174_reg_12308),
    .din111(ref_patch_with_borde_1174_reg_12308),
    .din112(ref_patch_with_borde_1174_reg_12308),
    .din113(ref_patch_with_borde_1174_reg_12308),
    .din114(ref_patch_with_borde_1174_reg_12308),
    .din115(ref_patch_with_borde_1174_reg_12308),
    .din116(ref_patch_with_borde_1174_reg_12308),
    .din117(ref_patch_with_borde_1174_reg_12308),
    .din118(ref_patch_with_borde_1174_reg_12308),
    .din119(ref_patch_with_borde_1174_reg_12308),
    .din120(ref_patch_with_borde_1174_reg_12308),
    .din121(ref_patch_with_borde_1174_reg_12308),
    .din122(ref_patch_with_borde_1174_reg_12308),
    .din123(ref_patch_with_borde_1174_reg_12308),
    .din124(ref_patch_with_borde_1174_reg_12308),
    .din125(ref_patch_with_borde_1174_reg_12308),
    .din126(ref_patch_with_borde_1174_reg_12308),
    .din127(ref_patch_with_borde_1174_reg_12308),
    .din128(ref_patch_with_borde_1366_fu_9047_p129),
    .dout(ref_patch_with_borde_1366_fu_9047_p130)
);

batch_align2D_mux_1287_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .din65_WIDTH( 8 ),
    .din66_WIDTH( 8 ),
    .din67_WIDTH( 8 ),
    .din68_WIDTH( 8 ),
    .din69_WIDTH( 8 ),
    .din70_WIDTH( 8 ),
    .din71_WIDTH( 8 ),
    .din72_WIDTH( 8 ),
    .din73_WIDTH( 8 ),
    .din74_WIDTH( 8 ),
    .din75_WIDTH( 8 ),
    .din76_WIDTH( 8 ),
    .din77_WIDTH( 8 ),
    .din78_WIDTH( 8 ),
    .din79_WIDTH( 8 ),
    .din80_WIDTH( 8 ),
    .din81_WIDTH( 8 ),
    .din82_WIDTH( 8 ),
    .din83_WIDTH( 8 ),
    .din84_WIDTH( 8 ),
    .din85_WIDTH( 8 ),
    .din86_WIDTH( 8 ),
    .din87_WIDTH( 8 ),
    .din88_WIDTH( 8 ),
    .din89_WIDTH( 8 ),
    .din90_WIDTH( 8 ),
    .din91_WIDTH( 8 ),
    .din92_WIDTH( 8 ),
    .din93_WIDTH( 8 ),
    .din94_WIDTH( 8 ),
    .din95_WIDTH( 8 ),
    .din96_WIDTH( 8 ),
    .din97_WIDTH( 8 ),
    .din98_WIDTH( 8 ),
    .din99_WIDTH( 8 ),
    .din100_WIDTH( 8 ),
    .din101_WIDTH( 8 ),
    .din102_WIDTH( 8 ),
    .din103_WIDTH( 8 ),
    .din104_WIDTH( 8 ),
    .din105_WIDTH( 8 ),
    .din106_WIDTH( 8 ),
    .din107_WIDTH( 8 ),
    .din108_WIDTH( 8 ),
    .din109_WIDTH( 8 ),
    .din110_WIDTH( 8 ),
    .din111_WIDTH( 8 ),
    .din112_WIDTH( 8 ),
    .din113_WIDTH( 8 ),
    .din114_WIDTH( 8 ),
    .din115_WIDTH( 8 ),
    .din116_WIDTH( 8 ),
    .din117_WIDTH( 8 ),
    .din118_WIDTH( 8 ),
    .din119_WIDTH( 8 ),
    .din120_WIDTH( 8 ),
    .din121_WIDTH( 8 ),
    .din122_WIDTH( 8 ),
    .din123_WIDTH( 8 ),
    .din124_WIDTH( 8 ),
    .din125_WIDTH( 8 ),
    .din126_WIDTH( 8 ),
    .din127_WIDTH( 8 ),
    .din128_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
batch_align2D_mux_1287_8_1_1_U28(
    .din0(ref_patch_with_borde_1175_reg_12365),
    .din1(ref_patch_with_borde_1175_reg_12365),
    .din2(ref_patch_with_borde_1175_reg_12365),
    .din3(ref_patch_with_borde_1175_reg_12365),
    .din4(ref_patch_with_borde_1175_reg_12365),
    .din5(ref_patch_with_borde_1175_reg_12365),
    .din6(ref_patch_with_borde_1175_reg_12365),
    .din7(ref_patch_with_borde_1175_reg_12365),
    .din8(ref_patch_with_borde_1175_reg_12365),
    .din9(ref_patch_with_borde_1175_reg_12365),
    .din10(ref_patch_with_borde_1175_reg_12365),
    .din11(ref_patch_with_borde_1175_reg_12365),
    .din12(ref_patch_with_borde_1175_reg_12365),
    .din13(ref_patch_with_borde_1175_reg_12365),
    .din14(ref_patch_with_borde_1175_reg_12365),
    .din15(ref_patch_with_borde_1175_reg_12365),
    .din16(ref_patch_with_borde_1175_reg_12365),
    .din17(ref_patch_with_borde_1175_reg_12365),
    .din18(ref_patch_with_borde_1175_reg_12365),
    .din19(ref_patch_with_borde_1175_reg_12365),
    .din20(ref_patch_with_borde_1175_reg_12365),
    .din21(ref_patch_with_borde_1176_reg_12420),
    .din22(ref_patch_with_borde_1177_reg_12427),
    .din23(ref_patch_with_borde_1178_reg_12434),
    .din24(ref_patch_with_borde_1179_reg_12441),
    .din25(ref_patch_with_borde_1180_reg_12448),
    .din26(ref_patch_with_borde_1181_reg_12455),
    .din27(ref_patch_with_borde_1182_reg_12462),
    .din28(ref_patch_with_borde_1183_reg_12469),
    .din29(ref_patch_with_borde_1184_reg_12476),
    .din30(ref_patch_with_borde_1185_reg_12483),
    .din31(ref_patch_with_borde_1186_reg_12490),
    .din32(ref_patch_with_borde_1187_reg_12497),
    .din33(ref_patch_with_borde_1188_reg_12504),
    .din34(ref_patch_with_borde_1189_reg_12511),
    .din35(ref_patch_with_borde_1190_reg_12518),
    .din36(ref_patch_with_borde_1191_reg_12525),
    .din37(ref_patch_with_borde_1192_reg_12532),
    .din38(ref_patch_with_borde_1193_reg_12539),
    .din39(ref_patch_with_borde_1194_reg_12546),
    .din40(ref_patch_with_borde_1195_reg_12553),
    .din41(ref_patch_with_borde_1196_reg_12560),
    .din42(ref_patch_with_borde_1197_reg_12567),
    .din43(ref_patch_with_borde_1198_reg_12574),
    .din44(ref_patch_with_borde_1199_reg_12581),
    .din45(ref_patch_with_borde_1200_reg_12588),
    .din46(ref_patch_with_borde_1201_reg_12595),
    .din47(ref_patch_with_borde_1202_reg_12602),
    .din48(ref_patch_with_borde_1203_reg_12609),
    .din49(ref_patch_with_borde_1204_reg_12616),
    .din50(ref_patch_with_borde_1205_reg_12623),
    .din51(ref_patch_with_borde_1206_reg_12630),
    .din52(ref_patch_with_borde_1207_reg_12637),
    .din53(ref_patch_with_borde_1208_reg_12644),
    .din54(ref_patch_with_borde_1209_reg_12651),
    .din55(ref_patch_with_borde_1210_reg_12658),
    .din56(ref_patch_with_borde_1211_reg_12665),
    .din57(ref_patch_with_borde_1212_reg_12672),
    .din58(ref_patch_with_borde_1213_reg_12679),
    .din59(ref_patch_with_borde_1214_reg_12686),
    .din60(ref_patch_with_borde_1215_reg_12693),
    .din61(ref_patch_with_borde_1216_reg_12700),
    .din62(ref_patch_with_borde_1217_reg_12707),
    .din63(ref_patch_with_borde_1218_reg_12714),
    .din64(ref_patch_with_borde_1219_reg_12721),
    .din65(ref_patch_with_borde_1220_reg_12728),
    .din66(ref_patch_with_borde_1221_reg_12735),
    .din67(ref_patch_with_borde_1222_reg_12742),
    .din68(ref_patch_with_borde_1223_reg_12749),
    .din69(ref_patch_with_borde_1224_reg_12756),
    .din70(ref_patch_with_borde_1225_reg_12763),
    .din71(ref_patch_with_borde_1226_reg_12770),
    .din72(ref_patch_with_borde_1227_reg_12777),
    .din73(ref_patch_with_borde_1228_reg_12784),
    .din74(ref_patch_with_borde_1229_reg_12791),
    .din75(ref_patch_with_borde_1230_reg_12798),
    .din76(ref_patch_with_borde_1231_reg_12805),
    .din77(ref_patch_with_borde_1232_reg_12812),
    .din78(ref_patch_with_borde_1233_reg_12819),
    .din79(ref_patch_with_borde_1234_reg_12826),
    .din80(ref_patch_with_borde_1235_reg_12833),
    .din81(ref_patch_with_borde_1236_reg_12840),
    .din82(ref_patch_with_borde_1237_reg_12847),
    .din83(ref_patch_with_borde_1238_reg_12854),
    .din84(ref_patch_with_borde_1239_reg_12861),
    .din85(ref_patch_with_borde_1240_reg_12868),
    .din86(ref_patch_with_borde_1241_reg_12875),
    .din87(ref_patch_with_borde_1174_reg_12308),
    .din88(ref_patch_with_borde_1242_reg_12882),
    .din89(ref_patch_with_borde_1173_reg_12302),
    .din90(ref_patch_with_borde_1243_reg_12888),
    .din91(ref_patch_with_borde_1244_reg_12893),
    .din92(ref_patch_with_borde_1245_reg_12898),
    .din93(ref_patch_with_borde_1246_reg_12903),
    .din94(ref_patch_with_borde_1247_reg_12908),
    .din95(ref_patch_with_borde_1248_reg_12913),
    .din96(ref_patch_with_borde_1249_reg_12918),
    .din97(ref_patch_with_borde_1250_reg_12923),
    .din98(ref_patch_with_borde_1175_reg_12365),
    .din99(ref_patch_with_borde_1175_reg_12365),
    .din100(ref_patch_with_borde_1175_reg_12365),
    .din101(ref_patch_with_borde_1175_reg_12365),
    .din102(ref_patch_with_borde_1175_reg_12365),
    .din103(ref_patch_with_borde_1175_reg_12365),
    .din104(ref_patch_with_borde_1175_reg_12365),
    .din105(ref_patch_with_borde_1175_reg_12365),
    .din106(ref_patch_with_borde_1175_reg_12365),
    .din107(ref_patch_with_borde_1175_reg_12365),
    .din108(ref_patch_with_borde_1175_reg_12365),
    .din109(ref_patch_with_borde_1175_reg_12365),
    .din110(ref_patch_with_borde_1175_reg_12365),
    .din111(ref_patch_with_borde_1175_reg_12365),
    .din112(ref_patch_with_borde_1175_reg_12365),
    .din113(ref_patch_with_borde_1175_reg_12365),
    .din114(ref_patch_with_borde_1175_reg_12365),
    .din115(ref_patch_with_borde_1175_reg_12365),
    .din116(ref_patch_with_borde_1175_reg_12365),
    .din117(ref_patch_with_borde_1175_reg_12365),
    .din118(ref_patch_with_borde_1175_reg_12365),
    .din119(ref_patch_with_borde_1175_reg_12365),
    .din120(ref_patch_with_borde_1175_reg_12365),
    .din121(ref_patch_with_borde_1175_reg_12365),
    .din122(ref_patch_with_borde_1175_reg_12365),
    .din123(ref_patch_with_borde_1175_reg_12365),
    .din124(ref_patch_with_borde_1175_reg_12365),
    .din125(ref_patch_with_borde_1175_reg_12365),
    .din126(ref_patch_with_borde_1175_reg_12365),
    .din127(ref_patch_with_borde_1175_reg_12365),
    .din128(ref_patch_with_borde_1367_fu_9197_p129),
    .dout(ref_patch_with_borde_1367_fu_9197_p130)
);

batch_align2D_mux_1007_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .din65_WIDTH( 8 ),
    .din66_WIDTH( 8 ),
    .din67_WIDTH( 8 ),
    .din68_WIDTH( 8 ),
    .din69_WIDTH( 8 ),
    .din70_WIDTH( 8 ),
    .din71_WIDTH( 8 ),
    .din72_WIDTH( 8 ),
    .din73_WIDTH( 8 ),
    .din74_WIDTH( 8 ),
    .din75_WIDTH( 8 ),
    .din76_WIDTH( 8 ),
    .din77_WIDTH( 8 ),
    .din78_WIDTH( 8 ),
    .din79_WIDTH( 8 ),
    .din80_WIDTH( 8 ),
    .din81_WIDTH( 8 ),
    .din82_WIDTH( 8 ),
    .din83_WIDTH( 8 ),
    .din84_WIDTH( 8 ),
    .din85_WIDTH( 8 ),
    .din86_WIDTH( 8 ),
    .din87_WIDTH( 8 ),
    .din88_WIDTH( 8 ),
    .din89_WIDTH( 8 ),
    .din90_WIDTH( 8 ),
    .din91_WIDTH( 8 ),
    .din92_WIDTH( 8 ),
    .din93_WIDTH( 8 ),
    .din94_WIDTH( 8 ),
    .din95_WIDTH( 8 ),
    .din96_WIDTH( 8 ),
    .din97_WIDTH( 8 ),
    .din98_WIDTH( 8 ),
    .din99_WIDTH( 8 ),
    .din100_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
batch_align2D_mux_1007_8_1_1_U29(
    .din0(ref_patch_with_borde_99),
    .din1(ref_patch_with_borde_98),
    .din2(ref_patch_with_borde_87),
    .din3(ref_patch_with_borde_76),
    .din4(ref_patch_with_borde_65),
    .din5(ref_patch_with_borde_54),
    .din6(ref_patch_with_borde_43),
    .din7(ref_patch_with_borde_32),
    .din8(ref_patch_with_borde_21),
    .din9(ref_patch_with_borde_10),
    .din10(ref_patch_with_borde_97),
    .din11(ref_patch_with_borde_96),
    .din12(ref_patch_with_borde_95),
    .din13(ref_patch_with_borde_94),
    .din14(ref_patch_with_borde_93),
    .din15(ref_patch_with_borde_92),
    .din16(ref_patch_with_borde_91),
    .din17(ref_patch_with_borde_90),
    .din18(ref_patch_with_borde_89),
    .din19(ref_patch_with_borde_88),
    .din20(ref_patch_with_borde_86),
    .din21(ref_patch_with_borde_85),
    .din22(ref_patch_with_borde_84),
    .din23(ref_patch_with_borde_83),
    .din24(ref_patch_with_borde_82),
    .din25(ref_patch_with_borde_81),
    .din26(ref_patch_with_borde_80),
    .din27(ref_patch_with_borde_79),
    .din28(ref_patch_with_borde_78),
    .din29(ref_patch_with_borde_77),
    .din30(ref_patch_with_borde_75),
    .din31(ref_patch_with_borde_74),
    .din32(ref_patch_with_borde_73),
    .din33(ref_patch_with_borde_72),
    .din34(ref_patch_with_borde_71),
    .din35(ref_patch_with_borde_70),
    .din36(ref_patch_with_borde_69),
    .din37(ref_patch_with_borde_68),
    .din38(ref_patch_with_borde_67),
    .din39(ref_patch_with_borde_66),
    .din40(ref_patch_with_borde_64),
    .din41(ref_patch_with_borde_63),
    .din42(ref_patch_with_borde_62),
    .din43(ref_patch_with_borde_61),
    .din44(ref_patch_with_borde_60),
    .din45(ref_patch_with_borde_59),
    .din46(ref_patch_with_borde_58),
    .din47(ref_patch_with_borde_57),
    .din48(ref_patch_with_borde_56),
    .din49(ref_patch_with_borde_55),
    .din50(ref_patch_with_borde_53),
    .din51(ref_patch_with_borde_52),
    .din52(ref_patch_with_borde_51),
    .din53(ref_patch_with_borde_50),
    .din54(ref_patch_with_borde_49),
    .din55(ref_patch_with_borde_48),
    .din56(ref_patch_with_borde_47),
    .din57(ref_patch_with_borde_46),
    .din58(ref_patch_with_borde_45),
    .din59(ref_patch_with_borde_44),
    .din60(ref_patch_with_borde_42),
    .din61(ref_patch_with_borde_41),
    .din62(ref_patch_with_borde_40),
    .din63(ref_patch_with_borde_39),
    .din64(ref_patch_with_borde_38),
    .din65(ref_patch_with_borde_37),
    .din66(ref_patch_with_borde_36),
    .din67(ref_patch_with_borde_35),
    .din68(ref_patch_with_borde_34),
    .din69(ref_patch_with_borde_33),
    .din70(ref_patch_with_borde_31),
    .din71(ref_patch_with_borde_30),
    .din72(ref_patch_with_borde_29),
    .din73(ref_patch_with_borde_28),
    .din74(ref_patch_with_borde_27),
    .din75(ref_patch_with_borde_26),
    .din76(ref_patch_with_borde_25),
    .din77(ref_patch_with_borde_24),
    .din78(ref_patch_with_borde_23),
    .din79(ref_patch_with_borde_22),
    .din80(ref_patch_with_borde_20),
    .din81(ref_patch_with_borde_19),
    .din82(ref_patch_with_borde_18),
    .din83(ref_patch_with_borde_17),
    .din84(ref_patch_with_borde_16),
    .din85(ref_patch_with_borde_15),
    .din86(ref_patch_with_borde_14),
    .din87(ref_patch_with_borde_13),
    .din88(ref_patch_with_borde_12),
    .din89(ref_patch_with_borde_11),
    .din90(ref_patch_with_borde_9),
    .din91(ref_patch_with_borde_8),
    .din92(ref_patch_with_borde_7),
    .din93(ref_patch_with_borde_6),
    .din94(ref_patch_with_borde_5),
    .din95(ref_patch_with_borde_4),
    .din96(ref_patch_with_borde_3),
    .din97(ref_patch_with_borde_2),
    .din98(ref_patch_with_borde_1),
    .din99(ref_patch_with_borde),
    .din100(tmp_83_fu_9391_p101),
    .dout(tmp_83_fu_9391_p102)
);

batch_align2D_mux_366_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_mux_366_32_1_1_U30(
    .din0(H_inv_0_0_reg_10712),
    .din1(H_inv_0_1_reg_10718),
    .din2(H_inv_0_2_reg_10724),
    .din3(H_inv_0_1_reg_10718),
    .din4(H_inv_0_4_reg_10730),
    .din5(H_inv_0_5_reg_10735),
    .din6(H_inv_0_2_reg_10724),
    .din7(H_inv_0_5_reg_10735),
    .din8(H_inv_0_8_reg_10741),
    .din9(H_inv_1_0_reg_11484),
    .din10(H_inv_1_1_reg_11490),
    .din11(H_inv_1_2_reg_11496),
    .din12(H_inv_1_1_reg_11490),
    .din13(H_inv_1_4_reg_11502),
    .din14(H_inv_1_5_reg_11507),
    .din15(H_inv_1_2_reg_11496),
    .din16(H_inv_1_5_reg_11507),
    .din17(H_inv_1_8_reg_11513),
    .din18(H_inv_2_0_reg_12262),
    .din19(H_inv_2_1_reg_12268),
    .din20(H_inv_2_2_reg_12274),
    .din21(H_inv_2_1_reg_12268),
    .din22(H_inv_2_4_reg_12280),
    .din23(H_inv_2_5_reg_12285),
    .din24(H_inv_2_2_reg_12274),
    .din25(H_inv_2_5_reg_12285),
    .din26(H_inv_2_8_reg_12291),
    .din27(H_inv_3_0_reg_13046),
    .din28(H_inv_3_1_reg_13052),
    .din29(H_inv_3_2_reg_13058),
    .din30(H_inv_3_1_reg_13052),
    .din31(H_inv_3_4_reg_13064),
    .din32(H_inv_3_5_reg_13069),
    .din33(H_inv_3_2_reg_13058),
    .din34(H_inv_3_5_reg_13069),
    .din35(H_inv_3_8_reg_13075),
    .din36(indvar6_reg_2436),
    .dout(tmp_81_fu_9691_p38)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state9))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state9)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state19))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state19))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state19);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state28))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state28))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state28);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state31) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage3_subdone) & (1'b1 == ap_CS_fsm_pp3_stage3))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage3_subdone) & (1'b1 == ap_CS_fsm_pp3_stage3))) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state87) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state86) & (pos_r_BVALID == 1'b1))) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage3_subdone) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage3_subdone) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end else if (((1'b1 == ap_CS_fsm_state86) & (pos_r_BVALID == 1'b1))) begin
            ap_enable_reg_pp4_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage0_subdone) & (1'b1 == ap_condition_pp5_exit_iter0_state143) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state142) & (pos_r_BVALID == 1'b1))) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage3_subdone) & (1'b1 == ap_CS_fsm_pp5_stage3))) begin
            ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage3_subdone) & (1'b1 == ap_CS_fsm_pp5_stage3))) begin
            ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
        end else if (((1'b1 == ap_CS_fsm_state142) & (pos_r_BVALID == 1'b1))) begin
            ap_enable_reg_pp5_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp6_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp6_stage0_subdone) & (1'b1 == ap_condition_pp6_exit_iter0_state199) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
            ap_enable_reg_pp6_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state198) & (pos_r_BVALID == 1'b1))) begin
            ap_enable_reg_pp6_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp6_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp6_stage3_subdone) & (1'b1 == ap_CS_fsm_pp6_stage3))) begin
            ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp6_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp6_stage3_subdone) & (1'b1 == ap_CS_fsm_pp6_stage3))) begin
            ap_enable_reg_pp6_iter2 <= ap_enable_reg_pp6_iter1;
        end else if (((1'b1 == ap_CS_fsm_state198) & (pos_r_BVALID == 1'b1))) begin
            ap_enable_reg_pp6_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp7_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp7_stage0_subdone) & (1'b1 == ap_condition_pp7_exit_iter0_state255) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
            ap_enable_reg_pp7_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state254) & (pos_r_BVALID == 1'b1))) begin
            ap_enable_reg_pp7_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp7_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp7_stage0_subdone) & (1'b1 == ap_condition_pp7_exit_iter0_state255))) begin
            ap_enable_reg_pp7_iter1 <= (1'b1 ^ ap_condition_pp7_exit_iter0_state255);
        end else if ((1'b0 == ap_block_pp7_stage0_subdone)) begin
            ap_enable_reg_pp7_iter1 <= ap_enable_reg_pp7_iter0;
        end else if (((1'b1 == ap_CS_fsm_state254) & (pos_r_BVALID == 1'b1))) begin
            ap_enable_reg_pp7_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp8_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp8_stage0_subdone) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b1 == ap_condition_pp8_exit_iter0_state262))) begin
            ap_enable_reg_pp8_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state261) & (debug_BVALID == 1'b1))) begin
            ap_enable_reg_pp8_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp8_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp8_stage0_subdone) & (1'b1 == ap_condition_pp8_exit_iter0_state262))) begin
            ap_enable_reg_pp8_iter1 <= (1'b1 ^ ap_condition_pp8_exit_iter0_state262);
        end else if ((1'b0 == ap_block_pp8_stage0_subdone)) begin
            ap_enable_reg_pp8_iter1 <= ap_enable_reg_pp8_iter0;
        end else if (((1'b1 == ap_CS_fsm_state261) & (debug_BVALID == 1'b1))) begin
            ap_enable_reg_pp8_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_debug_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state212)) begin
            if ((1'b0 == ap_block_state212_io)) begin
                ap_reg_ioackin_debug_AWREADY <= 1'b0;
            end else if ((debug_AWREADY == 1'b1)) begin
                ap_reg_ioackin_debug_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_debug_WREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_11632)) begin
            if ((1'b0 == ap_block_pp7_stage0_11001)) begin
                ap_reg_ioackin_debug_WREADY <= 1'b0;
            end else if (((1'b0 == ap_block_pp7_stage0_01001) & (debug_WREADY == 1'b1))) begin
                ap_reg_ioackin_debug_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_patches_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            if ((ap_sig_ioackin_patches_ARREADY == 1'b1)) begin
                ap_reg_ioackin_patches_ARREADY <= 1'b0;
            end else if ((patches_ARREADY == 1'b1)) begin
                ap_reg_ioackin_patches_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_pos_r_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            if ((ap_sig_ioackin_pos_r_ARREADY == 1'b1)) begin
                ap_reg_ioackin_pos_r_ARREADY <= 1'b0;
            end else if ((pos_r_ARREADY == 1'b1)) begin
                ap_reg_ioackin_pos_r_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_pos_r_AWREADY <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state257) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state43) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state212) & (1'b0 == ap_block_state212_io)) | ((1'b1 == ap_CS_fsm_state192) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state136) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)))) begin
            ap_reg_ioackin_pos_r_AWREADY <= 1'b0;
        end else if ((((1'b1 == ap_CS_fsm_state257) & (pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state43) & (pos_r_AWREADY == 1'b1)) | ((pos_r_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state212)) | ((pos_r_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state192)) | ((pos_r_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state136)))) begin
            ap_reg_ioackin_pos_r_AWREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_pos_r_WREADY <= 1'b0;
    end else begin
        if ((((exitcond5_reg_13094 == 1'd0) & (1'b0 == ap_block_pp8_stage0_11001) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0)) | ((ap_sig_ioackin_pos_r_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state81)) | ((ap_sig_ioackin_pos_r_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state249)) | ((ap_sig_ioackin_pos_r_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state193)) | ((ap_sig_ioackin_pos_r_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state137)))) begin
            ap_reg_ioackin_pos_r_WREADY <= 1'b0;
        end else if ((((exitcond5_reg_13094 == 1'd0) & (1'b0 == ap_block_pp8_stage0_01001) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (pos_r_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state81) & (pos_r_WREADY == 1'b1)) | ((pos_r_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state249)) | ((pos_r_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state193)) | ((pos_r_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state137)))) begin
            ap_reg_ioackin_pos_r_WREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_pyr_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            if ((ap_sig_ioackin_pyr_ARREADY == 1'b1)) begin
                ap_reg_ioackin_pyr_ARREADY <= 1'b0;
            end else if ((pyr_ARREADY == 1'b1)) begin
                ap_reg_ioackin_pyr_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_11308)) begin
        if ((tmp_58_0_t_fu_6856_p2 == 7'd12)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_780_reg_10610;
        end else if ((1'b1 == ap_condition_11384)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_700_reg_9974;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd88)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_769_reg_10554;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd87)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_701_reg_9980;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd86)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_768_reg_10547;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd85)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_767_reg_10540;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd84)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_766_reg_10533;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd83)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_765_reg_10526;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd82)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_764_reg_10519;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd81)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_763_reg_10512;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd80)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_762_reg_10505;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd79)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_761_reg_10498;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd78)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_760_reg_10491;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd77)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_759_reg_10484;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd76)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_758_reg_10477;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd75)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_757_reg_10470;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd74)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_756_reg_10463;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd73)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_755_reg_10456;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd72)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_754_reg_10449;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd71)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_753_reg_10442;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd70)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_752_reg_10435;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd69)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_751_reg_10428;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd68)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_750_reg_10421;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd67)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_749_reg_10414;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd66)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_748_reg_10407;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd65)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_747_reg_10400;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd64)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_746_reg_10393;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd63)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_745_reg_10386;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd62)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_744_reg_10379;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd61)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_743_reg_10372;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd60)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_742_reg_10365;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd59)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_741_reg_10358;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd58)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_740_reg_10351;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd57)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_739_reg_10344;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd56)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_738_reg_10337;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd55)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_737_reg_10330;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd54)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_736_reg_10323;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd53)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_735_reg_10316;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd52)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_734_reg_10309;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd51)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_733_reg_10302;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd50)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_732_reg_10295;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd49)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_731_reg_10288;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd48)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_730_reg_10281;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd47)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_729_reg_10274;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd46)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_728_reg_10267;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd45)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_727_reg_10260;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd44)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_726_reg_10253;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd43)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_725_reg_10246;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd42)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_724_reg_10239;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd41)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_723_reg_10232;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd40)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_722_reg_10225;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd39)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_721_reg_10218;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd38)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_720_reg_10211;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd37)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_719_reg_10204;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd36)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_718_reg_10197;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd35)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_717_reg_10190;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd34)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_716_reg_10183;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd33)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_715_reg_10176;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd32)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_714_reg_10169;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd31)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_713_reg_10162;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd30)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_712_reg_10155;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd29)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_711_reg_10148;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd28)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_710_reg_10141;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd27)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_709_reg_10134;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd26)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_708_reg_10127;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd25)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_707_reg_10120;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd24)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_706_reg_10113;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd23)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_705_reg_10106;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd22)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_704_reg_10099;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd21)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_703_reg_10092;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd20)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_788_reg_10658;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd19)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_787_reg_10652;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd18)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_786_reg_10646;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd17)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_785_reg_10640;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd16)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_784_reg_10634;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd15)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_783_reg_10628;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd14)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_782_reg_10622;
        end else if ((tmp_58_0_t_fu_6856_p2 == 7'd13)) begin
            ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579 <= ref_patch_with_borde_781_reg_10616;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_11389)) begin
        if ((tmp_58_1_t_fu_7569_p2 == 7'd12)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_869_reg_11382;
        end else if ((1'b1 == ap_condition_11465)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_789_reg_10746;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd88)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_858_reg_11326;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd87)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_790_reg_10752;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd86)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_857_reg_11319;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd85)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_856_reg_11312;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd84)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_855_reg_11305;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd83)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_854_reg_11298;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd82)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_853_reg_11291;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd81)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_852_reg_11284;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd80)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_851_reg_11277;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd79)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_850_reg_11270;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd78)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_849_reg_11263;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd77)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_848_reg_11256;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd76)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_847_reg_11249;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd75)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_846_reg_11242;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd74)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_845_reg_11235;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd73)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_844_reg_11228;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd72)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_843_reg_11221;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd71)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_842_reg_11214;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd70)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_841_reg_11207;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd69)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_840_reg_11200;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd68)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_839_reg_11193;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd67)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_838_reg_11186;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd66)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_837_reg_11179;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd65)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_836_reg_11172;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd64)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_835_reg_11165;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd63)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_834_reg_11158;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd62)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_833_reg_11151;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd61)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_832_reg_11144;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd60)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_831_reg_11137;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd59)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_830_reg_11130;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd58)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_829_reg_11123;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd57)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_828_reg_11116;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd56)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_827_reg_11109;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd55)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_826_reg_11102;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd54)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_825_reg_11095;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd53)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_824_reg_11088;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd52)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_823_reg_11081;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd51)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_822_reg_11074;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd50)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_821_reg_11067;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd49)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_820_reg_11060;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd48)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_819_reg_11053;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd47)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_818_reg_11046;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd46)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_817_reg_11039;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd45)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_816_reg_11032;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd44)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_815_reg_11025;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd43)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_814_reg_11018;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd42)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_813_reg_11011;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd41)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_812_reg_11004;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd40)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_811_reg_10997;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd39)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_810_reg_10990;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd38)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_809_reg_10983;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd37)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_808_reg_10976;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd36)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_807_reg_10969;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd35)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_806_reg_10962;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd34)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_805_reg_10955;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd33)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_804_reg_10948;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd32)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_803_reg_10941;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd31)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_802_reg_10934;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd30)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_801_reg_10927;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd29)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_800_reg_10920;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd28)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_799_reg_10913;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd27)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_798_reg_10906;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd26)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_797_reg_10899;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd25)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_796_reg_10892;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd24)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_795_reg_10885;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd23)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_794_reg_10878;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd22)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_793_reg_10871;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd21)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_792_reg_10864;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd20)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_877_reg_11430;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd19)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_876_reg_11424;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd18)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_875_reg_11418;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd17)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_874_reg_11412;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd16)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_873_reg_11406;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd15)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_872_reg_11400;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd14)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_871_reg_11394;
        end else if ((tmp_58_1_t_fu_7569_p2 == 7'd13)) begin
            ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811 <= ref_patch_with_borde_870_reg_11388;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_11470)) begin
        if ((tmp_58_2_t_fu_8297_p2 == 7'd12)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1061_reg_12160;
        end else if ((1'b1 == ap_condition_11546)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_981_reg_11524;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd88)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1050_reg_12104;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd87)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_982_reg_11530;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd86)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1049_reg_12097;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd85)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1048_reg_12090;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd84)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1047_reg_12083;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd83)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1046_reg_12076;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd82)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1045_reg_12069;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd81)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1044_reg_12062;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd80)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1043_reg_12055;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd79)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1042_reg_12048;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd78)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1041_reg_12041;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd77)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1040_reg_12034;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd76)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1039_reg_12027;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd75)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1038_reg_12020;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd74)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1037_reg_12013;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd73)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1036_reg_12006;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd72)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1035_reg_11999;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd71)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1034_reg_11992;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd70)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1033_reg_11985;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd69)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1032_reg_11978;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd68)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1031_reg_11971;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd67)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1030_reg_11964;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd66)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1029_reg_11957;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd65)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1028_reg_11950;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd64)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1027_reg_11943;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd63)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1026_reg_11936;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd62)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1025_reg_11929;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd61)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1024_reg_11922;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd60)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1023_reg_11915;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd59)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1022_reg_11908;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd58)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1021_reg_11901;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd57)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1020_reg_11894;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd56)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1019_reg_11887;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd55)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1018_reg_11880;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd54)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1017_reg_11873;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd53)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1016_reg_11866;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd52)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1015_reg_11859;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd51)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1014_reg_11852;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd50)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1013_reg_11845;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd49)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1012_reg_11838;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd48)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1011_reg_11831;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd47)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1010_reg_11824;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd46)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1009_reg_11817;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd45)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1008_reg_11810;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd44)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1007_reg_11803;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd43)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1006_reg_11796;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd42)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1005_reg_11789;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd41)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1004_reg_11782;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd40)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1003_reg_11775;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd39)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1002_reg_11768;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd38)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1001_reg_11761;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd37)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1000_reg_11754;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd36)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_999_reg_11747;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd35)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_998_reg_11740;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd34)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_997_reg_11733;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd33)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_996_reg_11726;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd32)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_995_reg_11719;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd31)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_994_reg_11712;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd30)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_993_reg_11705;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd29)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_992_reg_11698;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd28)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_991_reg_11691;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd27)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_990_reg_11684;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd26)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_989_reg_11677;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd25)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_988_reg_11670;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd24)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_987_reg_11663;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd23)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_986_reg_11656;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd22)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_985_reg_11649;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd21)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_984_reg_11642;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd20)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1069_reg_12208;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd19)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1068_reg_12202;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd18)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1067_reg_12196;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd17)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1066_reg_12190;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd16)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1065_reg_12184;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd15)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1064_reg_12178;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd14)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1063_reg_12172;
        end else if ((tmp_58_2_t_fu_8297_p2 == 7'd13)) begin
            ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043 <= ref_patch_with_borde_1062_reg_12166;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_11551)) begin
        if ((tmp_58_3_t_fu_9025_p2 == 7'd12)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1253_reg_12938;
        end else if ((1'b1 == ap_condition_11627)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1173_reg_12302;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd88)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1242_reg_12882;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd87)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1174_reg_12308;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd86)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1241_reg_12875;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd85)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1240_reg_12868;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd84)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1239_reg_12861;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd83)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1238_reg_12854;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd82)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1237_reg_12847;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd81)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1236_reg_12840;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd80)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1235_reg_12833;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd79)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1234_reg_12826;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd78)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1233_reg_12819;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd77)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1232_reg_12812;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd76)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1231_reg_12805;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd75)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1230_reg_12798;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd74)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1229_reg_12791;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd73)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1228_reg_12784;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd72)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1227_reg_12777;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd71)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1226_reg_12770;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd70)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1225_reg_12763;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd69)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1224_reg_12756;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd68)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1223_reg_12749;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd67)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1222_reg_12742;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd66)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1221_reg_12735;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd65)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1220_reg_12728;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd64)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1219_reg_12721;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd63)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1218_reg_12714;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd62)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1217_reg_12707;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd61)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1216_reg_12700;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd60)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1215_reg_12693;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd59)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1214_reg_12686;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd58)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1213_reg_12679;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd57)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1212_reg_12672;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd56)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1211_reg_12665;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd55)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1210_reg_12658;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd54)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1209_reg_12651;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd53)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1208_reg_12644;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd52)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1207_reg_12637;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd51)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1206_reg_12630;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd50)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1205_reg_12623;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd49)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1204_reg_12616;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd48)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1203_reg_12609;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd47)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1202_reg_12602;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd46)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1201_reg_12595;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd45)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1200_reg_12588;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd44)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1199_reg_12581;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd43)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1198_reg_12574;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd42)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1197_reg_12567;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd41)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1196_reg_12560;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd40)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1195_reg_12553;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd39)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1194_reg_12546;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd38)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1193_reg_12539;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd37)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1192_reg_12532;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd36)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1191_reg_12525;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd35)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1190_reg_12518;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd34)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1189_reg_12511;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd33)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1188_reg_12504;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd32)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1187_reg_12497;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd31)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1186_reg_12490;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd30)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1185_reg_12483;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd29)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1184_reg_12476;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd28)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1183_reg_12469;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd27)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1182_reg_12462;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd26)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1181_reg_12455;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd25)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1180_reg_12448;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd24)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1179_reg_12441;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd23)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1178_reg_12434;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd22)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1177_reg_12427;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd21)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1176_reg_12420;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd20)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1261_reg_12986;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd19)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1260_reg_12980;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd18)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1259_reg_12974;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd17)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1258_reg_12968;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd16)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1257_reg_12962;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd15)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1256_reg_12956;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd14)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1255_reg_12950;
        end else if ((tmp_58_3_t_fu_9025_p2 == 7'd13)) begin
            ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275 <= ref_patch_with_borde_1254_reg_12944;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & (pos_r_BVALID == 1'b1))) begin
        i_0_i_1_reg_1800 <= 7'd0;
    end else if (((exitcond_i_1_reg_11436 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        i_0_i_1_reg_1800 <= i_1_reg_11440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state142) & (pos_r_BVALID == 1'b1))) begin
        i_0_i_2_reg_2032 <= 7'd0;
    end else if (((exitcond_i_2_reg_12214 == 1'd0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        i_0_i_2_reg_2032 <= i_2_reg_12218;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state198) & (pos_r_BVALID == 1'b1))) begin
        i_0_i_3_reg_2264 <= 7'd0;
    end else if (((exitcond_i_3_reg_12992 == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        i_0_i_3_reg_2264 <= i_3_reg_12996;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        i_0_i_reg_1568 <= 7'd0;
    end else if (((exitcond_i_reg_10664 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        i_0_i_reg_1568 <= i_reg_10668;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_4256_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        indvar1_reg_1464 <= indvar_next1_fu_4262_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        indvar1_reg_1464 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        indvar3_reg_1497 <= 4'd0;
    end else if (((exitcond2_fu_6708_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        indvar3_reg_1497 <= indvar_next2_fu_6714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state254) & (pos_r_BVALID == 1'b1))) begin
        indvar6_reg_2436 <= 6'd0;
    end else if (((exitcond4_fu_9679_p2 == 1'd0) & (1'b0 == ap_block_pp7_stage0_11001) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        indvar6_reg_2436 <= indvar_next3_fu_9685_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state261) & (debug_BVALID == 1'b1))) begin
        indvar8_reg_2447 <= 4'd0;
    end else if (((exitcond5_fu_9733_p2 == 1'd0) & (1'b0 == ap_block_pp8_stage0_11001) & (1'b1 == ap_CS_fsm_pp8_stage0) & (ap_enable_reg_pp8_iter0 == 1'b1))) begin
        indvar8_reg_2447 <= indvar_next4_fu_9739_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_reg_1452 <= 19'd0;
    end else if (((exitcond3_reg_9916 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_reg_1452 <= indvar_next_reg_9920;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_4256_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        phi_mul_reg_1475 <= next_mul_fu_4268_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        phi_mul_reg_1475 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_4256_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        phi_urem_reg_1486 <= idx_urem_fu_4300_p3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        phi_urem_reg_1486 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & (pos_r_BVALID == 1'b1))) begin
        tmp_10_1_reg_1776 <= 32'd0;
    end else if (((exitcond_i_1_reg_11436_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        tmp_10_1_reg_1776 <= reg_4072;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state142) & (pos_r_BVALID == 1'b1))) begin
        tmp_10_2_reg_2008 <= 32'd0;
    end else if (((exitcond_i_2_reg_12214_pp5_iter2_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage3) & (1'b0 == ap_block_pp5_stage3_11001))) begin
        tmp_10_2_reg_2008 <= reg_4072;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state198) & (pos_r_BVALID == 1'b1))) begin
        tmp_10_3_reg_2240 <= 32'd0;
    end else if (((exitcond_i_3_reg_12992_pp6_iter2_reg == 1'd0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_11001))) begin
        tmp_10_3_reg_2240 <= reg_4072;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & (pos_r_BVALID == 1'b1))) begin
        tmp_11_1_reg_1788 <= 32'd0;
    end else if (((exitcond_i_1_reg_11436_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        tmp_11_1_reg_1788 <= reg_4064;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state142) & (pos_r_BVALID == 1'b1))) begin
        tmp_11_2_reg_2020 <= 32'd0;
    end else if (((exitcond_i_2_reg_12214_pp5_iter2_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage2) & (1'b0 == ap_block_pp5_stage2_11001))) begin
        tmp_11_2_reg_2020 <= reg_4064;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state198) & (pos_r_BVALID == 1'b1))) begin
        tmp_11_3_reg_2252 <= 32'd0;
    end else if (((exitcond_i_3_reg_12992_pp6_iter2_reg == 1'd0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage2) & (1'b0 == ap_block_pp6_stage2_11001))) begin
        tmp_11_3_reg_2252 <= reg_4064;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & (pos_r_BVALID == 1'b1))) begin
        tmp_1_16_reg_1740 <= 32'd0;
    end else if (((exitcond_i_1_reg_11436_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        tmp_1_16_reg_1740 <= reg_4055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & (pos_r_BVALID == 1'b1))) begin
        tmp_1_1_reg_1752 <= 32'd0;
    end else if (((exitcond_i_1_reg_11436_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        tmp_1_1_reg_1752 <= grp_fu_2466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state142) & (pos_r_BVALID == 1'b1))) begin
        tmp_1_2_reg_1984 <= 32'd0;
    end else if (((exitcond_i_2_reg_12214_pp5_iter2_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage3) & (1'b0 == ap_block_pp5_stage3_11001))) begin
        tmp_1_2_reg_1984 <= grp_fu_2466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state198) & (pos_r_BVALID == 1'b1))) begin
        tmp_1_3_reg_2216 <= 32'd0;
    end else if (((exitcond_i_3_reg_12992_pp6_iter2_reg == 1'd0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_11001))) begin
        tmp_1_3_reg_2216 <= grp_fu_2466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & (pos_r_BVALID == 1'b1))) begin
        tmp_2_1_reg_1764 <= 32'd0;
    end else if (((exitcond_i_1_reg_11436_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        tmp_2_1_reg_1764 <= reg_4028;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state142) & (pos_r_BVALID == 1'b1))) begin
        tmp_2_20_reg_1972 <= 32'd0;
    end else if (((exitcond_i_2_reg_12214_pp5_iter2_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001))) begin
        tmp_2_20_reg_1972 <= reg_4055;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state142) & (pos_r_BVALID == 1'b1))) begin
        tmp_2_2_reg_1996 <= 32'd0;
    end else if (((exitcond_i_2_reg_12214_pp5_iter1_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        tmp_2_2_reg_1996 <= reg_4028;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state198) & (pos_r_BVALID == 1'b1))) begin
        tmp_2_3_reg_2228 <= 32'd0;
    end else if (((exitcond_i_3_reg_12992_pp6_iter1_reg == 1'd0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        tmp_2_3_reg_2228 <= reg_4028;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state198) & (pos_r_BVALID == 1'b1))) begin
        tmp_3_24_reg_2204 <= 32'd0;
    end else if (((exitcond_i_3_reg_12992_pp6_iter2_reg == 1'd0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage1) & (1'b0 == ap_block_pp6_stage1_11001))) begin
        tmp_3_24_reg_2204 <= reg_4055;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_5_reg_1556 <= 32'd0;
    end else if (((exitcond_i_reg_10664_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_11001))) begin
        tmp_5_reg_1556 <= reg_4064;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_7_reg_1520 <= 32'd0;
    end else if (((exitcond_i_reg_10664_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (1'b0 == ap_block_pp3_stage3_11001))) begin
        tmp_7_reg_1520 <= grp_fu_2466_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_8_reg_1532 <= 32'd0;
    end else if (((exitcond_i_reg_10664_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        tmp_8_reg_1532 <= reg_4028;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_9_reg_1544 <= 32'd0;
    end else if (((exitcond_i_reg_10664_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (1'b0 == ap_block_pp3_stage3_11001))) begin
        tmp_9_reg_1544 <= reg_4072;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_s_reg_1508 <= 32'd0;
    end else if (((exitcond_i_reg_10664_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_11001))) begin
        tmp_s_reg_1508 <= reg_4055;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        H_inv_0_0_reg_10712 <= grp_fu_2545_p2;
        H_inv_0_1_reg_10718 <= grp_fu_2549_p2;
        H_inv_0_2_reg_10724 <= grp_fu_2553_p2;
        H_inv_0_4_reg_10730 <= grp_fu_2557_p2;
        H_inv_0_5_reg_10735 <= grp_fu_2561_p2;
        H_inv_0_8_reg_10741 <= grp_fu_2565_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state132)) begin
        H_inv_1_0_reg_11484 <= grp_fu_2545_p2;
        H_inv_1_1_reg_11490 <= grp_fu_2549_p2;
        H_inv_1_2_reg_11496 <= grp_fu_2553_p2;
        H_inv_1_4_reg_11502 <= grp_fu_2557_p2;
        H_inv_1_5_reg_11507 <= grp_fu_2561_p2;
        H_inv_1_8_reg_11513 <= grp_fu_2565_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state188)) begin
        H_inv_2_0_reg_12262 <= grp_fu_2545_p2;
        H_inv_2_1_reg_12268 <= grp_fu_2549_p2;
        H_inv_2_2_reg_12274 <= grp_fu_2553_p2;
        H_inv_2_4_reg_12280 <= grp_fu_2557_p2;
        H_inv_2_5_reg_12285 <= grp_fu_2561_p2;
        H_inv_2_8_reg_12291 <= grp_fu_2565_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state244)) begin
        H_inv_3_0_reg_13046 <= grp_fu_2545_p2;
        H_inv_3_1_reg_13052 <= grp_fu_2549_p2;
        H_inv_3_2_reg_13058 <= grp_fu_2553_p2;
        H_inv_3_4_reg_13064 <= grp_fu_2557_p2;
        H_inv_3_5_reg_13069 <= grp_fu_2561_p2;
        H_inv_3_8_reg_13075 <= grp_fu_2565_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_9733_p2 == 1'd0) & (1'b0 == ap_block_pp8_stage0_11001) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        UnifiedRetVal_i_reg_13103 <= UnifiedRetVal_i_fu_9871_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_85_reg_9970 == 1'd0) & (p_t2_reg_9966 == 2'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cur_px_estimate_0_0 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_85_reg_9970 == 1'd1) & (p_t2_reg_9966 == 2'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cur_px_estimate_0_1 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_85_reg_9970 == 1'd0) & (p_t2_reg_9966 == 2'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cur_px_estimate_1_0 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_85_reg_9970 == 1'd1) & (p_t2_reg_9966 == 2'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cur_px_estimate_1_1 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_85_reg_9970 == 1'd0) & (p_t2_reg_9966 == 2'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cur_px_estimate_2_0 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_85_reg_9970 == 1'd1) & (p_t2_reg_9966 == 2'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cur_px_estimate_2_1 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_85_reg_9970 == 1'd0) & (p_t2_reg_9966 == 2'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cur_px_estimate_3_0 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_85_reg_9970 == 1'd1) & (p_t2_reg_9966 == 2'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cur_px_estimate_3_1 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        debug_addr_reg_9883[61 : 0] <= tmp_2_fu_4193_p1[61 : 0];
        patches_addr_reg_9904 <= ref_patch_with_border_ptr;
        pos_addr_reg_9896[61 : 0] <= tmp_84_fu_4213_p1[61 : 0];
        pyr_addr_reg_9910 <= pyr_data_ptr;
        tmp_84_cast_reg_9889[61 : 0] <= tmp_84_cast_fu_4217_p1[61 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_4256_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        div_t_reg_9944 <= {{phi_mul_reg_1475[17:16]}};
        tmp_reg_9948 <= tmp_fu_4284_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond1_reg_9930 <= exitcond1_fu_4256_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond3_reg_9916 <= exitcond3_fu_4239_p2;
        exitcond3_reg_9916_pp0_iter1_reg <= exitcond3_reg_9916;
        indvar_reg_1452_pp0_iter1_reg <= indvar_reg_1452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp7_stage0_11001) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        exitcond4_reg_13080 <= exitcond4_fu_9679_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp8_stage0_11001) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        exitcond5_reg_13094 <= exitcond5_fu_9733_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        exitcond_i_1_reg_11436 <= exitcond_i_1_fu_7495_p2;
        exitcond_i_1_reg_11436_pp4_iter1_reg <= exitcond_i_1_reg_11436;
        exitcond_i_1_reg_11436_pp4_iter2_reg <= exitcond_i_1_reg_11436_pp4_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        exitcond_i_2_reg_12214 <= exitcond_i_2_fu_8223_p2;
        exitcond_i_2_reg_12214_pp5_iter1_reg <= exitcond_i_2_reg_12214;
        exitcond_i_2_reg_12214_pp5_iter2_reg <= exitcond_i_2_reg_12214_pp5_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        exitcond_i_3_reg_12992 <= exitcond_i_3_fu_8951_p2;
        exitcond_i_3_reg_12992_pp6_iter1_reg <= exitcond_i_3_reg_12992;
        exitcond_i_3_reg_12992_pp6_iter2_reg <= exitcond_i_3_reg_12992_pp6_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        exitcond_i_reg_10664 <= exitcond_i_fu_6782_p2;
        exitcond_i_reg_10664_pp3_iter1_reg <= exitcond_i_reg_10664;
        exitcond_i_reg_10664_pp3_iter2_reg <= exitcond_i_reg_10664_pp3_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        i_1_reg_11440 <= i_1_fu_7501_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        i_2_reg_12218 <= i_2_fu_8229_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        i_3_reg_12996 <= i_3_fu_8957_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        i_reg_10668 <= i_fu_6788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_next_reg_9920 <= indvar_next_fu_4245_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_6708_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        p_t2_reg_9966 <= {{indvar3_reg_1497[2:1]}};
        tmp_85_reg_9970 <= tmp_85_fu_6730_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state135)) begin
        pos_addr_1_reg_11518[62 : 0] <= cur_px_estimate_ptr6_fu_8213_p1[62 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state191)) begin
        pos_addr_2_reg_12296[62 : 0] <= cur_px_estimate_ptr6_4_fu_8941_p1[62 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state211)) begin
        pos_addr_3_reg_13025[62 : 0] <= cur_px_estimate_ptr6_5_fu_9634_p1[62 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_reg_9916 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pyr_addr_read_reg_9925 <= pyr_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & ((((((((((((((((((((((((((((((tmp_reg_9948 == 7'd126) & (div_t_reg_9944 == 2'd3)) | ((tmp_reg_9948 == 7'd127) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd125) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd124) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd123) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd122) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd121) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd120) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd119) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd118) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd117) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd116) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd115) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd114) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd113) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd112) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd111) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd110) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd109) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd108) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd107) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd106) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd105) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd104) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd103) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd102) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd101) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd100) & (div_t_reg_9944 == 2'd3))) | ((tmp_reg_9948 == 7'd99) & (div_t_reg_9944 == 2'd3))))) begin
        ref_patch_with_borde <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd98) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_1 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd9) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_10 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state142) & (pos_r_BVALID == 1'b1))) begin
        ref_patch_with_borde_1000_reg_11754 <= ref_patch_with_borde_630;
        ref_patch_with_borde_1001_reg_11761 <= ref_patch_with_borde_631;
        ref_patch_with_borde_1002_reg_11768 <= ref_patch_with_borde_632;
        ref_patch_with_borde_1003_reg_11775 <= ref_patch_with_borde_634;
        ref_patch_with_borde_1004_reg_11782 <= ref_patch_with_borde_635;
        ref_patch_with_borde_1005_reg_11789 <= ref_patch_with_borde_636;
        ref_patch_with_borde_1006_reg_11796 <= ref_patch_with_borde_637;
        ref_patch_with_borde_1007_reg_11803 <= ref_patch_with_borde_638;
        ref_patch_with_borde_1008_reg_11810 <= ref_patch_with_borde_639;
        ref_patch_with_borde_1009_reg_11817 <= ref_patch_with_borde_640;
        ref_patch_with_borde_1010_reg_11824 <= ref_patch_with_borde_641;
        ref_patch_with_borde_1011_reg_11831 <= ref_patch_with_borde_642;
        ref_patch_with_borde_1012_reg_11838 <= ref_patch_with_borde_643;
        ref_patch_with_borde_1013_reg_11845 <= ref_patch_with_borde_645;
        ref_patch_with_borde_1014_reg_11852 <= ref_patch_with_borde_646;
        ref_patch_with_borde_1015_reg_11859 <= ref_patch_with_borde_647;
        ref_patch_with_borde_1016_reg_11866 <= ref_patch_with_borde_648;
        ref_patch_with_borde_1017_reg_11873 <= ref_patch_with_borde_649;
        ref_patch_with_borde_1018_reg_11880 <= ref_patch_with_borde_650;
        ref_patch_with_borde_1019_reg_11887 <= ref_patch_with_borde_651;
        ref_patch_with_borde_1020_reg_11894 <= ref_patch_with_borde_652;
        ref_patch_with_borde_1021_reg_11901 <= ref_patch_with_borde_653;
        ref_patch_with_borde_1022_reg_11908 <= ref_patch_with_borde_654;
        ref_patch_with_borde_1023_reg_11915 <= ref_patch_with_borde_656;
        ref_patch_with_borde_1024_reg_11922 <= ref_patch_with_borde_657;
        ref_patch_with_borde_1025_reg_11929 <= ref_patch_with_borde_658;
        ref_patch_with_borde_1026_reg_11936 <= ref_patch_with_borde_659;
        ref_patch_with_borde_1027_reg_11943 <= ref_patch_with_borde_660;
        ref_patch_with_borde_1028_reg_11950 <= ref_patch_with_borde_661;
        ref_patch_with_borde_1029_reg_11957 <= ref_patch_with_borde_662;
        ref_patch_with_borde_1030_reg_11964 <= ref_patch_with_borde_663;
        ref_patch_with_borde_1031_reg_11971 <= ref_patch_with_borde_664;
        ref_patch_with_borde_1032_reg_11978 <= ref_patch_with_borde_665;
        ref_patch_with_borde_1033_reg_11985 <= ref_patch_with_borde_667;
        ref_patch_with_borde_1034_reg_11992 <= ref_patch_with_borde_668;
        ref_patch_with_borde_1035_reg_11999 <= ref_patch_with_borde_669;
        ref_patch_with_borde_1036_reg_12006 <= ref_patch_with_borde_670;
        ref_patch_with_borde_1037_reg_12013 <= ref_patch_with_borde_671;
        ref_patch_with_borde_1038_reg_12020 <= ref_patch_with_borde_672;
        ref_patch_with_borde_1039_reg_12027 <= ref_patch_with_borde_673;
        ref_patch_with_borde_1040_reg_12034 <= ref_patch_with_borde_674;
        ref_patch_with_borde_1041_reg_12041 <= ref_patch_with_borde_675;
        ref_patch_with_borde_1042_reg_12048 <= ref_patch_with_borde_676;
        ref_patch_with_borde_1043_reg_12055 <= ref_patch_with_borde_678;
        ref_patch_with_borde_1044_reg_12062 <= ref_patch_with_borde_679;
        ref_patch_with_borde_1045_reg_12069 <= ref_patch_with_borde_680;
        ref_patch_with_borde_1046_reg_12076 <= ref_patch_with_borde_681;
        ref_patch_with_borde_1047_reg_12083 <= ref_patch_with_borde_682;
        ref_patch_with_borde_1048_reg_12090 <= ref_patch_with_borde_683;
        ref_patch_with_borde_1049_reg_12097 <= ref_patch_with_borde_684;
        ref_patch_with_borde_1050_reg_12104 <= ref_patch_with_borde_686;
        ref_patch_with_borde_1051_reg_12110 <= ref_patch_with_borde_689;
        ref_patch_with_borde_1052_reg_12115 <= ref_patch_with_borde_690;
        ref_patch_with_borde_1053_reg_12120 <= ref_patch_with_borde_691;
        ref_patch_with_borde_1054_reg_12125 <= ref_patch_with_borde_692;
        ref_patch_with_borde_1055_reg_12130 <= ref_patch_with_borde_693;
        ref_patch_with_borde_1056_reg_12135 <= ref_patch_with_borde_694;
        ref_patch_with_borde_1057_reg_12140 <= ref_patch_with_borde_695;
        ref_patch_with_borde_1058_reg_12145 <= ref_patch_with_borde_696;
        ref_patch_with_borde_1059_reg_12150 <= ref_patch_with_borde_601;
        ref_patch_with_borde_1060_reg_12155 <= ref_patch_with_borde_602;
        ref_patch_with_borde_1061_reg_12160 <= ref_patch_with_borde_603;
        ref_patch_with_borde_1062_reg_12166 <= ref_patch_with_borde_604;
        ref_patch_with_borde_1063_reg_12172 <= ref_patch_with_borde_605;
        ref_patch_with_borde_1064_reg_12178 <= ref_patch_with_borde_606;
        ref_patch_with_borde_1065_reg_12184 <= ref_patch_with_borde_607;
        ref_patch_with_borde_1066_reg_12190 <= ref_patch_with_borde_608;
        ref_patch_with_borde_1067_reg_12196 <= ref_patch_with_borde_609;
        ref_patch_with_borde_1068_reg_12202 <= ref_patch_with_borde_610;
        ref_patch_with_borde_1069_reg_12208 <= ref_patch_with_borde_612;
        ref_patch_with_borde_981_reg_11524 <= ref_patch_with_borde_687;
        ref_patch_with_borde_982_reg_11530 <= ref_patch_with_borde_685;
        ref_patch_with_borde_983_reg_11587 <= ref_patch_with_borde_697;
        ref_patch_with_borde_984_reg_11642 <= ref_patch_with_borde_613;
        ref_patch_with_borde_985_reg_11649 <= ref_patch_with_borde_614;
        ref_patch_with_borde_986_reg_11656 <= ref_patch_with_borde_615;
        ref_patch_with_borde_987_reg_11663 <= ref_patch_with_borde_616;
        ref_patch_with_borde_988_reg_11670 <= ref_patch_with_borde_617;
        ref_patch_with_borde_989_reg_11677 <= ref_patch_with_borde_618;
        ref_patch_with_borde_990_reg_11684 <= ref_patch_with_borde_619;
        ref_patch_with_borde_991_reg_11691 <= ref_patch_with_borde_620;
        ref_patch_with_borde_992_reg_11698 <= ref_patch_with_borde_621;
        ref_patch_with_borde_993_reg_11705 <= ref_patch_with_borde_623;
        ref_patch_with_borde_994_reg_11712 <= ref_patch_with_borde_624;
        ref_patch_with_borde_995_reg_11719 <= ref_patch_with_borde_625;
        ref_patch_with_borde_996_reg_11726 <= ref_patch_with_borde_626;
        ref_patch_with_borde_997_reg_11733 <= ref_patch_with_borde_627;
        ref_patch_with_borde_998_reg_11740 <= ref_patch_with_borde_628;
        ref_patch_with_borde_999_reg_11747 <= ref_patch_with_borde_629;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_1_fu_7495_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        ref_patch_with_borde_1071_reg_11449 <= ref_patch_with_borde_1071_fu_7591_p130;
        tmp_75_1_reg_11454 <= tmp_75_1_fu_8145_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd89) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_11 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state198) & (pos_r_BVALID == 1'b1))) begin
        ref_patch_with_borde_1173_reg_12302 <= ref_patch_with_borde_11;
        ref_patch_with_borde_1174_reg_12308 <= ref_patch_with_borde_13;
        ref_patch_with_borde_1175_reg_12365 <= ref_patch_with_borde_1;
        ref_patch_with_borde_1176_reg_12420 <= ref_patch_with_borde_85;
        ref_patch_with_borde_1177_reg_12427 <= ref_patch_with_borde_84;
        ref_patch_with_borde_1178_reg_12434 <= ref_patch_with_borde_83;
        ref_patch_with_borde_1179_reg_12441 <= ref_patch_with_borde_82;
        ref_patch_with_borde_1180_reg_12448 <= ref_patch_with_borde_81;
        ref_patch_with_borde_1181_reg_12455 <= ref_patch_with_borde_80;
        ref_patch_with_borde_1182_reg_12462 <= ref_patch_with_borde_79;
        ref_patch_with_borde_1183_reg_12469 <= ref_patch_with_borde_78;
        ref_patch_with_borde_1184_reg_12476 <= ref_patch_with_borde_77;
        ref_patch_with_borde_1185_reg_12483 <= ref_patch_with_borde_75;
        ref_patch_with_borde_1186_reg_12490 <= ref_patch_with_borde_74;
        ref_patch_with_borde_1187_reg_12497 <= ref_patch_with_borde_73;
        ref_patch_with_borde_1188_reg_12504 <= ref_patch_with_borde_72;
        ref_patch_with_borde_1189_reg_12511 <= ref_patch_with_borde_71;
        ref_patch_with_borde_1190_reg_12518 <= ref_patch_with_borde_70;
        ref_patch_with_borde_1191_reg_12525 <= ref_patch_with_borde_69;
        ref_patch_with_borde_1192_reg_12532 <= ref_patch_with_borde_68;
        ref_patch_with_borde_1193_reg_12539 <= ref_patch_with_borde_67;
        ref_patch_with_borde_1194_reg_12546 <= ref_patch_with_borde_66;
        ref_patch_with_borde_1195_reg_12553 <= ref_patch_with_borde_64;
        ref_patch_with_borde_1196_reg_12560 <= ref_patch_with_borde_63;
        ref_patch_with_borde_1197_reg_12567 <= ref_patch_with_borde_62;
        ref_patch_with_borde_1198_reg_12574 <= ref_patch_with_borde_61;
        ref_patch_with_borde_1199_reg_12581 <= ref_patch_with_borde_60;
        ref_patch_with_borde_1200_reg_12588 <= ref_patch_with_borde_59;
        ref_patch_with_borde_1201_reg_12595 <= ref_patch_with_borde_58;
        ref_patch_with_borde_1202_reg_12602 <= ref_patch_with_borde_57;
        ref_patch_with_borde_1203_reg_12609 <= ref_patch_with_borde_56;
        ref_patch_with_borde_1204_reg_12616 <= ref_patch_with_borde_55;
        ref_patch_with_borde_1205_reg_12623 <= ref_patch_with_borde_53;
        ref_patch_with_borde_1206_reg_12630 <= ref_patch_with_borde_52;
        ref_patch_with_borde_1207_reg_12637 <= ref_patch_with_borde_51;
        ref_patch_with_borde_1208_reg_12644 <= ref_patch_with_borde_50;
        ref_patch_with_borde_1209_reg_12651 <= ref_patch_with_borde_49;
        ref_patch_with_borde_1210_reg_12658 <= ref_patch_with_borde_48;
        ref_patch_with_borde_1211_reg_12665 <= ref_patch_with_borde_47;
        ref_patch_with_borde_1212_reg_12672 <= ref_patch_with_borde_46;
        ref_patch_with_borde_1213_reg_12679 <= ref_patch_with_borde_45;
        ref_patch_with_borde_1214_reg_12686 <= ref_patch_with_borde_44;
        ref_patch_with_borde_1215_reg_12693 <= ref_patch_with_borde_42;
        ref_patch_with_borde_1216_reg_12700 <= ref_patch_with_borde_41;
        ref_patch_with_borde_1217_reg_12707 <= ref_patch_with_borde_40;
        ref_patch_with_borde_1218_reg_12714 <= ref_patch_with_borde_39;
        ref_patch_with_borde_1219_reg_12721 <= ref_patch_with_borde_38;
        ref_patch_with_borde_1220_reg_12728 <= ref_patch_with_borde_37;
        ref_patch_with_borde_1221_reg_12735 <= ref_patch_with_borde_36;
        ref_patch_with_borde_1222_reg_12742 <= ref_patch_with_borde_35;
        ref_patch_with_borde_1223_reg_12749 <= ref_patch_with_borde_34;
        ref_patch_with_borde_1224_reg_12756 <= ref_patch_with_borde_33;
        ref_patch_with_borde_1225_reg_12763 <= ref_patch_with_borde_31;
        ref_patch_with_borde_1226_reg_12770 <= ref_patch_with_borde_30;
        ref_patch_with_borde_1227_reg_12777 <= ref_patch_with_borde_29;
        ref_patch_with_borde_1228_reg_12784 <= ref_patch_with_borde_28;
        ref_patch_with_borde_1229_reg_12791 <= ref_patch_with_borde_27;
        ref_patch_with_borde_1230_reg_12798 <= ref_patch_with_borde_26;
        ref_patch_with_borde_1231_reg_12805 <= ref_patch_with_borde_25;
        ref_patch_with_borde_1232_reg_12812 <= ref_patch_with_borde_24;
        ref_patch_with_borde_1233_reg_12819 <= ref_patch_with_borde_23;
        ref_patch_with_borde_1234_reg_12826 <= ref_patch_with_borde_22;
        ref_patch_with_borde_1235_reg_12833 <= ref_patch_with_borde_20;
        ref_patch_with_borde_1236_reg_12840 <= ref_patch_with_borde_19;
        ref_patch_with_borde_1237_reg_12847 <= ref_patch_with_borde_18;
        ref_patch_with_borde_1238_reg_12854 <= ref_patch_with_borde_17;
        ref_patch_with_borde_1239_reg_12861 <= ref_patch_with_borde_16;
        ref_patch_with_borde_1240_reg_12868 <= ref_patch_with_borde_15;
        ref_patch_with_borde_1241_reg_12875 <= ref_patch_with_borde_14;
        ref_patch_with_borde_1242_reg_12882 <= ref_patch_with_borde_12;
        ref_patch_with_borde_1243_reg_12888 <= ref_patch_with_borde_9;
        ref_patch_with_borde_1244_reg_12893 <= ref_patch_with_borde_8;
        ref_patch_with_borde_1245_reg_12898 <= ref_patch_with_borde_7;
        ref_patch_with_borde_1246_reg_12903 <= ref_patch_with_borde_6;
        ref_patch_with_borde_1247_reg_12908 <= ref_patch_with_borde_5;
        ref_patch_with_borde_1248_reg_12913 <= ref_patch_with_borde_4;
        ref_patch_with_borde_1249_reg_12918 <= ref_patch_with_borde_3;
        ref_patch_with_borde_1250_reg_12923 <= ref_patch_with_borde_2;
        ref_patch_with_borde_1251_reg_12928 <= ref_patch_with_borde_97;
        ref_patch_with_borde_1252_reg_12933 <= ref_patch_with_borde_96;
        ref_patch_with_borde_1253_reg_12938 <= ref_patch_with_borde_95;
        ref_patch_with_borde_1254_reg_12944 <= ref_patch_with_borde_94;
        ref_patch_with_borde_1255_reg_12950 <= ref_patch_with_borde_93;
        ref_patch_with_borde_1256_reg_12956 <= ref_patch_with_borde_92;
        ref_patch_with_borde_1257_reg_12962 <= ref_patch_with_borde_91;
        ref_patch_with_borde_1258_reg_12968 <= ref_patch_with_borde_90;
        ref_patch_with_borde_1259_reg_12974 <= ref_patch_with_borde_89;
        ref_patch_with_borde_1260_reg_12980 <= ref_patch_with_borde_88;
        ref_patch_with_borde_1261_reg_12986 <= ref_patch_with_borde_86;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd88) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_12 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_2_fu_8223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001))) begin
        ref_patch_with_borde_1263_reg_12227 <= ref_patch_with_borde_1263_fu_8319_p130;
        tmp_75_2_reg_12232 <= tmp_75_2_fu_8873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd87) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_13 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_3_fu_8951_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        ref_patch_with_borde_1366_reg_13005 <= ref_patch_with_borde_1366_fu_9047_p130;
        tmp_75_3_reg_13010 <= tmp_75_3_fu_9601_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd86) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_14 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd85) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_15 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd84) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_16 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd83) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_17 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd82) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_18 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd81) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_19 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd97) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_2 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd80) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_20 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd8) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_21 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd79) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_22 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd78) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_23 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd77) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_24 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd76) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_25 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd75) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_26 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd74) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_27 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd73) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_28 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd72) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_29 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd96) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_3 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd71) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_30 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd70) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_31 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd7) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_32 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd69) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_33 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd68) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_34 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd67) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_35 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd66) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_36 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd65) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_37 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd64) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_38 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd63) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_39 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd0) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_399 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd95) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_4 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd62) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_40 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd1) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_400 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd10) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_401 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd11) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_402 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd12) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_403 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd13) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_404 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd14) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_405 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd15) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_406 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd16) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_407 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd17) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_408 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd18) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_409 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd61) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_41 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd19) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_410 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd2) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_411 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd20) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_412 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd21) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_413 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd22) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_414 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd23) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_415 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd24) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_416 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd25) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_417 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd26) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_418 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd27) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_419 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd60) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_42 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd28) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_420 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd29) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_421 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd3) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_422 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd30) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_423 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd31) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_424 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd32) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_425 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd33) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_426 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd34) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_427 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd35) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_428 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd36) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_429 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd6) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_43 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd37) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_430 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd38) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_431 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd39) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_432 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd4) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_433 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd40) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_434 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd41) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_435 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd42) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_436 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd43) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_437 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd44) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_438 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd45) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_439 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd59) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_44 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd46) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_440 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd47) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_441 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd48) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_442 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd49) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_443 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd5) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_444 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd50) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_445 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd51) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_446 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd52) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_447 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd53) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_448 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd54) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_449 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd58) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_45 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd55) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_450 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd56) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_451 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd57) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_452 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd58) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_453 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd59) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_454 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd6) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_455 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd60) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_456 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd61) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_457 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd62) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_458 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd63) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_459 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd57) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_46 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd64) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_460 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd65) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_461 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd66) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_462 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd67) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_463 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd68) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_464 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd69) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_465 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd7) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_466 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd70) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_467 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd71) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_468 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd72) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_469 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd56) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_47 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd73) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_470 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd74) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_471 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd75) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_472 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd76) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_473 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd77) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_474 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd78) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_475 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd79) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_476 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd8) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_477 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd80) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_478 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd81) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_479 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd55) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_48 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd82) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_480 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd83) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_481 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd84) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_482 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd85) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_483 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd86) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_484 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd87) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_485 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd88) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_486 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd89) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_487 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd9) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_488 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd90) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_489 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd54) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_49 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd91) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_490 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd92) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_491 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd93) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_492 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd94) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_493 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd95) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_494 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd96) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_495 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd97) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_496 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd98) & (div_t_reg_9944 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_497 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & ((((((((((((((((((((((((((((((tmp_reg_9948 == 7'd126) & (div_t_reg_9944 == 2'd0)) | ((tmp_reg_9948 == 7'd127) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd125) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd124) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd123) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd122) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd121) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd120) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd119) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd118) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd117) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd116) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd115) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd114) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd113) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd112) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd111) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd110) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd109) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd108) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd107) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd106) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd105) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd104) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd103) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd102) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd101) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd100) & (div_t_reg_9944 == 2'd0))) | ((tmp_reg_9948 == 7'd99) & (div_t_reg_9944 == 2'd0))))) begin
        ref_patch_with_borde_498 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd0) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_499 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd94) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_5 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd53) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_50 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd1) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_500 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd10) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_501 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd11) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_502 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd12) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_503 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd13) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_504 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd14) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_505 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd15) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_506 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd16) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_507 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd17) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_508 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd18) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_509 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd52) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_51 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd19) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_510 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd2) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_511 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd20) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_512 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd21) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_513 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd22) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_514 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd23) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_515 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd24) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_516 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd25) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_517 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd26) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_518 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd27) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_519 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd51) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_52 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd28) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_520 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd29) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_521 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd3) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_522 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd30) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_523 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd31) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_524 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd32) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_525 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd33) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_526 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd34) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_527 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd35) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_528 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd36) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_529 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd50) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_53 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd37) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_530 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd38) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_531 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd39) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_532 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd4) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_533 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd40) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_534 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd41) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_535 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd42) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_536 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd43) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_537 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd44) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_538 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd45) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_539 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd5) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_54 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd46) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_540 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd47) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_541 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd48) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_542 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd49) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_543 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd5) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_544 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd50) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_545 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd51) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_546 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd52) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_547 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd53) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_548 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd54) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_549 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd49) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_55 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd55) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_550 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd56) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_551 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd57) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_552 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd58) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_553 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd59) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_554 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd6) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_555 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd60) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_556 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd61) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_557 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd62) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_558 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd63) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_559 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd48) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_56 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd64) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_560 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd65) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_561 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd66) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_562 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd67) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_563 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd68) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_564 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd69) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_565 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd7) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_566 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd70) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_567 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd71) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_568 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd72) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_569 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd47) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_57 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd73) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_570 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd74) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_571 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd75) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_572 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd76) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_573 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd77) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_574 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd78) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_575 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd79) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_576 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd8) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_577 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd80) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_578 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd81) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_579 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd46) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_58 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd82) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_580 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd83) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_581 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd84) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_582 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd85) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_583 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd86) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_584 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd87) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_585 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd88) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_586 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd89) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_587 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd9) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_588 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd90) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_589 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd45) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_59 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd91) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_590 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd92) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_591 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd93) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_592 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd94) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_593 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd95) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_594 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd96) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_595 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd97) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_596 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd98) & (div_t_reg_9944 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_597 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & ((((((((((((((((((((((((((((((tmp_reg_9948 == 7'd126) & (div_t_reg_9944 == 2'd1)) | ((tmp_reg_9948 == 7'd127) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd125) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd124) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd123) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd122) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd121) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd120) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd119) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd118) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd117) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd116) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd115) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd114) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd113) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd112) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd111) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd110) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd109) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd108) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd107) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd106) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd105) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd104) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd103) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd102) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd101) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd100) & (div_t_reg_9944 == 2'd1))) | ((tmp_reg_9948 == 7'd99) & (div_t_reg_9944 == 2'd1))))) begin
        ref_patch_with_borde_598 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd0) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_599 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd93) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_6 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd44) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_60 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd1) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_600 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd10) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_601 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd11) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_602 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd12) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_603 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd13) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_604 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd14) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_605 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd15) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_606 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd16) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_607 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd17) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_608 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd18) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_609 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd43) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_61 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd19) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_610 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd2) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_611 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd20) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_612 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd21) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_613 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd22) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_614 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd23) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_615 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd24) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_616 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd25) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_617 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd26) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_618 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd27) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_619 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd42) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_62 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd28) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_620 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd29) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_621 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd3) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_622 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd30) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_623 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd31) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_624 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd32) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_625 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd33) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_626 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd34) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_627 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd35) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_628 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd36) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_629 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd41) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_63 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd37) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_630 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd38) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_631 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd39) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_632 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd4) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_633 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd40) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_634 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd41) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_635 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd42) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_636 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd43) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_637 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd44) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_638 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd45) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_639 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd40) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_64 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd46) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_640 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd47) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_641 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd48) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_642 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd49) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_643 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd5) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_644 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd50) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_645 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd51) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_646 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd52) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_647 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd53) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_648 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd54) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_649 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd4) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_65 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd55) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_650 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd56) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_651 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd57) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_652 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd58) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_653 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd59) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_654 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd6) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_655 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd60) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_656 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd61) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_657 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd62) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_658 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd63) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_659 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd39) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_66 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd64) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_660 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd65) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_661 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd66) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_662 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd67) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_663 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd68) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_664 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd69) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_665 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd7) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_666 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd70) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_667 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd71) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_668 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd72) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_669 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd38) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_67 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd73) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_670 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd74) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_671 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd75) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_672 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd76) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_673 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd77) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_674 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd78) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_675 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd79) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_676 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd8) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_677 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd80) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_678 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd81) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_679 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd37) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_68 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd82) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_680 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd83) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_681 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd84) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_682 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd85) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_683 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd86) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_684 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd87) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_685 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd88) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_686 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd89) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_687 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd9) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_688 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd90) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_689 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd36) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_69 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd91) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_690 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd92) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_691 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd93) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_692 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd94) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_693 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd95) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_694 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd96) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_695 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd97) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_696 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd98) & (div_t_reg_9944 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_697 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & ((((((((((((((((((((((((((((((tmp_reg_9948 == 7'd126) & (div_t_reg_9944 == 2'd2)) | ((tmp_reg_9948 == 7'd127) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd125) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd124) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd123) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd122) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd121) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd120) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd119) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd118) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd117) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd116) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd115) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd114) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd113) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd112) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd111) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd110) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd109) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd108) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd107) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd106) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd105) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd104) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd103) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd102) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd101) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd100) & (div_t_reg_9944 == 2'd2))) | ((tmp_reg_9948 == 7'd99) & (div_t_reg_9944 == 2'd2))))) begin
        ref_patch_with_borde_698 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd92) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_7 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd35) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_70 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ref_patch_with_borde_700_reg_9974 <= ref_patch_with_borde_487;
        ref_patch_with_borde_701_reg_9980 <= ref_patch_with_borde_485;
        ref_patch_with_borde_702_reg_10037 <= ref_patch_with_borde_497;
        ref_patch_with_borde_703_reg_10092 <= ref_patch_with_borde_413;
        ref_patch_with_borde_704_reg_10099 <= ref_patch_with_borde_414;
        ref_patch_with_borde_705_reg_10106 <= ref_patch_with_borde_415;
        ref_patch_with_borde_706_reg_10113 <= ref_patch_with_borde_416;
        ref_patch_with_borde_707_reg_10120 <= ref_patch_with_borde_417;
        ref_patch_with_borde_708_reg_10127 <= ref_patch_with_borde_418;
        ref_patch_with_borde_709_reg_10134 <= ref_patch_with_borde_419;
        ref_patch_with_borde_710_reg_10141 <= ref_patch_with_borde_420;
        ref_patch_with_borde_711_reg_10148 <= ref_patch_with_borde_421;
        ref_patch_with_borde_712_reg_10155 <= ref_patch_with_borde_423;
        ref_patch_with_borde_713_reg_10162 <= ref_patch_with_borde_424;
        ref_patch_with_borde_714_reg_10169 <= ref_patch_with_borde_425;
        ref_patch_with_borde_715_reg_10176 <= ref_patch_with_borde_426;
        ref_patch_with_borde_716_reg_10183 <= ref_patch_with_borde_427;
        ref_patch_with_borde_717_reg_10190 <= ref_patch_with_borde_428;
        ref_patch_with_borde_718_reg_10197 <= ref_patch_with_borde_429;
        ref_patch_with_borde_719_reg_10204 <= ref_patch_with_borde_430;
        ref_patch_with_borde_720_reg_10211 <= ref_patch_with_borde_431;
        ref_patch_with_borde_721_reg_10218 <= ref_patch_with_borde_432;
        ref_patch_with_borde_722_reg_10225 <= ref_patch_with_borde_434;
        ref_patch_with_borde_723_reg_10232 <= ref_patch_with_borde_435;
        ref_patch_with_borde_724_reg_10239 <= ref_patch_with_borde_436;
        ref_patch_with_borde_725_reg_10246 <= ref_patch_with_borde_437;
        ref_patch_with_borde_726_reg_10253 <= ref_patch_with_borde_438;
        ref_patch_with_borde_727_reg_10260 <= ref_patch_with_borde_439;
        ref_patch_with_borde_728_reg_10267 <= ref_patch_with_borde_440;
        ref_patch_with_borde_729_reg_10274 <= ref_patch_with_borde_441;
        ref_patch_with_borde_730_reg_10281 <= ref_patch_with_borde_442;
        ref_patch_with_borde_731_reg_10288 <= ref_patch_with_borde_443;
        ref_patch_with_borde_732_reg_10295 <= ref_patch_with_borde_445;
        ref_patch_with_borde_733_reg_10302 <= ref_patch_with_borde_446;
        ref_patch_with_borde_734_reg_10309 <= ref_patch_with_borde_447;
        ref_patch_with_borde_735_reg_10316 <= ref_patch_with_borde_448;
        ref_patch_with_borde_736_reg_10323 <= ref_patch_with_borde_449;
        ref_patch_with_borde_737_reg_10330 <= ref_patch_with_borde_450;
        ref_patch_with_borde_738_reg_10337 <= ref_patch_with_borde_451;
        ref_patch_with_borde_739_reg_10344 <= ref_patch_with_borde_452;
        ref_patch_with_borde_740_reg_10351 <= ref_patch_with_borde_453;
        ref_patch_with_borde_741_reg_10358 <= ref_patch_with_borde_454;
        ref_patch_with_borde_742_reg_10365 <= ref_patch_with_borde_456;
        ref_patch_with_borde_743_reg_10372 <= ref_patch_with_borde_457;
        ref_patch_with_borde_744_reg_10379 <= ref_patch_with_borde_458;
        ref_patch_with_borde_745_reg_10386 <= ref_patch_with_borde_459;
        ref_patch_with_borde_746_reg_10393 <= ref_patch_with_borde_460;
        ref_patch_with_borde_747_reg_10400 <= ref_patch_with_borde_461;
        ref_patch_with_borde_748_reg_10407 <= ref_patch_with_borde_462;
        ref_patch_with_borde_749_reg_10414 <= ref_patch_with_borde_463;
        ref_patch_with_borde_750_reg_10421 <= ref_patch_with_borde_464;
        ref_patch_with_borde_751_reg_10428 <= ref_patch_with_borde_465;
        ref_patch_with_borde_752_reg_10435 <= ref_patch_with_borde_467;
        ref_patch_with_borde_753_reg_10442 <= ref_patch_with_borde_468;
        ref_patch_with_borde_754_reg_10449 <= ref_patch_with_borde_469;
        ref_patch_with_borde_755_reg_10456 <= ref_patch_with_borde_470;
        ref_patch_with_borde_756_reg_10463 <= ref_patch_with_borde_471;
        ref_patch_with_borde_757_reg_10470 <= ref_patch_with_borde_472;
        ref_patch_with_borde_758_reg_10477 <= ref_patch_with_borde_473;
        ref_patch_with_borde_759_reg_10484 <= ref_patch_with_borde_474;
        ref_patch_with_borde_760_reg_10491 <= ref_patch_with_borde_475;
        ref_patch_with_borde_761_reg_10498 <= ref_patch_with_borde_476;
        ref_patch_with_borde_762_reg_10505 <= ref_patch_with_borde_478;
        ref_patch_with_borde_763_reg_10512 <= ref_patch_with_borde_479;
        ref_patch_with_borde_764_reg_10519 <= ref_patch_with_borde_480;
        ref_patch_with_borde_765_reg_10526 <= ref_patch_with_borde_481;
        ref_patch_with_borde_766_reg_10533 <= ref_patch_with_borde_482;
        ref_patch_with_borde_767_reg_10540 <= ref_patch_with_borde_483;
        ref_patch_with_borde_768_reg_10547 <= ref_patch_with_borde_484;
        ref_patch_with_borde_769_reg_10554 <= ref_patch_with_borde_486;
        ref_patch_with_borde_770_reg_10560 <= ref_patch_with_borde_489;
        ref_patch_with_borde_771_reg_10565 <= ref_patch_with_borde_490;
        ref_patch_with_borde_772_reg_10570 <= ref_patch_with_borde_491;
        ref_patch_with_borde_773_reg_10575 <= ref_patch_with_borde_492;
        ref_patch_with_borde_774_reg_10580 <= ref_patch_with_borde_493;
        ref_patch_with_borde_775_reg_10585 <= ref_patch_with_borde_494;
        ref_patch_with_borde_776_reg_10590 <= ref_patch_with_borde_495;
        ref_patch_with_borde_777_reg_10595 <= ref_patch_with_borde_496;
        ref_patch_with_borde_778_reg_10600 <= ref_patch_with_borde_401;
        ref_patch_with_borde_779_reg_10605 <= ref_patch_with_borde_402;
        ref_patch_with_borde_780_reg_10610 <= ref_patch_with_borde_403;
        ref_patch_with_borde_781_reg_10616 <= ref_patch_with_borde_404;
        ref_patch_with_borde_782_reg_10622 <= ref_patch_with_borde_405;
        ref_patch_with_borde_783_reg_10628 <= ref_patch_with_borde_406;
        ref_patch_with_borde_784_reg_10634 <= ref_patch_with_borde_407;
        ref_patch_with_borde_785_reg_10640 <= ref_patch_with_borde_408;
        ref_patch_with_borde_786_reg_10646 <= ref_patch_with_borde_409;
        ref_patch_with_borde_787_reg_10652 <= ref_patch_with_borde_410;
        ref_patch_with_borde_788_reg_10658 <= ref_patch_with_borde_412;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd34) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_71 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd33) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_72 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd32) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_73 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd31) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_74 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd30) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_75 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd3) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_76 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd29) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_77 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd28) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_78 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & (pos_r_BVALID == 1'b1))) begin
        ref_patch_with_borde_789_reg_10746 <= ref_patch_with_borde_587;
        ref_patch_with_borde_790_reg_10752 <= ref_patch_with_borde_585;
        ref_patch_with_borde_791_reg_10809 <= ref_patch_with_borde_597;
        ref_patch_with_borde_792_reg_10864 <= ref_patch_with_borde_513;
        ref_patch_with_borde_793_reg_10871 <= ref_patch_with_borde_514;
        ref_patch_with_borde_794_reg_10878 <= ref_patch_with_borde_515;
        ref_patch_with_borde_795_reg_10885 <= ref_patch_with_borde_516;
        ref_patch_with_borde_796_reg_10892 <= ref_patch_with_borde_517;
        ref_patch_with_borde_797_reg_10899 <= ref_patch_with_borde_518;
        ref_patch_with_borde_798_reg_10906 <= ref_patch_with_borde_519;
        ref_patch_with_borde_799_reg_10913 <= ref_patch_with_borde_520;
        ref_patch_with_borde_800_reg_10920 <= ref_patch_with_borde_521;
        ref_patch_with_borde_801_reg_10927 <= ref_patch_with_borde_523;
        ref_patch_with_borde_802_reg_10934 <= ref_patch_with_borde_524;
        ref_patch_with_borde_803_reg_10941 <= ref_patch_with_borde_525;
        ref_patch_with_borde_804_reg_10948 <= ref_patch_with_borde_526;
        ref_patch_with_borde_805_reg_10955 <= ref_patch_with_borde_527;
        ref_patch_with_borde_806_reg_10962 <= ref_patch_with_borde_528;
        ref_patch_with_borde_807_reg_10969 <= ref_patch_with_borde_529;
        ref_patch_with_borde_808_reg_10976 <= ref_patch_with_borde_530;
        ref_patch_with_borde_809_reg_10983 <= ref_patch_with_borde_531;
        ref_patch_with_borde_810_reg_10990 <= ref_patch_with_borde_532;
        ref_patch_with_borde_811_reg_10997 <= ref_patch_with_borde_534;
        ref_patch_with_borde_812_reg_11004 <= ref_patch_with_borde_535;
        ref_patch_with_borde_813_reg_11011 <= ref_patch_with_borde_536;
        ref_patch_with_borde_814_reg_11018 <= ref_patch_with_borde_537;
        ref_patch_with_borde_815_reg_11025 <= ref_patch_with_borde_538;
        ref_patch_with_borde_816_reg_11032 <= ref_patch_with_borde_539;
        ref_patch_with_borde_817_reg_11039 <= ref_patch_with_borde_540;
        ref_patch_with_borde_818_reg_11046 <= ref_patch_with_borde_541;
        ref_patch_with_borde_819_reg_11053 <= ref_patch_with_borde_542;
        ref_patch_with_borde_820_reg_11060 <= ref_patch_with_borde_543;
        ref_patch_with_borde_821_reg_11067 <= ref_patch_with_borde_545;
        ref_patch_with_borde_822_reg_11074 <= ref_patch_with_borde_546;
        ref_patch_with_borde_823_reg_11081 <= ref_patch_with_borde_547;
        ref_patch_with_borde_824_reg_11088 <= ref_patch_with_borde_548;
        ref_patch_with_borde_825_reg_11095 <= ref_patch_with_borde_549;
        ref_patch_with_borde_826_reg_11102 <= ref_patch_with_borde_550;
        ref_patch_with_borde_827_reg_11109 <= ref_patch_with_borde_551;
        ref_patch_with_borde_828_reg_11116 <= ref_patch_with_borde_552;
        ref_patch_with_borde_829_reg_11123 <= ref_patch_with_borde_553;
        ref_patch_with_borde_830_reg_11130 <= ref_patch_with_borde_554;
        ref_patch_with_borde_831_reg_11137 <= ref_patch_with_borde_556;
        ref_patch_with_borde_832_reg_11144 <= ref_patch_with_borde_557;
        ref_patch_with_borde_833_reg_11151 <= ref_patch_with_borde_558;
        ref_patch_with_borde_834_reg_11158 <= ref_patch_with_borde_559;
        ref_patch_with_borde_835_reg_11165 <= ref_patch_with_borde_560;
        ref_patch_with_borde_836_reg_11172 <= ref_patch_with_borde_561;
        ref_patch_with_borde_837_reg_11179 <= ref_patch_with_borde_562;
        ref_patch_with_borde_838_reg_11186 <= ref_patch_with_borde_563;
        ref_patch_with_borde_839_reg_11193 <= ref_patch_with_borde_564;
        ref_patch_with_borde_840_reg_11200 <= ref_patch_with_borde_565;
        ref_patch_with_borde_841_reg_11207 <= ref_patch_with_borde_567;
        ref_patch_with_borde_842_reg_11214 <= ref_patch_with_borde_568;
        ref_patch_with_borde_843_reg_11221 <= ref_patch_with_borde_569;
        ref_patch_with_borde_844_reg_11228 <= ref_patch_with_borde_570;
        ref_patch_with_borde_845_reg_11235 <= ref_patch_with_borde_571;
        ref_patch_with_borde_846_reg_11242 <= ref_patch_with_borde_572;
        ref_patch_with_borde_847_reg_11249 <= ref_patch_with_borde_573;
        ref_patch_with_borde_848_reg_11256 <= ref_patch_with_borde_574;
        ref_patch_with_borde_849_reg_11263 <= ref_patch_with_borde_575;
        ref_patch_with_borde_850_reg_11270 <= ref_patch_with_borde_576;
        ref_patch_with_borde_851_reg_11277 <= ref_patch_with_borde_578;
        ref_patch_with_borde_852_reg_11284 <= ref_patch_with_borde_579;
        ref_patch_with_borde_853_reg_11291 <= ref_patch_with_borde_580;
        ref_patch_with_borde_854_reg_11298 <= ref_patch_with_borde_581;
        ref_patch_with_borde_855_reg_11305 <= ref_patch_with_borde_582;
        ref_patch_with_borde_856_reg_11312 <= ref_patch_with_borde_583;
        ref_patch_with_borde_857_reg_11319 <= ref_patch_with_borde_584;
        ref_patch_with_borde_858_reg_11326 <= ref_patch_with_borde_586;
        ref_patch_with_borde_859_reg_11332 <= ref_patch_with_borde_589;
        ref_patch_with_borde_860_reg_11337 <= ref_patch_with_borde_590;
        ref_patch_with_borde_861_reg_11342 <= ref_patch_with_borde_591;
        ref_patch_with_borde_862_reg_11347 <= ref_patch_with_borde_592;
        ref_patch_with_borde_863_reg_11352 <= ref_patch_with_borde_593;
        ref_patch_with_borde_864_reg_11357 <= ref_patch_with_borde_594;
        ref_patch_with_borde_865_reg_11362 <= ref_patch_with_borde_595;
        ref_patch_with_borde_866_reg_11367 <= ref_patch_with_borde_596;
        ref_patch_with_borde_867_reg_11372 <= ref_patch_with_borde_501;
        ref_patch_with_borde_868_reg_11377 <= ref_patch_with_borde_502;
        ref_patch_with_borde_869_reg_11382 <= ref_patch_with_borde_503;
        ref_patch_with_borde_870_reg_11388 <= ref_patch_with_borde_504;
        ref_patch_with_borde_871_reg_11394 <= ref_patch_with_borde_505;
        ref_patch_with_borde_872_reg_11400 <= ref_patch_with_borde_506;
        ref_patch_with_borde_873_reg_11406 <= ref_patch_with_borde_507;
        ref_patch_with_borde_874_reg_11412 <= ref_patch_with_borde_508;
        ref_patch_with_borde_875_reg_11418 <= ref_patch_with_borde_509;
        ref_patch_with_borde_876_reg_11424 <= ref_patch_with_borde_510;
        ref_patch_with_borde_877_reg_11430 <= ref_patch_with_borde_512;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd27) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_79 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd91) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_8 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd26) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_80 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd25) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_81 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd24) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_82 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd23) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_83 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd22) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_84 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd21) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_85 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd20) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_86 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd2) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_87 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_6782_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ref_patch_with_borde_879_reg_10677 <= ref_patch_with_borde_879_fu_6878_p130;
        tmp_58_reg_10682 <= tmp_58_fu_7432_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd19) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_88 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd18) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_89 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd90) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_9 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd17) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_90 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd16) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_91 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd15) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_92 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd14) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_93 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd13) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_94 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd12) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_95 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd11) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_96 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd10) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_97 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd1) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_98 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_9948 == 7'd0) & (div_t_reg_9944 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ref_patch_with_borde_99 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state244) | (1'b1 == ap_CS_fsm_state188) | (1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state76) | ((exitcond_i_3_reg_12992 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_11001)) | ((exitcond_i_2_reg_12214 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage3) & (1'b0 == ap_block_pp5_stage3_11001)) | ((exitcond_i_1_reg_11436 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond_i_reg_10664 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (1'b0 == ap_block_pp3_stage3_11001)))) begin
        reg_3996 <= grp_fu_2569_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_i_3_reg_12992 == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001)) | ((exitcond_i_2_reg_12214 == 1'd0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001)) | ((exitcond_i_1_reg_11436 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((exitcond_i_reg_10664 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        reg_4004 <= grp_fu_2569_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state226) | (1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state44) | ((exitcond_i_3_reg_12992_pp6_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage1) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage1_11001)) | ((exitcond_i_2_reg_12214_pp5_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage1) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((exitcond_i_1_reg_11436_pp4_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((exitcond_i_reg_10664_pp3_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((1'b1 == ap_CS_fsm_state212) & (1'b0 == ap_block_state212_io)))) begin
        reg_4011 <= grp_fu_2494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state228) | (1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state46) | ((exitcond_i_3_reg_12992_pp6_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage2) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage2_11001)) | ((exitcond_i_2_reg_12214_pp5_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage2) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b0 == ap_block_pp5_stage2_11001)) | ((exitcond_i_1_reg_11436_pp4_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond_i_reg_10664_pp3_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage2_11001)))) begin
        reg_4021 <= grp_fu_2494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state248) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state232) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state220) | (1'b1 == ap_CS_fsm_state180) | (1'b1 == ap_CS_fsm_state176) | (1'b1 == ap_CS_fsm_state168) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state228) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state60) | ((exitcond_i_3_reg_12992_pp6_iter1_reg == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_11001)) | ((exitcond_i_2_reg_12214_pp5_iter1_reg == 1'd0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage3) & (1'b0 == ap_block_pp5_stage3_11001)) | ((exitcond_i_1_reg_11436_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond_i_reg_10664_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (1'b0 == ap_block_pp3_stage3_11001)) | ((1'b1 == ap_CS_fsm_state192) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state136) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)))) begin
        reg_4028 <= grp_fu_2458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state216) | (1'b1 == ap_CS_fsm_state160) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state48) | ((exitcond_i_3_reg_12992_pp6_iter1_reg == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_11001)) | ((exitcond_i_2_reg_12214_pp5_iter1_reg == 1'd0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage3) & (1'b0 == ap_block_pp5_stage3_11001)) | ((exitcond_i_1_reg_11436_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond_i_reg_10664_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (1'b0 == ap_block_pp3_stage3_11001)))) begin
        reg_4047 <= grp_fu_2494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state226) | (1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state58) | ((exitcond_i_3_reg_12992_pp6_iter1_reg == 1'd0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001)) | ((exitcond_i_2_reg_12214_pp5_iter1_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001)) | ((exitcond_i_1_reg_11436_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((exitcond_i_reg_10664_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        reg_4055 <= grp_fu_2458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state230) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state62) | ((exitcond_i_3_reg_12992_pp6_iter2_reg == 1'd0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage1) & (1'b0 == ap_block_pp6_stage1_11001)) | ((exitcond_i_2_reg_12214_pp5_iter2_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((exitcond_i_1_reg_11436_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((exitcond_i_reg_10664_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_11001)))) begin
        reg_4064 <= grp_fu_2458_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_i_3_reg_12992_pp6_iter2_reg == 1'd0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage2) & (1'b0 == ap_block_pp6_stage2_11001)) | ((exitcond_i_2_reg_12214_pp5_iter2_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage2) & (1'b0 == ap_block_pp5_stage2_11001)) | ((exitcond_i_1_reg_11436_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond_i_reg_10664_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_11001)))) begin
        reg_4072 <= grp_fu_2458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state230) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state62) | ((exitcond_i_3_reg_12992_pp6_iter2_reg == 1'd0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_11001)) | ((exitcond_i_2_reg_12214_pp5_iter2_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage3) & (1'b0 == ap_block_pp5_stage3_11001)) | ((exitcond_i_1_reg_11436_pp4_iter2_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond_i_reg_10664_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (1'b0 == ap_block_pp3_stage3_11001)))) begin
        reg_4080 <= grp_fu_2466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state226) | (1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state44) | ((1'b1 == ap_CS_fsm_state212) & (1'b0 == ap_block_state212_io)))) begin
        reg_4089 <= grp_fu_2500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state228) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state44) | ((1'b1 == ap_CS_fsm_state212) & (1'b0 == ap_block_state212_io)))) begin
        reg_4101 <= grp_fu_2506_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state46))) begin
        reg_4110 <= grp_fu_2500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state216) | (1'b1 == ap_CS_fsm_state160) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state228) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state60))) begin
        reg_4116 <= grp_fu_2500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state216) | (1'b1 == ap_CS_fsm_state160) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state226) | (1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state58))) begin
        reg_4123 <= grp_fu_2506_p2;
        reg_4128 <= grp_fu_2515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state218) | (1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state50))) begin
        reg_4133 <= grp_fu_2494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state220) | (1'b1 == ap_CS_fsm_state168) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52))) begin
        reg_4139 <= grp_fu_2494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state222) | (1'b1 == ap_CS_fsm_state166) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state54))) begin
        reg_4144 <= grp_fu_2494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state226) | (1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state58))) begin
        reg_4150 <= grp_fu_2521_p2;
        reg_4155 <= grp_fu_2526_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state228) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state60))) begin
        reg_4160 <= grp_fu_2515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state230) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state62))) begin
        reg_4165 <= grp_fu_2471_p2;
        reg_4169 <= grp_fu_2475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state232) | (1'b1 == ap_CS_fsm_state176) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state64))) begin
        reg_4174 <= grp_fu_2466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state241) | (1'b1 == ap_CS_fsm_state185) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state73))) begin
        reg_4179 <= pyr_data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_9679_p2 == 1'd0) & (1'b0 == ap_block_pp7_stage0_11001) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        tmp_81_reg_13089 <= tmp_81_fu_9691_p38;
    end
end

always @ (*) begin
    if ((exitcond3_fu_4239_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond1_fu_4256_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_6708_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state28 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state28 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_i_fu_6782_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state31 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state31 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_i_1_fu_7495_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state87 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state87 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_i_2_fu_8223_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state143 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state143 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_i_3_fu_8951_p2 == 1'd1)) begin
        ap_condition_pp6_exit_iter0_state199 = 1'b1;
    end else begin
        ap_condition_pp6_exit_iter0_state199 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond4_fu_9679_p2 == 1'd1)) begin
        ap_condition_pp7_exit_iter0_state255 = 1'b1;
    end else begin
        ap_condition_pp7_exit_iter0_state255 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond5_fu_9733_p2 == 1'd1)) begin
        ap_condition_pp8_exit_iter0_state262 = 1'b1;
    end else begin
        ap_condition_pp8_exit_iter0_state262 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state268) & (pos_r_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter2 == 1'b0) & (ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter2 == 1'b0) & (ap_enable_reg_pp6_iter1 == 1'b0) & (ap_enable_reg_pp6_iter0 == 1'b0))) begin
        ap_idle_pp6 = 1'b1;
    end else begin
        ap_idle_pp6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter0 == 1'b0) & (ap_enable_reg_pp7_iter1 == 1'b0))) begin
        ap_idle_pp7 = 1'b1;
    end else begin
        ap_idle_pp7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b0) & (ap_enable_reg_pp8_iter0 == 1'b0))) begin
        ap_idle_pp8 = 1'b1;
    end else begin
        ap_idle_pp8 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_i_1_reg_11436 == 1'd0) & (1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_i_0_i_1_phi_fu_1804_p4 = i_1_reg_11440;
    end else begin
        ap_phi_mux_i_0_i_1_phi_fu_1804_p4 = i_0_i_1_reg_1800;
    end
end

always @ (*) begin
    if (((exitcond_i_2_reg_12214 == 1'd0) & (1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        ap_phi_mux_i_0_i_2_phi_fu_2036_p4 = i_2_reg_12218;
    end else begin
        ap_phi_mux_i_0_i_2_phi_fu_2036_p4 = i_0_i_2_reg_2032;
    end
end

always @ (*) begin
    if (((exitcond_i_3_reg_12992 == 1'd0) & (1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        ap_phi_mux_i_0_i_3_phi_fu_2268_p4 = i_3_reg_12996;
    end else begin
        ap_phi_mux_i_0_i_3_phi_fu_2268_p4 = i_0_i_3_reg_2264;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_10664 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_i_0_i_phi_fu_1572_p4 = i_reg_10668;
    end else begin
        ap_phi_mux_i_0_i_phi_fu_1572_p4 = i_0_i_reg_1568;
    end
end

always @ (*) begin
    if (((exitcond3_reg_9916 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_phi_fu_1456_p4 = indvar_next_reg_9920;
    end else begin
        ap_phi_mux_indvar_phi_fu_1456_p4 = indvar_reg_1452;
    end
end

always @ (*) begin
    if (((exitcond_i_1_reg_11436_pp4_iter2_reg == 1'd0) & (1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
        ap_phi_mux_tmp_10_1_phi_fu_1780_p4 = reg_4072;
    end else begin
        ap_phi_mux_tmp_10_1_phi_fu_1780_p4 = tmp_10_1_reg_1776;
    end
end

always @ (*) begin
    if (((exitcond_i_2_reg_12214_pp5_iter2_reg == 1'd0) & (1'b0 == ap_block_pp5_stage3) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage3))) begin
        ap_phi_mux_tmp_10_2_phi_fu_2012_p4 = reg_4072;
    end else begin
        ap_phi_mux_tmp_10_2_phi_fu_2012_p4 = tmp_10_2_reg_2008;
    end
end

always @ (*) begin
    if (((exitcond_i_3_reg_12992_pp6_iter2_reg == 1'd0) & (1'b0 == ap_block_pp6_stage3) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3))) begin
        ap_phi_mux_tmp_10_3_phi_fu_2244_p4 = reg_4072;
    end else begin
        ap_phi_mux_tmp_10_3_phi_fu_2244_p4 = tmp_10_3_reg_2240;
    end
end

always @ (*) begin
    if (((exitcond_i_1_reg_11436_pp4_iter2_reg == 1'd0) & (1'b0 == ap_block_pp4_stage2) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2))) begin
        ap_phi_mux_tmp_11_1_phi_fu_1792_p4 = reg_4064;
    end else begin
        ap_phi_mux_tmp_11_1_phi_fu_1792_p4 = tmp_11_1_reg_1788;
    end
end

always @ (*) begin
    if (((exitcond_i_2_reg_12214_pp5_iter2_reg == 1'd0) & (1'b0 == ap_block_pp5_stage2) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage2))) begin
        ap_phi_mux_tmp_11_2_phi_fu_2024_p4 = reg_4064;
    end else begin
        ap_phi_mux_tmp_11_2_phi_fu_2024_p4 = tmp_11_2_reg_2020;
    end
end

always @ (*) begin
    if (((exitcond_i_3_reg_12992_pp6_iter2_reg == 1'd0) & (1'b0 == ap_block_pp6_stage2) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage2))) begin
        ap_phi_mux_tmp_11_3_phi_fu_2256_p4 = reg_4064;
    end else begin
        ap_phi_mux_tmp_11_3_phi_fu_2256_p4 = tmp_11_3_reg_2252;
    end
end

always @ (*) begin
    if (((exitcond_i_1_reg_11436_pp4_iter2_reg == 1'd0) & (1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        ap_phi_mux_tmp_1_16_phi_fu_1744_p4 = reg_4055;
    end else begin
        ap_phi_mux_tmp_1_16_phi_fu_1744_p4 = tmp_1_16_reg_1740;
    end
end

always @ (*) begin
    if (((exitcond_i_1_reg_11436_pp4_iter1_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_tmp_2_1_phi_fu_1768_p4 = reg_4028;
    end else begin
        ap_phi_mux_tmp_2_1_phi_fu_1768_p4 = tmp_2_1_reg_1764;
    end
end

always @ (*) begin
    if (((exitcond_i_2_reg_12214_pp5_iter2_reg == 1'd0) & (1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        ap_phi_mux_tmp_2_20_phi_fu_1976_p4 = reg_4055;
    end else begin
        ap_phi_mux_tmp_2_20_phi_fu_1976_p4 = tmp_2_20_reg_1972;
    end
end

always @ (*) begin
    if (((exitcond_i_2_reg_12214_pp5_iter1_reg == 1'd0) & (1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        ap_phi_mux_tmp_2_2_phi_fu_2000_p4 = reg_4028;
    end else begin
        ap_phi_mux_tmp_2_2_phi_fu_2000_p4 = tmp_2_2_reg_1996;
    end
end

always @ (*) begin
    if (((exitcond_i_3_reg_12992_pp6_iter1_reg == 1'd0) & (1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        ap_phi_mux_tmp_2_3_phi_fu_2232_p4 = reg_4028;
    end else begin
        ap_phi_mux_tmp_2_3_phi_fu_2232_p4 = tmp_2_3_reg_2228;
    end
end

always @ (*) begin
    if (((exitcond_i_3_reg_12992_pp6_iter2_reg == 1'd0) & (1'b0 == ap_block_pp6_stage1) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage1))) begin
        ap_phi_mux_tmp_3_24_phi_fu_2208_p4 = reg_4055;
    end else begin
        ap_phi_mux_tmp_3_24_phi_fu_2208_p4 = tmp_3_24_reg_2204;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_10664_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2))) begin
        ap_phi_mux_tmp_5_phi_fu_1560_p4 = reg_4064;
    end else begin
        ap_phi_mux_tmp_5_phi_fu_1560_p4 = tmp_5_reg_1556;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_10664_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_tmp_8_phi_fu_1536_p4 = reg_4028;
    end else begin
        ap_phi_mux_tmp_8_phi_fu_1536_p4 = tmp_8_reg_1532;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_10664_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage3) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3))) begin
        ap_phi_mux_tmp_9_phi_fu_1548_p4 = reg_4072;
    end else begin
        ap_phi_mux_tmp_9_phi_fu_1548_p4 = tmp_9_reg_1544;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_10664_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        ap_phi_mux_tmp_s_phi_fu_1512_p4 = reg_4055;
    end else begin
        ap_phi_mux_tmp_s_phi_fu_1512_p4 = tmp_s_reg_1508;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state268) & (pos_r_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_debug_AWREADY == 1'b0)) begin
        ap_sig_ioackin_debug_AWREADY = debug_AWREADY;
    end else begin
        ap_sig_ioackin_debug_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_debug_WREADY == 1'b0)) begin
        ap_sig_ioackin_debug_WREADY = debug_WREADY;
    end else begin
        ap_sig_ioackin_debug_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_patches_ARREADY == 1'b0)) begin
        ap_sig_ioackin_patches_ARREADY = patches_ARREADY;
    end else begin
        ap_sig_ioackin_patches_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_pos_r_ARREADY == 1'b0)) begin
        ap_sig_ioackin_pos_r_ARREADY = pos_r_ARREADY;
    end else begin
        ap_sig_ioackin_pos_r_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_pos_r_AWREADY == 1'b0)) begin
        ap_sig_ioackin_pos_r_AWREADY = pos_r_AWREADY;
    end else begin
        ap_sig_ioackin_pos_r_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_pos_r_WREADY == 1'b0)) begin
        ap_sig_ioackin_pos_r_WREADY = pos_r_WREADY;
    end else begin
        ap_sig_ioackin_pos_r_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_pyr_ARREADY == 1'b0)) begin
        ap_sig_ioackin_pyr_ARREADY = pyr_ARREADY;
    end else begin
        ap_sig_ioackin_pyr_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        converged_ap_vld = 1'b1;
    end else begin
        converged_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_debug_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state212))) begin
        debug_AWVALID = 1'b1;
    end else begin
        debug_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state261) & (debug_BVALID == 1'b1))) begin
        debug_BREADY = 1'b1;
    end else begin
        debug_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond4_reg_13080 == 1'd0) & (1'b0 == ap_block_pp7_stage0_01001) & (ap_reg_ioackin_debug_WREADY == 1'b0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        debug_WVALID = 1'b1;
    end else begin
        debug_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state212)) begin
        debug_blk_n_AW = m_axi_debug_AWREADY;
    end else begin
        debug_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state261)) begin
        debug_blk_n_B = m_axi_debug_BVALID;
    end else begin
        debug_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond4_reg_13080 == 1'd0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0))) begin
        debug_blk_n_W = m_axi_debug_WREADY;
    end else begin
        debug_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state219) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state245) | (1'b1 == ap_CS_fsm_state233) | (1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state217) | (1'b1 == ap_CS_fsm_state189) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state167) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state191) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state222) | (1'b1 == ap_CS_fsm_state166) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state218) | (1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state230) | (1'b1 == ap_CS_fsm_state174) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state248) | (1'b1 == ap_CS_fsm_state236) | (1'b1 == ap_CS_fsm_state232) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state220) | (1'b1 == ap_CS_fsm_state180) | (1'b1 == ap_CS_fsm_state176) | (1'b1 == ap_CS_fsm_state168) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state228) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state226) | (1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state247) | (1'b1 == ap_CS_fsm_state246) | (1'b1 == ap_CS_fsm_state235) | (1'b1 == ap_CS_fsm_state234) | (1'b1 == ap_CS_fsm_state231) | (1'b1 == ap_CS_fsm_state190) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state175) | (1'b1 == ap_CS_fsm_state134) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state63) | ((1'b1 == ap_CS_fsm_pp6_stage2) & (1'b0 == ap_block_pp6_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp5_stage2) & (1'b0 == ap_block_pp5_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage1) & (1'b0 == ap_block_pp6_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp5_stage3) & (1'b0 == ap_block_pp5_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (1'b0 == ap_block_pp3_stage3_11001)) | ((1'b1 == ap_CS_fsm_state192) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state136) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)))) begin
        grp_fu_2458_ce = 1'b1;
    end else begin
        grp_fu_2458_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state233) | (1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state167) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state55))) begin
        grp_fu_2458_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state245) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state217) | (1'b1 == ap_CS_fsm_state189) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state49) | ((exitcond_i_3_reg_12992_pp6_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage2) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage2_00001)) | ((1'b0 == ap_block_pp6_stage1_00001) & (exitcond_i_3_reg_12992_pp6_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage1) & (ap_enable_reg_pp6_iter1 == 1'b1)) | ((1'b0 == ap_block_pp5_stage2_00001) & (exitcond_i_2_reg_12214_pp5_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage2) & (ap_enable_reg_pp5_iter1 == 1'b1)) | ((1'b0 == ap_block_pp5_stage1_00001) & (exitcond_i_2_reg_12214_pp5_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage1) & (ap_enable_reg_pp5_iter1 == 1'b1)) | ((1'b0 == ap_block_pp4_stage2_00001) & (exitcond_i_1_reg_11436_pp4_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_00001) & (exitcond_i_1_reg_11436_pp4_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_00001) & (exitcond_i_reg_10664_pp3_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_00001) & (exitcond_i_reg_10664_pp3_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp6_stage0_00001) & (exitcond_i_3_reg_12992 == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((exitcond_i_3_reg_12992_pp6_iter1_reg == 1'd0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_00001)) | ((1'b0 == ap_block_pp5_stage0_00001) & (exitcond_i_2_reg_12214 == 1'd0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((1'b0 == ap_block_pp5_stage3_00001) & (exitcond_i_2_reg_12214_pp5_iter1_reg == 1'd0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage3)) | ((1'b0 == ap_block_pp4_stage0_00001) & (exitcond_i_1_reg_11436 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp4_stage3_00001) & (exitcond_i_1_reg_11436_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp3_stage0_00001) & (exitcond_i_reg_10664 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage3_00001) & (exitcond_i_reg_10664_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3)))) begin
        grp_fu_2458_opcode = 2'd0;
    end else begin
        grp_fu_2458_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state245)) begin
        grp_fu_2458_p0 = H_inv_3_0_reg_13046;
    end else if ((1'b1 == ap_CS_fsm_state189)) begin
        grp_fu_2458_p0 = H_inv_2_0_reg_12262;
    end else if ((1'b1 == ap_CS_fsm_state133)) begin
        grp_fu_2458_p0 = H_inv_1_0_reg_11484;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        grp_fu_2458_p0 = H_inv_0_0_reg_10712;
    end else if (((1'b1 == ap_CS_fsm_state233) | (1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state53))) begin
        grp_fu_2458_p0 = reg_4028;
    end else if (((1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state217) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_2458_p0 = reg_4123;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state167) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state55) | ((1'b0 == ap_block_pp6_stage3) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3)) | ((1'b0 == ap_block_pp5_stage3) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage3)) | ((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp3_stage3) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3)))) begin
        grp_fu_2458_p0 = reg_4021;
    end else if ((((1'b0 == ap_block_pp6_stage2) & (1'b1 == ap_CS_fsm_pp6_stage2) & (ap_enable_reg_pp6_iter1 == 1'b1)) | ((1'b0 == ap_block_pp5_stage2) & (1'b1 == ap_CS_fsm_pp5_stage2) & (ap_enable_reg_pp5_iter1 == 1'b1)) | ((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        grp_fu_2458_p0 = reg_4011;
    end else if ((((1'b0 == ap_block_pp6_stage1) & (1'b1 == ap_CS_fsm_pp6_stage1) & (ap_enable_reg_pp6_iter1 == 1'b1)) | ((1'b0 == ap_block_pp5_stage1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (ap_enable_reg_pp5_iter1 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        grp_fu_2458_p0 = reg_4004;
    end else if ((((1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_2458_p0 = reg_3996;
    end else begin
        grp_fu_2458_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage3) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_10_3_phi_fu_2244_p4;
    end else if (((1'b0 == ap_block_pp6_stage2) & (1'b1 == ap_CS_fsm_pp6_stage2) & (ap_enable_reg_pp6_iter1 == 1'b1))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_11_3_phi_fu_2256_p4;
    end else if (((1'b0 == ap_block_pp6_stage1) & (1'b1 == ap_CS_fsm_pp6_stage1) & (ap_enable_reg_pp6_iter1 == 1'b1))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_3_24_phi_fu_2208_p4;
    end else if (((1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_2_3_phi_fu_2232_p4;
    end else if (((1'b0 == ap_block_pp5_stage3) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage3))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_10_2_phi_fu_2012_p4;
    end else if (((1'b0 == ap_block_pp5_stage2) & (1'b1 == ap_CS_fsm_pp5_stage2) & (ap_enable_reg_pp5_iter1 == 1'b1))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_11_2_phi_fu_2024_p4;
    end else if (((1'b0 == ap_block_pp5_stage1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (ap_enable_reg_pp5_iter1 == 1'b1))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_2_20_phi_fu_1976_p4;
    end else if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_2_2_phi_fu_2000_p4;
    end else if (((1'b0 == ap_block_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_10_1_phi_fu_1780_p4;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_11_1_phi_fu_1792_p4;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_1_16_phi_fu_1744_p4;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_2_1_phi_fu_1768_p4;
    end else if (((1'b1 == ap_CS_fsm_state245) | (1'b1 == ap_CS_fsm_state189) | (1'b1 == ap_CS_fsm_state133) | (1'b1 == ap_CS_fsm_state77))) begin
        grp_fu_2458_p1 = reg_3996;
    end else if (((1'b1 == ap_CS_fsm_state233) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state65))) begin
        grp_fu_2458_p1 = reg_4116;
    end else if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_fu_2458_p1 = reg_4021;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state167) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state55))) begin
        grp_fu_2458_p1 = reg_4144;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state53))) begin
        grp_fu_2458_p1 = reg_4139;
    end else if (((1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state217) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_2458_p1 = reg_4128;
    end else if (((1'b0 == ap_block_pp3_stage3) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_9_phi_fu_1548_p4;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_5_phi_fu_1560_p4;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_s_phi_fu_1512_p4;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_2458_p1 = ap_phi_mux_tmp_8_phi_fu_1536_p4;
    end else begin
        grp_fu_2458_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state59))) begin
        grp_fu_2466_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp6_stage0_00001) & (exitcond_i_3_reg_12992_pp6_iter1_reg == 1'd0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((1'b0 == ap_block_pp5_stage0_00001) & (exitcond_i_2_reg_12214_pp5_iter1_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((1'b0 == ap_block_pp4_stage0_00001) & (exitcond_i_1_reg_11436_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage0_00001) & (exitcond_i_reg_10664_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_2466_opcode = 2'd0;
    end else begin
        grp_fu_2466_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_fu_2466_p0 = reg_4101;
    end else if (((1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state59))) begin
        grp_fu_2466_p0 = reg_4150;
    end else if ((((1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_2466_p0 = reg_4047;
    end else begin
        grp_fu_2466_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        grp_fu_2466_p1 = tmp_1_3_reg_2216;
    end else if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        grp_fu_2466_p1 = tmp_1_2_reg_1984;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        grp_fu_2466_p1 = tmp_1_1_reg_1752;
    end else if (((1'b1 == ap_CS_fsm_state229) | (1'b1 == ap_CS_fsm_state173) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_fu_2466_p1 = reg_4160;
    end else if (((1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state59))) begin
        grp_fu_2466_p1 = reg_4155;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        grp_fu_2466_p1 = tmp_7_reg_1520;
    end else begin
        grp_fu_2466_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state219) | (1'b1 == ap_CS_fsm_state215) | (1'b1 == ap_CS_fsm_state213) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state157) | (1'b1 == ap_CS_fsm_state155) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state217) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state167) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state222) | (1'b1 == ap_CS_fsm_state166) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state218) | (1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state216) | (1'b1 == ap_CS_fsm_state160) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state224) | (1'b1 == ap_CS_fsm_state220) | (1'b1 == ap_CS_fsm_state168) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state228) | (1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state226) | (1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state44) | ((1'b1 == ap_CS_fsm_state43) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_pp6_stage2) & (1'b0 == ap_block_pp6_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp5_stage2) & (1'b0 == ap_block_pp5_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage1) & (1'b0 == ap_block_pp6_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp5_stage1) & (1'b0 == ap_block_pp5_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp5_stage3) & (1'b0 == ap_block_pp5_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (1'b0 == ap_block_pp3_stage3_11001)) | ((1'b1 == ap_CS_fsm_state212) & (1'b0 == ap_block_state212_io)))) begin
        grp_fu_2494_ce = 1'b1;
    end else begin
        grp_fu_2494_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state215)) begin
        grp_fu_2494_p0 = tmp_11_3_reg_2252;
    end else if ((1'b1 == ap_CS_fsm_state211)) begin
        grp_fu_2494_p0 = tmp_10_3_reg_2240;
    end else if ((1'b1 == ap_CS_fsm_state159)) begin
        grp_fu_2494_p0 = tmp_11_2_reg_2020;
    end else if ((1'b1 == ap_CS_fsm_state155)) begin
        grp_fu_2494_p0 = tmp_10_2_reg_2008;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        grp_fu_2494_p0 = tmp_11_1_reg_1788;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_fu_2494_p0 = tmp_10_1_reg_1776;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state167) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state55))) begin
        grp_fu_2494_p0 = reg_4144;
    end else if (((1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state53))) begin
        grp_fu_2494_p0 = reg_4089;
    end else if (((1'b1 == ap_CS_fsm_state219) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state51))) begin
        grp_fu_2494_p0 = reg_4133;
    end else if (((1'b1 == ap_CS_fsm_state217) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_2494_p0 = reg_4047;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_2494_p0 = tmp_5_reg_1556;
    end else if (((1'b1 == ap_CS_fsm_state213) | (1'b1 == ap_CS_fsm_state157) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_fu_2494_p0 = reg_4011;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_2494_p0 = tmp_9_reg_1544;
    end else if ((((1'b0 == ap_block_pp6_stage2) & (1'b1 == ap_CS_fsm_pp6_stage2) & (ap_enable_reg_pp6_iter1 == 1'b1)) | ((1'b0 == ap_block_pp5_stage2) & (1'b1 == ap_CS_fsm_pp5_stage2) & (ap_enable_reg_pp5_iter1 == 1'b1)) | ((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        grp_fu_2494_p0 = reg_4004;
    end else if ((((1'b0 == ap_block_pp6_stage1) & (1'b1 == ap_CS_fsm_pp6_stage1) & (ap_enable_reg_pp6_iter1 == 1'b1)) | ((1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((1'b0 == ap_block_pp5_stage1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (ap_enable_reg_pp5_iter1 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_2494_p0 = reg_3996;
    end else begin
        grp_fu_2494_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_fu_2494_p1 = reg_4011;
    end else if (((1'b1 == ap_CS_fsm_state223) | (1'b1 == ap_CS_fsm_state167) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state55))) begin
        grp_fu_2494_p1 = reg_4089;
    end else if (((1'b1 == ap_CS_fsm_state219) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state59))) begin
        grp_fu_2494_p1 = 32'd1115684864;
    end else if (((1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state217) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state49))) begin
        grp_fu_2494_p1 = reg_4116;
    end else if (((1'b1 == ap_CS_fsm_state213) | (1'b1 == ap_CS_fsm_state157) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_fu_2494_p1 = reg_4101;
    end else if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state215) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state155) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state211))) begin
        grp_fu_2494_p1 = 32'd1048576000;
    end else if ((((1'b0 == ap_block_pp6_stage2) & (1'b1 == ap_CS_fsm_pp6_stage2) & (ap_enable_reg_pp6_iter1 == 1'b1)) | ((1'b0 == ap_block_pp6_stage1) & (1'b1 == ap_CS_fsm_pp6_stage1) & (ap_enable_reg_pp6_iter1 == 1'b1)) | ((1'b0 == ap_block_pp5_stage2) & (1'b1 == ap_CS_fsm_pp5_stage2) & (ap_enable_reg_pp5_iter1 == 1'b1)) | ((1'b0 == ap_block_pp5_stage1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (ap_enable_reg_pp5_iter1 == 1'b1)) | ((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        grp_fu_2494_p1 = reg_4004;
    end else if ((((1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        grp_fu_2494_p1 = reg_3996;
    end else begin
        grp_fu_2494_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state215) | (1'b1 == ap_CS_fsm_state213) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state157) | (1'b1 == ap_CS_fsm_state155) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state216) | (1'b1 == ap_CS_fsm_state160) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state228) | (1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state226) | (1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state44) | ((1'b1 == ap_CS_fsm_state43) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state212) & (1'b0 == ap_block_state212_io)))) begin
        grp_fu_2500_ce = 1'b1;
    end else begin
        grp_fu_2500_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state215)) begin
        grp_fu_2500_p0 = tmp_1_3_reg_2216;
    end else if ((1'b1 == ap_CS_fsm_state211)) begin
        grp_fu_2500_p0 = tmp_2_3_reg_2228;
    end else if ((1'b1 == ap_CS_fsm_state159)) begin
        grp_fu_2500_p0 = tmp_1_2_reg_1984;
    end else if ((1'b1 == ap_CS_fsm_state155)) begin
        grp_fu_2500_p0 = tmp_2_2_reg_1996;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        grp_fu_2500_p0 = tmp_1_1_reg_1752;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_fu_2500_p0 = tmp_2_1_reg_1764;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_fu_2500_p0 = reg_4047;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_2500_p0 = tmp_7_reg_1520;
    end else if (((1'b1 == ap_CS_fsm_state213) | (1'b1 == ap_CS_fsm_state157) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state59))) begin
        grp_fu_2500_p0 = reg_4089;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_2500_p0 = tmp_8_reg_1532;
    end else begin
        grp_fu_2500_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_fu_2500_p1 = reg_4101;
    end else if (((1'b1 == ap_CS_fsm_state215) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state47))) begin
        grp_fu_2500_p1 = 32'd1048576000;
    end else if (((1'b1 == ap_CS_fsm_state213) | (1'b1 == ap_CS_fsm_state157) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_fu_2500_p1 = reg_4011;
    end else if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state155) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state211))) begin
        grp_fu_2500_p1 = 32'd1056964608;
    end else begin
        grp_fu_2500_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state215) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state155) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state216) | (1'b1 == ap_CS_fsm_state160) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state228) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state226) | (1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state44) | ((1'b1 == ap_CS_fsm_state43) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state212) & (1'b0 == ap_block_state212_io)))) begin
        grp_fu_2506_ce = 1'b1;
    end else begin
        grp_fu_2506_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state211)) begin
        grp_fu_2506_p0 = tmp_3_24_reg_2204;
    end else if ((1'b1 == ap_CS_fsm_state155)) begin
        grp_fu_2506_p0 = tmp_2_20_reg_1972;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_fu_2506_p0 = tmp_1_16_reg_1740;
    end else if (((1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state59))) begin
        grp_fu_2506_p0 = reg_4116;
    end else if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_fu_2506_p0 = reg_4011;
    end else if (((1'b1 == ap_CS_fsm_state215) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state47))) begin
        grp_fu_2506_p0 = reg_4021;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_2506_p0 = tmp_s_reg_1508;
    end else begin
        grp_fu_2506_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_fu_2506_p1 = 32'd1115684864;
    end else if (((1'b1 == ap_CS_fsm_state215) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state47))) begin
        grp_fu_2506_p1 = reg_4089;
    end else if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state155) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state211))) begin
        grp_fu_2506_p1 = 32'd1056964608;
    end else begin
        grp_fu_2506_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_fu_2515_p0 = reg_4101;
    end else if (((1'b1 == ap_CS_fsm_state215) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state47))) begin
        grp_fu_2515_p0 = reg_4110;
    end else begin
        grp_fu_2515_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_fu_2515_p1 = reg_4089;
    end else if (((1'b1 == ap_CS_fsm_state215) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state227) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state59))) begin
        grp_fu_2515_p1 = reg_4101;
    end else begin
        grp_fu_2515_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state237)) begin
        grp_fu_2549_p0 = tmp_40_3_fu_9654_p1;
    end else if ((1'b1 == ap_CS_fsm_state181)) begin
        grp_fu_2549_p0 = tmp_40_2_fu_8911_p1;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_2549_p0 = tmp_40_1_fu_8183_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_2549_p0 = tmp_35_fu_7470_p1;
    end else begin
        grp_fu_2549_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state237)) begin
        grp_fu_2561_p0 = tmp_49_3_fu_9669_p1;
    end else if ((1'b1 == ap_CS_fsm_state181)) begin
        grp_fu_2561_p0 = tmp_49_2_fu_8926_p1;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_2561_p0 = tmp_49_1_fu_8198_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_2561_p0 = tmp_41_fu_7485_p1;
    end else begin
        grp_fu_2561_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state242)) begin
        grp_fu_2569_p0 = tmp_53_3_fu_9674_p1;
    end else if (((1'b0 == ap_block_pp6_stage2) & (1'b1 == ap_CS_fsm_pp6_stage2) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        grp_fu_2569_p0 = tmp_76_5_fu_9625_p1;
    end else if (((1'b0 == ap_block_pp6_stage1) & (1'b1 == ap_CS_fsm_pp6_stage1) & (ap_enable_reg_pp6_iter0 == 1'b1))) begin
        grp_fu_2569_p0 = tmp_66_5_fu_9620_p1;
    end else if ((1'b1 == ap_CS_fsm_state186)) begin
        grp_fu_2569_p0 = tmp_53_2_fu_8931_p1;
    end else if (((1'b0 == ap_block_pp5_stage2) & (1'b1 == ap_CS_fsm_pp5_stage2) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
        grp_fu_2569_p0 = tmp_76_4_fu_8897_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (1'b1 == ap_CS_fsm_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
        grp_fu_2569_p0 = tmp_66_4_fu_8892_p1;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_2569_p0 = tmp_53_1_fu_8203_p1;
    end else if (((1'b0 == ap_block_pp4_stage2) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_2569_p0 = tmp_76_s_fu_8169_p1;
    end else if (((1'b0 == ap_block_pp4_stage1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        grp_fu_2569_p0 = tmp_66_s_fu_8164_p1;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        grp_fu_2569_p0 = tmp_43_fu_7490_p1;
    end else if (((1'b0 == ap_block_pp3_stage2) & (1'b1 == ap_CS_fsm_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        grp_fu_2569_p0 = tmp_94_fu_7456_p1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        grp_fu_2569_p0 = tmp_93_fu_7451_p1;
    end else begin
        grp_fu_2569_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_patches_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state12))) begin
        patches_ARVALID = 1'b1;
    end else begin
        patches_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_reg_9930 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_RREADY = 1'b1;
    end else begin
        patches_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        patches_blk_n_AR = m_axi_patches_ARREADY;
    end else begin
        patches_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond1_reg_9930 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_blk_n_R = m_axi_patches_RVALID;
    end else begin
        patches_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_pos_r_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state21))) begin
        pos_r_ARVALID = 1'b1;
    end else begin
        pos_r_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state212))) begin
        pos_r_AWADDR = pos_addr_3_reg_13025;
    end else if (((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state192))) begin
        pos_r_AWADDR = pos_addr_2_reg_12296;
    end else if (((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state136))) begin
        pos_r_AWADDR = pos_addr_1_reg_11518;
    end else if ((((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state257)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state43)))) begin
        pos_r_AWADDR = pos_addr_reg_9896;
    end else begin
        pos_r_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state257))) begin
        pos_r_AWLEN = 32'd8;
    end else if ((((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state43)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state212)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state192)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state136)))) begin
        pos_r_AWLEN = 32'd1;
    end else begin
        pos_r_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state257)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state43)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state212)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state192)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state136)))) begin
        pos_r_AWVALID = 1'b1;
    end else begin
        pos_r_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state268) & (pos_r_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state86) & (pos_r_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state254) & (pos_r_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state198) & (pos_r_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state142) & (pos_r_BVALID == 1'b1)))) begin
        pos_r_BREADY = 1'b1;
    end else begin
        pos_r_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        pos_r_RREADY = 1'b1;
    end else begin
        pos_r_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond5_reg_13094 == 1'd0) & (1'b0 == ap_block_pp8_stage0_01001) & (ap_reg_ioackin_pos_r_WREADY == 1'b0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0))) begin
        pos_r_WDATA = UnifiedRetVal_i_reg_13103;
    end else if ((((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state81)) | ((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state249)) | ((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state193)) | ((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state137)))) begin
        pos_r_WDATA = reg_4028;
    end else begin
        pos_r_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond5_reg_13094 == 1'd0) & (1'b0 == ap_block_pp8_stage0_01001) & (ap_reg_ioackin_pos_r_WREADY == 1'b0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0)) | ((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state81)) | ((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state249)) | ((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state193)) | ((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state137)))) begin
        pos_r_WVALID = 1'b1;
    end else begin
        pos_r_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        pos_r_blk_n_AR = m_axi_pos_r_ARREADY;
    end else begin
        pos_r_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state257) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state136))) begin
        pos_r_blk_n_AW = m_axi_pos_r_AWREADY;
    end else begin
        pos_r_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state254) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state142))) begin
        pos_r_blk_n_B = m_axi_pos_r_BVALID;
    end else begin
        pos_r_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        pos_r_blk_n_R = m_axi_pos_r_RVALID;
    end else begin
        pos_r_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state249) | (1'b1 == ap_CS_fsm_state193) | (1'b1 == ap_CS_fsm_state137) | ((1'b0 == ap_block_pp8_stage0) & (exitcond5_reg_13094 == 1'd0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0)))) begin
        pos_r_blk_n_W = m_axi_pos_r_WREADY;
    end else begin
        pos_r_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_pyr_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
        pyr_ARVALID = 1'b1;
    end else begin
        pyr_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_reg_9916 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pyr_RREADY = 1'b1;
    end else begin
        pyr_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pyr_blk_n_AR = m_axi_pyr_ARREADY;
    end else begin
        pyr_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond3_reg_9916 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pyr_blk_n_R = m_axi_pyr_RVALID;
    end else begin
        pyr_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state240)) begin
        pyr_data_address0 = 19'd3;
    end else if ((1'b1 == ap_CS_fsm_state184)) begin
        pyr_data_address0 = 19'd2;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        pyr_data_address0 = 19'd1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        pyr_data_address0 = 19'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_data_address0 = indvar4_fu_4251_p1;
    end else begin
        pyr_data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state240) | (1'b1 == ap_CS_fsm_state184) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state72) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pyr_data_ce0 = 1'b1;
    end else begin
        pyr_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_reg_9916_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pyr_data_we0 = 1'b1;
    end else begin
        pyr_data_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((transfer_pyr_read_read_fu_1284_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((ap_start == 1'b1) & (transfer_pyr_read_read_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((ap_sig_ioackin_pyr_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond3_fu_4239_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond3_fu_4239_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond1_fu_4256_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond1_fu_4256_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((ap_sig_ioackin_pos_r_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (exitcond2_fu_6708_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (exitcond2_fu_6708_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b0 == ap_block_pp3_stage0_subdone) & (exitcond_i_fu_6782_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0)) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (exitcond_i_fu_6782_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((1'b0 == ap_block_pp3_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            if ((1'b0 == ap_block_pp3_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end
        end
        ap_ST_fsm_pp3_stage3 : begin
            if ((~((1'b0 == ap_block_pp3_stage3_subdone) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter1 == 1'b0)) & (1'b0 == ap_block_pp3_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((1'b0 == ap_block_pp3_stage3_subdone) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            if (((ap_sig_ioackin_pos_r_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            if (((1'b1 == ap_CS_fsm_state86) & (pos_r_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((1'b0 == ap_block_pp4_stage0_subdone) & (exitcond_i_1_fu_7495_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (ap_enable_reg_pp4_iter1 == 1'b0)) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (exitcond_i_1_fu_7495_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (ap_enable_reg_pp4_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_pp4_stage1 : begin
            if ((1'b0 == ap_block_pp4_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end
        end
        ap_ST_fsm_pp4_stage2 : begin
            if ((1'b0 == ap_block_pp4_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage2;
            end
        end
        ap_ST_fsm_pp4_stage3 : begin
            if ((~((1'b0 == ap_block_pp4_stage3_subdone) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b0)) & (1'b0 == ap_block_pp4_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((1'b0 == ap_block_pp4_stage3_subdone) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage3;
            end
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            if (((1'b1 == ap_CS_fsm_state136) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state136;
            end
        end
        ap_ST_fsm_state137 : begin
            if (((ap_sig_ioackin_pos_r_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state137))) begin
                ap_NS_fsm = ap_ST_fsm_state138;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            if (((1'b1 == ap_CS_fsm_state142) & (pos_r_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state142;
            end
        end
        ap_ST_fsm_pp5_stage0 : begin
            if ((~((1'b0 == ap_block_pp5_stage0_subdone) & (exitcond_i_2_fu_8223_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (ap_enable_reg_pp5_iter1 == 1'b0)) & (1'b0 == ap_block_pp5_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage1;
            end else if (((1'b0 == ap_block_pp5_stage0_subdone) & (exitcond_i_2_fu_8223_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (ap_enable_reg_pp5_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_pp5_stage1 : begin
            if ((1'b0 == ap_block_pp5_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage1;
            end
        end
        ap_ST_fsm_pp5_stage2 : begin
            if ((1'b0 == ap_block_pp5_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage2;
            end
        end
        ap_ST_fsm_pp5_stage3 : begin
            if ((~((1'b0 == ap_block_pp5_stage3_subdone) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage3) & (ap_enable_reg_pp5_iter1 == 1'b0)) & (1'b0 == ap_block_pp5_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if (((1'b0 == ap_block_pp5_stage3_subdone) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage3) & (ap_enable_reg_pp5_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage3;
            end
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            ap_NS_fsm = ap_ST_fsm_state157;
        end
        ap_ST_fsm_state157 : begin
            ap_NS_fsm = ap_ST_fsm_state158;
        end
        ap_ST_fsm_state158 : begin
            ap_NS_fsm = ap_ST_fsm_state159;
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state160 : begin
            ap_NS_fsm = ap_ST_fsm_state161;
        end
        ap_ST_fsm_state161 : begin
            ap_NS_fsm = ap_ST_fsm_state162;
        end
        ap_ST_fsm_state162 : begin
            ap_NS_fsm = ap_ST_fsm_state163;
        end
        ap_ST_fsm_state163 : begin
            ap_NS_fsm = ap_ST_fsm_state164;
        end
        ap_ST_fsm_state164 : begin
            ap_NS_fsm = ap_ST_fsm_state165;
        end
        ap_ST_fsm_state165 : begin
            ap_NS_fsm = ap_ST_fsm_state166;
        end
        ap_ST_fsm_state166 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state167 : begin
            ap_NS_fsm = ap_ST_fsm_state168;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            ap_NS_fsm = ap_ST_fsm_state170;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state171;
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            ap_NS_fsm = ap_ST_fsm_state175;
        end
        ap_ST_fsm_state175 : begin
            ap_NS_fsm = ap_ST_fsm_state176;
        end
        ap_ST_fsm_state176 : begin
            ap_NS_fsm = ap_ST_fsm_state177;
        end
        ap_ST_fsm_state177 : begin
            ap_NS_fsm = ap_ST_fsm_state178;
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state179;
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            ap_NS_fsm = ap_ST_fsm_state181;
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state182;
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state184;
        end
        ap_ST_fsm_state184 : begin
            ap_NS_fsm = ap_ST_fsm_state185;
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state187 : begin
            ap_NS_fsm = ap_ST_fsm_state188;
        end
        ap_ST_fsm_state188 : begin
            ap_NS_fsm = ap_ST_fsm_state189;
        end
        ap_ST_fsm_state189 : begin
            ap_NS_fsm = ap_ST_fsm_state190;
        end
        ap_ST_fsm_state190 : begin
            ap_NS_fsm = ap_ST_fsm_state191;
        end
        ap_ST_fsm_state191 : begin
            ap_NS_fsm = ap_ST_fsm_state192;
        end
        ap_ST_fsm_state192 : begin
            if (((1'b1 == ap_CS_fsm_state192) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state193;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state192;
            end
        end
        ap_ST_fsm_state193 : begin
            if (((ap_sig_ioackin_pos_r_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state193))) begin
                ap_NS_fsm = ap_ST_fsm_state194;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state193;
            end
        end
        ap_ST_fsm_state194 : begin
            ap_NS_fsm = ap_ST_fsm_state195;
        end
        ap_ST_fsm_state195 : begin
            ap_NS_fsm = ap_ST_fsm_state196;
        end
        ap_ST_fsm_state196 : begin
            ap_NS_fsm = ap_ST_fsm_state197;
        end
        ap_ST_fsm_state197 : begin
            ap_NS_fsm = ap_ST_fsm_state198;
        end
        ap_ST_fsm_state198 : begin
            if (((1'b1 == ap_CS_fsm_state198) & (pos_r_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state198;
            end
        end
        ap_ST_fsm_pp6_stage0 : begin
            if ((~((1'b0 == ap_block_pp6_stage0_subdone) & (exitcond_i_3_fu_8951_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1) & (ap_enable_reg_pp6_iter1 == 1'b0)) & (1'b0 == ap_block_pp6_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage1;
            end else if (((1'b0 == ap_block_pp6_stage0_subdone) & (exitcond_i_3_fu_8951_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1) & (ap_enable_reg_pp6_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state211;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end
        end
        ap_ST_fsm_pp6_stage1 : begin
            if ((1'b0 == ap_block_pp6_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage1;
            end
        end
        ap_ST_fsm_pp6_stage2 : begin
            if ((1'b0 == ap_block_pp6_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage2;
            end
        end
        ap_ST_fsm_pp6_stage3 : begin
            if ((~((1'b0 == ap_block_pp6_stage3_subdone) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (ap_enable_reg_pp6_iter1 == 1'b0)) & (1'b0 == ap_block_pp6_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else if (((1'b0 == ap_block_pp6_stage3_subdone) & (ap_enable_reg_pp6_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (ap_enable_reg_pp6_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state211;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage3;
            end
        end
        ap_ST_fsm_state211 : begin
            ap_NS_fsm = ap_ST_fsm_state212;
        end
        ap_ST_fsm_state212 : begin
            if (((1'b1 == ap_CS_fsm_state212) & (1'b0 == ap_block_state212_io))) begin
                ap_NS_fsm = ap_ST_fsm_state213;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state212;
            end
        end
        ap_ST_fsm_state213 : begin
            ap_NS_fsm = ap_ST_fsm_state214;
        end
        ap_ST_fsm_state214 : begin
            ap_NS_fsm = ap_ST_fsm_state215;
        end
        ap_ST_fsm_state215 : begin
            ap_NS_fsm = ap_ST_fsm_state216;
        end
        ap_ST_fsm_state216 : begin
            ap_NS_fsm = ap_ST_fsm_state217;
        end
        ap_ST_fsm_state217 : begin
            ap_NS_fsm = ap_ST_fsm_state218;
        end
        ap_ST_fsm_state218 : begin
            ap_NS_fsm = ap_ST_fsm_state219;
        end
        ap_ST_fsm_state219 : begin
            ap_NS_fsm = ap_ST_fsm_state220;
        end
        ap_ST_fsm_state220 : begin
            ap_NS_fsm = ap_ST_fsm_state221;
        end
        ap_ST_fsm_state221 : begin
            ap_NS_fsm = ap_ST_fsm_state222;
        end
        ap_ST_fsm_state222 : begin
            ap_NS_fsm = ap_ST_fsm_state223;
        end
        ap_ST_fsm_state223 : begin
            ap_NS_fsm = ap_ST_fsm_state224;
        end
        ap_ST_fsm_state224 : begin
            ap_NS_fsm = ap_ST_fsm_state225;
        end
        ap_ST_fsm_state225 : begin
            ap_NS_fsm = ap_ST_fsm_state226;
        end
        ap_ST_fsm_state226 : begin
            ap_NS_fsm = ap_ST_fsm_state227;
        end
        ap_ST_fsm_state227 : begin
            ap_NS_fsm = ap_ST_fsm_state228;
        end
        ap_ST_fsm_state228 : begin
            ap_NS_fsm = ap_ST_fsm_state229;
        end
        ap_ST_fsm_state229 : begin
            ap_NS_fsm = ap_ST_fsm_state230;
        end
        ap_ST_fsm_state230 : begin
            ap_NS_fsm = ap_ST_fsm_state231;
        end
        ap_ST_fsm_state231 : begin
            ap_NS_fsm = ap_ST_fsm_state232;
        end
        ap_ST_fsm_state232 : begin
            ap_NS_fsm = ap_ST_fsm_state233;
        end
        ap_ST_fsm_state233 : begin
            ap_NS_fsm = ap_ST_fsm_state234;
        end
        ap_ST_fsm_state234 : begin
            ap_NS_fsm = ap_ST_fsm_state235;
        end
        ap_ST_fsm_state235 : begin
            ap_NS_fsm = ap_ST_fsm_state236;
        end
        ap_ST_fsm_state236 : begin
            ap_NS_fsm = ap_ST_fsm_state237;
        end
        ap_ST_fsm_state237 : begin
            ap_NS_fsm = ap_ST_fsm_state238;
        end
        ap_ST_fsm_state238 : begin
            ap_NS_fsm = ap_ST_fsm_state239;
        end
        ap_ST_fsm_state239 : begin
            ap_NS_fsm = ap_ST_fsm_state240;
        end
        ap_ST_fsm_state240 : begin
            ap_NS_fsm = ap_ST_fsm_state241;
        end
        ap_ST_fsm_state241 : begin
            ap_NS_fsm = ap_ST_fsm_state242;
        end
        ap_ST_fsm_state242 : begin
            ap_NS_fsm = ap_ST_fsm_state243;
        end
        ap_ST_fsm_state243 : begin
            ap_NS_fsm = ap_ST_fsm_state244;
        end
        ap_ST_fsm_state244 : begin
            ap_NS_fsm = ap_ST_fsm_state245;
        end
        ap_ST_fsm_state245 : begin
            ap_NS_fsm = ap_ST_fsm_state246;
        end
        ap_ST_fsm_state246 : begin
            ap_NS_fsm = ap_ST_fsm_state247;
        end
        ap_ST_fsm_state247 : begin
            ap_NS_fsm = ap_ST_fsm_state248;
        end
        ap_ST_fsm_state248 : begin
            ap_NS_fsm = ap_ST_fsm_state249;
        end
        ap_ST_fsm_state249 : begin
            if (((ap_sig_ioackin_pos_r_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state249))) begin
                ap_NS_fsm = ap_ST_fsm_state250;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state249;
            end
        end
        ap_ST_fsm_state250 : begin
            ap_NS_fsm = ap_ST_fsm_state251;
        end
        ap_ST_fsm_state251 : begin
            ap_NS_fsm = ap_ST_fsm_state252;
        end
        ap_ST_fsm_state252 : begin
            ap_NS_fsm = ap_ST_fsm_state253;
        end
        ap_ST_fsm_state253 : begin
            ap_NS_fsm = ap_ST_fsm_state254;
        end
        ap_ST_fsm_state254 : begin
            if (((1'b1 == ap_CS_fsm_state254) & (pos_r_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state254;
            end
        end
        ap_ST_fsm_pp7_stage0 : begin
            if (~((1'b0 == ap_block_pp7_stage0_subdone) & (exitcond4_fu_9679_p2 == 1'd1) & (ap_enable_reg_pp7_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end else if (((1'b0 == ap_block_pp7_stage0_subdone) & (exitcond4_fu_9679_p2 == 1'd1) & (ap_enable_reg_pp7_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state257;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end
        end
        ap_ST_fsm_state257 : begin
            if (((1'b1 == ap_CS_fsm_state257) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state258;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state257;
            end
        end
        ap_ST_fsm_state258 : begin
            ap_NS_fsm = ap_ST_fsm_state259;
        end
        ap_ST_fsm_state259 : begin
            ap_NS_fsm = ap_ST_fsm_state260;
        end
        ap_ST_fsm_state260 : begin
            ap_NS_fsm = ap_ST_fsm_state261;
        end
        ap_ST_fsm_state261 : begin
            if (((1'b1 == ap_CS_fsm_state261) & (debug_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state261;
            end
        end
        ap_ST_fsm_pp8_stage0 : begin
            if (~((1'b0 == ap_block_pp8_stage0_subdone) & (exitcond5_fu_9733_p2 == 1'd1) & (ap_enable_reg_pp8_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage0;
            end else if (((1'b0 == ap_block_pp8_stage0_subdone) & (exitcond5_fu_9733_p2 == 1'd1) & (ap_enable_reg_pp8_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state264;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage0;
            end
        end
        ap_ST_fsm_state264 : begin
            ap_NS_fsm = ap_ST_fsm_state265;
        end
        ap_ST_fsm_state265 : begin
            ap_NS_fsm = ap_ST_fsm_state266;
        end
        ap_ST_fsm_state266 : begin
            ap_NS_fsm = ap_ST_fsm_state267;
        end
        ap_ST_fsm_state267 : begin
            ap_NS_fsm = ap_ST_fsm_state268;
        end
        ap_ST_fsm_state268 : begin
            if (((1'b1 == ap_CS_fsm_state268) & (pos_r_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state268;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign UnifiedRetVal_i_fu_9871_p3 = ((sel_tmp12_i_fu_9865_p2[0:0] === 1'b1) ? cur_px_estimate_3_0 : sel_tmp11_i_fu_9857_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp3_stage3 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_pp4_stage1 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_pp4_stage2 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_pp4_stage3 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_pp5_stage1 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_pp5_stage2 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_pp5_stage3 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_pp6_stage0 = ap_CS_fsm[32'd170];

assign ap_CS_fsm_pp6_stage1 = ap_CS_fsm[32'd171];

assign ap_CS_fsm_pp6_stage2 = ap_CS_fsm[32'd172];

assign ap_CS_fsm_pp6_stage3 = ap_CS_fsm[32'd173];

assign ap_CS_fsm_pp7_stage0 = ap_CS_fsm[32'd218];

assign ap_CS_fsm_pp8_stage0 = ap_CS_fsm[32'd224];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd98];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state132 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state133 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state134 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state135 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state136 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state137 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state142 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state155 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state156 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state157 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state158 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state159 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state160 = ap_CS_fsm[32'd131];

assign ap_CS_fsm_state161 = ap_CS_fsm[32'd132];

assign ap_CS_fsm_state162 = ap_CS_fsm[32'd133];

assign ap_CS_fsm_state163 = ap_CS_fsm[32'd134];

assign ap_CS_fsm_state164 = ap_CS_fsm[32'd135];

assign ap_CS_fsm_state165 = ap_CS_fsm[32'd136];

assign ap_CS_fsm_state166 = ap_CS_fsm[32'd137];

assign ap_CS_fsm_state167 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state168 = ap_CS_fsm[32'd139];

assign ap_CS_fsm_state169 = ap_CS_fsm[32'd140];

assign ap_CS_fsm_state170 = ap_CS_fsm[32'd141];

assign ap_CS_fsm_state171 = ap_CS_fsm[32'd142];

assign ap_CS_fsm_state172 = ap_CS_fsm[32'd143];

assign ap_CS_fsm_state173 = ap_CS_fsm[32'd144];

assign ap_CS_fsm_state174 = ap_CS_fsm[32'd145];

assign ap_CS_fsm_state175 = ap_CS_fsm[32'd146];

assign ap_CS_fsm_state176 = ap_CS_fsm[32'd147];

assign ap_CS_fsm_state177 = ap_CS_fsm[32'd148];

assign ap_CS_fsm_state178 = ap_CS_fsm[32'd149];

assign ap_CS_fsm_state179 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state180 = ap_CS_fsm[32'd151];

assign ap_CS_fsm_state181 = ap_CS_fsm[32'd152];

assign ap_CS_fsm_state184 = ap_CS_fsm[32'd155];

assign ap_CS_fsm_state185 = ap_CS_fsm[32'd156];

assign ap_CS_fsm_state186 = ap_CS_fsm[32'd157];

assign ap_CS_fsm_state188 = ap_CS_fsm[32'd159];

assign ap_CS_fsm_state189 = ap_CS_fsm[32'd160];

assign ap_CS_fsm_state190 = ap_CS_fsm[32'd161];

assign ap_CS_fsm_state191 = ap_CS_fsm[32'd162];

assign ap_CS_fsm_state192 = ap_CS_fsm[32'd163];

assign ap_CS_fsm_state193 = ap_CS_fsm[32'd164];

assign ap_CS_fsm_state198 = ap_CS_fsm[32'd169];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state211 = ap_CS_fsm[32'd174];

assign ap_CS_fsm_state212 = ap_CS_fsm[32'd175];

assign ap_CS_fsm_state213 = ap_CS_fsm[32'd176];

assign ap_CS_fsm_state214 = ap_CS_fsm[32'd177];

assign ap_CS_fsm_state215 = ap_CS_fsm[32'd178];

assign ap_CS_fsm_state216 = ap_CS_fsm[32'd179];

assign ap_CS_fsm_state217 = ap_CS_fsm[32'd180];

assign ap_CS_fsm_state218 = ap_CS_fsm[32'd181];

assign ap_CS_fsm_state219 = ap_CS_fsm[32'd182];

assign ap_CS_fsm_state220 = ap_CS_fsm[32'd183];

assign ap_CS_fsm_state221 = ap_CS_fsm[32'd184];

assign ap_CS_fsm_state222 = ap_CS_fsm[32'd185];

assign ap_CS_fsm_state223 = ap_CS_fsm[32'd186];

assign ap_CS_fsm_state224 = ap_CS_fsm[32'd187];

assign ap_CS_fsm_state225 = ap_CS_fsm[32'd188];

assign ap_CS_fsm_state226 = ap_CS_fsm[32'd189];

assign ap_CS_fsm_state227 = ap_CS_fsm[32'd190];

assign ap_CS_fsm_state228 = ap_CS_fsm[32'd191];

assign ap_CS_fsm_state229 = ap_CS_fsm[32'd192];

assign ap_CS_fsm_state230 = ap_CS_fsm[32'd193];

assign ap_CS_fsm_state231 = ap_CS_fsm[32'd194];

assign ap_CS_fsm_state232 = ap_CS_fsm[32'd195];

assign ap_CS_fsm_state233 = ap_CS_fsm[32'd196];

assign ap_CS_fsm_state234 = ap_CS_fsm[32'd197];

assign ap_CS_fsm_state235 = ap_CS_fsm[32'd198];

assign ap_CS_fsm_state236 = ap_CS_fsm[32'd199];

assign ap_CS_fsm_state237 = ap_CS_fsm[32'd200];

assign ap_CS_fsm_state240 = ap_CS_fsm[32'd203];

assign ap_CS_fsm_state241 = ap_CS_fsm[32'd204];

assign ap_CS_fsm_state242 = ap_CS_fsm[32'd205];

assign ap_CS_fsm_state244 = ap_CS_fsm[32'd207];

assign ap_CS_fsm_state245 = ap_CS_fsm[32'd208];

assign ap_CS_fsm_state246 = ap_CS_fsm[32'd209];

assign ap_CS_fsm_state247 = ap_CS_fsm[32'd210];

assign ap_CS_fsm_state248 = ap_CS_fsm[32'd211];

assign ap_CS_fsm_state249 = ap_CS_fsm[32'd212];

assign ap_CS_fsm_state254 = ap_CS_fsm[32'd217];

assign ap_CS_fsm_state257 = ap_CS_fsm[32'd219];

assign ap_CS_fsm_state261 = ap_CS_fsm[32'd223];

assign ap_CS_fsm_state268 = ap_CS_fsm[32'd229];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd78];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((exitcond3_reg_9916 == 1'd0) & (pyr_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((exitcond3_reg_9916 == 1'd0) & (pyr_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((exitcond1_reg_9930 == 1'd0) & (patches_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((exitcond1_reg_9930 == 1'd0) & (patches_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((pos_r_RVALID == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((pos_r_RVALID == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp7_stage0_11001 = ((1'b1 == ap_block_state256_io) & (ap_enable_reg_pp7_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp7_stage0_subdone = ((1'b1 == ap_block_state256_io) & (ap_enable_reg_pp7_iter1 == 1'b1));
end

assign ap_block_pp8_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp8_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp8_stage0_11001 = ((1'b1 == ap_block_state263_io) & (ap_enable_reg_pp8_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp8_stage0_subdone = ((1'b1 == ap_block_state263_io) & (ap_enable_reg_pp8_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = ((exitcond3_reg_9916 == 1'd0) & (pyr_RVALID == 1'b0));
end

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp5_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp5_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp5_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp5_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp5_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp5_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp5_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp5_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state153_pp5_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state154_pp5_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state199_pp6_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state200_pp6_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state201_pp6_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state202_pp6_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state203_pp6_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state204_pp6_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state205_pp6_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state206_pp6_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state207_pp6_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state208_pp6_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state209_pp6_stage2_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp1_stage0_iter1 = ((exitcond1_reg_9930 == 1'd0) & (patches_RVALID == 1'b0));
end

assign ap_block_state210_pp6_stage3_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state212_io = ((ap_sig_ioackin_debug_AWREADY == 1'b0) | (ap_sig_ioackin_pos_r_AWREADY == 1'b0));
end

assign ap_block_state255_pp7_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state256_io = ((exitcond4_reg_13080 == 1'd0) & (ap_sig_ioackin_debug_WREADY == 1'b0));
end

assign ap_block_state256_pp7_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state262_pp8_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state263_io = ((exitcond5_reg_13094 == 1'd0) & (ap_sig_ioackin_pos_r_WREADY == 1'b0));
end

assign ap_block_state263_pp8_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_pp2_stage0_iter1 = (pos_r_RVALID == 1'b0);
end

assign ap_block_state31_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp3_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp3_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp3_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp3_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp3_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp3_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp3_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp3_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp3_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp4_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp4_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp4_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp4_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp4_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp4_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp4_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp4_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp4_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_11308 = ((exitcond_i_fu_6782_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001));
end

always @ (*) begin
    ap_condition_11384 = (~(tmp_58_0_t_fu_6856_p2 == 7'd12) & ~(tmp_58_0_t_fu_6856_p2 == 7'd88) & ~(tmp_58_0_t_fu_6856_p2 == 7'd87) & ~(tmp_58_0_t_fu_6856_p2 == 7'd86) & ~(tmp_58_0_t_fu_6856_p2 == 7'd85) & ~(tmp_58_0_t_fu_6856_p2 == 7'd84) & ~(tmp_58_0_t_fu_6856_p2 == 7'd83) & ~(tmp_58_0_t_fu_6856_p2 == 7'd82) & ~(tmp_58_0_t_fu_6856_p2 == 7'd81) & ~(tmp_58_0_t_fu_6856_p2 == 7'd80) & ~(tmp_58_0_t_fu_6856_p2 == 7'd79) & ~(tmp_58_0_t_fu_6856_p2 == 7'd78) & ~(tmp_58_0_t_fu_6856_p2 == 7'd77) & ~(tmp_58_0_t_fu_6856_p2 == 7'd76) & ~(tmp_58_0_t_fu_6856_p2 == 7'd75) & ~(tmp_58_0_t_fu_6856_p2 == 7'd74) & ~(tmp_58_0_t_fu_6856_p2 == 7'd73) & ~(tmp_58_0_t_fu_6856_p2 == 7'd72) & ~(tmp_58_0_t_fu_6856_p2 == 7'd71) & ~(tmp_58_0_t_fu_6856_p2 == 7'd70) & ~(tmp_58_0_t_fu_6856_p2 == 7'd69) & ~(tmp_58_0_t_fu_6856_p2 == 7'd68) & ~(tmp_58_0_t_fu_6856_p2 == 7'd67) & ~(tmp_58_0_t_fu_6856_p2 == 7'd66) & ~(tmp_58_0_t_fu_6856_p2 == 7'd65) & ~(tmp_58_0_t_fu_6856_p2 == 7'd64) & ~(tmp_58_0_t_fu_6856_p2 == 7'd63) & ~(tmp_58_0_t_fu_6856_p2 == 7'd62) & ~(tmp_58_0_t_fu_6856_p2 == 7'd61) & ~(tmp_58_0_t_fu_6856_p2 == 7'd60) & ~(tmp_58_0_t_fu_6856_p2 == 7'd59) & ~(tmp_58_0_t_fu_6856_p2 == 7'd58) & ~(tmp_58_0_t_fu_6856_p2 == 7'd57) & ~(tmp_58_0_t_fu_6856_p2 == 7'd56) & ~(tmp_58_0_t_fu_6856_p2 == 7'd55) & ~(tmp_58_0_t_fu_6856_p2 == 7'd54) & ~(tmp_58_0_t_fu_6856_p2 == 7'd53) & ~(tmp_58_0_t_fu_6856_p2 == 7'd52) & ~(tmp_58_0_t_fu_6856_p2 == 7'd51) & ~(tmp_58_0_t_fu_6856_p2 == 7'd50) & ~(tmp_58_0_t_fu_6856_p2 == 7'd49) & ~(tmp_58_0_t_fu_6856_p2 == 7'd48) & ~(tmp_58_0_t_fu_6856_p2 == 7'd47) & ~(tmp_58_0_t_fu_6856_p2 == 7'd46) & ~(tmp_58_0_t_fu_6856_p2 == 7'd45) & ~(tmp_58_0_t_fu_6856_p2 == 7'd44) & ~(tmp_58_0_t_fu_6856_p2 == 7'd43) & ~(tmp_58_0_t_fu_6856_p2 == 7'd42) & ~(tmp_58_0_t_fu_6856_p2 == 7'd41) & ~(tmp_58_0_t_fu_6856_p2 == 7'd40) & ~(tmp_58_0_t_fu_6856_p2 == 7'd39) & ~(tmp_58_0_t_fu_6856_p2 == 7'd38) & ~(tmp_58_0_t_fu_6856_p2 == 7'd37) & ~(tmp_58_0_t_fu_6856_p2 == 7'd36) & ~(tmp_58_0_t_fu_6856_p2 == 7'd35) & ~(tmp_58_0_t_fu_6856_p2 == 7'd34) & ~(tmp_58_0_t_fu_6856_p2 == 7'd33) & ~(tmp_58_0_t_fu_6856_p2 == 7'd32) & ~(tmp_58_0_t_fu_6856_p2 == 7'd31) & ~(tmp_58_0_t_fu_6856_p2 == 7'd30) & ~(tmp_58_0_t_fu_6856_p2 == 7'd29) & ~(tmp_58_0_t_fu_6856_p2 == 7'd28) & ~(tmp_58_0_t_fu_6856_p2 == 7'd27) & ~(tmp_58_0_t_fu_6856_p2 == 7'd26) & ~(tmp_58_0_t_fu_6856_p2 == 7'd25) & ~(tmp_58_0_t_fu_6856_p2 == 7'd24) & ~(tmp_58_0_t_fu_6856_p2 == 7'd23) & ~(tmp_58_0_t_fu_6856_p2 == 7'd22) & ~(tmp_58_0_t_fu_6856_p2 == 7'd21) & ~(tmp_58_0_t_fu_6856_p2 == 7'd20) & ~(tmp_58_0_t_fu_6856_p2 == 7'd19) & ~(tmp_58_0_t_fu_6856_p2 == 7'd18) & ~(tmp_58_0_t_fu_6856_p2 == 7'd17) & ~(tmp_58_0_t_fu_6856_p2 == 7'd16) & ~(tmp_58_0_t_fu_6856_p2 == 7'd15) & ~(tmp_58_0_t_fu_6856_p2 == 7'd14) & ~(tmp_58_0_t_fu_6856_p2 == 7'd13));
end

always @ (*) begin
    ap_condition_11389 = ((exitcond_i_1_fu_7495_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001));
end

always @ (*) begin
    ap_condition_11465 = (~(tmp_58_1_t_fu_7569_p2 == 7'd12) & ~(tmp_58_1_t_fu_7569_p2 == 7'd88) & ~(tmp_58_1_t_fu_7569_p2 == 7'd87) & ~(tmp_58_1_t_fu_7569_p2 == 7'd86) & ~(tmp_58_1_t_fu_7569_p2 == 7'd85) & ~(tmp_58_1_t_fu_7569_p2 == 7'd84) & ~(tmp_58_1_t_fu_7569_p2 == 7'd83) & ~(tmp_58_1_t_fu_7569_p2 == 7'd82) & ~(tmp_58_1_t_fu_7569_p2 == 7'd81) & ~(tmp_58_1_t_fu_7569_p2 == 7'd80) & ~(tmp_58_1_t_fu_7569_p2 == 7'd79) & ~(tmp_58_1_t_fu_7569_p2 == 7'd78) & ~(tmp_58_1_t_fu_7569_p2 == 7'd77) & ~(tmp_58_1_t_fu_7569_p2 == 7'd76) & ~(tmp_58_1_t_fu_7569_p2 == 7'd75) & ~(tmp_58_1_t_fu_7569_p2 == 7'd74) & ~(tmp_58_1_t_fu_7569_p2 == 7'd73) & ~(tmp_58_1_t_fu_7569_p2 == 7'd72) & ~(tmp_58_1_t_fu_7569_p2 == 7'd71) & ~(tmp_58_1_t_fu_7569_p2 == 7'd70) & ~(tmp_58_1_t_fu_7569_p2 == 7'd69) & ~(tmp_58_1_t_fu_7569_p2 == 7'd68) & ~(tmp_58_1_t_fu_7569_p2 == 7'd67) & ~(tmp_58_1_t_fu_7569_p2 == 7'd66) & ~(tmp_58_1_t_fu_7569_p2 == 7'd65) & ~(tmp_58_1_t_fu_7569_p2 == 7'd64) & ~(tmp_58_1_t_fu_7569_p2 == 7'd63) & ~(tmp_58_1_t_fu_7569_p2 == 7'd62) & ~(tmp_58_1_t_fu_7569_p2 == 7'd61) & ~(tmp_58_1_t_fu_7569_p2 == 7'd60) & ~(tmp_58_1_t_fu_7569_p2 == 7'd59) & ~(tmp_58_1_t_fu_7569_p2 == 7'd58) & ~(tmp_58_1_t_fu_7569_p2 == 7'd57) & ~(tmp_58_1_t_fu_7569_p2 == 7'd56) & ~(tmp_58_1_t_fu_7569_p2 == 7'd55) & ~(tmp_58_1_t_fu_7569_p2 == 7'd54) & ~(tmp_58_1_t_fu_7569_p2 == 7'd53) & ~(tmp_58_1_t_fu_7569_p2 == 7'd52) & ~(tmp_58_1_t_fu_7569_p2 == 7'd51) & ~(tmp_58_1_t_fu_7569_p2 == 7'd50) & ~(tmp_58_1_t_fu_7569_p2 == 7'd49) & ~(tmp_58_1_t_fu_7569_p2 == 7'd48) & ~(tmp_58_1_t_fu_7569_p2 == 7'd47) & ~(tmp_58_1_t_fu_7569_p2 == 7'd46) & ~(tmp_58_1_t_fu_7569_p2 == 7'd45) & ~(tmp_58_1_t_fu_7569_p2 == 7'd44) & ~(tmp_58_1_t_fu_7569_p2 == 7'd43) & ~(tmp_58_1_t_fu_7569_p2 == 7'd42) & ~(tmp_58_1_t_fu_7569_p2 == 7'd41) & ~(tmp_58_1_t_fu_7569_p2 == 7'd40) & ~(tmp_58_1_t_fu_7569_p2 == 7'd39) & ~(tmp_58_1_t_fu_7569_p2 == 7'd38) & ~(tmp_58_1_t_fu_7569_p2 == 7'd37) & ~(tmp_58_1_t_fu_7569_p2 == 7'd36) & ~(tmp_58_1_t_fu_7569_p2 == 7'd35) & ~(tmp_58_1_t_fu_7569_p2 == 7'd34) & ~(tmp_58_1_t_fu_7569_p2 == 7'd33) & ~(tmp_58_1_t_fu_7569_p2 == 7'd32) & ~(tmp_58_1_t_fu_7569_p2 == 7'd31) & ~(tmp_58_1_t_fu_7569_p2 == 7'd30) & ~(tmp_58_1_t_fu_7569_p2 == 7'd29) & ~(tmp_58_1_t_fu_7569_p2 == 7'd28) & ~(tmp_58_1_t_fu_7569_p2 == 7'd27) & ~(tmp_58_1_t_fu_7569_p2 == 7'd26) & ~(tmp_58_1_t_fu_7569_p2 == 7'd25) & ~(tmp_58_1_t_fu_7569_p2 == 7'd24) & ~(tmp_58_1_t_fu_7569_p2 == 7'd23) & ~(tmp_58_1_t_fu_7569_p2 == 7'd22) & ~(tmp_58_1_t_fu_7569_p2 == 7'd21) & ~(tmp_58_1_t_fu_7569_p2 == 7'd20) & ~(tmp_58_1_t_fu_7569_p2 == 7'd19) & ~(tmp_58_1_t_fu_7569_p2 == 7'd18) & ~(tmp_58_1_t_fu_7569_p2 == 7'd17) & ~(tmp_58_1_t_fu_7569_p2 == 7'd16) & ~(tmp_58_1_t_fu_7569_p2 == 7'd15) & ~(tmp_58_1_t_fu_7569_p2 == 7'd14) & ~(tmp_58_1_t_fu_7569_p2 == 7'd13));
end

always @ (*) begin
    ap_condition_11470 = ((exitcond_i_2_fu_8223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b0 == ap_block_pp5_stage0_11001));
end

always @ (*) begin
    ap_condition_11546 = (~(tmp_58_2_t_fu_8297_p2 == 7'd12) & ~(tmp_58_2_t_fu_8297_p2 == 7'd88) & ~(tmp_58_2_t_fu_8297_p2 == 7'd87) & ~(tmp_58_2_t_fu_8297_p2 == 7'd86) & ~(tmp_58_2_t_fu_8297_p2 == 7'd85) & ~(tmp_58_2_t_fu_8297_p2 == 7'd84) & ~(tmp_58_2_t_fu_8297_p2 == 7'd83) & ~(tmp_58_2_t_fu_8297_p2 == 7'd82) & ~(tmp_58_2_t_fu_8297_p2 == 7'd81) & ~(tmp_58_2_t_fu_8297_p2 == 7'd80) & ~(tmp_58_2_t_fu_8297_p2 == 7'd79) & ~(tmp_58_2_t_fu_8297_p2 == 7'd78) & ~(tmp_58_2_t_fu_8297_p2 == 7'd77) & ~(tmp_58_2_t_fu_8297_p2 == 7'd76) & ~(tmp_58_2_t_fu_8297_p2 == 7'd75) & ~(tmp_58_2_t_fu_8297_p2 == 7'd74) & ~(tmp_58_2_t_fu_8297_p2 == 7'd73) & ~(tmp_58_2_t_fu_8297_p2 == 7'd72) & ~(tmp_58_2_t_fu_8297_p2 == 7'd71) & ~(tmp_58_2_t_fu_8297_p2 == 7'd70) & ~(tmp_58_2_t_fu_8297_p2 == 7'd69) & ~(tmp_58_2_t_fu_8297_p2 == 7'd68) & ~(tmp_58_2_t_fu_8297_p2 == 7'd67) & ~(tmp_58_2_t_fu_8297_p2 == 7'd66) & ~(tmp_58_2_t_fu_8297_p2 == 7'd65) & ~(tmp_58_2_t_fu_8297_p2 == 7'd64) & ~(tmp_58_2_t_fu_8297_p2 == 7'd63) & ~(tmp_58_2_t_fu_8297_p2 == 7'd62) & ~(tmp_58_2_t_fu_8297_p2 == 7'd61) & ~(tmp_58_2_t_fu_8297_p2 == 7'd60) & ~(tmp_58_2_t_fu_8297_p2 == 7'd59) & ~(tmp_58_2_t_fu_8297_p2 == 7'd58) & ~(tmp_58_2_t_fu_8297_p2 == 7'd57) & ~(tmp_58_2_t_fu_8297_p2 == 7'd56) & ~(tmp_58_2_t_fu_8297_p2 == 7'd55) & ~(tmp_58_2_t_fu_8297_p2 == 7'd54) & ~(tmp_58_2_t_fu_8297_p2 == 7'd53) & ~(tmp_58_2_t_fu_8297_p2 == 7'd52) & ~(tmp_58_2_t_fu_8297_p2 == 7'd51) & ~(tmp_58_2_t_fu_8297_p2 == 7'd50) & ~(tmp_58_2_t_fu_8297_p2 == 7'd49) & ~(tmp_58_2_t_fu_8297_p2 == 7'd48) & ~(tmp_58_2_t_fu_8297_p2 == 7'd47) & ~(tmp_58_2_t_fu_8297_p2 == 7'd46) & ~(tmp_58_2_t_fu_8297_p2 == 7'd45) & ~(tmp_58_2_t_fu_8297_p2 == 7'd44) & ~(tmp_58_2_t_fu_8297_p2 == 7'd43) & ~(tmp_58_2_t_fu_8297_p2 == 7'd42) & ~(tmp_58_2_t_fu_8297_p2 == 7'd41) & ~(tmp_58_2_t_fu_8297_p2 == 7'd40) & ~(tmp_58_2_t_fu_8297_p2 == 7'd39) & ~(tmp_58_2_t_fu_8297_p2 == 7'd38) & ~(tmp_58_2_t_fu_8297_p2 == 7'd37) & ~(tmp_58_2_t_fu_8297_p2 == 7'd36) & ~(tmp_58_2_t_fu_8297_p2 == 7'd35) & ~(tmp_58_2_t_fu_8297_p2 == 7'd34) & ~(tmp_58_2_t_fu_8297_p2 == 7'd33) & ~(tmp_58_2_t_fu_8297_p2 == 7'd32) & ~(tmp_58_2_t_fu_8297_p2 == 7'd31) & ~(tmp_58_2_t_fu_8297_p2 == 7'd30) & ~(tmp_58_2_t_fu_8297_p2 == 7'd29) & ~(tmp_58_2_t_fu_8297_p2 == 7'd28) & ~(tmp_58_2_t_fu_8297_p2 == 7'd27) & ~(tmp_58_2_t_fu_8297_p2 == 7'd26) & ~(tmp_58_2_t_fu_8297_p2 == 7'd25) & ~(tmp_58_2_t_fu_8297_p2 == 7'd24) & ~(tmp_58_2_t_fu_8297_p2 == 7'd23) & ~(tmp_58_2_t_fu_8297_p2 == 7'd22) & ~(tmp_58_2_t_fu_8297_p2 == 7'd21) & ~(tmp_58_2_t_fu_8297_p2 == 7'd20) & ~(tmp_58_2_t_fu_8297_p2 == 7'd19) & ~(tmp_58_2_t_fu_8297_p2 == 7'd18) & ~(tmp_58_2_t_fu_8297_p2 == 7'd17) & ~(tmp_58_2_t_fu_8297_p2 == 7'd16) & ~(tmp_58_2_t_fu_8297_p2 == 7'd15) & ~(tmp_58_2_t_fu_8297_p2 == 7'd14) & ~(tmp_58_2_t_fu_8297_p2 == 7'd13));
end

always @ (*) begin
    ap_condition_11551 = ((exitcond_i_3_fu_8951_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001));
end

always @ (*) begin
    ap_condition_11627 = (~(tmp_58_3_t_fu_9025_p2 == 7'd12) & ~(tmp_58_3_t_fu_9025_p2 == 7'd88) & ~(tmp_58_3_t_fu_9025_p2 == 7'd87) & ~(tmp_58_3_t_fu_9025_p2 == 7'd86) & ~(tmp_58_3_t_fu_9025_p2 == 7'd85) & ~(tmp_58_3_t_fu_9025_p2 == 7'd84) & ~(tmp_58_3_t_fu_9025_p2 == 7'd83) & ~(tmp_58_3_t_fu_9025_p2 == 7'd82) & ~(tmp_58_3_t_fu_9025_p2 == 7'd81) & ~(tmp_58_3_t_fu_9025_p2 == 7'd80) & ~(tmp_58_3_t_fu_9025_p2 == 7'd79) & ~(tmp_58_3_t_fu_9025_p2 == 7'd78) & ~(tmp_58_3_t_fu_9025_p2 == 7'd77) & ~(tmp_58_3_t_fu_9025_p2 == 7'd76) & ~(tmp_58_3_t_fu_9025_p2 == 7'd75) & ~(tmp_58_3_t_fu_9025_p2 == 7'd74) & ~(tmp_58_3_t_fu_9025_p2 == 7'd73) & ~(tmp_58_3_t_fu_9025_p2 == 7'd72) & ~(tmp_58_3_t_fu_9025_p2 == 7'd71) & ~(tmp_58_3_t_fu_9025_p2 == 7'd70) & ~(tmp_58_3_t_fu_9025_p2 == 7'd69) & ~(tmp_58_3_t_fu_9025_p2 == 7'd68) & ~(tmp_58_3_t_fu_9025_p2 == 7'd67) & ~(tmp_58_3_t_fu_9025_p2 == 7'd66) & ~(tmp_58_3_t_fu_9025_p2 == 7'd65) & ~(tmp_58_3_t_fu_9025_p2 == 7'd64) & ~(tmp_58_3_t_fu_9025_p2 == 7'd63) & ~(tmp_58_3_t_fu_9025_p2 == 7'd62) & ~(tmp_58_3_t_fu_9025_p2 == 7'd61) & ~(tmp_58_3_t_fu_9025_p2 == 7'd60) & ~(tmp_58_3_t_fu_9025_p2 == 7'd59) & ~(tmp_58_3_t_fu_9025_p2 == 7'd58) & ~(tmp_58_3_t_fu_9025_p2 == 7'd57) & ~(tmp_58_3_t_fu_9025_p2 == 7'd56) & ~(tmp_58_3_t_fu_9025_p2 == 7'd55) & ~(tmp_58_3_t_fu_9025_p2 == 7'd54) & ~(tmp_58_3_t_fu_9025_p2 == 7'd53) & ~(tmp_58_3_t_fu_9025_p2 == 7'd52) & ~(tmp_58_3_t_fu_9025_p2 == 7'd51) & ~(tmp_58_3_t_fu_9025_p2 == 7'd50) & ~(tmp_58_3_t_fu_9025_p2 == 7'd49) & ~(tmp_58_3_t_fu_9025_p2 == 7'd48) & ~(tmp_58_3_t_fu_9025_p2 == 7'd47) & ~(tmp_58_3_t_fu_9025_p2 == 7'd46) & ~(tmp_58_3_t_fu_9025_p2 == 7'd45) & ~(tmp_58_3_t_fu_9025_p2 == 7'd44) & ~(tmp_58_3_t_fu_9025_p2 == 7'd43) & ~(tmp_58_3_t_fu_9025_p2 == 7'd42) & ~(tmp_58_3_t_fu_9025_p2 == 7'd41) & ~(tmp_58_3_t_fu_9025_p2 == 7'd40) & ~(tmp_58_3_t_fu_9025_p2 == 7'd39) & ~(tmp_58_3_t_fu_9025_p2 == 7'd38) & ~(tmp_58_3_t_fu_9025_p2 == 7'd37) & ~(tmp_58_3_t_fu_9025_p2 == 7'd36) & ~(tmp_58_3_t_fu_9025_p2 == 7'd35) & ~(tmp_58_3_t_fu_9025_p2 == 7'd34) & ~(tmp_58_3_t_fu_9025_p2 == 7'd33) & ~(tmp_58_3_t_fu_9025_p2 == 7'd32) & ~(tmp_58_3_t_fu_9025_p2 == 7'd31) & ~(tmp_58_3_t_fu_9025_p2 == 7'd30) & ~(tmp_58_3_t_fu_9025_p2 == 7'd29) & ~(tmp_58_3_t_fu_9025_p2 == 7'd28) & ~(tmp_58_3_t_fu_9025_p2 == 7'd27) & ~(tmp_58_3_t_fu_9025_p2 == 7'd26) & ~(tmp_58_3_t_fu_9025_p2 == 7'd25) & ~(tmp_58_3_t_fu_9025_p2 == 7'd24) & ~(tmp_58_3_t_fu_9025_p2 == 7'd23) & ~(tmp_58_3_t_fu_9025_p2 == 7'd22) & ~(tmp_58_3_t_fu_9025_p2 == 7'd21) & ~(tmp_58_3_t_fu_9025_p2 == 7'd20) & ~(tmp_58_3_t_fu_9025_p2 == 7'd19) & ~(tmp_58_3_t_fu_9025_p2 == 7'd18) & ~(tmp_58_3_t_fu_9025_p2 == 7'd17) & ~(tmp_58_3_t_fu_9025_p2 == 7'd16) & ~(tmp_58_3_t_fu_9025_p2 == 7'd15) & ~(tmp_58_3_t_fu_9025_p2 == 7'd14) & ~(tmp_58_3_t_fu_9025_p2 == 7'd13));
end

always @ (*) begin
    ap_condition_11632 = ((exitcond4_reg_13080 == 1'd0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

assign ap_enable_pp6 = (ap_idle_pp6 ^ 1'b1);

assign ap_enable_pp7 = (ap_idle_pp7 ^ 1'b1);

assign ap_enable_pp8 = (ap_idle_pp8 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cur_px_estimate_ptr5_fu_4203_p4 = {{cur_px_estimate_ptr[63:2]}};

assign cur_px_estimate_ptr6_1_fu_8208_p2 = (tmp_84_cast_reg_9889 + 63'd2);

assign cur_px_estimate_ptr6_2_fu_8936_p2 = (tmp_84_cast_reg_9889 + 63'd4);

assign cur_px_estimate_ptr6_3_fu_9629_p2 = (tmp_84_cast_reg_9889 + 63'd6);

assign cur_px_estimate_ptr6_4_fu_8941_p1 = cur_px_estimate_ptr6_2_fu_8936_p2;

assign cur_px_estimate_ptr6_5_fu_9634_p1 = cur_px_estimate_ptr6_3_fu_9629_p2;

assign cur_px_estimate_ptr6_fu_8213_p1 = cur_px_estimate_ptr6_1_fu_8208_p2;

assign exitcond1_fu_4256_p2 = ((indvar1_reg_1464 == 9'd400) ? 1'b1 : 1'b0);

assign exitcond2_fu_6708_p2 = ((indvar3_reg_1497 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond3_fu_4239_p2 = ((ap_phi_mux_indvar_phi_fu_1456_p4 == 19'd473760) ? 1'b1 : 1'b0);

assign exitcond4_fu_9679_p2 = ((indvar6_reg_2436 == 6'd36) ? 1'b1 : 1'b0);

assign exitcond5_fu_9733_p2 = ((indvar8_reg_2447 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond_i_1_fu_7495_p2 = ((ap_phi_mux_i_0_i_1_phi_fu_1804_p4 == 7'd64) ? 1'b1 : 1'b0);

assign exitcond_i_2_fu_8223_p2 = ((ap_phi_mux_i_0_i_2_phi_fu_2036_p4 == 7'd64) ? 1'b1 : 1'b0);

assign exitcond_i_3_fu_8951_p2 = ((ap_phi_mux_i_0_i_3_phi_fu_2268_p4 == 7'd64) ? 1'b1 : 1'b0);

assign exitcond_i_fu_6782_p2 = ((ap_phi_mux_i_0_i_phi_fu_1572_p4 == 7'd64) ? 1'b1 : 1'b0);

assign i_1_fu_7501_p2 = (ap_phi_mux_i_0_i_1_phi_fu_1804_p4 + 7'd1);

assign i_2_fu_8229_p2 = (ap_phi_mux_i_0_i_2_phi_fu_2036_p4 + 7'd1);

assign i_3_fu_8957_p2 = (ap_phi_mux_i_0_i_3_phi_fu_2268_p4 + 7'd1);

assign i_fu_6788_p2 = (ap_phi_mux_i_0_i_phi_fu_1572_p4 + 7'd1);

assign idx_urem_fu_4300_p3 = ((tmp_89_fu_4294_p2[0:0] === 1'b1) ? next_urem_fu_4288_p2 : 9'd0);

assign indvar4_fu_4251_p1 = indvar_reg_1452_pp0_iter1_reg;

assign indvar_next1_fu_4262_p2 = (indvar1_reg_1464 + 9'd1);

assign indvar_next2_fu_6714_p2 = (indvar3_reg_1497 + 4'd1);

assign indvar_next3_fu_9685_p2 = (indvar6_reg_2436 + 6'd1);

assign indvar_next4_fu_9739_p2 = (indvar8_reg_2447 + 4'd1);

assign indvar_next_fu_4245_p2 = (ap_phi_mux_indvar_phi_fu_1456_p4 + 19'd1);

assign inv_out7_fu_4183_p4 = {{inv_out[63:2]}};

assign next_mul_fu_4268_p2 = (19'd656 + phi_mul_reg_1475);

assign next_urem_fu_4288_p2 = (phi_urem_reg_1486 + 9'd1);

assign ref_patch_with_borde_1071_fu_7591_p129 = (tmp7_cast_fu_7581_p1 + tmp_53_fu_7545_p2);

assign ref_patch_with_borde_1072_fu_7741_p129 = (tmp8_cast_fu_7731_p1 + tmp_53_fu_7545_p2);

assign ref_patch_with_borde_1263_fu_8319_p129 = (tmp11_cast_fu_8309_p1 + tmp_72_fu_8273_p2);

assign ref_patch_with_borde_1264_fu_8469_p129 = (tmp12_cast_fu_8459_p1 + tmp_72_fu_8273_p2);

assign ref_patch_with_borde_1366_fu_9047_p129 = (tmp15_cast_fu_9037_p1 + tmp_78_fu_9001_p2);

assign ref_patch_with_borde_1367_fu_9197_p129 = (tmp16_cast_fu_9187_p1 + tmp_78_fu_9001_p2);

assign ref_patch_with_borde_879_fu_6878_p129 = (tmp3_cast_fu_6868_p1 + tmp_48_fu_6832_p2);

assign ref_patch_with_borde_880_fu_7028_p129 = (tmp4_cast_fu_7018_p1 + tmp_48_fu_6832_p2);

assign sel_tmp10_i_fu_9851_p2 = ((tmp_97_fu_9745_p1 == 3'd5) ? 1'b1 : 1'b0);

assign sel_tmp11_i_fu_9857_p3 = ((sel_tmp10_i_fu_9851_p2[0:0] === 1'b1) ? cur_px_estimate_2_1 : sel_tmp9_i_fu_9843_p3);

assign sel_tmp12_i_fu_9865_p2 = ((tmp_97_fu_9745_p1 == 3'd6) ? 1'b1 : 1'b0);

assign sel_tmp1_i_fu_9787_p3 = ((sel_tmp_i_fu_9781_p2[0:0] === 1'b1) ? cur_px_estimate_0_0 : cur_px_estimate_3_1);

assign sel_tmp2_i_fu_9795_p2 = ((tmp_97_fu_9745_p1 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_i_fu_9801_p3 = ((sel_tmp2_i_fu_9795_p2[0:0] === 1'b1) ? cur_px_estimate_0_1 : sel_tmp1_i_fu_9787_p3);

assign sel_tmp4_i_fu_9809_p2 = ((tmp_97_fu_9745_p1 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp5_i_fu_9815_p3 = ((sel_tmp4_i_fu_9809_p2[0:0] === 1'b1) ? cur_px_estimate_1_0 : sel_tmp3_i_fu_9801_p3);

assign sel_tmp6_i_fu_9823_p2 = ((tmp_97_fu_9745_p1 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp7_i_fu_9829_p3 = ((sel_tmp6_i_fu_9823_p2[0:0] === 1'b1) ? cur_px_estimate_1_1 : sel_tmp5_i_fu_9815_p3);

assign sel_tmp8_i_fu_9837_p2 = ((tmp_97_fu_9745_p1 == 3'd4) ? 1'b1 : 1'b0);

assign sel_tmp9_i_fu_9843_p3 = ((sel_tmp8_i_fu_9837_p2[0:0] === 1'b1) ? cur_px_estimate_2_0 : sel_tmp7_i_fu_9829_p3);

assign sel_tmp_i_fu_9781_p2 = ((tmp_97_fu_9745_p1 == 3'd0) ? 1'b1 : 1'b0);

assign tmp10_cast_fu_8293_p1 = tmp10_fu_8287_p2;

assign tmp10_fu_8287_p2 = (5'd12 + tmp_76_cast_fu_8283_p1);

assign tmp11_cast_fu_8309_p1 = tmp11_fu_8303_p2;

assign tmp11_fu_8303_p2 = (tmp_76_cast_fu_8283_p1 + 5'd10);

assign tmp12_cast_fu_8459_p1 = tmp12_fu_8453_p2;

assign tmp12_fu_8453_p2 = ($signed(tmp_76_cast_fu_8283_p1) + $signed(5'd21));

assign tmp14_cast_fu_9021_p1 = tmp14_fu_9015_p2;

assign tmp14_fu_9015_p2 = (5'd12 + tmp_90_cast_fu_9011_p1);

assign tmp15_cast_fu_9037_p1 = tmp15_fu_9031_p2;

assign tmp15_fu_9031_p2 = (tmp_90_cast_fu_9011_p1 + 5'd10);

assign tmp16_cast_fu_9187_p1 = tmp16_fu_9181_p2;

assign tmp16_fu_9181_p2 = ($signed(tmp_90_cast_fu_9011_p1) + $signed(5'd21));

assign tmp2_cast_fu_6852_p1 = tmp2_fu_6846_p2;

assign tmp2_fu_6846_p2 = (5'd12 + tmp_54_cast_fu_6842_p1);

assign tmp3_cast_fu_6868_p1 = tmp3_fu_6862_p2;

assign tmp3_fu_6862_p2 = (tmp_54_cast_fu_6842_p1 + 5'd10);

assign tmp4_cast_fu_7018_p1 = tmp4_fu_7012_p2;

assign tmp4_fu_7012_p2 = ($signed(tmp_54_cast_fu_6842_p1) + $signed(5'd21));

assign tmp6_cast_fu_7565_p1 = tmp6_fu_7559_p2;

assign tmp6_fu_7559_p2 = (5'd12 + tmp_64_cast_fu_7555_p1);

assign tmp7_cast_fu_7581_p1 = tmp7_fu_7575_p2;

assign tmp7_fu_7575_p2 = (tmp_64_cast_fu_7555_p1 + 5'd10);

assign tmp8_cast_fu_7731_p1 = tmp8_fu_7725_p2;

assign tmp8_fu_7725_p2 = ($signed(tmp_64_cast_fu_7555_p1) + $signed(5'd21));

assign tmp_2_fu_4193_p1 = inv_out7_fu_4183_p4;

assign tmp_35_fu_7470_p1 = tmp_40_neg_fu_7464_p2;

assign tmp_40_1_fu_8183_p1 = tmp_40_neg_1_fu_8177_p2;

assign tmp_40_2_fu_8911_p1 = tmp_40_neg_2_fu_8905_p2;

assign tmp_40_3_fu_9654_p1 = tmp_40_neg_3_fu_9648_p2;

assign tmp_40_neg_1_fu_8177_p2 = (tmp_40_to_int_1_fu_8173_p1 ^ 32'd2147483648);

assign tmp_40_neg_2_fu_8905_p2 = (tmp_40_to_int_2_fu_8901_p1 ^ 32'd2147483648);

assign tmp_40_neg_3_fu_9648_p2 = (tmp_40_to_int_3_fu_9644_p1 ^ 32'd2147483648);

assign tmp_40_neg_fu_7464_p2 = (tmp_40_to_int_fu_7460_p1 ^ 32'd2147483648);

assign tmp_40_to_int_1_fu_8173_p1 = reg_4064;

assign tmp_40_to_int_2_fu_8901_p1 = reg_4064;

assign tmp_40_to_int_3_fu_9644_p1 = reg_4064;

assign tmp_40_to_int_fu_7460_p1 = reg_4064;

assign tmp_41_fu_7485_p1 = tmp_49_neg_fu_7479_p2;

assign tmp_43_fu_7490_p1 = reg_4179;

assign tmp_46_fu_6808_p3 = {{tmp_86_fu_6798_p4}, {1'd0}};

assign tmp_47_cast_fu_6816_p1 = tmp_46_fu_6808_p3;

assign tmp_47_fu_6820_p3 = {{tmp_86_fu_6798_p4}, {3'd0}};

assign tmp_48_fu_6832_p2 = (tmp_50_cast_fu_6828_p1 + tmp_47_cast_fu_6816_p1);

assign tmp_49_1_fu_8198_p1 = tmp_49_neg_1_fu_8192_p2;

assign tmp_49_2_fu_8926_p1 = tmp_49_neg_2_fu_8920_p2;

assign tmp_49_3_fu_9669_p1 = tmp_49_neg_3_fu_9663_p2;

assign tmp_49_neg_1_fu_8192_p2 = (tmp_49_to_int_1_fu_8188_p1 ^ 32'd2147483648);

assign tmp_49_neg_2_fu_8920_p2 = (tmp_49_to_int_2_fu_8916_p1 ^ 32'd2147483648);

assign tmp_49_neg_3_fu_9663_p2 = (tmp_49_to_int_3_fu_9659_p1 ^ 32'd2147483648);

assign tmp_49_neg_fu_7479_p2 = (tmp_49_to_int_fu_7475_p1 ^ 32'd2147483648);

assign tmp_49_to_int_1_fu_8188_p1 = reg_4165;

assign tmp_49_to_int_2_fu_8916_p1 = reg_4165;

assign tmp_49_to_int_3_fu_9659_p1 = reg_4165;

assign tmp_49_to_int_fu_7475_p1 = reg_4165;

assign tmp_50_cast_fu_6828_p1 = tmp_47_fu_6820_p3;

assign tmp_51_fu_7521_p3 = {{tmp_88_fu_7511_p4}, {1'd0}};

assign tmp_52_fu_7533_p3 = {{tmp_88_fu_7511_p4}, {3'd0}};

assign tmp_53_1_fu_8203_p1 = reg_4179;

assign tmp_53_2_fu_8931_p1 = reg_4179;

assign tmp_53_3_fu_9674_p1 = reg_4179;

assign tmp_53_fu_7545_p2 = (tmp_61_cast_fu_7541_p1 + tmp_60_cast_fu_7529_p1);

assign tmp_54_cast1_fu_6838_p1 = tmp_87_fu_6794_p1;

assign tmp_54_cast_fu_6842_p1 = tmp_87_fu_6794_p1;

assign tmp_54_fu_7445_p2 = (tmp_65_cast_fu_7438_p1 - tmp_78_cast_fu_7442_p1);

assign tmp_56_fu_7166_p2 = (tmp_48_fu_6832_p2 | 7'd1);

assign tmp_57_fu_7222_p101 = (tmp_56_fu_7166_p2 + tmp_54_cast1_fu_6838_p1);

assign tmp_58_0_t_fu_6856_p2 = (tmp_48_fu_6832_p2 + tmp2_cast_fu_6852_p1);

assign tmp_58_1_t_fu_7569_p2 = (tmp_53_fu_7545_p2 + tmp6_cast_fu_7565_p1);

assign tmp_58_2_t_fu_8297_p2 = (tmp_72_fu_8273_p2 + tmp10_cast_fu_8293_p1);

assign tmp_58_3_t_fu_9025_p2 = (tmp_78_fu_9001_p2 + tmp14_cast_fu_9021_p1);

assign tmp_58_fu_7432_p2 = (tmp_93_cast_fu_7162_p1 - tmp_96_cast_fu_7428_p1);

assign tmp_60_1_cast_fu_8151_p1 = ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811;

assign tmp_60_2_cast_fu_8879_p1 = ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043;

assign tmp_60_3_cast_fu_9607_p1 = ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275;

assign tmp_60_cast_fu_7529_p1 = tmp_51_fu_7521_p3;

assign tmp_61_cast_fu_7541_p1 = tmp_52_fu_7533_p3;

assign tmp_64_1_cast_fu_8155_p1 = ref_patch_with_borde_1071_reg_11449;

assign tmp_64_2_cast_fu_8883_p1 = ref_patch_with_borde_1263_reg_12227;

assign tmp_64_3_cast_fu_9611_p1 = ref_patch_with_borde_1366_reg_13005;

assign tmp_64_cast1_fu_7551_p1 = tmp_91_fu_7507_p1;

assign tmp_64_cast_fu_7555_p1 = tmp_91_fu_7507_p1;

assign tmp_65_1_fu_8158_p2 = (tmp_60_1_cast_fu_8151_p1 - tmp_64_1_cast_fu_8155_p1);

assign tmp_65_2_fu_8886_p2 = (tmp_60_2_cast_fu_8879_p1 - tmp_64_2_cast_fu_8883_p1);

assign tmp_65_3_fu_9614_p2 = (tmp_60_3_cast_fu_9607_p1 - tmp_64_3_cast_fu_9611_p1);

assign tmp_65_cast_fu_7438_p1 = ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579;

assign tmp_66_4_fu_8892_p1 = $signed(tmp_65_2_fu_8886_p2);

assign tmp_66_5_fu_9620_p1 = $signed(tmp_65_3_fu_9614_p2);

assign tmp_66_s_fu_8164_p1 = $signed(tmp_65_1_fu_8158_p2);

assign tmp_70_1_cast_fu_7875_p1 = ref_patch_with_borde_1072_fu_7741_p130;

assign tmp_70_2_cast_fu_8603_p1 = ref_patch_with_borde_1264_fu_8469_p130;

assign tmp_70_3_cast_fu_9331_p1 = ref_patch_with_borde_1367_fu_9197_p130;

assign tmp_70_fu_8249_p3 = {{tmp_90_fu_8239_p4}, {1'd0}};

assign tmp_71_fu_8261_p3 = {{tmp_90_fu_8239_p4}, {3'd0}};

assign tmp_72_cast_fu_8257_p1 = tmp_70_fu_8249_p3;

assign tmp_72_fu_8273_p2 = (tmp_73_cast_fu_8269_p1 + tmp_72_cast_fu_8257_p1);

assign tmp_73_cast_fu_8269_p1 = tmp_71_fu_8261_p3;

assign tmp_73_fu_7879_p2 = (tmp_53_fu_7545_p2 | 7'd1);

assign tmp_74_1_cast_fu_8141_p1 = tmp_74_fu_7935_p102;

assign tmp_74_2_cast_fu_8869_p1 = tmp_80_fu_8663_p102;

assign tmp_74_3_cast_fu_9597_p1 = tmp_83_fu_9391_p102;

assign tmp_74_fu_7935_p101 = (tmp_73_fu_7879_p2 + tmp_64_cast1_fu_7551_p1);

assign tmp_75_1_fu_8145_p2 = (tmp_70_1_cast_fu_7875_p1 - tmp_74_1_cast_fu_8141_p1);

assign tmp_75_2_fu_8873_p2 = (tmp_70_2_cast_fu_8603_p1 - tmp_74_2_cast_fu_8869_p1);

assign tmp_75_3_fu_9601_p2 = (tmp_70_3_cast_fu_9331_p1 - tmp_74_3_cast_fu_9597_p1);

assign tmp_76_4_fu_8897_p1 = $signed(tmp_75_2_reg_12232);

assign tmp_76_5_fu_9625_p1 = $signed(tmp_75_3_reg_13010);

assign tmp_76_cast1_fu_8279_p1 = tmp_95_fu_8235_p1;

assign tmp_76_cast_fu_8283_p1 = tmp_95_fu_8235_p1;

assign tmp_76_fu_8977_p3 = {{tmp_92_fu_8967_p4}, {1'd0}};

assign tmp_76_s_fu_8169_p1 = $signed(tmp_75_1_reg_11454);

assign tmp_77_fu_8989_p3 = {{tmp_92_fu_8967_p4}, {3'd0}};

assign tmp_78_cast_fu_7442_p1 = ref_patch_with_borde_879_reg_10677;

assign tmp_78_fu_9001_p2 = (tmp_87_cast_fu_8997_p1 + tmp_86_cast_fu_8985_p1);

assign tmp_79_fu_8607_p2 = (tmp_72_fu_8273_p2 | 7'd1);

assign tmp_80_fu_8663_p101 = (tmp_79_fu_8607_p2 + tmp_76_cast1_fu_8279_p1);

assign tmp_82_fu_9335_p2 = (tmp_78_fu_9001_p2 | 7'd1);

assign tmp_83_fu_9391_p101 = (tmp_82_fu_9335_p2 + tmp_90_cast1_fu_9007_p1);

assign tmp_84_cast_fu_4217_p1 = cur_px_estimate_ptr5_fu_4203_p4;

assign tmp_84_fu_4213_p1 = cur_px_estimate_ptr5_fu_4203_p4;

assign tmp_85_fu_6730_p1 = indvar3_reg_1497[0:0];

assign tmp_86_cast_fu_8985_p1 = tmp_76_fu_8977_p3;

assign tmp_86_fu_6798_p4 = {{ap_phi_mux_i_0_i_phi_fu_1572_p4[5:3]}};

assign tmp_87_cast_fu_8997_p1 = tmp_77_fu_8989_p3;

assign tmp_87_fu_6794_p1 = ap_phi_mux_i_0_i_phi_fu_1572_p4[2:0];

assign tmp_88_fu_7511_p4 = {{ap_phi_mux_i_0_i_1_phi_fu_1804_p4[5:3]}};

assign tmp_89_fu_4294_p2 = ((next_urem_fu_4288_p2 < 9'd100) ? 1'b1 : 1'b0);

assign tmp_90_cast1_fu_9007_p1 = tmp_96_fu_8963_p1;

assign tmp_90_cast_fu_9011_p1 = tmp_96_fu_8963_p1;

assign tmp_90_fu_8239_p4 = {{ap_phi_mux_i_0_i_2_phi_fu_2036_p4[5:3]}};

assign tmp_91_fu_7507_p1 = ap_phi_mux_i_0_i_1_phi_fu_1804_p4[2:0];

assign tmp_92_fu_8967_p4 = {{ap_phi_mux_i_0_i_3_phi_fu_2268_p4[5:3]}};

assign tmp_93_cast_fu_7162_p1 = ref_patch_with_borde_880_fu_7028_p130;

assign tmp_93_fu_7451_p1 = $signed(tmp_54_fu_7445_p2);

assign tmp_94_fu_7456_p1 = $signed(tmp_58_reg_10682);

assign tmp_95_fu_8235_p1 = ap_phi_mux_i_0_i_2_phi_fu_2036_p4[2:0];

assign tmp_96_cast_fu_7428_p1 = tmp_57_fu_7222_p102;

assign tmp_96_fu_8963_p1 = ap_phi_mux_i_0_i_3_phi_fu_2268_p4[2:0];

assign tmp_97_fu_9745_p1 = indvar8_reg_2447[2:0];

assign tmp_fu_4284_p1 = phi_urem_reg_1486[6:0];

assign transfer_pyr_read_read_fu_1284_p2 = transfer_pyr;

always @ (posedge ap_clk) begin
    debug_addr_reg_9883[63:62] <= 2'b00;
    tmp_84_cast_reg_9889[62] <= 1'b0;
    pos_addr_reg_9896[63:62] <= 2'b00;
    pos_addr_1_reg_11518[63] <= 1'b0;
    pos_addr_2_reg_12296[63] <= 1'b0;
    pos_addr_3_reg_13025[63] <= 1'b0;
end

endmodule //batch_align2D
