// Seed: 2591616602
module module_0 (
    output tri id_0,
    output supply1 id_1
);
  wire id_3;
  assign #(1) id_1 = -1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4
);
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.type_4 = 0;
  wor id_6 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_5, id_6, id_7, id_8, id_9;
  assign id_3 = 'b0;
  tri1 id_10;
  assign id_3 = id_10;
  assign id_7 = id_7 == -1;
endmodule
