Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr  4 12:22:46 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
TIMING-18  Warning           Missing input or output delay   10          
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (13)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: m[1] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: m[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sseg/dispClk/counterout_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.425        0.000                      0                   17        0.200        0.000                      0                   17        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.425        0.000                      0                   17        0.200        0.000                      0                   17        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 1.695ns (70.399%)  route 0.713ns (29.601%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.758     5.392    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.712     6.560    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.234 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.349    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  sseg/dispClk/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    sseg/dispClk/counterout_reg[12]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.800 r  sseg/dispClk/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.800    sseg/dispClk/counterout_reg[16]_i_1_n_7
    SLICE_X40Y52         FDRE                                         r  sseg/dispClk/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564    14.922    sseg/dispClk/CLK
    SLICE_X40Y52         FDRE                                         r  sseg/dispClk/counterout_reg[16]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.062    15.225    sseg/dispClk/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 1.692ns (70.362%)  route 0.713ns (29.638%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.758     5.392    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.712     6.560    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.234 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.349    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.797 r  sseg/dispClk/counterout_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.797    sseg/dispClk/counterout_reg[12]_i_1_n_6
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564    14.922    sseg/dispClk/CLK
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[13]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.062    15.225    sseg/dispClk/counterout_reg[13]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 1.671ns (70.101%)  route 0.713ns (29.899%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.758     5.392    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.712     6.560    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.234 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.349    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.776 r  sseg/dispClk/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.776    sseg/dispClk/counterout_reg[12]_i_1_n_4
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564    14.922    sseg/dispClk/CLK
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[15]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.062    15.225    sseg/dispClk/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.523ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.597ns (69.143%)  route 0.713ns (30.857%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.758     5.392    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.712     6.560    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.234 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.349    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.702 r  sseg/dispClk/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.702    sseg/dispClk/counterout_reg[12]_i_1_n_5
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564    14.922    sseg/dispClk/CLK
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.062    15.225    sseg/dispClk/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  7.523    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.581ns (68.928%)  route 0.713ns (31.072%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.758     5.392    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.712     6.560    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.234 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.349    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.686 r  sseg/dispClk/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.686    sseg/dispClk/counterout_reg[12]_i_1_n_7
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564    14.922    sseg/dispClk/CLK
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[12]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.062    15.225    sseg/dispClk/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 1.578ns (68.887%)  route 0.713ns (31.113%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.758     5.392    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.712     6.560    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.234 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.349    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 r  sseg/dispClk/counterout_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.683    sseg/dispClk/counterout_reg[8]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564    14.922    sseg/dispClk/CLK
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[9]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.062    15.225    sseg/dispClk/counterout_reg[9]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 1.557ns (68.599%)  route 0.713ns (31.401%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.758     5.392    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.712     6.560    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.234 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.349    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.662 r  sseg/dispClk/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.662    sseg/dispClk/counterout_reg[8]_i_1_n_4
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564    14.922    sseg/dispClk/CLK
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[11]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.062    15.225    sseg/dispClk/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 1.483ns (67.541%)  route 0.713ns (32.459%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.758     5.392    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.712     6.560    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.234 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.349    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.588 r  sseg/dispClk/counterout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.588    sseg/dispClk/counterout_reg[8]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564    14.922    sseg/dispClk/CLK
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[10]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.062    15.225    sseg/dispClk/counterout_reg[10]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.653ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 1.467ns (67.303%)  route 0.713ns (32.697%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.758     5.392    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.712     6.560    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.234 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.349    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.572 r  sseg/dispClk/counterout_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.572    sseg/dispClk/counterout_reg[8]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564    14.922    sseg/dispClk/CLK
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[8]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.062    15.225    sseg/dispClk/counterout_reg[8]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  7.653    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 1.464ns (67.279%)  route 0.712ns (32.721%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.758     5.392    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.712     6.560    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.234 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.568 r  sseg/dispClk/counterout_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.568    sseg/dispClk/counterout_reg[4]_i_1_n_6
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.580    14.938    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[5]/C
                         clock pessimism              0.429    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)        0.062    15.394    sseg/dispClk/counterout_reg[5]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  7.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.392ns (68.876%)  route 0.177ns (31.124%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[4]/Q
                         net (fo=1, routed)           0.176     1.790    sseg/dispClk/counterout_reg_n_0_[4]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.987 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.042 r  sseg/dispClk/counterout_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.042    sseg/dispClk/counterout_reg[8]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    sseg/dispClk/CLK
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[8]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    sseg/dispClk/counterout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.403ns (69.466%)  route 0.177ns (30.534%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[4]/Q
                         net (fo=1, routed)           0.176     1.790    sseg/dispClk/counterout_reg_n_0_[4]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.987 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.053 r  sseg/dispClk/counterout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.053    sseg/dispClk/counterout_reg[8]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    sseg/dispClk/CLK
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[10]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    sseg/dispClk/counterout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.428ns (70.728%)  route 0.177ns (29.272%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[4]/Q
                         net (fo=1, routed)           0.176     1.790    sseg/dispClk/counterout_reg_n_0_[4]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.987 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.078 r  sseg/dispClk/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.078    sseg/dispClk/counterout_reg[8]_i_1_n_4
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    sseg/dispClk/CLK
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[11]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    sseg/dispClk/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.428ns (70.728%)  route 0.177ns (29.272%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[4]/Q
                         net (fo=1, routed)           0.176     1.790    sseg/dispClk/counterout_reg_n_0_[4]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.987 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.078 r  sseg/dispClk/counterout_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.078    sseg/dispClk/counterout_reg[8]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    sseg/dispClk/CLK
    SLICE_X40Y50         FDRE                                         r  sseg/dispClk/counterout_reg[9]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    sseg/dispClk/counterout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.431ns (70.872%)  route 0.177ns (29.128%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[4]/Q
                         net (fo=1, routed)           0.176     1.790    sseg/dispClk/counterout_reg_n_0_[4]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.987 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.027 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.081 r  sseg/dispClk/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.081    sseg/dispClk/counterout_reg[12]_i_1_n_7
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    sseg/dispClk/CLK
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[12]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.842    sseg/dispClk/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.442ns (71.390%)  route 0.177ns (28.610%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[4]/Q
                         net (fo=1, routed)           0.176     1.790    sseg/dispClk/counterout_reg_n_0_[4]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.987 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.027 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.092 r  sseg/dispClk/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.092    sseg/dispClk/counterout_reg[12]_i_1_n_5
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    sseg/dispClk/CLK
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.842    sseg/dispClk/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.467ns (72.500%)  route 0.177ns (27.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[4]/Q
                         net (fo=1, routed)           0.176     1.790    sseg/dispClk/counterout_reg_n_0_[4]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.987 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.027 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.117 r  sseg/dispClk/counterout_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.117    sseg/dispClk/counterout_reg[12]_i_1_n_6
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    sseg/dispClk/CLK
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[13]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.842    sseg/dispClk/counterout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.467ns (72.500%)  route 0.177ns (27.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[4]/Q
                         net (fo=1, routed)           0.176     1.790    sseg/dispClk/counterout_reg_n_0_[4]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.987 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.027 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.117 r  sseg/dispClk/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.117    sseg/dispClk/counterout_reg[12]_i_1_n_4
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    sseg/dispClk/CLK
    SLICE_X40Y51         FDRE                                         r  sseg/dispClk/counterout_reg[15]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.842    sseg/dispClk/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.470ns (72.628%)  route 0.177ns (27.372%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y49         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[4]/Q
                         net (fo=1, routed)           0.176     1.790    sseg/dispClk/counterout_reg_n_0_[4]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.987 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.027 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.066 r  sseg/dispClk/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    sseg/dispClk/counterout_reg[12]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.120 r  sseg/dispClk/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.120    sseg/dispClk/counterout_reg[16]_i_1_n_7
    SLICE_X40Y52         FDRE                                         r  sseg/dispClk/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.984    sseg/dispClk/CLK
    SLICE_X40Y52         FDRE                                         r  sseg/dispClk/counterout_reg[16]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.105     1.842    sseg/dispClk/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  sseg/dispClk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.173     1.787    sseg/dispClk/counterout_reg_n_0_[0]
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  sseg/dispClk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    sseg/dispClk/counterout[0]_i_2_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 r  sseg/dispClk/counterout_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    sseg/dispClk/counterout_reg[0]_i_1_n_7
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X40Y48         FDRE                                         r  sseg/dispClk/counterout_reg[0]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46    num1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46    num1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46    num1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y46    num1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46    num1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y46    num1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48    num1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48    num1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46    num2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y46    num1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y46    num1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y46    num1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y46    num1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y46    num1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y46    num1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y46    num1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y46    num1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y46    num1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y46    num1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    num1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    num1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    num1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    num1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    num1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    num1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    num1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    num1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    num1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    num1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.672ns  (logic 4.775ns (40.909%)  route 6.897ns (59.091%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         LDCE                         0.000     0.000 r  result_reg[5]/G
    SLICE_X41Y48         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  result_reg[5]/Q
                         net (fo=7, routed)           1.035     1.594    result[5]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.718 r  seg_cat_OBUF[6]_inst_i_24/O
                         net (fo=6, routed)           0.821     2.539    seg_cat_OBUF[6]_inst_i_24_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     2.663 r  seg_cat_OBUF[6]_inst_i_15/O
                         net (fo=5, routed)           0.944     3.607    sseg/dispClk/seg_cat_OBUF[4]_inst_i_1_3
    SLICE_X41Y50         LUT6 (Prop_lut6_I3_O)        0.124     3.731 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.433     4.164    sseg/dispClk/seg_cat_OBUF[6]_inst_i_11_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.987     5.275    sseg/dispClk/seg_cat_OBUF[6]_inst_i_3_n_0
    SLICE_X42Y52         LUT3 (Prop_lut3_I1_O)        0.124     5.399 r  sseg/dispClk/seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.676     8.076    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    11.672 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.672    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.466ns  (logic 4.976ns (43.398%)  route 6.490ns (56.602%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         LDCE                         0.000     0.000 r  result_reg[5]/G
    SLICE_X41Y48         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  result_reg[5]/Q
                         net (fo=7, routed)           1.035     1.594    result[5]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.718 r  seg_cat_OBUF[6]_inst_i_24/O
                         net (fo=6, routed)           0.819     2.537    seg_cat_OBUF[6]_inst_i_24_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.661 r  seg_cat_OBUF[6]_inst_i_22/O
                         net (fo=4, routed)           1.175     3.835    seg_cat_OBUF[6]_inst_i_22_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     3.959 r  seg_cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.494     4.454    sseg/dispClk/seg_cat_OBUF[3]_inst_i_1_1
    SLICE_X42Y50         LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=4, routed)           0.961     5.539    sseg/dispClk/seg_cat_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y52         LUT4 (Prop_lut4_I0_O)        0.153     5.692 r  sseg/dispClk/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.006     7.698    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.768    11.466 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.466    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.456ns  (logic 4.709ns (41.105%)  route 6.747ns (58.895%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         LDCE                         0.000     0.000 r  result_reg[5]/G
    SLICE_X41Y48         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  result_reg[5]/Q
                         net (fo=7, routed)           1.035     1.594    result[5]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.718 r  seg_cat_OBUF[6]_inst_i_24/O
                         net (fo=6, routed)           0.819     2.537    seg_cat_OBUF[6]_inst_i_24_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.661 r  seg_cat_OBUF[6]_inst_i_22/O
                         net (fo=4, routed)           1.175     3.835    seg_cat_OBUF[6]_inst_i_22_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     3.959 r  seg_cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.494     4.454    sseg/dispClk/seg_cat_OBUF[3]_inst_i_1_1
    SLICE_X42Y50         LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=4, routed)           0.961     5.539    sseg/dispClk/seg_cat_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y52         LUT4 (Prop_lut4_I2_O)        0.124     5.663 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.263     7.926    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    11.456 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.456    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.285ns  (logic 4.947ns (43.832%)  route 6.339ns (56.168%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         LDCE                         0.000     0.000 r  result_reg[5]/G
    SLICE_X41Y48         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  result_reg[5]/Q
                         net (fo=7, routed)           1.035     1.594    result[5]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.718 r  seg_cat_OBUF[6]_inst_i_24/O
                         net (fo=6, routed)           0.821     2.539    seg_cat_OBUF[6]_inst_i_24_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     2.663 r  seg_cat_OBUF[6]_inst_i_15/O
                         net (fo=5, routed)           0.944     3.607    sseg/dispClk/seg_cat_OBUF[4]_inst_i_1_3
    SLICE_X41Y50         LUT6 (Prop_lut6_I3_O)        0.124     3.731 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.433     4.164    sseg/dispClk/seg_cat_OBUF[6]_inst_i_11_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.987     5.275    sseg/dispClk/seg_cat_OBUF[6]_inst_i_3_n_0
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.152     5.427 r  sseg/dispClk/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.118     7.546    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.740    11.285 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.285    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.193ns  (logic 4.713ns (42.102%)  route 6.481ns (57.898%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         LDCE                         0.000     0.000 r  result_reg[5]/G
    SLICE_X41Y48         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  result_reg[5]/Q
                         net (fo=7, routed)           1.035     1.594    result[5]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.718 r  seg_cat_OBUF[6]_inst_i_24/O
                         net (fo=6, routed)           0.821     2.539    seg_cat_OBUF[6]_inst_i_24_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     2.663 r  seg_cat_OBUF[6]_inst_i_15/O
                         net (fo=5, routed)           0.944     3.607    sseg/dispClk/seg_cat_OBUF[4]_inst_i_1_3
    SLICE_X41Y50         LUT6 (Prop_lut6_I3_O)        0.124     3.731 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.433     4.164    sseg/dispClk/seg_cat_OBUF[6]_inst_i_11_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.288 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.843     5.131    sseg/dispClk/seg_cat_OBUF[6]_inst_i_3_n_0
    SLICE_X42Y52         LUT3 (Prop_lut3_I0_O)        0.124     5.255 r  sseg/dispClk/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.404     7.660    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    11.193 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.193    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.948ns  (logic 4.936ns (45.090%)  route 6.011ns (54.910%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         LDCE                         0.000     0.000 r  result_reg[5]/G
    SLICE_X41Y48         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  result_reg[5]/Q
                         net (fo=7, routed)           1.035     1.594    result[5]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.718 r  seg_cat_OBUF[6]_inst_i_24/O
                         net (fo=6, routed)           0.819     2.537    seg_cat_OBUF[6]_inst_i_24_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.661 r  seg_cat_OBUF[6]_inst_i_22/O
                         net (fo=4, routed)           1.175     3.835    seg_cat_OBUF[6]_inst_i_22_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     3.959 r  seg_cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.494     4.454    sseg/dispClk/seg_cat_OBUF[3]_inst_i_1_1
    SLICE_X42Y50         LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=4, routed)           0.820     5.398    sseg/dispClk/seg_cat_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.153     5.551 r  sseg/dispClk/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669     7.219    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.728    10.948 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.948    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.709ns  (logic 4.692ns (43.816%)  route 6.017ns (56.184%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         LDCE                         0.000     0.000 r  result_reg[5]/G
    SLICE_X41Y48         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  result_reg[5]/Q
                         net (fo=7, routed)           1.035     1.594    result[5]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124     1.718 r  seg_cat_OBUF[6]_inst_i_24/O
                         net (fo=6, routed)           0.819     2.537    seg_cat_OBUF[6]_inst_i_24_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.661 r  seg_cat_OBUF[6]_inst_i_22/O
                         net (fo=4, routed)           1.175     3.835    seg_cat_OBUF[6]_inst_i_22_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     3.959 r  seg_cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.494     4.454    sseg/dispClk/seg_cat_OBUF[3]_inst_i_1_1
    SLICE_X42Y50         LUT5 (Prop_lut5_I3_O)        0.124     4.578 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=4, routed)           0.820     5.398    sseg/dispClk/seg_cat_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.522 r  sseg/dispClk/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     7.196    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    10.709 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.709    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.236ns  (logic 4.481ns (54.411%)  route 3.755ns (45.589%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=14, routed)          0.851     1.369    sseg/dispClk/out[0]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.150     1.519 r  sseg/dispClk/seg_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.903     4.423    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.813     8.236 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.236    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 4.188ns (55.862%)  route 3.309ns (44.138%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sseg/dispClk/out_reg[1]/Q
                         net (fo=13, routed)          0.635     1.153    sseg/dispClk/out[1]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.124     1.277 r  sseg/dispClk/seg_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.674     3.951    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546     7.497 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.497    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 4.185ns (56.565%)  route 3.214ns (43.435%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sseg/dispClk/out_reg[1]/Q
                         net (fo=13, routed)          0.544     1.062    sseg/dispClk/out[1]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.124     1.186 r  sseg/dispClk/seg_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.669     3.856    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543     7.398 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.398    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg/dispClk/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/dispClk/out_reg[1]/Q
                         net (fo=13, routed)          0.186     0.350    sseg/dispClk/out[1]
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.043     0.393 r  sseg/dispClk/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    sseg/dispClk/p_1_in[1]
    SLICE_X42Y51         FDRE                                         r  sseg/dispClk/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg/dispClk/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  sseg/dispClk/out_reg[0]/Q
                         net (fo=14, routed)          0.187     0.351    sseg/dispClk/out[0]
    SLICE_X42Y52         LUT1 (Prop_lut1_I0_O)        0.045     0.396 r  sseg/dispClk/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    sseg/dispClk/p_1_in[0]
    SLICE_X42Y52         FDRE                                         r  sseg/dispClk/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m[0]
                            (input port)
  Destination:            result_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.900ns  (logic 0.357ns (39.676%)  route 0.543ns (60.324%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  m[0] (IN)
                         net (fo=0)                   0.000     0.000    m[0]
    T12                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  m_IBUF[0]_inst/O
                         net (fo=23, routed)          0.429     0.738    m_IBUF[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.048     0.786 r  result_reg[4]_i_1/O
                         net (fo=1, routed)           0.114     0.900    result__0[4]
    SLICE_X40Y47         LDCE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m[1]
                            (input port)
  Destination:            result_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.936ns  (logic 0.377ns (40.306%)  route 0.558ns (59.694%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  m[1] (IN)
                         net (fo=0)                   0.000     0.000    m[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  m_IBUF[1]_inst/O
                         net (fo=11, routed)          0.446     0.778    m_IBUF[1]
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.823 r  result_reg[8]_i_1/O
                         net (fo=1, routed)           0.113     0.936    result_reg[8]_i_1_n_0
    SLICE_X41Y49         LDCE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m[1]
                            (input port)
  Destination:            result_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.944ns  (logic 0.380ns (40.252%)  route 0.564ns (59.748%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  m[1] (IN)
                         net (fo=0)                   0.000     0.000    m[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  m_IBUF[1]_inst/O
                         net (fo=11, routed)          0.445     0.777    m_IBUF[1]
    SLICE_X39Y49         LUT4 (Prop_lut4_I2_O)        0.048     0.825 r  result_reg[9]_i_1/O
                         net (fo=1, routed)           0.119     0.944    result_reg[9]_i_1_n_0
    SLICE_X39Y49         LDCE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m[2]
                            (input port)
  Destination:            result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.321ns (33.690%)  route 0.632ns (66.310%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  m[2] (IN)
                         net (fo=0)                   0.000     0.000    m[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  m_IBUF[2]_inst/O
                         net (fo=11, routed)          0.509     0.785    m_IBUF[2]
    SLICE_X39Y46         LUT5 (Prop_lut5_I3_O)        0.045     0.830 r  result_reg[3]_i_1/O
                         net (fo=1, routed)           0.122     0.953    result__0[3]
    SLICE_X40Y47         LDCE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m[0]
                            (input port)
  Destination:            result_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.354ns (36.960%)  route 0.604ns (63.040%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  m[0] (IN)
                         net (fo=0)                   0.000     0.000    m[0]
    T12                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  m_IBUF[0]_inst/O
                         net (fo=23, routed)          0.488     0.797    m_IBUF[0]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.842 r  result_reg[5]_i_1/O
                         net (fo=1, routed)           0.115     0.958    result__0[5]
    SLICE_X41Y48         LDCE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m[2]
                            (input port)
  Destination:            result_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 0.321ns (31.761%)  route 0.690ns (68.239%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  m[2] (IN)
                         net (fo=0)                   0.000     0.000    m[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  m_IBUF[2]_inst/O
                         net (fo=11, routed)          0.574     0.850    m_IBUF[2]
    SLICE_X39Y47         LUT5 (Prop_lut5_I3_O)        0.045     0.895 r  result_reg[7]_i_1/O
                         net (fo=1, routed)           0.115     1.011    result__0[7]
    SLICE_X41Y48         LDCE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m[1]
                            (input port)
  Destination:            result_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.107ns  (logic 0.422ns (38.119%)  route 0.685ns (61.881%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  m[1] (IN)
                         net (fo=0)                   0.000     0.000    m[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  m_IBUF[1]_inst/O
                         net (fo=11, routed)          0.466     0.798    m_IBUF[1]
    SLICE_X39Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.843 r  result_reg[6]_i_2/O
                         net (fo=1, routed)           0.049     0.892    result_reg[6]_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.937 r  result_reg[6]_i_1/O
                         net (fo=1, routed)           0.170     1.107    result__0[6]
    SLICE_X39Y49         LDCE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m[2]
                            (input port)
  Destination:            result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.158ns  (logic 0.321ns (27.711%)  route 0.837ns (72.289%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  m[2] (IN)
                         net (fo=0)                   0.000     0.000    m[2]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  m_IBUF[2]_inst/O
                         net (fo=11, routed)          0.629     0.905    m_IBUF[2]
    SLICE_X37Y47         LUT5 (Prop_lut5_I3_O)        0.045     0.950 r  result_reg[1]_i_1/O
                         net (fo=1, routed)           0.208     1.158    result__0[1]
    SLICE_X38Y47         LDCE                                         r  result_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.442ns  (logic 2.118ns (38.917%)  route 3.324ns (61.083%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     5.909 r  num1_reg[3]/Q
                         net (fo=10, routed)          1.346     7.256    num1[3]
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.380 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.380    result_reg[0]_i_4_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.756 r  result_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.756    result_reg[0]_i_3_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.071 r  result_reg[8]_i_4/O[3]
                         net (fo=1, routed)           0.659     8.730    data0[7]
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.335     9.065 r  result_reg[7]_i_3/O
                         net (fo=1, routed)           0.299     9.364    result_reg[7]_i_3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.326     9.690 r  result_reg[7]_i_2/O
                         net (fo=1, routed)           0.665    10.355    result_reg[7]_i_2_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124    10.479 r  result_reg[7]_i_1/O
                         net (fo=1, routed)           0.354    10.834    result__0[7]
    SLICE_X41Y48         LDCE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.046ns  (logic 1.452ns (28.776%)  route 3.594ns (71.224%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     5.909 r  num1_reg[3]/Q
                         net (fo=10, routed)          1.346     7.256    num1[3]
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.380 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.380    result_reg[0]_i_4_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.635 r  result_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.800     8.434    data0[3]
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.307     8.741 r  result_reg[3]_i_4/O
                         net (fo=1, routed)           0.433     9.174    result_reg[3]_i_4_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.298 r  result_reg[3]_i_2/O
                         net (fo=1, routed)           0.670     9.969    result_reg[3]_i_2_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124    10.093 r  result_reg[3]_i_1/O
                         net (fo=1, routed)           0.344    10.437    result__0[3]
    SLICE_X40Y47         LDCE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.926ns  (logic 1.707ns (34.656%)  route 3.219ns (65.344%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  num1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num1_reg[1]/Q
                         net (fo=12, routed)          0.784     6.631    num1[1]
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.124     6.755 r  result_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     6.755    result_reg[0]_i_6_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.333 r  result_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.802     8.135    data0[2]
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.301     8.436 r  result_reg[2]_i_3/O
                         net (fo=1, routed)           0.639     9.074    result_reg[2]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  result_reg[2]_i_2/O
                         net (fo=1, routed)           0.171     9.369    result_reg[2]_i_2_n_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.493 r  result_reg[2]_i_1/O
                         net (fo=1, routed)           0.823    10.317    result__0[2]
    SLICE_X38Y48         LDCE                                         r  result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.894ns  (logic 1.806ns (36.899%)  route 3.088ns (63.101%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     5.909 r  num1_reg[3]/Q
                         net (fo=10, routed)          1.346     7.256    num1[3]
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.380 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.380    result_reg[0]_i_4_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.756 r  result_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.756    result_reg[0]_i_3_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.995 r  result_reg[8]_i_4/O[2]
                         net (fo=1, routed)           0.407     8.401    data0[6]
    SLICE_X39Y48         LUT4 (Prop_lut4_I3_O)        0.301     8.702 r  result_reg[6]_i_3/O
                         net (fo=1, routed)           0.667     9.369    result_reg[6]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.493 r  result_reg[6]_i_2/O
                         net (fo=1, routed)           0.149     9.642    result_reg[6]_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.124     9.766 r  result_reg[6]_i_1/O
                         net (fo=1, routed)           0.519    10.286    result__0[6]
    SLICE_X39Y49         LDCE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.702ns  (logic 1.873ns (39.835%)  route 2.829ns (60.165%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num1_reg[0]/Q
                         net (fo=12, routed)          1.104     6.951    num1[0]
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.075 r  result_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     7.075    result_reg[3]_i_8_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.607 r  result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.607    result_reg[3]_i_3_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.941 r  result_reg[9]_i_4/O[1]
                         net (fo=1, routed)           0.961     8.902    data2[5]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.303     9.205 r  result_reg[5]_i_2/O
                         net (fo=1, routed)           0.433     9.638    result_reg[5]_i_2_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.762 r  result_reg[5]_i_1/O
                         net (fo=1, routed)           0.331    10.093    result__0[5]
    SLICE_X41Y48         LDCE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.552ns  (logic 1.432ns (31.458%)  route 3.120ns (68.542%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num1_reg[0]/Q
                         net (fo=12, routed)          0.905     6.752    num1[0]
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     7.174 r  result_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.499     7.673    data0[1]
    SLICE_X39Y47         LUT4 (Prop_lut4_I3_O)        0.306     7.979 r  result_reg[1]_i_3/O
                         net (fo=1, routed)           0.799     8.778    result_reg[1]_i_3_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.902 r  result_reg[1]_i_2/O
                         net (fo=1, routed)           0.264     9.166    result_reg[1]_i_2_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.124     9.290 r  result_reg[1]_i_1/O
                         net (fo=1, routed)           0.653     9.943    result__0[1]
    SLICE_X38Y47         LDCE                                         r  result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.533ns  (logic 1.682ns (37.109%)  route 2.851ns (62.891%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     5.909 r  num1_reg[3]/Q
                         net (fo=10, routed)          1.346     7.256    num1[3]
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.380 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.380    result_reg[0]_i_4_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.756 r  result_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.756    result_reg[0]_i_3_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.975 r  result_reg[8]_i_4/O[0]
                         net (fo=1, routed)           0.727     8.701    data0[4]
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.295     8.996 r  result_reg[4]_i_2/O
                         net (fo=1, routed)           0.444     9.440    result_reg[4]_i_2_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.150     9.590 r  result_reg[4]_i_1/O
                         net (fo=1, routed)           0.334     9.924    result__0[4]
    SLICE_X40Y47         LDCE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.242ns  (logic 1.251ns (29.488%)  route 2.991ns (70.512%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.755     5.389    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  num2_reg[0]/Q
                         net (fo=4, routed)           0.686     6.532    num2[0]
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.656 r  result_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     6.656    result_reg[0]_i_7_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.908 r  result_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.834     7.741    data0[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.295     8.036 r  result_reg[0]_i_2/O
                         net (fo=1, routed)           0.670     8.707    result_reg[0]_i_2_n_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.831 r  result_reg[0]_i_1/O
                         net (fo=1, routed)           0.801     9.632    result__0[0]
    SLICE_X38Y47         LDCE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.190ns  (logic 1.756ns (41.912%)  route 2.434ns (58.088%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     5.909 r  num1_reg[3]/Q
                         net (fo=10, routed)          1.346     7.256    num1[3]
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.380 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.380    result_reg[0]_i_4_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.756 r  result_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.756    result_reg[0]_i_3_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.873 r  result_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.873    result_reg[8]_i_4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.127 r  result_reg[8]_i_2/CO[0]
                         net (fo=1, routed)           0.752     8.878    data0[8]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.367     9.245 r  result_reg[8]_i_1/O
                         net (fo=1, routed)           0.336     9.581    result_reg[8]_i_1_n_0
    SLICE_X41Y49         LDCE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.962ns  (logic 1.896ns (47.854%)  route 2.066ns (52.146%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num1_reg[0]/Q
                         net (fo=12, routed)          1.104     6.951    num1[0]
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.075 r  result_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     7.075    result_reg[3]_i_8_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.607 r  result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.607    result_reg[3]_i_3_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  result_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.721    result_reg[9]_i_4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.992 f  result_reg[9]_i_3/CO[0]
                         net (fo=2, routed)           0.580     8.572    result_reg[9]_i_3_n_3
    SLICE_X39Y49         LUT4 (Prop_lut4_I1_O)        0.399     8.971 r  result_reg[9]_i_1/O
                         net (fo=1, routed)           0.382     9.353    result_reg[9]_i_1_n_0
    SLICE_X39Y49         LDCE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.209ns (44.430%)  route 0.261ns (55.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.472    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  num1_reg[5]/Q
                         net (fo=8, routed)           0.146     1.782    num1[5]
    SLICE_X41Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.827 r  result_reg[5]_i_1/O
                         net (fo=1, routed)           0.115     1.942    result__0[5]
    SLICE_X41Y48         LDCE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.186ns (38.127%)  route 0.302ns (61.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.472    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  num2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  num2_reg[3]/Q
                         net (fo=4, routed)           0.179     1.792    num2[3]
    SLICE_X39Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.837 r  result_reg[3]_i_1/O
                         net (fo=1, routed)           0.122     1.960    result__0[3]
    SLICE_X40Y47         LDCE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.186ns (36.065%)  route 0.330ns (63.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  num1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  num1_reg[7]/Q
                         net (fo=8, routed)           0.214     1.826    num1[7]
    SLICE_X39Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.871 r  result_reg[7]_i_1/O
                         net (fo=1, routed)           0.115     1.987    result__0[7]
    SLICE_X41Y48         LDCE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.183ns (30.884%)  route 0.410ns (69.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.470    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  num2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  num2_reg[4]/Q
                         net (fo=4, routed)           0.296     1.907    num2[4]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.042     1.949 r  result_reg[4]_i_1/O
                         net (fo=1, routed)           0.114     2.063    result__0[4]
    SLICE_X40Y47         LDCE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.231ns (37.267%)  route 0.389ns (62.733%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  num2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  num2_reg[6]/Q
                         net (fo=4, routed)           0.169     1.781    num2[6]
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  result_reg[6]_i_2/O
                         net (fo=1, routed)           0.049     1.875    result_reg[6]_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.920 r  result_reg[6]_i_1/O
                         net (fo=1, routed)           0.170     2.091    result__0[6]
    SLICE_X39Y49         LDCE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.186ns (29.390%)  route 0.447ns (70.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.470    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  num2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  num2_reg[2]/Q
                         net (fo=4, routed)           0.158     1.769    num2[2]
    SLICE_X38Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.814 r  result_reg[2]_i_1/O
                         net (fo=1, routed)           0.289     2.103    result__0[2]
    SLICE_X38Y48         LDCE                                         r  result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.703ns  (logic 0.186ns (26.445%)  route 0.517ns (73.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.472    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  num1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  num1_reg[1]/Q
                         net (fo=12, routed)          0.309     1.922    num1[1]
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.967 r  result_reg[1]_i_1/O
                         net (fo=1, routed)           0.208     2.175    result__0[1]
    SLICE_X38Y47         LDCE                                         r  result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.231ns (31.371%)  route 0.505ns (68.629%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  num1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  num1_reg[6]/Q
                         net (fo=9, routed)           0.179     1.791    num1[6]
    SLICE_X39Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.836 r  result_reg[8]_i_3/O
                         net (fo=1, routed)           0.213     2.050    data1[8]
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.095 r  result_reg[8]_i_1/O
                         net (fo=1, routed)           0.113     2.207    result_reg[8]_i_1_n_0
    SLICE_X41Y49         LDCE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.186ns (24.943%)  route 0.560ns (75.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.470    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  num2_reg[0]/Q
                         net (fo=4, routed)           0.283     1.894    num2[0]
    SLICE_X38Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.939 r  result_reg[0]_i_1/O
                         net (fo=1, routed)           0.277     2.216    result__0[0]
    SLICE_X38Y47         LDCE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            result_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.461ns (47.612%)  route 0.507ns (52.388%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  num1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  num1_reg[6]/Q
                         net (fo=9, routed)           0.195     1.807    num1[6]
    SLICE_X36Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.924 r  result_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.924    result_reg[9]_i_4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     2.000 f  result_reg[9]_i_3/CO[0]
                         net (fo=2, routed)           0.193     2.193    result_reg[9]_i_3_n_3
    SLICE_X39Y49         LUT4 (Prop_lut4_I1_O)        0.127     2.320 r  result_reg[9]_i_1/O
                         net (fo=1, routed)           0.119     2.439    result_reg[9]_i_1_n_0
    SLICE_X39Y49         LDCE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            num2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.529ns  (logic 1.479ns (41.904%)  route 2.050ns (58.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.050     3.529    sw_IBUF[1]
    SLICE_X39Y46         FDRE                                         r  num2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578     4.936    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  num2_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            num2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.519ns  (logic 1.447ns (41.113%)  route 2.072ns (58.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.072     3.519    sw_IBUF[0]
    SLICE_X39Y46         FDRE                                         r  num2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578     4.936    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  num2_reg[0]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            num2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.494ns  (logic 1.451ns (41.529%)  route 2.043ns (58.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.043     3.494    sw_IBUF[2]
    SLICE_X39Y46         FDRE                                         r  num2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578     4.936    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  num2_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            num1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.381ns  (logic 1.479ns (43.729%)  route 1.903ns (56.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.903     3.381    sw_IBUF[1]
    SLICE_X40Y46         FDRE                                         r  num1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  num1_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            num1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.378ns  (logic 1.447ns (42.834%)  route 1.931ns (57.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.931     3.378    sw_IBUF[0]
    SLICE_X40Y46         FDRE                                         r  num1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  num1_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            num1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.583ns (47.300%)  route 1.764ns (52.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.764     3.346    btn_IBUF[0]
    SLICE_X39Y48         FDRE                                         r  num1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  num1_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            num1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.583ns (47.300%)  route 1.764ns (52.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.764     3.346    btn_IBUF[0]
    SLICE_X39Y48         FDRE                                         r  num1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  num1_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            num1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.230ns  (logic 1.583ns (49.006%)  route 1.647ns (50.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.647     3.230    btn_IBUF[0]
    SLICE_X40Y46         FDRE                                         r  num1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  num1_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            num1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.230ns  (logic 1.583ns (49.006%)  route 1.647ns (50.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.647     3.230    btn_IBUF[0]
    SLICE_X40Y46         FDRE                                         r  num1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  num1_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            num1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.230ns  (logic 1.583ns (49.006%)  route 1.647ns (50.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.647     3.230    btn_IBUF[0]
    SLICE_X40Y46         FDRE                                         r  num1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  num1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            num1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.252ns (36.069%)  route 0.447ns (63.931%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.447     0.699    sw_IBUF[7]
    SLICE_X39Y48         FDRE                                         r  num1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  num1_reg[7]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            num2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.242ns (34.234%)  route 0.465ns (65.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.465     0.707    sw_IBUF[3]
    SLICE_X41Y46         FDRE                                         r  num2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  num2_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            num1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.242ns (33.718%)  route 0.476ns (66.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.476     0.718    sw_IBUF[3]
    SLICE_X42Y46         FDRE                                         r  num1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num1_reg[3]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            num1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.285ns (38.798%)  route 0.449ns (61.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           0.449     0.734    sw_IBUF[5]
    SLICE_X42Y46         FDRE                                         r  num1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num1_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            num2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.306ns (41.700%)  route 0.428ns (58.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           0.428     0.735    btn_IBUF[1]
    SLICE_X41Y46         FDRE                                         r  num2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  num2_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            num2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.306ns (41.700%)  route 0.428ns (58.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           0.428     0.735    btn_IBUF[1]
    SLICE_X41Y46         FDRE                                         r  num2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  num2_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            num2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.306ns (41.144%)  route 0.438ns (58.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           0.438     0.745    btn_IBUF[1]
    SLICE_X39Y46         FDRE                                         r  num2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.986    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  num2_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            num2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.306ns (41.144%)  route 0.438ns (58.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           0.438     0.745    btn_IBUF[1]
    SLICE_X39Y46         FDRE                                         r  num2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.986    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  num2_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            num2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.306ns (41.144%)  route 0.438ns (58.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           0.438     0.745    btn_IBUF[1]
    SLICE_X39Y46         FDRE                                         r  num2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.986    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  num2_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            num2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.306ns (41.144%)  route 0.438ns (58.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           0.438     0.745    btn_IBUF[1]
    SLICE_X39Y46         FDRE                                         r  num2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.986    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  num2_reg[4]/C





