{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712099921831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712099921831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 02:18:41 2024 " "Processing started: Wed Apr 03 02:18:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712099921831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099921831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_PD4 -c lab_PD4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_PD4 -c lab_PD4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099921831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712099922150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_unit/synthesis/sp_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file sp_unit/synthesis/sp_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SP_unit " "Found entity 1: SP_unit" {  } { { "SP_unit/synthesis/SP_unit.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/SP_unit/synthesis/SP_unit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_unit/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sp_unit/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "SP_unit/synthesis/submodules/altsource_probe_top.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/SP_unit/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db_lab_pd4_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file db_lab_pd4_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 db_lab_PD4_top " "Found entity 1: db_lab_PD4_top" {  } { { "db_lab_PD4_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/db_lab_PD4_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab_pd4_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab_pd4_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab_PD4_top " "Found entity 1: tb_lab_PD4_top" {  } { { "tb_lab_PD4_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/tb_lab_PD4_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD4_top " "Found entity 1: lab_PD4_top" {  } { { "lab_PD4_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/lab_pd4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/lab_pd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD4 " "Found entity 1: lab_PD4" {  } { { "lab_PD4/synthesis/lab_PD4.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/lab_PD4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD4_mm_interconnect_0 " "Found entity 1: lab_PD4_mm_interconnect_0" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD4_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab_PD4_mm_interconnect_0_avalon_st_adapter" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab_PD4_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD4_mm_interconnect_0_rsp_mux " "Found entity 1: lab_PD4_mm_interconnect_0_rsp_mux" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab_pd4/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab_PD4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931441 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab_PD4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD4_mm_interconnect_0_rsp_demux " "Found entity 1: lab_PD4_mm_interconnect_0_rsp_demux" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD4_mm_interconnect_0_cmd_mux " "Found entity 1: lab_PD4_mm_interconnect_0_cmd_mux" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD4_mm_interconnect_0_cmd_demux " "Found entity 1: lab_PD4_mm_interconnect_0_cmd_demux" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab_PD4_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab_PD4_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712099931465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab_PD4_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab_PD4_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712099931465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD4_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab_PD4_mm_interconnect_0_router_001_default_decode" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931466 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab_PD4_mm_interconnect_0_router_001 " "Found entity 2: lab_PD4_mm_interconnect_0_router_001" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab_PD4_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab_PD4_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712099931472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab_PD4_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab_PD4_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712099931472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab_pd4/synthesis/submodules/lab_pd4_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD4_mm_interconnect_0_router_default_decode " "Found entity 1: lab_PD4_mm_interconnect_0_router_default_decode" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931473 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab_PD4_mm_interconnect_0_router " "Found entity 2: lab_PD4_mm_interconnect_0_router" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab_PD4/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab_PD4/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab_PD4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab_PD4/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab_PD4/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab_PD4/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/my_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/my_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_slave " "Found entity 1: my_slave" {  } { { "lab_PD4/synthesis/submodules/my_slave.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/my_slave.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/my_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/my_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_master " "Found entity 1: my_master" {  } { { "lab_PD4/synthesis/submodules/my_master.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/my_master.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_pd4/synthesis/submodules/my_dslave.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_pd4/synthesis/submodules/my_dslave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_Dslave " "Found entity 1: my_Dslave" {  } { { "lab_PD4/synthesis/submodules/my_Dslave.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/my_Dslave.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_slave " "Found entity 1: my_slave" {  } { { "my_slave.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/my_slave.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_master " "Found entity 1: my_master" {  } { { "my_master.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/my_master.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_dslave.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_dslave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_Dslave " "Found entity 1: my_Dslave" {  } { { "my_Dslave.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/my_Dslave.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099931535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099931535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "db_lab_PD4_top " "Elaborating entity \"db_lab_PD4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712099931572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP_unit SP_unit:SP_unit_inst " "Elaborating entity \"SP_unit\" for hierarchy \"SP_unit:SP_unit_inst\"" {  } { { "db_lab_PD4_top.sv" "SP_unit_inst" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/db_lab_PD4_top.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099931576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "SP_unit/synthesis/SP_unit.v" "in_system_sources_probes_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/SP_unit/synthesis/SP_unit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099931578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "SP_unit/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/SP_unit/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099931594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "SP_unit/synthesis/submodules/altsource_probe_top.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/SP_unit/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099931596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712099931598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712099931598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712099931598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712099931598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712099931598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712099931598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id SP_0 " "Parameter \"instance_id\" = \"SP_0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712099931598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712099931598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 9 " "Parameter \"source_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712099931598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 00 " "Parameter \"source_initial_value\" = \"00\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712099931598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712099931598 ""}  } { { "SP_unit/synthesis/submodules/altsource_probe_top.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/SP_unit/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712099931598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD4_top lab_PD4_top:lab_PD4_top_inst " "Elaborating entity \"lab_PD4_top\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\"" {  } { { "db_lab_PD4_top.sv" "lab_PD4_top_inst" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/db_lab_PD4_top.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD4 lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst " "Elaborating entity \"lab_PD4\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\"" {  } { { "lab_PD4_top.sv" "Lab4_sys_inst" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4_top.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Dslave lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|my_Dslave:my_dslave " "Elaborating entity \"my_Dslave\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|my_Dslave:my_dslave\"" {  } { { "lab_PD4/synthesis/lab_PD4.v" "my_dslave" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/lab_PD4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_master lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|my_master:my_master " "Elaborating entity \"my_master\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|my_master:my_master\"" {  } { { "lab_PD4/synthesis/lab_PD4.v" "my_master" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/lab_PD4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_slave lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|my_slave:my_slave_1 " "Elaborating entity \"my_slave\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|my_slave:my_slave_1\"" {  } { { "lab_PD4/synthesis/lab_PD4.v" "my_slave_1" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/lab_PD4.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD4_mm_interconnect_0 lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab_PD4_mm_interconnect_0\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab_PD4/synthesis/lab_PD4.v" "mm_interconnect_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/lab_PD4.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:my_master_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:my_master_m0_translator\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" "my_master_m0_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_dslave_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_dslave_s0_translator\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" "my_dslave_s0_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:my_master_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:my_master_m0_agent\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" "my_master_m0_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_dslave_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_dslave_s0_agent\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" "my_dslave_s0_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_dslave_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_dslave_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab_PD4/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:my_dslave_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:my_dslave_s0_agent_rsp_fifo\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" "my_dslave_s0_agent_rsp_fifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD4_mm_interconnect_0_router lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_router:router " "Elaborating entity \"lab_PD4_mm_interconnect_0_router\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_router:router\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" "router" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD4_mm_interconnect_0_router_default_decode lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_router:router\|lab_PD4_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab_PD4_mm_interconnect_0_router_default_decode\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_router:router\|lab_PD4_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD4_mm_interconnect_0_router_001 lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab_PD4_mm_interconnect_0_router_001\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_router_001:router_001\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" "router_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD4_mm_interconnect_0_router_001_default_decode lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_router_001:router_001\|lab_PD4_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab_PD4_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_router_001:router_001\|lab_PD4_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD4_mm_interconnect_0_cmd_demux lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab_PD4_mm_interconnect_0_cmd_demux\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" "cmd_demux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD4_mm_interconnect_0_cmd_mux lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab_PD4_mm_interconnect_0_cmd_mux\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" "cmd_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" 1043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD4_mm_interconnect_0_rsp_demux lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab_PD4_mm_interconnect_0_rsp_demux\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" "rsp_demux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD4_mm_interconnect_0_rsp_mux lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab_PD4_mm_interconnect_0_rsp_mux\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" "rsp_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab_PD4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD4_mm_interconnect_0_avalon_st_adapter lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab_PD4_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0.v" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_PD4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab_PD4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab_PD4_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab_PD4_top:lab_PD4_top_inst\|lab_PD4:Lab4_sys_inst\|lab_PD4_mm_interconnect_0:mm_interconnect_0\|lab_PD4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab_PD4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099932525 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712099932781 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.03.02:18:54 Progress: Loading sldf6d2a07f/alt_sld_fab_wrapper_hw.tcl " "2024.04.03.02:18:54 Progress: Loading sldf6d2a07f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099934548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099936046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099936111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099938470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099938550 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099938614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099938693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099938706 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099938706 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712099939377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf6d2a07f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf6d2a07f/alt_sld_fab.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/db/ip/sldf6d2a07f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099939507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099939507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099939547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099939547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099939548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099939548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099939579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099939579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099939626 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099939626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099939626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712099939658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099939658 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1712099940220 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1712099940220 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712099940335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099940430 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712099940607 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/output_files/lab_PD4.map.smsg " "Generated suppressed messages file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/output_files/lab_PD4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099940747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712099941217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712099941217 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712099941334 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712099941334 ""} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712099941334 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712099941334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712099941353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 02:19:01 2024 " "Processing ended: Wed Apr 03 02:19:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712099941353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712099941353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712099941353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712099941353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712099942591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712099942591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 02:19:02 2024 " "Processing started: Wed Apr 03 02:19:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712099942591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712099942591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab_PD4 -c lab_PD4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab_PD4 -c lab_PD4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712099942591 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712099943291 ""}
{ "Info" "0" "" "Project  = lab_PD4" {  } {  } 0 0 "Project  = lab_PD4" 0 0 "Fitter" 0 0 1712099943291 ""}
{ "Info" "0" "" "Revision = lab_PD4" {  } {  } 0 0 "Revision = lab_PD4" 0 0 "Fitter" 0 0 1712099943291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712099943340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab_PD4 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"lab_PD4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712099943345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712099943370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712099943370 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712099943518 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712099943524 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712099943689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712099943689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712099943689 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712099943689 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712099943690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712099943690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712099943690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712099943690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712099943690 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712099943690 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712099943920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712099943920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712099943920 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1712099943920 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_PD4.sdc " "Synopsys Design Constraints File file not found: 'lab_PD4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712099943921 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|metastable_l2_reg\[1\] clk " "Register SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|metastable_l2_reg\[1\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712099943922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712099943922 "|db_lab_PD4_top|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712099943923 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712099943923 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1712099943923 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1712099943923 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712099943923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712099943923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712099943923 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1712099943923 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712099943937 ""}  } { { "db_lab_PD4_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/db_lab_PD4_top.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712099943937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712099943937 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712099943937 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712099944077 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712099944078 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712099944078 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712099944078 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712099944079 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712099944079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712099944079 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712099944079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712099944080 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712099944080 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712099944080 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712099944086 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712099944088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712099944379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712099944431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712099944440 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712099944604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712099944604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712099944740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712099944980 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712099944980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712099945011 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1712099945011 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712099945011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712099945012 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712099945088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712099945092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712099945189 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712099945189 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712099945295 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712099945494 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS 23 " "Pin clk uses I/O standard 3.3-V LVCMOS at 23" {  } { { "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "db_lab_PD4_top.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/db_lab_PD4_top.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712099945585 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1712099945585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/output_files/lab_PD4.fit.smsg " "Generated suppressed messages file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/output_files/lab_PD4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712099945612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6488 " "Peak virtual memory: 6488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712099945869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 02:19:05 2024 " "Processing ended: Wed Apr 03 02:19:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712099945869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712099945869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712099945869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712099945869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712099946798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712099946798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 02:19:06 2024 " "Processing started: Wed Apr 03 02:19:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712099946798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712099946798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab_PD4 -c lab_PD4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab_PD4 -c lab_PD4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712099946798 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712099947284 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712099947294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712099947389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 02:19:07 2024 " "Processing ended: Wed Apr 03 02:19:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712099947389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712099947389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712099947389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712099947389 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712099947984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712099948433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712099948434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 02:19:08 2024 " "Processing started: Wed Apr 03 02:19:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712099948434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712099948434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab_PD4 -c lab_PD4 " "Command: quartus_sta lab_PD4 -c lab_PD4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712099948434 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712099948490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712099948585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099948610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099948610 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712099948699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712099948699 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712099948699 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1712099948699 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_PD4.sdc " "Synopsys Design Constraints File file not found: 'lab_PD4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712099948700 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|metastable_l2_reg\[6\] clk " "Register SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|metastable_l2_reg\[6\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712099948701 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712099948701 "|db_lab_PD4_top|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712099948702 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712099948702 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1712099948702 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712099948703 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712099948711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.662 " "Worst-case setup slack is 44.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.662               0.000 altera_reserved_tck  " "   44.662               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099948720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099948722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.432 " "Worst-case recovery slack is 96.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.432               0.000 altera_reserved_tck  " "   96.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099948723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.628 " "Worst-case removal slack is 1.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.628               0.000 altera_reserved_tck  " "    1.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099948725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.467 " "Worst-case minimum pulse width slack is 49.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.467               0.000 altera_reserved_tck  " "   49.467               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099948726 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099948747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099948747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099948747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099948747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.878 ns " "Worst Case Available Settling Time: 343.878 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099948747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099948747 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712099948747 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712099948750 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712099948768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712099948907 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|metastable_l2_reg\[6\] clk " "Register SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|metastable_l2_reg\[6\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712099948954 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712099948954 "|db_lab_PD4_top|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712099948954 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712099948954 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1712099948954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.190 " "Worst-case setup slack is 45.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.190               0.000 altera_reserved_tck  " "   45.190               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099948960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099948963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.703 " "Worst-case recovery slack is 96.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.703               0.000 altera_reserved_tck  " "   96.703               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099948965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.464 " "Worst-case removal slack is 1.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.464               0.000 altera_reserved_tck  " "    1.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099948967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.341 " "Worst-case minimum pulse width slack is 49.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.341               0.000 altera_reserved_tck  " "   49.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099948969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099948969 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099948987 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099948987 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099948987 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099948987 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.447 ns " "Worst Case Available Settling Time: 344.447 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099948987 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099948987 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712099948987 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712099948990 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|metastable_l2_reg\[6\] clk " "Register SP_unit:SP_unit_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|metastable_l2_reg\[6\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712099949070 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712099949070 "|db_lab_PD4_top|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712099949070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712099949070 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1712099949070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.978 " "Worst-case setup slack is 47.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.978               0.000 altera_reserved_tck  " "   47.978               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099949073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099949076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.425 " "Worst-case recovery slack is 98.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.425               0.000 altera_reserved_tck  " "   98.425               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099949078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.679 " "Worst-case removal slack is 0.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.679               0.000 altera_reserved_tck  " "    0.679               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099949081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.295 " "Worst-case minimum pulse width slack is 49.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.295               0.000 altera_reserved_tck  " "   49.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712099949083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712099949083 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099949106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099949106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099949106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099949106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.778 ns " "Worst Case Available Settling Time: 347.778 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099949106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712099949106 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712099949106 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712099949347 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712099949347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712099949391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 02:19:09 2024 " "Processing ended: Wed Apr 03 02:19:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712099949391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712099949391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712099949391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712099949391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1712099950305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712099950305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 02:19:10 2024 " "Processing started: Wed Apr 03 02:19:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712099950305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712099950305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab_PD4 -c lab_PD4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab_PD4 -c lab_PD4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712099950305 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab_PD4.svo D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/simulation/modelsim/ simulation " "Generated file lab_PD4.svo in folder \"D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1712099950695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712099951028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 02:19:11 2024 " "Processing ended: Wed Apr 03 02:19:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712099951028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712099951028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712099951028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712099951028 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712099951648 ""}
