<stg><name>MAT_Stream</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_arr) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_arr) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %op_type) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0">
<![CDATA[
:4  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="7" name="in_arr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_arr"/></StgValue>
</port>
<port id="8" name="out_arr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_arr"/></StgValue>
</port>
<port id="9" name="op_type" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="op_type"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="11" from="_ssdm_op_SpecBitsMap" to="stg_2" fromId="10" toId="2">
</dataflow>
<dataflow id="12" from="in_arr" to="stg_2" fromId="7" toId="2">
</dataflow>
<dataflow id="13" from="_ssdm_op_SpecBitsMap" to="stg_3" fromId="10" toId="3">
</dataflow>
<dataflow id="14" from="out_arr" to="stg_3" fromId="8" toId="3">
</dataflow>
<dataflow id="15" from="_ssdm_op_SpecBitsMap" to="stg_4" fromId="10" toId="4">
</dataflow>
<dataflow id="16" from="op_type" to="stg_4" fromId="9" toId="4">
</dataflow>
<dataflow id="18" from="_ssdm_op_SpecTopModule" to="stg_5" fromId="17" toId="5">
</dataflow>
<dataflow id="20" from="str" to="stg_5" fromId="19" toId="5">
</dataflow>
</dataflows>


</stg>
