<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 135</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:11px;font-family:Times;color:#0860a8;}
	.ft01{font-size:9px;font-family:Times;color:#000000;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page135-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f1481135.png" alt="background image"/>
<p style="position:absolute;top:47px;left:638px;white-space:nowrap" class="ft00">INSTRUCTION&#160;SET&#160;REFERENCE,&#160;A-L</p>
<p style="position:absolute;top:1103px;left:777px;white-space:nowrap" class="ft01">Vol. 2A&#160;3-7</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:95px;white-space:nowrap" class="ft05"><b>xmm&#160;</b>—&#160;An XMM&#160;register.&#160;The 128-bit XMM&#160;registers are: XMM0 through&#160;XMM7; XMM8 through XMM15&#160;are&#160;<br/>available using&#160;REX.R in&#160;64-bit mode.</p>
<p style="position:absolute;top:139px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:139px;left:95px;white-space:nowrap" class="ft05"><b>xmm/m32</b>— An&#160;XMM&#160;register&#160;or a&#160;32-bit memory operand.&#160;The&#160;128-bit XMM&#160;registers&#160;are&#160;XMM0&#160;through&#160;<br/>XMM7;&#160;XMM8 through&#160;XMM15 are available&#160;using REX.R in&#160;64-bit mode.&#160;The contents of memory are found at&#160;<br/>the&#160;address provided&#160;by&#160;the&#160;effective address&#160;computation.</p>
<p style="position:absolute;top:194px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:195px;left:95px;white-space:nowrap" class="ft05"><b>xmm/m64&#160;</b>— An&#160;XMM&#160;register&#160;or a&#160;64-bit memory operand.&#160;The&#160;128-bit&#160;SIMD&#160;floating-point&#160;registers are&#160;<br/>XMM0&#160;through XMM7; XMM8&#160;through&#160;XMM15 are&#160;available&#160;using REX.R&#160;in 64-bit mode.&#160;The&#160;contents&#160;of&#160;<br/>memory are found at&#160;the address&#160;provided&#160;by the&#160;effective&#160;address computation.</p>
<p style="position:absolute;top:250px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:250px;left:95px;white-space:nowrap" class="ft05"><b>xmm/m128&#160;</b>— An&#160;XMM register or a 128-bit memory operand.&#160;The&#160;128-bit XMM registers are&#160;XMM0 through&#160;<br/>XMM7;&#160;XMM8 through&#160;XMM15 are available&#160;using REX.R in&#160;64-bit mode.&#160;The contents of memory are found at&#160;<br/>the&#160;address provided&#160;by&#160;the&#160;effective address&#160;computation.</p>
<p style="position:absolute;top:305px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:306px;left:95px;white-space:nowrap" class="ft03"><b>&lt;XMM0&gt;</b>—<b>&#160;</b>Indicates implied&#160;use of the&#160;XMM0&#160;register.</p>
<p style="position:absolute;top:328px;left:95px;white-space:nowrap" class="ft04">When&#160;there is&#160;ambiguity,&#160;xmm1&#160;indicates the first source&#160;operand using an XMM register and xmm2 the second&#160;</p>
<p style="position:absolute;top:345px;left:95px;white-space:nowrap" class="ft04">source&#160;operand using an XMM&#160;register.&#160;</p>
<p style="position:absolute;top:367px;left:95px;white-space:nowrap" class="ft04">Some instructions use&#160;the&#160;XMM0 register&#160;as the&#160;third&#160;source&#160;operand, indicated&#160;by&#160;&lt;XMM0&gt;.&#160;The use&#160;of&#160;the&#160;</p>
<p style="position:absolute;top:384px;left:95px;white-space:nowrap" class="ft04">third XMM&#160;register&#160;operand&#160;is implicit&#160;in the&#160;instruction encoding and&#160;does&#160;not affect&#160;the ModR/M encoding.</p>
<p style="position:absolute;top:406px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:406px;left:95px;white-space:nowrap" class="ft05"><b>ymm&#160;</b>— A&#160;YMM&#160;register.&#160;The 256-bit YMM registers&#160;are: YMM0&#160;through YMM7<b>;&#160;</b>YMM8 through YMM15&#160;are&#160;<br/>available in&#160;64-bit mode.&#160;</p>
<p style="position:absolute;top:445px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:445px;left:95px;white-space:nowrap" class="ft03"><b>m256&#160;</b>— A 32-byte operand&#160;in memory.&#160;This nomenclature is&#160;used&#160;only&#160;with&#160;AVX instructions.</p>
<p style="position:absolute;top:467px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:468px;left:95px;white-space:nowrap" class="ft03"><b>ymm/m256</b>&#160;—&#160;A YMM&#160;register&#160;or 256-bit&#160;memory&#160;operand.&#160;</p>
<p style="position:absolute;top:490px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:490px;left:95px;white-space:nowrap" class="ft03"><b>&lt;YMM0&gt;</b>—<b>&#160;</b>Indicates use&#160;of the&#160;YMM0 register as&#160;an implicit&#160;argument.</p>
<p style="position:absolute;top:512px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:513px;left:95px;white-space:nowrap" class="ft03"><b>bnd&#160;</b>— A&#160;128-bit&#160;bounds register.&#160;BND0 through BND3.</p>
<p style="position:absolute;top:535px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:535px;left:95px;white-space:nowrap" class="ft05"><b>mib&#160;</b>— A memory operand&#160;using SIB&#160;addressing form,&#160;where&#160;the&#160;index register&#160;is not used in&#160;address calcu-<br/>lation, Scale is&#160;ignored.&#160;Only the&#160;base&#160;and&#160;displacement are&#160;used&#160;in effective address&#160;calculation.</p>
<p style="position:absolute;top:574px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:574px;left:95px;white-space:nowrap" class="ft03"><b>m512</b>&#160;— A 64-byte operand&#160;in memory.&#160;</p>
<p style="position:absolute;top:596px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:597px;left:95px;white-space:nowrap" class="ft03"><b>zmm/m512</b>&#160;— A&#160;ZMM&#160;register or&#160;512-bit memory operand.&#160;</p>
<p style="position:absolute;top:619px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:619px;left:95px;white-space:nowrap" class="ft05"><b>{k1}{z}</b>&#160;— A mask register&#160;used&#160;as&#160;instruction writemask. The&#160;64-bit&#160;k&#160;registers are:&#160;k1 through k7.&#160;<br/>Writemask specification is&#160;available exclusively via EVEX&#160;prefix. The&#160;masking&#160;can&#160;either be done as&#160;a merging-<br/>masking,&#160;where&#160;the old&#160;values are preserved for masked&#160;out elements or as a zeroing masking.&#160;The&#160;type&#160;of&#160;<br/>masking&#160;is determined&#160;by using&#160;the EVEX.z bit.</p>
<p style="position:absolute;top:691px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:691px;left:95px;white-space:nowrap" class="ft05"><b>{k1}</b>&#160;— Without {z}:&#160;a mask&#160;register&#160;used as&#160;instruction&#160;writemask for instructions&#160;that do not allow zeroing-<br/>masking but support merging-masking. This corresponds to&#160;instructions&#160;that require the value of the aaa field&#160;<br/>to&#160;be&#160;different than 0 (e.g.,&#160;gather) and&#160;store-type&#160;instructions which&#160;allow only merging-masking.&#160;</p>
<p style="position:absolute;top:746px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:747px;left:95px;white-space:nowrap" class="ft05"><b>k1</b>&#160;—&#160;A&#160;mask&#160;register&#160;used as&#160;a regular&#160;operand (either destination or source). The 64-bit&#160;k&#160;registers are:&#160;k0&#160;<br/>through k7.</p>
<p style="position:absolute;top:785px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:786px;left:95px;white-space:nowrap" class="ft03"><b>mV</b>&#160;— A vector memory operand; the operand&#160;size is&#160;dependent&#160;on the&#160;instruction.</p>
<p style="position:absolute;top:808px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:808px;left:95px;white-space:nowrap" class="ft05"><b>vm32{x,y, z}</b>&#160;— A vector array of memory operands&#160;specified&#160;using VSIB&#160;memory&#160;addressing. The array&#160;of&#160;<br/>memory addresses are&#160;specified&#160;using&#160;a common&#160;base&#160;register, a&#160;constant scale&#160;factor, and a&#160;vector&#160;index&#160;<br/>register with individual elements of 32-bit index value&#160;in&#160;an XMM register&#160;(vm32x),&#160;a YMM register&#160;(vm32y) or&#160;<br/>a ZMM&#160;register (vm32z).</p>
<p style="position:absolute;top:880px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:880px;left:95px;white-space:nowrap" class="ft05"><b>vm64{x,y, z}</b>&#160;— A vector array of memory operands&#160;specified&#160;using VSIB&#160;memory&#160;addressing. The array&#160;of&#160;<br/>memory addresses are&#160;specified&#160;using&#160;a common&#160;base&#160;register, a&#160;constant scale&#160;factor, and a&#160;vector&#160;index&#160;<br/>register with individual elements of 64-bit index value&#160;in&#160;an XMM register&#160;(vm64x),&#160;a YMM register&#160;(vm64y) or&#160;<br/>a ZMM&#160;register (vm64z).</p>
<p style="position:absolute;top:952px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:952px;left:95px;white-space:nowrap" class="ft05"><b>zmm/m512/m32bcst</b>&#160;— An&#160;operand&#160;that&#160;can&#160;be&#160;a ZMM&#160;register,&#160;a 512-bit&#160;memory&#160;location or a&#160;512-bit&#160;<br/>vector loaded&#160;from a&#160;32-bit memory location.&#160;</p>
<p style="position:absolute;top:991px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:991px;left:95px;white-space:nowrap" class="ft05"><b>zmm/m512/m64bcst</b>&#160;— An&#160;operand&#160;that&#160;can&#160;be&#160;a ZMM&#160;register,&#160;a 512-bit&#160;memory&#160;location or a&#160;512-bit&#160;<br/>vector loaded&#160;from a&#160;64-bit memory location.</p>
<p style="position:absolute;top:1030px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:1030px;left:95px;white-space:nowrap" class="ft03"><b>&lt;ZMM0&gt;</b>&#160;—&#160;Indicates&#160;use of&#160;the&#160;ZMM0&#160;register as&#160;an implicit argument.</p>
</div>
</body>
</html>
