System Verilog Verification for a parameterized ALU
